[{"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_0"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\n CC       umodsi3.o\\n CC       udivsi3.o\\n CC       divsi3.o\\n CC       modsi3.o\\n CC       comparesf2.o\\n CC       comparedf2.o\\n CC       negsf2.o\\n CC       negdf2.o\\n CC       addsf3.o\\n CC       subsf3.o\\n CC       mulsf3.o\\n CC       divsf3.o\\n CC       lshrdi3.o\\n CC       muldi3.o\\n CC       divdi3.o\\n CC       ashldi3.o\\n CC       ashrdi3.o\\n CC       udivmoddi4.o\\n CC       floatsisf.o\\n CC       floatunsisf.o\\n CC       fixsfsi.o\\n CC       fixdfdi.o\\n CC       fixunssfsi.o\\n CC       fixunsdfdi.o\\n CC       adddf3.o\\n CC       subdf3.o\\n CC       muldf3.o\\n CC       divdf3.o\\n CC       floatsidf.o\\n CC       floatunsidf.o\\n CC       floatdidf.o\\n CC       fixdfsi.o\\n CC       fixunsdfsi.o\\n CC       clzsi2.o\\n CC       ctzsi2.o\\n CC       udivdi3.o\\n CC       umoddi3.o\\n CC       moddi3.o\\n CC       ucmpdi2.o\\n CC       libcompiler_rt.a\\n AR       libcompiler_rt.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       crt0.o\\n CC       exception.o\\n CC       libc.o\\n CC       errno.o\\n CC       crc16.o\\n CC       crc32.o\\n CC       console.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       qsort.o\\n CC       strtod.o\\n CC       spiflash.o\\n CC       strcasecmp.o\\n CC       i2c.o\\n CC       div64.o\\n CC       progress.o\\n CC       memtest.o\\n CC       vsnprintf.o\\n AR       libbase.a\\n CC       vsnprintf-nofloat.o\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       tftp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       ffunicode.o\\n CC       ff.o\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot-helper.o\\n CC       boot.o\\n CC       helpers.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n CC       complete.o\\n CC       readline.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/../.. -o xgmii_ethernet.o /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/xgmii_ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,xgmii_ethernet.so -o xgmii_ethernet.so xgmii_ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/ethernet/../.. -o ethernet.o /home/travis/litex/litex/build/sim/core/modules/ethernet/ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,ethernet.so -o ethernet.so ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2console/../.. -o serial2console.o /home/travis/litex/litex/build/sim/core/modules/serial2console/serial2console.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2console.so -o serial2console.so serial2console.o\\nrm serial2console.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2tcp/../.. -o serial2tcp.o /home/travis/litex/litex/build/sim/core/modules/serial2tcp/serial2tcp.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2tcp.so -o serial2tcp.so serial2tcp.o\\nrm serial2tcp.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/clocker/../.. -o clocker.o /home/travis/litex/litex/build/sim/core/modules/clocker/clocker.c\\ncc -levent -shared -fPIC -Wl,-soname,clocker.so -o clocker.so clocker.o\\nrm clocker.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/spdeeprom/../.. -o spdeeprom.o /home/travis/litex/litex/build/sim/core/modules/spdeeprom/spdeeprom.c\\ncc -levent -shared -fPIC -Wl,-soname,spdeeprom.so -o spdeeprom.so spdeeprom.o\\nrm spdeeprom.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2882: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2964: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3098: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15504: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15535: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15566: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15597: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15628: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15659: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15690: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15721: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15917: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15986: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16410: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55966a06f130)\\n[serial2console] loaded (0x55966a06f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55966a06f130)\\n[serial2tcp] loaded (0x55966a06f130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:04:46\\n\\r BIOS CRC passed (62d00650)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000036\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:13951: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_1"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\n CC       umodsi3.o\\n CC       udivsi3.o\\n CC       divsi3.o\\n CC       modsi3.o\\n CC       comparesf2.o\\n CC       comparedf2.o\\n CC       negsf2.o\\n CC       negdf2.o\\n CC       addsf3.o\\n CC       subsf3.o\\n CC       mulsf3.o\\n CC       divsf3.o\\n CC       lshrdi3.o\\n CC       muldi3.o\\n CC       divdi3.o\\n CC       ashldi3.o\\n CC       ashrdi3.o\\n CC       udivmoddi4.o\\n CC       floatsisf.o\\n CC       floatunsisf.o\\n CC       fixsfsi.o\\n CC       fixdfdi.o\\n CC       fixunssfsi.o\\n CC       fixunsdfdi.o\\n CC       adddf3.o\\n CC       subdf3.o\\n CC       muldf3.o\\n CC       divdf3.o\\n CC       floatsidf.o\\n CC       floatunsidf.o\\n CC       floatdidf.o\\n CC       fixdfsi.o\\n CC       fixunsdfsi.o\\n CC       clzsi2.o\\n CC       ctzsi2.o\\n CC       udivdi3.o\\n CC       umoddi3.o\\n CC       moddi3.o\\n CC       ucmpdi2.o\\n CC       libcompiler_rt.a\\n AR       libcompiler_rt.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       crt0.o\\n CC       exception.o\\n CC       libc.o\\n CC       errno.o\\n CC       crc16.o\\n CC       crc32.o\\n CC       console.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       qsort.o\\n CC       strtod.o\\n CC       spiflash.o\\n CC       strcasecmp.o\\n CC       i2c.o\\n CC       div64.o\\n CC       progress.o\\n CC       memtest.o\\n CC       vsnprintf.o\\n AR       libbase.a\\n CC       vsnprintf-nofloat.o\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       tftp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       ffunicode.o\\n CC       ff.o\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot-helper.o\\n CC       boot.o\\n CC       helpers.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n CC       complete.o\\n CC       readline.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/../.. -o xgmii_ethernet.o /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/xgmii_ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,xgmii_ethernet.so -o xgmii_ethernet.so xgmii_ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/ethernet/../.. -o ethernet.o /home/travis/litex/litex/build/sim/core/modules/ethernet/ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,ethernet.so -o ethernet.so ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2console/../.. -o serial2console.o /home/travis/litex/litex/build/sim/core/modules/serial2console/serial2console.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2console.so -o serial2console.so serial2console.o\\nrm serial2console.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2tcp/../.. -o serial2tcp.o /home/travis/litex/litex/build/sim/core/modules/serial2tcp/serial2tcp.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2tcp.so -o serial2tcp.so serial2tcp.o\\nrm serial2tcp.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/clocker/../.. -o clocker.o /home/travis/litex/litex/build/sim/core/modules/clocker/clocker.c\\ncc -levent -shared -fPIC -Wl,-soname,clocker.so -o clocker.so clocker.o\\nrm clocker.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/spdeeprom/../.. -o spdeeprom.o /home/travis/litex/litex/build/sim/core/modules/spdeeprom/spdeeprom.c\\ncc -levent -shared -fPIC -Wl,-soname,spdeeprom.so -o spdeeprom.so spdeeprom.o\\nrm spdeeprom.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2882: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2964: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3098: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15504: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15535: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15566: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15597: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15628: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15659: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15690: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15721: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15917: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15986: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16410: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a053096130)\\n[serial2console] loaded (0x55a053096130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a053096130)\\n[serial2tcp] loaded (0x55a053096130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:04:46\\n\\r BIOS CRC passed (62d00650)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000036\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13951: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_2"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2882: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2964: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3098: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15504: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15535: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15566: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15597: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15628: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15659: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15690: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15721: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15917: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15986: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16410: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56405ea21130)\\n[serial2console] loaded (0x56405ea21130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56405ea21130)\\n[serial2tcp] loaded (0x56405ea21130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:05:27\\n\\r BIOS CRC passed (c21b482b)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000084\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000800\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:13951: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_3"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2882: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2964: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3098: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15504: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15535: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15566: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15597: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15628: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15659: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15690: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15721: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15917: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15986: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16410: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x565229be9130)\\n[serial2console] loaded (0x565229be9130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x565229be9130)\\n[serial2tcp] loaded (0x565229be9130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:05:27\\n\\r BIOS CRC passed (c21b482b)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000188\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000625\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13951: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_4"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3415: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3538: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3566: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3717: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3840: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16754: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16843: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16932: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17021: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17110: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17199: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17288: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17377: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17759: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17828: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18252: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e8e3ab2130)\\n[serial2console] loaded (0x55e8e3ab2130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e8e3ab2130)\\n[serial2tcp] loaded (0x55e8e3ab2130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:06:06\\n\\r BIOS CRC passed (5197e36d)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15175: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_5"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3415: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3538: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3566: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3717: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3840: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16754: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16843: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16932: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17021: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17110: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17199: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17288: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17377: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17759: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17828: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18252: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5619152ac130)\\n[serial2console] loaded (0x5619152ac130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5619152ac130)\\n[serial2tcp] loaded (0x5619152ac130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:06:06\\n\\r BIOS CRC passed (5197e36d)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000138\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15175: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_6"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3415: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3538: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3566: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3717: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3840: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16754: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16843: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16932: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17021: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17110: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17199: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17288: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17377: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17759: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17828: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18252: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5650f087f130)\\n[serial2console] loaded (0x5650f087f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5650f087f130)\\n[serial2tcp] loaded (0x5650f087f130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:06:48\\n\\r BIOS CRC passed (c7765afb)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000074\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001089\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15175: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_7"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3415: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3538: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3566: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3717: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3840: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16754: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16843: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16932: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17021: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17110: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17199: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17288: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17377: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17759: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17828: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18252: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555d982c2130)\\n[serial2console] loaded (0x555d982c2130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555d982c2130)\\n[serial2tcp] loaded (0x555d982c2130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:06:48\\n\\r BIOS CRC passed (c7765afb)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000126\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000957\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15175: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_8"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16522: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16611: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16700: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16789: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16878: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16967: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17056: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17145: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17489: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17558: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17982: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5626ece4a130)\\n[serial2console] loaded (0x5626ece4a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5626ece4a130)\\n[serial2tcp] loaded (0x5626ece4a130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:07:30\\n\\r BIOS CRC passed (59006919)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14943: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_9"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16522: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16611: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16700: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16789: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16878: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16967: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17056: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17145: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17489: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17558: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17982: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555e7b0ab130)\\n[serial2console] loaded (0x555e7b0ab130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555e7b0ab130)\\n[serial2tcp] loaded (0x555e7b0ab130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:07:31\\n\\r BIOS CRC passed (0516425a)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14943: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_10"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16522: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16611: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16700: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16789: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16878: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16967: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17056: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17145: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17489: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17558: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17982: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f61e2bf130)\\n[serial2console] loaded (0x55f61e2bf130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f61e2bf130)\\n[serial2tcp] loaded (0x55f61e2bf130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:08:13\\n\\r BIOS CRC passed (eba4b143)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000897\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001040\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14943: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_11"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16522: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16611: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16700: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16789: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16878: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16967: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17056: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17145: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17489: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17558: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17982: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5606f386f130)\\n[serial2console] loaded (0x5606f386f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5606f386f130)\\n[serial2tcp] loaded (0x5606f386f130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:08:13\\n\\r BIOS CRC passed (eba4b143)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000791\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000934\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14943: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_12"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3482: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3633: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3784: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3866: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17768: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17947: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18126: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18305: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18484: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18663: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18842: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19021: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19652: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20076: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a2c1336130)\\n[serial2console] loaded (0x55a2c1336130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a2c1336130)\\n[serial2tcp] loaded (0x55a2c1336130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:08:57\\n\\r BIOS CRC passed (484b0e88)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000052\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16163: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_13"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3482: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3633: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3784: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3866: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17768: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17947: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18126: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18305: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18484: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18663: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18842: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19021: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19652: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20076: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55890c601130)\\n[serial2console] loaded (0x55890c601130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55890c601130)\\n[serial2tcp] loaded (0x55890c601130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:08:58\\n\\r BIOS CRC passed (8a7a88db)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000146\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16163: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_14"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3482: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3633: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3784: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3866: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17768: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17947: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18126: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18305: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18484: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18663: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18842: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19021: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19652: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20076: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55fb4900f130)\\n[serial2console] loaded (0x55fb4900f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55fb4900f130)\\n[serial2tcp] loaded (0x55fb4900f130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:09:44\\n\\r BIOS CRC passed (b3800eb1)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000769\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001230\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16163: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_15"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3482: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3633: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3784: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3866: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17768: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17947: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18126: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18305: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18484: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18663: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18842: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19021: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19652: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20076: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f07a9d2130)\\n[serial2console] loaded (0x55f07a9d2130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f07a9d2130)\\n[serial2tcp] loaded (0x55f07a9d2130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:09:44\\n\\r BIOS CRC passed (b3800eb1)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000727\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001222\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16163: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_16"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2902: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2967: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3465: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3506: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3571: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3616: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3681: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3750: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3767: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3832: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3856: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3873: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3959: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15522: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15553: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15584: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15615: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15646: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15677: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15708: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15739: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15935: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16004: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16428: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b7605ea130)\\n[serial2console] loaded (0x55b7605ea130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b7605ea130)\\n[serial2tcp] loaded (0x55b7605ea130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:10:30\\n\\r BIOS CRC passed (2606f6f3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13969: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_17"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2902: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2967: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3465: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3506: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3571: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3616: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3681: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3750: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3767: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3832: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3856: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3873: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3959: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15522: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15553: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15584: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15615: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15646: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15677: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15708: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15739: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15935: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16004: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16428: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55bb18959130)\\n[serial2console] loaded (0x55bb18959130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55bb18959130)\\n[serial2tcp] loaded (0x55bb18959130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:10:30\\n\\r BIOS CRC passed (2606f6f3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000042\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000054\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:13969: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_18"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3610: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3651: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3675: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3692: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3720: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3737: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3761: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3802: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3826: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3843: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3871: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16758: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16847: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16936: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17025: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17114: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17203: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17292: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17381: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17763: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17832: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18256: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x562d694ef130)\\n[serial2console] loaded (0x562d694ef130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x562d694ef130)\\n[serial2tcp] loaded (0x562d694ef130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:11:09\\n\\r BIOS CRC passed (eca0fad4)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000134\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15179: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_19"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3610: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3651: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3675: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3692: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3720: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3737: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3761: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3802: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3826: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3843: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3871: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16758: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16847: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16936: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17025: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17114: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17203: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17292: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17381: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17763: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17832: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18256: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55828d090130)\\n[serial2console] loaded (0x55828d090130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55828d090130)\\n[serial2tcp] loaded (0x55828d090130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:11:09\\n\\r BIOS CRC passed (eca0fad4)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000042\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000158\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15179: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_20"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3638: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3666: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3683: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3707: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3724: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3748: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3789: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16526: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16615: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16704: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16793: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16882: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16971: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17060: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17149: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17493: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17562: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17986: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556dc73c1130)\\n[serial2console] loaded (0x556dc73c1130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556dc73c1130)\\n[serial2tcp] loaded (0x556dc73c1130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:11:52\\n\\r BIOS CRC passed (62f7c54d)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000018\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14947: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_21"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3638: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3666: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3683: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3707: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3724: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3748: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3789: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16526: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16615: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16704: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16793: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16882: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16971: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17060: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17149: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17493: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17562: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17986: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a0413dd130)\\n[serial2console] loaded (0x55a0413dd130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a0413dd130)\\n[serial2tcp] loaded (0x55a0413dd130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:11:52\\n\\r BIOS CRC passed (62f7c54d)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000118\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000049\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14947: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_22"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3591: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3608: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3636: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3653: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3677: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3694: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3742: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3759: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3869: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3938: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3955: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4044: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4089: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17762: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17941: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18120: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18299: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18478: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18657: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18836: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19015: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19577: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19646: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20070: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563ad4cd0130)\\n[serial2console] loaded (0x563ad4cd0130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563ad4cd0130)\\n[serial2tcp] loaded (0x563ad4cd0130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:12:35\\n\\r BIOS CRC passed (eab88746)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000120\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16157: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_23"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3591: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3608: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3636: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3653: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3677: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3694: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3742: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3759: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3869: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3938: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3955: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4044: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4089: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17762: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17941: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18120: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18299: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18478: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18657: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18836: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19015: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19577: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19646: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20070: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a95a304130)\\n[serial2console] loaded (0x55a95a304130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a95a304130)\\n[serial2tcp] loaded (0x55a95a304130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:12:35\\n\\r BIOS CRC passed (eab88746)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000118\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000153\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16157: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_24"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1933: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1949: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2034: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2081: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2162: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8539: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8570: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8601: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8632: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8828: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8897: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9115: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564d9aa79130)\\n[serial2console] loaded (0x564d9aa79130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564d9aa79130)\\n[serial2tcp] loaded (0x564d9aa79130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:13:22\\n\\r BIOS CRC passed (7fc69cde)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000027\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7944: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_25"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1933: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1949: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2034: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2081: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2162: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8539: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8570: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8601: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8632: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8828: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8897: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9115: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558f196fa130)\\n[serial2console] loaded (0x558f196fa130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558f196fa130)\\n[serial2tcp] loaded (0x558f196fa130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:13:22\\n\\r BIOS CRC passed (7fc69cde)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000027\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7944: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_26"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1933: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1949: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2034: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2081: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2162: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8539: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8570: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8601: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8632: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8828: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8897: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9115: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556bd52b1130)\\n[serial2console] loaded (0x556bd52b1130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556bd52b1130)\\n[serial2tcp] loaded (0x556bd52b1130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:13:44\\n\\r BIOS CRC passed (0af7338a)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000204\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001193\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7944: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_27"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1933: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1949: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2034: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2081: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2162: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8539: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8570: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8601: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8632: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8828: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8897: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9115: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a984b52130)\\n[serial2console] loaded (0x55a984b52130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a984b52130)\\n[serial2tcp] loaded (0x55a984b52130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:13:44\\n\\r BIOS CRC passed (0af7338a)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000380\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000993\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7944: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_28"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2546: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9685: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9774: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9863: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9952: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10334: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10403: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10621: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558ee47d1130)\\n[serial2console] loaded (0x558ee47d1130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558ee47d1130)\\n[serial2tcp] loaded (0x558ee47d1130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:14:07\\n\\r BIOS CRC passed (5baf47de)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9076: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_29"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2546: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9685: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9774: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9863: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9952: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10334: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10403: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10621: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559e970ea130)\\n[serial2console] loaded (0x559e970ea130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559e970ea130)\\n[serial2tcp] loaded (0x559e970ea130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:14:07\\n\\r BIOS CRC passed (5baf47de)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000129\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9076: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_30"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2546: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9685: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9774: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9863: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9952: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10334: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10403: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10621: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e24a1d4130)\\n[serial2console] loaded (0x55e24a1d4130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e24a1d4130)\\n[serial2tcp] loaded (0x55e24a1d4130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:14:32\\n\\r BIOS CRC passed (33561f05)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000166\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001803\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9076: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_31"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2546: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9685: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9774: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9863: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9952: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10334: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10403: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10621: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5652e15ca130)\\n[serial2console] loaded (0x5652e15ca130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5652e15ca130)\\n[serial2tcp] loaded (0x5652e15ca130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:14:32\\n\\r BIOS CRC passed (33561f05)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000254\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001554\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9076: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_32"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2290: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9453: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9542: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9631: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9720: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10064: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10133: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10351: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5644f8c53130)\\n[serial2console] loaded (0x5644f8c53130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5644f8c53130)\\n[serial2tcp] loaded (0x5644f8c53130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:14:55\\n\\r BIOS CRC passed (05e073d9)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8844: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_33"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2290: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9453: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9542: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9631: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9720: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10064: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10133: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10351: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564ab4062130)\\n[serial2console] loaded (0x564ab4062130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564ab4062130)\\n[serial2tcp] loaded (0x564ab4062130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:14:56\\n\\r BIOS CRC passed (c1683741)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8844: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_34"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2290: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9453: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9542: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9631: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9720: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10064: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10133: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10351: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5613d0959130)\\n[serial2console] loaded (0x5613d0959130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5613d0959130)\\n[serial2tcp] loaded (0x5613d0959130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:15:19\\n\\r BIOS CRC passed (e76e8a88)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001440\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001707\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8844: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_35"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2290: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9453: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9542: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9631: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9720: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10064: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10133: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10351: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559e985bb130)\\n[serial2console] loaded (0x559e985bb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559e985bb130)\\n[serial2tcp] loaded (0x559e985bb130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:15:19\\n\\r BIOS CRC passed (e76e8a88)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001260\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001527\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8844: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_36"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2468: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2670: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2744: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10774: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10953: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11132: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11694: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11763: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11981: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5568d857c130)\\n[serial2console] loaded (0x5568d857c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5568d857c130)\\n[serial2tcp] loaded (0x5568d857c130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:15:44\\n\\r BIOS CRC passed (d96ae4f5)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000043\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9972: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_37"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2468: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2670: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2744: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10774: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10953: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11132: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11694: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11763: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11981: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f59b0dc130)\\n[serial2console] loaded (0x55f59b0dc130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f59b0dc130)\\n[serial2tcp] loaded (0x55f59b0dc130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:15:44\\n\\r BIOS CRC passed (d96ae4f5)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000137\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9972: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_38"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2468: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2670: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2744: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10774: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10953: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11132: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11694: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11763: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11981: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x560da5eab130)\\n[serial2console] loaded (0x560da5eab130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x560da5eab130)\\n[serial2tcp] loaded (0x560da5eab130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:16:10\\n\\r BIOS CRC passed (5132371c)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--BIST-GENERATOR ticks:  00001381\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002303\\n============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9972: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_39"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2468: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2670: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2744: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10774: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10953: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11132: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11694: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11763: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11981: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5617de256130)\\n[serial2console] loaded (0x5617de256130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5617de256130)\\n[serial2tcp] loaded (0x5617de256130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:16:10\\n\\r BIOS CRC passed (5132371c)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001102\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002067\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9972: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_40"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8557: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8588: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8619: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8650: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8846: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8915: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9133: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55861328f130)\\n[serial2console] loaded (0x55861328f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55861328f130)\\n[serial2tcp] loaded (0x55861328f130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:16:35\\n\\r BIOS CRC passed (daebe316)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000023\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7962: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_41"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8557: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8588: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8619: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8650: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8846: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8915: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9133: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559b20be1130)\\n[serial2console] loaded (0x559b20be1130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559b20be1130)\\n[serial2tcp] loaded (0x559b20be1130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:16:35\\n\\r BIOS CRC passed (daebe316)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000069\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000082\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7962: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_42"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2507: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2538: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2549: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9689: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9778: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9867: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9956: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10338: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10407: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10625: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556b8cfdf130)\\n[serial2console] loaded (0x556b8cfdf130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556b8cfdf130)\\n[serial2tcp] loaded (0x556b8cfdf130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:16:58\\n\\r BIOS CRC passed (1aff1e59)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000125\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9080: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_43"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2507: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2538: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2549: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9689: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9778: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9867: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9956: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10338: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10407: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10625: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x565514b0a130)\\n[serial2console] loaded (0x565514b0a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x565514b0a130)\\n[serial2tcp] loaded (0x565514b0a130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:16:58\\n\\r BIOS CRC passed (1aff1e59)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000069\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000250\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9080: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_44"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2320: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2495: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9457: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9546: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9635: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9724: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10068: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10137: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10355: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e4742b7130)\\n[serial2console] loaded (0x55e4742b7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e4742b7130)\\n[serial2tcp] loaded (0x55e4742b7130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:17:22\\n\\r BIOS CRC passed (5400fb4b)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000014\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8848: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_45"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2320: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2495: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9457: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9546: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9635: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9724: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10068: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10137: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10355: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556af6aeb130)\\n[serial2console] loaded (0x556af6aeb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556af6aeb130)\\n[serial2tcp] loaded (0x556af6aeb130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:17:22\\n\\r BIOS CRC passed (5400fb4b)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000209\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000077\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8848: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_46"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2604: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2646: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2662: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2673: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2716: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2736: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10589: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10768: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10947: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11126: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11688: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11757: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11975: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a3a642e130)\\n[serial2console] loaded (0x55a3a642e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a3a642e130)\\n[serial2tcp] loaded (0x55a3a642e130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:17:46\\n\\r BIOS CRC passed (a63ed30f)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000116\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9966: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_47"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2604: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2646: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2662: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2673: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2716: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2736: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10589: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10768: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10947: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11126: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11688: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11757: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11975: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558d58143130)\\n[serial2console] loaded (0x558d58143130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558d58143130)\\n[serial2tcp] loaded (0x558d58143130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:17:46\\n\\r BIOS CRC passed (a63ed30f)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000209\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000245\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9966: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_48"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1770: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1796: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1851: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1860: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1924: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8016: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8047: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8078: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8109: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8360: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8429: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8508: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b73e0bf130)\\n[serial2console] loaded (0x55b73e0bf130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b73e0bf130)\\n[serial2tcp] loaded (0x55b73e0bf130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:18:11\\n\\r BIOS CRC passed (d333ec04)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000024\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7302: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_49"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1770: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1796: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1851: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1860: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1924: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8016: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8047: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8078: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8109: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8360: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8429: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8508: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f6e2639130)\\n[serial2console] loaded (0x55f6e2639130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f6e2639130)\\n[serial2tcp] loaded (0x55f6e2639130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:18:11\\n\\r BIOS CRC passed (d333ec04)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000024\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7302: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_50"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1770: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1796: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1851: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1860: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1924: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8016: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8047: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8078: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8109: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8360: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8429: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8508: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b36b726130)\\n[serial2console] loaded (0x55b36b726130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b36b726130)\\n[serial2tcp] loaded (0x55b36b726130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:18:32\\n\\r BIOS CRC passed (cce501d9)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoBIST-GENERATOR ticks:  00000882\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004353\\not\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7302: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_51"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1770: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1796: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1851: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1860: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1924: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8016: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8047: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8078: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8109: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8360: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8429: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8508: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5621b0d90130)\\n[serial2console] loaded (0x5621b0d90130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5621b0d90130)\\n[serial2tcp] loaded (0x5621b0d90130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:18:32\\n\\r BIOS CRC passed (cce501d9)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== BIST-GENERATOR ticks:  00001592\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003674\\n\\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7302: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_52"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9158: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9247: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9336: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9425: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9862: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9931: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10010: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5567f1242130)\\n[serial2console] loaded (0x5567f1242130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5567f1242130)\\n[serial2tcp] loaded (0x5567f1242130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:18:53\\n\\r BIOS CRC passed (e1ea6c57)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000033\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8432: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_53"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9158: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9247: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9336: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9425: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9862: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9931: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10010: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56488889d130)\\n[serial2console] loaded (0x56488889d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56488889d130)\\n[serial2tcp] loaded (0x56488889d130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:18:53\\n\\r BIOS CRC passed (e1ea6c57)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000126\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8432: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_54"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9158: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9247: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9336: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9425: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9862: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9931: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10010: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ecce8f1130)\\n[serial2console] loaded (0x55ecce8f1130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ecce8f1130)\\n[serial2tcp] loaded (0x55ecce8f1130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:19:15\\n\\r BIOS CRC passed (f442814b)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================-BIST-GENERATOR ticks:  00000682\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00006797\\n-\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8432: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_55"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9158: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9247: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9336: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9425: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9862: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9931: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10010: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563fc0f87130)\\n[serial2console] loaded (0x563fc0f87130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563fc0f87130)\\n[serial2tcp] loaded (0x563fc0f87130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:19:15\\n\\r BIOS CRC passed (f442814b)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ========BIST-GENERATOR ticks:  00001038\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005788\\n==========--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8432: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_56"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8926: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9015: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9104: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9193: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9592: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9661: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9740: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557b723b5130)\\n[serial2console] loaded (0x557b723b5130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557b723b5130)\\n[serial2tcp] loaded (0x557b723b5130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:19:38\\n\\r BIOS CRC passed (170a2e79)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8200: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_57"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8926: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9015: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9104: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9193: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9592: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9661: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9740: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c3deac5130)\\n[serial2console] loaded (0x55c3deac5130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c3deac5130)\\n[serial2tcp] loaded (0x55c3deac5130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:19:38\\n\\r BIOS CRC passed (170a2e79)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8200: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_58"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8926: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9015: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9104: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9193: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9592: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9661: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9740: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5572faeed130)\\n[serial2console] loaded (0x5572faeed130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5572faeed130)\\n[serial2tcp] loaded (0x5572faeed130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:20:00\\n\\r BIOS CRC passed (c0590533)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ===============BIST-GENERATOR ticks:  00005408\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00006442\\n===--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8200: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_59"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8926: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9015: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9104: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9193: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9592: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9661: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9740: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55fe54d25130)\\n[serial2console] loaded (0x55fe54d25130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55fe54d25130)\\n[serial2tcp] loaded (0x55fe54d25130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:20:00\\n\\r BIOS CRC passed (c0590533)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ========BIST-GENERATOR ticks:  00004694\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005768\\n==========--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8200: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_60"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2425: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2463: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10064: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10243: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10422: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10601: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11218: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11287: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11366: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563337d6a130)\\n[serial2console] loaded (0x563337d6a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563337d6a130)\\n[serial2tcp] loaded (0x563337d6a130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:20:23\\n\\r BIOS CRC passed (df8fe8ee)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000041\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9326: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_61"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2425: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2463: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10064: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10243: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10422: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10601: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11218: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11287: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11366: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558f007cc130)\\n[serial2console] loaded (0x558f007cc130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558f007cc130)\\n[serial2tcp] loaded (0x558f007cc130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:20:23\\n\\r BIOS CRC passed (df8fe8ee)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000134\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9326: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_62"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2425: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2463: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10064: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10243: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10422: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10601: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11218: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11287: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11366: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563a1286d130)\\n[serial2console] loaded (0x563a1286d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563a1286d130)\\n[serial2tcp] loaded (0x563a1286d130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:20:47\\n\\r BIOS CRC passed (8a7589e3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting fBIST-GENERATOR ticks:  00005013\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00008971\\nrom serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9326: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_63"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2425: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2463: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10064: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10243: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10422: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10601: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11218: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11287: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11366: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f76ec7c130)\\n[serial2console] loaded (0x55f76ec7c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f76ec7c130)\\n[serial2tcp] loaded (0x55f76ec7c130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:20:47\\n\\r BIOS CRC passed (8a7589e3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00004178\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00007896\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9326: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_64"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1773: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1781: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1790: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1807: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1837: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1854: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1863: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1871: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1884: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1927: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1948: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1973: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8034: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8065: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8096: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8127: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8378: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8447: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8526: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56282f706130)\\n[serial2console] loaded (0x56282f706130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56282f706130)\\n[serial2tcp] loaded (0x56282f706130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:21:11\\n\\r BIOS CRC passed (32cf6dee)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000020\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7320: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_65"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1773: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1781: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1790: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1807: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1837: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1854: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1863: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1871: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1884: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1927: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1948: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1973: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8034: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8065: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8096: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8127: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8378: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8447: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8526: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5620433b8130)\\n[serial2console] loaded (0x5620433b8130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5620433b8130)\\n[serial2tcp] loaded (0x5620433b8130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:21:11\\n\\r BIOS CRC passed (32cf6dee)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\nBIST-GENERATOR ticks:  00000259\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000289\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7320: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_66"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2031: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2040: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2057: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2070: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2087: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2159: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9162: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9251: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9340: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9429: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9866: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9935: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10014: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56120d7b8130)\\n[serial2console] loaded (0x56120d7b8130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56120d7b8130)\\n[serial2tcp] loaded (0x56120d7b8130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:21:31\\n\\r BIOS CRC passed (b39a798d)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000122\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8436: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_67"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2031: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2040: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2057: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2070: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2087: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2159: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9162: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9251: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9340: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9429: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9866: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9935: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10014: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5567a6322130)\\n[serial2console] loaded (0x5567a6322130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5567a6322130)\\n[serial2tcp] loaded (0x5567a6322130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:21:31\\n\\r BIOS CRC passed (b39a798d)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000259\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000841\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8436: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_68"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2016: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2059: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8930: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9019: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9108: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9197: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9596: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9665: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9744: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55980299e130)\\n[serial2console] loaded (0x55980299e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55980299e130)\\n[serial2tcp] loaded (0x55980299e130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:21:54\\n\\r BIOS CRC passed (93e14fea)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000013\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8204: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_69"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2016: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2059: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8930: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9019: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9108: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9197: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9596: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9665: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9744: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56179d949130)\\n[serial2console] loaded (0x56179d949130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56179d949130)\\n[serial2tcp] loaded (0x56179d949130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:21:54\\n\\r BIOS CRC passed (93e14fea)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000806\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000268\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8204: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_70"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10058: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10237: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10416: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11212: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11281: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11360: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c25fcae130)\\n[serial2console] loaded (0x55c25fcae130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c25fcae130)\\n[serial2tcp] loaded (0x55c25fcae130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:22:16\\n\\r BIOS CRC passed (df379453)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000115\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9320: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_71"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10058: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10237: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10416: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11212: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11281: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11360: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555f59ec8130)\\n[serial2console] loaded (0x555f59ec8130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555f59ec8130)\\n[serial2tcp] loaded (0x555f59ec8130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:22:16\\n\\r BIOS CRC passed (df379453)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000806\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000834\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9320: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_72"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2857: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2874: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2922: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2967: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3008: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3073: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3159: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3176: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3351: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3571: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3629: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3653: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3677: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3694: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3780: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3873: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3955: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15302: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15333: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15364: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15395: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15426: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15457: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15488: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15519: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15686: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15755: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16179: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559d49988130)\\n[serial2console] loaded (0x559d49988130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559d49988130)\\n[serial2tcp] loaded (0x559d49988130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:22:40\\n\\r BIOS CRC passed (61df02a3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002608\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00019577\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13749: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_73"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3409: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3426: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3519: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3536: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3560: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3577: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3670: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3687: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3711: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3728: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3752: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3776: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3793: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3821: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3838: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3862: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3879: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3903: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3927: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3944: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3972: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3989: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16386: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16475: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16564: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16653: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16742: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16831: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16920: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17009: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17336: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17405: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17829: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x562c6eabe130)\\n[serial2console] loaded (0x562c6eabe130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x562c6eabe130)\\n[serial2tcp] loaded (0x562c6eabe130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:22:40\\n\\r BIOS CRC passed (61df02a3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002392\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00029697\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14807: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_74"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3112: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3129: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3431: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3517: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3582: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3610: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3651: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3668: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3692: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3716: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3761: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3802: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3843: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3867: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3884: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4035: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16082: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16171: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16260: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16349: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16438: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16527: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16616: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16705: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16988: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17057: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17481: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x562d326cb130)\\n[serial2console] loaded (0x562d326cb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x562d326cb130)\\n[serial2tcp] loaded (0x562d326cb130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:23:19\\n\\r BIOS CRC passed (a7dc1041)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00024431\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00028650\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14503: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_75"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3465: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3575: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3616: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3664: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3681: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3709: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3726: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3750: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3767: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3815: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3832: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3860: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3877: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4162: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4179: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4395: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4436: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17162: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17341: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17520: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17699: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17878: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18057: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18236: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18415: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18890: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18959: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19383: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56334ac3a130)\\n[serial2console] loaded (0x56334ac3a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56334ac3a130)\\n[serial2tcp] loaded (0x56334ac3a130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:23:22\\n\\r BIOS CRC passed (252e311d)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00012872\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00038022\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15557: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_76"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2860: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2877: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2925: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3076: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3162: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3179: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3395: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3423: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3505: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3546: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3591: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3656: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3697: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3725: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3742: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3766: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3783: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3807: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3848: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3876: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3934: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3958: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4027: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4044: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15304: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15335: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15366: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15397: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15428: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15459: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15490: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15521: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15688: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15757: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16181: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b0938c2130)\\n[serial2console] loaded (0x55b0938c2130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b0938c2130)\\n[serial2tcp] loaded (0x55b0938c2130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:23:58\\n\\r BIOS CRC passed (f30c2f84)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooBIST-GENERATOR ticks:  00004213\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004125\\nting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13751: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_77"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3412: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3522: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3563: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3580: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3604: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3645: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3673: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3690: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3714: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3731: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3755: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3779: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3796: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3824: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3841: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3865: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3882: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3930: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3975: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4016: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4057: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4081: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4098: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4277: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16358: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16447: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16536: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16625: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16714: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16803: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16892: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16981: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17308: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17377: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17801: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5640386cb130)\\n[serial2console] loaded (0x5640386cb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5640386cb130)\\n[serial2tcp] loaded (0x5640386cb130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:24:09\\n\\r BIOS CRC passed (f4af7f70)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial..BIST-GENERATOR ticks:  00004213\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005939\\n.\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14779: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_78"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3218: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3479: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3544: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3630: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3671: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3695: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3736: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3781: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3822: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3846: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3887: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3973: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3997: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16054: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16143: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16232: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16321: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16410: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16499: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16588: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16677: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16960: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17029: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17453: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55983d5cf130)\\n[serial2console] loaded (0x55983d5cf130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55983d5cf130)\\n[serial2tcp] loaded (0x55983d5cf130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:24:33\\n\\r BIOS CRC passed (2a4b756f)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...BIST-GENERATOR ticks:  00006021\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004203\\n\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14475: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_79"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3451: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3468: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3533: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3602: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3619: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3667: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3684: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3712: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3753: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3770: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3794: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3818: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3835: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3863: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3880: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3904: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3921: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4014: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4031: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4072: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4137: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4247: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4398: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4439: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17108: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17287: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17466: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17645: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17824: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18003: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18182: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18361: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18836: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18905: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19329: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_sim__10__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5614073c7130)\\n[serial2console] loaded (0x5614073c7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5614073c7130)\\n[serial2tcp] loaded (0x5614073c7130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:24:47\\n\\r BIOS CRC passed (624ec6e6)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t524288KiB 32-bit @ 8Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPresBIST-GENERATOR ticks:  00006021\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005897\\ns Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15503: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_80"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1908: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1924: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1955: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2137: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8337: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8368: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8399: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8430: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8597: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8666: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8884: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55910e5be130)\\n[serial2console] loaded (0x55910e5be130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55910e5be130)\\n[serial2tcp] loaded (0x55910e5be130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:25:10\\n\\r BIOS CRC passed (b570a73e)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort booBIST-GENERATOR ticks:  00003123\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00014361\\nt completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7742: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_81"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2398: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2425: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2468: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9317: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9406: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9495: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9584: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9911: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9980: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10198: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x562a265f6130)\\n[serial2console] loaded (0x562a265f6130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x562a265f6130)\\n[serial2tcp] loaded (0x562a265f6130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:25:27\\n\\r BIOS CRC passed (5a8678f5)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002578\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00023663\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8708: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_82"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2179: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2226: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2307: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2439: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9013: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9102: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9191: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9280: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9563: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9632: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9850: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c5870d7130)\\n[serial2console] loaded (0x55c5870d7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c5870d7130)\\n[serial2tcp] loaded (0x55c5870d7130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:25:29\\n\\r BIOS CRC passed (794ae107)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00018620\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022887\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8404: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_83"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2409: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2425: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2436: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2483: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2537: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2557: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2584: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2595: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2611: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2638: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2658: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2669: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9989: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10168: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10347: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10526: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11001: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11070: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11288: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ee87073130)\\n[serial2console] loaded (0x55ee87073130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ee87073130)\\n[serial2tcp] loaded (0x55ee87073130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:25:50\\n\\r BIOS CRC passed (8f1098f8)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00009436\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00026523\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9366: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_84"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1884: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1895: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1927: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1938: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1958: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2059: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2070: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2129: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8339: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8370: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8401: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8432: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8599: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8668: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8886: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x565321637130)\\n[serial2console] loaded (0x565321637130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x565321637130)\\n[serial2tcp] loaded (0x565321637130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:25:51\\n\\r BIOS CRC passed (cc975b70)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================-BIST-GENERATOR ticks:  00003464\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003461\\n-\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7744: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_85"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2226: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2401: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9289: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9378: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9467: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9556: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9883: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9952: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10170: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557f6e721130)\\n[serial2console] loaded (0x557f6e721130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557f6e721130)\\n[serial2tcp] loaded (0x557f6e721130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:26:13\\n\\r BIOS CRC passed (f58e8b39)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting frBIST-GENERATOR ticks:  00003464\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005658\\nom serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8680: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_86"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2065: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2081: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2256: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2384: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2431: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8985: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9074: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9163: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9252: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9535: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9604: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9822: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55dd4072c130)\\n[serial2console] loaded (0x55dd4072c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55dd4072c130)\\n[serial2tcp] loaded (0x55dd4072c130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:26:15\\n\\r BIOS CRC passed (a7ef0448)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting frBIST-GENERATOR ticks:  00005724\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003431\\nom serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8376: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_87"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.60KiB \\t(73.74%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2358: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2396: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2412: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2439: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2560: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2571: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2587: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2614: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2630: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2641: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2661: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9935: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10114: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10293: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10472: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10947: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11016: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11234: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f8fe04a130)\\n[serial2console] loaded (0x55f8fe04a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f8fe04a130)\\n[serial2tcp] loaded (0x55f8fe04a130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:26:36\\n\\r BIOS CRC passed (7e575f33)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t131072KiB 32-bit @ 4Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rBIST-GENERATOR ticks:  00005724\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005783\\nPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9312: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_88"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1753: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1762: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1771: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1779: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1792: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1800: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1809: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1826: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1835: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1843: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1856: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1873: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7814: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7845: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7876: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7907: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8129: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8198: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8277: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55bcab28b130)\\n[serial2console] loaded (0x55bcab28b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55bcab28b130)\\n[serial2tcp] loaded (0x55bcab28b130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:26:37\\n\\r BIOS CRC passed (83f70dc2)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to aborBIST-GENERATOR ticks:  00004223\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00013668\\nt boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7100: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_89"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1973: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1981: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2045: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8790: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8879: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8968: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9057: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9439: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9508: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9587: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5574984f9130)\\n[serial2console] loaded (0x5574984f9130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5574984f9130)\\n[serial2tcp] loaded (0x5574984f9130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:26:58\\n\\r BIOS CRC passed (526622a3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00003167\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022589\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8064: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_90"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1913: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1921: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1930: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8486: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8575: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8664: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8753: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9091: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9160: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9239: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56316c893130)\\n[serial2console] loaded (0x56316c893130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56316c893130)\\n[serial2tcp] loaded (0x56316c893130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:27:00\\n\\r BIOS CRC passed (16428441)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00017941\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022087\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7760: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_91"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2277: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2303: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2350: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9458: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9637: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9816: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9995: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10525: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10594: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10673: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55dbe1966130)\\n[serial2console] loaded (0x55dbe1966130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55dbe1966130)\\n[serial2tcp] loaded (0x55dbe1966130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:27:19\\n\\r BIOS CRC passed (d4396de8)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00012667\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00031071\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8720: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_92"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1748: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1765: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1782: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1795: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1838: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1846: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1867: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1876: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1884: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1902: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1948: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7816: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7847: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7878: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7909: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8131: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8200: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8279: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555da132d130)\\n[serial2console] loaded (0x555da132d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555da132d130)\\n[serial2tcp] loaded (0x555da132d130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:27:21\\n\\r BIOS CRC passed (e296c748)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==BIST-GENERATOR ticks:  00002590\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002591\\n================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7102: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_93"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2002: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2031: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2040: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2048: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2057: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2087: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2112: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2159: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2176: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8762: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8851: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8940: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9029: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9411: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9480: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9559: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d3cf508130)\\n[serial2console] loaded (0x55d3cf508130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d3cf508130)\\n[serial2tcp] loaded (0x55d3cf508130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:27:41\\n\\r BIOS CRC passed (ba18fdac)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00002590\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005262\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8036: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_94"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1916: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1924: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1933: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1997: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2014: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2027: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2035: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2044: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2070: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2099: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8458: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8547: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8636: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8725: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9063: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9132: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9211: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564cb2dbd130)\\n[serial2console] loaded (0x564cb2dbd130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564cb2dbd130)\\n[serial2tcp] loaded (0x564cb2dbd130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:27:42\\n\\r BIOS CRC passed (249b0412)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00005288\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002574\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7732: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_95"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.21KiB \\t(72.55%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9404: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9583: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9762: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9941: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10471: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10540: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10619: Case values incompletely covered (example pattern 0x11)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55cdefc5d130)\\n[serial2console] loaded (0x55cdefc5d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55cdefc5d130)\\n[serial2tcp] loaded (0x55cdefc5d130)\\n[clocker] sys_clk: freq_hz=1000000, phase_deg=0\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Aug 27 2020 18:28:02\\n\\r BIOS CRC passed (a0031896)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 587e09e3\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:\\t\\tVexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:\\t\\tWISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:\\t\\t8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:\\t\\t32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mL2\\x1b[0m:\\t\\t8KiB\\n\\r\\x1b[1mSDRAM\\x1b[0m:\\t\\t65536KiB 32-bit @ 1Mbps/pin\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rBIST-GENERATOR ticks:  00005288\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005242\\nPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8666: Verilog $finish\\n\\n'"}]