
always @(posedge clk) begin
  if (load) begin
    q <= data;
  end else begin
    case (ena)
      2'b01: q <= {q[0], q[99:1]};  // rotate right by one bit
      2'b10: q <= {q[98:0], q[99]}; // rotate left by one bit
      default: q <= q;               // no rotation
    endcase
  end
end
endmodule