## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2016.1
## Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Tue Jun 21 16:43:11 2016] Launched synth_1...
Run output will be captured here: /home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Tue Jun 21 16:43:11 2016] Waiting for synth_1 to finish...

*** Running vivado
    with args -log doImgProc.vds -m64 -mode batch -messageDb vivado.pb -notrace -source doImgProc.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source doImgProc.tcl -notrace
Command: synth_design -top doImgProc -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.051 ; gain = 145.078 ; free physical = 153 ; free virtual = 13785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'doImgProc' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:77]
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_KERNEL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_KERNEL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:137]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_CRTL_BUS_s_axi' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_CRTL_BUS_s_axi.vhd:12' bound to instance 'doImgProc_CRTL_BUS_s_axi_U' of component 'doImgProc_CRTL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:508]
INFO: [Synth 8-638] synthesizing module 'doImgProc_CRTL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_CRTL_BUS_s_axi.vhd:72]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'doImgProc_CRTL_BUS_s_axi' (1#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_CRTL_BUS_s_axi.vhd:72]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_KERNEL_BUS_s_axi' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:12' bound to instance 'doImgProc_KERNEL_BUS_s_axi_U' of component 'doImgProc_KERNEL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:540]
INFO: [Synth 8-638] synthesizing module 'doImgProc_KERNEL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:54]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_KERNEL_BUS_s_axi_ram' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:325' bound to instance 'int_kernel' of component 'doImgProc_KERNEL_BUS_s_axi_ram' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:126]
INFO: [Synth 8-638] synthesizing module 'doImgProc_KERNEL_BUS_s_axi_ram' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:348]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'doImgProc_KERNEL_BUS_s_axi_ram' (2#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'doImgProc_KERNEL_BUS_s_axi' (3#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_lineBuff_val_0' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:102' bound to instance 'lineBuff_val_0_U' of component 'doImgProc_lineBuff_val_0' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:569]
INFO: [Synth 8-638] synthesizing module 'doImgProc_lineBuff_val_0' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:120]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_lineBuff_val_0_ram' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:13' bound to instance 'doImgProc_lineBuff_val_0_ram_U' of component 'doImgProc_lineBuff_val_0_ram' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:137]
INFO: [Synth 8-638] synthesizing module 'doImgProc_lineBuff_val_0_ram' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:34]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 8 - type: integer 
	Parameter awidth bound to: 9 - type: integer 
	Parameter mem_size bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'doImgProc_lineBuff_val_0_ram' (4#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'doImgProc_lineBuff_val_0' (5#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:120]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_lineBuff_val_0' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:102' bound to instance 'lineBuff_val_1_U' of component 'doImgProc_lineBuff_val_0' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:586]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'doImgProc_lineBuff_val_0' declared at '/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_lineBuff_val_0.vhd:102' bound to instance 'lineBuff_val_2_U' of component 'doImgProc_lineBuff_val_0' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'doImgProc' (6#1) [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:77]
WARNING: [Synth 8-3331] design doImgProc_lineBuff_val_0 has unconnected port reset
WARNING: [Synth 8-3331] design doImgProc has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.496 ; gain = 186.523 ; free physical = 136 ; free virtual = 13740
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1093.496 ; gain = 186.523 ; free physical = 143 ; free virtual = 13746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.xdc]
Finished Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1440.070 ; gain = 0.004 ; free physical = 132 ; free virtual = 13626
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 131 ; free virtual = 13626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 131 ; free virtual = 13626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 131 ; free virtual = 13626
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '5' to '4' bits. [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc_KERNEL_BUS_s_axi.vhd:201]
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'lineBuff_val_2_addr_reg_1319_reg[8:0]' into 'lineBuff_val_1_addr_reg_1314_reg[8:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:821]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_assign_1_0_2_reg_1396_reg' and it is trimmed from '32' to '9' bits. [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:787]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sel_tmp2_fu_544_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp5_fu_550_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp8_fu_556_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_1224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sel_tmp2_fu_544_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp5_fu_550_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp8_fu_556_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 120 ; free virtual = 13615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---RAMs : 
	               4K Bit         RAMs := 3     
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module doImgProc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 26    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module doImgProc_CRTL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module doImgProc_KERNEL_BUS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
Module doImgProc_KERNEL_BUS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module doImgProc_lineBuff_val_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 119 ; free virtual = 13615
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'reg_527_reg[7:0]' into 'reg_527_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:850]
INFO: [Synth 8-4471] merging register 'reg_540_reg[7:0]' into 'reg_540_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:866]
INFO: [Synth 8-4471] merging register 'reg_531_reg[7:0]' into 'reg_531_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:858]
INFO: [Synth 8-4471] merging register 'reg_527_reg[7:0]' into 'reg_527_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:850]
INFO: [Synth 8-4471] merging register 'reg_531_reg[7:0]' into 'reg_531_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:858]
INFO: [Synth 8-4471] merging register 'reg_540_reg[7:0]' into 'reg_540_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:866]
INFO: [Synth 8-4471] merging register 'reg_531_reg[7:0]' into 'reg_531_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:858]
INFO: [Synth 8-4471] merging register 'reg_531_reg[7:0]' into 'reg_531_reg[7:0]' [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.vhd:858]
INFO: [Synth 8-5546] ROM "exitcond1_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sel_tmp8_fu_556_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp2_fu_544_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp5_fu_550_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design doImgProc has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 136 ; free virtual = 13632
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1440.070 ; gain = 533.098 ; free physical = 136 ; free virtual = 13632

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal int_kernel/gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|doImgProc_KERNEL_BUS_s_axi_ram | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|doImgProc_lineBuff_val_0_ram   | ram_reg              | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|doImgProc_lineBuff_val_0_ram   | ram_reg              | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|doImgProc_lineBuff_val_0_ram   | ram_reg              | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[0]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[1]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[2]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[3]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[4]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[5]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[6]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[7]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_s_reg_1309_reg[8]' (FDE) to 'lineBuff_val_1_addr_reg_1314_reg[8]'
INFO: [Synth 8-3886] merging instance 'doImgProc_KERNEL_BUS_s_axi_U/rstate_reg[1]' (FDSE) to 'doImgProc_KERNEL_BUS_s_axi_U/rstate_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (doImgProc_KERNEL_BUS_s_axi_U/\wstate_reg[2] )
INFO: [Synth 8-3886] merging instance 'doImgProc_CRTL_BUS_s_axi_U/rstate_reg[1]' (FDSE) to 'doImgProc_CRTL_BUS_s_axi_U/rstate_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (doImgProc_CRTL_BUS_s_axi_U/\wstate_reg[2] )
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[0]' (FDE) to 'valOutput_reg_1685_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[1]' (FDE) to 'valOutput_reg_1685_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[2]' (FDE) to 'valOutput_reg_1685_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[3]' (FDE) to 'valOutput_reg_1685_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[4]' (FDE) to 'valOutput_reg_1685_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[5]' (FDE) to 'valOutput_reg_1685_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[6]' (FDE) to 'valOutput_reg_1685_reg[9]'
INFO: [Synth 8-3886] merging instance 'valOutput_reg_1685_reg[10]' (FDE) to 'tmp_9_reg_1695_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[8]' (FDE) to 'valOutput_reg_1685_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[9]' (FDE) to 'valOutput_reg_1685_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[10]' (FDE) to 'valOutput_reg_1685_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[11]' (FDE) to 'valOutput_reg_1685_reg[14]'
INFO: [Synth 8-3886] merging instance 'valOutput_reg_1685_reg[15]' (FDE) to 'tmp_6_reg_1690_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_9_reg_1695_reg[12]' (FDE) to 'tmp_6_reg_1690_reg[0]'
WARNING: [Synth 8-3332] Sequential element (wstate_reg[2]) is unused and will be removed from module doImgProc_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (rstate_reg[1]) is unused and will be removed from module doImgProc_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (wstate_reg[2]) is unused and will be removed from module doImgProc_KERNEL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (rstate_reg[1]) is unused and will be removed from module doImgProc_KERNEL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[1]) is unused and will be removed from module doImgProc_KERNEL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[0]) is unused and will be removed from module doImgProc_KERNEL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[31]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[30]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[29]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[28]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[27]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[26]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[25]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[24]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[23]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[22]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[21]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[20]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[19]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[18]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[17]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[16]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[15]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[14]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[13]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[12]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[11]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[10]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[9]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[31]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[30]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[29]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[28]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[27]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[26]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[25]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[24]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[23]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[22]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[21]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[20]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[19]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[18]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[17]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[16]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[15]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[14]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[13]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[12]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[11]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[10]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_2_reg_1436_reg[9]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[31]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[30]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[29]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[28]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[27]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[26]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[25]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[24]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[23]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[22]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[21]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[20]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[19]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[18]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[17]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[16]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[15]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[14]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[13]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[12]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[11]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[10]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (pixConvolved_reg_493_reg[9]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[0]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[1]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[2]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[3]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[4]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[5]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[6]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (valOutput_reg_1685_reg[10]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[8]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[9]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[10]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[11]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (valOutput_reg_1685_reg[15]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_1695_reg[12]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[0]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[1]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[2]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[3]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[4]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[5]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[6]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[7]) is unused and will be removed from module doImgProc.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_1309_reg[8]) is unused and will be removed from module doImgProc.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.074 ; gain = 533.102 ; free physical = 150 ; free virtual = 13597
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.074 ; gain = 533.102 ; free physical = 150 ; free virtual = 13597

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1440.074 ; gain = 533.102 ; free physical = 200 ; free virtual = 13655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1440.074 ; gain = 533.102 ; free physical = 188 ; free virtual = 13643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_0_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_0_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_1_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_1_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_2_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lineBuff_val_2_U/doImgProc_lineBuff_val_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13621
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13621
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   197|
|2     |LUT1     |    33|
|3     |LUT2     |   264|
|4     |LUT3     |   387|
|5     |LUT4     |   394|
|6     |LUT5     |   307|
|7     |LUT6     |   388|
|8     |MUXF7    |     8|
|9     |RAMB18E1 |     3|
|10    |RAMB36E1 |     1|
|11    |FDRE     |   911|
|12    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |  2897|
|2     |  doImgProc_CRTL_BUS_s_axi_U       |doImgProc_CRTL_BUS_s_axi       |   172|
|3     |  doImgProc_KERNEL_BUS_s_axi_U     |doImgProc_KERNEL_BUS_s_axi     |   129|
|4     |    int_kernel                     |doImgProc_KERNEL_BUS_s_axi_ram |    40|
|5     |  lineBuff_val_0_U                 |doImgProc_lineBuff_val_0       |    20|
|6     |    doImgProc_lineBuff_val_0_ram_U |doImgProc_lineBuff_val_0_ram_3 |    20|
|7     |  lineBuff_val_1_U                 |doImgProc_lineBuff_val_0_0     |     2|
|8     |    doImgProc_lineBuff_val_0_ram_U |doImgProc_lineBuff_val_0_ram_2 |     2|
|9     |  lineBuff_val_2_U                 |doImgProc_lineBuff_val_0_1     |    40|
|10    |    doImgProc_lineBuff_val_0_ram_U |doImgProc_lineBuff_val_0_ram   |    40|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1459.309 ; gain = 552.336 ; free physical = 165 ; free virtual = 13620
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1459.309 ; gain = 118.680 ; free physical = 164 ; free virtual = 13620
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1459.316 ; gain = 552.344 ; free physical = 164 ; free virtual = 13620
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'doImgProc' is not ideal for floorplanning, since the cellview 'doImgProc' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.316 ; gain = 477.844 ; free physical = 164 ; free virtual = 13622
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1491.328 ; gain = 0.000 ; free physical = 163 ; free virtual = 13621
INFO: [Common 17-206] Exiting Vivado at Tue Jun 21 16:43:57 2016...
[Tue Jun 21 16:43:57 2016] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:47 . Memory (MB): peak = 1020.051 ; gain = 0.000 ; free physical = 729 ; free virtual = 14196
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'doImgProc' is not ideal for floorplanning, since the cellview 'doImgProc' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.xdc:2]
Finished Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1278.609 ; gain = 258.559 ; free physical = 487 ; free virtual = 13955
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1279.609 ; gain = 1.000 ; free physical = 485 ; free virtual = 13953
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1733.129 ; gain = 453.520 ; free physical = 136 ; free virtual = 13606
[Tue Jun 21 16:44:15 2016] Launched impl_1...
Run output will be captured here: /home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Tue Jun 21 16:44:15 2016] Waiting for impl_1 to finish...

*** Running vivado
    with args -log doImgProc.vdi -applog -m64 -messageDb vivado.pb -mode batch -source doImgProc.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source doImgProc.tcl -notrace
Command: open_checkpoint /home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/project.runs/impl_1/doImgProc.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 979.461 ; gain = 0.000 ; free physical = 162 ; free virtual = 13459
INFO: [Netlist 29-17] Analyzing 197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'doImgProc' is not ideal for floorplanning, since the cellview 'doImgProc' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/project.runs/impl_1/.Xil/Vivado-21023-darkin-UX303LN/dcp/doImgProc.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.xdc:2]
Finished Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/project.runs/impl_1/.Xil/Vivado-21023-darkin-UX303LN/dcp/doImgProc.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.1 (64-bit) build 1538259
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.598 ; gain = 274.137 ; free physical = 164 ; free virtual = 13229
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1290.613 ; gain = 37.016 ; free physical = 160 ; free virtual = 13226
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 9cbb5f66

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9cbb5f66

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1703.105 ; gain = 0.000 ; free physical = 161 ; free virtual = 12888

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 9cbb5f66

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1703.105 ; gain = 0.000 ; free physical = 159 ; free virtual = 12887

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 503 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 9ac8df93

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1703.105 ; gain = 0.000 ; free physical = 157 ; free virtual = 12886

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1703.105 ; gain = 0.000 ; free physical = 157 ; free virtual = 12886
Ending Logic Optimization Task | Checksum: 9ac8df93

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1703.105 ; gain = 0.000 ; free physical = 157 ; free virtual = 12886

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 9ac8df93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 131 ; free virtual = 12831
Ending Power Optimization Task | Checksum: 9ac8df93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1921.207 ; gain = 218.102 ; free physical = 131 ; free virtual = 12831
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1921.207 ; gain = 667.609 ; free physical = 131 ; free virtual = 12831
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/project.runs/impl_1/doImgProc_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 129 ; free virtual = 12821
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 128 ; free virtual = 12821

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 128 ; free virtual = 12821

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 130 ; free virtual = 12826

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 130 ; free virtual = 12826

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 130 ; free virtual = 12826
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2af724a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 130 ; free virtual = 12826

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: ce7f1bbe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 128 ; free virtual = 12826
Phase 1.2.1 Place Init Design | Checksum: 5908c260

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 121 ; free virtual = 12822
Phase 1.2 Build Placer Netlist Model | Checksum: 5908c260

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 121 ; free virtual = 12822

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 5908c260

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 121 ; free virtual = 12822
Phase 1 Placer Initialization | Checksum: 5908c260

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1921.207 ; gain = 0.000 ; free physical = 121 ; free virtual = 12822

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b8c43b1a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 144 ; free virtual = 12824

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b8c43b1a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 144 ; free virtual = 12824

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14def837f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 144 ; free virtual = 12823

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: eec185be

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 144 ; free virtual = 12823

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: eec185be

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 144 ; free virtual = 12823

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18400c8bc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 143 ; free virtual = 12823

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18400c8bc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 143 ; free virtual = 12823

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1ce4f10ab

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 139 ; free virtual = 12820

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 154cafc7b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 139 ; free virtual = 12820

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 154cafc7b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 138 ; free virtual = 12820

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 154cafc7b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 138 ; free virtual = 12820
Phase 3 Detail Placement | Checksum: 154cafc7b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 138 ; free virtual = 12820

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 143bda7d7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 137 ; free virtual = 12819

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.300. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 19273ecf4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 137 ; free virtual = 12819
Phase 4.1 Post Commit Optimization | Checksum: 19273ecf4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 137 ; free virtual = 12819

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 19273ecf4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 137 ; free virtual = 12819

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 19273ecf4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 137 ; free virtual = 12819

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 19273ecf4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 137 ; free virtual = 12819

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1c3d36672

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 137 ; free virtual = 12819
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3d36672

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 137 ; free virtual = 12819
Ending Placer Task | Checksum: f9119c20

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 137 ; free virtual = 12819
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 1924.219 ; gain = 3.012 ; free physical = 136 ; free virtual = 12819
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 132 ; free virtual = 12819
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 132 ; free virtual = 12813
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 139 ; free virtual = 12814
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 143 ; free virtual = 12811
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1306fe644

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 143 ; free virtual = 12812
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: f67022e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 143 ; free virtual = 12812
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 137 ; free virtual = 12812
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 5f1d47b6 ConstDB: 0 ShapeSum: 23dcac65 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "inStream_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inStream_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inStream_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inStream_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inStream_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inStream_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inStream_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inStream_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inStream_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inStream_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inStream_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inStream_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inStream_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inStream_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inStream_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inStream_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inStream_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inStream_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_KERNEL_BUS_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_KERNEL_BUS_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "outStream_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "outStream_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTL_BUS_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTL_BUS_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 78c08a40

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 120 ; free virtual = 12521

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 78c08a40

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 120 ; free virtual = 12521

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 78c08a40

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 144 ; free virtual = 12524

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 78c08a40

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 147 ; free virtual = 12523
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11f4966b5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 158 ; free virtual = 12462
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.395  | TNS=0.000  | WHS=-0.116 | THS=-9.976 |

Phase 2 Router Initialization | Checksum: 11d5eeaaf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 157 ; free virtual = 12461

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27dce76ee

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 154 ; free virtual = 12461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1d8bbf157

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 212 ; free virtual = 12529
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.944  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a59f93fb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 212 ; free virtual = 12529

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1730be3b7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.944  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bb2ebd11

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529
Phase 4 Rip-up And Reroute | Checksum: bb2ebd11

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14d7ed345

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.093  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14d7ed345

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14d7ed345

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529
Phase 5 Delay and Skew Optimization | Checksum: 14d7ed345

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11ee0a35d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.093  | TNS=0.000  | WHS=0.074  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c65e5b88

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529
Phase 6 Post Hold Fix | Checksum: c65e5b88

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.308843 %
  Global Horizontal Routing Utilization  = 0.44143 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 106176b51

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 106176b51

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10064b2d2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.093  | TNS=0.000  | WHS=0.074  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10064b2d2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 211 ; free virtual = 12529

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 206 ; free virtual = 12528
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1924.219 ; gain = 0.000 ; free physical = 202 ; free virtual = 12528
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/project.runs/impl_1/doImgProc_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Jun 21 16:45:38 2016...
[Tue Jun 21 16:45:42 2016] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.15 ; elapsed = 00:01:27 . Memory (MB): peak = 1777.145 ; gain = 7.996 ; free physical = 1119 ; free virtual = 13497
INFO: [Netlist 29-17] Analyzing 197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'doImgProc' is not ideal for floorplanning, since the cellview 'doImgProc' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/.Xil/Vivado-20175-darkin-UX303LN/dcp/doImgProc.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/doImgProc.xdc:2]
Finished Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/convolution_2D/solution1/impl/vhdl/.Xil/Vivado-20175-darkin-UX303LN/dcp/doImgProc.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1858.145 ; gain = 1.000 ; free physical = 1009 ; free virtual = 13409
Restored from archive | CPU: 0.150000 secs | Memory: 2.542686 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1858.145 ; gain = 1.000 ; free physical = 1009 ; free virtual = 13409
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1967.145 ; gain = 2.000 ; free physical = 993 ; free virtual = 13392


Implementation tool: Xilinx Vivado v.2016.1
Project:             convolution_2D
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Tue Jun 21 16:45:45 CEST 2016

#=== Resource usage ===
SLICE:          428
LUT:           1327
FF:             915
DSP:              0
BRAM:             5
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved:    7.903
Timing met
INFO: [Common 17-206] Exiting Vivado at Tue Jun 21 16:45:45 2016...
