

================================================================
== Vivado HLS Report for 'L3_wlo_166'
================================================================
* Date:           Wed Aug 17 17:19:10 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt__16_6
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  443|  443|  443|  443|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- layer_3  |  441|  441|        30|          4|          4|   104|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     52|       -|      -|    -|
|Expression       |        -|      -|       0|     28|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|     392|    656|    -|
|Multiplexer      |        -|      -|       -|     65|    -|
|Register         |        0|      -|    2223|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|     52|    2615|    813|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     23|       2|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |DNN_wlo_166_mac_mb0s_U336  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U341  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U342  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U344  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U346  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U347  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U355  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U358  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U359  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U362  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U363  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U364  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U366  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U367  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U369  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U370  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U371  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U373  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U374  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U375  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U381  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mb0s_U383  |DNN_wlo_166_mac_mb0s  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mbZs_U343  |DNN_wlo_166_mac_mbZs  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcSB_U332  |DNN_wlo_166_mac_mcSB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcTB_U333  |DNN_wlo_166_mac_mcTB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcUB_U334  |DNN_wlo_166_mac_mcUB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcUB_U360  |DNN_wlo_166_mac_mcUB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcUB_U365  |DNN_wlo_166_mac_mcUB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcVB_U335  |DNN_wlo_166_mac_mcVB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcVB_U348  |DNN_wlo_166_mac_mcVB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcVB_U351  |DNN_wlo_166_mac_mcVB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcVB_U353  |DNN_wlo_166_mac_mcVB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcVB_U368  |DNN_wlo_166_mac_mcVB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcVB_U378  |DNN_wlo_166_mac_mcVB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcWB_U337  |DNN_wlo_166_mac_mcWB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcWB_U338  |DNN_wlo_166_mac_mcWB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcWB_U339  |DNN_wlo_166_mac_mcWB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcWB_U340  |DNN_wlo_166_mac_mcWB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcWB_U345  |DNN_wlo_166_mac_mcWB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcWB_U354  |DNN_wlo_166_mac_mcWB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcWB_U361  |DNN_wlo_166_mac_mcWB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcWB_U377  |DNN_wlo_166_mac_mcWB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcWB_U380  |DNN_wlo_166_mac_mcWB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcWB_U382  |DNN_wlo_166_mac_mcWB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcXB_U349  |DNN_wlo_166_mac_mcXB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcXB_U350  |DNN_wlo_166_mac_mcXB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcXB_U352  |DNN_wlo_166_mac_mcXB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcXB_U356  |DNN_wlo_166_mac_mcXB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcXB_U372  |DNN_wlo_166_mac_mcXB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcXB_U376  |DNN_wlo_166_mac_mcXB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcXB_U379  |DNN_wlo_166_mac_mcXB  | i0 + i1 * i2 |
    |DNN_wlo_166_mac_mcYC_U357  |DNN_wlo_166_mac_mcYC  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |L2_BIAS_V_U        |L3_wlo_166_L2_BIAb1s  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_0_U   |L3_wlo_166_L2_WEIb2s  |        0|  6|  10|    0|   104|    6|     1|          624|
    |L2_WEIGHTS_V_1_U   |L3_wlo_166_L2_WEIb3s  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_2_U   |L3_wlo_166_L2_WEIb4t  |        0|  4|   7|    0|   104|    4|     1|          416|
    |L2_WEIGHTS_V_3_U   |L3_wlo_166_L2_WEIb5t  |        0|  6|  10|    0|   104|    6|     1|          624|
    |L2_WEIGHTS_V_4_U   |L3_wlo_166_L2_WEIb6t  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_5_U   |L3_wlo_166_L2_WEIb7t  |        0|  8|  13|    0|   104|    8|     1|          832|
    |L2_WEIGHTS_V_6_U   |L3_wlo_166_L2_WEIb8t  |        0|  8|  13|    0|   104|    8|     1|          832|
    |L2_WEIGHTS_V_7_U   |L3_wlo_166_L2_WEIb9t  |        0|  8|  13|    0|   104|    8|     1|          832|
    |L2_WEIGHTS_V_34_U  |L3_wlo_166_L2_WEIcAy  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_35_U  |L3_wlo_166_L2_WEIcBy  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_36_U  |L3_wlo_166_L2_WEIcCy  |        0|  6|  10|    0|   104|    6|     1|          624|
    |L2_WEIGHTS_V_37_U  |L3_wlo_166_L2_WEIcDy  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_38_U  |L3_wlo_166_L2_WEIcEy  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_39_U  |L3_wlo_166_L2_WEIcFz  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_40_U  |L3_wlo_166_L2_WEIcGz  |        0|  5|   9|    0|   104|    5|     1|          520|
    |L2_WEIGHTS_V_41_U  |L3_wlo_166_L2_WEIcHz  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_42_U  |L3_wlo_166_L2_WEIcIz  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_43_U  |L3_wlo_166_L2_WEIcJz  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_44_U  |L3_wlo_166_L2_WEIcKz  |        0|  5|   9|    0|   104|    5|     1|          520|
    |L2_WEIGHTS_V_45_U  |L3_wlo_166_L2_WEIcLz  |        0|  8|  13|    0|   104|    8|     1|          832|
    |L2_WEIGHTS_V_46_U  |L3_wlo_166_L2_WEIcMA  |        0|  6|  10|    0|   104|    6|     1|          624|
    |L2_WEIGHTS_V_47_U  |L3_wlo_166_L2_WEIcNA  |        0|  5|   9|    0|   104|    5|     1|          520|
    |L2_WEIGHTS_V_48_U  |L3_wlo_166_L2_WEIcOA  |        0|  8|  13|    0|   104|    8|     1|          832|
    |L2_WEIGHTS_V_49_U  |L3_wlo_166_L2_WEIcPA  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_50_U  |L3_wlo_166_L2_WEIcQA  |        0|  8|  13|    0|   104|    8|     1|          832|
    |L2_WEIGHTS_V_51_U  |L3_wlo_166_L2_WEIcRA  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_8_U   |L3_wlo_166_L2_WEIcau  |        0|  8|  13|    0|   104|    8|     1|          832|
    |L2_WEIGHTS_V_9_U   |L3_wlo_166_L2_WEIcbu  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_10_U  |L3_wlo_166_L2_WEIccu  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_11_U  |L3_wlo_166_L2_WEIcdu  |        1|  0|   0|    0|   104|   10|     1|         1040|
    |L2_WEIGHTS_V_12_U  |L3_wlo_166_L2_WEIceu  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_13_U  |L3_wlo_166_L2_WEIcfu  |        0|  8|  13|    0|   104|    8|     1|          832|
    |L2_WEIGHTS_V_14_U  |L3_wlo_166_L2_WEIcgu  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_15_U  |L3_wlo_166_L2_WEIchv  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_16_U  |L3_wlo_166_L2_WEIciv  |        0|  6|  10|    0|   104|    6|     1|          624|
    |L2_WEIGHTS_V_17_U  |L3_wlo_166_L2_WEIcjv  |        0|  5|   9|    0|   104|    5|     1|          520|
    |L2_WEIGHTS_V_18_U  |L3_wlo_166_L2_WEIckv  |        0|  5|   9|    0|   104|    5|     1|          520|
    |L2_WEIGHTS_V_19_U  |L3_wlo_166_L2_WEIclv  |        0|  6|  10|    0|   104|    6|     1|          624|
    |L2_WEIGHTS_V_20_U  |L3_wlo_166_L2_WEIcmv  |        0|  5|   9|    0|   104|    5|     1|          520|
    |L2_WEIGHTS_V_21_U  |L3_wlo_166_L2_WEIcnw  |        0|  6|  10|    0|   104|    6|     1|          624|
    |L2_WEIGHTS_V_22_U  |L3_wlo_166_L2_WEIcow  |        0|  8|  13|    0|   104|    8|     1|          832|
    |L2_WEIGHTS_V_23_U  |L3_wlo_166_L2_WEIcpw  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_24_U  |L3_wlo_166_L2_WEIcqw  |        0|  5|   9|    0|   104|    5|     1|          520|
    |L2_WEIGHTS_V_25_U  |L3_wlo_166_L2_WEIcrw  |        0|  7|  12|    0|   104|    7|     1|          728|
    |L2_WEIGHTS_V_26_U  |L3_wlo_166_L2_WEIcsw  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_27_U  |L3_wlo_166_L2_WEIctx  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_28_U  |L3_wlo_166_L2_WEIcux  |        0|  4|   7|    0|   104|    4|     1|          416|
    |L2_WEIGHTS_V_29_U  |L3_wlo_166_L2_WEIcvx  |        0|  8|  13|    0|   104|    8|     1|          832|
    |L2_WEIGHTS_V_30_U  |L3_wlo_166_L2_WEIcwx  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_31_U  |L3_wlo_166_L2_WEIcxx  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_32_U  |L3_wlo_166_L2_WEIcyx  |        0|  9|  15|    0|   104|    9|     1|          936|
    |L2_WEIGHTS_V_33_U  |L3_wlo_166_L2_WEIczy  |        0|  4|   7|    0|   104|    4|     1|          416|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                      |        1|392| 656|    0|  5512|  402|    53|        41808|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_1501_p2           |     +    |      0|  0|  15|           7|           1|
    |icmp_ln638_fu_1495_p2  |   icmp   |      0|  0|  11|           7|           6|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  28|          15|           9|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter7        |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_1280_p4  |   9|          2|    7|         14|
    |i_0_reg_1276                   |   9|          2|    7|         14|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  65|         13|   16|         37|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |L2_WEIGHTS_V_0_load_reg_3325   |   6|   0|    6|          0|
    |L2_WEIGHTS_V_10_load_reg_3435  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_11_load_reg_3440  |  10|   0|   10|          0|
    |L2_WEIGHTS_V_12_load_reg_3445  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_13_load_reg_3450  |   8|   0|    8|          0|
    |L2_WEIGHTS_V_14_load_reg_3455  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_15_load_reg_3460  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_16_load_reg_3520  |   6|   0|    6|          0|
    |L2_WEIGHTS_V_17_load_reg_3530  |   5|   0|    5|          0|
    |L2_WEIGHTS_V_18_load_reg_3535  |   5|   0|    5|          0|
    |L2_WEIGHTS_V_19_load_reg_3540  |   6|   0|    6|          0|
    |L2_WEIGHTS_V_1_load_reg_3330   |   9|   0|    9|          0|
    |L2_WEIGHTS_V_20_load_reg_3545  |   5|   0|    5|          0|
    |L2_WEIGHTS_V_21_load_reg_3550  |   6|   0|    6|          0|
    |L2_WEIGHTS_V_22_load_reg_3555  |   8|   0|    8|          0|
    |L2_WEIGHTS_V_23_load_reg_3560  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_24_load_reg_3620  |   5|   0|    5|          0|
    |L2_WEIGHTS_V_25_load_reg_3630  |   7|   0|    7|          0|
    |L2_WEIGHTS_V_26_load_reg_3635  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_27_load_reg_3640  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_28_load_reg_3645  |   4|   0|    4|          0|
    |L2_WEIGHTS_V_29_load_reg_3650  |   8|   0|    8|          0|
    |L2_WEIGHTS_V_2_load_reg_3335   |   4|   0|    4|          0|
    |L2_WEIGHTS_V_30_load_reg_3655  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_31_load_reg_3660  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_32_load_reg_3720  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_33_load_reg_3730  |   4|   0|    4|          0|
    |L2_WEIGHTS_V_34_load_reg_3735  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_35_load_reg_3740  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_36_load_reg_3745  |   6|   0|    6|          0|
    |L2_WEIGHTS_V_37_load_reg_3750  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_38_load_reg_3755  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_39_load_reg_3760  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_3_load_reg_3340   |   6|   0|    6|          0|
    |L2_WEIGHTS_V_40_load_reg_3820  |   5|   0|    5|          0|
    |L2_WEIGHTS_V_41_load_reg_3830  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_42_load_reg_3835  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_43_load_reg_3840  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_44_load_reg_3845  |   5|   0|    5|          0|
    |L2_WEIGHTS_V_45_load_reg_3850  |   8|   0|    8|          0|
    |L2_WEIGHTS_V_46_load_reg_3855  |   6|   0|    6|          0|
    |L2_WEIGHTS_V_47_load_reg_3860  |   5|   0|    5|          0|
    |L2_WEIGHTS_V_48_load_reg_3900  |   8|   0|    8|          0|
    |L2_WEIGHTS_V_49_load_reg_3910  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_4_load_reg_3345   |   9|   0|    9|          0|
    |L2_WEIGHTS_V_50_load_reg_3915  |   8|   0|    8|          0|
    |L2_WEIGHTS_V_51_load_reg_3920  |   9|   0|    9|          0|
    |L2_WEIGHTS_V_5_load_reg_3350   |   8|   0|    8|          0|
    |L2_WEIGHTS_V_6_load_reg_3355   |   8|   0|    8|          0|
    |L2_WEIGHTS_V_7_load_reg_3360   |   8|   0|    8|          0|
    |L2_WEIGHTS_V_8_load_reg_3420   |   8|   0|    8|          0|
    |L2_WEIGHTS_V_9_load_reg_3430   |   9|   0|    9|          0|
    |ap_CS_fsm                      |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |before_relu_V_reg_3320         |   9|   0|    9|          0|
    |i_0_reg_1276                   |   7|   0|    7|          0|
    |i_reg_3221                     |   7|   0|    7|          0|
    |icmp_ln638_reg_3217            |   1|   0|    1|          0|
    |sext_ln1116_10_reg_3017        |  25|   0|   25|          0|
    |sext_ln1116_11_reg_3022        |  24|   0|   24|          0|
    |sext_ln1116_12_reg_3027        |  25|   0|   25|          0|
    |sext_ln1116_13_reg_3032        |  25|   0|   25|          0|
    |sext_ln1116_14_reg_3037        |  22|   0|   22|          0|
    |sext_ln1116_15_reg_3042        |  21|   0|   21|          0|
    |sext_ln1116_16_reg_3047        |  21|   0|   21|          0|
    |sext_ln1116_17_reg_3052        |  22|   0|   22|          0|
    |sext_ln1116_18_reg_3057        |  21|   0|   21|          0|
    |sext_ln1116_19_reg_3062        |  22|   0|   22|          0|
    |sext_ln1116_1_reg_2962         |  25|   0|   25|          0|
    |sext_ln1116_20_reg_3067        |  24|   0|   24|          0|
    |sext_ln1116_21_reg_3072        |  25|   0|   25|          0|
    |sext_ln1116_22_reg_3077        |  21|   0|   21|          0|
    |sext_ln1116_23_reg_3082        |  23|   0|   23|          0|
    |sext_ln1116_24_reg_3087        |  25|   0|   25|          0|
    |sext_ln1116_25_reg_3092        |  25|   0|   25|          0|
    |sext_ln1116_26_reg_3097        |  20|   0|   20|          0|
    |sext_ln1116_27_reg_3102        |  24|   0|   24|          0|
    |sext_ln1116_28_reg_3107        |  25|   0|   25|          0|
    |sext_ln1116_29_reg_3112        |  25|   0|   25|          0|
    |sext_ln1116_2_reg_2967         |  20|   0|   20|          0|
    |sext_ln1116_30_reg_3117        |  25|   0|   25|          0|
    |sext_ln1116_31_reg_3122        |  20|   0|   20|          0|
    |sext_ln1116_32_reg_3127        |  25|   0|   25|          0|
    |sext_ln1116_33_reg_3132        |  25|   0|   25|          0|
    |sext_ln1116_34_reg_3137        |  22|   0|   22|          0|
    |sext_ln1116_35_reg_3142        |  25|   0|   25|          0|
    |sext_ln1116_36_reg_3147        |  25|   0|   25|          0|
    |sext_ln1116_37_reg_3152        |  25|   0|   25|          0|
    |sext_ln1116_38_reg_3157        |  21|   0|   21|          0|
    |sext_ln1116_39_reg_3162        |  25|   0|   25|          0|
    |sext_ln1116_3_reg_2972         |  22|   0|   22|          0|
    |sext_ln1116_40_reg_3167        |  25|   0|   25|          0|
    |sext_ln1116_41_reg_3172        |  25|   0|   25|          0|
    |sext_ln1116_42_reg_3177        |  21|   0|   21|          0|
    |sext_ln1116_43_reg_3182        |  24|   0|   24|          0|
    |sext_ln1116_44_reg_3187        |  22|   0|   22|          0|
    |sext_ln1116_45_reg_3192        |  21|   0|   21|          0|
    |sext_ln1116_46_reg_3197        |  24|   0|   24|          0|
    |sext_ln1116_47_reg_3202        |  25|   0|   25|          0|
    |sext_ln1116_4_reg_2977         |  25|   0|   25|          0|
    |sext_ln1116_5_reg_2982         |  24|   0|   24|          0|
    |sext_ln1116_6_reg_2987         |  24|   0|   24|          0|
    |sext_ln1116_7_reg_2992         |  24|   0|   24|          0|
    |sext_ln1116_8_reg_2997         |  24|   0|   24|          0|
    |sext_ln1116_9_reg_3002         |  25|   0|   25|          0|
    |sext_ln1116_reg_2957           |  22|   0|   22|          0|
    |sext_ln1192_1_reg_3007         |  25|   0|   25|          0|
    |sext_ln1192_reg_3012           |  26|   0|   26|          0|
    |sext_ln638_1_reg_3212          |  25|   0|   25|          0|
    |sext_ln638_reg_3207            |  24|   0|   24|          0|
    |tmp_10_reg_3470                |  16|   0|   16|          0|
    |tmp_12_reg_3475                |  16|   0|   16|          0|
    |tmp_14_reg_3525                |  16|   0|   16|          0|
    |tmp_16_reg_3565                |  16|   0|   16|          0|
    |tmp_18_reg_3570                |  16|   0|   16|          0|
    |tmp_20_reg_3575                |  16|   0|   16|          0|
    |tmp_22_reg_3625                |  16|   0|   16|          0|
    |tmp_24_reg_3665                |  16|   0|   16|          0|
    |tmp_26_reg_3670                |  16|   0|   16|          0|
    |tmp_28_reg_3675                |  16|   0|   16|          0|
    |tmp_2_reg_3365                 |  16|   0|   16|          0|
    |tmp_30_reg_3725                |  16|   0|   16|          0|
    |tmp_32_reg_3765                |  16|   0|   16|          0|
    |tmp_34_reg_3770                |  16|   0|   16|          0|
    |tmp_36_reg_3775                |  16|   0|   16|          0|
    |tmp_38_reg_3825                |  16|   0|   16|          0|
    |tmp_40_reg_3865                |  16|   0|   16|          0|
    |tmp_42_reg_3870                |  16|   0|   16|          0|
    |tmp_44_reg_3875                |  16|   0|   16|          0|
    |tmp_46_reg_3905                |  16|   0|   16|          0|
    |tmp_47_reg_3925                |  16|   0|   16|          0|
    |tmp_48_reg_3930                |  16|   0|   16|          0|
    |tmp_49_reg_3935                |  16|   0|   16|          0|
    |tmp_4_reg_3370                 |  16|   0|   16|          0|
    |tmp_6_reg_3375                 |  16|   0|   16|          0|
    |tmp_8_reg_3425                 |  16|   0|   16|          0|
    |tmp_s_reg_3465                 |  16|   0|   16|          0|
    |zext_ln642_reg_3226            |   7|   0|   64|         57|
    |icmp_ln638_reg_3217            |  64|  32|    1|          0|
    |zext_ln642_reg_3226            |  64|  32|   64|         57|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |2223|  64| 2217|        114|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   L3_wlo_166  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   L3_wlo_166  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   L3_wlo_166  | return value |
|ap_done          | out |    1| ap_ctrl_hs |   L3_wlo_166  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   L3_wlo_166  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   L3_wlo_166  | return value |
|x_0_0_V_read     |  in |   16|   ap_none  |  x_0_0_V_read |    scalar    |
|x_0_1_V_read     |  in |   16|   ap_none  |  x_0_1_V_read |    scalar    |
|x_1_0_V_read     |  in |   16|   ap_none  |  x_1_0_V_read |    scalar    |
|x_1_1_V_read     |  in |   16|   ap_none  |  x_1_1_V_read |    scalar    |
|x_2_0_V_read     |  in |   16|   ap_none  |  x_2_0_V_read |    scalar    |
|x_2_1_V_read     |  in |   16|   ap_none  |  x_2_1_V_read |    scalar    |
|x_3_0_V_read     |  in |   16|   ap_none  |  x_3_0_V_read |    scalar    |
|x_3_1_V_read     |  in |   16|   ap_none  |  x_3_1_V_read |    scalar    |
|x_4_0_V_read     |  in |   16|   ap_none  |  x_4_0_V_read |    scalar    |
|x_4_1_V_read     |  in |   16|   ap_none  |  x_4_1_V_read |    scalar    |
|x_5_0_V_read     |  in |   16|   ap_none  |  x_5_0_V_read |    scalar    |
|x_5_1_V_read     |  in |   16|   ap_none  |  x_5_1_V_read |    scalar    |
|x_6_0_V_read     |  in |   16|   ap_none  |  x_6_0_V_read |    scalar    |
|x_6_1_V_read     |  in |   16|   ap_none  |  x_6_1_V_read |    scalar    |
|x_7_0_V_read     |  in |   16|   ap_none  |  x_7_0_V_read |    scalar    |
|x_7_1_V_read     |  in |   16|   ap_none  |  x_7_1_V_read |    scalar    |
|x_8_0_V_read     |  in |   16|   ap_none  |  x_8_0_V_read |    scalar    |
|x_8_1_V_read     |  in |   16|   ap_none  |  x_8_1_V_read |    scalar    |
|x_9_0_V_read     |  in |   16|   ap_none  |  x_9_0_V_read |    scalar    |
|x_9_1_V_read     |  in |   16|   ap_none  |  x_9_1_V_read |    scalar    |
|x_10_0_V_read    |  in |   16|   ap_none  | x_10_0_V_read |    scalar    |
|x_10_1_V_read    |  in |   16|   ap_none  | x_10_1_V_read |    scalar    |
|x_11_0_V_read    |  in |   16|   ap_none  | x_11_0_V_read |    scalar    |
|x_11_1_V_read    |  in |   16|   ap_none  | x_11_1_V_read |    scalar    |
|x_12_0_V_read    |  in |   16|   ap_none  | x_12_0_V_read |    scalar    |
|x_12_1_V_read    |  in |   16|   ap_none  | x_12_1_V_read |    scalar    |
|x_13_0_V_read    |  in |   16|   ap_none  | x_13_0_V_read |    scalar    |
|x_13_1_V_read    |  in |   16|   ap_none  | x_13_1_V_read |    scalar    |
|x_14_0_V_read    |  in |   16|   ap_none  | x_14_0_V_read |    scalar    |
|x_14_1_V_read    |  in |   16|   ap_none  | x_14_1_V_read |    scalar    |
|x_15_0_V_read    |  in |   16|   ap_none  | x_15_0_V_read |    scalar    |
|x_15_1_V_read    |  in |   16|   ap_none  | x_15_1_V_read |    scalar    |
|x_16_0_V_read    |  in |   16|   ap_none  | x_16_0_V_read |    scalar    |
|x_16_1_V_read    |  in |   16|   ap_none  | x_16_1_V_read |    scalar    |
|x_17_0_V_read    |  in |   16|   ap_none  | x_17_0_V_read |    scalar    |
|x_17_1_V_read    |  in |   16|   ap_none  | x_17_1_V_read |    scalar    |
|x_18_0_V_read    |  in |   16|   ap_none  | x_18_0_V_read |    scalar    |
|x_18_1_V_read    |  in |   16|   ap_none  | x_18_1_V_read |    scalar    |
|x_19_0_V_read    |  in |   16|   ap_none  | x_19_0_V_read |    scalar    |
|x_19_1_V_read    |  in |   16|   ap_none  | x_19_1_V_read |    scalar    |
|x_20_0_V_read    |  in |   16|   ap_none  | x_20_0_V_read |    scalar    |
|x_20_1_V_read    |  in |   16|   ap_none  | x_20_1_V_read |    scalar    |
|x_21_0_V_read    |  in |   16|   ap_none  | x_21_0_V_read |    scalar    |
|x_21_1_V_read    |  in |   16|   ap_none  | x_21_1_V_read |    scalar    |
|x_22_0_V_read    |  in |   16|   ap_none  | x_22_0_V_read |    scalar    |
|x_22_1_V_read    |  in |   16|   ap_none  | x_22_1_V_read |    scalar    |
|x_23_0_V_read    |  in |   16|   ap_none  | x_23_0_V_read |    scalar    |
|x_23_1_V_read    |  in |   16|   ap_none  | x_23_1_V_read |    scalar    |
|x_24_0_V_read    |  in |   16|   ap_none  | x_24_0_V_read |    scalar    |
|x_24_1_V_read    |  in |   16|   ap_none  | x_24_1_V_read |    scalar    |
|x_25_0_V_read    |  in |   16|   ap_none  | x_25_0_V_read |    scalar    |
|x_25_1_V_read    |  in |   16|   ap_none  | x_25_1_V_read |    scalar    |
|y_L3_V_address0  | out |    7|  ap_memory |     y_L3_V    |     array    |
|y_L3_V_ce0       | out |    1|  ap_memory |     y_L3_V    |     array    |
|y_L3_V_we0       | out |    1|  ap_memory |     y_L3_V    |     array    |
|y_L3_V_d0        | out |   16|  ap_memory |     y_L3_V    |     array    |
+-----------------+-----+-----+------------+---------------+--------------+

