// Seed: 964037799
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output tri0 id_2,
    input  wire id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd59,
    parameter id_7 = 32'd1
) (
    output tri id_0,
    output uwire id_1,
    output tri0 id_2,
    output wand id_3,
    output supply0 _id_4,
    output wire id_5,
    output supply1 id_6,
    input tri0 _id_7,
    input supply1 id_8
);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_6,
      id_8
  );
  assign modCall_1.id_2 = 0;
  logic [id_7 : id_4] id_10;
  ;
endmodule
