{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: in"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"t1-1_ul8.cl"
            , "line":13
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"in.B1"
          , "data":
          ["Yes", ">=1", "4"]
          , "debug":
          [
            [
              {
                "filename":"t1-1_ul8.cl"
                , "line":15
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"in.B4"
              , "data":
              ["Yes", "~1", "5"]
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":17
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"t1-1_ul8.cl"
                          , "line":"18"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"t1-1_ul8.cl"
                          , "line":"18"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: matrixMult"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"t1-1_ul8.cl"
            , "line":25
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"matrixMult.B1"
          , "data":
          ["Yes", ">=1", "4"]
          , "debug":
          [
            [
              {
                "filename":"t1-1_ul8.cl"
                , "line":33
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across matrixMult.B4, matrixMult.B5. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"t1-1_ul8.cl"
                      , "line":"36"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"t1-1_ul8.cl"
                      , "line":"42"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"matrixMult.B4"
              , "data":
              ["Yes", "~1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":35
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instruction:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Read Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"t1-1_ul8.cl"
                          , "line":"36"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"matrixMult.B5"
              , "data":
              ["Yes", ">=1", "9"]
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":38
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"8X Partially unrolled matrixMult.B7"
                  , "data":
                  ["Yes", "~41", "0"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"t1-1_ul8.cl"
                        , "line":41
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Data dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"running_sum (%L)"
                          , "links":
                          [
                            {
                              "filename":"t1-1_ul8.cl"
                              , "line":"39"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Most critical loop feedback path during scheduling:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"t1-1_ul8.cl"
                              , "line":"42"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"t1-1_ul8.cl"
                              , "line":"42"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"t1-1_ul8.cl"
                              , "line":"42"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"t1-1_ul8.cl"
                              , "line":"42"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"t1-1_ul8.cl"
                              , "line":"42"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"t1-1_ul8.cl"
                              , "line":"42"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"t1-1_ul8.cl"
                              , "line":"42"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"t1-1_ul8.cl"
                              , "line":"42"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: disabled."
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instruction:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"t1-1_ul8.cl"
                              , "line":"42"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
