
*** Running vivado
    with args -log recv_ctrl.vds -m64 -mode batch -messageDb vivado.pb -notrace -source recv_ctrl.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source recv_ctrl.tcl -notrace
Command: synth_design -top recv_ctrl -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 292.234 ; gain = 120.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'recv_ctrl' [E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/recv_ctrl.v:23]
	Parameter T_time1ms bound to: 16'b0000001111101000 
	Parameter T_timeONEsync bound to: 16'b0000000000110010 
	Parameter T_timesync bound to: 16'b0000000000110010 
INFO: [Synth 8-638] synthesizing module 'get_freq' [E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/get_freq.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_freq' (1#1) [E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/get_freq.v:23]
INFO: [Synth 8-256] done synthesizing module 'recv_ctrl' (2#1) [E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/recv_ctrl.v:23]
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[15] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[14] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[13] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[12] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[11] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[10] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[9] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[8] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[7] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[6] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[5] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[4] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[3] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[2] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[1] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[0] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[15] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[14] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[13] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[12] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[11] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[10] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[9] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[8] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[7] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[6] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[5] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[4] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[3] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[2] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[1] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[0] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv_vld driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv_vld driven by constant 0
WARNING: [Synth 8-3331] design recv_ctrl has unconnected port TODL_en
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 327.418 ; gain = 155.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 327.418 ; gain = 155.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 327.418 ; gain = 155.516
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/sync_project/project_1/project_1.srcs/sources_1/imports/new/recv_ctrl.v:295]
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5544] ROM "prepare" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_stat" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 339.930 ; gain = 168.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module recv_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module get_freq 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 597.008 ; gain = 425.105
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP cnt_1ms0, operation Mode is: (C:0x32)+A*(B:0x32).
DSP Report: operator cnt_1ms0 is absorbed into DSP cnt_1ms0.
DSP Report: operator cnt_1ms1 is absorbed into DSP cnt_1ms0.
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[15] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[14] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[13] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[12] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[11] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[10] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[9] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[8] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[7] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[6] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[5] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[4] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[3] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[2] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[1] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv[0] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[15] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[14] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[13] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[12] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[11] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[10] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[9] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[8] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[7] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[6] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[5] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[4] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[3] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[2] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[1] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv[0] driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port netinfo_recv_vld driven by constant 0
WARNING: [Synth 8-3917] design recv_ctrl has port TODL_recv_vld driven by constant 0
WARNING: [Synth 8-3331] design recv_ctrl has unconnected port TODL_en
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 597.008 ; gain = 425.105
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 597.008 ; gain = 425.105

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+---------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|recv_ctrl   | (C:0x32)+A*(B:0x32) | No           | 12     | 6      | 6      | 25     | 19     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
+------------+---------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\jump_stat_reg[3] ' (FDR) to '\jump_stat_reg[2] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\jump_stat_reg[2] )
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[9] ' (FDRE) to '\get_freq_urecv/freq_reg[10] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[10] ' (FDRE) to '\get_freq_urecv/freq_reg[11] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[11] ' (FDRE) to '\get_freq_urecv/freq_reg[12] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[12] ' (FDRE) to '\get_freq_urecv/freq_reg[13] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[13] ' (FDRE) to '\get_freq_urecv/freq_reg[14] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[14] ' (FDRE) to '\get_freq_urecv/freq_reg[15] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[15] ' (FDRE) to '\get_freq_urecv/freq_reg[16] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[16] ' (FDRE) to '\get_freq_urecv/freq_reg[17] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[17] ' (FDRE) to '\get_freq_urecv/freq_reg[18] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[18] ' (FDRE) to '\get_freq_urecv/freq_reg[19] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[19] ' (FDRE) to '\get_freq_urecv/freq_reg[20] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[20] ' (FDRE) to '\get_freq_urecv/freq_reg[21] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[21] ' (FDRE) to '\get_freq_urecv/freq_reg[22] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[22] ' (FDRE) to '\get_freq_urecv/freq_reg[23] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[23] ' (FDRE) to '\get_freq_urecv/freq_reg[24] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[24] ' (FDRE) to '\get_freq_urecv/freq_reg[25] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[25] ' (FDRE) to '\get_freq_urecv/freq_reg[26] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[26] ' (FDRE) to '\get_freq_urecv/freq_reg[27] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[27] ' (FDRE) to '\get_freq_urecv/freq_reg[28] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[28] ' (FDRE) to '\get_freq_urecv/freq_reg[29] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[29] ' (FDRE) to '\get_freq_urecv/freq_reg[30] '
INFO: [Synth 8-3886] merging instance '\get_freq_urecv/freq_reg[30] ' (FDRE) to '\get_freq_urecv/freq_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\get_freq_urecv/freq_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\jump_stat_reg[3] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\jump_stat_reg[2] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[9] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[10] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[11] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[12] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[13] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[14] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[15] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[16] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[17] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[18] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[19] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[20] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[21] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[22] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_local_reg[23] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[23] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[22] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[21] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[20] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[19] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[18] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[17] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[16] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[15] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[14] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[13] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[12] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[11] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[10] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\TODH_bias_reg[9] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[31] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[30] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[29] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[28] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[27] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[26] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[25] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[24] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[23] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[22] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[21] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[20] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[19] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[18] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[17] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[16] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[15] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[14] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[13] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[12] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[11] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[10] ) is unused and will be removed from module recv_ctrl.
WARNING: [Synth 8-3332] Sequential element (\get_freq_urecv/freq_reg[9] ) is unused and will be removed from module recv_ctrl.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    19|
|3     |DSP48E1 |     1|
|4     |LUT1    |     3|
|5     |LUT2    |    14|
|6     |LUT3    |    71|
|7     |LUT4    |    23|
|8     |LUT5    |    24|
|9     |LUT6    |    28|
|10    |FDRE    |   117|
|11    |FDSE    |     2|
|12    |IBUF    |    47|
|13    |OBUF    |    67|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+---------+------+
|      |Instance         |Module   |Cells |
+------+-----------------+---------+------+
|1     |top              |         |   417|
|2     |  get_freq_urecv |get_freq |    10|
+------+-----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 612.754 ; gain = 440.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 125 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 612.754 ; gain = 361.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 612.754 ; gain = 440.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 677.035 ; gain = 472.035
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 677.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 22 16:43:04 2020...
