

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_LOOP_WT_WORDS'
================================================================
* Date:           Fri Dec 13 13:11:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.877 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_WT_WORDS  |        2|        2|         2|          1|          1|     2|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 6 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 'wt_word_buffer_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_3 = alloca i32 1"   --->   Operation 8 'alloca' 'wt_word_buffer_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sh_prom_i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sh_prom_i"   --->   Operation 9 'read' 'sh_prom_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_i1574_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %conv_i1574"   --->   Operation 10 'read' 'conv_i1574_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_0_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wt_word_buffer_V_0_1"   --->   Operation 11 'read' 'wt_word_buffer_V_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wt_word_buffer_V_1_1"   --->   Operation 12 'read' 'wt_word_buffer_V_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sh_prom_i_cast = zext i6 %sh_prom_i_read"   --->   Operation 13 'zext' 'sh_prom_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %wt_word_buffer_V_1_1_read, i64 %wt_word_buffer_V_1_3"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %wt_word_buffer_V_0_1_read, i64 %wt_word_buffer_V_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %m_V"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc187"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%m_V_2 = load i2 %m_V" [Accel.cpp:283]   --->   Operation 19 'load' 'm_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.34ns)   --->   "%icmp_ln1027 = icmp_eq  i2 %m_V_2, i2 2"   --->   Operation 21 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.43ns)   --->   "%add_ln840 = add i2 %m_V_2, i2 1"   --->   Operation 23 'add' 'add_ln840' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln1027, void %for.inc187.split, void %for.end189.exitStub" [Accel.cpp:277]   --->   Operation 24 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul"   --->   Operation 25 'load' 'phi_mul_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.75ns)   --->   "%add_ln948_1 = add i13 %phi_mul_load, i13 2341"   --->   Operation 26 'add' 'add_ln948_1' <Predicate = (!icmp_ln1027)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%add_ln948 = add i13 %phi_mul_load, i13 %conv_i1574_read"   --->   Operation 27 'add' 'add_ln948' <Predicate = (!icmp_ln1027)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln948 = zext i13 %add_ln948"   --->   Operation 28 'zext' 'zext_ln948' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr i64 %wt_mem_V, i64 0, i64 %zext_ln948"   --->   Operation 29 'getelementptr' 'wt_mem_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.98ns)   --->   "%wt_mem_V_load = load i13 %wt_mem_V_addr"   --->   Operation 30 'load' 'wt_mem_V_load' <Predicate = (!icmp_ln1027)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln283 = trunc i2 %m_V_2" [Accel.cpp:283]   --->   Operation 31 'trunc' 'trunc_ln283' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln277 = store i2 %add_ln840, i2 %m_V" [Accel.cpp:277]   --->   Operation 32 'store' 'store_ln277' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln277 = store i13 %add_ln948_1, i13 %phi_mul" [Accel.cpp:277]   --->   Operation 33 'store' 'store_ln277' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_load = load i64 %wt_word_buffer_V_1"   --->   Operation 44 'load' 'wt_word_buffer_V_1_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_3_load = load i64 %wt_word_buffer_V_1_3"   --->   Operation 45 'load' 'wt_word_buffer_V_1_3_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %wt_word_buffer_V_1_2_out, i64 %wt_word_buffer_V_1_3_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %wt_word_buffer_V_0_2_out, i64 %wt_word_buffer_V_1_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.87>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_load_1 = load i64 %wt_word_buffer_V_1" [Accel.cpp:283]   --->   Operation 34 'load' 'wt_word_buffer_V_1_load_1' <Predicate = (trunc_ln283)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_3_load_1 = load i64 %wt_word_buffer_V_1_3" [Accel.cpp:283]   --->   Operation 35 'load' 'wt_word_buffer_V_1_3_load_1' <Predicate = (!trunc_ln283)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Accel.cpp:277]   --->   Operation 36 'specloopname' 'specloopname_ln277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (2.98ns)   --->   "%wt_mem_V_load = load i13 %wt_mem_V_addr"   --->   Operation 37 'load' 'wt_mem_V_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_2 : Operation 38 [1/1] (1.09ns)   --->   "%r_V = ashr i64 %wt_mem_V_load, i64 %sh_prom_i_cast"   --->   Operation 38 'ashr' 'r_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.41ns)   --->   "%wt_word_buffer_V_1_5 = select i1 %trunc_ln283, i64 %r_V, i64 %wt_word_buffer_V_1_3_load_1" [Accel.cpp:283]   --->   Operation 39 'select' 'wt_word_buffer_V_1_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.41ns)   --->   "%wt_word_buffer_V_1_6 = select i1 %trunc_ln283, i64 %wt_word_buffer_V_1_load_1, i64 %r_V" [Accel.cpp:283]   --->   Operation 40 'select' 'wt_word_buffer_V_1_6' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln277 = store i64 %wt_word_buffer_V_1_5, i64 %wt_word_buffer_V_1_3" [Accel.cpp:277]   --->   Operation 41 'store' 'store_ln277' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln277 = store i64 %wt_word_buffer_V_1_6, i64 %wt_word_buffer_V_1" [Accel.cpp:277]   --->   Operation 42 'store' 'store_ln277' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln277 = br void %for.inc187" [Accel.cpp:277]   --->   Operation 43 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.74ns
The critical path consists of the following:
	'alloca' operation ('phi_mul') [8]  (0 ns)
	'load' operation ('phi_mul_load') on local variable 'phi_mul' [30]  (0 ns)
	'add' operation ('add_ln948') [34]  (0.755 ns)
	'getelementptr' operation ('wt_mem_V_addr') [36]  (0 ns)
	'load' operation ('wt_mem_V_load') on array 'wt_mem_V' [38]  (2.98 ns)

 <State 2>: 4.88ns
The critical path consists of the following:
	'load' operation ('wt_mem_V_load') on array 'wt_mem_V' [38]  (2.98 ns)
	'ashr' operation ('r.V') [39]  (1.1 ns)
	'select' operation ('wt_word_buffer.V[1]', Accel.cpp:283) [41]  (0.411 ns)
	'store' operation ('store_ln277', Accel.cpp:277) of variable 'wt_word_buffer.V[1]', Accel.cpp:283 on local variable 'wt_word_buffer.V[1]' [43]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
