# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do test_btn_memory_run_msim_rtl_vhdl.do
# if ![file isdirectory test_btn_memory_iputf_libs] {
# 	file mkdir test_btn_memory_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "C:/intelFPGA_lite/18.1/projets/test_btn_memory/pll_sim/pll.vho"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:39 on Oct 20,2022
# vcom -reportprogress 300 C:/intelFPGA_lite/18.1/projets/test_btn_memory/pll_sim/pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity pll
# -- Compiling architecture RTL of pll
# End time: 11:05:39 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projets/test_btn_memory/RAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:39 on Oct 20,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_port_ram
# -- Compiling architecture rtl of single_port_ram
# End time: 11:05:39 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projets/test_btn_memory/test_btn_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:39 on Oct 20,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/test_btn_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_btn_memory
# -- Compiling architecture archi of test_btn_memory
# End time: 11:05:39 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projets/test_btn_memory/btn.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:39 on Oct 20,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/btn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity btn_led
# -- Compiling architecture archi of btn_led
# End time: 11:05:39 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projets/test_btn_memory/tb_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:39 on Oct 20,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/tb_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_btn_memory
# -- Compiling architecture bev of tb_btn_memory
# ** Warning: C:/intelFPGA_lite/18.1/projets/test_btn_memory/tb_test.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:05:40 on Oct 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_test
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_test 
# Start time: 11:05:40 on Oct 20,2022
# ** Error: (vsim-3170) Could not find 'tb_test'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/intelFPGA_lite/18.1/projets/test_btn_memory/simulation/modelsim/rtl_work
#             C:/intelFPGA_lite/18.1/projets/test_btn_memory/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./test_btn_memory_run_msim_rtl_vhdl.do PAUSED at line 25
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/btn.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:27 on Oct 20,2022
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/btn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity btn_led
# -- Compiling architecture archi of btn_led
# End time: 11:09:27 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:27 on Oct 20,2022
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_port_ram
# -- Compiling architecture rtl of single_port_ram
# End time: 11:09:27 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/tb_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:27 on Oct 20,2022
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/tb_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_btn_memory
# -- Compiling architecture bev of tb_btn_memory
# ** Warning: C:/intelFPGA_lite/18.1/projets/test_btn_memory/tb_test.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:09:27 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/test_btn_memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:27 on Oct 20,2022
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/test_btn_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_btn_memory
# -- Compiling architecture archi of test_btn_memory
# End time: 11:09:27 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/btn.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:32 on Oct 20,2022
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/btn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity btn_led
# -- Compiling architecture archi of btn_led
# End time: 11:09:32 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:32 on Oct 20,2022
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_port_ram
# -- Compiling architecture rtl of single_port_ram
# End time: 11:09:32 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/tb_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:32 on Oct 20,2022
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/tb_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_btn_memory
# -- Compiling architecture bev of tb_btn_memory
# ** Warning: C:/intelFPGA_lite/18.1/projets/test_btn_memory/tb_test.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:09:32 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/test_btn_memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:32 on Oct 20,2022
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.1/projets/test_btn_memory/test_btn_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_btn_memory
# -- Compiling architecture archi of test_btn_memory
# End time: 11:09:32 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_btn_memory
# vsim work.tb_btn_memory 
# Start time: 11:05:40 on Oct 20,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_btn_memory(bev)
# Loading work.test_btn_memory(archi)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.btn_led(archi)
# Loading work.single_port_ram(rtl)
add wave -position insertpoint  \
sim:/tb_btn_memory/uut/clk \
sim:/tb_btn_memory/uut/btn \
sim:/tb_btn_memory/uut/led
run
restart
add wave -position end  sim:/tb_btn_memory/uut/u_RAM/data
run
add wave -position end  sim:/tb_btn_memory/uut/u_RAM/ram(8)
add wave -position end  sim:/tb_btn_memory/uut/u_RAM/ram(7)
add wave -position end  sim:/tb_btn_memory/uut/u_RAM/ram(6)
add wave -position end  sim:/tb_btn_memory/uut/u_RAM/ram(5)
add wave -position end  sim:/tb_btn_memory/uut/u_RAM/ram(4)
add wave -position end  sim:/tb_btn_memory/uut/u_RAM/ram(3)
add wave -position end  sim:/tb_btn_memory/uut/u_RAM/ram(2)
add wave -position end  sim:/tb_btn_memory/uut/u_RAM/ram(1)
add wave -position end  sim:/tb_btn_memory/uut/u_RAM/ram(0)
run
restart
run
run
# End time: 11:16:54 on Oct 20,2022, Elapsed time: 0:11:14
# Errors: 1, Warnings: 0
