{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1564136737304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564136737320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 18:25:36 2019 " "Processing started: Fri Jul 26 18:25:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564136737320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1564136737320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hsc -c hsc " "Command: quartus_sta hsc -c hsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1564136737320 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1564136737476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1564136738131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1564136738178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1564136738178 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_28l3 " "Entity altpll_28l3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3mj1 " "Entity dcfifo_3mj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_glj1 " "Entity dcfifo_glj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564136739270 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1564136739270 ""}
{ "Info" "ISTA_SDC_FOUND" "hsc.sdc " "Reading SDC File: 'hsc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1564136739472 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_a\[0\] port " "Ignored filter at hsc.sdc(100): fx3_a\[0\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_a\[1\] port " "Ignored filter at hsc.sdc(100): fx3_a\[1\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[0\] port " "Ignored filter at hsc.sdc(100): fx3_db\[0\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[10\] port " "Ignored filter at hsc.sdc(100): fx3_db\[10\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[11\] port " "Ignored filter at hsc.sdc(100): fx3_db\[11\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[12\] port " "Ignored filter at hsc.sdc(100): fx3_db\[12\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[13\] port " "Ignored filter at hsc.sdc(100): fx3_db\[13\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[14\] port " "Ignored filter at hsc.sdc(100): fx3_db\[14\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[15\] port " "Ignored filter at hsc.sdc(100): fx3_db\[15\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[16\] port " "Ignored filter at hsc.sdc(100): fx3_db\[16\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[17\] port " "Ignored filter at hsc.sdc(100): fx3_db\[17\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[18\] port " "Ignored filter at hsc.sdc(100): fx3_db\[18\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[19\] port " "Ignored filter at hsc.sdc(100): fx3_db\[19\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[1\] port " "Ignored filter at hsc.sdc(100): fx3_db\[1\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[20\] port " "Ignored filter at hsc.sdc(100): fx3_db\[20\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[21\] port " "Ignored filter at hsc.sdc(100): fx3_db\[21\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[22\] port " "Ignored filter at hsc.sdc(100): fx3_db\[22\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[23\] port " "Ignored filter at hsc.sdc(100): fx3_db\[23\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[24\] port " "Ignored filter at hsc.sdc(100): fx3_db\[24\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[25\] port " "Ignored filter at hsc.sdc(100): fx3_db\[25\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[26\] port " "Ignored filter at hsc.sdc(100): fx3_db\[26\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[27\] port " "Ignored filter at hsc.sdc(100): fx3_db\[27\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[28\] port " "Ignored filter at hsc.sdc(100): fx3_db\[28\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[29\] port " "Ignored filter at hsc.sdc(100): fx3_db\[29\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[2\] port " "Ignored filter at hsc.sdc(100): fx3_db\[2\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[30\] port " "Ignored filter at hsc.sdc(100): fx3_db\[30\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[31\] port " "Ignored filter at hsc.sdc(100): fx3_db\[31\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[3\] port " "Ignored filter at hsc.sdc(100): fx3_db\[3\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[4\] port " "Ignored filter at hsc.sdc(100): fx3_db\[4\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[5\] port " "Ignored filter at hsc.sdc(100): fx3_db\[5\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[6\] port " "Ignored filter at hsc.sdc(100): fx3_db\[6\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[7\] port " "Ignored filter at hsc.sdc(100): fx3_db\[7\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[8\] port " "Ignored filter at hsc.sdc(100): fx3_db\[8\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_db\[9\] port " "Ignored filter at hsc.sdc(100): fx3_db\[9\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_pktend_n port " "Ignored filter at hsc.sdc(100): fx3_pktend_n could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_slcs_n port " "Ignored filter at hsc.sdc(100): fx3_slcs_n could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_sloe_n port " "Ignored filter at hsc.sdc(100): fx3_sloe_n could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_slrd_n port " "Ignored filter at hsc.sdc(100): fx3_slrd_n could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 100 fx3_slwr_n port " "Ignored filter at hsc.sdc(100): fx3_slwr_n could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay hsc.sdc 100 Argument <to> is an empty collection " "Ignored set_max_delay at hsc.sdc(100): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -to \[get_ports \{fx3_db\[31\] fx3_a\[0\] fx3_a\[1\] fx3_db\[0\] fx3_db\[1\] fx3_db\[2\] fx3_db\[3\] fx3_db\[4\] fx3_db\[5\] fx3_db\[6\] fx3_db\[7\] fx3_db\[8\] fx3_db\[9\] fx3_db\[10\] fx3_db\[11\] fx3_db\[12\] fx3_db\[13\] fx3_db\[14\] fx3_db\[15\] fx3_db\[16\] fx3_db\[17\] fx3_db\[18\] fx3_db\[19\] fx3_db\[20\] fx3_db\[21\] fx3_db\[22\] fx3_db\[23\] fx3_db\[24\] fx3_db\[25\] fx3_db\[26\] fx3_db\[27\] fx3_db\[28\] fx3_db\[29\] fx3_db\[30\] fx3_pktend_n fx3_slcs_n fx3_sloe_n fx3_slrd_n fx3_slwr_n\}\] 12.000 " "set_max_delay -to \[get_ports \{fx3_db\[31\] fx3_a\[0\] fx3_a\[1\] fx3_db\[0\] fx3_db\[1\] fx3_db\[2\] fx3_db\[3\] fx3_db\[4\] fx3_db\[5\] fx3_db\[6\] fx3_db\[7\] fx3_db\[8\] fx3_db\[9\] fx3_db\[10\] fx3_db\[11\] fx3_db\[12\] fx3_db\[13\] fx3_db\[14\] fx3_db\[15\] fx3_db\[16\] fx3_db\[17\] fx3_db\[18\] fx3_db\[19\] fx3_db\[20\] fx3_db\[21\] fx3_db\[22\] fx3_db\[23\] fx3_db\[24\] fx3_db\[25\] fx3_db\[26\] fx3_db\[27\] fx3_db\[28\] fx3_db\[29\] fx3_db\[30\] fx3_pktend_n fx3_slcs_n fx3_sloe_n fx3_slrd_n fx3_slwr_n\}\] 12.000" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[0\] port " "Ignored filter at hsc.sdc(101): fx3_db\[0\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[10\] port " "Ignored filter at hsc.sdc(101): fx3_db\[10\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[11\] port " "Ignored filter at hsc.sdc(101): fx3_db\[11\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[12\] port " "Ignored filter at hsc.sdc(101): fx3_db\[12\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[13\] port " "Ignored filter at hsc.sdc(101): fx3_db\[13\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[14\] port " "Ignored filter at hsc.sdc(101): fx3_db\[14\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[15\] port " "Ignored filter at hsc.sdc(101): fx3_db\[15\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[16\] port " "Ignored filter at hsc.sdc(101): fx3_db\[16\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[17\] port " "Ignored filter at hsc.sdc(101): fx3_db\[17\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[18\] port " "Ignored filter at hsc.sdc(101): fx3_db\[18\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[19\] port " "Ignored filter at hsc.sdc(101): fx3_db\[19\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[1\] port " "Ignored filter at hsc.sdc(101): fx3_db\[1\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[20\] port " "Ignored filter at hsc.sdc(101): fx3_db\[20\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[21\] port " "Ignored filter at hsc.sdc(101): fx3_db\[21\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[22\] port " "Ignored filter at hsc.sdc(101): fx3_db\[22\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[23\] port " "Ignored filter at hsc.sdc(101): fx3_db\[23\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[24\] port " "Ignored filter at hsc.sdc(101): fx3_db\[24\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[25\] port " "Ignored filter at hsc.sdc(101): fx3_db\[25\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[26\] port " "Ignored filter at hsc.sdc(101): fx3_db\[26\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[27\] port " "Ignored filter at hsc.sdc(101): fx3_db\[27\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[28\] port " "Ignored filter at hsc.sdc(101): fx3_db\[28\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[29\] port " "Ignored filter at hsc.sdc(101): fx3_db\[29\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[2\] port " "Ignored filter at hsc.sdc(101): fx3_db\[2\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[30\] port " "Ignored filter at hsc.sdc(101): fx3_db\[30\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[31\] port " "Ignored filter at hsc.sdc(101): fx3_db\[31\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[3\] port " "Ignored filter at hsc.sdc(101): fx3_db\[3\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[4\] port " "Ignored filter at hsc.sdc(101): fx3_db\[4\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[5\] port " "Ignored filter at hsc.sdc(101): fx3_db\[5\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[6\] port " "Ignored filter at hsc.sdc(101): fx3_db\[6\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[7\] port " "Ignored filter at hsc.sdc(101): fx3_db\[7\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[8\] port " "Ignored filter at hsc.sdc(101): fx3_db\[8\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_db\[9\] port " "Ignored filter at hsc.sdc(101): fx3_db\[9\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_flaga port " "Ignored filter at hsc.sdc(101): fx3_flaga could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_flagb port " "Ignored filter at hsc.sdc(101): fx3_flagb could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_flagc port " "Ignored filter at hsc.sdc(101): fx3_flagc could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 101 fx3_flagd port " "Ignored filter at hsc.sdc(101): fx3_flagd could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay hsc.sdc 101 Argument <from> is an empty collection " "Ignored set_max_delay at hsc.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{fx3_flaga fx3_flagb fx3_flagc fx3_flagd fx3_db\[31\] fx3_db\[0\] fx3_db\[1\] fx3_db\[2\] fx3_db\[3\] fx3_db\[4\] fx3_db\[5\] fx3_db\[6\] fx3_db\[7\] fx3_db\[8\] fx3_db\[9\] fx3_db\[10\] fx3_db\[11\] fx3_db\[12\] fx3_db\[13\] fx3_db\[14\] fx3_db\[15\] fx3_db\[16\] fx3_db\[17\] fx3_db\[18\] fx3_db\[19\] fx3_db\[20\] fx3_db\[21\] fx3_db\[22\] fx3_db\[23\] fx3_db\[24\] fx3_db\[25\] fx3_db\[26\] fx3_db\[27\] fx3_db\[28\] fx3_db\[29\] fx3_db\[30\]\}\] 7.000 " "set_max_delay -from \[get_ports \{fx3_flaga fx3_flagb fx3_flagc fx3_flagd fx3_db\[31\] fx3_db\[0\] fx3_db\[1\] fx3_db\[2\] fx3_db\[3\] fx3_db\[4\] fx3_db\[5\] fx3_db\[6\] fx3_db\[7\] fx3_db\[8\] fx3_db\[9\] fx3_db\[10\] fx3_db\[11\] fx3_db\[12\] fx3_db\[13\] fx3_db\[14\] fx3_db\[15\] fx3_db\[16\] fx3_db\[17\] fx3_db\[18\] fx3_db\[19\] fx3_db\[20\] fx3_db\[21\] fx3_db\[22\] fx3_db\[23\] fx3_db\[24\] fx3_db\[25\] fx3_db\[26\] fx3_db\[27\] fx3_db\[28\] fx3_db\[29\] fx3_db\[30\]\}\] 7.000" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 102 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Ignored filter at hsc.sdc(102): u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 102 fx3_pclk port " "Ignored filter at hsc.sdc(102): fx3_pclk could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay hsc.sdc 102 Argument <from> is an empty collection " "Ignored set_max_delay at hsc.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 5 " "set_max_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 5" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay hsc.sdc 102 Argument <to> is an empty collection " "Ignored set_max_delay at hsc.sdc(102): Argument <to> is an empty collection" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay hsc.sdc 108 Argument <to> is an empty collection " "Ignored set_min_delay at hsc.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -to \[get_ports \{fx3_db\[31\] fx3_a\[0\] fx3_a\[1\] fx3_db\[0\] fx3_db\[1\] fx3_db\[2\] fx3_db\[3\] fx3_db\[4\] fx3_db\[5\] fx3_db\[6\] fx3_db\[7\] fx3_db\[8\] fx3_db\[9\] fx3_db\[10\] fx3_db\[11\] fx3_db\[12\] fx3_db\[13\] fx3_db\[14\] fx3_db\[15\] fx3_db\[16\] fx3_db\[17\] fx3_db\[18\] fx3_db\[19\] fx3_db\[20\] fx3_db\[21\] fx3_db\[22\] fx3_db\[23\] fx3_db\[24\] fx3_db\[25\] fx3_db\[26\] fx3_db\[27\] fx3_db\[28\] fx3_db\[29\] fx3_db\[30\] fx3_pktend_n fx3_slcs_n fx3_sloe_n fx3_slrd_n fx3_slwr_n\}\] 9.000 " "set_min_delay -to \[get_ports \{fx3_db\[31\] fx3_a\[0\] fx3_a\[1\] fx3_db\[0\] fx3_db\[1\] fx3_db\[2\] fx3_db\[3\] fx3_db\[4\] fx3_db\[5\] fx3_db\[6\] fx3_db\[7\] fx3_db\[8\] fx3_db\[9\] fx3_db\[10\] fx3_db\[11\] fx3_db\[12\] fx3_db\[13\] fx3_db\[14\] fx3_db\[15\] fx3_db\[16\] fx3_db\[17\] fx3_db\[18\] fx3_db\[19\] fx3_db\[20\] fx3_db\[21\] fx3_db\[22\] fx3_db\[23\] fx3_db\[24\] fx3_db\[25\] fx3_db\[26\] fx3_db\[27\] fx3_db\[28\] fx3_db\[29\] fx3_db\[30\] fx3_pktend_n fx3_slcs_n fx3_sloe_n fx3_slrd_n fx3_slwr_n\}\] 9.000" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay hsc.sdc 109 Argument <from> is an empty collection " "Ignored set_min_delay at hsc.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{fx3_flaga fx3_flagb fx3_flagc fx3_flagd fx3_db\[31\] fx3_db\[0\] fx3_db\[1\] fx3_db\[2\] fx3_db\[3\] fx3_db\[4\] fx3_db\[5\] fx3_db\[6\] fx3_db\[7\] fx3_db\[8\] fx3_db\[9\] fx3_db\[10\] fx3_db\[11\] fx3_db\[12\] fx3_db\[13\] fx3_db\[14\] fx3_db\[15\] fx3_db\[16\] fx3_db\[17\] fx3_db\[18\] fx3_db\[19\] fx3_db\[20\] fx3_db\[21\] fx3_db\[22\] fx3_db\[23\] fx3_db\[24\] fx3_db\[25\] fx3_db\[26\] fx3_db\[27\] fx3_db\[28\] fx3_db\[29\] fx3_db\[30\]\}\] 4.000 " "set_min_delay -from \[get_ports \{fx3_flaga fx3_flagb fx3_flagc fx3_flagd fx3_db\[31\] fx3_db\[0\] fx3_db\[1\] fx3_db\[2\] fx3_db\[3\] fx3_db\[4\] fx3_db\[5\] fx3_db\[6\] fx3_db\[7\] fx3_db\[8\] fx3_db\[9\] fx3_db\[10\] fx3_db\[11\] fx3_db\[12\] fx3_db\[13\] fx3_db\[14\] fx3_db\[15\] fx3_db\[16\] fx3_db\[17\] fx3_db\[18\] fx3_db\[19\] fx3_db\[20\] fx3_db\[21\] fx3_db\[22\] fx3_db\[23\] fx3_db\[24\] fx3_db\[25\] fx3_db\[26\] fx3_db\[27\] fx3_db\[28\] fx3_db\[29\] fx3_db\[30\]\}\] 4.000" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay hsc.sdc 110 Argument <from> is an empty collection " "Ignored set_min_delay at hsc.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 3 " "set_min_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 3" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay hsc.sdc 110 Argument <to> is an empty collection " "Ignored set_min_delay at hsc.sdc(110): Argument <to> is an empty collection" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/hsc.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/DDR2/ddr2_controller_example_top.sdc " "Reading SDC File: 'ip_core/DDR2/ddr2_controller_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 1 pnf port " "Ignored filter at ddr2_controller_example_top.sdc(1): pnf could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_controller_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_controller_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564136739504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739504 ""}  } { { "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/hsc_ex9/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564136739504 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc " "Reading SDC File: 'ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1564136739504 ""}
{ "Info" "0" "" "Adding SDC requirements for ddr2_controller_phy instance u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst" {  } {  } 0 0 "Adding SDC requirements for ddr2_controller_phy instance u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst" 0 0 "Quartus II" 0 0 1564136739660 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Quartus II" 0 0 1564136739800 ""}
{ "Info" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Quartus II" 0 0 1564136739800 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1564136739816 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " " You called derive_pll_clocks. User-defined clock found on pll: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1564136739816 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739816 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739816 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -phase -90.00 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -phase -90.00 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739816 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739816 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739816 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564136739816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1564136739816 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Quartus II" 0 0 1564136739831 ""}
{ "Warning" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "Quartus II" 0 0 1564136739831 ""}
{ "Info" "0" "" "Creating scan clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "Quartus II" 0 0 1564136739956 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1564136740206 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564136740440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564136740440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1564136740440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1564136740611 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564136740611 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136740627 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564136740627 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1564136740627 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1564136740658 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1564136741079 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1564136741079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.706 " "Worst-case setup slack is -3.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.706            -704.078 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.706            -704.078 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194            -100.420 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.194            -100.420 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738              -0.738 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.738              -0.738 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    0.612               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.861               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    1.054               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.065               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.109               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.420               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.420               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.464               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.464               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.866               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.866               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.806               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.806               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.828               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.828               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.850               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.850               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.381               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.381               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.038               0.000 SYSTEM_CLK  " "   39.038               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.096               0.000 altera_reserved_tck  " "   43.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136741079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.472 " "Worst-case hold slack is -2.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.472              -5.406 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.472              -5.406 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -0.503 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.503              -0.503 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.432               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.433               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 altera_reserved_tck  " "    0.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.455               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.467               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 SYSTEM_CLK  " "    0.504               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.094               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    1.094               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.168               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.215               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.215               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.229               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.229               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.401               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.415               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.415               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.448               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.448               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.462               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.462               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.563               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    1.563               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136741173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.536 " "Worst-case recovery slack is -5.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.536           -1169.802 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.536           -1169.802 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.829               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.829               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.906               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.906               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.109               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.109               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.837               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.837               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.010               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.010               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.305               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.305               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.324               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.324               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.752               0.000 altera_reserved_tck  " "   47.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136741204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.149 " "Worst-case removal slack is 1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.149               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.158               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.158               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.160               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277               0.000 altera_reserved_tck  " "    1.277               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.321               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.627               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.627               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.311               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.311               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.497               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.497               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.838               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.838               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136741235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.785 " "Worst-case minimum pulse width slack is 1.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.224               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.224               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5  " "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6  " "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4  " "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1  " "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2  " "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8  " "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.691               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18  " "    2.691               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.692               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3  " "    2.692               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13  " "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14  " "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12  " "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10  " "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16  " "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9  " "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15  " "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27  " "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32  " "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26  " "    2.751               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.752               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11  " "    2.752               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.693               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.693               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.885               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.885               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.659               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.659               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.672               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.672               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.763               0.000 SYSTEM_CLK  " "   19.763               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.487               0.000 altera_reserved_tck  " "   49.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136741251 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136743138 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136743138 ""}
{ "Critical Warning" "0" "" "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" {  } {  } 1 0 "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" 0 0 "Quartus II" 0 0 1564136743575 ""}
{ "Critical Warning" "0" "" "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" {  } {  } 1 0 "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" 0 0 "Quartus II" 0 0 1564136743575 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "Quartus II" 0 0 1564136743575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (11 violated).  Worst case slack is -0.124 " "Report Timing: Found 100 setup paths (11 violated).  Worst case slack is -0.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744215 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744215 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.433 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.433" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744558 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136744558 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745057 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.612 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.612" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745073 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745073 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745213 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.563 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745213 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745213 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.829 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.829" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745369 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.149 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.149" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745681 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745681 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.612 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.612" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745978 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136745978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746180 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.806 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.806" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746180 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746180 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746446 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.415 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.415" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746461 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.065 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.065" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746742 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746742 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.168 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.168" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746945 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136746945 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1564136747179 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  2.806  1.415" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  2.806  1.415" 0 0 "Quartus II" 0 0 1564136747179 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.065  1.168" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.065  1.168" 0 0 "Quartus II" 0 0 1564136747179 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 85C Model)                         \|  0.612       " {  } {  } 0 0 "Mimic (Slow 1200mV 85C Model)                         \|  0.612       " 0 0 "Quartus II" 0 0 1564136747179 ""}
{ "Warning" "0" "" "Phy (Slow 1200mV 85C Model)                        \| -0.124  0.433" {  } {  } 0 0 "Phy (Slow 1200mV 85C Model)                        \| -0.124  0.433" 0 0 "Quartus II" 0 0 1564136747179 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 85C Model)                     \|  1.829  1.149" {  } {  } 0 0 "Phy Reset (Slow 1200mV 85C Model)                     \|  1.829  1.149" 0 0 "Quartus II" 0 0 1564136747179 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 85C Model)                  \|  0.065  0.080" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.065  0.080" 0 0 "Quartus II" 0 0 1564136747179 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|  0.292  0.439" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|  0.292  0.439" 0 0 "Quartus II" 0 0 1564136747179 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Quartus II" 0 0 1564136747179 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1564136747553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1564136747616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1564136749472 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750190 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1564136750190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750190 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564136750190 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136750205 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564136750205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1564136750595 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1564136750595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.570 " "Worst-case setup slack is -3.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.570            -675.990 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.570            -675.990 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.763              -0.763 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.763              -0.763 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694             -22.337 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.694             -22.337 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    0.582               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    1.013               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.057               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.057               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.104               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.129               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.129               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.453               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.478               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.970               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.970               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.981               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.981               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.006               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    3.006               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.104               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.511               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.511               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.133               0.000 SYSTEM_CLK  " "   39.133               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.580               0.000 altera_reserved_tck  " "   43.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136750798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.247 " "Worst-case hold slack is -2.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.247              -4.884 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.247              -4.884 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -0.468 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.468              -0.468 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.382               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.402               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.403               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.417               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 SYSTEM_CLK  " "    0.473               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    1.065               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.110               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.110               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.191               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.219               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.358               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.358               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.386               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.435               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.463               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.463               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.619               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    1.619               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136751063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.014 " "Worst-case recovery slack is -5.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.014           -1059.451 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.014           -1059.451 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.003               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.003               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.081               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.081               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.410               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.410               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.976               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.976               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.365               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.365               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.628               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.628               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.491               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.491               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.040               0.000 altera_reserved_tck  " "   48.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136751297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.052 " "Worst-case removal slack is 1.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.052               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.068               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.068               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.180               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.180               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.182               0.000 altera_reserved_tck  " "    1.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.485               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.485               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.041               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.041               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.251               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.251               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.538               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.538               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136751531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.785 " "Worst-case minimum pulse width slack is 1.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.224               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.224               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20  " "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23  " "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3  " "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.736               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10  " "    2.736               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11  " "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28  " "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31  " "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.697               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.697               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.860               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.860               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.641               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.641               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.659               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.659               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.772               0.000 SYSTEM_CLK  " "   19.772               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.338               0.000 altera_reserved_tck  " "   49.338               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136751750 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136772778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136772778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136772778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136772778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.152 ns " "Worst Case Available Settling Time: 5.152 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136772778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136772778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136772778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136772778 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136772778 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "Quartus II" 0 0 1564136773746 ""}
{ "Critical Warning" "0" "" "See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "Quartus II" 0 0 1564136773746 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.202 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.202" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136774697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136774697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136774697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136774697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136774697 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136774697 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.402 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.402" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775165 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775633 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.582 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.582" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775633 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775633 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775961 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.619 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.619" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775961 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136775961 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.003 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.003" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.052 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.052" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776788 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136776788 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777302 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777302 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.582 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.582" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777302 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777302 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777692 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.981 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.981" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777692 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136777692 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778160 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.358 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.104 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.104" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778628 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136778628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.191 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.191" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136779081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136779081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136779081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136779081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136779081 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136779081 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1564136779502 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  2.981  1.358" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  2.981  1.358" 0 0 "Quartus II" 0 0 1564136779502 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.104  1.191" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.104  1.191" 0 0 "Quartus II" 0 0 1564136779502 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 0C Model)                          \|  0.582       " {  } {  } 0 0 "Mimic (Slow 1200mV 0C Model)                          \|  0.582       " 0 0 "Quartus II" 0 0 1564136779502 ""}
{ "Info" "0" "" "Phy (Slow 1200mV 0C Model)                            \|  0.202  0.402" {  } {  } 0 0 "Phy (Slow 1200mV 0C Model)                            \|  0.202  0.402" 0 0 "Quartus II" 0 0 1564136779502 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 0C Model)                      \|  2.003  1.052" {  } {  } 0 0 "Phy Reset (Slow 1200mV 0C Model)                      \|  2.003  1.052" 0 0 "Quartus II" 0 0 1564136779502 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 0C Model)                   \|  0.033  0.048" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                   \|  0.033  0.048" 0 0 "Quartus II" 0 0 1564136779502 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|  0.304  0.470" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|  0.304  0.470" 0 0 "Quartus II" 0 0 1564136779502 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1564136780313 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564136780953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564136780953 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1564136780953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564136780968 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564136780968 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564136780968 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1564136781046 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1564136781046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.496 " "Worst-case setup slack is -1.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496            -278.402 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.496            -278.402 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.290 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.290              -0.290 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.241               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.242               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.242               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.534               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.534               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.535               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.535               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    1.599               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.068               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.482               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.482               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.865               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.865               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.391               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    3.391               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.392               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    3.392               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.623               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.623               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.931               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.931               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.574               0.000 SYSTEM_CLK  " "   39.574               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.117               0.000 altera_reserved_tck  " "   47.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136781436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.476 " "Worst-case hold slack is -1.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476              -9.026 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.476              -9.026 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474              -0.474 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.474              -0.474 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.146               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.153               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.187               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.193               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 SYSTEM_CLK  " "    0.194               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.520               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    0.537               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    0.700               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.271               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.271               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.569               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.569               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136781920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.565 " "Worst-case recovery slack is -2.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.565            -554.409 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.565            -554.409 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.282               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.282               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.476               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.476               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.629               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.629               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.019               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.019               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.200               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.200               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.288               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.288               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.238               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.238               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.150               0.000 altera_reserved_tck  " "   49.150               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136782341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.488 " "Worst-case removal slack is 0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.488               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.491               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.491               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 altera_reserved_tck  " "    0.543               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.544               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.700               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.069               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.079               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.079               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.276               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136782794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.653 " "Worst-case minimum pulse width slack is 2.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.655               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.655               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16  " "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9  " "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.775               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.775               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1  " "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8  " "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.785               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.785               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.936               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.936               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.750               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.750               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.271               0.000 SYSTEM_CLK  " "   19.271               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.748               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.748               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564136783184 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136824898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136824898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136824898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136824898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.891 ns " "Worst Case Available Settling Time: 8.891 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136824898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136824898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136824898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136824898 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564136824898 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "Quartus II" 0 0 1564136826427 ""}
{ "Critical Warning" "0" "" "See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "Quartus II" 0 0 1564136826427 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.482 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.482" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136827753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136827753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136827753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136827753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136827753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136827753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.146 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.146" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136828408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136828408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136828408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136828408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136828408 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136828408 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829079 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.599 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.599" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829094 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829094 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.700 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.700" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829594 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136829594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.282 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.282" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.488 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.488" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830842 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136830842 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136831528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136831528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.599 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.599" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136831528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136831528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136831528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136831528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136831528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136831528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136831528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 3.391 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 3.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832090 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832090 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832714 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.222 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832714 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136832714 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.241 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833369 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.271 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.271" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833993 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564136833993 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1564136834570 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|  3.391  1.222" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  3.391  1.222" 0 0 "Quartus II" 0 0 1564136834570 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.241  1.271" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.241  1.271" 0 0 "Quartus II" 0 0 1564136834570 ""}
{ "Info" "0" "" "Mimic (Fast 1200mV 0C Model)                          \|  1.599       " {  } {  } 0 0 "Mimic (Fast 1200mV 0C Model)                          \|  1.599       " 0 0 "Quartus II" 0 0 1564136834570 ""}
{ "Info" "0" "" "Phy (Fast 1200mV 0C Model)                            \|  1.599  0.146" {  } {  } 0 0 "Phy (Fast 1200mV 0C Model)                            \|  1.599  0.146" 0 0 "Quartus II" 0 0 1564136834570 ""}
{ "Info" "0" "" "Phy Reset (Fast 1200mV 0C Model)                      \|  3.282  0.488" {  } {  } 0 0 "Phy Reset (Fast 1200mV 0C Model)                      \|  3.282  0.488" 0 0 "Quartus II" 0 0 1564136834570 ""}
{ "Info" "0" "" "Read Capture (Fast 1200mV 0C Model)                   \|  0.387  0.392" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.387  0.392" 0 0 "Quartus II" 0 0 1564136834570 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|  0.388  0.531" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|  0.388  0.531" 0 0 "Quartus II" 0 0 1564136834570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1564136838532 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1564136838532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564136843181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 18:27:23 2019 " "Processing ended: Fri Jul 26 18:27:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564136843181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564136843181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564136843181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564136843181 ""}
