C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/cordic.sv {1 {vlog -work work -sv -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/cordic.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cordic

Top level modules:
	cordic

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/tas8tb.v {1 {vlog -work work -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/tas8tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module task8_tb

Top level modules:
	task8_tb

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/iteration.sv {1 {vlog -work work -sv -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/iteration.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module iteration

Top level modules:
	iteration

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_add/dspba_library.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_add/dspba_library.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package dspba_library_package
-- Compiling entity dspba_delay
-- Compiling architecture delay of dspba_delay
-- Loading package NUMERIC_STD
-- Compiling entity dspba_sync_reg
-- Compiling architecture sync_reg of dspba_sync_reg
-- Compiling entity dspba_pipe
-- Compiling architecture rtl of dspba_pipe

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_mult.v {1 {vlog -work work -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_mult.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fp_mult

Top level modules:
	fp_mult

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/fx_opt.sv {1 {vlog -work work -sv -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/fx_opt.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fx_opt

Top level modules:
	fx_opt

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_add/fp_add_0002.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_add/fp_add_0002.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package dspba_library_package
-- Loading package altera_mf_components
-- Loading package altera_lnsim_components
-- Loading package LPM_COMPONENTS
-- Compiling entity fp_add_0002
-- Compiling architecture normal of fp_add_0002

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/cosine.sv {1 {vlog -work work -sv -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/cosine.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cosine

Top level modules:
	cosine

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_mult/dspba_library_package.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_mult/dspba_library_package.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package dspba_library_package

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fx_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fx_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fx_tb

Top level modules:
	fx_tb

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_add.v {1 {vlog -work work -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_add.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fp_add

Top level modules:
	fp_add

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/float_to_fixed.sv {1 {vlog -work work -sv -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/float_to_fixed.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module float_to_fixed

Top level modules:
	float_to_fixed

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/fixed_to_float.sv {1 {vlog -work work -sv -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/Optimised/fixed_to_float.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fixed_to_float

Top level modules:
	fixed_to_float

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_mult/dspba_library.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_mult/dspba_library.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package dspba_library_package
-- Compiling entity dspba_delay
-- Compiling architecture delay of dspba_delay
-- Loading package NUMERIC_STD
-- Compiling entity dspba_sync_reg
-- Compiling architecture sync_reg of dspba_sync_reg
-- Compiling entity dspba_pipe
-- Compiling architecture rtl of dspba_pipe

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_add/dspba_library_package.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_add/dspba_library_package.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package dspba_library_package

} {} {}} C:/Users/james/Desktop/Imperial/year3/DSD/DSD-Binary-Ballet/hardware/custom/fp_mult/fp_mult_0002.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:\Users\james\Desktop\Imperial\year3\DSD\DSD-Binary-Ballet\hardware\custom\fp_mult\fp_mult_0002.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package dspba_library_package
-- Loading package altera_mf_components
-- Loading package altera_lnsim_components
-- Loading package LPM_COMPONENTS
-- Compiling entity fp_mult_0002
-- Compiling architecture normal of fp_mult_0002

} {} {}}
