

================================================================
== Vivado HLS Report for 'cordic_base'
================================================================
* Date:           Fri Nov 10 14:51:58 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        sqrt_CORDIC
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-3-e-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2002|  2002|  2002|  2002|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |    48|    48|         1|          -|          -|    48|    no    |
        |- data_int_frac_loop  |    50|    50|         1|          -|          -|    50|    no    |
        |- precision_loop      |  1875|  1875|        75|          -|          -|    25|    no    |
        | + rem_loop           |    24|    24|         1|          -|          -|    24|    no    |
        | + sqre_loop          |    23|    23|         1|          -|          -|    23|    no    |
        | + sqrt_int_loop      |    24|    24|         1|          -|          -|    24|    no    |
        |- Loop 4              |    25|    25|         1|          -|          -|    25|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     413|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     161|    -|
|Register         |        -|      -|      497|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      497|     574|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |bit_1_fu_709_p2           |     +    |      0|  0|  15|           5|           1|
    |bit_fu_290_p2             |     +    |      0|  0|  15|           6|           1|
    |bvh_d_index_10_fu_626_p2  |     +    |      0|  0|  15|           6|           1|
    |bvh_d_index_3_fu_460_p2   |     +    |      0|  0|  15|           6|           2|
    |bvh_d_index_8_fu_566_p2   |     +    |      0|  0|  15|           6|           2|
    |i_2_fu_693_p2             |     +    |      0|  0|  15|           6|           2|
    |i_fu_327_p2               |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_598_p2             |     +    |      0|  0|  15|           6|           2|
    |j_2_fu_658_p2             |     +    |      0|  0|  15|           6|           2|
    |j_fu_492_p2               |     +    |      0|  0|  15|           6|           2|
    |bvh_d_index_1_fu_355_p2   |     -    |      0|  0|  15|           5|           6|
    |bvh_d_index_2_fu_365_p2   |     -    |      0|  0|  15|           6|           7|
    |rem_next_V_fu_609_p2      |     -    |      0|  0|  57|          50|          50|
    |sel_tmp2_fu_421_p2        |    and   |      0|  0|   2|           1|           1|
    |exitcond_i3_fu_284_p2     |   icmp   |      0|  0|   3|           6|           6|
    |exitcond_i6_fu_703_p2     |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_i_fu_321_p2      |   icmp   |      0|  0|   3|           6|           5|
    |tmp_1_fu_349_p2           |   icmp   |      0|  0|   3|           6|           5|
    |tmp_fu_333_p2             |   icmp   |      0|  0|   3|           6|           1|
    |bvh_d_index_5_fu_508_p2   |    or    |      0|  0|   6|           6|           1|
    |p_0289_2_i_fu_687_p3      |  select  |      0|  0|  50|           1|          50|
    |p_050_6_i_fu_427_p3       |  select  |      0|  0|  50|           1|          50|
    |sel_tmp_fu_407_p3         |  select  |      0|  0|  50|           1|          50|
    |not_Result_s_fu_671_p2    |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_415_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 413|         161|         256|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  44|          9|    1|          9|
    |ap_return               |   9|          2|   25|         50|
    |bvh_d_index_11_reg_244  |   9|          2|    6|         12|
    |bvh_d_index_4_reg_212   |   9|          2|    6|         12|
    |bvh_d_index_6_reg_266   |   9|          2|    5|         10|
    |bvh_d_index_9_reg_223   |   9|          2|    6|         12|
    |bvh_d_index_reg_132     |   9|          2|    6|         12|
    |data_x_outp_V_reg_166   |   9|          2|   25|         50|
    |i1_0_i_reg_155          |   9|          2|    6|         12|
    |i2_0_i_reg_190          |   9|          2|    6|         12|
    |p_0289_0_i_reg_178      |   9|          2|   50|        100|
    |p_Val2_3_reg_202        |   9|          2|   50|        100|
    |p_Val2_4_fu_110         |   9|          2|   50|        100|
    |p_Val2_6_reg_234        |   9|          2|   25|         50|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 161|         35|  267|        541|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   8|   0|    8|          0|
    |ap_return_preg          |  25|   0|   25|          0|
    |bvh_d_index_11_reg_244  |   6|   0|    6|          0|
    |bvh_d_index_4_reg_212   |   6|   0|    6|          0|
    |bvh_d_index_6_reg_266   |   5|   0|    5|          0|
    |bvh_d_index_9_reg_223   |   6|   0|    6|          0|
    |bvh_d_index_reg_132     |   6|   0|    6|          0|
    |data_x_outp_V_reg_166   |  25|   0|   25|          0|
    |i1_0_i_reg_155          |   6|   0|    6|          0|
    |i2_0_i_reg_190          |   6|   0|    6|          0|
    |p_0289_0_i_reg_178      |  50|   0|   50|          0|
    |p_Result_13_reg_791     |  50|   0|   50|          0|
    |p_Val2_3_reg_202        |  50|   0|   50|          0|
    |p_Val2_4_fu_110         |  50|   0|   50|          0|
    |p_Val2_6_reg_234        |  25|   0|   25|          0|
    |p_Val2_7_reg_255        |  25|   0|   25|          0|
    |p_Val2_s_reg_143        |  50|   0|   50|          0|
    |rem_next_V_reg_805      |  50|   0|   50|          0|
    |x_in_V_reg_120          |  48|   0|   48|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 497|   0|  497|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_done              | out |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_return            | out |   25| ap_ctrl_hs |     cordic_base     | return value |
|inputData_in_V_read  |  in |   48|   ap_none  | inputData_in_V_read |    scalar    |
+---------------------+-----+-----+------------+---------------------+--------------+

