// Seed: 1937489892
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd48,
    parameter id_2 = 32'd94
) (
    _id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  output wire _id_1;
  wire id_4;
  module_0 modCall_1 ();
  logic [id_1 : id_2] id_5;
  ;
endmodule
module module_2 (
    input  uwire id_0,
    output tri0  id_1,
    output wand  id_2,
    input  wor   id_3,
    output tri0  id_4,
    input  tri   id_5,
    output tri   id_6,
    output wor   id_7,
    output tri   id_8,
    output tri   id_9
);
  parameter id_11 = -1;
  wire id_12;
  ;
  xor primCall (id_1, id_11, id_12, id_3, id_5);
  assign id_1 = !id_12;
  module_0 modCall_1 ();
endmodule
