-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Thu Dec 29 10:15:10 2022
-- Host        : b524-09 running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               /home/lab/JeevanS/processor-vivado/final_processor/processor/processor.sim/sim_1/synth/func/xsim/Test_p1_2_func_synth.vhd
-- Design      : processor
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Adder is
  port (
    x1 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    x2 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    x3 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    x4 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    result : out STD_LOGIC_VECTOR ( 63 downto 0 );
    cout : out STD_LOGIC
  );
end Adder;

architecture STRUCTURE of Adder is
  signal \<const0>\ : STD_LOGIC;
  signal \result[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[0]_INST_0_n_0\ : STD_LOGIC;
  signal \result[0]_INST_0_n_1\ : STD_LOGIC;
  signal \result[0]_INST_0_n_2\ : STD_LOGIC;
  signal \result[0]_INST_0_n_3\ : STD_LOGIC;
  signal \result[12]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_n_0\ : STD_LOGIC;
  signal \result[12]_INST_0_n_1\ : STD_LOGIC;
  signal \result[12]_INST_0_n_2\ : STD_LOGIC;
  signal \result[12]_INST_0_n_3\ : STD_LOGIC;
  signal \result[16]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_n_1\ : STD_LOGIC;
  signal \result[16]_INST_0_n_2\ : STD_LOGIC;
  signal \result[16]_INST_0_n_3\ : STD_LOGIC;
  signal \result[20]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_n_1\ : STD_LOGIC;
  signal \result[20]_INST_0_n_2\ : STD_LOGIC;
  signal \result[20]_INST_0_n_3\ : STD_LOGIC;
  signal \result[24]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_n_1\ : STD_LOGIC;
  signal \result[24]_INST_0_n_2\ : STD_LOGIC;
  signal \result[24]_INST_0_n_3\ : STD_LOGIC;
  signal \result[28]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_n_1\ : STD_LOGIC;
  signal \result[28]_INST_0_n_2\ : STD_LOGIC;
  signal \result[28]_INST_0_n_3\ : STD_LOGIC;
  signal \result[32]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_n_1\ : STD_LOGIC;
  signal \result[32]_INST_0_n_2\ : STD_LOGIC;
  signal \result[32]_INST_0_n_3\ : STD_LOGIC;
  signal \result[36]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_n_1\ : STD_LOGIC;
  signal \result[36]_INST_0_n_2\ : STD_LOGIC;
  signal \result[36]_INST_0_n_3\ : STD_LOGIC;
  signal \result[40]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_n_1\ : STD_LOGIC;
  signal \result[40]_INST_0_n_2\ : STD_LOGIC;
  signal \result[40]_INST_0_n_3\ : STD_LOGIC;
  signal \result[44]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_n_1\ : STD_LOGIC;
  signal \result[44]_INST_0_n_2\ : STD_LOGIC;
  signal \result[44]_INST_0_n_3\ : STD_LOGIC;
  signal \result[48]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_n_1\ : STD_LOGIC;
  signal \result[48]_INST_0_n_2\ : STD_LOGIC;
  signal \result[48]_INST_0_n_3\ : STD_LOGIC;
  signal \result[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_n_0\ : STD_LOGIC;
  signal \result[4]_INST_0_n_1\ : STD_LOGIC;
  signal \result[4]_INST_0_n_2\ : STD_LOGIC;
  signal \result[4]_INST_0_n_3\ : STD_LOGIC;
  signal \result[52]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_n_1\ : STD_LOGIC;
  signal \result[52]_INST_0_n_2\ : STD_LOGIC;
  signal \result[52]_INST_0_n_3\ : STD_LOGIC;
  signal \result[56]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_n_1\ : STD_LOGIC;
  signal \result[56]_INST_0_n_2\ : STD_LOGIC;
  signal \result[56]_INST_0_n_3\ : STD_LOGIC;
  signal \result[60]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_n_1\ : STD_LOGIC;
  signal \result[60]_INST_0_n_2\ : STD_LOGIC;
  signal \result[60]_INST_0_n_3\ : STD_LOGIC;
  signal \result[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_n_0\ : STD_LOGIC;
  signal \result[8]_INST_0_n_1\ : STD_LOGIC;
  signal \result[8]_INST_0_n_2\ : STD_LOGIC;
  signal \result[8]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_result[60]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \result[60]_INST_0_i_11\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \result[60]_INST_0_i_8\ : label is "soft_lutpair293";
begin
  cout <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\result[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result[0]_INST_0_n_0\,
      CO(2) => \result[0]_INST_0_n_1\,
      CO(1) => \result[0]_INST_0_n_2\,
      CO(0) => \result[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[0]_INST_0_i_1_n_0\,
      DI(2) => \result[0]_INST_0_i_2_n_0\,
      DI(1) => \result[0]_INST_0_i_3_n_0\,
      DI(0) => x1(0),
      O(3 downto 0) => result(3 downto 0),
      S(3) => \result[0]_INST_0_i_4_n_0\,
      S(2) => \result[0]_INST_0_i_5_n_0\,
      S(1) => \result[0]_INST_0_i_6_n_0\,
      S(0) => \result[0]_INST_0_i_7_n_0\
    );
\result[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(2),
      I1 => \result[0]_INST_0_i_8_n_0\,
      I2 => x4(1),
      I3 => x3(1),
      I4 => x2(1),
      O => \result[0]_INST_0_i_1_n_0\
    );
\result[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => x4(1),
      I1 => x3(1),
      I2 => x2(1),
      I3 => x1(2),
      I4 => \result[0]_INST_0_i_8_n_0\,
      O => \result[0]_INST_0_i_2_n_0\
    );
\result[0]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x3(1),
      I1 => x2(1),
      I2 => x4(1),
      I3 => x1(1),
      O => \result[0]_INST_0_i_3_n_0\
    );
\result[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[0]_INST_0_i_1_n_0\,
      I1 => \result[4]_INST_0_i_12_n_0\,
      I2 => x1(3),
      I3 => x2(2),
      I4 => x3(2),
      I5 => x4(2),
      O => \result[0]_INST_0_i_4_n_0\
    );
\result[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \result[0]_INST_0_i_8_n_0\,
      I1 => x1(2),
      I2 => x4(1),
      I3 => x2(1),
      I4 => x3(1),
      I5 => x1(1),
      O => \result[0]_INST_0_i_5_n_0\
    );
\result[0]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \result[0]_INST_0_i_3_n_0\,
      I1 => x4(0),
      I2 => x3(0),
      I3 => x2(0),
      O => \result[0]_INST_0_i_6_n_0\
    );
\result[0]_INST_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x3(0),
      I1 => x2(0),
      I2 => x4(0),
      I3 => x1(0),
      O => \result[0]_INST_0_i_7_n_0\
    );
\result[0]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(2),
      I1 => x2(2),
      I2 => x3(2),
      O => \result[0]_INST_0_i_8_n_0\
    );
\result[12]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[8]_INST_0_n_0\,
      CO(3) => \result[12]_INST_0_n_0\,
      CO(2) => \result[12]_INST_0_n_1\,
      CO(1) => \result[12]_INST_0_n_2\,
      CO(0) => \result[12]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[12]_INST_0_i_1_n_0\,
      DI(2) => \result[12]_INST_0_i_2_n_0\,
      DI(1) => \result[12]_INST_0_i_3_n_0\,
      DI(0) => \result[12]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(15 downto 12),
      S(3) => \result[12]_INST_0_i_5_n_0\,
      S(2) => \result[12]_INST_0_i_6_n_0\,
      S(1) => \result[12]_INST_0_i_7_n_0\,
      S(0) => \result[12]_INST_0_i_8_n_0\
    );
\result[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(14),
      I1 => \result[12]_INST_0_i_9_n_0\,
      I2 => x4(13),
      I3 => x3(13),
      I4 => x2(13),
      O => \result[12]_INST_0_i_1_n_0\
    );
\result[12]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(13),
      I1 => x2(13),
      I2 => x3(13),
      O => \result[12]_INST_0_i_10_n_0\
    );
\result[12]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(12),
      I1 => x2(12),
      I2 => x3(12),
      O => \result[12]_INST_0_i_11_n_0\
    );
\result[12]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(11),
      I1 => x2(11),
      I2 => x3(11),
      O => \result[12]_INST_0_i_12_n_0\
    );
\result[12]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(13),
      I1 => \result[12]_INST_0_i_10_n_0\,
      I2 => x4(12),
      I3 => x3(12),
      I4 => x2(12),
      O => \result[12]_INST_0_i_2_n_0\
    );
\result[12]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(12),
      I1 => \result[12]_INST_0_i_11_n_0\,
      I2 => x4(11),
      I3 => x3(11),
      I4 => x2(11),
      O => \result[12]_INST_0_i_3_n_0\
    );
\result[12]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(11),
      I1 => \result[12]_INST_0_i_12_n_0\,
      I2 => x4(10),
      I3 => x3(10),
      I4 => x2(10),
      O => \result[12]_INST_0_i_4_n_0\
    );
\result[12]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[12]_INST_0_i_1_n_0\,
      I1 => \result[16]_INST_0_i_12_n_0\,
      I2 => x1(15),
      I3 => x2(14),
      I4 => x3(14),
      I5 => x4(14),
      O => \result[12]_INST_0_i_5_n_0\
    );
\result[12]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[12]_INST_0_i_2_n_0\,
      I1 => \result[12]_INST_0_i_9_n_0\,
      I2 => x1(14),
      I3 => x2(13),
      I4 => x3(13),
      I5 => x4(13),
      O => \result[12]_INST_0_i_6_n_0\
    );
\result[12]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[12]_INST_0_i_3_n_0\,
      I1 => \result[12]_INST_0_i_10_n_0\,
      I2 => x1(13),
      I3 => x2(12),
      I4 => x3(12),
      I5 => x4(12),
      O => \result[12]_INST_0_i_7_n_0\
    );
\result[12]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[12]_INST_0_i_4_n_0\,
      I1 => \result[12]_INST_0_i_11_n_0\,
      I2 => x1(12),
      I3 => x2(11),
      I4 => x3(11),
      I5 => x4(11),
      O => \result[12]_INST_0_i_8_n_0\
    );
\result[12]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(14),
      I1 => x2(14),
      I2 => x3(14),
      O => \result[12]_INST_0_i_9_n_0\
    );
\result[16]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[12]_INST_0_n_0\,
      CO(3) => \result[16]_INST_0_n_0\,
      CO(2) => \result[16]_INST_0_n_1\,
      CO(1) => \result[16]_INST_0_n_2\,
      CO(0) => \result[16]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[16]_INST_0_i_1_n_0\,
      DI(2) => \result[16]_INST_0_i_2_n_0\,
      DI(1) => \result[16]_INST_0_i_3_n_0\,
      DI(0) => \result[16]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(19 downto 16),
      S(3) => \result[16]_INST_0_i_5_n_0\,
      S(2) => \result[16]_INST_0_i_6_n_0\,
      S(1) => \result[16]_INST_0_i_7_n_0\,
      S(0) => \result[16]_INST_0_i_8_n_0\
    );
\result[16]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(18),
      I1 => \result[16]_INST_0_i_9_n_0\,
      I2 => x4(17),
      I3 => x3(17),
      I4 => x2(17),
      O => \result[16]_INST_0_i_1_n_0\
    );
\result[16]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(17),
      I1 => x2(17),
      I2 => x3(17),
      O => \result[16]_INST_0_i_10_n_0\
    );
\result[16]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(16),
      I1 => x2(16),
      I2 => x3(16),
      O => \result[16]_INST_0_i_11_n_0\
    );
\result[16]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(15),
      I1 => x2(15),
      I2 => x3(15),
      O => \result[16]_INST_0_i_12_n_0\
    );
\result[16]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(17),
      I1 => \result[16]_INST_0_i_10_n_0\,
      I2 => x4(16),
      I3 => x3(16),
      I4 => x2(16),
      O => \result[16]_INST_0_i_2_n_0\
    );
\result[16]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(16),
      I1 => \result[16]_INST_0_i_11_n_0\,
      I2 => x4(15),
      I3 => x3(15),
      I4 => x2(15),
      O => \result[16]_INST_0_i_3_n_0\
    );
\result[16]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(15),
      I1 => \result[16]_INST_0_i_12_n_0\,
      I2 => x4(14),
      I3 => x3(14),
      I4 => x2(14),
      O => \result[16]_INST_0_i_4_n_0\
    );
\result[16]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[16]_INST_0_i_1_n_0\,
      I1 => \result[20]_INST_0_i_12_n_0\,
      I2 => x1(19),
      I3 => x2(18),
      I4 => x3(18),
      I5 => x4(18),
      O => \result[16]_INST_0_i_5_n_0\
    );
\result[16]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[16]_INST_0_i_2_n_0\,
      I1 => \result[16]_INST_0_i_9_n_0\,
      I2 => x1(18),
      I3 => x2(17),
      I4 => x3(17),
      I5 => x4(17),
      O => \result[16]_INST_0_i_6_n_0\
    );
\result[16]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[16]_INST_0_i_3_n_0\,
      I1 => \result[16]_INST_0_i_10_n_0\,
      I2 => x1(17),
      I3 => x2(16),
      I4 => x3(16),
      I5 => x4(16),
      O => \result[16]_INST_0_i_7_n_0\
    );
\result[16]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[16]_INST_0_i_4_n_0\,
      I1 => \result[16]_INST_0_i_11_n_0\,
      I2 => x1(16),
      I3 => x2(15),
      I4 => x3(15),
      I5 => x4(15),
      O => \result[16]_INST_0_i_8_n_0\
    );
\result[16]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(18),
      I1 => x2(18),
      I2 => x3(18),
      O => \result[16]_INST_0_i_9_n_0\
    );
\result[20]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[16]_INST_0_n_0\,
      CO(3) => \result[20]_INST_0_n_0\,
      CO(2) => \result[20]_INST_0_n_1\,
      CO(1) => \result[20]_INST_0_n_2\,
      CO(0) => \result[20]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[20]_INST_0_i_1_n_0\,
      DI(2) => \result[20]_INST_0_i_2_n_0\,
      DI(1) => \result[20]_INST_0_i_3_n_0\,
      DI(0) => \result[20]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(23 downto 20),
      S(3) => \result[20]_INST_0_i_5_n_0\,
      S(2) => \result[20]_INST_0_i_6_n_0\,
      S(1) => \result[20]_INST_0_i_7_n_0\,
      S(0) => \result[20]_INST_0_i_8_n_0\
    );
\result[20]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(22),
      I1 => \result[20]_INST_0_i_9_n_0\,
      I2 => x4(21),
      I3 => x3(21),
      I4 => x2(21),
      O => \result[20]_INST_0_i_1_n_0\
    );
\result[20]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(21),
      I1 => x2(21),
      I2 => x3(21),
      O => \result[20]_INST_0_i_10_n_0\
    );
\result[20]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(20),
      I1 => x2(20),
      I2 => x3(20),
      O => \result[20]_INST_0_i_11_n_0\
    );
\result[20]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(19),
      I1 => x2(19),
      I2 => x3(19),
      O => \result[20]_INST_0_i_12_n_0\
    );
\result[20]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(21),
      I1 => \result[20]_INST_0_i_10_n_0\,
      I2 => x4(20),
      I3 => x3(20),
      I4 => x2(20),
      O => \result[20]_INST_0_i_2_n_0\
    );
\result[20]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(20),
      I1 => \result[20]_INST_0_i_11_n_0\,
      I2 => x4(19),
      I3 => x3(19),
      I4 => x2(19),
      O => \result[20]_INST_0_i_3_n_0\
    );
\result[20]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(19),
      I1 => \result[20]_INST_0_i_12_n_0\,
      I2 => x4(18),
      I3 => x3(18),
      I4 => x2(18),
      O => \result[20]_INST_0_i_4_n_0\
    );
\result[20]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[20]_INST_0_i_1_n_0\,
      I1 => \result[24]_INST_0_i_12_n_0\,
      I2 => x1(23),
      I3 => x2(22),
      I4 => x3(22),
      I5 => x4(22),
      O => \result[20]_INST_0_i_5_n_0\
    );
\result[20]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[20]_INST_0_i_2_n_0\,
      I1 => \result[20]_INST_0_i_9_n_0\,
      I2 => x1(22),
      I3 => x2(21),
      I4 => x3(21),
      I5 => x4(21),
      O => \result[20]_INST_0_i_6_n_0\
    );
\result[20]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[20]_INST_0_i_3_n_0\,
      I1 => \result[20]_INST_0_i_10_n_0\,
      I2 => x1(21),
      I3 => x2(20),
      I4 => x3(20),
      I5 => x4(20),
      O => \result[20]_INST_0_i_7_n_0\
    );
\result[20]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[20]_INST_0_i_4_n_0\,
      I1 => \result[20]_INST_0_i_11_n_0\,
      I2 => x1(20),
      I3 => x2(19),
      I4 => x3(19),
      I5 => x4(19),
      O => \result[20]_INST_0_i_8_n_0\
    );
\result[20]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(22),
      I1 => x2(22),
      I2 => x3(22),
      O => \result[20]_INST_0_i_9_n_0\
    );
\result[24]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[20]_INST_0_n_0\,
      CO(3) => \result[24]_INST_0_n_0\,
      CO(2) => \result[24]_INST_0_n_1\,
      CO(1) => \result[24]_INST_0_n_2\,
      CO(0) => \result[24]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[24]_INST_0_i_1_n_0\,
      DI(2) => \result[24]_INST_0_i_2_n_0\,
      DI(1) => \result[24]_INST_0_i_3_n_0\,
      DI(0) => \result[24]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(27 downto 24),
      S(3) => \result[24]_INST_0_i_5_n_0\,
      S(2) => \result[24]_INST_0_i_6_n_0\,
      S(1) => \result[24]_INST_0_i_7_n_0\,
      S(0) => \result[24]_INST_0_i_8_n_0\
    );
\result[24]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(26),
      I1 => \result[24]_INST_0_i_9_n_0\,
      I2 => x4(25),
      I3 => x3(25),
      I4 => x2(25),
      O => \result[24]_INST_0_i_1_n_0\
    );
\result[24]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(25),
      I1 => x2(25),
      I2 => x3(25),
      O => \result[24]_INST_0_i_10_n_0\
    );
\result[24]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(24),
      I1 => x2(24),
      I2 => x3(24),
      O => \result[24]_INST_0_i_11_n_0\
    );
\result[24]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(23),
      I1 => x2(23),
      I2 => x3(23),
      O => \result[24]_INST_0_i_12_n_0\
    );
\result[24]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(25),
      I1 => \result[24]_INST_0_i_10_n_0\,
      I2 => x4(24),
      I3 => x3(24),
      I4 => x2(24),
      O => \result[24]_INST_0_i_2_n_0\
    );
\result[24]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(24),
      I1 => \result[24]_INST_0_i_11_n_0\,
      I2 => x4(23),
      I3 => x3(23),
      I4 => x2(23),
      O => \result[24]_INST_0_i_3_n_0\
    );
\result[24]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(23),
      I1 => \result[24]_INST_0_i_12_n_0\,
      I2 => x4(22),
      I3 => x3(22),
      I4 => x2(22),
      O => \result[24]_INST_0_i_4_n_0\
    );
\result[24]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[24]_INST_0_i_1_n_0\,
      I1 => \result[28]_INST_0_i_12_n_0\,
      I2 => x1(27),
      I3 => x2(26),
      I4 => x3(26),
      I5 => x4(26),
      O => \result[24]_INST_0_i_5_n_0\
    );
\result[24]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[24]_INST_0_i_2_n_0\,
      I1 => \result[24]_INST_0_i_9_n_0\,
      I2 => x1(26),
      I3 => x2(25),
      I4 => x3(25),
      I5 => x4(25),
      O => \result[24]_INST_0_i_6_n_0\
    );
\result[24]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[24]_INST_0_i_3_n_0\,
      I1 => \result[24]_INST_0_i_10_n_0\,
      I2 => x1(25),
      I3 => x2(24),
      I4 => x3(24),
      I5 => x4(24),
      O => \result[24]_INST_0_i_7_n_0\
    );
\result[24]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[24]_INST_0_i_4_n_0\,
      I1 => \result[24]_INST_0_i_11_n_0\,
      I2 => x1(24),
      I3 => x2(23),
      I4 => x3(23),
      I5 => x4(23),
      O => \result[24]_INST_0_i_8_n_0\
    );
\result[24]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(26),
      I1 => x2(26),
      I2 => x3(26),
      O => \result[24]_INST_0_i_9_n_0\
    );
\result[28]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[24]_INST_0_n_0\,
      CO(3) => \result[28]_INST_0_n_0\,
      CO(2) => \result[28]_INST_0_n_1\,
      CO(1) => \result[28]_INST_0_n_2\,
      CO(0) => \result[28]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[28]_INST_0_i_1_n_0\,
      DI(2) => \result[28]_INST_0_i_2_n_0\,
      DI(1) => \result[28]_INST_0_i_3_n_0\,
      DI(0) => \result[28]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(31 downto 28),
      S(3) => \result[28]_INST_0_i_5_n_0\,
      S(2) => \result[28]_INST_0_i_6_n_0\,
      S(1) => \result[28]_INST_0_i_7_n_0\,
      S(0) => \result[28]_INST_0_i_8_n_0\
    );
\result[28]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(30),
      I1 => \result[28]_INST_0_i_9_n_0\,
      I2 => x4(29),
      I3 => x3(29),
      I4 => x2(29),
      O => \result[28]_INST_0_i_1_n_0\
    );
\result[28]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(29),
      I1 => x2(29),
      I2 => x3(29),
      O => \result[28]_INST_0_i_10_n_0\
    );
\result[28]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(28),
      I1 => x2(28),
      I2 => x3(28),
      O => \result[28]_INST_0_i_11_n_0\
    );
\result[28]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(27),
      I1 => x2(27),
      I2 => x3(27),
      O => \result[28]_INST_0_i_12_n_0\
    );
\result[28]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(29),
      I1 => \result[28]_INST_0_i_10_n_0\,
      I2 => x4(28),
      I3 => x3(28),
      I4 => x2(28),
      O => \result[28]_INST_0_i_2_n_0\
    );
\result[28]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(28),
      I1 => \result[28]_INST_0_i_11_n_0\,
      I2 => x4(27),
      I3 => x3(27),
      I4 => x2(27),
      O => \result[28]_INST_0_i_3_n_0\
    );
\result[28]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(27),
      I1 => \result[28]_INST_0_i_12_n_0\,
      I2 => x4(26),
      I3 => x3(26),
      I4 => x2(26),
      O => \result[28]_INST_0_i_4_n_0\
    );
\result[28]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[28]_INST_0_i_1_n_0\,
      I1 => \result[32]_INST_0_i_12_n_0\,
      I2 => x1(31),
      I3 => x2(30),
      I4 => x3(30),
      I5 => x4(30),
      O => \result[28]_INST_0_i_5_n_0\
    );
\result[28]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[28]_INST_0_i_2_n_0\,
      I1 => \result[28]_INST_0_i_9_n_0\,
      I2 => x1(30),
      I3 => x2(29),
      I4 => x3(29),
      I5 => x4(29),
      O => \result[28]_INST_0_i_6_n_0\
    );
\result[28]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[28]_INST_0_i_3_n_0\,
      I1 => \result[28]_INST_0_i_10_n_0\,
      I2 => x1(29),
      I3 => x2(28),
      I4 => x3(28),
      I5 => x4(28),
      O => \result[28]_INST_0_i_7_n_0\
    );
\result[28]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[28]_INST_0_i_4_n_0\,
      I1 => \result[28]_INST_0_i_11_n_0\,
      I2 => x1(28),
      I3 => x2(27),
      I4 => x3(27),
      I5 => x4(27),
      O => \result[28]_INST_0_i_8_n_0\
    );
\result[28]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(30),
      I1 => x2(30),
      I2 => x3(30),
      O => \result[28]_INST_0_i_9_n_0\
    );
\result[32]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[28]_INST_0_n_0\,
      CO(3) => \result[32]_INST_0_n_0\,
      CO(2) => \result[32]_INST_0_n_1\,
      CO(1) => \result[32]_INST_0_n_2\,
      CO(0) => \result[32]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[32]_INST_0_i_1_n_0\,
      DI(2) => \result[32]_INST_0_i_2_n_0\,
      DI(1) => \result[32]_INST_0_i_3_n_0\,
      DI(0) => \result[32]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(35 downto 32),
      S(3) => \result[32]_INST_0_i_5_n_0\,
      S(2) => \result[32]_INST_0_i_6_n_0\,
      S(1) => \result[32]_INST_0_i_7_n_0\,
      S(0) => \result[32]_INST_0_i_8_n_0\
    );
\result[32]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(34),
      I1 => \result[32]_INST_0_i_9_n_0\,
      I2 => x4(33),
      I3 => x3(33),
      I4 => x2(33),
      O => \result[32]_INST_0_i_1_n_0\
    );
\result[32]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(33),
      I1 => x2(33),
      I2 => x3(33),
      O => \result[32]_INST_0_i_10_n_0\
    );
\result[32]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(32),
      I1 => x2(32),
      I2 => x3(32),
      O => \result[32]_INST_0_i_11_n_0\
    );
\result[32]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(31),
      I1 => x2(31),
      I2 => x3(31),
      O => \result[32]_INST_0_i_12_n_0\
    );
\result[32]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(33),
      I1 => \result[32]_INST_0_i_10_n_0\,
      I2 => x4(32),
      I3 => x3(32),
      I4 => x2(32),
      O => \result[32]_INST_0_i_2_n_0\
    );
\result[32]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(32),
      I1 => \result[32]_INST_0_i_11_n_0\,
      I2 => x4(31),
      I3 => x3(31),
      I4 => x2(31),
      O => \result[32]_INST_0_i_3_n_0\
    );
\result[32]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(31),
      I1 => \result[32]_INST_0_i_12_n_0\,
      I2 => x4(30),
      I3 => x3(30),
      I4 => x2(30),
      O => \result[32]_INST_0_i_4_n_0\
    );
\result[32]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[32]_INST_0_i_1_n_0\,
      I1 => \result[36]_INST_0_i_12_n_0\,
      I2 => x1(35),
      I3 => x2(34),
      I4 => x3(34),
      I5 => x4(34),
      O => \result[32]_INST_0_i_5_n_0\
    );
\result[32]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[32]_INST_0_i_2_n_0\,
      I1 => \result[32]_INST_0_i_9_n_0\,
      I2 => x1(34),
      I3 => x2(33),
      I4 => x3(33),
      I5 => x4(33),
      O => \result[32]_INST_0_i_6_n_0\
    );
\result[32]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[32]_INST_0_i_3_n_0\,
      I1 => \result[32]_INST_0_i_10_n_0\,
      I2 => x1(33),
      I3 => x2(32),
      I4 => x3(32),
      I5 => x4(32),
      O => \result[32]_INST_0_i_7_n_0\
    );
\result[32]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[32]_INST_0_i_4_n_0\,
      I1 => \result[32]_INST_0_i_11_n_0\,
      I2 => x1(32),
      I3 => x2(31),
      I4 => x3(31),
      I5 => x4(31),
      O => \result[32]_INST_0_i_8_n_0\
    );
\result[32]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(34),
      I1 => x2(34),
      I2 => x3(34),
      O => \result[32]_INST_0_i_9_n_0\
    );
\result[36]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[32]_INST_0_n_0\,
      CO(3) => \result[36]_INST_0_n_0\,
      CO(2) => \result[36]_INST_0_n_1\,
      CO(1) => \result[36]_INST_0_n_2\,
      CO(0) => \result[36]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[36]_INST_0_i_1_n_0\,
      DI(2) => \result[36]_INST_0_i_2_n_0\,
      DI(1) => \result[36]_INST_0_i_3_n_0\,
      DI(0) => \result[36]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(39 downto 36),
      S(3) => \result[36]_INST_0_i_5_n_0\,
      S(2) => \result[36]_INST_0_i_6_n_0\,
      S(1) => \result[36]_INST_0_i_7_n_0\,
      S(0) => \result[36]_INST_0_i_8_n_0\
    );
\result[36]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(38),
      I1 => \result[36]_INST_0_i_9_n_0\,
      I2 => x4(37),
      I3 => x3(37),
      I4 => x2(37),
      O => \result[36]_INST_0_i_1_n_0\
    );
\result[36]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(37),
      I1 => x2(37),
      I2 => x3(37),
      O => \result[36]_INST_0_i_10_n_0\
    );
\result[36]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(36),
      I1 => x2(36),
      I2 => x3(36),
      O => \result[36]_INST_0_i_11_n_0\
    );
\result[36]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(35),
      I1 => x2(35),
      I2 => x3(35),
      O => \result[36]_INST_0_i_12_n_0\
    );
\result[36]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(37),
      I1 => \result[36]_INST_0_i_10_n_0\,
      I2 => x4(36),
      I3 => x3(36),
      I4 => x2(36),
      O => \result[36]_INST_0_i_2_n_0\
    );
\result[36]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(36),
      I1 => \result[36]_INST_0_i_11_n_0\,
      I2 => x4(35),
      I3 => x3(35),
      I4 => x2(35),
      O => \result[36]_INST_0_i_3_n_0\
    );
\result[36]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(35),
      I1 => \result[36]_INST_0_i_12_n_0\,
      I2 => x4(34),
      I3 => x3(34),
      I4 => x2(34),
      O => \result[36]_INST_0_i_4_n_0\
    );
\result[36]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[36]_INST_0_i_1_n_0\,
      I1 => \result[40]_INST_0_i_12_n_0\,
      I2 => x1(39),
      I3 => x2(38),
      I4 => x3(38),
      I5 => x4(38),
      O => \result[36]_INST_0_i_5_n_0\
    );
\result[36]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[36]_INST_0_i_2_n_0\,
      I1 => \result[36]_INST_0_i_9_n_0\,
      I2 => x1(38),
      I3 => x2(37),
      I4 => x3(37),
      I5 => x4(37),
      O => \result[36]_INST_0_i_6_n_0\
    );
\result[36]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[36]_INST_0_i_3_n_0\,
      I1 => \result[36]_INST_0_i_10_n_0\,
      I2 => x1(37),
      I3 => x2(36),
      I4 => x3(36),
      I5 => x4(36),
      O => \result[36]_INST_0_i_7_n_0\
    );
\result[36]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[36]_INST_0_i_4_n_0\,
      I1 => \result[36]_INST_0_i_11_n_0\,
      I2 => x1(36),
      I3 => x2(35),
      I4 => x3(35),
      I5 => x4(35),
      O => \result[36]_INST_0_i_8_n_0\
    );
\result[36]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(38),
      I1 => x2(38),
      I2 => x3(38),
      O => \result[36]_INST_0_i_9_n_0\
    );
\result[40]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[36]_INST_0_n_0\,
      CO(3) => \result[40]_INST_0_n_0\,
      CO(2) => \result[40]_INST_0_n_1\,
      CO(1) => \result[40]_INST_0_n_2\,
      CO(0) => \result[40]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[40]_INST_0_i_1_n_0\,
      DI(2) => \result[40]_INST_0_i_2_n_0\,
      DI(1) => \result[40]_INST_0_i_3_n_0\,
      DI(0) => \result[40]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(43 downto 40),
      S(3) => \result[40]_INST_0_i_5_n_0\,
      S(2) => \result[40]_INST_0_i_6_n_0\,
      S(1) => \result[40]_INST_0_i_7_n_0\,
      S(0) => \result[40]_INST_0_i_8_n_0\
    );
\result[40]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(42),
      I1 => \result[40]_INST_0_i_9_n_0\,
      I2 => x4(41),
      I3 => x3(41),
      I4 => x2(41),
      O => \result[40]_INST_0_i_1_n_0\
    );
\result[40]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(41),
      I1 => x2(41),
      I2 => x3(41),
      O => \result[40]_INST_0_i_10_n_0\
    );
\result[40]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(40),
      I1 => x2(40),
      I2 => x3(40),
      O => \result[40]_INST_0_i_11_n_0\
    );
\result[40]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(39),
      I1 => x2(39),
      I2 => x3(39),
      O => \result[40]_INST_0_i_12_n_0\
    );
\result[40]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(41),
      I1 => \result[40]_INST_0_i_10_n_0\,
      I2 => x4(40),
      I3 => x3(40),
      I4 => x2(40),
      O => \result[40]_INST_0_i_2_n_0\
    );
\result[40]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(40),
      I1 => \result[40]_INST_0_i_11_n_0\,
      I2 => x4(39),
      I3 => x3(39),
      I4 => x2(39),
      O => \result[40]_INST_0_i_3_n_0\
    );
\result[40]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(39),
      I1 => \result[40]_INST_0_i_12_n_0\,
      I2 => x4(38),
      I3 => x3(38),
      I4 => x2(38),
      O => \result[40]_INST_0_i_4_n_0\
    );
\result[40]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[40]_INST_0_i_1_n_0\,
      I1 => \result[44]_INST_0_i_12_n_0\,
      I2 => x1(43),
      I3 => x2(42),
      I4 => x3(42),
      I5 => x4(42),
      O => \result[40]_INST_0_i_5_n_0\
    );
\result[40]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[40]_INST_0_i_2_n_0\,
      I1 => \result[40]_INST_0_i_9_n_0\,
      I2 => x1(42),
      I3 => x2(41),
      I4 => x3(41),
      I5 => x4(41),
      O => \result[40]_INST_0_i_6_n_0\
    );
\result[40]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[40]_INST_0_i_3_n_0\,
      I1 => \result[40]_INST_0_i_10_n_0\,
      I2 => x1(41),
      I3 => x2(40),
      I4 => x3(40),
      I5 => x4(40),
      O => \result[40]_INST_0_i_7_n_0\
    );
\result[40]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[40]_INST_0_i_4_n_0\,
      I1 => \result[40]_INST_0_i_11_n_0\,
      I2 => x1(40),
      I3 => x2(39),
      I4 => x3(39),
      I5 => x4(39),
      O => \result[40]_INST_0_i_8_n_0\
    );
\result[40]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(42),
      I1 => x2(42),
      I2 => x3(42),
      O => \result[40]_INST_0_i_9_n_0\
    );
\result[44]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[40]_INST_0_n_0\,
      CO(3) => \result[44]_INST_0_n_0\,
      CO(2) => \result[44]_INST_0_n_1\,
      CO(1) => \result[44]_INST_0_n_2\,
      CO(0) => \result[44]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[44]_INST_0_i_1_n_0\,
      DI(2) => \result[44]_INST_0_i_2_n_0\,
      DI(1) => \result[44]_INST_0_i_3_n_0\,
      DI(0) => \result[44]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(47 downto 44),
      S(3) => \result[44]_INST_0_i_5_n_0\,
      S(2) => \result[44]_INST_0_i_6_n_0\,
      S(1) => \result[44]_INST_0_i_7_n_0\,
      S(0) => \result[44]_INST_0_i_8_n_0\
    );
\result[44]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(46),
      I1 => \result[44]_INST_0_i_9_n_0\,
      I2 => x4(45),
      I3 => x3(45),
      I4 => x2(45),
      O => \result[44]_INST_0_i_1_n_0\
    );
\result[44]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(45),
      I1 => x2(45),
      I2 => x3(45),
      O => \result[44]_INST_0_i_10_n_0\
    );
\result[44]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(44),
      I1 => x2(44),
      I2 => x3(44),
      O => \result[44]_INST_0_i_11_n_0\
    );
\result[44]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(43),
      I1 => x2(43),
      I2 => x3(43),
      O => \result[44]_INST_0_i_12_n_0\
    );
\result[44]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(45),
      I1 => \result[44]_INST_0_i_10_n_0\,
      I2 => x4(44),
      I3 => x3(44),
      I4 => x2(44),
      O => \result[44]_INST_0_i_2_n_0\
    );
\result[44]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(44),
      I1 => \result[44]_INST_0_i_11_n_0\,
      I2 => x4(43),
      I3 => x3(43),
      I4 => x2(43),
      O => \result[44]_INST_0_i_3_n_0\
    );
\result[44]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(43),
      I1 => \result[44]_INST_0_i_12_n_0\,
      I2 => x4(42),
      I3 => x3(42),
      I4 => x2(42),
      O => \result[44]_INST_0_i_4_n_0\
    );
\result[44]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[44]_INST_0_i_1_n_0\,
      I1 => \result[48]_INST_0_i_12_n_0\,
      I2 => x1(47),
      I3 => x2(46),
      I4 => x3(46),
      I5 => x4(46),
      O => \result[44]_INST_0_i_5_n_0\
    );
\result[44]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[44]_INST_0_i_2_n_0\,
      I1 => \result[44]_INST_0_i_9_n_0\,
      I2 => x1(46),
      I3 => x2(45),
      I4 => x3(45),
      I5 => x4(45),
      O => \result[44]_INST_0_i_6_n_0\
    );
\result[44]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[44]_INST_0_i_3_n_0\,
      I1 => \result[44]_INST_0_i_10_n_0\,
      I2 => x1(45),
      I3 => x2(44),
      I4 => x3(44),
      I5 => x4(44),
      O => \result[44]_INST_0_i_7_n_0\
    );
\result[44]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[44]_INST_0_i_4_n_0\,
      I1 => \result[44]_INST_0_i_11_n_0\,
      I2 => x1(44),
      I3 => x2(43),
      I4 => x3(43),
      I5 => x4(43),
      O => \result[44]_INST_0_i_8_n_0\
    );
\result[44]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(46),
      I1 => x2(46),
      I2 => x3(46),
      O => \result[44]_INST_0_i_9_n_0\
    );
\result[48]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[44]_INST_0_n_0\,
      CO(3) => \result[48]_INST_0_n_0\,
      CO(2) => \result[48]_INST_0_n_1\,
      CO(1) => \result[48]_INST_0_n_2\,
      CO(0) => \result[48]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[48]_INST_0_i_1_n_0\,
      DI(2) => \result[48]_INST_0_i_2_n_0\,
      DI(1) => \result[48]_INST_0_i_3_n_0\,
      DI(0) => \result[48]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(51 downto 48),
      S(3) => \result[48]_INST_0_i_5_n_0\,
      S(2) => \result[48]_INST_0_i_6_n_0\,
      S(1) => \result[48]_INST_0_i_7_n_0\,
      S(0) => \result[48]_INST_0_i_8_n_0\
    );
\result[48]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(50),
      I1 => \result[48]_INST_0_i_9_n_0\,
      I2 => x4(49),
      I3 => x3(49),
      I4 => x2(49),
      O => \result[48]_INST_0_i_1_n_0\
    );
\result[48]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(49),
      I1 => x2(49),
      I2 => x3(49),
      O => \result[48]_INST_0_i_10_n_0\
    );
\result[48]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(48),
      I1 => x2(48),
      I2 => x3(48),
      O => \result[48]_INST_0_i_11_n_0\
    );
\result[48]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(47),
      I1 => x2(47),
      I2 => x3(47),
      O => \result[48]_INST_0_i_12_n_0\
    );
\result[48]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(49),
      I1 => \result[48]_INST_0_i_10_n_0\,
      I2 => x4(48),
      I3 => x3(48),
      I4 => x2(48),
      O => \result[48]_INST_0_i_2_n_0\
    );
\result[48]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(48),
      I1 => \result[48]_INST_0_i_11_n_0\,
      I2 => x4(47),
      I3 => x3(47),
      I4 => x2(47),
      O => \result[48]_INST_0_i_3_n_0\
    );
\result[48]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(47),
      I1 => \result[48]_INST_0_i_12_n_0\,
      I2 => x4(46),
      I3 => x3(46),
      I4 => x2(46),
      O => \result[48]_INST_0_i_4_n_0\
    );
\result[48]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[48]_INST_0_i_1_n_0\,
      I1 => \result[52]_INST_0_i_12_n_0\,
      I2 => x1(51),
      I3 => x2(50),
      I4 => x3(50),
      I5 => x4(50),
      O => \result[48]_INST_0_i_5_n_0\
    );
\result[48]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[48]_INST_0_i_2_n_0\,
      I1 => \result[48]_INST_0_i_9_n_0\,
      I2 => x1(50),
      I3 => x2(49),
      I4 => x3(49),
      I5 => x4(49),
      O => \result[48]_INST_0_i_6_n_0\
    );
\result[48]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[48]_INST_0_i_3_n_0\,
      I1 => \result[48]_INST_0_i_10_n_0\,
      I2 => x1(49),
      I3 => x2(48),
      I4 => x3(48),
      I5 => x4(48),
      O => \result[48]_INST_0_i_7_n_0\
    );
\result[48]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[48]_INST_0_i_4_n_0\,
      I1 => \result[48]_INST_0_i_11_n_0\,
      I2 => x1(48),
      I3 => x2(47),
      I4 => x3(47),
      I5 => x4(47),
      O => \result[48]_INST_0_i_8_n_0\
    );
\result[48]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(50),
      I1 => x2(50),
      I2 => x3(50),
      O => \result[48]_INST_0_i_9_n_0\
    );
\result[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[0]_INST_0_n_0\,
      CO(3) => \result[4]_INST_0_n_0\,
      CO(2) => \result[4]_INST_0_n_1\,
      CO(1) => \result[4]_INST_0_n_2\,
      CO(0) => \result[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[4]_INST_0_i_1_n_0\,
      DI(2) => \result[4]_INST_0_i_2_n_0\,
      DI(1) => \result[4]_INST_0_i_3_n_0\,
      DI(0) => \result[4]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(7 downto 4),
      S(3) => \result[4]_INST_0_i_5_n_0\,
      S(2) => \result[4]_INST_0_i_6_n_0\,
      S(1) => \result[4]_INST_0_i_7_n_0\,
      S(0) => \result[4]_INST_0_i_8_n_0\
    );
\result[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(6),
      I1 => \result[4]_INST_0_i_9_n_0\,
      I2 => x4(5),
      I3 => x3(5),
      I4 => x2(5),
      O => \result[4]_INST_0_i_1_n_0\
    );
\result[4]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(5),
      I1 => x2(5),
      I2 => x3(5),
      O => \result[4]_INST_0_i_10_n_0\
    );
\result[4]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(4),
      I1 => x2(4),
      I2 => x3(4),
      O => \result[4]_INST_0_i_11_n_0\
    );
\result[4]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(3),
      I1 => x2(3),
      I2 => x3(3),
      O => \result[4]_INST_0_i_12_n_0\
    );
\result[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(5),
      I1 => \result[4]_INST_0_i_10_n_0\,
      I2 => x4(4),
      I3 => x3(4),
      I4 => x2(4),
      O => \result[4]_INST_0_i_2_n_0\
    );
\result[4]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(4),
      I1 => \result[4]_INST_0_i_11_n_0\,
      I2 => x4(3),
      I3 => x3(3),
      I4 => x2(3),
      O => \result[4]_INST_0_i_3_n_0\
    );
\result[4]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(3),
      I1 => \result[4]_INST_0_i_12_n_0\,
      I2 => x4(2),
      I3 => x3(2),
      I4 => x2(2),
      O => \result[4]_INST_0_i_4_n_0\
    );
\result[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[4]_INST_0_i_1_n_0\,
      I1 => \result[8]_INST_0_i_12_n_0\,
      I2 => x1(7),
      I3 => x2(6),
      I4 => x3(6),
      I5 => x4(6),
      O => \result[4]_INST_0_i_5_n_0\
    );
\result[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[4]_INST_0_i_2_n_0\,
      I1 => \result[4]_INST_0_i_9_n_0\,
      I2 => x1(6),
      I3 => x2(5),
      I4 => x3(5),
      I5 => x4(5),
      O => \result[4]_INST_0_i_6_n_0\
    );
\result[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[4]_INST_0_i_3_n_0\,
      I1 => \result[4]_INST_0_i_10_n_0\,
      I2 => x1(5),
      I3 => x2(4),
      I4 => x3(4),
      I5 => x4(4),
      O => \result[4]_INST_0_i_7_n_0\
    );
\result[4]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[4]_INST_0_i_4_n_0\,
      I1 => \result[4]_INST_0_i_11_n_0\,
      I2 => x1(4),
      I3 => x2(3),
      I4 => x3(3),
      I5 => x4(3),
      O => \result[4]_INST_0_i_8_n_0\
    );
\result[4]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(6),
      I1 => x2(6),
      I2 => x3(6),
      O => \result[4]_INST_0_i_9_n_0\
    );
\result[52]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[48]_INST_0_n_0\,
      CO(3) => \result[52]_INST_0_n_0\,
      CO(2) => \result[52]_INST_0_n_1\,
      CO(1) => \result[52]_INST_0_n_2\,
      CO(0) => \result[52]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[52]_INST_0_i_1_n_0\,
      DI(2) => \result[52]_INST_0_i_2_n_0\,
      DI(1) => \result[52]_INST_0_i_3_n_0\,
      DI(0) => \result[52]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(55 downto 52),
      S(3) => \result[52]_INST_0_i_5_n_0\,
      S(2) => \result[52]_INST_0_i_6_n_0\,
      S(1) => \result[52]_INST_0_i_7_n_0\,
      S(0) => \result[52]_INST_0_i_8_n_0\
    );
\result[52]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(54),
      I1 => \result[52]_INST_0_i_9_n_0\,
      I2 => x4(53),
      I3 => x3(53),
      I4 => x2(53),
      O => \result[52]_INST_0_i_1_n_0\
    );
\result[52]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(53),
      I1 => x2(53),
      I2 => x3(53),
      O => \result[52]_INST_0_i_10_n_0\
    );
\result[52]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(52),
      I1 => x2(52),
      I2 => x3(52),
      O => \result[52]_INST_0_i_11_n_0\
    );
\result[52]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(51),
      I1 => x2(51),
      I2 => x3(51),
      O => \result[52]_INST_0_i_12_n_0\
    );
\result[52]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(53),
      I1 => \result[52]_INST_0_i_10_n_0\,
      I2 => x4(52),
      I3 => x3(52),
      I4 => x2(52),
      O => \result[52]_INST_0_i_2_n_0\
    );
\result[52]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(52),
      I1 => \result[52]_INST_0_i_11_n_0\,
      I2 => x4(51),
      I3 => x3(51),
      I4 => x2(51),
      O => \result[52]_INST_0_i_3_n_0\
    );
\result[52]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(51),
      I1 => \result[52]_INST_0_i_12_n_0\,
      I2 => x4(50),
      I3 => x3(50),
      I4 => x2(50),
      O => \result[52]_INST_0_i_4_n_0\
    );
\result[52]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[52]_INST_0_i_1_n_0\,
      I1 => \result[56]_INST_0_i_12_n_0\,
      I2 => x1(55),
      I3 => x2(54),
      I4 => x3(54),
      I5 => x4(54),
      O => \result[52]_INST_0_i_5_n_0\
    );
\result[52]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[52]_INST_0_i_2_n_0\,
      I1 => \result[52]_INST_0_i_9_n_0\,
      I2 => x1(54),
      I3 => x2(53),
      I4 => x3(53),
      I5 => x4(53),
      O => \result[52]_INST_0_i_6_n_0\
    );
\result[52]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[52]_INST_0_i_3_n_0\,
      I1 => \result[52]_INST_0_i_10_n_0\,
      I2 => x1(53),
      I3 => x2(52),
      I4 => x3(52),
      I5 => x4(52),
      O => \result[52]_INST_0_i_7_n_0\
    );
\result[52]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[52]_INST_0_i_4_n_0\,
      I1 => \result[52]_INST_0_i_11_n_0\,
      I2 => x1(52),
      I3 => x2(51),
      I4 => x3(51),
      I5 => x4(51),
      O => \result[52]_INST_0_i_8_n_0\
    );
\result[52]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(54),
      I1 => x2(54),
      I2 => x3(54),
      O => \result[52]_INST_0_i_9_n_0\
    );
\result[56]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[52]_INST_0_n_0\,
      CO(3) => \result[56]_INST_0_n_0\,
      CO(2) => \result[56]_INST_0_n_1\,
      CO(1) => \result[56]_INST_0_n_2\,
      CO(0) => \result[56]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[56]_INST_0_i_1_n_0\,
      DI(2) => \result[56]_INST_0_i_2_n_0\,
      DI(1) => \result[56]_INST_0_i_3_n_0\,
      DI(0) => \result[56]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(59 downto 56),
      S(3) => \result[56]_INST_0_i_5_n_0\,
      S(2) => \result[56]_INST_0_i_6_n_0\,
      S(1) => \result[56]_INST_0_i_7_n_0\,
      S(0) => \result[56]_INST_0_i_8_n_0\
    );
\result[56]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(58),
      I1 => \result[56]_INST_0_i_9_n_0\,
      I2 => x4(57),
      I3 => x3(57),
      I4 => x2(57),
      O => \result[56]_INST_0_i_1_n_0\
    );
\result[56]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(57),
      I1 => x2(57),
      I2 => x3(57),
      O => \result[56]_INST_0_i_10_n_0\
    );
\result[56]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(56),
      I1 => x2(56),
      I2 => x3(56),
      O => \result[56]_INST_0_i_11_n_0\
    );
\result[56]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(55),
      I1 => x2(55),
      I2 => x3(55),
      O => \result[56]_INST_0_i_12_n_0\
    );
\result[56]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(57),
      I1 => \result[56]_INST_0_i_10_n_0\,
      I2 => x4(56),
      I3 => x3(56),
      I4 => x2(56),
      O => \result[56]_INST_0_i_2_n_0\
    );
\result[56]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(56),
      I1 => \result[56]_INST_0_i_11_n_0\,
      I2 => x4(55),
      I3 => x3(55),
      I4 => x2(55),
      O => \result[56]_INST_0_i_3_n_0\
    );
\result[56]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(55),
      I1 => \result[56]_INST_0_i_12_n_0\,
      I2 => x4(54),
      I3 => x3(54),
      I4 => x2(54),
      O => \result[56]_INST_0_i_4_n_0\
    );
\result[56]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[56]_INST_0_i_1_n_0\,
      I1 => \result[60]_INST_0_i_10_n_0\,
      I2 => x1(59),
      I3 => x2(58),
      I4 => x3(58),
      I5 => x4(58),
      O => \result[56]_INST_0_i_5_n_0\
    );
\result[56]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[56]_INST_0_i_2_n_0\,
      I1 => \result[56]_INST_0_i_9_n_0\,
      I2 => x1(58),
      I3 => x2(57),
      I4 => x3(57),
      I5 => x4(57),
      O => \result[56]_INST_0_i_6_n_0\
    );
\result[56]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[56]_INST_0_i_3_n_0\,
      I1 => \result[56]_INST_0_i_10_n_0\,
      I2 => x1(57),
      I3 => x2(56),
      I4 => x3(56),
      I5 => x4(56),
      O => \result[56]_INST_0_i_7_n_0\
    );
\result[56]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[56]_INST_0_i_4_n_0\,
      I1 => \result[56]_INST_0_i_11_n_0\,
      I2 => x1(56),
      I3 => x2(55),
      I4 => x3(55),
      I5 => x4(55),
      O => \result[56]_INST_0_i_8_n_0\
    );
\result[56]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(58),
      I1 => x2(58),
      I2 => x3(58),
      O => \result[56]_INST_0_i_9_n_0\
    );
\result[60]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[56]_INST_0_n_0\,
      CO(3) => \NLW_result[60]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \result[60]_INST_0_n_1\,
      CO(1) => \result[60]_INST_0_n_2\,
      CO(0) => \result[60]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result[60]_INST_0_i_1_n_0\,
      DI(1) => \result[60]_INST_0_i_2_n_0\,
      DI(0) => \result[60]_INST_0_i_3_n_0\,
      O(3 downto 0) => result(63 downto 60),
      S(3) => \result[60]_INST_0_i_4_n_0\,
      S(2) => \result[60]_INST_0_i_5_n_0\,
      S(1) => \result[60]_INST_0_i_6_n_0\,
      S(0) => \result[60]_INST_0_i_7_n_0\
    );
\result[60]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(61),
      I1 => \result[60]_INST_0_i_8_n_0\,
      I2 => x4(60),
      I3 => x3(60),
      I4 => x2(60),
      O => \result[60]_INST_0_i_1_n_0\
    );
\result[60]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(59),
      I1 => x2(59),
      I2 => x3(59),
      O => \result[60]_INST_0_i_10_n_0\
    );
\result[60]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => x2(61),
      I1 => x3(61),
      I2 => x4(61),
      O => \result[60]_INST_0_i_11_n_0\
    );
\result[60]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x3(63),
      I1 => x2(63),
      I2 => x4(63),
      I3 => x1(63),
      O => \result[60]_INST_0_i_12_n_0\
    );
\result[60]_INST_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(62),
      I1 => x2(62),
      I2 => x3(62),
      O => \result[60]_INST_0_i_13_n_0\
    );
\result[60]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(60),
      I1 => \result[60]_INST_0_i_9_n_0\,
      I2 => x4(59),
      I3 => x3(59),
      I4 => x2(59),
      O => \result[60]_INST_0_i_2_n_0\
    );
\result[60]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(59),
      I1 => \result[60]_INST_0_i_10_n_0\,
      I2 => x4(58),
      I3 => x3(58),
      I4 => x2(58),
      O => \result[60]_INST_0_i_3_n_0\
    );
\result[60]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \result[60]_INST_0_i_11_n_0\,
      I1 => x1(62),
      I2 => \result[60]_INST_0_i_12_n_0\,
      I3 => x2(62),
      I4 => x3(62),
      I5 => x4(62),
      O => \result[60]_INST_0_i_4_n_0\
    );
\result[60]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[60]_INST_0_i_1_n_0\,
      I1 => \result[60]_INST_0_i_13_n_0\,
      I2 => x1(62),
      I3 => x2(61),
      I4 => x3(61),
      I5 => x4(61),
      O => \result[60]_INST_0_i_5_n_0\
    );
\result[60]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[60]_INST_0_i_2_n_0\,
      I1 => \result[60]_INST_0_i_8_n_0\,
      I2 => x1(61),
      I3 => x2(60),
      I4 => x3(60),
      I5 => x4(60),
      O => \result[60]_INST_0_i_6_n_0\
    );
\result[60]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[60]_INST_0_i_3_n_0\,
      I1 => \result[60]_INST_0_i_9_n_0\,
      I2 => x1(60),
      I3 => x2(59),
      I4 => x3(59),
      I5 => x4(59),
      O => \result[60]_INST_0_i_7_n_0\
    );
\result[60]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(61),
      I1 => x2(61),
      I2 => x3(61),
      O => \result[60]_INST_0_i_8_n_0\
    );
\result[60]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(60),
      I1 => x2(60),
      I2 => x3(60),
      O => \result[60]_INST_0_i_9_n_0\
    );
\result[8]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[4]_INST_0_n_0\,
      CO(3) => \result[8]_INST_0_n_0\,
      CO(2) => \result[8]_INST_0_n_1\,
      CO(1) => \result[8]_INST_0_n_2\,
      CO(0) => \result[8]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \result[8]_INST_0_i_1_n_0\,
      DI(2) => \result[8]_INST_0_i_2_n_0\,
      DI(1) => \result[8]_INST_0_i_3_n_0\,
      DI(0) => \result[8]_INST_0_i_4_n_0\,
      O(3 downto 0) => result(11 downto 8),
      S(3) => \result[8]_INST_0_i_5_n_0\,
      S(2) => \result[8]_INST_0_i_6_n_0\,
      S(1) => \result[8]_INST_0_i_7_n_0\,
      S(0) => \result[8]_INST_0_i_8_n_0\
    );
\result[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(10),
      I1 => \result[8]_INST_0_i_9_n_0\,
      I2 => x4(9),
      I3 => x3(9),
      I4 => x2(9),
      O => \result[8]_INST_0_i_1_n_0\
    );
\result[8]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(9),
      I1 => x2(9),
      I2 => x3(9),
      O => \result[8]_INST_0_i_10_n_0\
    );
\result[8]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(8),
      I1 => x2(8),
      I2 => x3(8),
      O => \result[8]_INST_0_i_11_n_0\
    );
\result[8]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(7),
      I1 => x2(7),
      I2 => x3(7),
      O => \result[8]_INST_0_i_12_n_0\
    );
\result[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(9),
      I1 => \result[8]_INST_0_i_10_n_0\,
      I2 => x4(8),
      I3 => x3(8),
      I4 => x2(8),
      O => \result[8]_INST_0_i_2_n_0\
    );
\result[8]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(8),
      I1 => \result[8]_INST_0_i_11_n_0\,
      I2 => x4(7),
      I3 => x3(7),
      I4 => x2(7),
      O => \result[8]_INST_0_i_3_n_0\
    );
\result[8]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => x1(7),
      I1 => \result[8]_INST_0_i_12_n_0\,
      I2 => x4(6),
      I3 => x3(6),
      I4 => x2(6),
      O => \result[8]_INST_0_i_4_n_0\
    );
\result[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[8]_INST_0_i_1_n_0\,
      I1 => \result[12]_INST_0_i_12_n_0\,
      I2 => x1(11),
      I3 => x2(10),
      I4 => x3(10),
      I5 => x4(10),
      O => \result[8]_INST_0_i_5_n_0\
    );
\result[8]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[8]_INST_0_i_2_n_0\,
      I1 => \result[8]_INST_0_i_9_n_0\,
      I2 => x1(10),
      I3 => x2(9),
      I4 => x3(9),
      I5 => x4(9),
      O => \result[8]_INST_0_i_6_n_0\
    );
\result[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[8]_INST_0_i_3_n_0\,
      I1 => \result[8]_INST_0_i_10_n_0\,
      I2 => x1(9),
      I3 => x2(8),
      I4 => x3(8),
      I5 => x4(8),
      O => \result[8]_INST_0_i_7_n_0\
    );
\result[8]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \result[8]_INST_0_i_4_n_0\,
      I1 => \result[8]_INST_0_i_11_n_0\,
      I2 => x1(8),
      I3 => x2(7),
      I4 => x3(7),
      I5 => x4(7),
      O => \result[8]_INST_0_i_8_n_0\
    );
\result[8]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => x4(10),
      I1 => x2(10),
      I2 => x3(10),
      O => \result[8]_INST_0_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MUlT is
  port (
    M : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    enable : in STD_LOGIC;
    R : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end MUlT;

architecture STRUCTURE of MUlT is
  signal R0 : STD_LOGIC;
  signal R4 : STD_LOGIC;
  signal \R[12]_i_3_n_0\ : STD_LOGIC;
  signal \R[12]_i_4_n_0\ : STD_LOGIC;
  signal \R[12]_i_5_n_0\ : STD_LOGIC;
  signal \R[12]_i_6_n_0\ : STD_LOGIC;
  signal \R[16]_i_3_n_0\ : STD_LOGIC;
  signal \R[16]_i_4_n_0\ : STD_LOGIC;
  signal \R[16]_i_5_n_0\ : STD_LOGIC;
  signal \R[16]_i_6_n_0\ : STD_LOGIC;
  signal \R[20]_i_3_n_0\ : STD_LOGIC;
  signal \R[20]_i_4_n_0\ : STD_LOGIC;
  signal \R[20]_i_5_n_0\ : STD_LOGIC;
  signal \R[20]_i_6_n_0\ : STD_LOGIC;
  signal \R[24]_i_3_n_0\ : STD_LOGIC;
  signal \R[24]_i_4_n_0\ : STD_LOGIC;
  signal \R[24]_i_5_n_0\ : STD_LOGIC;
  signal \R[24]_i_6_n_0\ : STD_LOGIC;
  signal \R[28]_i_3_n_0\ : STD_LOGIC;
  signal \R[28]_i_4_n_0\ : STD_LOGIC;
  signal \R[28]_i_5_n_0\ : STD_LOGIC;
  signal \R[28]_i_6_n_0\ : STD_LOGIC;
  signal \R[31]_i_10_n_0\ : STD_LOGIC;
  signal \R[31]_i_11_n_0\ : STD_LOGIC;
  signal \R[31]_i_12_n_0\ : STD_LOGIC;
  signal \R[31]_i_13_n_0\ : STD_LOGIC;
  signal \R[31]_i_14_n_0\ : STD_LOGIC;
  signal \R[31]_i_15_n_0\ : STD_LOGIC;
  signal \R[31]_i_20_n_0\ : STD_LOGIC;
  signal \R[31]_i_21_n_0\ : STD_LOGIC;
  signal \R[31]_i_22_n_0\ : STD_LOGIC;
  signal \R[31]_i_23_n_0\ : STD_LOGIC;
  signal \R[31]_i_24_n_0\ : STD_LOGIC;
  signal \R[31]_i_25_n_0\ : STD_LOGIC;
  signal \R[31]_i_26_n_0\ : STD_LOGIC;
  signal \R[31]_i_27_n_0\ : STD_LOGIC;
  signal \R[31]_i_3_n_0\ : STD_LOGIC;
  signal \R[31]_i_6_n_0\ : STD_LOGIC;
  signal \R[31]_i_7_n_0\ : STD_LOGIC;
  signal \R[31]_i_8_n_0\ : STD_LOGIC;
  signal \R[31]_i_9_n_0\ : STD_LOGIC;
  signal \R[4]_i_3_n_0\ : STD_LOGIC;
  signal \R[4]_i_4_n_0\ : STD_LOGIC;
  signal \R[4]_i_5_n_0\ : STD_LOGIC;
  signal \R[8]_i_3_n_0\ : STD_LOGIC;
  signal \R[8]_i_4_n_0\ : STD_LOGIC;
  signal \R[8]_i_5_n_0\ : STD_LOGIC;
  signal \R[8]_i_6_n_0\ : STD_LOGIC;
  signal \R_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \R_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \R_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \R_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \R_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \R_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \R_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \R_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \R_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \R_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \R_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \R_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \R_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \R_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \R_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \R_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \R_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \R_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \R_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \R_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \R_reg[31]_i_16_n_0\ : STD_LOGIC;
  signal \R_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \R_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \R_reg[31]_i_19_n_0\ : STD_LOGIC;
  signal \R_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \R_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \R_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \R_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \R_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \R_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \R_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \R_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \R_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \R_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal flag_i_1_n_0 : STD_LOGIC;
  signal flag_i_2_n_0 : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal \i[0]_i_2_n_0\ : STD_LOGIC;
  signal i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \store[10]_i_1_n_0\ : STD_LOGIC;
  signal \store[11]_i_1_n_0\ : STD_LOGIC;
  signal \store[12]_i_1_n_0\ : STD_LOGIC;
  signal \store[13]_i_1_n_0\ : STD_LOGIC;
  signal \store[14]_i_1_n_0\ : STD_LOGIC;
  signal \store[15]_i_1_n_0\ : STD_LOGIC;
  signal \store[16]_i_1_n_0\ : STD_LOGIC;
  signal \store[17]_i_1_n_0\ : STD_LOGIC;
  signal \store[18]_i_1_n_0\ : STD_LOGIC;
  signal \store[19]_i_1_n_0\ : STD_LOGIC;
  signal \store[1]_i_1_n_0\ : STD_LOGIC;
  signal \store[20]_i_1_n_0\ : STD_LOGIC;
  signal \store[21]_i_1_n_0\ : STD_LOGIC;
  signal \store[22]_i_1_n_0\ : STD_LOGIC;
  signal \store[23]_i_1_n_0\ : STD_LOGIC;
  signal \store[24]_i_1_n_0\ : STD_LOGIC;
  signal \store[25]_i_1_n_0\ : STD_LOGIC;
  signal \store[26]_i_1_n_0\ : STD_LOGIC;
  signal \store[27]_i_1_n_0\ : STD_LOGIC;
  signal \store[28]_i_1_n_0\ : STD_LOGIC;
  signal \store[29]_i_1_n_0\ : STD_LOGIC;
  signal \store[2]_i_1_n_0\ : STD_LOGIC;
  signal \store[30]_i_1_n_0\ : STD_LOGIC;
  signal \store[31]_i_1_n_0\ : STD_LOGIC;
  signal \store[3]_i_1_n_0\ : STD_LOGIC;
  signal \store[4]_i_1_n_0\ : STD_LOGIC;
  signal \store[5]_i_1_n_0\ : STD_LOGIC;
  signal \store[6]_i_1_n_0\ : STD_LOGIC;
  signal \store[7]_i_1_n_0\ : STD_LOGIC;
  signal \store[8]_i_1_n_0\ : STD_LOGIC;
  signal \store[9]_i_1_n_0\ : STD_LOGIC;
  signal \store_reg_n_0_[31]\ : STD_LOGIC;
  signal sum : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sum0 : STD_LOGIC;
  signal \sum[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum[13]_i_3_n_0\ : STD_LOGIC;
  signal \sum[13]_i_4_n_0\ : STD_LOGIC;
  signal \sum[13]_i_5_n_0\ : STD_LOGIC;
  signal \sum[13]_i_6_n_0\ : STD_LOGIC;
  signal \sum[13]_i_7_n_0\ : STD_LOGIC;
  signal \sum[13]_i_8_n_0\ : STD_LOGIC;
  signal \sum[13]_i_9_n_0\ : STD_LOGIC;
  signal \sum[17]_i_2_n_0\ : STD_LOGIC;
  signal \sum[17]_i_3_n_0\ : STD_LOGIC;
  signal \sum[17]_i_4_n_0\ : STD_LOGIC;
  signal \sum[17]_i_5_n_0\ : STD_LOGIC;
  signal \sum[17]_i_6_n_0\ : STD_LOGIC;
  signal \sum[17]_i_7_n_0\ : STD_LOGIC;
  signal \sum[17]_i_8_n_0\ : STD_LOGIC;
  signal \sum[17]_i_9_n_0\ : STD_LOGIC;
  signal \sum[1]_i_1_n_0\ : STD_LOGIC;
  signal \sum[21]_i_2_n_0\ : STD_LOGIC;
  signal \sum[21]_i_3_n_0\ : STD_LOGIC;
  signal \sum[21]_i_4_n_0\ : STD_LOGIC;
  signal \sum[21]_i_5_n_0\ : STD_LOGIC;
  signal \sum[21]_i_6_n_0\ : STD_LOGIC;
  signal \sum[21]_i_7_n_0\ : STD_LOGIC;
  signal \sum[21]_i_8_n_0\ : STD_LOGIC;
  signal \sum[21]_i_9_n_0\ : STD_LOGIC;
  signal \sum[25]_i_2_n_0\ : STD_LOGIC;
  signal \sum[25]_i_3_n_0\ : STD_LOGIC;
  signal \sum[25]_i_4_n_0\ : STD_LOGIC;
  signal \sum[25]_i_5_n_0\ : STD_LOGIC;
  signal \sum[25]_i_6_n_0\ : STD_LOGIC;
  signal \sum[25]_i_7_n_0\ : STD_LOGIC;
  signal \sum[25]_i_8_n_0\ : STD_LOGIC;
  signal \sum[25]_i_9_n_0\ : STD_LOGIC;
  signal \sum[29]_i_2_n_0\ : STD_LOGIC;
  signal \sum[29]_i_3_n_0\ : STD_LOGIC;
  signal \sum[29]_i_4_n_0\ : STD_LOGIC;
  signal \sum[29]_i_5_n_0\ : STD_LOGIC;
  signal \sum[29]_i_6_n_0\ : STD_LOGIC;
  signal \sum[2]_i_2_n_0\ : STD_LOGIC;
  signal \sum[2]_i_3_n_0\ : STD_LOGIC;
  signal \sum[2]_i_4_n_0\ : STD_LOGIC;
  signal \sum[2]_i_5_n_0\ : STD_LOGIC;
  signal \sum[2]_i_6_n_0\ : STD_LOGIC;
  signal \sum[2]_i_7_n_0\ : STD_LOGIC;
  signal \sum[2]_i_8_n_0\ : STD_LOGIC;
  signal \sum[2]_i_9_n_0\ : STD_LOGIC;
  signal \sum[5]_i_2_n_0\ : STD_LOGIC;
  signal \sum[5]_i_3_n_0\ : STD_LOGIC;
  signal \sum[5]_i_4_n_0\ : STD_LOGIC;
  signal \sum[5]_i_5_n_0\ : STD_LOGIC;
  signal \sum[5]_i_6_n_0\ : STD_LOGIC;
  signal \sum[5]_i_7_n_0\ : STD_LOGIC;
  signal \sum[5]_i_8_n_0\ : STD_LOGIC;
  signal \sum[5]_i_9_n_0\ : STD_LOGIC;
  signal \sum[9]_i_2_n_0\ : STD_LOGIC;
  signal \sum[9]_i_3_n_0\ : STD_LOGIC;
  signal \sum[9]_i_4_n_0\ : STD_LOGIC;
  signal \sum[9]_i_5_n_0\ : STD_LOGIC;
  signal \sum[9]_i_6_n_0\ : STD_LOGIC;
  signal \sum[9]_i_7_n_0\ : STD_LOGIC;
  signal \sum[9]_i_8_n_0\ : STD_LOGIC;
  signal \sum[9]_i_9_n_0\ : STD_LOGIC;
  signal sum_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sum_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \sum_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \sum_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \sum_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \sum_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \sum_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \sum_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_R_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_R_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_R_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \store[10]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \store[11]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \store[12]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \store[13]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \store[14]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \store[15]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \store[16]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \store[17]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \store[18]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \store[19]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \store[20]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \store[21]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \store[22]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \store[23]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \store[24]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \store[25]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \store[26]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \store[27]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \store[28]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \store[29]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \store[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \store[30]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \store[31]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \store[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \store[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \store[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \store[6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \store[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \store[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \store[9]_i_1\ : label is "soft_lutpair118";
begin
\R[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => M(0),
      I2 => \R[31]_i_6_n_0\,
      I3 => sum_reg(0),
      O => p_1_in(0)
    );
\R[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(10),
      I1 => flag_reg_n_0,
      I2 => M(10),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(10),
      O => p_1_in(10)
    );
\R[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(11),
      I1 => flag_reg_n_0,
      I2 => M(11),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(11),
      O => p_1_in(11)
    );
\R[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(12),
      I1 => flag_reg_n_0,
      I2 => M(12),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(12),
      O => p_1_in(12)
    );
\R[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(12),
      I1 => p_0_in(13),
      O => \R[12]_i_3_n_0\
    );
\R[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(11),
      I1 => p_0_in(12),
      O => \R[12]_i_4_n_0\
    );
\R[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(10),
      I1 => p_0_in(11),
      O => \R[12]_i_5_n_0\
    );
\R[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(9),
      I1 => p_0_in(10),
      O => \R[12]_i_6_n_0\
    );
\R[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(13),
      I1 => flag_reg_n_0,
      I2 => M(13),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(13),
      O => p_1_in(13)
    );
\R[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(14),
      I1 => flag_reg_n_0,
      I2 => M(14),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(14),
      O => p_1_in(14)
    );
\R[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(15),
      I1 => flag_reg_n_0,
      I2 => M(15),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(15),
      O => p_1_in(15)
    );
\R[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(16),
      I1 => flag_reg_n_0,
      I2 => M(16),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(16),
      O => p_1_in(16)
    );
\R[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(16),
      I1 => p_0_in(17),
      O => \R[16]_i_3_n_0\
    );
\R[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(15),
      I1 => p_0_in(16),
      O => \R[16]_i_4_n_0\
    );
\R[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(14),
      I1 => p_0_in(15),
      O => \R[16]_i_5_n_0\
    );
\R[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(13),
      I1 => p_0_in(14),
      O => \R[16]_i_6_n_0\
    );
\R[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(17),
      I1 => flag_reg_n_0,
      I2 => M(17),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(17),
      O => p_1_in(17)
    );
\R[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(18),
      I1 => flag_reg_n_0,
      I2 => M(18),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(18),
      O => p_1_in(18)
    );
\R[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(19),
      I1 => flag_reg_n_0,
      I2 => M(19),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(19),
      O => p_1_in(19)
    );
\R[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FFB800"
    )
        port map (
      I0 => p_0_in(2),
      I1 => flag_reg_n_0,
      I2 => M(1),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(1),
      O => p_1_in(1)
    );
\R[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(20),
      I1 => flag_reg_n_0,
      I2 => M(20),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(20),
      O => p_1_in(20)
    );
\R[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(20),
      I1 => p_0_in(21),
      O => \R[20]_i_3_n_0\
    );
\R[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(19),
      I1 => p_0_in(20),
      O => \R[20]_i_4_n_0\
    );
\R[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(18),
      I1 => p_0_in(19),
      O => \R[20]_i_5_n_0\
    );
\R[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(17),
      I1 => p_0_in(18),
      O => \R[20]_i_6_n_0\
    );
\R[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(21),
      I1 => flag_reg_n_0,
      I2 => M(21),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(21),
      O => p_1_in(21)
    );
\R[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(22),
      I1 => flag_reg_n_0,
      I2 => M(22),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(22),
      O => p_1_in(22)
    );
\R[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(23),
      I1 => flag_reg_n_0,
      I2 => M(23),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(23),
      O => p_1_in(23)
    );
\R[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(24),
      I1 => flag_reg_n_0,
      I2 => M(24),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(24),
      O => p_1_in(24)
    );
\R[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(24),
      I1 => p_0_in(25),
      O => \R[24]_i_3_n_0\
    );
\R[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(23),
      I1 => p_0_in(24),
      O => \R[24]_i_4_n_0\
    );
\R[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(22),
      I1 => p_0_in(23),
      O => \R[24]_i_5_n_0\
    );
\R[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(21),
      I1 => p_0_in(22),
      O => \R[24]_i_6_n_0\
    );
\R[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(25),
      I1 => flag_reg_n_0,
      I2 => M(25),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(25),
      O => p_1_in(25)
    );
\R[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(26),
      I1 => flag_reg_n_0,
      I2 => M(26),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(26),
      O => p_1_in(26)
    );
\R[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(27),
      I1 => flag_reg_n_0,
      I2 => M(27),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(27),
      O => p_1_in(27)
    );
\R[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(28),
      I1 => flag_reg_n_0,
      I2 => M(28),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(28),
      O => p_1_in(28)
    );
\R[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(28),
      I1 => p_0_in(29),
      O => \R[28]_i_3_n_0\
    );
\R[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(27),
      I1 => p_0_in(28),
      O => \R[28]_i_4_n_0\
    );
\R[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(26),
      I1 => p_0_in(27),
      O => \R[28]_i_5_n_0\
    );
\R[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(25),
      I1 => p_0_in(26),
      O => \R[28]_i_6_n_0\
    );
\R[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(29),
      I1 => flag_reg_n_0,
      I2 => M(29),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(29),
      O => p_1_in(29)
    );
\R[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(2),
      I1 => flag_reg_n_0,
      I2 => M(2),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(2),
      O => p_1_in(2)
    );
\R[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(30),
      I1 => flag_reg_n_0,
      I2 => M(30),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(30),
      O => p_1_in(30)
    );
\R[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      I1 => R4,
      O => R0
    );
\R[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(12),
      I1 => i_reg(13),
      I2 => i_reg(14),
      I3 => i_reg(15),
      I4 => i_reg(16),
      I5 => i_reg(17),
      O => \R[31]_i_10_n_0\
    );
\R[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_reg(30),
      I1 => i_reg(31),
      O => \R[31]_i_11_n_0\
    );
\R[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => i_reg(0),
      I1 => i_reg(1),
      I2 => i_reg(2),
      I3 => i_reg(3),
      I4 => i_reg(5),
      I5 => i_reg(4),
      O => \R[31]_i_12_n_0\
    );
\R[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(31),
      I1 => \store_reg_n_0_[31]\,
      O => \R[31]_i_13_n_0\
    );
\R[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(30),
      I1 => p_0_in(31),
      O => \R[31]_i_14_n_0\
    );
\R[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(29),
      I1 => p_0_in(30),
      O => \R[31]_i_15_n_0\
    );
\R[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(31),
      I1 => flag_reg_n_0,
      I2 => M(31),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(31),
      O => p_1_in(31)
    );
\R[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => i_reg(1),
      I3 => Q(25),
      I4 => i_reg(0),
      I5 => Q(24),
      O => \R[31]_i_20_n_0\
    );
\R[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => i_reg(1),
      I3 => Q(29),
      I4 => i_reg(0),
      I5 => Q(28),
      O => \R[31]_i_21_n_0\
    );
\R[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => i_reg(1),
      I3 => Q(17),
      I4 => i_reg(0),
      I5 => Q(16),
      O => \R[31]_i_22_n_0\
    );
\R[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => i_reg(1),
      I3 => Q(21),
      I4 => i_reg(0),
      I5 => Q(20),
      O => \R[31]_i_23_n_0\
    );
\R[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => i_reg(1),
      I3 => Q(9),
      I4 => i_reg(0),
      I5 => Q(8),
      O => \R[31]_i_24_n_0\
    );
\R[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => i_reg(1),
      I3 => Q(13),
      I4 => i_reg(0),
      I5 => Q(12),
      O => \R[31]_i_25_n_0\
    );
\R[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => i_reg(1),
      I3 => Q(1),
      I4 => i_reg(0),
      I5 => Q(0),
      O => \R[31]_i_26_n_0\
    );
\R[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => i_reg(1),
      I3 => Q(5),
      I4 => i_reg(0),
      I5 => Q(4),
      O => \R[31]_i_27_n_0\
    );
\R[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => enable,
      O => \R[31]_i_3_n_0\
    );
\R[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \R[31]_i_7_n_0\,
      I1 => \R[31]_i_8_n_0\,
      I2 => \R[31]_i_9_n_0\,
      I3 => \R[31]_i_10_n_0\,
      I4 => \R[31]_i_11_n_0\,
      I5 => \R[31]_i_12_n_0\,
      O => R4
    );
\R[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_reg[31]_i_16_n_0\,
      I1 => \R_reg[31]_i_17_n_0\,
      I2 => i_reg(4),
      I3 => \R_reg[31]_i_18_n_0\,
      I4 => i_reg(3),
      I5 => \R_reg[31]_i_19_n_0\,
      O => \R[31]_i_6_n_0\
    );
\R[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(24),
      I1 => i_reg(25),
      I2 => i_reg(26),
      I3 => i_reg(27),
      I4 => i_reg(28),
      I5 => i_reg(29),
      O => \R[31]_i_7_n_0\
    );
\R[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(6),
      I1 => i_reg(7),
      I2 => i_reg(8),
      I3 => i_reg(9),
      I4 => i_reg(10),
      I5 => i_reg(11),
      O => \R[31]_i_8_n_0\
    );
\R[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(18),
      I1 => i_reg(19),
      I2 => i_reg(20),
      I3 => i_reg(21),
      I4 => i_reg(22),
      I5 => i_reg(23),
      O => \R[31]_i_9_n_0\
    );
\R[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(3),
      I1 => flag_reg_n_0,
      I2 => M(3),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(3),
      O => p_1_in(3)
    );
\R[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(4),
      I1 => flag_reg_n_0,
      I2 => M(4),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(4),
      O => p_1_in(4)
    );
\R[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(4),
      I1 => p_0_in(5),
      O => \R[4]_i_3_n_0\
    );
\R[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(3),
      I1 => p_0_in(4),
      O => \R[4]_i_4_n_0\
    );
\R[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(2),
      I1 => p_0_in(3),
      O => \R[4]_i_5_n_0\
    );
\R[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(1),
      I1 => p_0_in(2),
      O => plusOp(1)
    );
\R[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(5),
      I1 => flag_reg_n_0,
      I2 => M(5),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(5),
      O => p_1_in(5)
    );
\R[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(6),
      I1 => flag_reg_n_0,
      I2 => M(6),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(6),
      O => p_1_in(6)
    );
\R[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(7),
      I1 => flag_reg_n_0,
      I2 => M(7),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(7),
      O => p_1_in(7)
    );
\R[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(8),
      I1 => flag_reg_n_0,
      I2 => M(8),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(8),
      O => p_1_in(8)
    );
\R[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(8),
      I1 => p_0_in(9),
      O => \R[8]_i_3_n_0\
    );
\R[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(7),
      I1 => p_0_in(8),
      O => \R[8]_i_4_n_0\
    );
\R[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(6),
      I1 => p_0_in(7),
      O => \R[8]_i_5_n_0\
    );
\R[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg(5),
      I1 => p_0_in(6),
      O => \R[8]_i_6_n_0\
    );
\R[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => plusOp(9),
      I1 => flag_reg_n_0,
      I2 => M(9),
      I3 => \R[31]_i_6_n_0\,
      I4 => sum_reg(9),
      O => p_1_in(9)
    );
\R_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(0),
      Q => R(0)
    );
\R_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(10),
      Q => R(10)
    );
\R_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(11),
      Q => R(11)
    );
\R_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(12),
      Q => R(12)
    );
\R_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_reg[8]_i_2_n_0\,
      CO(3) => \R_reg[12]_i_2_n_0\,
      CO(2) => \R_reg[12]_i_2_n_1\,
      CO(1) => \R_reg[12]_i_2_n_2\,
      CO(0) => \R_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg(12 downto 9),
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \R[12]_i_3_n_0\,
      S(2) => \R[12]_i_4_n_0\,
      S(1) => \R[12]_i_5_n_0\,
      S(0) => \R[12]_i_6_n_0\
    );
\R_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(13),
      Q => R(13)
    );
\R_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(14),
      Q => R(14)
    );
\R_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(15),
      Q => R(15)
    );
\R_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(16),
      Q => R(16)
    );
\R_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_reg[12]_i_2_n_0\,
      CO(3) => \R_reg[16]_i_2_n_0\,
      CO(2) => \R_reg[16]_i_2_n_1\,
      CO(1) => \R_reg[16]_i_2_n_2\,
      CO(0) => \R_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg(16 downto 13),
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \R[16]_i_3_n_0\,
      S(2) => \R[16]_i_4_n_0\,
      S(1) => \R[16]_i_5_n_0\,
      S(0) => \R[16]_i_6_n_0\
    );
\R_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(17),
      Q => R(17)
    );
\R_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(18),
      Q => R(18)
    );
\R_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(19),
      Q => R(19)
    );
\R_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(1),
      Q => R(1)
    );
\R_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(20),
      Q => R(20)
    );
\R_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_reg[16]_i_2_n_0\,
      CO(3) => \R_reg[20]_i_2_n_0\,
      CO(2) => \R_reg[20]_i_2_n_1\,
      CO(1) => \R_reg[20]_i_2_n_2\,
      CO(0) => \R_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg(20 downto 17),
      O(3 downto 0) => plusOp(20 downto 17),
      S(3) => \R[20]_i_3_n_0\,
      S(2) => \R[20]_i_4_n_0\,
      S(1) => \R[20]_i_5_n_0\,
      S(0) => \R[20]_i_6_n_0\
    );
\R_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(21),
      Q => R(21)
    );
\R_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(22),
      Q => R(22)
    );
\R_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(23),
      Q => R(23)
    );
\R_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(24),
      Q => R(24)
    );
\R_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_reg[20]_i_2_n_0\,
      CO(3) => \R_reg[24]_i_2_n_0\,
      CO(2) => \R_reg[24]_i_2_n_1\,
      CO(1) => \R_reg[24]_i_2_n_2\,
      CO(0) => \R_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg(24 downto 21),
      O(3 downto 0) => plusOp(24 downto 21),
      S(3) => \R[24]_i_3_n_0\,
      S(2) => \R[24]_i_4_n_0\,
      S(1) => \R[24]_i_5_n_0\,
      S(0) => \R[24]_i_6_n_0\
    );
\R_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(25),
      Q => R(25)
    );
\R_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(26),
      Q => R(26)
    );
\R_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(27),
      Q => R(27)
    );
\R_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(28),
      Q => R(28)
    );
\R_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_reg[24]_i_2_n_0\,
      CO(3) => \R_reg[28]_i_2_n_0\,
      CO(2) => \R_reg[28]_i_2_n_1\,
      CO(1) => \R_reg[28]_i_2_n_2\,
      CO(0) => \R_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg(28 downto 25),
      O(3 downto 0) => plusOp(28 downto 25),
      S(3) => \R[28]_i_3_n_0\,
      S(2) => \R[28]_i_4_n_0\,
      S(1) => \R[28]_i_5_n_0\,
      S(0) => \R[28]_i_6_n_0\
    );
\R_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(29),
      Q => R(29)
    );
\R_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(2),
      Q => R(2)
    );
\R_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(30),
      Q => R(30)
    );
\R_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(31),
      Q => R(31)
    );
\R_reg[31]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R[31]_i_20_n_0\,
      I1 => \R[31]_i_21_n_0\,
      O => \R_reg[31]_i_16_n_0\,
      S => i_reg(2)
    );
\R_reg[31]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R[31]_i_22_n_0\,
      I1 => \R[31]_i_23_n_0\,
      O => \R_reg[31]_i_17_n_0\,
      S => i_reg(2)
    );
\R_reg[31]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R[31]_i_24_n_0\,
      I1 => \R[31]_i_25_n_0\,
      O => \R_reg[31]_i_18_n_0\,
      S => i_reg(2)
    );
\R_reg[31]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R[31]_i_26_n_0\,
      I1 => \R[31]_i_27_n_0\,
      O => \R_reg[31]_i_19_n_0\,
      S => i_reg(2)
    );
\R_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_R_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \R_reg[31]_i_5_n_2\,
      CO(0) => \R_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg(30 downto 29),
      O(3) => \NLW_R_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2) => \R[31]_i_13_n_0\,
      S(1) => \R[31]_i_14_n_0\,
      S(0) => \R[31]_i_15_n_0\
    );
\R_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(3),
      Q => R(3)
    );
\R_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(4),
      Q => R(4)
    );
\R_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_reg[4]_i_2_n_0\,
      CO(2) => \R_reg[4]_i_2_n_1\,
      CO(1) => \R_reg[4]_i_2_n_2\,
      CO(0) => \R_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg(4 downto 1),
      O(3 downto 1) => plusOp(4 downto 2),
      O(0) => \NLW_R_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \R[4]_i_3_n_0\,
      S(2) => \R[4]_i_4_n_0\,
      S(1) => \R[4]_i_5_n_0\,
      S(0) => plusOp(1)
    );
\R_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(5),
      Q => R(5)
    );
\R_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(6),
      Q => R(6)
    );
\R_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(7),
      Q => R(7)
    );
\R_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(8),
      Q => R(8)
    );
\R_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_reg[4]_i_2_n_0\,
      CO(3) => \R_reg[8]_i_2_n_0\,
      CO(2) => \R_reg[8]_i_2_n_1\,
      CO(1) => \R_reg[8]_i_2_n_2\,
      CO(0) => \R_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg(8 downto 5),
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \R[8]_i_3_n_0\,
      S(2) => \R[8]_i_4_n_0\,
      S(1) => \R[8]_i_5_n_0\,
      S(0) => \R[8]_i_6_n_0\
    );
\R_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => R0,
      CLR => \R[31]_i_3_n_0\,
      D => p_1_in(9),
      Q => R(9)
    );
flag_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => enable,
      I1 => flag_reg_n_0,
      O => flag_i_1_n_0
    );
flag_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => reset,
      I1 => R4,
      I2 => enable,
      O => flag_i_2_n_0
    );
flag_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => flag_i_2_n_0,
      D => flag_i_1_n_0,
      Q => flag_reg_n_0
    );
\i[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(0),
      O => \i[0]_i_2_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[0]_i_1_n_7\,
      Q => i_reg(0)
    );
\i_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg[0]_i_1_n_0\,
      CO(2) => \i_reg[0]_i_1_n_1\,
      CO(1) => \i_reg[0]_i_1_n_2\,
      CO(0) => \i_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_reg[0]_i_1_n_4\,
      O(2) => \i_reg[0]_i_1_n_5\,
      O(1) => \i_reg[0]_i_1_n_6\,
      O(0) => \i_reg[0]_i_1_n_7\,
      S(3 downto 1) => i_reg(3 downto 1),
      S(0) => \i[0]_i_2_n_0\
    );
\i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[8]_i_1_n_5\,
      Q => i_reg(10)
    );
\i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[8]_i_1_n_4\,
      Q => i_reg(11)
    );
\i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[12]_i_1_n_7\,
      Q => i_reg(12)
    );
\i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[8]_i_1_n_0\,
      CO(3) => \i_reg[12]_i_1_n_0\,
      CO(2) => \i_reg[12]_i_1_n_1\,
      CO(1) => \i_reg[12]_i_1_n_2\,
      CO(0) => \i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[12]_i_1_n_4\,
      O(2) => \i_reg[12]_i_1_n_5\,
      O(1) => \i_reg[12]_i_1_n_6\,
      O(0) => \i_reg[12]_i_1_n_7\,
      S(3 downto 0) => i_reg(15 downto 12)
    );
\i_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[12]_i_1_n_6\,
      Q => i_reg(13)
    );
\i_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[12]_i_1_n_5\,
      Q => i_reg(14)
    );
\i_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[12]_i_1_n_4\,
      Q => i_reg(15)
    );
\i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[16]_i_1_n_7\,
      Q => i_reg(16)
    );
\i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[12]_i_1_n_0\,
      CO(3) => \i_reg[16]_i_1_n_0\,
      CO(2) => \i_reg[16]_i_1_n_1\,
      CO(1) => \i_reg[16]_i_1_n_2\,
      CO(0) => \i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[16]_i_1_n_4\,
      O(2) => \i_reg[16]_i_1_n_5\,
      O(1) => \i_reg[16]_i_1_n_6\,
      O(0) => \i_reg[16]_i_1_n_7\,
      S(3 downto 0) => i_reg(19 downto 16)
    );
\i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[16]_i_1_n_6\,
      Q => i_reg(17)
    );
\i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[16]_i_1_n_5\,
      Q => i_reg(18)
    );
\i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[16]_i_1_n_4\,
      Q => i_reg(19)
    );
\i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[0]_i_1_n_6\,
      Q => i_reg(1)
    );
\i_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[20]_i_1_n_7\,
      Q => i_reg(20)
    );
\i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[16]_i_1_n_0\,
      CO(3) => \i_reg[20]_i_1_n_0\,
      CO(2) => \i_reg[20]_i_1_n_1\,
      CO(1) => \i_reg[20]_i_1_n_2\,
      CO(0) => \i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[20]_i_1_n_4\,
      O(2) => \i_reg[20]_i_1_n_5\,
      O(1) => \i_reg[20]_i_1_n_6\,
      O(0) => \i_reg[20]_i_1_n_7\,
      S(3 downto 0) => i_reg(23 downto 20)
    );
\i_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[20]_i_1_n_6\,
      Q => i_reg(21)
    );
\i_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[20]_i_1_n_5\,
      Q => i_reg(22)
    );
\i_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[20]_i_1_n_4\,
      Q => i_reg(23)
    );
\i_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[24]_i_1_n_7\,
      Q => i_reg(24)
    );
\i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[20]_i_1_n_0\,
      CO(3) => \i_reg[24]_i_1_n_0\,
      CO(2) => \i_reg[24]_i_1_n_1\,
      CO(1) => \i_reg[24]_i_1_n_2\,
      CO(0) => \i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[24]_i_1_n_4\,
      O(2) => \i_reg[24]_i_1_n_5\,
      O(1) => \i_reg[24]_i_1_n_6\,
      O(0) => \i_reg[24]_i_1_n_7\,
      S(3 downto 0) => i_reg(27 downto 24)
    );
\i_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[24]_i_1_n_6\,
      Q => i_reg(25)
    );
\i_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[24]_i_1_n_5\,
      Q => i_reg(26)
    );
\i_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[24]_i_1_n_4\,
      Q => i_reg(27)
    );
\i_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[28]_i_1_n_7\,
      Q => i_reg(28)
    );
\i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[24]_i_1_n_0\,
      CO(3) => \NLW_i_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_reg[28]_i_1_n_1\,
      CO(1) => \i_reg[28]_i_1_n_2\,
      CO(0) => \i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[28]_i_1_n_4\,
      O(2) => \i_reg[28]_i_1_n_5\,
      O(1) => \i_reg[28]_i_1_n_6\,
      O(0) => \i_reg[28]_i_1_n_7\,
      S(3 downto 0) => i_reg(31 downto 28)
    );
\i_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[28]_i_1_n_6\,
      Q => i_reg(29)
    );
\i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[0]_i_1_n_5\,
      Q => i_reg(2)
    );
\i_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[28]_i_1_n_5\,
      Q => i_reg(30)
    );
\i_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[28]_i_1_n_4\,
      Q => i_reg(31)
    );
\i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[0]_i_1_n_4\,
      Q => i_reg(3)
    );
\i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[4]_i_1_n_7\,
      Q => i_reg(4)
    );
\i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_1_n_0\,
      CO(3) => \i_reg[4]_i_1_n_0\,
      CO(2) => \i_reg[4]_i_1_n_1\,
      CO(1) => \i_reg[4]_i_1_n_2\,
      CO(0) => \i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[4]_i_1_n_4\,
      O(2) => \i_reg[4]_i_1_n_5\,
      O(1) => \i_reg[4]_i_1_n_6\,
      O(0) => \i_reg[4]_i_1_n_7\,
      S(3 downto 0) => i_reg(7 downto 4)
    );
\i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[4]_i_1_n_6\,
      Q => i_reg(5)
    );
\i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[4]_i_1_n_5\,
      Q => i_reg(6)
    );
\i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[4]_i_1_n_4\,
      Q => i_reg(7)
    );
\i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[8]_i_1_n_7\,
      Q => i_reg(8)
    );
\i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[4]_i_1_n_0\,
      CO(3) => \i_reg[8]_i_1_n_0\,
      CO(2) => \i_reg[8]_i_1_n_1\,
      CO(1) => \i_reg[8]_i_1_n_2\,
      CO(0) => \i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[8]_i_1_n_4\,
      O(2) => \i_reg[8]_i_1_n_5\,
      O(1) => \i_reg[8]_i_1_n_6\,
      O(0) => \i_reg[8]_i_1_n_7\,
      S(3 downto 0) => i_reg(11 downto 8)
    );
\i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \i_reg[8]_i_1_n_6\,
      Q => i_reg(9)
    );
\store[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => flag_reg_n_0,
      I2 => M(9),
      O => \store[10]_i_1_n_0\
    );
\store[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => flag_reg_n_0,
      I2 => M(10),
      O => \store[11]_i_1_n_0\
    );
\store[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => flag_reg_n_0,
      I2 => M(11),
      O => \store[12]_i_1_n_0\
    );
\store[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => flag_reg_n_0,
      I2 => M(12),
      O => \store[13]_i_1_n_0\
    );
\store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => flag_reg_n_0,
      I2 => M(13),
      O => \store[14]_i_1_n_0\
    );
\store[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => flag_reg_n_0,
      I2 => M(14),
      O => \store[15]_i_1_n_0\
    );
\store[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => flag_reg_n_0,
      I2 => M(15),
      O => \store[16]_i_1_n_0\
    );
\store[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => flag_reg_n_0,
      I2 => M(16),
      O => \store[17]_i_1_n_0\
    );
\store[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => flag_reg_n_0,
      I2 => M(17),
      O => \store[18]_i_1_n_0\
    );
\store[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => flag_reg_n_0,
      I2 => M(18),
      O => \store[19]_i_1_n_0\
    );
\store[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => M(0),
      I1 => flag_reg_n_0,
      O => \store[1]_i_1_n_0\
    );
\store[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => flag_reg_n_0,
      I2 => M(19),
      O => \store[20]_i_1_n_0\
    );
\store[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => flag_reg_n_0,
      I2 => M(20),
      O => \store[21]_i_1_n_0\
    );
\store[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => flag_reg_n_0,
      I2 => M(21),
      O => \store[22]_i_1_n_0\
    );
\store[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => flag_reg_n_0,
      I2 => M(22),
      O => \store[23]_i_1_n_0\
    );
\store[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => flag_reg_n_0,
      I2 => M(23),
      O => \store[24]_i_1_n_0\
    );
\store[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => flag_reg_n_0,
      I2 => M(24),
      O => \store[25]_i_1_n_0\
    );
\store[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => flag_reg_n_0,
      I2 => M(25),
      O => \store[26]_i_1_n_0\
    );
\store[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => flag_reg_n_0,
      I2 => M(26),
      O => \store[27]_i_1_n_0\
    );
\store[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => flag_reg_n_0,
      I2 => M(27),
      O => \store[28]_i_1_n_0\
    );
\store[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => flag_reg_n_0,
      I2 => M(28),
      O => \store[29]_i_1_n_0\
    );
\store[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => flag_reg_n_0,
      I2 => M(1),
      O => \store[2]_i_1_n_0\
    );
\store[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => flag_reg_n_0,
      I2 => M(29),
      O => \store[30]_i_1_n_0\
    );
\store[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => flag_reg_n_0,
      I2 => M(30),
      O => \store[31]_i_1_n_0\
    );
\store[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => flag_reg_n_0,
      I2 => M(2),
      O => \store[3]_i_1_n_0\
    );
\store[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => flag_reg_n_0,
      I2 => M(3),
      O => \store[4]_i_1_n_0\
    );
\store[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => flag_reg_n_0,
      I2 => M(4),
      O => \store[5]_i_1_n_0\
    );
\store[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => flag_reg_n_0,
      I2 => M(5),
      O => \store[6]_i_1_n_0\
    );
\store[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => flag_reg_n_0,
      I2 => M(6),
      O => \store[7]_i_1_n_0\
    );
\store[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => flag_reg_n_0,
      I2 => M(7),
      O => \store[8]_i_1_n_0\
    );
\store[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => flag_reg_n_0,
      I2 => M(8),
      O => \store[9]_i_1_n_0\
    );
\store_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[10]_i_1_n_0\,
      Q => p_0_in(11)
    );
\store_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[11]_i_1_n_0\,
      Q => p_0_in(12)
    );
\store_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[12]_i_1_n_0\,
      Q => p_0_in(13)
    );
\store_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[13]_i_1_n_0\,
      Q => p_0_in(14)
    );
\store_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[14]_i_1_n_0\,
      Q => p_0_in(15)
    );
\store_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[15]_i_1_n_0\,
      Q => p_0_in(16)
    );
\store_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[16]_i_1_n_0\,
      Q => p_0_in(17)
    );
\store_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[17]_i_1_n_0\,
      Q => p_0_in(18)
    );
\store_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[18]_i_1_n_0\,
      Q => p_0_in(19)
    );
\store_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[19]_i_1_n_0\,
      Q => p_0_in(20)
    );
\store_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[1]_i_1_n_0\,
      Q => p_0_in(2)
    );
\store_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[20]_i_1_n_0\,
      Q => p_0_in(21)
    );
\store_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[21]_i_1_n_0\,
      Q => p_0_in(22)
    );
\store_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[22]_i_1_n_0\,
      Q => p_0_in(23)
    );
\store_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[23]_i_1_n_0\,
      Q => p_0_in(24)
    );
\store_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[24]_i_1_n_0\,
      Q => p_0_in(25)
    );
\store_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[25]_i_1_n_0\,
      Q => p_0_in(26)
    );
\store_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[26]_i_1_n_0\,
      Q => p_0_in(27)
    );
\store_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[27]_i_1_n_0\,
      Q => p_0_in(28)
    );
\store_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[28]_i_1_n_0\,
      Q => p_0_in(29)
    );
\store_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[29]_i_1_n_0\,
      Q => p_0_in(30)
    );
\store_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[2]_i_1_n_0\,
      Q => p_0_in(3)
    );
\store_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[30]_i_1_n_0\,
      Q => p_0_in(31)
    );
\store_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[31]_i_1_n_0\,
      Q => \store_reg_n_0_[31]\
    );
\store_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[3]_i_1_n_0\,
      Q => p_0_in(4)
    );
\store_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[4]_i_1_n_0\,
      Q => p_0_in(5)
    );
\store_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[5]_i_1_n_0\,
      Q => p_0_in(6)
    );
\store_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[6]_i_1_n_0\,
      Q => p_0_in(7)
    );
\store_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[7]_i_1_n_0\,
      Q => p_0_in(8)
    );
\store_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[8]_i_1_n_0\,
      Q => p_0_in(9)
    );
\store_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable,
      CLR => flag_i_2_n_0,
      D => \store[9]_i_1_n_0\,
      Q => p_0_in(10)
    );
\sum[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => \R[31]_i_6_n_0\,
      O => sum0
    );
\sum[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sum_reg(0),
      I1 => flag_reg_n_0,
      I2 => M(0),
      O => sum(0)
    );
\sum[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => flag_reg_n_0,
      O => \sum[13]_i_2_n_0\
    );
\sum[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => flag_reg_n_0,
      O => \sum[13]_i_3_n_0\
    );
\sum[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => flag_reg_n_0,
      O => \sum[13]_i_4_n_0\
    );
\sum[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => flag_reg_n_0,
      O => \sum[13]_i_5_n_0\
    );
\sum[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(17),
      I1 => M(16),
      I2 => flag_reg_n_0,
      I3 => sum_reg(16),
      O => \sum[13]_i_6_n_0\
    );
\sum[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(16),
      I1 => M(15),
      I2 => flag_reg_n_0,
      I3 => sum_reg(15),
      O => \sum[13]_i_7_n_0\
    );
\sum[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(15),
      I1 => M(14),
      I2 => flag_reg_n_0,
      I3 => sum_reg(14),
      O => \sum[13]_i_8_n_0\
    );
\sum[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(14),
      I1 => M(13),
      I2 => flag_reg_n_0,
      I3 => sum_reg(13),
      O => \sum[13]_i_9_n_0\
    );
\sum[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => flag_reg_n_0,
      O => \sum[17]_i_2_n_0\
    );
\sum[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => flag_reg_n_0,
      O => \sum[17]_i_3_n_0\
    );
\sum[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => flag_reg_n_0,
      O => \sum[17]_i_4_n_0\
    );
\sum[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => flag_reg_n_0,
      O => \sum[17]_i_5_n_0\
    );
\sum[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(21),
      I1 => M(20),
      I2 => flag_reg_n_0,
      I3 => sum_reg(20),
      O => \sum[17]_i_6_n_0\
    );
\sum[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(20),
      I1 => M(19),
      I2 => flag_reg_n_0,
      I3 => sum_reg(19),
      O => \sum[17]_i_7_n_0\
    );
\sum[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(19),
      I1 => M(18),
      I2 => flag_reg_n_0,
      I3 => sum_reg(18),
      O => \sum[17]_i_8_n_0\
    );
\sum[17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(18),
      I1 => M(17),
      I2 => flag_reg_n_0,
      I3 => sum_reg(17),
      O => \sum[17]_i_9_n_0\
    );
\sum[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(2),
      I1 => M(1),
      I2 => flag_reg_n_0,
      I3 => sum_reg(1),
      O => \sum[1]_i_1_n_0\
    );
\sum[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => flag_reg_n_0,
      O => \sum[21]_i_2_n_0\
    );
\sum[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => flag_reg_n_0,
      O => \sum[21]_i_3_n_0\
    );
\sum[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => flag_reg_n_0,
      O => \sum[21]_i_4_n_0\
    );
\sum[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => flag_reg_n_0,
      O => \sum[21]_i_5_n_0\
    );
\sum[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(25),
      I1 => M(24),
      I2 => flag_reg_n_0,
      I3 => sum_reg(24),
      O => \sum[21]_i_6_n_0\
    );
\sum[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(24),
      I1 => M(23),
      I2 => flag_reg_n_0,
      I3 => sum_reg(23),
      O => \sum[21]_i_7_n_0\
    );
\sum[21]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(23),
      I1 => M(22),
      I2 => flag_reg_n_0,
      I3 => sum_reg(22),
      O => \sum[21]_i_8_n_0\
    );
\sum[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(22),
      I1 => M(21),
      I2 => flag_reg_n_0,
      I3 => sum_reg(21),
      O => \sum[21]_i_9_n_0\
    );
\sum[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => flag_reg_n_0,
      O => \sum[25]_i_2_n_0\
    );
\sum[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => flag_reg_n_0,
      O => \sum[25]_i_3_n_0\
    );
\sum[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => flag_reg_n_0,
      O => \sum[25]_i_4_n_0\
    );
\sum[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => flag_reg_n_0,
      O => \sum[25]_i_5_n_0\
    );
\sum[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(29),
      I1 => M(28),
      I2 => flag_reg_n_0,
      I3 => sum_reg(28),
      O => \sum[25]_i_6_n_0\
    );
\sum[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(28),
      I1 => M(27),
      I2 => flag_reg_n_0,
      I3 => sum_reg(27),
      O => \sum[25]_i_7_n_0\
    );
\sum[25]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(27),
      I1 => M(26),
      I2 => flag_reg_n_0,
      I3 => sum_reg(26),
      O => \sum[25]_i_8_n_0\
    );
\sum[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(26),
      I1 => M(25),
      I2 => flag_reg_n_0,
      I3 => sum_reg(25),
      O => \sum[25]_i_9_n_0\
    );
\sum[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => flag_reg_n_0,
      O => \sum[29]_i_2_n_0\
    );
\sum[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => flag_reg_n_0,
      O => \sum[29]_i_3_n_0\
    );
\sum[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \store_reg_n_0_[31]\,
      I1 => M(31),
      I2 => flag_reg_n_0,
      I3 => sum_reg(31),
      O => \sum[29]_i_4_n_0\
    );
\sum[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(31),
      I1 => M(30),
      I2 => flag_reg_n_0,
      I3 => sum_reg(30),
      O => \sum[29]_i_5_n_0\
    );
\sum[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(30),
      I1 => M(29),
      I2 => flag_reg_n_0,
      I3 => sum_reg(29),
      O => \sum[29]_i_6_n_0\
    );
\sum[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => flag_reg_n_0,
      O => \sum[2]_i_2_n_0\
    );
\sum[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => flag_reg_n_0,
      O => \sum[2]_i_3_n_0\
    );
\sum[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => flag_reg_n_0,
      O => \sum[2]_i_4_n_0\
    );
\sum[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => flag_reg_n_0,
      O => \sum[2]_i_5_n_0\
    );
\sum[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(5),
      I1 => M(4),
      I2 => flag_reg_n_0,
      I3 => sum_reg(4),
      O => \sum[2]_i_6_n_0\
    );
\sum[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(4),
      I1 => M(3),
      I2 => flag_reg_n_0,
      I3 => sum_reg(3),
      O => \sum[2]_i_7_n_0\
    );
\sum[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(3),
      I1 => M(2),
      I2 => flag_reg_n_0,
      I3 => sum_reg(2),
      O => \sum[2]_i_8_n_0\
    );
\sum[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(2),
      I1 => M(1),
      I2 => flag_reg_n_0,
      I3 => sum_reg(1),
      O => \sum[2]_i_9_n_0\
    );
\sum[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => flag_reg_n_0,
      O => \sum[5]_i_2_n_0\
    );
\sum[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => flag_reg_n_0,
      O => \sum[5]_i_3_n_0\
    );
\sum[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => flag_reg_n_0,
      O => \sum[5]_i_4_n_0\
    );
\sum[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => flag_reg_n_0,
      O => \sum[5]_i_5_n_0\
    );
\sum[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(9),
      I1 => M(8),
      I2 => flag_reg_n_0,
      I3 => sum_reg(8),
      O => \sum[5]_i_6_n_0\
    );
\sum[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(8),
      I1 => M(7),
      I2 => flag_reg_n_0,
      I3 => sum_reg(7),
      O => \sum[5]_i_7_n_0\
    );
\sum[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(7),
      I1 => M(6),
      I2 => flag_reg_n_0,
      I3 => sum_reg(6),
      O => \sum[5]_i_8_n_0\
    );
\sum[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(6),
      I1 => M(5),
      I2 => flag_reg_n_0,
      I3 => sum_reg(5),
      O => \sum[5]_i_9_n_0\
    );
\sum[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => flag_reg_n_0,
      O => \sum[9]_i_2_n_0\
    );
\sum[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => flag_reg_n_0,
      O => \sum[9]_i_3_n_0\
    );
\sum[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => flag_reg_n_0,
      O => \sum[9]_i_4_n_0\
    );
\sum[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => flag_reg_n_0,
      O => \sum[9]_i_5_n_0\
    );
\sum[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(13),
      I1 => M(12),
      I2 => flag_reg_n_0,
      I3 => sum_reg(12),
      O => \sum[9]_i_6_n_0\
    );
\sum[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(12),
      I1 => M(11),
      I2 => flag_reg_n_0,
      I3 => sum_reg(11),
      O => \sum[9]_i_7_n_0\
    );
\sum[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(11),
      I1 => M(10),
      I2 => flag_reg_n_0,
      I3 => sum_reg(10),
      O => \sum[9]_i_8_n_0\
    );
\sum[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => p_0_in(10),
      I1 => M(9),
      I2 => flag_reg_n_0,
      I3 => sum_reg(9),
      O => \sum[9]_i_9_n_0\
    );
\sum_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => sum(0),
      Q => sum_reg(0)
    );
\sum_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[9]_i_1_n_6\,
      Q => sum_reg(10)
    );
\sum_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[9]_i_1_n_5\,
      Q => sum_reg(11)
    );
\sum_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[9]_i_1_n_4\,
      Q => sum_reg(12)
    );
\sum_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[13]_i_1_n_7\,
      Q => sum_reg(13)
    );
\sum_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[9]_i_1_n_0\,
      CO(3) => \sum_reg[13]_i_1_n_0\,
      CO(2) => \sum_reg[13]_i_1_n_1\,
      CO(1) => \sum_reg[13]_i_1_n_2\,
      CO(0) => \sum_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum[13]_i_2_n_0\,
      DI(2) => \sum[13]_i_3_n_0\,
      DI(1) => \sum[13]_i_4_n_0\,
      DI(0) => \sum[13]_i_5_n_0\,
      O(3) => \sum_reg[13]_i_1_n_4\,
      O(2) => \sum_reg[13]_i_1_n_5\,
      O(1) => \sum_reg[13]_i_1_n_6\,
      O(0) => \sum_reg[13]_i_1_n_7\,
      S(3) => \sum[13]_i_6_n_0\,
      S(2) => \sum[13]_i_7_n_0\,
      S(1) => \sum[13]_i_8_n_0\,
      S(0) => \sum[13]_i_9_n_0\
    );
\sum_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[13]_i_1_n_6\,
      Q => sum_reg(14)
    );
\sum_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[13]_i_1_n_5\,
      Q => sum_reg(15)
    );
\sum_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[13]_i_1_n_4\,
      Q => sum_reg(16)
    );
\sum_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[17]_i_1_n_7\,
      Q => sum_reg(17)
    );
\sum_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[13]_i_1_n_0\,
      CO(3) => \sum_reg[17]_i_1_n_0\,
      CO(2) => \sum_reg[17]_i_1_n_1\,
      CO(1) => \sum_reg[17]_i_1_n_2\,
      CO(0) => \sum_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum[17]_i_2_n_0\,
      DI(2) => \sum[17]_i_3_n_0\,
      DI(1) => \sum[17]_i_4_n_0\,
      DI(0) => \sum[17]_i_5_n_0\,
      O(3) => \sum_reg[17]_i_1_n_4\,
      O(2) => \sum_reg[17]_i_1_n_5\,
      O(1) => \sum_reg[17]_i_1_n_6\,
      O(0) => \sum_reg[17]_i_1_n_7\,
      S(3) => \sum[17]_i_6_n_0\,
      S(2) => \sum[17]_i_7_n_0\,
      S(1) => \sum[17]_i_8_n_0\,
      S(0) => \sum[17]_i_9_n_0\
    );
\sum_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[17]_i_1_n_6\,
      Q => sum_reg(18)
    );
\sum_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[17]_i_1_n_5\,
      Q => sum_reg(19)
    );
\sum_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum[1]_i_1_n_0\,
      Q => sum_reg(1)
    );
\sum_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[17]_i_1_n_4\,
      Q => sum_reg(20)
    );
\sum_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[21]_i_1_n_7\,
      Q => sum_reg(21)
    );
\sum_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[17]_i_1_n_0\,
      CO(3) => \sum_reg[21]_i_1_n_0\,
      CO(2) => \sum_reg[21]_i_1_n_1\,
      CO(1) => \sum_reg[21]_i_1_n_2\,
      CO(0) => \sum_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum[21]_i_2_n_0\,
      DI(2) => \sum[21]_i_3_n_0\,
      DI(1) => \sum[21]_i_4_n_0\,
      DI(0) => \sum[21]_i_5_n_0\,
      O(3) => \sum_reg[21]_i_1_n_4\,
      O(2) => \sum_reg[21]_i_1_n_5\,
      O(1) => \sum_reg[21]_i_1_n_6\,
      O(0) => \sum_reg[21]_i_1_n_7\,
      S(3) => \sum[21]_i_6_n_0\,
      S(2) => \sum[21]_i_7_n_0\,
      S(1) => \sum[21]_i_8_n_0\,
      S(0) => \sum[21]_i_9_n_0\
    );
\sum_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[21]_i_1_n_6\,
      Q => sum_reg(22)
    );
\sum_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[21]_i_1_n_5\,
      Q => sum_reg(23)
    );
\sum_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[21]_i_1_n_4\,
      Q => sum_reg(24)
    );
\sum_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[25]_i_1_n_7\,
      Q => sum_reg(25)
    );
\sum_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[21]_i_1_n_0\,
      CO(3) => \sum_reg[25]_i_1_n_0\,
      CO(2) => \sum_reg[25]_i_1_n_1\,
      CO(1) => \sum_reg[25]_i_1_n_2\,
      CO(0) => \sum_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum[25]_i_2_n_0\,
      DI(2) => \sum[25]_i_3_n_0\,
      DI(1) => \sum[25]_i_4_n_0\,
      DI(0) => \sum[25]_i_5_n_0\,
      O(3) => \sum_reg[25]_i_1_n_4\,
      O(2) => \sum_reg[25]_i_1_n_5\,
      O(1) => \sum_reg[25]_i_1_n_6\,
      O(0) => \sum_reg[25]_i_1_n_7\,
      S(3) => \sum[25]_i_6_n_0\,
      S(2) => \sum[25]_i_7_n_0\,
      S(1) => \sum[25]_i_8_n_0\,
      S(0) => \sum[25]_i_9_n_0\
    );
\sum_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[25]_i_1_n_6\,
      Q => sum_reg(26)
    );
\sum_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[25]_i_1_n_5\,
      Q => sum_reg(27)
    );
\sum_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[25]_i_1_n_4\,
      Q => sum_reg(28)
    );
\sum_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[29]_i_1_n_7\,
      Q => sum_reg(29)
    );
\sum_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[25]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg[29]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sum_reg[29]_i_1_n_2\,
      CO(0) => \sum_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sum[29]_i_2_n_0\,
      DI(0) => \sum[29]_i_3_n_0\,
      O(3) => \NLW_sum_reg[29]_i_1_O_UNCONNECTED\(3),
      O(2) => \sum_reg[29]_i_1_n_5\,
      O(1) => \sum_reg[29]_i_1_n_6\,
      O(0) => \sum_reg[29]_i_1_n_7\,
      S(3) => '0',
      S(2) => \sum[29]_i_4_n_0\,
      S(1) => \sum[29]_i_5_n_0\,
      S(0) => \sum[29]_i_6_n_0\
    );
\sum_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[2]_i_1_n_6\,
      Q => sum_reg(2)
    );
\sum_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg[2]_i_1_n_0\,
      CO(2) => \sum_reg[2]_i_1_n_1\,
      CO(1) => \sum_reg[2]_i_1_n_2\,
      CO(0) => \sum_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum[2]_i_2_n_0\,
      DI(2) => \sum[2]_i_3_n_0\,
      DI(1) => \sum[2]_i_4_n_0\,
      DI(0) => \sum[2]_i_5_n_0\,
      O(3) => \sum_reg[2]_i_1_n_4\,
      O(2) => \sum_reg[2]_i_1_n_5\,
      O(1) => \sum_reg[2]_i_1_n_6\,
      O(0) => \NLW_sum_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \sum[2]_i_6_n_0\,
      S(2) => \sum[2]_i_7_n_0\,
      S(1) => \sum[2]_i_8_n_0\,
      S(0) => \sum[2]_i_9_n_0\
    );
\sum_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[29]_i_1_n_6\,
      Q => sum_reg(30)
    );
\sum_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[29]_i_1_n_5\,
      Q => sum_reg(31)
    );
\sum_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[2]_i_1_n_5\,
      Q => sum_reg(3)
    );
\sum_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[2]_i_1_n_4\,
      Q => sum_reg(4)
    );
\sum_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[5]_i_1_n_7\,
      Q => sum_reg(5)
    );
\sum_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[2]_i_1_n_0\,
      CO(3) => \sum_reg[5]_i_1_n_0\,
      CO(2) => \sum_reg[5]_i_1_n_1\,
      CO(1) => \sum_reg[5]_i_1_n_2\,
      CO(0) => \sum_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum[5]_i_2_n_0\,
      DI(2) => \sum[5]_i_3_n_0\,
      DI(1) => \sum[5]_i_4_n_0\,
      DI(0) => \sum[5]_i_5_n_0\,
      O(3) => \sum_reg[5]_i_1_n_4\,
      O(2) => \sum_reg[5]_i_1_n_5\,
      O(1) => \sum_reg[5]_i_1_n_6\,
      O(0) => \sum_reg[5]_i_1_n_7\,
      S(3) => \sum[5]_i_6_n_0\,
      S(2) => \sum[5]_i_7_n_0\,
      S(1) => \sum[5]_i_8_n_0\,
      S(0) => \sum[5]_i_9_n_0\
    );
\sum_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[5]_i_1_n_6\,
      Q => sum_reg(6)
    );
\sum_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[5]_i_1_n_5\,
      Q => sum_reg(7)
    );
\sum_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[5]_i_1_n_4\,
      Q => sum_reg(8)
    );
\sum_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sum0,
      CLR => flag_i_2_n_0,
      D => \sum_reg[9]_i_1_n_7\,
      Q => sum_reg(9)
    );
\sum_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[5]_i_1_n_0\,
      CO(3) => \sum_reg[9]_i_1_n_0\,
      CO(2) => \sum_reg[9]_i_1_n_1\,
      CO(1) => \sum_reg[9]_i_1_n_2\,
      CO(0) => \sum_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum[9]_i_2_n_0\,
      DI(2) => \sum[9]_i_3_n_0\,
      DI(1) => \sum[9]_i_4_n_0\,
      DI(0) => \sum[9]_i_5_n_0\,
      O(3) => \sum_reg[9]_i_1_n_4\,
      O(2) => \sum_reg[9]_i_1_n_5\,
      O(1) => \sum_reg[9]_i_1_n_6\,
      O(0) => \sum_reg[9]_i_1_n_7\,
      S(3) => \sum[9]_i_6_n_0\,
      S(2) => \sum[9]_i_7_n_0\,
      S(1) => \sum[9]_i_8_n_0\,
      S(0) => \sum[9]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Register_Dot is
  port (
    clock : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    read_enable : in STD_LOGIC;
    write_enable : in STD_LOGIC;
    x1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    x2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    x3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    x4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    y1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    y2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    y3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    y4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute INIT_FILE : string;
  attribute INIT_FILE of Register_Dot : entity is "registers_dot.txt";
end Register_Dot;

architecture STRUCTURE of Register_Dot is
  signal \registers_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \registers_reg[0]0\ : STD_LOGIC;
  signal \registers_reg[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \registers_reg[1]0\ : STD_LOGIC;
  signal \registers_reg[2]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \registers_reg[2]0\ : STD_LOGIC;
  signal \registers_reg[3]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \registers_reg[3]0\ : STD_LOGIC;
  signal \registers_reg[4]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \registers_reg[4]0\ : STD_LOGIC;
  signal \registers_reg[5]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \registers_reg[5]0\ : STD_LOGIC;
  signal \registers_reg[6]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \registers_reg[6]0\ : STD_LOGIC;
  signal \registers_reg[7]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \registers_reg[7]0\ : STD_LOGIC;
begin
\registers[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => write_enable,
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      O => \registers_reg[0]0\
    );
\registers[1][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => write_enable,
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(0),
      O => \registers_reg[1]0\
    );
\registers[2][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => write_enable,
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      O => \registers_reg[2]0\
    );
\registers[3][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => write_enable,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      O => \registers_reg[3]0\
    );
\registers[4][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => write_enable,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      O => \registers_reg[4]0\
    );
\registers[5][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => write_enable,
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      O => \registers_reg[5]0\
    );
\registers[6][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => write_enable,
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(0),
      O => \registers_reg[6]0\
    );
\registers[7][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => write_enable,
      I1 => sel(2),
      I2 => sel(0),
      I3 => sel(1),
      O => \registers_reg[7]0\
    );
\registers_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(0),
      Q => \registers_reg[0]\(0),
      R => '0'
    );
\registers_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(10),
      Q => \registers_reg[0]\(10),
      R => '0'
    );
\registers_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(11),
      Q => \registers_reg[0]\(11),
      R => '0'
    );
\registers_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(12),
      Q => \registers_reg[0]\(12),
      R => '0'
    );
\registers_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(13),
      Q => \registers_reg[0]\(13),
      R => '0'
    );
\registers_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(14),
      Q => \registers_reg[0]\(14),
      R => '0'
    );
\registers_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(15),
      Q => \registers_reg[0]\(15),
      R => '0'
    );
\registers_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(16),
      Q => \registers_reg[0]\(16),
      R => '0'
    );
\registers_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(17),
      Q => \registers_reg[0]\(17),
      R => '0'
    );
\registers_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(18),
      Q => \registers_reg[0]\(18),
      R => '0'
    );
\registers_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(19),
      Q => \registers_reg[0]\(19),
      R => '0'
    );
\registers_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(1),
      Q => \registers_reg[0]\(1),
      R => '0'
    );
\registers_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(20),
      Q => \registers_reg[0]\(20),
      R => '0'
    );
\registers_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(21),
      Q => \registers_reg[0]\(21),
      R => '0'
    );
\registers_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(22),
      Q => \registers_reg[0]\(22),
      R => '0'
    );
\registers_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(23),
      Q => \registers_reg[0]\(23),
      R => '0'
    );
\registers_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(24),
      Q => \registers_reg[0]\(24),
      R => '0'
    );
\registers_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(25),
      Q => \registers_reg[0]\(25),
      R => '0'
    );
\registers_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(26),
      Q => \registers_reg[0]\(26),
      R => '0'
    );
\registers_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(27),
      Q => \registers_reg[0]\(27),
      R => '0'
    );
\registers_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(28),
      Q => \registers_reg[0]\(28),
      R => '0'
    );
\registers_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(29),
      Q => \registers_reg[0]\(29),
      R => '0'
    );
\registers_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(2),
      Q => \registers_reg[0]\(2),
      R => '0'
    );
\registers_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(30),
      Q => \registers_reg[0]\(30),
      R => '0'
    );
\registers_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(31),
      Q => \registers_reg[0]\(31),
      R => '0'
    );
\registers_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(3),
      Q => \registers_reg[0]\(3),
      R => '0'
    );
\registers_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(4),
      Q => \registers_reg[0]\(4),
      R => '0'
    );
\registers_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(5),
      Q => \registers_reg[0]\(5),
      R => '0'
    );
\registers_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(6),
      Q => \registers_reg[0]\(6),
      R => '0'
    );
\registers_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(7),
      Q => \registers_reg[0]\(7),
      R => '0'
    );
\registers_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(8),
      Q => \registers_reg[0]\(8),
      R => '0'
    );
\registers_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[0]0\,
      D => din(9),
      Q => \registers_reg[0]\(9),
      R => '0'
    );
\registers_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(0),
      Q => \registers_reg[1]\(0),
      R => '0'
    );
\registers_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(10),
      Q => \registers_reg[1]\(10),
      R => '0'
    );
\registers_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(11),
      Q => \registers_reg[1]\(11),
      R => '0'
    );
\registers_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(12),
      Q => \registers_reg[1]\(12),
      R => '0'
    );
\registers_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(13),
      Q => \registers_reg[1]\(13),
      R => '0'
    );
\registers_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(14),
      Q => \registers_reg[1]\(14),
      R => '0'
    );
\registers_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(15),
      Q => \registers_reg[1]\(15),
      R => '0'
    );
\registers_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(16),
      Q => \registers_reg[1]\(16),
      R => '0'
    );
\registers_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(17),
      Q => \registers_reg[1]\(17),
      R => '0'
    );
\registers_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(18),
      Q => \registers_reg[1]\(18),
      R => '0'
    );
\registers_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(19),
      Q => \registers_reg[1]\(19),
      R => '0'
    );
\registers_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(1),
      Q => \registers_reg[1]\(1),
      R => '0'
    );
\registers_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(20),
      Q => \registers_reg[1]\(20),
      R => '0'
    );
\registers_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(21),
      Q => \registers_reg[1]\(21),
      R => '0'
    );
\registers_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(22),
      Q => \registers_reg[1]\(22),
      R => '0'
    );
\registers_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(23),
      Q => \registers_reg[1]\(23),
      R => '0'
    );
\registers_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(24),
      Q => \registers_reg[1]\(24),
      R => '0'
    );
\registers_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(25),
      Q => \registers_reg[1]\(25),
      R => '0'
    );
\registers_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(26),
      Q => \registers_reg[1]\(26),
      R => '0'
    );
\registers_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(27),
      Q => \registers_reg[1]\(27),
      R => '0'
    );
\registers_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(28),
      Q => \registers_reg[1]\(28),
      R => '0'
    );
\registers_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(29),
      Q => \registers_reg[1]\(29),
      R => '0'
    );
\registers_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(2),
      Q => \registers_reg[1]\(2),
      R => '0'
    );
\registers_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(30),
      Q => \registers_reg[1]\(30),
      R => '0'
    );
\registers_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(31),
      Q => \registers_reg[1]\(31),
      R => '0'
    );
\registers_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(3),
      Q => \registers_reg[1]\(3),
      R => '0'
    );
\registers_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(4),
      Q => \registers_reg[1]\(4),
      R => '0'
    );
\registers_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(5),
      Q => \registers_reg[1]\(5),
      R => '0'
    );
\registers_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(6),
      Q => \registers_reg[1]\(6),
      R => '0'
    );
\registers_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(7),
      Q => \registers_reg[1]\(7),
      R => '0'
    );
\registers_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(8),
      Q => \registers_reg[1]\(8),
      R => '0'
    );
\registers_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[1]0\,
      D => din(9),
      Q => \registers_reg[1]\(9),
      R => '0'
    );
\registers_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(0),
      Q => \registers_reg[2]\(0),
      R => '0'
    );
\registers_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(10),
      Q => \registers_reg[2]\(10),
      R => '0'
    );
\registers_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(11),
      Q => \registers_reg[2]\(11),
      R => '0'
    );
\registers_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(12),
      Q => \registers_reg[2]\(12),
      R => '0'
    );
\registers_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(13),
      Q => \registers_reg[2]\(13),
      R => '0'
    );
\registers_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(14),
      Q => \registers_reg[2]\(14),
      R => '0'
    );
\registers_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(15),
      Q => \registers_reg[2]\(15),
      R => '0'
    );
\registers_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(16),
      Q => \registers_reg[2]\(16),
      R => '0'
    );
\registers_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(17),
      Q => \registers_reg[2]\(17),
      R => '0'
    );
\registers_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(18),
      Q => \registers_reg[2]\(18),
      R => '0'
    );
\registers_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(19),
      Q => \registers_reg[2]\(19),
      R => '0'
    );
\registers_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(1),
      Q => \registers_reg[2]\(1),
      R => '0'
    );
\registers_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(20),
      Q => \registers_reg[2]\(20),
      R => '0'
    );
\registers_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(21),
      Q => \registers_reg[2]\(21),
      R => '0'
    );
\registers_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(22),
      Q => \registers_reg[2]\(22),
      R => '0'
    );
\registers_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(23),
      Q => \registers_reg[2]\(23),
      R => '0'
    );
\registers_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(24),
      Q => \registers_reg[2]\(24),
      R => '0'
    );
\registers_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(25),
      Q => \registers_reg[2]\(25),
      R => '0'
    );
\registers_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(26),
      Q => \registers_reg[2]\(26),
      R => '0'
    );
\registers_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(27),
      Q => \registers_reg[2]\(27),
      R => '0'
    );
\registers_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(28),
      Q => \registers_reg[2]\(28),
      R => '0'
    );
\registers_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(29),
      Q => \registers_reg[2]\(29),
      R => '0'
    );
\registers_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(2),
      Q => \registers_reg[2]\(2),
      R => '0'
    );
\registers_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(30),
      Q => \registers_reg[2]\(30),
      R => '0'
    );
\registers_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(31),
      Q => \registers_reg[2]\(31),
      R => '0'
    );
\registers_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(3),
      Q => \registers_reg[2]\(3),
      R => '0'
    );
\registers_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(4),
      Q => \registers_reg[2]\(4),
      R => '0'
    );
\registers_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(5),
      Q => \registers_reg[2]\(5),
      R => '0'
    );
\registers_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(6),
      Q => \registers_reg[2]\(6),
      R => '0'
    );
\registers_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(7),
      Q => \registers_reg[2]\(7),
      R => '0'
    );
\registers_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(8),
      Q => \registers_reg[2]\(8),
      R => '0'
    );
\registers_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[2]0\,
      D => din(9),
      Q => \registers_reg[2]\(9),
      R => '0'
    );
\registers_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(0),
      Q => \registers_reg[3]\(0),
      R => '0'
    );
\registers_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(10),
      Q => \registers_reg[3]\(10),
      R => '0'
    );
\registers_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(11),
      Q => \registers_reg[3]\(11),
      R => '0'
    );
\registers_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(12),
      Q => \registers_reg[3]\(12),
      R => '0'
    );
\registers_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(13),
      Q => \registers_reg[3]\(13),
      R => '0'
    );
\registers_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(14),
      Q => \registers_reg[3]\(14),
      R => '0'
    );
\registers_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(15),
      Q => \registers_reg[3]\(15),
      R => '0'
    );
\registers_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(16),
      Q => \registers_reg[3]\(16),
      R => '0'
    );
\registers_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(17),
      Q => \registers_reg[3]\(17),
      R => '0'
    );
\registers_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(18),
      Q => \registers_reg[3]\(18),
      R => '0'
    );
\registers_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(19),
      Q => \registers_reg[3]\(19),
      R => '0'
    );
\registers_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(1),
      Q => \registers_reg[3]\(1),
      R => '0'
    );
\registers_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(20),
      Q => \registers_reg[3]\(20),
      R => '0'
    );
\registers_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(21),
      Q => \registers_reg[3]\(21),
      R => '0'
    );
\registers_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(22),
      Q => \registers_reg[3]\(22),
      R => '0'
    );
\registers_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(23),
      Q => \registers_reg[3]\(23),
      R => '0'
    );
\registers_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(24),
      Q => \registers_reg[3]\(24),
      R => '0'
    );
\registers_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(25),
      Q => \registers_reg[3]\(25),
      R => '0'
    );
\registers_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(26),
      Q => \registers_reg[3]\(26),
      R => '0'
    );
\registers_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(27),
      Q => \registers_reg[3]\(27),
      R => '0'
    );
\registers_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(28),
      Q => \registers_reg[3]\(28),
      R => '0'
    );
\registers_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(29),
      Q => \registers_reg[3]\(29),
      R => '0'
    );
\registers_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(2),
      Q => \registers_reg[3]\(2),
      R => '0'
    );
\registers_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(30),
      Q => \registers_reg[3]\(30),
      R => '0'
    );
\registers_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(31),
      Q => \registers_reg[3]\(31),
      R => '0'
    );
\registers_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(3),
      Q => \registers_reg[3]\(3),
      R => '0'
    );
\registers_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(4),
      Q => \registers_reg[3]\(4),
      R => '0'
    );
\registers_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(5),
      Q => \registers_reg[3]\(5),
      R => '0'
    );
\registers_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(6),
      Q => \registers_reg[3]\(6),
      R => '0'
    );
\registers_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(7),
      Q => \registers_reg[3]\(7),
      R => '0'
    );
\registers_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(8),
      Q => \registers_reg[3]\(8),
      R => '0'
    );
\registers_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[3]0\,
      D => din(9),
      Q => \registers_reg[3]\(9),
      R => '0'
    );
\registers_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(0),
      Q => \registers_reg[4]\(0),
      R => '0'
    );
\registers_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(10),
      Q => \registers_reg[4]\(10),
      R => '0'
    );
\registers_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(11),
      Q => \registers_reg[4]\(11),
      R => '0'
    );
\registers_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(12),
      Q => \registers_reg[4]\(12),
      R => '0'
    );
\registers_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(13),
      Q => \registers_reg[4]\(13),
      R => '0'
    );
\registers_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(14),
      Q => \registers_reg[4]\(14),
      R => '0'
    );
\registers_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(15),
      Q => \registers_reg[4]\(15),
      R => '0'
    );
\registers_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(16),
      Q => \registers_reg[4]\(16),
      R => '0'
    );
\registers_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(17),
      Q => \registers_reg[4]\(17),
      R => '0'
    );
\registers_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(18),
      Q => \registers_reg[4]\(18),
      R => '0'
    );
\registers_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(19),
      Q => \registers_reg[4]\(19),
      R => '0'
    );
\registers_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(1),
      Q => \registers_reg[4]\(1),
      R => '0'
    );
\registers_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(20),
      Q => \registers_reg[4]\(20),
      R => '0'
    );
\registers_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(21),
      Q => \registers_reg[4]\(21),
      R => '0'
    );
\registers_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(22),
      Q => \registers_reg[4]\(22),
      R => '0'
    );
\registers_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(23),
      Q => \registers_reg[4]\(23),
      R => '0'
    );
\registers_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(24),
      Q => \registers_reg[4]\(24),
      R => '0'
    );
\registers_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(25),
      Q => \registers_reg[4]\(25),
      R => '0'
    );
\registers_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(26),
      Q => \registers_reg[4]\(26),
      R => '0'
    );
\registers_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(27),
      Q => \registers_reg[4]\(27),
      R => '0'
    );
\registers_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(28),
      Q => \registers_reg[4]\(28),
      R => '0'
    );
\registers_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(29),
      Q => \registers_reg[4]\(29),
      R => '0'
    );
\registers_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(2),
      Q => \registers_reg[4]\(2),
      R => '0'
    );
\registers_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(30),
      Q => \registers_reg[4]\(30),
      R => '0'
    );
\registers_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(31),
      Q => \registers_reg[4]\(31),
      R => '0'
    );
\registers_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(3),
      Q => \registers_reg[4]\(3),
      R => '0'
    );
\registers_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(4),
      Q => \registers_reg[4]\(4),
      R => '0'
    );
\registers_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(5),
      Q => \registers_reg[4]\(5),
      R => '0'
    );
\registers_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(6),
      Q => \registers_reg[4]\(6),
      R => '0'
    );
\registers_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(7),
      Q => \registers_reg[4]\(7),
      R => '0'
    );
\registers_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(8),
      Q => \registers_reg[4]\(8),
      R => '0'
    );
\registers_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[4]0\,
      D => din(9),
      Q => \registers_reg[4]\(9),
      R => '0'
    );
\registers_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(0),
      Q => \registers_reg[5]\(0),
      R => '0'
    );
\registers_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(10),
      Q => \registers_reg[5]\(10),
      R => '0'
    );
\registers_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(11),
      Q => \registers_reg[5]\(11),
      R => '0'
    );
\registers_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(12),
      Q => \registers_reg[5]\(12),
      R => '0'
    );
\registers_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(13),
      Q => \registers_reg[5]\(13),
      R => '0'
    );
\registers_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(14),
      Q => \registers_reg[5]\(14),
      R => '0'
    );
\registers_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(15),
      Q => \registers_reg[5]\(15),
      R => '0'
    );
\registers_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(16),
      Q => \registers_reg[5]\(16),
      R => '0'
    );
\registers_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(17),
      Q => \registers_reg[5]\(17),
      R => '0'
    );
\registers_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(18),
      Q => \registers_reg[5]\(18),
      R => '0'
    );
\registers_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(19),
      Q => \registers_reg[5]\(19),
      R => '0'
    );
\registers_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(1),
      Q => \registers_reg[5]\(1),
      R => '0'
    );
\registers_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(20),
      Q => \registers_reg[5]\(20),
      R => '0'
    );
\registers_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(21),
      Q => \registers_reg[5]\(21),
      R => '0'
    );
\registers_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(22),
      Q => \registers_reg[5]\(22),
      R => '0'
    );
\registers_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(23),
      Q => \registers_reg[5]\(23),
      R => '0'
    );
\registers_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(24),
      Q => \registers_reg[5]\(24),
      R => '0'
    );
\registers_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(25),
      Q => \registers_reg[5]\(25),
      R => '0'
    );
\registers_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(26),
      Q => \registers_reg[5]\(26),
      R => '0'
    );
\registers_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(27),
      Q => \registers_reg[5]\(27),
      R => '0'
    );
\registers_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(28),
      Q => \registers_reg[5]\(28),
      R => '0'
    );
\registers_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(29),
      Q => \registers_reg[5]\(29),
      R => '0'
    );
\registers_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(2),
      Q => \registers_reg[5]\(2),
      R => '0'
    );
\registers_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(30),
      Q => \registers_reg[5]\(30),
      R => '0'
    );
\registers_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(31),
      Q => \registers_reg[5]\(31),
      R => '0'
    );
\registers_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(3),
      Q => \registers_reg[5]\(3),
      R => '0'
    );
\registers_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(4),
      Q => \registers_reg[5]\(4),
      R => '0'
    );
\registers_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(5),
      Q => \registers_reg[5]\(5),
      R => '0'
    );
\registers_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(6),
      Q => \registers_reg[5]\(6),
      R => '0'
    );
\registers_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(7),
      Q => \registers_reg[5]\(7),
      R => '0'
    );
\registers_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(8),
      Q => \registers_reg[5]\(8),
      R => '0'
    );
\registers_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[5]0\,
      D => din(9),
      Q => \registers_reg[5]\(9),
      R => '0'
    );
\registers_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(0),
      Q => \registers_reg[6]\(0),
      R => '0'
    );
\registers_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(10),
      Q => \registers_reg[6]\(10),
      R => '0'
    );
\registers_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(11),
      Q => \registers_reg[6]\(11),
      R => '0'
    );
\registers_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(12),
      Q => \registers_reg[6]\(12),
      R => '0'
    );
\registers_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(13),
      Q => \registers_reg[6]\(13),
      R => '0'
    );
\registers_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(14),
      Q => \registers_reg[6]\(14),
      R => '0'
    );
\registers_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(15),
      Q => \registers_reg[6]\(15),
      R => '0'
    );
\registers_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(16),
      Q => \registers_reg[6]\(16),
      R => '0'
    );
\registers_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(17),
      Q => \registers_reg[6]\(17),
      R => '0'
    );
\registers_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(18),
      Q => \registers_reg[6]\(18),
      R => '0'
    );
\registers_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(19),
      Q => \registers_reg[6]\(19),
      R => '0'
    );
\registers_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(1),
      Q => \registers_reg[6]\(1),
      R => '0'
    );
\registers_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(20),
      Q => \registers_reg[6]\(20),
      R => '0'
    );
\registers_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(21),
      Q => \registers_reg[6]\(21),
      R => '0'
    );
\registers_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(22),
      Q => \registers_reg[6]\(22),
      R => '0'
    );
\registers_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(23),
      Q => \registers_reg[6]\(23),
      R => '0'
    );
\registers_reg[6][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(24),
      Q => \registers_reg[6]\(24),
      R => '0'
    );
\registers_reg[6][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(25),
      Q => \registers_reg[6]\(25),
      R => '0'
    );
\registers_reg[6][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(26),
      Q => \registers_reg[6]\(26),
      R => '0'
    );
\registers_reg[6][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(27),
      Q => \registers_reg[6]\(27),
      R => '0'
    );
\registers_reg[6][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(28),
      Q => \registers_reg[6]\(28),
      R => '0'
    );
\registers_reg[6][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(29),
      Q => \registers_reg[6]\(29),
      R => '0'
    );
\registers_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(2),
      Q => \registers_reg[6]\(2),
      R => '0'
    );
\registers_reg[6][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(30),
      Q => \registers_reg[6]\(30),
      R => '0'
    );
\registers_reg[6][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(31),
      Q => \registers_reg[6]\(31),
      R => '0'
    );
\registers_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(3),
      Q => \registers_reg[6]\(3),
      R => '0'
    );
\registers_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(4),
      Q => \registers_reg[6]\(4),
      R => '0'
    );
\registers_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(5),
      Q => \registers_reg[6]\(5),
      R => '0'
    );
\registers_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(6),
      Q => \registers_reg[6]\(6),
      R => '0'
    );
\registers_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(7),
      Q => \registers_reg[6]\(7),
      R => '0'
    );
\registers_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(8),
      Q => \registers_reg[6]\(8),
      R => '0'
    );
\registers_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[6]0\,
      D => din(9),
      Q => \registers_reg[6]\(9),
      R => '0'
    );
\registers_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(0),
      Q => \registers_reg[7]\(0),
      R => '0'
    );
\registers_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(10),
      Q => \registers_reg[7]\(10),
      R => '0'
    );
\registers_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(11),
      Q => \registers_reg[7]\(11),
      R => '0'
    );
\registers_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(12),
      Q => \registers_reg[7]\(12),
      R => '0'
    );
\registers_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(13),
      Q => \registers_reg[7]\(13),
      R => '0'
    );
\registers_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(14),
      Q => \registers_reg[7]\(14),
      R => '0'
    );
\registers_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(15),
      Q => \registers_reg[7]\(15),
      R => '0'
    );
\registers_reg[7][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(16),
      Q => \registers_reg[7]\(16),
      R => '0'
    );
\registers_reg[7][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(17),
      Q => \registers_reg[7]\(17),
      R => '0'
    );
\registers_reg[7][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(18),
      Q => \registers_reg[7]\(18),
      R => '0'
    );
\registers_reg[7][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(19),
      Q => \registers_reg[7]\(19),
      R => '0'
    );
\registers_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(1),
      Q => \registers_reg[7]\(1),
      R => '0'
    );
\registers_reg[7][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(20),
      Q => \registers_reg[7]\(20),
      R => '0'
    );
\registers_reg[7][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(21),
      Q => \registers_reg[7]\(21),
      R => '0'
    );
\registers_reg[7][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(22),
      Q => \registers_reg[7]\(22),
      R => '0'
    );
\registers_reg[7][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(23),
      Q => \registers_reg[7]\(23),
      R => '0'
    );
\registers_reg[7][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(24),
      Q => \registers_reg[7]\(24),
      R => '0'
    );
\registers_reg[7][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(25),
      Q => \registers_reg[7]\(25),
      R => '0'
    );
\registers_reg[7][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(26),
      Q => \registers_reg[7]\(26),
      R => '0'
    );
\registers_reg[7][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(27),
      Q => \registers_reg[7]\(27),
      R => '0'
    );
\registers_reg[7][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(28),
      Q => \registers_reg[7]\(28),
      R => '0'
    );
\registers_reg[7][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(29),
      Q => \registers_reg[7]\(29),
      R => '0'
    );
\registers_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(2),
      Q => \registers_reg[7]\(2),
      R => '0'
    );
\registers_reg[7][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(30),
      Q => \registers_reg[7]\(30),
      R => '0'
    );
\registers_reg[7][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(31),
      Q => \registers_reg[7]\(31),
      R => '0'
    );
\registers_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(3),
      Q => \registers_reg[7]\(3),
      R => '0'
    );
\registers_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(4),
      Q => \registers_reg[7]\(4),
      R => '0'
    );
\registers_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(5),
      Q => \registers_reg[7]\(5),
      R => '0'
    );
\registers_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(6),
      Q => \registers_reg[7]\(6),
      R => '0'
    );
\registers_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(7),
      Q => \registers_reg[7]\(7),
      R => '0'
    );
\registers_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(8),
      Q => \registers_reg[7]\(8),
      R => '0'
    );
\registers_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \registers_reg[7]0\,
      D => din(9),
      Q => \registers_reg[7]\(9),
      R => '0'
    );
\x1[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(0),
      O => x1(0)
    );
\x1[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(10),
      O => x1(10)
    );
\x1[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(11),
      O => x1(11)
    );
\x1[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(12),
      O => x1(12)
    );
\x1[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(13),
      O => x1(13)
    );
\x1[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(14),
      O => x1(14)
    );
\x1[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(15),
      O => x1(15)
    );
\x1[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(16),
      O => x1(16)
    );
\x1[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(17),
      O => x1(17)
    );
\x1[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(18),
      O => x1(18)
    );
\x1[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(19),
      O => x1(19)
    );
\x1[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(1),
      O => x1(1)
    );
\x1[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(20),
      O => x1(20)
    );
\x1[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(21),
      O => x1(21)
    );
\x1[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(22),
      O => x1(22)
    );
\x1[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(23),
      O => x1(23)
    );
\x1[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(24),
      O => x1(24)
    );
\x1[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(25),
      O => x1(25)
    );
\x1[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(26),
      O => x1(26)
    );
\x1[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(27),
      O => x1(27)
    );
\x1[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(28),
      O => x1(28)
    );
\x1[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(29),
      O => x1(29)
    );
\x1[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(2),
      O => x1(2)
    );
\x1[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(30),
      O => x1(30)
    );
\x1[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(31),
      O => x1(31)
    );
\x1[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(3),
      O => x1(3)
    );
\x1[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(4),
      O => x1(4)
    );
\x1[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(5),
      O => x1(5)
    );
\x1[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(6),
      O => x1(6)
    );
\x1[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(7),
      O => x1(7)
    );
\x1[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(8),
      O => x1(8)
    );
\x1[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[0]\(9),
      O => x1(9)
    );
\x2[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(0),
      O => x2(0)
    );
\x2[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(10),
      O => x2(10)
    );
\x2[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(11),
      O => x2(11)
    );
\x2[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(12),
      O => x2(12)
    );
\x2[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(13),
      O => x2(13)
    );
\x2[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(14),
      O => x2(14)
    );
\x2[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(15),
      O => x2(15)
    );
\x2[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(16),
      O => x2(16)
    );
\x2[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(17),
      O => x2(17)
    );
\x2[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(18),
      O => x2(18)
    );
\x2[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(19),
      O => x2(19)
    );
\x2[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(1),
      O => x2(1)
    );
\x2[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(20),
      O => x2(20)
    );
\x2[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(21),
      O => x2(21)
    );
\x2[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(22),
      O => x2(22)
    );
\x2[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(23),
      O => x2(23)
    );
\x2[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(24),
      O => x2(24)
    );
\x2[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(25),
      O => x2(25)
    );
\x2[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(26),
      O => x2(26)
    );
\x2[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(27),
      O => x2(27)
    );
\x2[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(28),
      O => x2(28)
    );
\x2[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(29),
      O => x2(29)
    );
\x2[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(2),
      O => x2(2)
    );
\x2[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(30),
      O => x2(30)
    );
\x2[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(31),
      O => x2(31)
    );
\x2[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(3),
      O => x2(3)
    );
\x2[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(4),
      O => x2(4)
    );
\x2[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(5),
      O => x2(5)
    );
\x2[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(6),
      O => x2(6)
    );
\x2[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(7),
      O => x2(7)
    );
\x2[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(8),
      O => x2(8)
    );
\x2[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[1]\(9),
      O => x2(9)
    );
\x3[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(0),
      O => x3(0)
    );
\x3[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(10),
      O => x3(10)
    );
\x3[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(11),
      O => x3(11)
    );
\x3[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(12),
      O => x3(12)
    );
\x3[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(13),
      O => x3(13)
    );
\x3[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(14),
      O => x3(14)
    );
\x3[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(15),
      O => x3(15)
    );
\x3[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(16),
      O => x3(16)
    );
\x3[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(17),
      O => x3(17)
    );
\x3[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(18),
      O => x3(18)
    );
\x3[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(19),
      O => x3(19)
    );
\x3[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(1),
      O => x3(1)
    );
\x3[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(20),
      O => x3(20)
    );
\x3[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(21),
      O => x3(21)
    );
\x3[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(22),
      O => x3(22)
    );
\x3[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(23),
      O => x3(23)
    );
\x3[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(24),
      O => x3(24)
    );
\x3[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(25),
      O => x3(25)
    );
\x3[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(26),
      O => x3(26)
    );
\x3[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(27),
      O => x3(27)
    );
\x3[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(28),
      O => x3(28)
    );
\x3[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(29),
      O => x3(29)
    );
\x3[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(2),
      O => x3(2)
    );
\x3[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(30),
      O => x3(30)
    );
\x3[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(31),
      O => x3(31)
    );
\x3[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(3),
      O => x3(3)
    );
\x3[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(4),
      O => x3(4)
    );
\x3[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(5),
      O => x3(5)
    );
\x3[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(6),
      O => x3(6)
    );
\x3[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(7),
      O => x3(7)
    );
\x3[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(8),
      O => x3(8)
    );
\x3[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[2]\(9),
      O => x3(9)
    );
\x4[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(0),
      O => x4(0)
    );
\x4[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(10),
      O => x4(10)
    );
\x4[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(11),
      O => x4(11)
    );
\x4[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(12),
      O => x4(12)
    );
\x4[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(13),
      O => x4(13)
    );
\x4[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(14),
      O => x4(14)
    );
\x4[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(15),
      O => x4(15)
    );
\x4[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(16),
      O => x4(16)
    );
\x4[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(17),
      O => x4(17)
    );
\x4[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(18),
      O => x4(18)
    );
\x4[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(19),
      O => x4(19)
    );
\x4[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(1),
      O => x4(1)
    );
\x4[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(20),
      O => x4(20)
    );
\x4[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(21),
      O => x4(21)
    );
\x4[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(22),
      O => x4(22)
    );
\x4[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(23),
      O => x4(23)
    );
\x4[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(24),
      O => x4(24)
    );
\x4[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(25),
      O => x4(25)
    );
\x4[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(26),
      O => x4(26)
    );
\x4[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(27),
      O => x4(27)
    );
\x4[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(28),
      O => x4(28)
    );
\x4[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(29),
      O => x4(29)
    );
\x4[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(2),
      O => x4(2)
    );
\x4[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(30),
      O => x4(30)
    );
\x4[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(31),
      O => x4(31)
    );
\x4[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(3),
      O => x4(3)
    );
\x4[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(4),
      O => x4(4)
    );
\x4[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(5),
      O => x4(5)
    );
\x4[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(6),
      O => x4(6)
    );
\x4[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(7),
      O => x4(7)
    );
\x4[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(8),
      O => x4(8)
    );
\x4[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[3]\(9),
      O => x4(9)
    );
\y1[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(0),
      O => y1(0)
    );
\y1[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(10),
      O => y1(10)
    );
\y1[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(11),
      O => y1(11)
    );
\y1[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(12),
      O => y1(12)
    );
\y1[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(13),
      O => y1(13)
    );
\y1[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(14),
      O => y1(14)
    );
\y1[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(15),
      O => y1(15)
    );
\y1[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(16),
      O => y1(16)
    );
\y1[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(17),
      O => y1(17)
    );
\y1[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(18),
      O => y1(18)
    );
\y1[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(19),
      O => y1(19)
    );
\y1[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(1),
      O => y1(1)
    );
\y1[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(20),
      O => y1(20)
    );
\y1[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(21),
      O => y1(21)
    );
\y1[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(22),
      O => y1(22)
    );
\y1[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(23),
      O => y1(23)
    );
\y1[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(24),
      O => y1(24)
    );
\y1[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(25),
      O => y1(25)
    );
\y1[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(26),
      O => y1(26)
    );
\y1[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(27),
      O => y1(27)
    );
\y1[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(28),
      O => y1(28)
    );
\y1[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(29),
      O => y1(29)
    );
\y1[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(2),
      O => y1(2)
    );
\y1[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(30),
      O => y1(30)
    );
\y1[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(31),
      O => y1(31)
    );
\y1[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(3),
      O => y1(3)
    );
\y1[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(4),
      O => y1(4)
    );
\y1[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(5),
      O => y1(5)
    );
\y1[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(6),
      O => y1(6)
    );
\y1[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(7),
      O => y1(7)
    );
\y1[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(8),
      O => y1(8)
    );
\y1[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[4]\(9),
      O => y1(9)
    );
\y2[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(0),
      O => y2(0)
    );
\y2[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(10),
      O => y2(10)
    );
\y2[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(11),
      O => y2(11)
    );
\y2[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(12),
      O => y2(12)
    );
\y2[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(13),
      O => y2(13)
    );
\y2[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(14),
      O => y2(14)
    );
\y2[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(15),
      O => y2(15)
    );
\y2[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(16),
      O => y2(16)
    );
\y2[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(17),
      O => y2(17)
    );
\y2[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(18),
      O => y2(18)
    );
\y2[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(19),
      O => y2(19)
    );
\y2[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(1),
      O => y2(1)
    );
\y2[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(20),
      O => y2(20)
    );
\y2[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(21),
      O => y2(21)
    );
\y2[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(22),
      O => y2(22)
    );
\y2[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(23),
      O => y2(23)
    );
\y2[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(24),
      O => y2(24)
    );
\y2[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(25),
      O => y2(25)
    );
\y2[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(26),
      O => y2(26)
    );
\y2[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(27),
      O => y2(27)
    );
\y2[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(28),
      O => y2(28)
    );
\y2[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(29),
      O => y2(29)
    );
\y2[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(2),
      O => y2(2)
    );
\y2[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(30),
      O => y2(30)
    );
\y2[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(31),
      O => y2(31)
    );
\y2[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(3),
      O => y2(3)
    );
\y2[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(4),
      O => y2(4)
    );
\y2[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(5),
      O => y2(5)
    );
\y2[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(6),
      O => y2(6)
    );
\y2[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(7),
      O => y2(7)
    );
\y2[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(8),
      O => y2(8)
    );
\y2[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[5]\(9),
      O => y2(9)
    );
\y3[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(0),
      O => y3(0)
    );
\y3[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(10),
      O => y3(10)
    );
\y3[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(11),
      O => y3(11)
    );
\y3[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(12),
      O => y3(12)
    );
\y3[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(13),
      O => y3(13)
    );
\y3[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(14),
      O => y3(14)
    );
\y3[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(15),
      O => y3(15)
    );
\y3[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(16),
      O => y3(16)
    );
\y3[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(17),
      O => y3(17)
    );
\y3[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(18),
      O => y3(18)
    );
\y3[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(19),
      O => y3(19)
    );
\y3[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(1),
      O => y3(1)
    );
\y3[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(20),
      O => y3(20)
    );
\y3[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(21),
      O => y3(21)
    );
\y3[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(22),
      O => y3(22)
    );
\y3[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(23),
      O => y3(23)
    );
\y3[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(24),
      O => y3(24)
    );
\y3[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(25),
      O => y3(25)
    );
\y3[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(26),
      O => y3(26)
    );
\y3[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(27),
      O => y3(27)
    );
\y3[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(28),
      O => y3(28)
    );
\y3[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(29),
      O => y3(29)
    );
\y3[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(2),
      O => y3(2)
    );
\y3[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(30),
      O => y3(30)
    );
\y3[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(31),
      O => y3(31)
    );
\y3[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(3),
      O => y3(3)
    );
\y3[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(4),
      O => y3(4)
    );
\y3[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(5),
      O => y3(5)
    );
\y3[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(6),
      O => y3(6)
    );
\y3[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(7),
      O => y3(7)
    );
\y3[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(8),
      O => y3(8)
    );
\y3[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[6]\(9),
      O => y3(9)
    );
\y4[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(0),
      O => y4(0)
    );
\y4[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(10),
      O => y4(10)
    );
\y4[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(11),
      O => y4(11)
    );
\y4[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(12),
      O => y4(12)
    );
\y4[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(13),
      O => y4(13)
    );
\y4[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(14),
      O => y4(14)
    );
\y4[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(15),
      O => y4(15)
    );
\y4[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(16),
      O => y4(16)
    );
\y4[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(17),
      O => y4(17)
    );
\y4[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(18),
      O => y4(18)
    );
\y4[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(19),
      O => y4(19)
    );
\y4[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(1),
      O => y4(1)
    );
\y4[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(20),
      O => y4(20)
    );
\y4[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(21),
      O => y4(21)
    );
\y4[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(22),
      O => y4(22)
    );
\y4[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(23),
      O => y4(23)
    );
\y4[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(24),
      O => y4(24)
    );
\y4[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(25),
      O => y4(25)
    );
\y4[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(26),
      O => y4(26)
    );
\y4[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(27),
      O => y4(27)
    );
\y4[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(28),
      O => y4(28)
    );
\y4[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(29),
      O => y4(29)
    );
\y4[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(2),
      O => y4(2)
    );
\y4[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(30),
      O => y4(30)
    );
\y4[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(31),
      O => y4(31)
    );
\y4[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(3),
      O => y4(3)
    );
\y4[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(4),
      O => y4(4)
    );
\y4[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(5),
      O => y4(5)
    );
\y4[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(6),
      O => y4(6)
    );
\y4[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(7),
      O => y4(7)
    );
\y4[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(8),
      O => y4(8)
    );
\y4[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => read_enable,
      I1 => \registers_reg[7]\(9),
      O => y4(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Shift_right_module is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clock : in STD_LOGIC;
    enable : in STD_LOGIC;
    shamt : in STD_LOGIC_VECTOR ( 4 downto 0 );
    r : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end Shift_right_module;

architecture STRUCTURE of Shift_right_module is
  signal \r[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[17]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[25]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r[10]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \r[10]_INST_0_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \r[11]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \r[11]_INST_0_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \r[12]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \r[12]_INST_0_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \r[13]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \r[13]_INST_0_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \r[14]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \r[14]_INST_0_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \r[15]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \r[15]_INST_0_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \r[16]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \r[16]_INST_0_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \r[16]_INST_0_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \r[17]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \r[17]_INST_0_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \r[17]_INST_0_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \r[18]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \r[18]_INST_0_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \r[18]_INST_0_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \r[18]_INST_0_i_3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \r[19]_INST_0_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \r[19]_INST_0_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \r[21]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \r[22]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \r[23]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \r[24]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \r[24]_INST_0_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \r[25]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \r[26]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \r[27]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \r[28]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \r[2]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \r[30]_INST_0_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \r[30]_INST_0_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \r[31]_INST_0_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \r[3]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \r[4]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \r[5]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \r[6]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \r[7]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \r[8]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \r[8]_INST_0_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \r[9]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \r[9]_INST_0_i_2\ : label is "soft_lutpair235";
begin
\r[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FCCC0000"
    )
        port map (
      I0 => \r[1]_INST_0_i_1_n_0\,
      I1 => \r[0]_INST_0_i_1_n_0\,
      I2 => shamt(1),
      I3 => \r[0]_INST_0_i_2_n_0\,
      I4 => enable,
      I5 => shamt(0),
      O => r(0)
    );
\r[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \r[4]_INST_0_i_2_n_0\,
      I1 => \r[0]_INST_0_i_3_n_0\,
      I2 => shamt(1),
      I3 => shamt(2),
      O => \r[0]_INST_0_i_1_n_0\
    );
\r[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \r[6]_INST_0_i_2_n_0\,
      I1 => shamt(2),
      I2 => \r[2]_INST_0_i_2_n_0\,
      O => \r[0]_INST_0_i_2_n_0\
    );
\r[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(0),
      I1 => a(16),
      I2 => shamt(3),
      I3 => a(24),
      I4 => shamt(4),
      I5 => a(8),
      O => \r[0]_INST_0_i_3_n_0\
    );
\r[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[11]_INST_0_i_1_n_0\,
      I1 => \r[10]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(10)
    );
\r[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[16]_INST_0_i_3_n_0\,
      I1 => \r[12]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[14]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[10]_INST_0_i_2_n_0\,
      O => \r[10]_INST_0_i_1_n_0\
    );
\r[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(18),
      I1 => shamt(3),
      I2 => a(26),
      I3 => shamt(4),
      I4 => a(10),
      O => \r[10]_INST_0_i_2_n_0\
    );
\r[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[12]_INST_0_i_1_n_0\,
      I1 => \r[11]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(11)
    );
\r[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[17]_INST_0_i_3_n_0\,
      I1 => \r[13]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[15]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[11]_INST_0_i_2_n_0\,
      O => \r[11]_INST_0_i_1_n_0\
    );
\r[11]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(19),
      I1 => shamt(3),
      I2 => a(27),
      I3 => shamt(4),
      I4 => a(11),
      O => \r[11]_INST_0_i_2_n_0\
    );
\r[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[13]_INST_0_i_1_n_0\,
      I1 => \r[12]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(12)
    );
\r[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[18]_INST_0_i_3_n_0\,
      I1 => \r[14]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[16]_INST_0_i_3_n_0\,
      I4 => shamt(2),
      I5 => \r[12]_INST_0_i_2_n_0\,
      O => \r[12]_INST_0_i_1_n_0\
    );
\r[12]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(20),
      I1 => shamt(3),
      I2 => a(28),
      I3 => shamt(4),
      I4 => a(12),
      O => \r[12]_INST_0_i_2_n_0\
    );
\r[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[14]_INST_0_i_1_n_0\,
      I1 => \r[13]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(13)
    );
\r[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[19]_INST_0_i_3_n_0\,
      I1 => \r[15]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[17]_INST_0_i_3_n_0\,
      I4 => shamt(2),
      I5 => \r[13]_INST_0_i_2_n_0\,
      O => \r[13]_INST_0_i_1_n_0\
    );
\r[13]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(21),
      I1 => shamt(3),
      I2 => a(29),
      I3 => shamt(4),
      I4 => a(13),
      O => \r[13]_INST_0_i_2_n_0\
    );
\r[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[15]_INST_0_i_1_n_0\,
      I1 => \r[14]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(14)
    );
\r[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[16]_INST_0_i_2_n_0\,
      I1 => \r[16]_INST_0_i_3_n_0\,
      I2 => shamt(1),
      I3 => \r[18]_INST_0_i_3_n_0\,
      I4 => shamt(2),
      I5 => \r[14]_INST_0_i_2_n_0\,
      O => \r[14]_INST_0_i_1_n_0\
    );
\r[14]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(22),
      I1 => shamt(3),
      I2 => a(30),
      I3 => shamt(4),
      I4 => a(14),
      O => \r[14]_INST_0_i_2_n_0\
    );
\r[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[16]_INST_0_i_1_n_0\,
      I1 => \r[15]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(15)
    );
\r[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[17]_INST_0_i_2_n_0\,
      I1 => \r[17]_INST_0_i_3_n_0\,
      I2 => shamt(1),
      I3 => \r[19]_INST_0_i_3_n_0\,
      I4 => shamt(2),
      I5 => \r[15]_INST_0_i_2_n_0\,
      O => \r[15]_INST_0_i_1_n_0\
    );
\r[15]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(23),
      I1 => shamt(3),
      I2 => a(31),
      I3 => shamt(4),
      I4 => a(15),
      O => \r[15]_INST_0_i_2_n_0\
    );
\r[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[17]_INST_0_i_1_n_0\,
      I1 => \r[16]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(16)
    );
\r[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[18]_INST_0_i_2_n_0\,
      I1 => \r[18]_INST_0_i_3_n_0\,
      I2 => shamt(1),
      I3 => \r[16]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[16]_INST_0_i_3_n_0\,
      O => \r[16]_INST_0_i_1_n_0\
    );
\r[16]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(28),
      I1 => a(20),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[16]_INST_0_i_2_n_0\
    );
\r[16]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(24),
      I1 => a(16),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[16]_INST_0_i_3_n_0\
    );
\r[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[18]_INST_0_i_1_n_0\,
      I1 => \r[17]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(17)
    );
\r[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[19]_INST_0_i_2_n_0\,
      I1 => \r[19]_INST_0_i_3_n_0\,
      I2 => shamt(1),
      I3 => \r[17]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[17]_INST_0_i_3_n_0\,
      O => \r[17]_INST_0_i_1_n_0\
    );
\r[17]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(29),
      I1 => a(21),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[17]_INST_0_i_2_n_0\
    );
\r[17]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(25),
      I1 => a(17),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[17]_INST_0_i_3_n_0\
    );
\r[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[19]_INST_0_i_1_n_0\,
      I1 => \r[18]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(18)
    );
\r[18]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \r[20]_INST_0_i_2_n_0\,
      I1 => shamt(1),
      I2 => \r[18]_INST_0_i_2_n_0\,
      I3 => shamt(2),
      I4 => \r[18]_INST_0_i_3_n_0\,
      O => \r[18]_INST_0_i_1_n_0\
    );
\r[18]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(30),
      I1 => a(22),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[18]_INST_0_i_2_n_0\
    );
\r[18]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(26),
      I1 => a(18),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[18]_INST_0_i_3_n_0\
    );
\r[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF000000"
    )
        port map (
      I0 => \r[20]_INST_0_i_1_n_0\,
      I1 => shamt(1),
      I2 => \r[20]_INST_0_i_2_n_0\,
      I3 => \r[19]_INST_0_i_1_n_0\,
      I4 => enable,
      I5 => shamt(0),
      O => r(19)
    );
\r[19]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \r[21]_INST_0_i_2_n_0\,
      I1 => shamt(1),
      I2 => \r[19]_INST_0_i_2_n_0\,
      I3 => shamt(2),
      I4 => \r[19]_INST_0_i_3_n_0\,
      O => \r[19]_INST_0_i_1_n_0\
    );
\r[19]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(31),
      I1 => a(23),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[19]_INST_0_i_2_n_0\
    );
\r[19]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(27),
      I1 => a(19),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[19]_INST_0_i_3_n_0\
    );
\r[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[2]_INST_0_i_1_n_0\,
      I1 => \r[1]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(1)
    );
\r[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \r[1]_INST_0_i_2_n_0\,
      I1 => \r[5]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[7]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[3]_INST_0_i_2_n_0\,
      O => \r[1]_INST_0_i_1_n_0\
    );
\r[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(1),
      I1 => a(17),
      I2 => shamt(3),
      I3 => a(25),
      I4 => shamt(4),
      I5 => a(9),
      O => \r[1]_INST_0_i_2_n_0\
    );
\r[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000B8B80000"
    )
        port map (
      I0 => \r[20]_INST_0_i_1_n_0\,
      I1 => shamt(1),
      I2 => \r[20]_INST_0_i_2_n_0\,
      I3 => \r[21]_INST_0_i_1_n_0\,
      I4 => enable,
      I5 => shamt(0),
      O => r(20)
    );
\r[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => a(26),
      I1 => shamt(2),
      I2 => a(30),
      I3 => a(22),
      I4 => shamt(3),
      I5 => shamt(4),
      O => \r[20]_INST_0_i_1_n_0\
    );
\r[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => a(24),
      I1 => shamt(2),
      I2 => a(28),
      I3 => a(20),
      I4 => shamt(3),
      I5 => shamt(4),
      O => \r[20]_INST_0_i_2_n_0\
    );
\r[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[22]_INST_0_i_1_n_0\,
      I1 => \r[21]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(21)
    );
\r[21]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \r[23]_INST_0_i_2_n_0\,
      I1 => shamt(1),
      I2 => \r[21]_INST_0_i_2_n_0\,
      O => \r[21]_INST_0_i_1_n_0\
    );
\r[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => a(25),
      I1 => shamt(2),
      I2 => a(29),
      I3 => a(21),
      I4 => shamt(3),
      I5 => shamt(4),
      O => \r[21]_INST_0_i_2_n_0\
    );
\r[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[23]_INST_0_i_1_n_0\,
      I1 => \r[22]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(22)
    );
\r[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => a(28),
      I1 => shamt(2),
      I2 => \r[30]_INST_0_i_2_n_0\,
      I3 => a(24),
      I4 => shamt(1),
      I5 => \r[20]_INST_0_i_1_n_0\,
      O => \r[22]_INST_0_i_1_n_0\
    );
\r[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[24]_INST_0_i_1_n_0\,
      I1 => \r[23]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(23)
    );
\r[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => a(29),
      I1 => shamt(2),
      I2 => \r[30]_INST_0_i_2_n_0\,
      I3 => a(25),
      I4 => shamt(1),
      I5 => \r[23]_INST_0_i_2_n_0\,
      O => \r[23]_INST_0_i_1_n_0\
    );
\r[23]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => a(27),
      I1 => shamt(2),
      I2 => a(31),
      I3 => a(23),
      I4 => shamt(3),
      I5 => shamt(4),
      O => \r[23]_INST_0_i_2_n_0\
    );
\r[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[25]_INST_0_i_1_n_0\,
      I1 => \r[24]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(24)
    );
\r[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => a(30),
      I1 => shamt(2),
      I2 => \r[30]_INST_0_i_2_n_0\,
      I3 => a(26),
      I4 => shamt(1),
      I5 => \r[24]_INST_0_i_2_n_0\,
      O => \r[24]_INST_0_i_1_n_0\
    );
\r[24]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => a(28),
      I1 => shamt(2),
      I2 => shamt(4),
      I3 => shamt(3),
      I4 => a(24),
      O => \r[24]_INST_0_i_2_n_0\
    );
\r[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[26]_INST_0_i_1_n_0\,
      I1 => \r[25]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(25)
    );
\r[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => a(31),
      I1 => shamt(2),
      I2 => \r[30]_INST_0_i_2_n_0\,
      I3 => a(27),
      I4 => shamt(1),
      I5 => \r[25]_INST_0_i_2_n_0\,
      O => \r[25]_INST_0_i_1_n_0\
    );
\r[25]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => a(29),
      I1 => shamt(2),
      I2 => shamt(4),
      I3 => shamt(3),
      I4 => a(25),
      O => \r[25]_INST_0_i_2_n_0\
    );
\r[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[27]_INST_0_i_1_n_0\,
      I1 => \r[26]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(26)
    );
\r[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => a(28),
      I1 => shamt(1),
      I2 => a(30),
      I3 => shamt(2),
      I4 => \r[30]_INST_0_i_2_n_0\,
      I5 => a(26),
      O => \r[26]_INST_0_i_1_n_0\
    );
\r[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[28]_INST_0_i_1_n_0\,
      I1 => \r[27]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(27)
    );
\r[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => a(29),
      I1 => shamt(1),
      I2 => a(31),
      I3 => shamt(2),
      I4 => \r[30]_INST_0_i_2_n_0\,
      I5 => a(27),
      O => \r[27]_INST_0_i_1_n_0\
    );
\r[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[29]_INST_0_i_1_n_0\,
      I1 => \r[28]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(28)
    );
\r[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => a(30),
      I1 => shamt(4),
      I2 => shamt(3),
      I3 => a(28),
      I4 => shamt(1),
      I5 => shamt(2),
      O => \r[28]_INST_0_i_1_n_0\
    );
\r[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80800000FF000000"
    )
        port map (
      I0 => \r[30]_INST_0_i_1_n_0\,
      I1 => a(30),
      I2 => \r[30]_INST_0_i_2_n_0\,
      I3 => \r[29]_INST_0_i_1_n_0\,
      I4 => enable,
      I5 => shamt(0),
      O => r(29)
    );
\r[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => a(31),
      I1 => shamt(4),
      I2 => shamt(3),
      I3 => a(29),
      I4 => shamt(1),
      I5 => shamt(2),
      O => \r[29]_INST_0_i_1_n_0\
    );
\r[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[3]_INST_0_i_1_n_0\,
      I1 => \r[2]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(2)
    );
\r[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[8]_INST_0_i_2_n_0\,
      I1 => \r[4]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[6]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[2]_INST_0_i_2_n_0\,
      O => \r[2]_INST_0_i_1_n_0\
    );
\r[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(2),
      I1 => a(18),
      I2 => shamt(3),
      I3 => a(26),
      I4 => shamt(4),
      I5 => a(10),
      O => \r[2]_INST_0_i_2_n_0\
    );
\r[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88000000C0000000"
    )
        port map (
      I0 => a(31),
      I1 => \r[30]_INST_0_i_1_n_0\,
      I2 => a(30),
      I3 => \r[30]_INST_0_i_2_n_0\,
      I4 => enable,
      I5 => shamt(0),
      O => r(30)
    );
\r[30]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shamt(1),
      I1 => shamt(2),
      O => \r[30]_INST_0_i_1_n_0\
    );
\r[30]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shamt(3),
      I1 => shamt(4),
      O => \r[30]_INST_0_i_2_n_0\
    );
\r[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => shamt(4),
      I2 => shamt(3),
      I3 => a(31),
      I4 => shamt(1),
      I5 => shamt(2),
      O => r(31)
    );
\r[31]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      I1 => shamt(0),
      O => \r[31]_INST_0_i_1_n_0\
    );
\r[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[4]_INST_0_i_1_n_0\,
      I1 => \r[3]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(3)
    );
\r[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[9]_INST_0_i_2_n_0\,
      I1 => \r[5]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[7]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[3]_INST_0_i_2_n_0\,
      O => \r[3]_INST_0_i_1_n_0\
    );
\r[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(3),
      I1 => a(19),
      I2 => shamt(3),
      I3 => a(27),
      I4 => shamt(4),
      I5 => a(11),
      O => \r[3]_INST_0_i_2_n_0\
    );
\r[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[5]_INST_0_i_1_n_0\,
      I1 => \r[4]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(4)
    );
\r[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[10]_INST_0_i_2_n_0\,
      I1 => \r[6]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[8]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[4]_INST_0_i_2_n_0\,
      O => \r[4]_INST_0_i_1_n_0\
    );
\r[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(4),
      I1 => a(20),
      I2 => shamt(3),
      I3 => a(28),
      I4 => shamt(4),
      I5 => a(12),
      O => \r[4]_INST_0_i_2_n_0\
    );
\r[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[6]_INST_0_i_1_n_0\,
      I1 => \r[5]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(5)
    );
\r[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[11]_INST_0_i_2_n_0\,
      I1 => \r[7]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[9]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[5]_INST_0_i_2_n_0\,
      O => \r[5]_INST_0_i_1_n_0\
    );
\r[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(5),
      I1 => a(21),
      I2 => shamt(3),
      I3 => a(29),
      I4 => shamt(4),
      I5 => a(13),
      O => \r[5]_INST_0_i_2_n_0\
    );
\r[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[7]_INST_0_i_1_n_0\,
      I1 => \r[6]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(6)
    );
\r[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[12]_INST_0_i_2_n_0\,
      I1 => \r[8]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[10]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[6]_INST_0_i_2_n_0\,
      O => \r[6]_INST_0_i_1_n_0\
    );
\r[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(6),
      I1 => a(22),
      I2 => shamt(3),
      I3 => a(30),
      I4 => shamt(4),
      I5 => a(14),
      O => \r[6]_INST_0_i_2_n_0\
    );
\r[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[8]_INST_0_i_1_n_0\,
      I1 => \r[7]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(7)
    );
\r[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[13]_INST_0_i_2_n_0\,
      I1 => \r[9]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[11]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[7]_INST_0_i_2_n_0\,
      O => \r[7]_INST_0_i_1_n_0\
    );
\r[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(7),
      I1 => a(23),
      I2 => shamt(3),
      I3 => a(31),
      I4 => shamt(4),
      I5 => a(15),
      O => \r[7]_INST_0_i_2_n_0\
    );
\r[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[9]_INST_0_i_1_n_0\,
      I1 => \r[8]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(8)
    );
\r[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[14]_INST_0_i_2_n_0\,
      I1 => \r[10]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[12]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[8]_INST_0_i_2_n_0\,
      O => \r[8]_INST_0_i_1_n_0\
    );
\r[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(16),
      I1 => shamt(3),
      I2 => a(24),
      I3 => shamt(4),
      I4 => a(8),
      O => \r[8]_INST_0_i_2_n_0\
    );
\r[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[10]_INST_0_i_1_n_0\,
      I1 => \r[9]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(9)
    );
\r[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[15]_INST_0_i_2_n_0\,
      I1 => \r[11]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[13]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[9]_INST_0_i_2_n_0\,
      O => \r[9]_INST_0_i_1_n_0\
    );
\r[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(17),
      I1 => shamt(3),
      I2 => a(25),
      I3 => shamt(4),
      I4 => a(9),
      O => \r[9]_INST_0_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity add_branch is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    output : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end add_branch;

architecture STRUCTURE of add_branch is
  signal \output[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \output[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \output[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \output[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \output[0]_INST_0_n_0\ : STD_LOGIC;
  signal \output[0]_INST_0_n_1\ : STD_LOGIC;
  signal \output[0]_INST_0_n_2\ : STD_LOGIC;
  signal \output[0]_INST_0_n_3\ : STD_LOGIC;
  signal \output[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \output[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \output[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \output[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \output[12]_INST_0_n_0\ : STD_LOGIC;
  signal \output[12]_INST_0_n_1\ : STD_LOGIC;
  signal \output[12]_INST_0_n_2\ : STD_LOGIC;
  signal \output[12]_INST_0_n_3\ : STD_LOGIC;
  signal \output[16]_INST_0_n_0\ : STD_LOGIC;
  signal \output[16]_INST_0_n_1\ : STD_LOGIC;
  signal \output[16]_INST_0_n_2\ : STD_LOGIC;
  signal \output[16]_INST_0_n_3\ : STD_LOGIC;
  signal \output[20]_INST_0_n_0\ : STD_LOGIC;
  signal \output[20]_INST_0_n_1\ : STD_LOGIC;
  signal \output[20]_INST_0_n_2\ : STD_LOGIC;
  signal \output[20]_INST_0_n_3\ : STD_LOGIC;
  signal \output[24]_INST_0_n_0\ : STD_LOGIC;
  signal \output[24]_INST_0_n_1\ : STD_LOGIC;
  signal \output[24]_INST_0_n_2\ : STD_LOGIC;
  signal \output[24]_INST_0_n_3\ : STD_LOGIC;
  signal \output[28]_INST_0_n_1\ : STD_LOGIC;
  signal \output[28]_INST_0_n_2\ : STD_LOGIC;
  signal \output[28]_INST_0_n_3\ : STD_LOGIC;
  signal \output[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \output[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \output[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \output[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \output[4]_INST_0_n_0\ : STD_LOGIC;
  signal \output[4]_INST_0_n_1\ : STD_LOGIC;
  signal \output[4]_INST_0_n_2\ : STD_LOGIC;
  signal \output[4]_INST_0_n_3\ : STD_LOGIC;
  signal \output[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \output[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \output[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \output[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \output[8]_INST_0_n_0\ : STD_LOGIC;
  signal \output[8]_INST_0_n_1\ : STD_LOGIC;
  signal \output[8]_INST_0_n_2\ : STD_LOGIC;
  signal \output[8]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_output[28]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\output[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output[0]_INST_0_n_0\,
      CO(2) => \output[0]_INST_0_n_1\,
      CO(1) => \output[0]_INST_0_n_2\,
      CO(0) => \output[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a(3 downto 0),
      O(3 downto 0) => output(3 downto 0),
      S(3) => \output[0]_INST_0_i_1_n_0\,
      S(2) => \output[0]_INST_0_i_2_n_0\,
      S(1) => \output[0]_INST_0_i_3_n_0\,
      S(0) => \output[0]_INST_0_i_4_n_0\
    );
\output[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(3),
      I1 => b(3),
      O => \output[0]_INST_0_i_1_n_0\
    );
\output[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(2),
      I1 => b(2),
      O => \output[0]_INST_0_i_2_n_0\
    );
\output[0]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(1),
      I1 => b(1),
      O => \output[0]_INST_0_i_3_n_0\
    );
\output[0]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(0),
      I1 => b(0),
      O => \output[0]_INST_0_i_4_n_0\
    );
\output[12]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[8]_INST_0_n_0\,
      CO(3) => \output[12]_INST_0_n_0\,
      CO(2) => \output[12]_INST_0_n_1\,
      CO(1) => \output[12]_INST_0_n_2\,
      CO(0) => \output[12]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a(15 downto 12),
      O(3 downto 0) => output(15 downto 12),
      S(3) => \output[12]_INST_0_i_1_n_0\,
      S(2) => \output[12]_INST_0_i_2_n_0\,
      S(1) => \output[12]_INST_0_i_3_n_0\,
      S(0) => \output[12]_INST_0_i_4_n_0\
    );
\output[12]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(15),
      I1 => b(15),
      O => \output[12]_INST_0_i_1_n_0\
    );
\output[12]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(14),
      I1 => b(14),
      O => \output[12]_INST_0_i_2_n_0\
    );
\output[12]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(13),
      I1 => b(13),
      O => \output[12]_INST_0_i_3_n_0\
    );
\output[12]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(12),
      I1 => b(12),
      O => \output[12]_INST_0_i_4_n_0\
    );
\output[16]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[12]_INST_0_n_0\,
      CO(3) => \output[16]_INST_0_n_0\,
      CO(2) => \output[16]_INST_0_n_1\,
      CO(1) => \output[16]_INST_0_n_2\,
      CO(0) => \output[16]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a(19 downto 16),
      O(3 downto 0) => output(19 downto 16),
      S(3 downto 0) => a(19 downto 16)
    );
\output[20]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[16]_INST_0_n_0\,
      CO(3) => \output[20]_INST_0_n_0\,
      CO(2) => \output[20]_INST_0_n_1\,
      CO(1) => \output[20]_INST_0_n_2\,
      CO(0) => \output[20]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a(23 downto 20),
      O(3 downto 0) => output(23 downto 20),
      S(3 downto 0) => a(23 downto 20)
    );
\output[24]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[20]_INST_0_n_0\,
      CO(3) => \output[24]_INST_0_n_0\,
      CO(2) => \output[24]_INST_0_n_1\,
      CO(1) => \output[24]_INST_0_n_2\,
      CO(0) => \output[24]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a(27 downto 24),
      O(3 downto 0) => output(27 downto 24),
      S(3 downto 0) => a(27 downto 24)
    );
\output[28]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[24]_INST_0_n_0\,
      CO(3) => \NLW_output[28]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \output[28]_INST_0_n_1\,
      CO(1) => \output[28]_INST_0_n_2\,
      CO(0) => \output[28]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => a(30 downto 28),
      O(3 downto 0) => output(31 downto 28),
      S(3 downto 0) => a(31 downto 28)
    );
\output[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[0]_INST_0_n_0\,
      CO(3) => \output[4]_INST_0_n_0\,
      CO(2) => \output[4]_INST_0_n_1\,
      CO(1) => \output[4]_INST_0_n_2\,
      CO(0) => \output[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a(7 downto 4),
      O(3 downto 0) => output(7 downto 4),
      S(3) => \output[4]_INST_0_i_1_n_0\,
      S(2) => \output[4]_INST_0_i_2_n_0\,
      S(1) => \output[4]_INST_0_i_3_n_0\,
      S(0) => \output[4]_INST_0_i_4_n_0\
    );
\output[4]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(7),
      I1 => b(7),
      O => \output[4]_INST_0_i_1_n_0\
    );
\output[4]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(6),
      I1 => b(6),
      O => \output[4]_INST_0_i_2_n_0\
    );
\output[4]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(5),
      I1 => b(5),
      O => \output[4]_INST_0_i_3_n_0\
    );
\output[4]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(4),
      I1 => b(4),
      O => \output[4]_INST_0_i_4_n_0\
    );
\output[8]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[4]_INST_0_n_0\,
      CO(3) => \output[8]_INST_0_n_0\,
      CO(2) => \output[8]_INST_0_n_1\,
      CO(1) => \output[8]_INST_0_n_2\,
      CO(0) => \output[8]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a(11 downto 8),
      O(3 downto 0) => output(11 downto 8),
      S(3) => \output[8]_INST_0_i_1_n_0\,
      S(2) => \output[8]_INST_0_i_2_n_0\,
      S(1) => \output[8]_INST_0_i_3_n_0\,
      S(0) => \output[8]_INST_0_i_4_n_0\
    );
\output[8]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(11),
      I1 => b(11),
      O => \output[8]_INST_0_i_1_n_0\
    );
\output[8]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(10),
      I1 => b(10),
      O => \output[8]_INST_0_i_2_n_0\
    );
\output[8]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(9),
      I1 => b(9),
      O => \output[8]_INST_0_i_3_n_0\
    );
\output[8]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(8),
      I1 => b(8),
      O => \output[8]_INST_0_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity add_enable is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    enable : in STD_LOGIC;
    as : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bs : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end add_enable;

architecture STRUCTURE of add_enable is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \as[0]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \as[10]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \as[11]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \as[12]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \as[13]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \as[14]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \as[15]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \as[16]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \as[17]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \as[18]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \as[19]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \as[1]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \as[20]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \as[21]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \as[22]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \as[23]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \as[24]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \as[25]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \as[26]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \as[27]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \as[28]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \as[29]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \as[2]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \as[30]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \as[31]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \as[3]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \as[4]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \as[5]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \as[6]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \as[7]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \as[8]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \as[9]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bs[0]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bs[10]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \bs[11]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \bs[12]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \bs[13]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \bs[14]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \bs[15]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \bs[16]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \bs[17]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \bs[18]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \bs[19]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \bs[1]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \bs[20]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \bs[21]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bs[22]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bs[23]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \bs[24]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \bs[25]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \bs[26]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \bs[27]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bs[28]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bs[29]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bs[2]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \bs[30]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bs[31]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bs[3]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \bs[4]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \bs[5]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \bs[6]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \bs[7]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \bs[8]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \bs[9]_INST_0\ : label is "soft_lutpair78";
begin
\as[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => a(0),
      O => as(0)
    );
\as[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(10),
      I1 => enable,
      O => as(10)
    );
\as[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(11),
      I1 => enable,
      O => as(11)
    );
\as[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(12),
      I1 => enable,
      O => as(12)
    );
\as[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(13),
      I1 => enable,
      O => as(13)
    );
\as[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(14),
      I1 => enable,
      O => as(14)
    );
\as[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(15),
      I1 => enable,
      O => as(15)
    );
\as[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(16),
      I1 => enable,
      O => as(16)
    );
\as[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(17),
      I1 => enable,
      O => as(17)
    );
\as[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(18),
      I1 => enable,
      O => as(18)
    );
\as[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(19),
      I1 => enable,
      O => as(19)
    );
\as[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(1),
      I1 => enable,
      O => as(1)
    );
\as[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(20),
      I1 => enable,
      O => as(20)
    );
\as[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(21),
      I1 => enable,
      O => as(21)
    );
\as[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(22),
      I1 => enable,
      O => as(22)
    );
\as[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(23),
      I1 => enable,
      O => as(23)
    );
\as[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(24),
      I1 => enable,
      O => as(24)
    );
\as[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(25),
      I1 => enable,
      O => as(25)
    );
\as[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(26),
      I1 => enable,
      O => as(26)
    );
\as[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(27),
      I1 => enable,
      O => as(27)
    );
\as[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(28),
      I1 => enable,
      O => as(28)
    );
\as[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(29),
      I1 => enable,
      O => as(29)
    );
\as[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(2),
      I1 => enable,
      O => as(2)
    );
\as[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(30),
      I1 => enable,
      O => as(30)
    );
\as[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(31),
      I1 => enable,
      O => as(31)
    );
\as[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(3),
      I1 => enable,
      O => as(3)
    );
\as[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(4),
      I1 => enable,
      O => as(4)
    );
\as[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(5),
      I1 => enable,
      O => as(5)
    );
\as[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(6),
      I1 => enable,
      O => as(6)
    );
\as[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(7),
      I1 => enable,
      O => as(7)
    );
\as[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(8),
      I1 => enable,
      O => as(8)
    );
\as[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a(9),
      I1 => enable,
      O => as(9)
    );
\bs[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => b(0),
      O => bs(0)
    );
\bs[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(10),
      I1 => enable,
      O => bs(10)
    );
\bs[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(11),
      I1 => enable,
      O => bs(11)
    );
\bs[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(12),
      I1 => enable,
      O => bs(12)
    );
\bs[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(13),
      I1 => enable,
      O => bs(13)
    );
\bs[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(14),
      I1 => enable,
      O => bs(14)
    );
\bs[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(15),
      I1 => enable,
      O => bs(15)
    );
\bs[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(16),
      I1 => enable,
      O => bs(16)
    );
\bs[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(17),
      I1 => enable,
      O => bs(17)
    );
\bs[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(18),
      I1 => enable,
      O => bs(18)
    );
\bs[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(19),
      I1 => enable,
      O => bs(19)
    );
\bs[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(1),
      I1 => enable,
      O => bs(1)
    );
\bs[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(20),
      I1 => enable,
      O => bs(20)
    );
\bs[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(21),
      I1 => enable,
      O => bs(21)
    );
\bs[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(22),
      I1 => enable,
      O => bs(22)
    );
\bs[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(23),
      I1 => enable,
      O => bs(23)
    );
\bs[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(24),
      I1 => enable,
      O => bs(24)
    );
\bs[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(25),
      I1 => enable,
      O => bs(25)
    );
\bs[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(26),
      I1 => enable,
      O => bs(26)
    );
\bs[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(27),
      I1 => enable,
      O => bs(27)
    );
\bs[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(28),
      I1 => enable,
      O => bs(28)
    );
\bs[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(29),
      I1 => enable,
      O => bs(29)
    );
\bs[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(2),
      I1 => enable,
      O => bs(2)
    );
\bs[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(30),
      I1 => enable,
      O => bs(30)
    );
\bs[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(31),
      I1 => enable,
      O => bs(31)
    );
\bs[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(3),
      I1 => enable,
      O => bs(3)
    );
\bs[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(4),
      I1 => enable,
      O => bs(4)
    );
\bs[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(5),
      I1 => enable,
      O => bs(5)
    );
\bs[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(6),
      I1 => enable,
      O => bs(6)
    );
\bs[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(7),
      I1 => enable,
      O => bs(7)
    );
\bs[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(8),
      I1 => enable,
      O => bs(8)
    );
\bs[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b(9),
      I1 => enable,
      O => bs(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity add_pc is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    output : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end add_pc;

architecture STRUCTURE of add_pc is
  signal \<const0>\ : STD_LOGIC;
  signal \^output\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \output[13]_INST_0_n_0\ : STD_LOGIC;
  signal \output[13]_INST_0_n_1\ : STD_LOGIC;
  signal \output[13]_INST_0_n_2\ : STD_LOGIC;
  signal \output[13]_INST_0_n_3\ : STD_LOGIC;
  signal \output[17]_INST_0_n_0\ : STD_LOGIC;
  signal \output[17]_INST_0_n_1\ : STD_LOGIC;
  signal \output[17]_INST_0_n_2\ : STD_LOGIC;
  signal \output[17]_INST_0_n_3\ : STD_LOGIC;
  signal \output[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \output[1]_INST_0_n_0\ : STD_LOGIC;
  signal \output[1]_INST_0_n_1\ : STD_LOGIC;
  signal \output[1]_INST_0_n_2\ : STD_LOGIC;
  signal \output[1]_INST_0_n_3\ : STD_LOGIC;
  signal \output[21]_INST_0_n_0\ : STD_LOGIC;
  signal \output[21]_INST_0_n_1\ : STD_LOGIC;
  signal \output[21]_INST_0_n_2\ : STD_LOGIC;
  signal \output[21]_INST_0_n_3\ : STD_LOGIC;
  signal \output[25]_INST_0_n_0\ : STD_LOGIC;
  signal \output[25]_INST_0_n_1\ : STD_LOGIC;
  signal \output[25]_INST_0_n_2\ : STD_LOGIC;
  signal \output[25]_INST_0_n_3\ : STD_LOGIC;
  signal \output[29]_INST_0_n_2\ : STD_LOGIC;
  signal \output[29]_INST_0_n_3\ : STD_LOGIC;
  signal \output[5]_INST_0_n_0\ : STD_LOGIC;
  signal \output[5]_INST_0_n_1\ : STD_LOGIC;
  signal \output[5]_INST_0_n_2\ : STD_LOGIC;
  signal \output[5]_INST_0_n_3\ : STD_LOGIC;
  signal \output[9]_INST_0_n_0\ : STD_LOGIC;
  signal \output[9]_INST_0_n_1\ : STD_LOGIC;
  signal \output[9]_INST_0_n_2\ : STD_LOGIC;
  signal \output[9]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_output[29]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_output[29]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  output(31 downto 1) <= \^output\(31 downto 1);
  output(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\output[13]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[9]_INST_0_n_0\,
      CO(3) => \output[13]_INST_0_n_0\,
      CO(2) => \output[13]_INST_0_n_1\,
      CO(1) => \output[13]_INST_0_n_2\,
      CO(0) => \output[13]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^output\(16 downto 13),
      S(3 downto 0) => a(16 downto 13)
    );
\output[17]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[13]_INST_0_n_0\,
      CO(3) => \output[17]_INST_0_n_0\,
      CO(2) => \output[17]_INST_0_n_1\,
      CO(1) => \output[17]_INST_0_n_2\,
      CO(0) => \output[17]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^output\(20 downto 17),
      S(3 downto 0) => a(20 downto 17)
    );
\output[1]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output[1]_INST_0_n_0\,
      CO(2) => \output[1]_INST_0_n_1\,
      CO(1) => \output[1]_INST_0_n_2\,
      CO(0) => \output[1]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => a(2),
      DI(0) => '0',
      O(3 downto 0) => \^output\(4 downto 1),
      S(3 downto 2) => a(4 downto 3),
      S(1) => \output[1]_INST_0_i_1_n_0\,
      S(0) => a(1)
    );
\output[1]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a(2),
      O => \output[1]_INST_0_i_1_n_0\
    );
\output[21]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[17]_INST_0_n_0\,
      CO(3) => \output[21]_INST_0_n_0\,
      CO(2) => \output[21]_INST_0_n_1\,
      CO(1) => \output[21]_INST_0_n_2\,
      CO(0) => \output[21]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^output\(24 downto 21),
      S(3 downto 0) => a(24 downto 21)
    );
\output[25]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[21]_INST_0_n_0\,
      CO(3) => \output[25]_INST_0_n_0\,
      CO(2) => \output[25]_INST_0_n_1\,
      CO(1) => \output[25]_INST_0_n_2\,
      CO(0) => \output[25]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^output\(28 downto 25),
      S(3 downto 0) => a(28 downto 25)
    );
\output[29]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[25]_INST_0_n_0\,
      CO(3 downto 2) => \NLW_output[29]_INST_0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \output[29]_INST_0_n_2\,
      CO(0) => \output[29]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_output[29]_INST_0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^output\(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => a(31 downto 29)
    );
\output[5]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[1]_INST_0_n_0\,
      CO(3) => \output[5]_INST_0_n_0\,
      CO(2) => \output[5]_INST_0_n_1\,
      CO(1) => \output[5]_INST_0_n_2\,
      CO(0) => \output[5]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^output\(8 downto 5),
      S(3 downto 0) => a(8 downto 5)
    );
\output[9]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[5]_INST_0_n_0\,
      CO(3) => \output[9]_INST_0_n_0\,
      CO(2) => \output[9]_INST_0_n_1\,
      CO(1) => \output[9]_INST_0_n_2\,
      CO(0) => \output[9]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^output\(12 downto 9),
      S(3 downto 0) => a(12 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity alu_control is
  port (
    ALU_op : in STD_LOGIC_VECTOR ( 1 downto 0 );
    funct : in STD_LOGIC_VECTOR ( 5 downto 0 );
    count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    alu_control_input : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end alu_control;

architecture STRUCTURE of alu_control is
  signal \<const0>\ : STD_LOGIC;
  signal \alu_control_input_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \alu_control_input_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \alu_control_input_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \alu_control_input_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \alu_control_input_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \alu_control_input_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \alu_control_input_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \alu_control_input_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \^count\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \count_reg[5]_i_4_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \alu_control_input_reg[0]\ : label is "LDC";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \alu_control_input_reg[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \alu_control_input_reg[1]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \alu_control_input_reg[3]_i_2\ : label is "soft_lutpair259";
  attribute XILINX_LEGACY_PRIM of \count_reg[5]\ : label is "LDC";
  attribute SOFT_HLUTNM of \count_reg[5]_i_2\ : label is "soft_lutpair260";
begin
  count(31) <= \<const0>\;
  count(30) <= \<const0>\;
  count(29) <= \<const0>\;
  count(28) <= \<const0>\;
  count(27) <= \<const0>\;
  count(26) <= \<const0>\;
  count(25) <= \<const0>\;
  count(24) <= \<const0>\;
  count(23) <= \<const0>\;
  count(22) <= \<const0>\;
  count(21) <= \<const0>\;
  count(20) <= \<const0>\;
  count(19) <= \<const0>\;
  count(18) <= \<const0>\;
  count(17) <= \<const0>\;
  count(16) <= \<const0>\;
  count(15) <= \<const0>\;
  count(14) <= \<const0>\;
  count(13) <= \<const0>\;
  count(12) <= \<const0>\;
  count(11) <= \<const0>\;
  count(10) <= \<const0>\;
  count(9) <= \<const0>\;
  count(8) <= \<const0>\;
  count(7) <= \<const0>\;
  count(6) <= \<const0>\;
  count(5) <= \^count\(5);
  count(4) <= \<const0>\;
  count(3) <= \<const0>\;
  count(2) <= \<const0>\;
  count(1 downto 0) <= \^count\(1 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\alu_control_input_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \count_reg[5]_i_3_n_0\,
      D => \alu_control_input_reg[0]_i_1_n_0\,
      G => \count_reg[5]_i_2_n_0\,
      GE => '1',
      Q => alu_control_input(0)
    );
\alu_control_input_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAEAEE"
    )
        port map (
      I0 => \alu_control_input_reg[0]_i_2_n_0\,
      I1 => funct(1),
      I2 => funct(2),
      I3 => funct(5),
      I4 => \count_reg[5]_i_4_n_0\,
      I5 => funct(0),
      O => \alu_control_input_reg[0]_i_1_n_0\
    );
\alu_control_input_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030203030003020"
    )
        port map (
      I0 => funct(2),
      I1 => ALU_op(0),
      I2 => ALU_op(1),
      I3 => funct(4),
      I4 => funct(5),
      I5 => funct(3),
      O => \alu_control_input_reg[0]_i_2_n_0\
    );
\alu_control_input_reg[1]\: unisim.vcomponents.LDCP
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \count_reg[1]_i_2_n_0\,
      D => \alu_control_input_reg[1]_i_1_n_0\,
      G => \count_reg[5]_i_2_n_0\,
      PRE => \count_reg[0]_i_2_n_0\,
      Q => alu_control_input(1)
    );
\alu_control_input_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \alu_control_input_reg[1]_i_2_n_0\,
      I1 => ALU_op(0),
      I2 => ALU_op(1),
      I3 => \alu_control_input_reg[1]_i_3_n_0\,
      O => \alu_control_input_reg[1]_i_1_n_0\
    );
\alu_control_input_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => funct(0),
      I1 => funct(5),
      I2 => funct(4),
      I3 => funct(3),
      I4 => funct(2),
      O => \alu_control_input_reg[1]_i_2_n_0\
    );
\alu_control_input_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000000B0000"
    )
        port map (
      I0 => funct(1),
      I1 => funct(3),
      I2 => funct(4),
      I3 => funct(0),
      I4 => funct(5),
      I5 => funct(2),
      O => \alu_control_input_reg[1]_i_3_n_0\
    );
\alu_control_input_reg[2]\: unisim.vcomponents.LDCP
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \count_reg[1]_i_1_n_0\,
      D => \alu_control_input_reg[2]_i_1_n_0\,
      G => \count_reg[5]_i_2_n_0\,
      PRE => \count_reg[1]_i_2_n_0\,
      Q => alu_control_input(2)
    );
\alu_control_input_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFEFFFE"
    )
        port map (
      I0 => funct(1),
      I1 => \count_reg[5]_i_4_n_0\,
      I2 => \alu_control_input_reg[3]_i_2_n_0\,
      I3 => funct(4),
      I4 => funct(2),
      I5 => funct(3),
      O => \alu_control_input_reg[2]_i_1_n_0\
    );
\alu_control_input_reg[3]\: unisim.vcomponents.LDCP
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \count_reg[1]_i_1_n_0\,
      D => \alu_control_input_reg[3]_i_1_n_0\,
      G => \count_reg[5]_i_2_n_0\,
      PRE => \count_reg[1]_i_2_n_0\,
      Q => alu_control_input(3)
    );
\alu_control_input_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FB00FF00EF00EA"
    )
        port map (
      I0 => \alu_control_input_reg[3]_i_2_n_0\,
      I1 => funct(2),
      I2 => funct(1),
      I3 => \count_reg[5]_i_4_n_0\,
      I4 => funct(3),
      I5 => funct(4),
      O => \alu_control_input_reg[3]_i_1_n_0\
    );
\alu_control_input_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => funct(0),
      I1 => funct(3),
      I2 => funct(2),
      I3 => funct(5),
      O => \alu_control_input_reg[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.LDCP
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \count_reg[1]_i_2_n_0\,
      D => \count_reg[0]_i_1_n_0\,
      G => \count_reg[5]_i_2_n_0\,
      PRE => \count_reg[0]_i_2_n_0\,
      Q => \^count\(0)
    );
\count_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \count_reg[5]_i_4_n_0\,
      I1 => funct(0),
      I2 => funct(5),
      I3 => funct(4),
      I4 => funct(3),
      I5 => funct(2),
      O => \count_reg[0]_i_1_n_0\
    );
\count_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ALU_op(0),
      I1 => ALU_op(1),
      O => \count_reg[0]_i_2_n_0\
    );
\count_reg[1]\: unisim.vcomponents.LDCP
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \count_reg[1]_i_1_n_0\,
      D => '0',
      G => \count_reg[5]_i_2_n_0\,
      PRE => \count_reg[1]_i_2_n_0\,
      Q => \^count\(1)
    );
\count_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ALU_op(1),
      I1 => ALU_op(0),
      O => \count_reg[1]_i_1_n_0\
    );
\count_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ALU_op(0),
      I1 => ALU_op(1),
      O => \count_reg[1]_i_2_n_0\
    );
\count_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \count_reg[5]_i_3_n_0\,
      D => \count_reg[5]_i_1_n_0\,
      G => \count_reg[5]_i_2_n_0\,
      GE => '1',
      Q => \^count\(5)
    );
\count_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => funct(2),
      I1 => funct(3),
      I2 => funct(4),
      I3 => funct(5),
      I4 => funct(0),
      I5 => \count_reg[5]_i_4_n_0\,
      O => \count_reg[5]_i_1_n_0\
    );
\count_reg[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ALU_op(1),
      I1 => ALU_op(0),
      O => \count_reg[5]_i_2_n_0\
    );
\count_reg[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ALU_op(0),
      I1 => ALU_op(1),
      O => \count_reg[5]_i_3_n_0\
    );
\count_reg[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ALU_op(0),
      I1 => ALU_op(1),
      O => \count_reg[5]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity and_bit is
  port (
    A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B : in STD_LOGIC_VECTOR ( 31 downto 0 );
    R : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end and_bit;

architecture STRUCTURE of and_bit is
begin
\R[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(0),
      I1 => B(0),
      O => R(0)
    );
\R[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(10),
      I1 => B(10),
      O => R(10)
    );
\R[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(11),
      I1 => B(11),
      O => R(11)
    );
\R[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(12),
      I1 => B(12),
      O => R(12)
    );
\R[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(13),
      I1 => B(13),
      O => R(13)
    );
\R[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(14),
      I1 => B(14),
      O => R(14)
    );
\R[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(15),
      I1 => B(15),
      O => R(15)
    );
\R[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(16),
      I1 => B(16),
      O => R(16)
    );
\R[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(17),
      I1 => B(17),
      O => R(17)
    );
\R[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(18),
      I1 => B(18),
      O => R(18)
    );
\R[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(19),
      I1 => B(19),
      O => R(19)
    );
\R[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(1),
      I1 => B(1),
      O => R(1)
    );
\R[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(20),
      I1 => B(20),
      O => R(20)
    );
\R[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(21),
      I1 => B(21),
      O => R(21)
    );
\R[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(22),
      I1 => B(22),
      O => R(22)
    );
\R[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(23),
      I1 => B(23),
      O => R(23)
    );
\R[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(24),
      I1 => B(24),
      O => R(24)
    );
\R[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(25),
      I1 => B(25),
      O => R(25)
    );
\R[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(26),
      I1 => B(26),
      O => R(26)
    );
\R[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(27),
      I1 => B(27),
      O => R(27)
    );
\R[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(28),
      I1 => B(28),
      O => R(28)
    );
\R[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(29),
      I1 => B(29),
      O => R(29)
    );
\R[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(2),
      I1 => B(2),
      O => R(2)
    );
\R[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(30),
      I1 => B(30),
      O => R(30)
    );
\R[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(31),
      I1 => B(31),
      O => R(31)
    );
\R[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(3),
      I1 => B(3),
      O => R(3)
    );
\R[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(4),
      I1 => B(4),
      O => R(4)
    );
\R[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(5),
      I1 => B(5),
      O => R(5)
    );
\R[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(6),
      I1 => B(6),
      O => R(6)
    );
\R[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(7),
      I1 => B(7),
      O => R(7)
    );
\R[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(8),
      I1 => B(8),
      O => R(8)
    );
\R[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A(9),
      I1 => B(9),
      O => R(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity branch_and is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    o : out STD_LOGIC
  );
end branch_and;

architecture STRUCTURE of branch_and is
begin
o_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity counter_module is
  port (
    clock : in STD_LOGIC;
    reset : in STD_LOGIC;
    output_counter : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end counter_module;

architecture STRUCTURE of counter_module is
  signal \^output_counter\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_register[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \counter_register[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \counter_register[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \counter_register[4]_i_1\ : label is "soft_lutpair48";
begin
  output_counter(5 downto 0) <= \^output_counter\(5 downto 0);
\counter_register[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_counter\(0),
      O => plusOp(0)
    );
\counter_register[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^output_counter\(0),
      I1 => \^output_counter\(1),
      O => plusOp(1)
    );
\counter_register[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^output_counter\(0),
      I1 => \^output_counter\(1),
      I2 => \^output_counter\(2),
      O => plusOp(2)
    );
\counter_register[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^output_counter\(1),
      I1 => \^output_counter\(0),
      I2 => \^output_counter\(2),
      I3 => \^output_counter\(3),
      O => plusOp(3)
    );
\counter_register[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^output_counter\(2),
      I1 => \^output_counter\(0),
      I2 => \^output_counter\(1),
      I3 => \^output_counter\(3),
      I4 => \^output_counter\(4),
      O => plusOp(4)
    );
\counter_register[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^output_counter\(3),
      I1 => \^output_counter\(1),
      I2 => \^output_counter\(0),
      I3 => \^output_counter\(2),
      I4 => \^output_counter\(4),
      I5 => \^output_counter\(5),
      O => plusOp(5)
    );
\counter_register_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => plusOp(0),
      Q => \^output_counter\(0),
      R => reset
    );
\counter_register_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => plusOp(1),
      Q => \^output_counter\(1),
      R => reset
    );
\counter_register_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => plusOp(2),
      Q => \^output_counter\(2),
      R => reset
    );
\counter_register_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => plusOp(3),
      Q => \^output_counter\(3),
      R => reset
    );
\counter_register_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => plusOp(4),
      Q => \^output_counter\(4),
      R => reset
    );
\counter_register_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => plusOp(5),
      Q => \^output_counter\(5),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity demux is
  port (
    sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    output : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end demux;

architecture STRUCTURE of demux is
  signal \<const0>\ : STD_LOGIC;
  signal \^output\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \output[12]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \output[13]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \output[14]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \output[15]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \output[2]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \output[3]_INST_0\ : label is "soft_lutpair255";
begin
  output(15 downto 12) <= \^output\(15 downto 12);
  output(11) <= \<const0>\;
  output(10) <= \<const0>\;
  output(9) <= \<const0>\;
  output(8) <= \<const0>\;
  output(7) <= \<const0>\;
  output(6) <= \<const0>\;
  output(5) <= \<const0>\;
  output(4) <= \<const0>\;
  output(3 downto 2) <= \^output\(3 downto 2);
  output(1) <= \<const0>\;
  output(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\output[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sel(1),
      I1 => sel(0),
      I2 => sel(2),
      I3 => sel(3),
      O => \^output\(12)
    );
\output[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(0),
      O => \^output\(13)
    );
\output[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sel(0),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      O => \^output\(14)
    );
\output[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9E1C"
    )
        port map (
      I0 => sel(1),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(0),
      O => \^output\(15)
    );
\output[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(3),
      O => \^output\(2)
    );
\output[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sel(3),
      I1 => sel(2),
      I2 => sel(1),
      I3 => sel(0),
      O => \^output\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity div1 is
  port (
    clock : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    r : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset : in STD_LOGIC;
    enable : in STD_LOGIC
  );
end div1;

architecture STRUCTURE of div1 is
  signal L : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \L__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal geqOp : STD_LOGIC;
  signal \i[0]_i_2_n_0\ : STD_LOGIC;
  signal \i[0]_i_3_n_0\ : STD_LOGIC;
  signal \i[0]_i_4_n_0\ : STD_LOGIC;
  signal \i[0]_i_5_n_0\ : STD_LOGIC;
  signal \i[0]_i_6_n_0\ : STD_LOGIC;
  signal \i[0]_i_7_n_0\ : STD_LOGIC;
  signal \i[0]_i_8_n_0\ : STD_LOGIC;
  signal \i[0]_i_9_n_0\ : STD_LOGIC;
  signal \i[12]_i_2_n_0\ : STD_LOGIC;
  signal \i[12]_i_3_n_0\ : STD_LOGIC;
  signal \i[12]_i_4_n_0\ : STD_LOGIC;
  signal \i[12]_i_5_n_0\ : STD_LOGIC;
  signal \i[12]_i_6_n_0\ : STD_LOGIC;
  signal \i[12]_i_7_n_0\ : STD_LOGIC;
  signal \i[12]_i_8_n_0\ : STD_LOGIC;
  signal \i[12]_i_9_n_0\ : STD_LOGIC;
  signal \i[16]_i_2_n_0\ : STD_LOGIC;
  signal \i[16]_i_3_n_0\ : STD_LOGIC;
  signal \i[16]_i_4_n_0\ : STD_LOGIC;
  signal \i[16]_i_5_n_0\ : STD_LOGIC;
  signal \i[16]_i_6_n_0\ : STD_LOGIC;
  signal \i[16]_i_7_n_0\ : STD_LOGIC;
  signal \i[16]_i_8_n_0\ : STD_LOGIC;
  signal \i[16]_i_9_n_0\ : STD_LOGIC;
  signal \i[20]_i_2_n_0\ : STD_LOGIC;
  signal \i[20]_i_3_n_0\ : STD_LOGIC;
  signal \i[20]_i_4_n_0\ : STD_LOGIC;
  signal \i[20]_i_5_n_0\ : STD_LOGIC;
  signal \i[20]_i_6_n_0\ : STD_LOGIC;
  signal \i[20]_i_7_n_0\ : STD_LOGIC;
  signal \i[20]_i_8_n_0\ : STD_LOGIC;
  signal \i[20]_i_9_n_0\ : STD_LOGIC;
  signal \i[24]_i_2_n_0\ : STD_LOGIC;
  signal \i[24]_i_3_n_0\ : STD_LOGIC;
  signal \i[24]_i_4_n_0\ : STD_LOGIC;
  signal \i[24]_i_5_n_0\ : STD_LOGIC;
  signal \i[24]_i_6_n_0\ : STD_LOGIC;
  signal \i[24]_i_7_n_0\ : STD_LOGIC;
  signal \i[24]_i_8_n_0\ : STD_LOGIC;
  signal \i[24]_i_9_n_0\ : STD_LOGIC;
  signal \i[28]_i_2_n_0\ : STD_LOGIC;
  signal \i[28]_i_3_n_0\ : STD_LOGIC;
  signal \i[28]_i_4_n_0\ : STD_LOGIC;
  signal \i[28]_i_5_n_0\ : STD_LOGIC;
  signal \i[28]_i_6_n_0\ : STD_LOGIC;
  signal \i[28]_i_7_n_0\ : STD_LOGIC;
  signal \i[28]_i_8_n_0\ : STD_LOGIC;
  signal \i[4]_i_2_n_0\ : STD_LOGIC;
  signal \i[4]_i_3_n_0\ : STD_LOGIC;
  signal \i[4]_i_4_n_0\ : STD_LOGIC;
  signal \i[4]_i_5_n_0\ : STD_LOGIC;
  signal \i[4]_i_6_n_0\ : STD_LOGIC;
  signal \i[4]_i_7_n_0\ : STD_LOGIC;
  signal \i[4]_i_8_n_0\ : STD_LOGIC;
  signal \i[4]_i_9_n_0\ : STD_LOGIC;
  signal \i[8]_i_2_n_0\ : STD_LOGIC;
  signal \i[8]_i_3_n_0\ : STD_LOGIC;
  signal \i[8]_i_4_n_0\ : STD_LOGIC;
  signal \i[8]_i_5_n_0\ : STD_LOGIC;
  signal \i[8]_i_6_n_0\ : STD_LOGIC;
  signal \i[8]_i_7_n_0\ : STD_LOGIC;
  signal \i[8]_i_8_n_0\ : STD_LOGIC;
  signal \i[8]_i_9_n_0\ : STD_LOGIC;
  signal i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \q[0]_i_10_n_0\ : STD_LOGIC;
  signal \q[0]_i_12_n_0\ : STD_LOGIC;
  signal \q[0]_i_13_n_0\ : STD_LOGIC;
  signal \q[0]_i_14_n_0\ : STD_LOGIC;
  signal \q[0]_i_15_n_0\ : STD_LOGIC;
  signal \q[0]_i_16_n_0\ : STD_LOGIC;
  signal \q[0]_i_17_n_0\ : STD_LOGIC;
  signal \q[0]_i_18_n_0\ : STD_LOGIC;
  signal \q[0]_i_19_n_0\ : STD_LOGIC;
  signal \q[0]_i_21_n_0\ : STD_LOGIC;
  signal \q[0]_i_22_n_0\ : STD_LOGIC;
  signal \q[0]_i_23_n_0\ : STD_LOGIC;
  signal \q[0]_i_24_n_0\ : STD_LOGIC;
  signal \q[0]_i_25_n_0\ : STD_LOGIC;
  signal \q[0]_i_26_n_0\ : STD_LOGIC;
  signal \q[0]_i_27_n_0\ : STD_LOGIC;
  signal \q[0]_i_28_n_0\ : STD_LOGIC;
  signal \q[0]_i_29_n_0\ : STD_LOGIC;
  signal \q[0]_i_30_n_0\ : STD_LOGIC;
  signal \q[0]_i_31_n_0\ : STD_LOGIC;
  signal \q[0]_i_32_n_0\ : STD_LOGIC;
  signal \q[0]_i_33_n_0\ : STD_LOGIC;
  signal \q[0]_i_34_n_0\ : STD_LOGIC;
  signal \q[0]_i_35_n_0\ : STD_LOGIC;
  signal \q[0]_i_36_n_0\ : STD_LOGIC;
  signal \q[0]_i_3_n_0\ : STD_LOGIC;
  signal \q[0]_i_4_n_0\ : STD_LOGIC;
  signal \q[0]_i_5_n_0\ : STD_LOGIC;
  signal \q[0]_i_6_n_0\ : STD_LOGIC;
  signal \q[0]_i_7_n_0\ : STD_LOGIC;
  signal \q[0]_i_8_n_0\ : STD_LOGIC;
  signal \q[0]_i_9_n_0\ : STD_LOGIC;
  signal \q[31]_i_1_n_0\ : STD_LOGIC;
  signal \q[31]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \q_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \q_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \q_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \q_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \q_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \q_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \r[0]_i_10_n_0\ : STD_LOGIC;
  signal \r[0]_i_11_n_0\ : STD_LOGIC;
  signal \r[0]_i_12_n_0\ : STD_LOGIC;
  signal \r[0]_i_13_n_0\ : STD_LOGIC;
  signal \r[0]_i_14_n_0\ : STD_LOGIC;
  signal \r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r[0]_i_7_n_0\ : STD_LOGIC;
  signal \r[0]_i_8_n_0\ : STD_LOGIC;
  signal \r[0]_i_9_n_0\ : STD_LOGIC;
  signal \r[10]_i_1_n_0\ : STD_LOGIC;
  signal \r[11]_i_1_n_0\ : STD_LOGIC;
  signal \r[11]_i_3_n_0\ : STD_LOGIC;
  signal \r[11]_i_4_n_0\ : STD_LOGIC;
  signal \r[11]_i_5_n_0\ : STD_LOGIC;
  signal \r[11]_i_6_n_0\ : STD_LOGIC;
  signal \r[12]_i_1_n_0\ : STD_LOGIC;
  signal \r[13]_i_1_n_0\ : STD_LOGIC;
  signal \r[14]_i_1_n_0\ : STD_LOGIC;
  signal \r[15]_i_1_n_0\ : STD_LOGIC;
  signal \r[15]_i_3_n_0\ : STD_LOGIC;
  signal \r[15]_i_4_n_0\ : STD_LOGIC;
  signal \r[15]_i_5_n_0\ : STD_LOGIC;
  signal \r[15]_i_6_n_0\ : STD_LOGIC;
  signal \r[16]_i_1_n_0\ : STD_LOGIC;
  signal \r[17]_i_1_n_0\ : STD_LOGIC;
  signal \r[18]_i_1_n_0\ : STD_LOGIC;
  signal \r[19]_i_1_n_0\ : STD_LOGIC;
  signal \r[19]_i_3_n_0\ : STD_LOGIC;
  signal \r[19]_i_4_n_0\ : STD_LOGIC;
  signal \r[19]_i_5_n_0\ : STD_LOGIC;
  signal \r[19]_i_6_n_0\ : STD_LOGIC;
  signal \r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r[20]_i_1_n_0\ : STD_LOGIC;
  signal \r[21]_i_1_n_0\ : STD_LOGIC;
  signal \r[22]_i_1_n_0\ : STD_LOGIC;
  signal \r[23]_i_1_n_0\ : STD_LOGIC;
  signal \r[23]_i_3_n_0\ : STD_LOGIC;
  signal \r[23]_i_4_n_0\ : STD_LOGIC;
  signal \r[23]_i_5_n_0\ : STD_LOGIC;
  signal \r[23]_i_6_n_0\ : STD_LOGIC;
  signal \r[24]_i_1_n_0\ : STD_LOGIC;
  signal \r[25]_i_1_n_0\ : STD_LOGIC;
  signal \r[26]_i_1_n_0\ : STD_LOGIC;
  signal \r[27]_i_1_n_0\ : STD_LOGIC;
  signal \r[27]_i_3_n_0\ : STD_LOGIC;
  signal \r[27]_i_4_n_0\ : STD_LOGIC;
  signal \r[27]_i_5_n_0\ : STD_LOGIC;
  signal \r[27]_i_6_n_0\ : STD_LOGIC;
  signal \r[28]_i_1_n_0\ : STD_LOGIC;
  signal \r[29]_i_1_n_0\ : STD_LOGIC;
  signal \r[2]_i_1_n_0\ : STD_LOGIC;
  signal \r[30]_i_1_n_0\ : STD_LOGIC;
  signal \r[31]_i_1_n_0\ : STD_LOGIC;
  signal \r[31]_i_3_n_0\ : STD_LOGIC;
  signal \r[31]_i_4_n_0\ : STD_LOGIC;
  signal \r[31]_i_5_n_0\ : STD_LOGIC;
  signal \r[31]_i_6_n_0\ : STD_LOGIC;
  signal \r[3]_i_1_n_0\ : STD_LOGIC;
  signal \r[3]_i_3_n_0\ : STD_LOGIC;
  signal \r[3]_i_4_n_0\ : STD_LOGIC;
  signal \r[3]_i_5_n_0\ : STD_LOGIC;
  signal \r[3]_i_6_n_0\ : STD_LOGIC;
  signal \r[4]_i_1_n_0\ : STD_LOGIC;
  signal \r[5]_i_1_n_0\ : STD_LOGIC;
  signal \r[6]_i_1_n_0\ : STD_LOGIC;
  signal \r[7]_i_1_n_0\ : STD_LOGIC;
  signal \r[7]_i_3_n_0\ : STD_LOGIC;
  signal \r[7]_i_4_n_0\ : STD_LOGIC;
  signal \r[7]_i_5_n_0\ : STD_LOGIC;
  signal \r[7]_i_6_n_0\ : STD_LOGIC;
  signal \r[8]_i_1_n_0\ : STD_LOGIC;
  signal \r[9]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \r_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \r_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \r_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \r_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \r_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \r_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal reg2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal reg22 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \reg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[10]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[11]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[13]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[14]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[16]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[17]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[18]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[19]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[20]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[21]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[22]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[24]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[25]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[26]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[27]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[28]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[29]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_10_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_11_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_13_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_14_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_15_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_16_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_18_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_19_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_20_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_21_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_23_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_24_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_25_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_26_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_28_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_29_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_30_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_31_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_33_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_34_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_35_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_36_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_37_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_38_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_39_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_40_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_6_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_8_n_0\ : STD_LOGIC;
  signal \reg2[30]_i_9_n_0\ : STD_LOGIC;
  signal \reg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg2[9]_i_1_n_0\ : STD_LOGIC;
  signal \reg2_reg[30]_i_12_n_0\ : STD_LOGIC;
  signal \reg2_reg[30]_i_12_n_1\ : STD_LOGIC;
  signal \reg2_reg[30]_i_12_n_2\ : STD_LOGIC;
  signal \reg2_reg[30]_i_12_n_3\ : STD_LOGIC;
  signal \reg2_reg[30]_i_17_n_0\ : STD_LOGIC;
  signal \reg2_reg[30]_i_17_n_1\ : STD_LOGIC;
  signal \reg2_reg[30]_i_17_n_2\ : STD_LOGIC;
  signal \reg2_reg[30]_i_17_n_3\ : STD_LOGIC;
  signal \reg2_reg[30]_i_22_n_0\ : STD_LOGIC;
  signal \reg2_reg[30]_i_22_n_1\ : STD_LOGIC;
  signal \reg2_reg[30]_i_22_n_2\ : STD_LOGIC;
  signal \reg2_reg[30]_i_22_n_3\ : STD_LOGIC;
  signal \reg2_reg[30]_i_27_n_0\ : STD_LOGIC;
  signal \reg2_reg[30]_i_27_n_1\ : STD_LOGIC;
  signal \reg2_reg[30]_i_27_n_2\ : STD_LOGIC;
  signal \reg2_reg[30]_i_27_n_3\ : STD_LOGIC;
  signal \reg2_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \reg2_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \reg2_reg[30]_i_32_n_0\ : STD_LOGIC;
  signal \reg2_reg[30]_i_32_n_1\ : STD_LOGIC;
  signal \reg2_reg[30]_i_32_n_2\ : STD_LOGIC;
  signal \reg2_reg[30]_i_32_n_3\ : STD_LOGIC;
  signal \reg2_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg2_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \reg2_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \reg2_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \reg2_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \reg2_reg[30]_i_7_n_1\ : STD_LOGIC;
  signal \reg2_reg[30]_i_7_n_2\ : STD_LOGIC;
  signal \reg2_reg[30]_i_7_n_3\ : STD_LOGIC;
  signal reg_q : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \NLW_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg2_reg[30]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg2_reg[30]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg2_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg2_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg2_reg[30]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg2_reg[30]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg2_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg2_reg[30]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg2_reg[30]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \r[10]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \r[11]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \r[12]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \r[13]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \r[14]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \r[15]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \r[16]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \r[17]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \r[18]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \r[19]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \r[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \r[20]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \r[21]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \r[22]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \r[23]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \r[24]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \r[25]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \r[26]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \r[27]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \r[28]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \r[29]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \r[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \r[30]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \r[31]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \r[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \r[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \r[5]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \r[6]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \r[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \r[8]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \r[9]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \reg2[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \reg2[10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \reg2[11]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \reg2[12]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \reg2[13]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \reg2[14]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \reg2[15]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \reg2[16]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \reg2[17]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \reg2[18]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \reg2[19]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \reg2[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \reg2[20]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \reg2[21]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \reg2[22]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \reg2[23]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \reg2[24]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \reg2[25]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \reg2[26]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \reg2[27]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \reg2[28]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \reg2[29]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \reg2[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \reg2[30]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \reg2[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \reg2[4]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \reg2[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \reg2[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \reg2[7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \reg2[8]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \reg2[9]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \reg_q[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \reg_q[10]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \reg_q[11]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \reg_q[12]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \reg_q[13]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \reg_q[14]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \reg_q[15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \reg_q[16]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \reg_q[17]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \reg_q[18]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \reg_q[19]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \reg_q[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \reg_q[20]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \reg_q[21]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \reg_q[22]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \reg_q[23]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \reg_q[24]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \reg_q[25]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \reg_q[26]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \reg_q[27]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \reg_q[28]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \reg_q[29]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \reg_q[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \reg_q[30]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \reg_q[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \reg_q[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \reg_q[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \reg_q[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \reg_q[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \reg_q[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \reg_q[9]_i_1\ : label is "soft_lutpair139";
begin
\i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg22(31),
      I1 => i_reg(3),
      O => \i[0]_i_2_n_0\
    );
\i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg22(31),
      I1 => i_reg(2),
      O => \i[0]_i_3_n_0\
    );
\i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg22(31),
      I1 => i_reg(1),
      O => \i[0]_i_4_n_0\
    );
\i[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg22(31),
      I1 => i_reg(0),
      O => \i[0]_i_5_n_0\
    );
\i[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => i_reg(3),
      I1 => reg22(31),
      O => \i[0]_i_6_n_0\
    );
\i[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => i_reg(2),
      I1 => reg22(31),
      O => \i[0]_i_7_n_0\
    );
\i[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => i_reg(1),
      I1 => reg22(31),
      O => \i[0]_i_8_n_0\
    );
\i[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => i_reg(0),
      I1 => reg22(31),
      O => \i[0]_i_9_n_0\
    );
\i[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(15),
      I1 => reg22(31),
      O => \i[12]_i_2_n_0\
    );
\i[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(14),
      I1 => reg22(31),
      O => \i[12]_i_3_n_0\
    );
\i[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(13),
      I1 => reg22(31),
      O => \i[12]_i_4_n_0\
    );
\i[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(12),
      I1 => reg22(31),
      O => \i[12]_i_5_n_0\
    );
\i[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(15),
      I1 => reg22(31),
      O => \i[12]_i_6_n_0\
    );
\i[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(14),
      I1 => reg22(31),
      O => \i[12]_i_7_n_0\
    );
\i[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(13),
      I1 => reg22(31),
      O => \i[12]_i_8_n_0\
    );
\i[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(12),
      I1 => reg22(31),
      O => \i[12]_i_9_n_0\
    );
\i[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(19),
      I1 => reg22(31),
      O => \i[16]_i_2_n_0\
    );
\i[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(18),
      I1 => reg22(31),
      O => \i[16]_i_3_n_0\
    );
\i[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(17),
      I1 => reg22(31),
      O => \i[16]_i_4_n_0\
    );
\i[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(16),
      I1 => reg22(31),
      O => \i[16]_i_5_n_0\
    );
\i[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(19),
      I1 => reg22(31),
      O => \i[16]_i_6_n_0\
    );
\i[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(18),
      I1 => reg22(31),
      O => \i[16]_i_7_n_0\
    );
\i[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(17),
      I1 => reg22(31),
      O => \i[16]_i_8_n_0\
    );
\i[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(16),
      I1 => reg22(31),
      O => \i[16]_i_9_n_0\
    );
\i[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(23),
      I1 => reg22(31),
      O => \i[20]_i_2_n_0\
    );
\i[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(22),
      I1 => reg22(31),
      O => \i[20]_i_3_n_0\
    );
\i[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(21),
      I1 => reg22(31),
      O => \i[20]_i_4_n_0\
    );
\i[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(20),
      I1 => reg22(31),
      O => \i[20]_i_5_n_0\
    );
\i[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(23),
      I1 => reg22(31),
      O => \i[20]_i_6_n_0\
    );
\i[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(22),
      I1 => reg22(31),
      O => \i[20]_i_7_n_0\
    );
\i[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(21),
      I1 => reg22(31),
      O => \i[20]_i_8_n_0\
    );
\i[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(20),
      I1 => reg22(31),
      O => \i[20]_i_9_n_0\
    );
\i[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(27),
      I1 => reg22(31),
      O => \i[24]_i_2_n_0\
    );
\i[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(26),
      I1 => reg22(31),
      O => \i[24]_i_3_n_0\
    );
\i[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(25),
      I1 => reg22(31),
      O => \i[24]_i_4_n_0\
    );
\i[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(24),
      I1 => reg22(31),
      O => \i[24]_i_5_n_0\
    );
\i[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(27),
      I1 => reg22(31),
      O => \i[24]_i_6_n_0\
    );
\i[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(26),
      I1 => reg22(31),
      O => \i[24]_i_7_n_0\
    );
\i[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(25),
      I1 => reg22(31),
      O => \i[24]_i_8_n_0\
    );
\i[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(24),
      I1 => reg22(31),
      O => \i[24]_i_9_n_0\
    );
\i[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(30),
      I1 => reg22(31),
      O => \i[28]_i_2_n_0\
    );
\i[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(29),
      I1 => reg22(31),
      O => \i[28]_i_3_n_0\
    );
\i[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(28),
      I1 => reg22(31),
      O => \i[28]_i_4_n_0\
    );
\i[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(31),
      I1 => reg22(31),
      O => \i[28]_i_5_n_0\
    );
\i[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(30),
      I1 => reg22(31),
      O => \i[28]_i_6_n_0\
    );
\i[28]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(29),
      I1 => reg22(31),
      O => \i[28]_i_7_n_0\
    );
\i[28]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(28),
      I1 => reg22(31),
      O => \i[28]_i_8_n_0\
    );
\i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(7),
      I1 => reg22(31),
      O => \i[4]_i_2_n_0\
    );
\i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(6),
      I1 => reg22(31),
      O => \i[4]_i_3_n_0\
    );
\i[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(5),
      I1 => reg22(31),
      O => \i[4]_i_4_n_0\
    );
\i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg22(31),
      I1 => i_reg(4),
      O => \i[4]_i_5_n_0\
    );
\i[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(7),
      I1 => reg22(31),
      O => \i[4]_i_6_n_0\
    );
\i[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(6),
      I1 => reg22(31),
      O => \i[4]_i_7_n_0\
    );
\i[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(5),
      I1 => reg22(31),
      O => \i[4]_i_8_n_0\
    );
\i[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => i_reg(4),
      I1 => reg22(31),
      O => \i[4]_i_9_n_0\
    );
\i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(11),
      I1 => reg22(31),
      O => \i[8]_i_2_n_0\
    );
\i[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(10),
      I1 => reg22(31),
      O => \i[8]_i_3_n_0\
    );
\i[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(9),
      I1 => reg22(31),
      O => \i[8]_i_4_n_0\
    );
\i[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(8),
      I1 => reg22(31),
      O => \i[8]_i_5_n_0\
    );
\i[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(11),
      I1 => reg22(31),
      O => \i[8]_i_6_n_0\
    );
\i[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(10),
      I1 => reg22(31),
      O => \i[8]_i_7_n_0\
    );
\i[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(9),
      I1 => reg22(31),
      O => \i[8]_i_8_n_0\
    );
\i[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(8),
      I1 => reg22(31),
      O => \i[8]_i_9_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => enable,
      D => \i_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => i_reg(0)
    );
\i_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg[0]_i_1_n_0\,
      CO(2) => \i_reg[0]_i_1_n_1\,
      CO(1) => \i_reg[0]_i_1_n_2\,
      CO(0) => \i_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \i[0]_i_2_n_0\,
      DI(2) => \i[0]_i_3_n_0\,
      DI(1) => \i[0]_i_4_n_0\,
      DI(0) => \i[0]_i_5_n_0\,
      O(3) => \i_reg[0]_i_1_n_4\,
      O(2) => \i_reg[0]_i_1_n_5\,
      O(1) => \i_reg[0]_i_1_n_6\,
      O(0) => \i_reg[0]_i_1_n_7\,
      S(3) => \i[0]_i_6_n_0\,
      S(2) => \i[0]_i_7_n_0\,
      S(1) => \i[0]_i_8_n_0\,
      S(0) => \i[0]_i_9_n_0\
    );
\i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[8]_i_1_n_5\,
      Q => i_reg(10)
    );
\i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[8]_i_1_n_4\,
      Q => i_reg(11)
    );
\i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[12]_i_1_n_7\,
      Q => i_reg(12)
    );
\i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[8]_i_1_n_0\,
      CO(3) => \i_reg[12]_i_1_n_0\,
      CO(2) => \i_reg[12]_i_1_n_1\,
      CO(1) => \i_reg[12]_i_1_n_2\,
      CO(0) => \i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \i[12]_i_2_n_0\,
      DI(2) => \i[12]_i_3_n_0\,
      DI(1) => \i[12]_i_4_n_0\,
      DI(0) => \i[12]_i_5_n_0\,
      O(3) => \i_reg[12]_i_1_n_4\,
      O(2) => \i_reg[12]_i_1_n_5\,
      O(1) => \i_reg[12]_i_1_n_6\,
      O(0) => \i_reg[12]_i_1_n_7\,
      S(3) => \i[12]_i_6_n_0\,
      S(2) => \i[12]_i_7_n_0\,
      S(1) => \i[12]_i_8_n_0\,
      S(0) => \i[12]_i_9_n_0\
    );
\i_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[12]_i_1_n_6\,
      Q => i_reg(13)
    );
\i_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[12]_i_1_n_5\,
      Q => i_reg(14)
    );
\i_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[12]_i_1_n_4\,
      Q => i_reg(15)
    );
\i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[16]_i_1_n_7\,
      Q => i_reg(16)
    );
\i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[12]_i_1_n_0\,
      CO(3) => \i_reg[16]_i_1_n_0\,
      CO(2) => \i_reg[16]_i_1_n_1\,
      CO(1) => \i_reg[16]_i_1_n_2\,
      CO(0) => \i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \i[16]_i_2_n_0\,
      DI(2) => \i[16]_i_3_n_0\,
      DI(1) => \i[16]_i_4_n_0\,
      DI(0) => \i[16]_i_5_n_0\,
      O(3) => \i_reg[16]_i_1_n_4\,
      O(2) => \i_reg[16]_i_1_n_5\,
      O(1) => \i_reg[16]_i_1_n_6\,
      O(0) => \i_reg[16]_i_1_n_7\,
      S(3) => \i[16]_i_6_n_0\,
      S(2) => \i[16]_i_7_n_0\,
      S(1) => \i[16]_i_8_n_0\,
      S(0) => \i[16]_i_9_n_0\
    );
\i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[16]_i_1_n_6\,
      Q => i_reg(17)
    );
\i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[16]_i_1_n_5\,
      Q => i_reg(18)
    );
\i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[16]_i_1_n_4\,
      Q => i_reg(19)
    );
\i_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => enable,
      D => \i_reg[0]_i_1_n_6\,
      PRE => reset,
      Q => i_reg(1)
    );
\i_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[20]_i_1_n_7\,
      Q => i_reg(20)
    );
\i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[16]_i_1_n_0\,
      CO(3) => \i_reg[20]_i_1_n_0\,
      CO(2) => \i_reg[20]_i_1_n_1\,
      CO(1) => \i_reg[20]_i_1_n_2\,
      CO(0) => \i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \i[20]_i_2_n_0\,
      DI(2) => \i[20]_i_3_n_0\,
      DI(1) => \i[20]_i_4_n_0\,
      DI(0) => \i[20]_i_5_n_0\,
      O(3) => \i_reg[20]_i_1_n_4\,
      O(2) => \i_reg[20]_i_1_n_5\,
      O(1) => \i_reg[20]_i_1_n_6\,
      O(0) => \i_reg[20]_i_1_n_7\,
      S(3) => \i[20]_i_6_n_0\,
      S(2) => \i[20]_i_7_n_0\,
      S(1) => \i[20]_i_8_n_0\,
      S(0) => \i[20]_i_9_n_0\
    );
\i_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[20]_i_1_n_6\,
      Q => i_reg(21)
    );
\i_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[20]_i_1_n_5\,
      Q => i_reg(22)
    );
\i_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[20]_i_1_n_4\,
      Q => i_reg(23)
    );
\i_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[24]_i_1_n_7\,
      Q => i_reg(24)
    );
\i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[20]_i_1_n_0\,
      CO(3) => \i_reg[24]_i_1_n_0\,
      CO(2) => \i_reg[24]_i_1_n_1\,
      CO(1) => \i_reg[24]_i_1_n_2\,
      CO(0) => \i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \i[24]_i_2_n_0\,
      DI(2) => \i[24]_i_3_n_0\,
      DI(1) => \i[24]_i_4_n_0\,
      DI(0) => \i[24]_i_5_n_0\,
      O(3) => \i_reg[24]_i_1_n_4\,
      O(2) => \i_reg[24]_i_1_n_5\,
      O(1) => \i_reg[24]_i_1_n_6\,
      O(0) => \i_reg[24]_i_1_n_7\,
      S(3) => \i[24]_i_6_n_0\,
      S(2) => \i[24]_i_7_n_0\,
      S(1) => \i[24]_i_8_n_0\,
      S(0) => \i[24]_i_9_n_0\
    );
\i_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[24]_i_1_n_6\,
      Q => i_reg(25)
    );
\i_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[24]_i_1_n_5\,
      Q => i_reg(26)
    );
\i_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[24]_i_1_n_4\,
      Q => i_reg(27)
    );
\i_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[28]_i_1_n_7\,
      Q => i_reg(28)
    );
\i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[24]_i_1_n_0\,
      CO(3) => \NLW_i_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_reg[28]_i_1_n_1\,
      CO(1) => \i_reg[28]_i_1_n_2\,
      CO(0) => \i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i[28]_i_2_n_0\,
      DI(1) => \i[28]_i_3_n_0\,
      DI(0) => \i[28]_i_4_n_0\,
      O(3) => \i_reg[28]_i_1_n_4\,
      O(2) => \i_reg[28]_i_1_n_5\,
      O(1) => \i_reg[28]_i_1_n_6\,
      O(0) => \i_reg[28]_i_1_n_7\,
      S(3) => \i[28]_i_5_n_0\,
      S(2) => \i[28]_i_6_n_0\,
      S(1) => \i[28]_i_7_n_0\,
      S(0) => \i[28]_i_8_n_0\
    );
\i_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[28]_i_1_n_6\,
      Q => i_reg(29)
    );
\i_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => enable,
      D => \i_reg[0]_i_1_n_5\,
      PRE => reset,
      Q => i_reg(2)
    );
\i_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[28]_i_1_n_5\,
      Q => i_reg(30)
    );
\i_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[28]_i_1_n_4\,
      Q => i_reg(31)
    );
\i_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => enable,
      D => \i_reg[0]_i_1_n_4\,
      PRE => reset,
      Q => i_reg(3)
    );
\i_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => enable,
      D => \i_reg[4]_i_1_n_7\,
      PRE => reset,
      Q => i_reg(4)
    );
\i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_1_n_0\,
      CO(3) => \i_reg[4]_i_1_n_0\,
      CO(2) => \i_reg[4]_i_1_n_1\,
      CO(1) => \i_reg[4]_i_1_n_2\,
      CO(0) => \i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \i[4]_i_2_n_0\,
      DI(2) => \i[4]_i_3_n_0\,
      DI(1) => \i[4]_i_4_n_0\,
      DI(0) => \i[4]_i_5_n_0\,
      O(3) => \i_reg[4]_i_1_n_4\,
      O(2) => \i_reg[4]_i_1_n_5\,
      O(1) => \i_reg[4]_i_1_n_6\,
      O(0) => \i_reg[4]_i_1_n_7\,
      S(3) => \i[4]_i_6_n_0\,
      S(2) => \i[4]_i_7_n_0\,
      S(1) => \i[4]_i_8_n_0\,
      S(0) => \i[4]_i_9_n_0\
    );
\i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[4]_i_1_n_6\,
      Q => i_reg(5)
    );
\i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[4]_i_1_n_5\,
      Q => i_reg(6)
    );
\i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[4]_i_1_n_4\,
      Q => i_reg(7)
    );
\i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[8]_i_1_n_7\,
      Q => i_reg(8)
    );
\i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[4]_i_1_n_0\,
      CO(3) => \i_reg[8]_i_1_n_0\,
      CO(2) => \i_reg[8]_i_1_n_1\,
      CO(1) => \i_reg[8]_i_1_n_2\,
      CO(0) => \i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \i[8]_i_2_n_0\,
      DI(2) => \i[8]_i_3_n_0\,
      DI(1) => \i[8]_i_4_n_0\,
      DI(0) => \i[8]_i_5_n_0\,
      O(3) => \i_reg[8]_i_1_n_4\,
      O(2) => \i_reg[8]_i_1_n_5\,
      O(1) => \i_reg[8]_i_1_n_6\,
      O(0) => \i_reg[8]_i_1_n_7\,
      S(3) => \i[8]_i_6_n_0\,
      S(2) => \i[8]_i_7_n_0\,
      S(1) => \i[8]_i_8_n_0\,
      S(0) => \i[8]_i_9_n_0\
    );
\i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \i_reg[8]_i_1_n_6\,
      Q => i_reg(9)
    );
\q[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(24),
      I1 => d(24),
      I2 => L(25),
      I3 => d(25),
      O => \q[0]_i_10_n_0\
    );
\q[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(22),
      I1 => d(22),
      I2 => d(23),
      I3 => L(23),
      O => \q[0]_i_12_n_0\
    );
\q[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(20),
      I1 => d(20),
      I2 => d(21),
      I3 => L(21),
      O => \q[0]_i_13_n_0\
    );
\q[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(18),
      I1 => d(18),
      I2 => d(19),
      I3 => L(19),
      O => \q[0]_i_14_n_0\
    );
\q[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(16),
      I1 => d(16),
      I2 => d(17),
      I3 => L(17),
      O => \q[0]_i_15_n_0\
    );
\q[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(22),
      I1 => d(22),
      I2 => L(23),
      I3 => d(23),
      O => \q[0]_i_16_n_0\
    );
\q[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(20),
      I1 => d(20),
      I2 => L(21),
      I3 => d(21),
      O => \q[0]_i_17_n_0\
    );
\q[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(18),
      I1 => d(18),
      I2 => L(19),
      I3 => d(19),
      O => \q[0]_i_18_n_0\
    );
\q[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(16),
      I1 => d(16),
      I2 => L(17),
      I3 => d(17),
      O => \q[0]_i_19_n_0\
    );
\q[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(14),
      I1 => d(14),
      I2 => d(15),
      I3 => L(15),
      O => \q[0]_i_21_n_0\
    );
\q[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(12),
      I1 => d(12),
      I2 => d(13),
      I3 => L(13),
      O => \q[0]_i_22_n_0\
    );
\q[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(10),
      I1 => d(10),
      I2 => d(11),
      I3 => L(11),
      O => \q[0]_i_23_n_0\
    );
\q[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(8),
      I1 => d(8),
      I2 => d(9),
      I3 => L(9),
      O => \q[0]_i_24_n_0\
    );
\q[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(14),
      I1 => d(14),
      I2 => L(15),
      I3 => d(15),
      O => \q[0]_i_25_n_0\
    );
\q[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(12),
      I1 => d(12),
      I2 => L(13),
      I3 => d(13),
      O => \q[0]_i_26_n_0\
    );
\q[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(10),
      I1 => d(10),
      I2 => L(11),
      I3 => d(11),
      O => \q[0]_i_27_n_0\
    );
\q[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(8),
      I1 => d(8),
      I2 => L(9),
      I3 => d(9),
      O => \q[0]_i_28_n_0\
    );
\q[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(6),
      I1 => d(6),
      I2 => d(7),
      I3 => L(7),
      O => \q[0]_i_29_n_0\
    );
\q[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(30),
      I1 => d(30),
      I2 => d(31),
      I3 => L(31),
      O => \q[0]_i_3_n_0\
    );
\q[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(4),
      I1 => d(4),
      I2 => d(5),
      I3 => L(5),
      O => \q[0]_i_30_n_0\
    );
\q[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(2),
      I1 => d(2),
      I2 => d(3),
      I3 => L(3),
      O => \q[0]_i_31_n_0\
    );
\q[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \L__0\(0),
      I1 => d(0),
      I2 => d(1),
      I3 => L(1),
      O => \q[0]_i_32_n_0\
    );
\q[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(6),
      I1 => d(6),
      I2 => L(7),
      I3 => d(7),
      O => \q[0]_i_33_n_0\
    );
\q[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(4),
      I1 => d(4),
      I2 => L(5),
      I3 => d(5),
      O => \q[0]_i_34_n_0\
    );
\q[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(2),
      I1 => d(2),
      I2 => L(3),
      I3 => d(3),
      O => \q[0]_i_35_n_0\
    );
\q[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \L__0\(0),
      I1 => d(0),
      I2 => L(1),
      I3 => d(1),
      O => \q[0]_i_36_n_0\
    );
\q[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(28),
      I1 => d(28),
      I2 => d(29),
      I3 => L(29),
      O => \q[0]_i_4_n_0\
    );
\q[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(26),
      I1 => d(26),
      I2 => d(27),
      I3 => L(27),
      O => \q[0]_i_5_n_0\
    );
\q[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => L(24),
      I1 => d(24),
      I2 => d(25),
      I3 => L(25),
      O => \q[0]_i_6_n_0\
    );
\q[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(30),
      I1 => d(30),
      I2 => L(31),
      I3 => d(31),
      O => \q[0]_i_7_n_0\
    );
\q[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(28),
      I1 => d(28),
      I2 => L(29),
      I3 => d(29),
      O => \q[0]_i_8_n_0\
    );
\q[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => L(26),
      I1 => d(26),
      I2 => L(27),
      I3 => d(27),
      O => \q[0]_i_9_n_0\
    );
\q[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \q[31]_i_1_n_0\
    );
\q[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      I1 => reset,
      O => \q[31]_i_2_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => geqOp,
      Q => q(0)
    );
\q_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg[0]_i_2_n_0\,
      CO(3) => geqOp,
      CO(2) => \q_reg[0]_i_1_n_1\,
      CO(1) => \q_reg[0]_i_1_n_2\,
      CO(0) => \q_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \q[0]_i_3_n_0\,
      DI(2) => \q[0]_i_4_n_0\,
      DI(1) => \q[0]_i_5_n_0\,
      DI(0) => \q[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_q_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \q[0]_i_7_n_0\,
      S(2) => \q[0]_i_8_n_0\,
      S(1) => \q[0]_i_9_n_0\,
      S(0) => \q[0]_i_10_n_0\
    );
\q_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg[0]_i_20_n_0\,
      CO(3) => \q_reg[0]_i_11_n_0\,
      CO(2) => \q_reg[0]_i_11_n_1\,
      CO(1) => \q_reg[0]_i_11_n_2\,
      CO(0) => \q_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \q[0]_i_21_n_0\,
      DI(2) => \q[0]_i_22_n_0\,
      DI(1) => \q[0]_i_23_n_0\,
      DI(0) => \q[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_q_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \q[0]_i_25_n_0\,
      S(2) => \q[0]_i_26_n_0\,
      S(1) => \q[0]_i_27_n_0\,
      S(0) => \q[0]_i_28_n_0\
    );
\q_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg[0]_i_11_n_0\,
      CO(3) => \q_reg[0]_i_2_n_0\,
      CO(2) => \q_reg[0]_i_2_n_1\,
      CO(1) => \q_reg[0]_i_2_n_2\,
      CO(0) => \q_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \q[0]_i_12_n_0\,
      DI(2) => \q[0]_i_13_n_0\,
      DI(1) => \q[0]_i_14_n_0\,
      DI(0) => \q[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_q_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \q[0]_i_16_n_0\,
      S(2) => \q[0]_i_17_n_0\,
      S(1) => \q[0]_i_18_n_0\,
      S(0) => \q[0]_i_19_n_0\
    );
\q_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_reg[0]_i_20_n_0\,
      CO(2) => \q_reg[0]_i_20_n_1\,
      CO(1) => \q_reg[0]_i_20_n_2\,
      CO(0) => \q_reg[0]_i_20_n_3\,
      CYINIT => '1',
      DI(3) => \q[0]_i_29_n_0\,
      DI(2) => \q[0]_i_30_n_0\,
      DI(1) => \q[0]_i_31_n_0\,
      DI(0) => \q[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_q_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \q[0]_i_33_n_0\,
      S(2) => \q[0]_i_34_n_0\,
      S(1) => \q[0]_i_35_n_0\,
      S(0) => \q[0]_i_36_n_0\
    );
\q_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(9),
      Q => q(10)
    );
\q_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(10),
      Q => q(11)
    );
\q_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(11),
      Q => q(12)
    );
\q_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(12),
      Q => q(13)
    );
\q_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(13),
      Q => q(14)
    );
\q_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(14),
      Q => q(15)
    );
\q_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(15),
      Q => q(16)
    );
\q_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(16),
      Q => q(17)
    );
\q_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(17),
      Q => q(18)
    );
\q_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(18),
      Q => q(19)
    );
\q_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(0),
      Q => q(1)
    );
\q_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(19),
      Q => q(20)
    );
\q_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(20),
      Q => q(21)
    );
\q_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(21),
      Q => q(22)
    );
\q_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(22),
      Q => q(23)
    );
\q_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(23),
      Q => q(24)
    );
\q_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(24),
      Q => q(25)
    );
\q_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(25),
      Q => q(26)
    );
\q_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(26),
      Q => q(27)
    );
\q_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(27),
      Q => q(28)
    );
\q_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(28),
      Q => q(29)
    );
\q_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(1),
      Q => q(2)
    );
\q_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(29),
      Q => q(30)
    );
\q_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(30),
      Q => q(31)
    );
\q_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(2),
      Q => q(3)
    );
\q_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(3),
      Q => q(4)
    );
\q_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(4),
      Q => q(5)
    );
\q_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(5),
      Q => q(6)
    );
\q_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(6),
      Q => q(7)
    );
\q_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(7),
      Q => q(8)
    );
\q_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => reg_q(8),
      Q => q(9)
    );
\r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(0),
      I1 => \L__0\(0),
      I2 => geqOp,
      O => \r[0]_i_1_n_0\
    );
\r[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m(23),
      I1 => m(22),
      I2 => i_reg(1),
      I3 => m(21),
      I4 => i_reg(0),
      I5 => m(20),
      O => \r[0]_i_10_n_0\
    );
\r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m(11),
      I1 => m(10),
      I2 => i_reg(1),
      I3 => m(9),
      I4 => i_reg(0),
      I5 => m(8),
      O => \r[0]_i_11_n_0\
    );
\r[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m(15),
      I1 => m(14),
      I2 => i_reg(1),
      I3 => m(13),
      I4 => i_reg(0),
      I5 => m(12),
      O => \r[0]_i_12_n_0\
    );
\r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m(3),
      I1 => m(2),
      I2 => i_reg(1),
      I3 => m(1),
      I4 => i_reg(0),
      I5 => m(0),
      O => \r[0]_i_13_n_0\
    );
\r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m(7),
      I1 => m(6),
      I2 => i_reg(1),
      I3 => m(5),
      I4 => i_reg(0),
      I5 => m(4),
      O => \r[0]_i_14_n_0\
    );
\r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_reg[0]_i_3_n_0\,
      I1 => \r_reg[0]_i_4_n_0\,
      I2 => i_reg(4),
      I3 => \r_reg[0]_i_5_n_0\,
      I4 => i_reg(3),
      I5 => \r_reg[0]_i_6_n_0\,
      O => \L__0\(0)
    );
\r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m(27),
      I1 => m(26),
      I2 => i_reg(1),
      I3 => m(25),
      I4 => i_reg(0),
      I5 => m(24),
      O => \r[0]_i_7_n_0\
    );
\r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m(31),
      I1 => m(30),
      I2 => i_reg(1),
      I3 => m(29),
      I4 => i_reg(0),
      I5 => m(28),
      O => \r[0]_i_8_n_0\
    );
\r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m(19),
      I1 => m(18),
      I2 => i_reg(1),
      I3 => m(17),
      I4 => i_reg(0),
      I5 => m(16),
      O => \r[0]_i_9_n_0\
    );
\r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(10),
      I1 => L(10),
      I2 => geqOp,
      O => \r[10]_i_1_n_0\
    );
\r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(11),
      I1 => L(11),
      I2 => geqOp,
      O => \r[11]_i_1_n_0\
    );
\r[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(11),
      I1 => d(11),
      O => \r[11]_i_3_n_0\
    );
\r[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(10),
      I1 => d(10),
      O => \r[11]_i_4_n_0\
    );
\r[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(9),
      I1 => d(9),
      O => \r[11]_i_5_n_0\
    );
\r[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(8),
      I1 => d(8),
      O => \r[11]_i_6_n_0\
    );
\r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(12),
      I1 => L(12),
      I2 => geqOp,
      O => \r[12]_i_1_n_0\
    );
\r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(13),
      I1 => L(13),
      I2 => geqOp,
      O => \r[13]_i_1_n_0\
    );
\r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(14),
      I1 => L(14),
      I2 => geqOp,
      O => \r[14]_i_1_n_0\
    );
\r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(15),
      I1 => L(15),
      I2 => geqOp,
      O => \r[15]_i_1_n_0\
    );
\r[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(15),
      I1 => d(15),
      O => \r[15]_i_3_n_0\
    );
\r[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(14),
      I1 => d(14),
      O => \r[15]_i_4_n_0\
    );
\r[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(13),
      I1 => d(13),
      O => \r[15]_i_5_n_0\
    );
\r[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(12),
      I1 => d(12),
      O => \r[15]_i_6_n_0\
    );
\r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(16),
      I1 => L(16),
      I2 => geqOp,
      O => \r[16]_i_1_n_0\
    );
\r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(17),
      I1 => L(17),
      I2 => geqOp,
      O => \r[17]_i_1_n_0\
    );
\r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(18),
      I1 => L(18),
      I2 => geqOp,
      O => \r[18]_i_1_n_0\
    );
\r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(19),
      I1 => L(19),
      I2 => geqOp,
      O => \r[19]_i_1_n_0\
    );
\r[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(19),
      I1 => d(19),
      O => \r[19]_i_3_n_0\
    );
\r[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(18),
      I1 => d(18),
      O => \r[19]_i_4_n_0\
    );
\r[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(17),
      I1 => d(17),
      O => \r[19]_i_5_n_0\
    );
\r[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(16),
      I1 => d(16),
      O => \r[19]_i_6_n_0\
    );
\r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(1),
      I1 => L(1),
      I2 => geqOp,
      O => \r[1]_i_1_n_0\
    );
\r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(20),
      I1 => L(20),
      I2 => geqOp,
      O => \r[20]_i_1_n_0\
    );
\r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(21),
      I1 => L(21),
      I2 => geqOp,
      O => \r[21]_i_1_n_0\
    );
\r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(22),
      I1 => L(22),
      I2 => geqOp,
      O => \r[22]_i_1_n_0\
    );
\r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(23),
      I1 => L(23),
      I2 => geqOp,
      O => \r[23]_i_1_n_0\
    );
\r[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(23),
      I1 => d(23),
      O => \r[23]_i_3_n_0\
    );
\r[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(22),
      I1 => d(22),
      O => \r[23]_i_4_n_0\
    );
\r[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(21),
      I1 => d(21),
      O => \r[23]_i_5_n_0\
    );
\r[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(20),
      I1 => d(20),
      O => \r[23]_i_6_n_0\
    );
\r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(24),
      I1 => L(24),
      I2 => geqOp,
      O => \r[24]_i_1_n_0\
    );
\r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(25),
      I1 => L(25),
      I2 => geqOp,
      O => \r[25]_i_1_n_0\
    );
\r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(26),
      I1 => L(26),
      I2 => geqOp,
      O => \r[26]_i_1_n_0\
    );
\r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(27),
      I1 => L(27),
      I2 => geqOp,
      O => \r[27]_i_1_n_0\
    );
\r[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(27),
      I1 => d(27),
      O => \r[27]_i_3_n_0\
    );
\r[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(26),
      I1 => d(26),
      O => \r[27]_i_4_n_0\
    );
\r[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(25),
      I1 => d(25),
      O => \r[27]_i_5_n_0\
    );
\r[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(24),
      I1 => d(24),
      O => \r[27]_i_6_n_0\
    );
\r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(28),
      I1 => L(28),
      I2 => geqOp,
      O => \r[28]_i_1_n_0\
    );
\r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(29),
      I1 => L(29),
      I2 => geqOp,
      O => \r[29]_i_1_n_0\
    );
\r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(2),
      I1 => L(2),
      I2 => geqOp,
      O => \r[2]_i_1_n_0\
    );
\r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(30),
      I1 => L(30),
      I2 => geqOp,
      O => \r[30]_i_1_n_0\
    );
\r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(31),
      I1 => L(31),
      I2 => geqOp,
      O => \r[31]_i_1_n_0\
    );
\r[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(31),
      I1 => d(31),
      O => \r[31]_i_3_n_0\
    );
\r[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(30),
      I1 => d(30),
      O => \r[31]_i_4_n_0\
    );
\r[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(29),
      I1 => d(29),
      O => \r[31]_i_5_n_0\
    );
\r[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(28),
      I1 => d(28),
      O => \r[31]_i_6_n_0\
    );
\r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(3),
      I1 => L(3),
      I2 => geqOp,
      O => \r[3]_i_1_n_0\
    );
\r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(3),
      I1 => d(3),
      O => \r[3]_i_3_n_0\
    );
\r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => d(2),
      O => \r[3]_i_4_n_0\
    );
\r[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(1),
      I1 => d(1),
      O => \r[3]_i_5_n_0\
    );
\r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \L__0\(0),
      I1 => d(0),
      O => \r[3]_i_6_n_0\
    );
\r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(4),
      I1 => L(4),
      I2 => geqOp,
      O => \r[4]_i_1_n_0\
    );
\r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(5),
      I1 => L(5),
      I2 => geqOp,
      O => \r[5]_i_1_n_0\
    );
\r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(6),
      I1 => L(6),
      I2 => geqOp,
      O => \r[6]_i_1_n_0\
    );
\r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(7),
      I1 => L(7),
      I2 => geqOp,
      O => \r[7]_i_1_n_0\
    );
\r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(7),
      I1 => d(7),
      O => \r[7]_i_3_n_0\
    );
\r[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(6),
      I1 => d(6),
      O => \r[7]_i_4_n_0\
    );
\r[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(5),
      I1 => d(5),
      O => \r[7]_i_5_n_0\
    );
\r[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(4),
      I1 => d(4),
      O => \r[7]_i_6_n_0\
    );
\r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(8),
      I1 => L(8),
      I2 => geqOp,
      O => \r[8]_i_1_n_0\
    );
\r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => minusOp(9),
      I1 => L(9),
      I2 => geqOp,
      O => \r[9]_i_1_n_0\
    );
\r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[0]_i_1_n_0\,
      Q => r(0)
    );
\r_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r[0]_i_7_n_0\,
      I1 => \r[0]_i_8_n_0\,
      O => \r_reg[0]_i_3_n_0\,
      S => i_reg(2)
    );
\r_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r[0]_i_9_n_0\,
      I1 => \r[0]_i_10_n_0\,
      O => \r_reg[0]_i_4_n_0\,
      S => i_reg(2)
    );
\r_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r[0]_i_11_n_0\,
      I1 => \r[0]_i_12_n_0\,
      O => \r_reg[0]_i_5_n_0\,
      S => i_reg(2)
    );
\r_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r[0]_i_13_n_0\,
      I1 => \r[0]_i_14_n_0\,
      O => \r_reg[0]_i_6_n_0\,
      S => i_reg(2)
    );
\r_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[10]_i_1_n_0\,
      Q => r(10)
    );
\r_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[11]_i_1_n_0\,
      Q => r(11)
    );
\r_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg[7]_i_2_n_0\,
      CO(3) => \r_reg[11]_i_2_n_0\,
      CO(2) => \r_reg[11]_i_2_n_1\,
      CO(1) => \r_reg[11]_i_2_n_2\,
      CO(0) => \r_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(11 downto 8),
      O(3 downto 0) => minusOp(11 downto 8),
      S(3) => \r[11]_i_3_n_0\,
      S(2) => \r[11]_i_4_n_0\,
      S(1) => \r[11]_i_5_n_0\,
      S(0) => \r[11]_i_6_n_0\
    );
\r_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[12]_i_1_n_0\,
      Q => r(12)
    );
\r_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[13]_i_1_n_0\,
      Q => r(13)
    );
\r_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[14]_i_1_n_0\,
      Q => r(14)
    );
\r_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[15]_i_1_n_0\,
      Q => r(15)
    );
\r_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg[11]_i_2_n_0\,
      CO(3) => \r_reg[15]_i_2_n_0\,
      CO(2) => \r_reg[15]_i_2_n_1\,
      CO(1) => \r_reg[15]_i_2_n_2\,
      CO(0) => \r_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(15 downto 12),
      O(3 downto 0) => minusOp(15 downto 12),
      S(3) => \r[15]_i_3_n_0\,
      S(2) => \r[15]_i_4_n_0\,
      S(1) => \r[15]_i_5_n_0\,
      S(0) => \r[15]_i_6_n_0\
    );
\r_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[16]_i_1_n_0\,
      Q => r(16)
    );
\r_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[17]_i_1_n_0\,
      Q => r(17)
    );
\r_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[18]_i_1_n_0\,
      Q => r(18)
    );
\r_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[19]_i_1_n_0\,
      Q => r(19)
    );
\r_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg[15]_i_2_n_0\,
      CO(3) => \r_reg[19]_i_2_n_0\,
      CO(2) => \r_reg[19]_i_2_n_1\,
      CO(1) => \r_reg[19]_i_2_n_2\,
      CO(0) => \r_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(19 downto 16),
      O(3 downto 0) => minusOp(19 downto 16),
      S(3) => \r[19]_i_3_n_0\,
      S(2) => \r[19]_i_4_n_0\,
      S(1) => \r[19]_i_5_n_0\,
      S(0) => \r[19]_i_6_n_0\
    );
\r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[1]_i_1_n_0\,
      Q => r(1)
    );
\r_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[20]_i_1_n_0\,
      Q => r(20)
    );
\r_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[21]_i_1_n_0\,
      Q => r(21)
    );
\r_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[22]_i_1_n_0\,
      Q => r(22)
    );
\r_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[23]_i_1_n_0\,
      Q => r(23)
    );
\r_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg[19]_i_2_n_0\,
      CO(3) => \r_reg[23]_i_2_n_0\,
      CO(2) => \r_reg[23]_i_2_n_1\,
      CO(1) => \r_reg[23]_i_2_n_2\,
      CO(0) => \r_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(23 downto 20),
      O(3 downto 0) => minusOp(23 downto 20),
      S(3) => \r[23]_i_3_n_0\,
      S(2) => \r[23]_i_4_n_0\,
      S(1) => \r[23]_i_5_n_0\,
      S(0) => \r[23]_i_6_n_0\
    );
\r_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[24]_i_1_n_0\,
      Q => r(24)
    );
\r_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[25]_i_1_n_0\,
      Q => r(25)
    );
\r_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[26]_i_1_n_0\,
      Q => r(26)
    );
\r_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[27]_i_1_n_0\,
      Q => r(27)
    );
\r_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg[23]_i_2_n_0\,
      CO(3) => \r_reg[27]_i_2_n_0\,
      CO(2) => \r_reg[27]_i_2_n_1\,
      CO(1) => \r_reg[27]_i_2_n_2\,
      CO(0) => \r_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(27 downto 24),
      O(3 downto 0) => minusOp(27 downto 24),
      S(3) => \r[27]_i_3_n_0\,
      S(2) => \r[27]_i_4_n_0\,
      S(1) => \r[27]_i_5_n_0\,
      S(0) => \r[27]_i_6_n_0\
    );
\r_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[28]_i_1_n_0\,
      Q => r(28)
    );
\r_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[29]_i_1_n_0\,
      Q => r(29)
    );
\r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[2]_i_1_n_0\,
      Q => r(2)
    );
\r_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[30]_i_1_n_0\,
      Q => r(30)
    );
\r_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[31]_i_1_n_0\,
      Q => r(31)
    );
\r_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg[27]_i_2_n_0\,
      CO(3) => \NLW_r_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \r_reg[31]_i_2_n_1\,
      CO(1) => \r_reg[31]_i_2_n_2\,
      CO(0) => \r_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => L(30 downto 28),
      O(3 downto 0) => minusOp(31 downto 28),
      S(3) => \r[31]_i_3_n_0\,
      S(2) => \r[31]_i_4_n_0\,
      S(1) => \r[31]_i_5_n_0\,
      S(0) => \r[31]_i_6_n_0\
    );
\r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[3]_i_1_n_0\,
      Q => r(3)
    );
\r_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_reg[3]_i_2_n_0\,
      CO(2) => \r_reg[3]_i_2_n_1\,
      CO(1) => \r_reg[3]_i_2_n_2\,
      CO(0) => \r_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => L(3 downto 1),
      DI(0) => \L__0\(0),
      O(3 downto 0) => minusOp(3 downto 0),
      S(3) => \r[3]_i_3_n_0\,
      S(2) => \r[3]_i_4_n_0\,
      S(1) => \r[3]_i_5_n_0\,
      S(0) => \r[3]_i_6_n_0\
    );
\r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[4]_i_1_n_0\,
      Q => r(4)
    );
\r_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[5]_i_1_n_0\,
      Q => r(5)
    );
\r_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[6]_i_1_n_0\,
      Q => r(6)
    );
\r_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[7]_i_1_n_0\,
      Q => r(7)
    );
\r_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg[3]_i_2_n_0\,
      CO(3) => \r_reg[7]_i_2_n_0\,
      CO(2) => \r_reg[7]_i_2_n_1\,
      CO(1) => \r_reg[7]_i_2_n_2\,
      CO(0) => \r_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(7 downto 4),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3) => \r[7]_i_3_n_0\,
      S(2) => \r[7]_i_4_n_0\,
      S(1) => \r[7]_i_5_n_0\,
      S(0) => \r[7]_i_6_n_0\
    );
\r_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[8]_i_1_n_0\,
      Q => r(8)
    );
\r_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \q[31]_i_1_n_0\,
      CLR => \q[31]_i_2_n_0\,
      D => \r[9]_i_1_n_0\,
      Q => r(9)
    );
\reg1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(0),
      Q => L(1)
    );
\reg1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(10),
      Q => L(11)
    );
\reg1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(11),
      Q => L(12)
    );
\reg1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(12),
      Q => L(13)
    );
\reg1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(13),
      Q => L(14)
    );
\reg1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(14),
      Q => L(15)
    );
\reg1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(15),
      Q => L(16)
    );
\reg1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(16),
      Q => L(17)
    );
\reg1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(17),
      Q => L(18)
    );
\reg1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(18),
      Q => L(19)
    );
\reg1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(19),
      Q => L(20)
    );
\reg1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(1),
      Q => L(2)
    );
\reg1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(20),
      Q => L(21)
    );
\reg1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(21),
      Q => L(22)
    );
\reg1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(22),
      Q => L(23)
    );
\reg1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(23),
      Q => L(24)
    );
\reg1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(24),
      Q => L(25)
    );
\reg1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(25),
      Q => L(26)
    );
\reg1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(26),
      Q => L(27)
    );
\reg1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(27),
      Q => L(28)
    );
\reg1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(28),
      Q => L(29)
    );
\reg1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(29),
      Q => L(30)
    );
\reg1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(2),
      Q => L(3)
    );
\reg1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(30),
      Q => L(31)
    );
\reg1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(3),
      Q => L(4)
    );
\reg1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(4),
      Q => L(5)
    );
\reg1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(5),
      Q => L(6)
    );
\reg1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(6),
      Q => L(7)
    );
\reg1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(7),
      Q => L(8)
    );
\reg1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(8),
      Q => L(9)
    );
\reg1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => \q[31]_i_2_n_0\,
      CLR => reset,
      D => reg2(9),
      Q => L(10)
    );
\reg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => \L__0\(0),
      I2 => minusOp(0),
      I3 => reg22(31),
      O => \reg2[0]_i_1_n_0\
    );
\reg2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(10),
      I2 => minusOp(10),
      I3 => reg22(31),
      O => \reg2[10]_i_1_n_0\
    );
\reg2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(11),
      I2 => minusOp(11),
      I3 => reg22(31),
      O => \reg2[11]_i_1_n_0\
    );
\reg2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(12),
      I2 => minusOp(12),
      I3 => reg22(31),
      O => \reg2[12]_i_1_n_0\
    );
\reg2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(13),
      I2 => minusOp(13),
      I3 => reg22(31),
      O => \reg2[13]_i_1_n_0\
    );
\reg2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(14),
      I2 => minusOp(14),
      I3 => reg22(31),
      O => \reg2[14]_i_1_n_0\
    );
\reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(15),
      I2 => minusOp(15),
      I3 => reg22(31),
      O => \reg2[15]_i_1_n_0\
    );
\reg2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(16),
      I2 => minusOp(16),
      I3 => reg22(31),
      O => \reg2[16]_i_1_n_0\
    );
\reg2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(17),
      I2 => minusOp(17),
      I3 => reg22(31),
      O => \reg2[17]_i_1_n_0\
    );
\reg2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(18),
      I2 => minusOp(18),
      I3 => reg22(31),
      O => \reg2[18]_i_1_n_0\
    );
\reg2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(19),
      I2 => minusOp(19),
      I3 => reg22(31),
      O => \reg2[19]_i_1_n_0\
    );
\reg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(1),
      I2 => minusOp(1),
      I3 => reg22(31),
      O => \reg2[1]_i_1_n_0\
    );
\reg2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(20),
      I2 => minusOp(20),
      I3 => reg22(31),
      O => \reg2[20]_i_1_n_0\
    );
\reg2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(21),
      I2 => minusOp(21),
      I3 => reg22(31),
      O => \reg2[21]_i_1_n_0\
    );
\reg2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(22),
      I2 => minusOp(22),
      I3 => reg22(31),
      O => \reg2[22]_i_1_n_0\
    );
\reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(23),
      I2 => minusOp(23),
      I3 => reg22(31),
      O => \reg2[23]_i_1_n_0\
    );
\reg2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(24),
      I2 => minusOp(24),
      I3 => reg22(31),
      O => \reg2[24]_i_1_n_0\
    );
\reg2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(25),
      I2 => minusOp(25),
      I3 => reg22(31),
      O => \reg2[25]_i_1_n_0\
    );
\reg2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(26),
      I2 => minusOp(26),
      I3 => reg22(31),
      O => \reg2[26]_i_1_n_0\
    );
\reg2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(27),
      I2 => minusOp(27),
      I3 => reg22(31),
      O => \reg2[27]_i_1_n_0\
    );
\reg2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(28),
      I2 => minusOp(28),
      I3 => reg22(31),
      O => \reg2[28]_i_1_n_0\
    );
\reg2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(29),
      I2 => minusOp(29),
      I3 => reg22(31),
      O => \reg2[29]_i_1_n_0\
    );
\reg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(2),
      I2 => minusOp(2),
      I3 => reg22(31),
      O => \reg2[2]_i_1_n_0\
    );
\reg2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(30),
      I2 => minusOp(30),
      I3 => reg22(31),
      O => \reg2[30]_i_1_n_0\
    );
\reg2[30]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(26),
      O => \reg2[30]_i_10_n_0\
    );
\reg2[30]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(25),
      O => \reg2[30]_i_11_n_0\
    );
\reg2[30]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(24),
      O => \reg2[30]_i_13_n_0\
    );
\reg2[30]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(23),
      O => \reg2[30]_i_14_n_0\
    );
\reg2[30]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(22),
      O => \reg2[30]_i_15_n_0\
    );
\reg2[30]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(21),
      O => \reg2[30]_i_16_n_0\
    );
\reg2[30]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(20),
      O => \reg2[30]_i_18_n_0\
    );
\reg2[30]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(19),
      O => \reg2[30]_i_19_n_0\
    );
\reg2[30]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(18),
      O => \reg2[30]_i_20_n_0\
    );
\reg2[30]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(17),
      O => \reg2[30]_i_21_n_0\
    );
\reg2[30]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(16),
      O => \reg2[30]_i_23_n_0\
    );
\reg2[30]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(15),
      O => \reg2[30]_i_24_n_0\
    );
\reg2[30]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(14),
      O => \reg2[30]_i_25_n_0\
    );
\reg2[30]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(13),
      O => \reg2[30]_i_26_n_0\
    );
\reg2[30]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(12),
      O => \reg2[30]_i_28_n_0\
    );
\reg2[30]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(11),
      O => \reg2[30]_i_29_n_0\
    );
\reg2[30]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(10),
      O => \reg2[30]_i_30_n_0\
    );
\reg2[30]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(9),
      O => \reg2[30]_i_31_n_0\
    );
\reg2[30]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(8),
      O => \reg2[30]_i_33_n_0\
    );
\reg2[30]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(7),
      O => \reg2[30]_i_34_n_0\
    );
\reg2[30]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(6),
      O => \reg2[30]_i_35_n_0\
    );
\reg2[30]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(5),
      O => \reg2[30]_i_36_n_0\
    );
\reg2[30]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(4),
      O => \reg2[30]_i_37_n_0\
    );
\reg2[30]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(3),
      O => \reg2[30]_i_38_n_0\
    );
\reg2[30]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(2),
      O => \reg2[30]_i_39_n_0\
    );
\reg2[30]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(31),
      O => \reg2[30]_i_4_n_0\
    );
\reg2[30]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(1),
      O => \reg2[30]_i_40_n_0\
    );
\reg2[30]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(30),
      O => \reg2[30]_i_5_n_0\
    );
\reg2[30]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(29),
      O => \reg2[30]_i_6_n_0\
    );
\reg2[30]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(28),
      O => \reg2[30]_i_8_n_0\
    );
\reg2[30]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(27),
      O => \reg2[30]_i_9_n_0\
    );
\reg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(3),
      I2 => minusOp(3),
      I3 => reg22(31),
      O => \reg2[3]_i_1_n_0\
    );
\reg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(4),
      I2 => minusOp(4),
      I3 => reg22(31),
      O => \reg2[4]_i_1_n_0\
    );
\reg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(5),
      I2 => minusOp(5),
      I3 => reg22(31),
      O => \reg2[5]_i_1_n_0\
    );
\reg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(6),
      I2 => minusOp(6),
      I3 => reg22(31),
      O => \reg2[6]_i_1_n_0\
    );
\reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(7),
      I2 => minusOp(7),
      I3 => reg22(31),
      O => \reg2[7]_i_1_n_0\
    );
\reg2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(8),
      I2 => minusOp(8),
      I3 => reg22(31),
      O => \reg2[8]_i_1_n_0\
    );
\reg2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => geqOp,
      I1 => L(9),
      I2 => minusOp(9),
      I3 => reg22(31),
      O => \reg2[9]_i_1_n_0\
    );
\reg2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[0]_i_1_n_0\,
      Q => reg2(0)
    );
\reg2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[10]_i_1_n_0\,
      Q => reg2(10)
    );
\reg2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[11]_i_1_n_0\,
      Q => reg2(11)
    );
\reg2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[12]_i_1_n_0\,
      Q => reg2(12)
    );
\reg2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[13]_i_1_n_0\,
      Q => reg2(13)
    );
\reg2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[14]_i_1_n_0\,
      Q => reg2(14)
    );
\reg2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[15]_i_1_n_0\,
      Q => reg2(15)
    );
\reg2_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[16]_i_1_n_0\,
      Q => reg2(16)
    );
\reg2_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[17]_i_1_n_0\,
      Q => reg2(17)
    );
\reg2_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[18]_i_1_n_0\,
      Q => reg2(18)
    );
\reg2_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[19]_i_1_n_0\,
      Q => reg2(19)
    );
\reg2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[1]_i_1_n_0\,
      Q => reg2(1)
    );
\reg2_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[20]_i_1_n_0\,
      Q => reg2(20)
    );
\reg2_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[21]_i_1_n_0\,
      Q => reg2(21)
    );
\reg2_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[22]_i_1_n_0\,
      Q => reg2(22)
    );
\reg2_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[23]_i_1_n_0\,
      Q => reg2(23)
    );
\reg2_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[24]_i_1_n_0\,
      Q => reg2(24)
    );
\reg2_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[25]_i_1_n_0\,
      Q => reg2(25)
    );
\reg2_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[26]_i_1_n_0\,
      Q => reg2(26)
    );
\reg2_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[27]_i_1_n_0\,
      Q => reg2(27)
    );
\reg2_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[28]_i_1_n_0\,
      Q => reg2(28)
    );
\reg2_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[29]_i_1_n_0\,
      Q => reg2(29)
    );
\reg2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[2]_i_1_n_0\,
      Q => reg2(2)
    );
\reg2_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[30]_i_1_n_0\,
      Q => reg2(30)
    );
\reg2_reg[30]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg2_reg[30]_i_17_n_0\,
      CO(3) => \reg2_reg[30]_i_12_n_0\,
      CO(2) => \reg2_reg[30]_i_12_n_1\,
      CO(1) => \reg2_reg[30]_i_12_n_2\,
      CO(0) => \reg2_reg[30]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_reg(20 downto 17),
      O(3 downto 0) => \NLW_reg2_reg[30]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \reg2[30]_i_18_n_0\,
      S(2) => \reg2[30]_i_19_n_0\,
      S(1) => \reg2[30]_i_20_n_0\,
      S(0) => \reg2[30]_i_21_n_0\
    );
\reg2_reg[30]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg2_reg[30]_i_22_n_0\,
      CO(3) => \reg2_reg[30]_i_17_n_0\,
      CO(2) => \reg2_reg[30]_i_17_n_1\,
      CO(1) => \reg2_reg[30]_i_17_n_2\,
      CO(0) => \reg2_reg[30]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_reg(16 downto 13),
      O(3 downto 0) => \NLW_reg2_reg[30]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \reg2[30]_i_23_n_0\,
      S(2) => \reg2[30]_i_24_n_0\,
      S(1) => \reg2[30]_i_25_n_0\,
      S(0) => \reg2[30]_i_26_n_0\
    );
\reg2_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg2_reg[30]_i_3_n_0\,
      CO(3 downto 2) => \NLW_reg2_reg[30]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \reg2_reg[30]_i_2_n_2\,
      CO(0) => \reg2_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => i_reg(30 downto 29),
      O(3) => \NLW_reg2_reg[30]_i_2_O_UNCONNECTED\(3),
      O(2 downto 1) => reg22(31 downto 30),
      O(0) => \NLW_reg2_reg[30]_i_2_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => \reg2[30]_i_4_n_0\,
      S(1) => \reg2[30]_i_5_n_0\,
      S(0) => \reg2[30]_i_6_n_0\
    );
\reg2_reg[30]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg2_reg[30]_i_27_n_0\,
      CO(3) => \reg2_reg[30]_i_22_n_0\,
      CO(2) => \reg2_reg[30]_i_22_n_1\,
      CO(1) => \reg2_reg[30]_i_22_n_2\,
      CO(0) => \reg2_reg[30]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_reg(12 downto 9),
      O(3 downto 0) => \NLW_reg2_reg[30]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \reg2[30]_i_28_n_0\,
      S(2) => \reg2[30]_i_29_n_0\,
      S(1) => \reg2[30]_i_30_n_0\,
      S(0) => \reg2[30]_i_31_n_0\
    );
\reg2_reg[30]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg2_reg[30]_i_32_n_0\,
      CO(3) => \reg2_reg[30]_i_27_n_0\,
      CO(2) => \reg2_reg[30]_i_27_n_1\,
      CO(1) => \reg2_reg[30]_i_27_n_2\,
      CO(0) => \reg2_reg[30]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_reg(8 downto 5),
      O(3 downto 0) => \NLW_reg2_reg[30]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \reg2[30]_i_33_n_0\,
      S(2) => \reg2[30]_i_34_n_0\,
      S(1) => \reg2[30]_i_35_n_0\,
      S(0) => \reg2[30]_i_36_n_0\
    );
\reg2_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg2_reg[30]_i_7_n_0\,
      CO(3) => \reg2_reg[30]_i_3_n_0\,
      CO(2) => \reg2_reg[30]_i_3_n_1\,
      CO(1) => \reg2_reg[30]_i_3_n_2\,
      CO(0) => \reg2_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_reg(28 downto 25),
      O(3 downto 0) => \NLW_reg2_reg[30]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \reg2[30]_i_8_n_0\,
      S(2) => \reg2[30]_i_9_n_0\,
      S(1) => \reg2[30]_i_10_n_0\,
      S(0) => \reg2[30]_i_11_n_0\
    );
\reg2_reg[30]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg2_reg[30]_i_32_n_0\,
      CO(2) => \reg2_reg[30]_i_32_n_1\,
      CO(1) => \reg2_reg[30]_i_32_n_2\,
      CO(0) => \reg2_reg[30]_i_32_n_3\,
      CYINIT => i_reg(0),
      DI(3 downto 0) => i_reg(4 downto 1),
      O(3 downto 0) => \NLW_reg2_reg[30]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \reg2[30]_i_37_n_0\,
      S(2) => \reg2[30]_i_38_n_0\,
      S(1) => \reg2[30]_i_39_n_0\,
      S(0) => \reg2[30]_i_40_n_0\
    );
\reg2_reg[30]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg2_reg[30]_i_12_n_0\,
      CO(3) => \reg2_reg[30]_i_7_n_0\,
      CO(2) => \reg2_reg[30]_i_7_n_1\,
      CO(1) => \reg2_reg[30]_i_7_n_2\,
      CO(0) => \reg2_reg[30]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_reg(24 downto 21),
      O(3 downto 0) => \NLW_reg2_reg[30]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \reg2[30]_i_13_n_0\,
      S(2) => \reg2[30]_i_14_n_0\,
      S(1) => \reg2[30]_i_15_n_0\,
      S(0) => \reg2[30]_i_16_n_0\
    );
\reg2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[3]_i_1_n_0\,
      Q => reg2(3)
    );
\reg2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[4]_i_1_n_0\,
      Q => reg2(4)
    );
\reg2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[5]_i_1_n_0\,
      Q => reg2(5)
    );
\reg2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[6]_i_1_n_0\,
      Q => reg2(6)
    );
\reg2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[7]_i_1_n_0\,
      Q => reg2(7)
    );
\reg2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[8]_i_1_n_0\,
      Q => reg2(8)
    );
\reg2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => \reg2[9]_i_1_n_0\,
      Q => reg2(9)
    );
\reg_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => geqOp,
      I1 => reg22(31),
      O => p_0_in(0)
    );
\reg_q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(9),
      I1 => reg22(31),
      O => p_0_in(10)
    );
\reg_q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(10),
      I1 => reg22(31),
      O => p_0_in(11)
    );
\reg_q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(11),
      I1 => reg22(31),
      O => p_0_in(12)
    );
\reg_q[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(12),
      I1 => reg22(31),
      O => p_0_in(13)
    );
\reg_q[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(13),
      I1 => reg22(31),
      O => p_0_in(14)
    );
\reg_q[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(14),
      I1 => reg22(31),
      O => p_0_in(15)
    );
\reg_q[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(15),
      I1 => reg22(31),
      O => p_0_in(16)
    );
\reg_q[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(16),
      I1 => reg22(31),
      O => p_0_in(17)
    );
\reg_q[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(17),
      I1 => reg22(31),
      O => p_0_in(18)
    );
\reg_q[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(18),
      I1 => reg22(31),
      O => p_0_in(19)
    );
\reg_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(0),
      I1 => reg22(31),
      O => p_0_in(1)
    );
\reg_q[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(19),
      I1 => reg22(31),
      O => p_0_in(20)
    );
\reg_q[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(20),
      I1 => reg22(31),
      O => p_0_in(21)
    );
\reg_q[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(21),
      I1 => reg22(31),
      O => p_0_in(22)
    );
\reg_q[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(22),
      I1 => reg22(31),
      O => p_0_in(23)
    );
\reg_q[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(23),
      I1 => reg22(31),
      O => p_0_in(24)
    );
\reg_q[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(24),
      I1 => reg22(31),
      O => p_0_in(25)
    );
\reg_q[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(25),
      I1 => reg22(31),
      O => p_0_in(26)
    );
\reg_q[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(26),
      I1 => reg22(31),
      O => p_0_in(27)
    );
\reg_q[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(27),
      I1 => reg22(31),
      O => p_0_in(28)
    );
\reg_q[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(28),
      I1 => reg22(31),
      O => p_0_in(29)
    );
\reg_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(1),
      I1 => reg22(31),
      O => p_0_in(2)
    );
\reg_q[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(29),
      I1 => reg22(31),
      O => p_0_in(30)
    );
\reg_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(2),
      I1 => reg22(31),
      O => p_0_in(3)
    );
\reg_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(3),
      I1 => reg22(31),
      O => p_0_in(4)
    );
\reg_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(4),
      I1 => reg22(31),
      O => p_0_in(5)
    );
\reg_q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(5),
      I1 => reg22(31),
      O => p_0_in(6)
    );
\reg_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(6),
      I1 => reg22(31),
      O => p_0_in(7)
    );
\reg_q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(7),
      I1 => reg22(31),
      O => p_0_in(8)
    );
\reg_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_q(8),
      I1 => reg22(31),
      O => p_0_in(9)
    );
\reg_q_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(0),
      Q => reg_q(0)
    );
\reg_q_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(10),
      Q => reg_q(10)
    );
\reg_q_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(11),
      Q => reg_q(11)
    );
\reg_q_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(12),
      Q => reg_q(12)
    );
\reg_q_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(13),
      Q => reg_q(13)
    );
\reg_q_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(14),
      Q => reg_q(14)
    );
\reg_q_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(15),
      Q => reg_q(15)
    );
\reg_q_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(16),
      Q => reg_q(16)
    );
\reg_q_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(17),
      Q => reg_q(17)
    );
\reg_q_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(18),
      Q => reg_q(18)
    );
\reg_q_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(19),
      Q => reg_q(19)
    );
\reg_q_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(1),
      Q => reg_q(1)
    );
\reg_q_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(20),
      Q => reg_q(20)
    );
\reg_q_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(21),
      Q => reg_q(21)
    );
\reg_q_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(22),
      Q => reg_q(22)
    );
\reg_q_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(23),
      Q => reg_q(23)
    );
\reg_q_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(24),
      Q => reg_q(24)
    );
\reg_q_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(25),
      Q => reg_q(25)
    );
\reg_q_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(26),
      Q => reg_q(26)
    );
\reg_q_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(27),
      Q => reg_q(27)
    );
\reg_q_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(28),
      Q => reg_q(28)
    );
\reg_q_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(29),
      Q => reg_q(29)
    );
\reg_q_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(2),
      Q => reg_q(2)
    );
\reg_q_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(30),
      Q => reg_q(30)
    );
\reg_q_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(3),
      Q => reg_q(3)
    );
\reg_q_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(4),
      Q => reg_q(4)
    );
\reg_q_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(5),
      Q => reg_q(5)
    );
\reg_q_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(6),
      Q => reg_q(6)
    );
\reg_q_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(7),
      Q => reg_q(7)
    );
\reg_q_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(8),
      Q => reg_q(8)
    );
\reg_q_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => enable,
      CLR => reset,
      D => p_0_in(9),
      Q => reg_q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dot_mux_module is
  port (
    sel : in STD_LOGIC;
    registers : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dot : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end dot_mux_module;

architecture STRUCTURE of dot_mux_module is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout[0]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \dout[10]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dout[11]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dout[12]_INST_0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dout[13]_INST_0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dout[14]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dout[15]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dout[16]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dout[17]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dout[18]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dout[19]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dout[1]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \dout[20]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dout[21]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dout[22]_INST_0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dout[23]_INST_0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dout[24]_INST_0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dout[25]_INST_0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dout[26]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \dout[27]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \dout[28]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dout[29]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dout[2]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \dout[30]_INST_0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \dout[31]_INST_0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \dout[3]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \dout[4]_INST_0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \dout[5]_INST_0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \dout[6]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dout[7]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dout[8]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dout[9]_INST_0\ : label is "soft_lutpair281";
begin
\dout[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(0),
      I1 => registers(0),
      I2 => sel,
      O => dout(0)
    );
\dout[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(10),
      I1 => registers(10),
      I2 => sel,
      O => dout(10)
    );
\dout[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(11),
      I1 => registers(11),
      I2 => sel,
      O => dout(11)
    );
\dout[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(12),
      I1 => registers(12),
      I2 => sel,
      O => dout(12)
    );
\dout[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(13),
      I1 => registers(13),
      I2 => sel,
      O => dout(13)
    );
\dout[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(14),
      I1 => registers(14),
      I2 => sel,
      O => dout(14)
    );
\dout[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(15),
      I1 => registers(15),
      I2 => sel,
      O => dout(15)
    );
\dout[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(16),
      I1 => registers(16),
      I2 => sel,
      O => dout(16)
    );
\dout[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(17),
      I1 => registers(17),
      I2 => sel,
      O => dout(17)
    );
\dout[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(18),
      I1 => registers(18),
      I2 => sel,
      O => dout(18)
    );
\dout[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(19),
      I1 => registers(19),
      I2 => sel,
      O => dout(19)
    );
\dout[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(1),
      I1 => registers(1),
      I2 => sel,
      O => dout(1)
    );
\dout[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(20),
      I1 => registers(20),
      I2 => sel,
      O => dout(20)
    );
\dout[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(21),
      I1 => registers(21),
      I2 => sel,
      O => dout(21)
    );
\dout[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(22),
      I1 => registers(22),
      I2 => sel,
      O => dout(22)
    );
\dout[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(23),
      I1 => registers(23),
      I2 => sel,
      O => dout(23)
    );
\dout[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(24),
      I1 => registers(24),
      I2 => sel,
      O => dout(24)
    );
\dout[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(25),
      I1 => registers(25),
      I2 => sel,
      O => dout(25)
    );
\dout[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(26),
      I1 => registers(26),
      I2 => sel,
      O => dout(26)
    );
\dout[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(27),
      I1 => registers(27),
      I2 => sel,
      O => dout(27)
    );
\dout[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(28),
      I1 => registers(28),
      I2 => sel,
      O => dout(28)
    );
\dout[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(29),
      I1 => registers(29),
      I2 => sel,
      O => dout(29)
    );
\dout[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(2),
      I1 => registers(2),
      I2 => sel,
      O => dout(2)
    );
\dout[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(30),
      I1 => registers(30),
      I2 => sel,
      O => dout(30)
    );
\dout[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(31),
      I1 => registers(31),
      I2 => sel,
      O => dout(31)
    );
\dout[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(3),
      I1 => registers(3),
      I2 => sel,
      O => dout(3)
    );
\dout[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(4),
      I1 => registers(4),
      I2 => sel,
      O => dout(4)
    );
\dout[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(5),
      I1 => registers(5),
      I2 => sel,
      O => dout(5)
    );
\dout[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(6),
      I1 => registers(6),
      I2 => sel,
      O => dout(6)
    );
\dout[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(7),
      I1 => registers(7),
      I2 => sel,
      O => dout(7)
    );
\dout[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(8),
      I1 => registers(8),
      I2 => sel,
      O => dout(8)
    );
\dout[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dot(9),
      I1 => registers(9),
      I2 => sel,
      O => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jump_mux is
  port (
    sel : in STD_LOGIC;
    jump1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    jump2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pc_4_imm : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pc_final : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end jump_mux;

architecture STRUCTURE of jump_mux is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pc_final[0]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pc_final[10]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pc_final[11]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pc_final[12]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pc_final[13]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pc_final[14]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pc_final[15]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pc_final[16]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pc_final[17]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pc_final[18]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pc_final[19]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pc_final[1]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pc_final[20]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pc_final[21]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pc_final[22]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pc_final[23]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pc_final[24]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pc_final[25]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pc_final[26]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pc_final[27]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pc_final[28]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pc_final[29]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pc_final[2]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pc_final[30]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pc_final[31]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pc_final[3]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pc_final[4]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pc_final[5]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pc_final[6]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pc_final[7]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pc_final[8]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pc_final[9]_INST_0\ : label is "soft_lutpair20";
begin
\pc_final[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(0),
      I1 => pc_4_imm(0),
      I2 => sel,
      O => pc_final(0)
    );
\pc_final[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(10),
      I1 => pc_4_imm(10),
      I2 => sel,
      O => pc_final(10)
    );
\pc_final[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(11),
      I1 => pc_4_imm(11),
      I2 => sel,
      O => pc_final(11)
    );
\pc_final[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(12),
      I1 => pc_4_imm(12),
      I2 => sel,
      O => pc_final(12)
    );
\pc_final[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(13),
      I1 => pc_4_imm(13),
      I2 => sel,
      O => pc_final(13)
    );
\pc_final[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(14),
      I1 => pc_4_imm(14),
      I2 => sel,
      O => pc_final(14)
    );
\pc_final[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(15),
      I1 => pc_4_imm(15),
      I2 => sel,
      O => pc_final(15)
    );
\pc_final[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(16),
      I1 => pc_4_imm(16),
      I2 => sel,
      O => pc_final(16)
    );
\pc_final[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(17),
      I1 => pc_4_imm(17),
      I2 => sel,
      O => pc_final(17)
    );
\pc_final[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(18),
      I1 => pc_4_imm(18),
      I2 => sel,
      O => pc_final(18)
    );
\pc_final[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(19),
      I1 => pc_4_imm(19),
      I2 => sel,
      O => pc_final(19)
    );
\pc_final[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(1),
      I1 => pc_4_imm(1),
      I2 => sel,
      O => pc_final(1)
    );
\pc_final[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(20),
      I1 => pc_4_imm(20),
      I2 => sel,
      O => pc_final(20)
    );
\pc_final[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(21),
      I1 => pc_4_imm(21),
      I2 => sel,
      O => pc_final(21)
    );
\pc_final[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(22),
      I1 => pc_4_imm(22),
      I2 => sel,
      O => pc_final(22)
    );
\pc_final[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(23),
      I1 => pc_4_imm(23),
      I2 => sel,
      O => pc_final(23)
    );
\pc_final[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(24),
      I1 => pc_4_imm(24),
      I2 => sel,
      O => pc_final(24)
    );
\pc_final[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(25),
      I1 => pc_4_imm(25),
      I2 => sel,
      O => pc_final(25)
    );
\pc_final[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_4_imm(26),
      I1 => sel,
      O => pc_final(26)
    );
\pc_final[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_4_imm(27),
      I1 => sel,
      O => pc_final(27)
    );
\pc_final[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump2(0),
      I1 => pc_4_imm(28),
      I2 => sel,
      O => pc_final(28)
    );
\pc_final[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump2(1),
      I1 => pc_4_imm(29),
      I2 => sel,
      O => pc_final(29)
    );
\pc_final[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(2),
      I1 => pc_4_imm(2),
      I2 => sel,
      O => pc_final(2)
    );
\pc_final[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump2(2),
      I1 => pc_4_imm(30),
      I2 => sel,
      O => pc_final(30)
    );
\pc_final[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump2(3),
      I1 => pc_4_imm(31),
      I2 => sel,
      O => pc_final(31)
    );
\pc_final[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(3),
      I1 => pc_4_imm(3),
      I2 => sel,
      O => pc_final(3)
    );
\pc_final[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(4),
      I1 => pc_4_imm(4),
      I2 => sel,
      O => pc_final(4)
    );
\pc_final[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(5),
      I1 => pc_4_imm(5),
      I2 => sel,
      O => pc_final(5)
    );
\pc_final[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(6),
      I1 => pc_4_imm(6),
      I2 => sel,
      O => pc_final(6)
    );
\pc_final[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(7),
      I1 => pc_4_imm(7),
      I2 => sel,
      O => pc_final(7)
    );
\pc_final[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(8),
      I1 => pc_4_imm(8),
      I2 => sel,
      O => pc_final(8)
    );
\pc_final[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => jump1(9),
      I1 => pc_4_imm(9),
      I2 => sel,
      O => pc_final(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clock : in STD_LOGIC
  );
end multiplier;

architecture STRUCTURE of multiplier is
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 17 );
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \result[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_n_1\ : STD_LOGIC;
  signal \result[16]_INST_0_n_2\ : STD_LOGIC;
  signal \result[16]_INST_0_n_3\ : STD_LOGIC;
  signal \result[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_n_1\ : STD_LOGIC;
  signal \result[20]_INST_0_n_2\ : STD_LOGIC;
  signal \result[20]_INST_0_n_3\ : STD_LOGIC;
  signal \result[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_n_1\ : STD_LOGIC;
  signal \result[24]_INST_0_n_2\ : STD_LOGIC;
  signal \result[24]_INST_0_n_3\ : STD_LOGIC;
  signal \result[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_n_1\ : STD_LOGIC;
  signal \result[28]_INST_0_n_2\ : STD_LOGIC;
  signal \result[28]_INST_0_n_3\ : STD_LOGIC;
  signal \result[32]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_n_1\ : STD_LOGIC;
  signal \result[32]_INST_0_n_2\ : STD_LOGIC;
  signal \result[32]_INST_0_n_3\ : STD_LOGIC;
  signal \result[36]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_n_1\ : STD_LOGIC;
  signal \result[36]_INST_0_n_2\ : STD_LOGIC;
  signal \result[36]_INST_0_n_3\ : STD_LOGIC;
  signal \result[40]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_n_1\ : STD_LOGIC;
  signal \result[40]_INST_0_n_2\ : STD_LOGIC;
  signal \result[40]_INST_0_n_3\ : STD_LOGIC;
  signal \result[44]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_n_1\ : STD_LOGIC;
  signal \result[44]_INST_0_n_2\ : STD_LOGIC;
  signal \result[44]_INST_0_n_3\ : STD_LOGIC;
  signal \result[48]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_n_1\ : STD_LOGIC;
  signal \result[48]_INST_0_n_2\ : STD_LOGIC;
  signal \result[48]_INST_0_n_3\ : STD_LOGIC;
  signal \result[52]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_n_1\ : STD_LOGIC;
  signal \result[52]_INST_0_n_2\ : STD_LOGIC;
  signal \result[52]_INST_0_n_3\ : STD_LOGIC;
  signal \result[56]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_n_1\ : STD_LOGIC;
  signal \result[56]_INST_0_n_2\ : STD_LOGIC;
  signal \result[56]_INST_0_n_3\ : STD_LOGIC;
  signal \result[60]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_n_1\ : STD_LOGIC;
  signal \result[60]_INST_0_n_2\ : STD_LOGIC;
  signal \result[60]_INST_0_n_3\ : STD_LOGIC;
  signal \result__0_n_106\ : STD_LOGIC;
  signal \result__0_n_107\ : STD_LOGIC;
  signal \result__0_n_108\ : STD_LOGIC;
  signal \result__0_n_109\ : STD_LOGIC;
  signal \result__0_n_110\ : STD_LOGIC;
  signal \result__0_n_111\ : STD_LOGIC;
  signal \result__0_n_112\ : STD_LOGIC;
  signal \result__0_n_113\ : STD_LOGIC;
  signal \result__0_n_114\ : STD_LOGIC;
  signal \result__0_n_115\ : STD_LOGIC;
  signal \result__0_n_116\ : STD_LOGIC;
  signal \result__0_n_117\ : STD_LOGIC;
  signal \result__0_n_118\ : STD_LOGIC;
  signal \result__0_n_119\ : STD_LOGIC;
  signal \result__0_n_120\ : STD_LOGIC;
  signal \result__0_n_121\ : STD_LOGIC;
  signal \result__0_n_122\ : STD_LOGIC;
  signal \result__0_n_123\ : STD_LOGIC;
  signal \result__0_n_124\ : STD_LOGIC;
  signal \result__0_n_125\ : STD_LOGIC;
  signal \result__0_n_126\ : STD_LOGIC;
  signal \result__0_n_127\ : STD_LOGIC;
  signal \result__0_n_128\ : STD_LOGIC;
  signal \result__0_n_129\ : STD_LOGIC;
  signal \result__0_n_130\ : STD_LOGIC;
  signal \result__0_n_131\ : STD_LOGIC;
  signal \result__0_n_132\ : STD_LOGIC;
  signal \result__0_n_133\ : STD_LOGIC;
  signal \result__0_n_134\ : STD_LOGIC;
  signal \result__0_n_135\ : STD_LOGIC;
  signal \result__0_n_136\ : STD_LOGIC;
  signal \result__0_n_137\ : STD_LOGIC;
  signal \result__0_n_138\ : STD_LOGIC;
  signal \result__0_n_139\ : STD_LOGIC;
  signal \result__0_n_140\ : STD_LOGIC;
  signal \result__0_n_141\ : STD_LOGIC;
  signal \result__0_n_142\ : STD_LOGIC;
  signal \result__0_n_143\ : STD_LOGIC;
  signal \result__0_n_144\ : STD_LOGIC;
  signal \result__0_n_145\ : STD_LOGIC;
  signal \result__0_n_146\ : STD_LOGIC;
  signal \result__0_n_147\ : STD_LOGIC;
  signal \result__0_n_148\ : STD_LOGIC;
  signal \result__0_n_149\ : STD_LOGIC;
  signal \result__0_n_150\ : STD_LOGIC;
  signal \result__0_n_151\ : STD_LOGIC;
  signal \result__0_n_152\ : STD_LOGIC;
  signal \result__0_n_153\ : STD_LOGIC;
  signal \result__0_n_58\ : STD_LOGIC;
  signal \result__0_n_59\ : STD_LOGIC;
  signal \result__0_n_60\ : STD_LOGIC;
  signal \result__0_n_61\ : STD_LOGIC;
  signal \result__0_n_62\ : STD_LOGIC;
  signal \result__0_n_63\ : STD_LOGIC;
  signal \result__0_n_64\ : STD_LOGIC;
  signal \result__0_n_65\ : STD_LOGIC;
  signal \result__0_n_66\ : STD_LOGIC;
  signal \result__0_n_67\ : STD_LOGIC;
  signal \result__0_n_68\ : STD_LOGIC;
  signal \result__0_n_69\ : STD_LOGIC;
  signal \result__0_n_70\ : STD_LOGIC;
  signal \result__0_n_71\ : STD_LOGIC;
  signal \result__0_n_72\ : STD_LOGIC;
  signal \result__0_n_73\ : STD_LOGIC;
  signal \result__0_n_74\ : STD_LOGIC;
  signal \result__0_n_75\ : STD_LOGIC;
  signal \result__0_n_76\ : STD_LOGIC;
  signal \result__0_n_77\ : STD_LOGIC;
  signal \result__0_n_78\ : STD_LOGIC;
  signal \result__0_n_79\ : STD_LOGIC;
  signal \result__0_n_80\ : STD_LOGIC;
  signal \result__0_n_81\ : STD_LOGIC;
  signal \result__0_n_82\ : STD_LOGIC;
  signal \result__0_n_83\ : STD_LOGIC;
  signal \result__0_n_84\ : STD_LOGIC;
  signal \result__0_n_85\ : STD_LOGIC;
  signal \result__0_n_86\ : STD_LOGIC;
  signal \result__0_n_87\ : STD_LOGIC;
  signal \result__0_n_88\ : STD_LOGIC;
  signal \result__2_n_106\ : STD_LOGIC;
  signal \result__2_n_107\ : STD_LOGIC;
  signal \result__2_n_108\ : STD_LOGIC;
  signal \result__2_n_109\ : STD_LOGIC;
  signal \result__2_n_110\ : STD_LOGIC;
  signal \result__2_n_111\ : STD_LOGIC;
  signal \result__2_n_112\ : STD_LOGIC;
  signal \result__2_n_113\ : STD_LOGIC;
  signal \result__2_n_114\ : STD_LOGIC;
  signal \result__2_n_115\ : STD_LOGIC;
  signal \result__2_n_116\ : STD_LOGIC;
  signal \result__2_n_117\ : STD_LOGIC;
  signal \result__2_n_118\ : STD_LOGIC;
  signal \result__2_n_119\ : STD_LOGIC;
  signal \result__2_n_120\ : STD_LOGIC;
  signal \result__2_n_121\ : STD_LOGIC;
  signal \result__2_n_122\ : STD_LOGIC;
  signal \result__2_n_123\ : STD_LOGIC;
  signal \result__2_n_124\ : STD_LOGIC;
  signal \result__2_n_125\ : STD_LOGIC;
  signal \result__2_n_126\ : STD_LOGIC;
  signal \result__2_n_127\ : STD_LOGIC;
  signal \result__2_n_128\ : STD_LOGIC;
  signal \result__2_n_129\ : STD_LOGIC;
  signal \result__2_n_130\ : STD_LOGIC;
  signal \result__2_n_131\ : STD_LOGIC;
  signal \result__2_n_132\ : STD_LOGIC;
  signal \result__2_n_133\ : STD_LOGIC;
  signal \result__2_n_134\ : STD_LOGIC;
  signal \result__2_n_135\ : STD_LOGIC;
  signal \result__2_n_136\ : STD_LOGIC;
  signal \result__2_n_137\ : STD_LOGIC;
  signal \result__2_n_138\ : STD_LOGIC;
  signal \result__2_n_139\ : STD_LOGIC;
  signal \result__2_n_140\ : STD_LOGIC;
  signal \result__2_n_141\ : STD_LOGIC;
  signal \result__2_n_142\ : STD_LOGIC;
  signal \result__2_n_143\ : STD_LOGIC;
  signal \result__2_n_144\ : STD_LOGIC;
  signal \result__2_n_145\ : STD_LOGIC;
  signal \result__2_n_146\ : STD_LOGIC;
  signal \result__2_n_147\ : STD_LOGIC;
  signal \result__2_n_148\ : STD_LOGIC;
  signal \result__2_n_149\ : STD_LOGIC;
  signal \result__2_n_150\ : STD_LOGIC;
  signal \result__2_n_151\ : STD_LOGIC;
  signal \result__2_n_152\ : STD_LOGIC;
  signal \result__2_n_153\ : STD_LOGIC;
  signal \result__2_n_24\ : STD_LOGIC;
  signal \result__2_n_25\ : STD_LOGIC;
  signal \result__2_n_26\ : STD_LOGIC;
  signal \result__2_n_27\ : STD_LOGIC;
  signal \result__2_n_28\ : STD_LOGIC;
  signal \result__2_n_29\ : STD_LOGIC;
  signal \result__2_n_30\ : STD_LOGIC;
  signal \result__2_n_31\ : STD_LOGIC;
  signal \result__2_n_32\ : STD_LOGIC;
  signal \result__2_n_33\ : STD_LOGIC;
  signal \result__2_n_34\ : STD_LOGIC;
  signal \result__2_n_35\ : STD_LOGIC;
  signal \result__2_n_36\ : STD_LOGIC;
  signal \result__2_n_37\ : STD_LOGIC;
  signal \result__2_n_38\ : STD_LOGIC;
  signal \result__2_n_39\ : STD_LOGIC;
  signal \result__2_n_40\ : STD_LOGIC;
  signal \result__2_n_41\ : STD_LOGIC;
  signal \result__2_n_42\ : STD_LOGIC;
  signal \result__2_n_43\ : STD_LOGIC;
  signal \result__2_n_44\ : STD_LOGIC;
  signal \result__2_n_45\ : STD_LOGIC;
  signal \result__2_n_46\ : STD_LOGIC;
  signal \result__2_n_47\ : STD_LOGIC;
  signal \result__2_n_48\ : STD_LOGIC;
  signal \result__2_n_49\ : STD_LOGIC;
  signal \result__2_n_50\ : STD_LOGIC;
  signal \result__2_n_51\ : STD_LOGIC;
  signal \result__2_n_52\ : STD_LOGIC;
  signal \result__2_n_53\ : STD_LOGIC;
  signal \result__2_n_58\ : STD_LOGIC;
  signal \result__2_n_59\ : STD_LOGIC;
  signal \result__2_n_60\ : STD_LOGIC;
  signal \result__2_n_61\ : STD_LOGIC;
  signal \result__2_n_62\ : STD_LOGIC;
  signal \result__2_n_63\ : STD_LOGIC;
  signal \result__2_n_64\ : STD_LOGIC;
  signal \result__2_n_65\ : STD_LOGIC;
  signal \result__2_n_66\ : STD_LOGIC;
  signal \result__2_n_67\ : STD_LOGIC;
  signal \result__2_n_68\ : STD_LOGIC;
  signal \result__2_n_69\ : STD_LOGIC;
  signal \result__2_n_70\ : STD_LOGIC;
  signal \result__2_n_71\ : STD_LOGIC;
  signal \result__2_n_72\ : STD_LOGIC;
  signal \result__2_n_73\ : STD_LOGIC;
  signal \result__2_n_74\ : STD_LOGIC;
  signal \result__2_n_75\ : STD_LOGIC;
  signal \result__2_n_76\ : STD_LOGIC;
  signal \result__2_n_77\ : STD_LOGIC;
  signal \result__2_n_78\ : STD_LOGIC;
  signal \result__2_n_79\ : STD_LOGIC;
  signal \result__2_n_80\ : STD_LOGIC;
  signal \result__2_n_81\ : STD_LOGIC;
  signal \result__2_n_82\ : STD_LOGIC;
  signal \result__2_n_83\ : STD_LOGIC;
  signal \result__2_n_84\ : STD_LOGIC;
  signal \result__2_n_85\ : STD_LOGIC;
  signal \result__2_n_86\ : STD_LOGIC;
  signal \result__2_n_87\ : STD_LOGIC;
  signal \result__2_n_88\ : STD_LOGIC;
  signal \NLW_result[60]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_result__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__3_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_result__3_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \result__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__1\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
begin
\result[16]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result[16]_INST_0_n_0\,
      CO(2) => \result[16]_INST_0_n_1\,
      CO(1) => \result[16]_INST_0_n_2\,
      CO(0) => \result[16]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => result(19 downto 16),
      S(3) => \result[16]_INST_0_i_1_n_0\,
      S(2) => \result[16]_INST_0_i_2_n_0\,
      S(1) => \result[16]_INST_0_i_3_n_0\,
      S(0) => p_1_in(16)
    );
\result[16]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      O => \result[16]_INST_0_i_1_n_0\
    );
\result[16]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      O => \result[16]_INST_0_i_2_n_0\
    );
\result[16]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      O => \result[16]_INST_0_i_3_n_0\
    );
\result[20]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[16]_INST_0_n_0\,
      CO(3) => \result[20]_INST_0_n_0\,
      CO(2) => \result[20]_INST_0_n_1\,
      CO(1) => \result[20]_INST_0_n_2\,
      CO(0) => \result[20]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(23 downto 20),
      O(3 downto 0) => result(23 downto 20),
      S(3) => \result[20]_INST_0_i_1_n_0\,
      S(2) => \result[20]_INST_0_i_2_n_0\,
      S(1) => \result[20]_INST_0_i_3_n_0\,
      S(0) => \result[20]_INST_0_i_4_n_0\
    );
\result[20]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      O => \result[20]_INST_0_i_1_n_0\
    );
\result[20]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      O => \result[20]_INST_0_i_2_n_0\
    );
\result[20]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      O => \result[20]_INST_0_i_3_n_0\
    );
\result[20]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      O => \result[20]_INST_0_i_4_n_0\
    );
\result[24]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[20]_INST_0_n_0\,
      CO(3) => \result[24]_INST_0_n_0\,
      CO(2) => \result[24]_INST_0_n_1\,
      CO(1) => \result[24]_INST_0_n_2\,
      CO(0) => \result[24]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(27 downto 24),
      O(3 downto 0) => result(27 downto 24),
      S(3) => \result[24]_INST_0_i_1_n_0\,
      S(2) => \result[24]_INST_0_i_2_n_0\,
      S(1) => \result[24]_INST_0_i_3_n_0\,
      S(0) => \result[24]_INST_0_i_4_n_0\
    );
\result[24]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => p_0_in(27),
      O => \result[24]_INST_0_i_1_n_0\
    );
\result[24]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => p_0_in(26),
      O => \result[24]_INST_0_i_2_n_0\
    );
\result[24]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in(25),
      O => \result[24]_INST_0_i_3_n_0\
    );
\result[24]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in(24),
      O => \result[24]_INST_0_i_4_n_0\
    );
\result[28]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[24]_INST_0_n_0\,
      CO(3) => \result[28]_INST_0_n_0\,
      CO(2) => \result[28]_INST_0_n_1\,
      CO(1) => \result[28]_INST_0_n_2\,
      CO(0) => \result[28]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(31 downto 28),
      O(3 downto 0) => result(31 downto 28),
      S(3) => \result[28]_INST_0_i_1_n_0\,
      S(2) => \result[28]_INST_0_i_2_n_0\,
      S(1) => \result[28]_INST_0_i_3_n_0\,
      S(0) => \result[28]_INST_0_i_4_n_0\
    );
\result[28]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => p_0_in(31),
      O => \result[28]_INST_0_i_1_n_0\
    );
\result[28]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => p_0_in(30),
      O => \result[28]_INST_0_i_2_n_0\
    );
\result[28]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => p_0_in(29),
      O => \result[28]_INST_0_i_3_n_0\
    );
\result[28]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => p_0_in(28),
      O => \result[28]_INST_0_i_4_n_0\
    );
\result[32]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[28]_INST_0_n_0\,
      CO(3) => \result[32]_INST_0_n_0\,
      CO(2) => \result[32]_INST_0_n_1\,
      CO(1) => \result[32]_INST_0_n_2\,
      CO(0) => \result[32]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(35 downto 32),
      O(3 downto 0) => result(35 downto 32),
      S(3) => \result[32]_INST_0_i_1_n_0\,
      S(2) => \result[32]_INST_0_i_2_n_0\,
      S(1) => \result[32]_INST_0_i_3_n_0\,
      S(0) => \result[32]_INST_0_i_4_n_0\
    );
\result[32]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => p_0_in(35),
      O => \result[32]_INST_0_i_1_n_0\
    );
\result[32]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => p_0_in(34),
      O => \result[32]_INST_0_i_2_n_0\
    );
\result[32]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => p_0_in(33),
      O => \result[32]_INST_0_i_3_n_0\
    );
\result[32]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => p_0_in(32),
      O => \result[32]_INST_0_i_4_n_0\
    );
\result[36]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[32]_INST_0_n_0\,
      CO(3) => \result[36]_INST_0_n_0\,
      CO(2) => \result[36]_INST_0_n_1\,
      CO(1) => \result[36]_INST_0_n_2\,
      CO(0) => \result[36]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(39 downto 36),
      O(3 downto 0) => result(39 downto 36),
      S(3) => \result[36]_INST_0_i_1_n_0\,
      S(2) => \result[36]_INST_0_i_2_n_0\,
      S(1) => \result[36]_INST_0_i_3_n_0\,
      S(0) => \result[36]_INST_0_i_4_n_0\
    );
\result[36]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => p_0_in(39),
      O => \result[36]_INST_0_i_1_n_0\
    );
\result[36]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => p_0_in(38),
      O => \result[36]_INST_0_i_2_n_0\
    );
\result[36]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => p_0_in(37),
      O => \result[36]_INST_0_i_3_n_0\
    );
\result[36]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => p_0_in(36),
      O => \result[36]_INST_0_i_4_n_0\
    );
\result[40]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[36]_INST_0_n_0\,
      CO(3) => \result[40]_INST_0_n_0\,
      CO(2) => \result[40]_INST_0_n_1\,
      CO(1) => \result[40]_INST_0_n_2\,
      CO(0) => \result[40]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(43 downto 40),
      O(3 downto 0) => result(43 downto 40),
      S(3) => \result[40]_INST_0_i_1_n_0\,
      S(2) => \result[40]_INST_0_i_2_n_0\,
      S(1) => \result[40]_INST_0_i_3_n_0\,
      S(0) => \result[40]_INST_0_i_4_n_0\
    );
\result[40]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => p_0_in(43),
      O => \result[40]_INST_0_i_1_n_0\
    );
\result[40]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => p_0_in(42),
      O => \result[40]_INST_0_i_2_n_0\
    );
\result[40]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => p_0_in(41),
      O => \result[40]_INST_0_i_3_n_0\
    );
\result[40]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => p_0_in(40),
      O => \result[40]_INST_0_i_4_n_0\
    );
\result[44]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[40]_INST_0_n_0\,
      CO(3) => \result[44]_INST_0_n_0\,
      CO(2) => \result[44]_INST_0_n_1\,
      CO(1) => \result[44]_INST_0_n_2\,
      CO(0) => \result[44]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(47 downto 44),
      O(3 downto 0) => result(47 downto 44),
      S(3) => \result[44]_INST_0_i_1_n_0\,
      S(2) => \result[44]_INST_0_i_2_n_0\,
      S(1) => \result[44]_INST_0_i_3_n_0\,
      S(0) => \result[44]_INST_0_i_4_n_0\
    );
\result[44]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => p_0_in(47),
      O => \result[44]_INST_0_i_1_n_0\
    );
\result[44]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => p_0_in(46),
      O => \result[44]_INST_0_i_2_n_0\
    );
\result[44]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => p_0_in(45),
      O => \result[44]_INST_0_i_3_n_0\
    );
\result[44]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => p_0_in(44),
      O => \result[44]_INST_0_i_4_n_0\
    );
\result[48]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[44]_INST_0_n_0\,
      CO(3) => \result[48]_INST_0_n_0\,
      CO(2) => \result[48]_INST_0_n_1\,
      CO(1) => \result[48]_INST_0_n_2\,
      CO(0) => \result[48]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(51 downto 48),
      O(3 downto 0) => result(51 downto 48),
      S(3) => \result[48]_INST_0_i_1_n_0\,
      S(2) => \result[48]_INST_0_i_2_n_0\,
      S(1) => \result[48]_INST_0_i_3_n_0\,
      S(0) => \result[48]_INST_0_i_4_n_0\
    );
\result[48]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => p_0_in(51),
      O => \result[48]_INST_0_i_1_n_0\
    );
\result[48]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => p_0_in(50),
      O => \result[48]_INST_0_i_2_n_0\
    );
\result[48]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => p_0_in(49),
      O => \result[48]_INST_0_i_3_n_0\
    );
\result[48]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => p_0_in(48),
      O => \result[48]_INST_0_i_4_n_0\
    );
\result[52]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[48]_INST_0_n_0\,
      CO(3) => \result[52]_INST_0_n_0\,
      CO(2) => \result[52]_INST_0_n_1\,
      CO(1) => \result[52]_INST_0_n_2\,
      CO(0) => \result[52]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(55 downto 52),
      O(3 downto 0) => result(55 downto 52),
      S(3) => \result[52]_INST_0_i_1_n_0\,
      S(2) => \result[52]_INST_0_i_2_n_0\,
      S(1) => \result[52]_INST_0_i_3_n_0\,
      S(0) => \result[52]_INST_0_i_4_n_0\
    );
\result[52]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => p_0_in(55),
      O => \result[52]_INST_0_i_1_n_0\
    );
\result[52]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => p_0_in(54),
      O => \result[52]_INST_0_i_2_n_0\
    );
\result[52]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => p_0_in(53),
      O => \result[52]_INST_0_i_3_n_0\
    );
\result[52]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => p_0_in(52),
      O => \result[52]_INST_0_i_4_n_0\
    );
\result[56]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[52]_INST_0_n_0\,
      CO(3) => \result[56]_INST_0_n_0\,
      CO(2) => \result[56]_INST_0_n_1\,
      CO(1) => \result[56]_INST_0_n_2\,
      CO(0) => \result[56]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(59 downto 56),
      O(3 downto 0) => result(59 downto 56),
      S(3) => \result[56]_INST_0_i_1_n_0\,
      S(2) => \result[56]_INST_0_i_2_n_0\,
      S(1) => \result[56]_INST_0_i_3_n_0\,
      S(0) => \result[56]_INST_0_i_4_n_0\
    );
\result[56]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => p_0_in(59),
      O => \result[56]_INST_0_i_1_n_0\
    );
\result[56]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => p_0_in(58),
      O => \result[56]_INST_0_i_2_n_0\
    );
\result[56]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => p_0_in(57),
      O => \result[56]_INST_0_i_3_n_0\
    );
\result[56]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => p_0_in(56),
      O => \result[56]_INST_0_i_4_n_0\
    );
\result[60]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[56]_INST_0_n_0\,
      CO(3) => \NLW_result[60]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \result[60]_INST_0_n_1\,
      CO(1) => \result[60]_INST_0_n_2\,
      CO(0) => \result[60]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(62 downto 60),
      O(3 downto 0) => result(63 downto 60),
      S(3) => \result[60]_INST_0_i_1_n_0\,
      S(2) => \result[60]_INST_0_i_2_n_0\,
      S(1) => \result[60]_INST_0_i_3_n_0\,
      S(0) => \result[60]_INST_0_i_4_n_0\
    );
\result[60]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(63),
      I1 => p_0_in(63),
      O => \result[60]_INST_0_i_1_n_0\
    );
\result[60]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => p_0_in(62),
      O => \result[60]_INST_0_i_2_n_0\
    );
\result[60]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => p_0_in(61),
      O => \result[60]_INST_0_i_3_n_0\
    );
\result[60]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => p_0_in(60),
      O => \result[60]_INST_0_i_4_n_0\
    );
\result__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(31),
      B(16) => a(31),
      B(15) => a(31),
      B(14 downto 0) => a(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result__0_OVERFLOW_UNCONNECTED\,
      P(47) => \result__0_n_58\,
      P(46) => \result__0_n_59\,
      P(45) => \result__0_n_60\,
      P(44) => \result__0_n_61\,
      P(43) => \result__0_n_62\,
      P(42) => \result__0_n_63\,
      P(41) => \result__0_n_64\,
      P(40) => \result__0_n_65\,
      P(39) => \result__0_n_66\,
      P(38) => \result__0_n_67\,
      P(37) => \result__0_n_68\,
      P(36) => \result__0_n_69\,
      P(35) => \result__0_n_70\,
      P(34) => \result__0_n_71\,
      P(33) => \result__0_n_72\,
      P(32) => \result__0_n_73\,
      P(31) => \result__0_n_74\,
      P(30) => \result__0_n_75\,
      P(29) => \result__0_n_76\,
      P(28) => \result__0_n_77\,
      P(27) => \result__0_n_78\,
      P(26) => \result__0_n_79\,
      P(25) => \result__0_n_80\,
      P(24) => \result__0_n_81\,
      P(23) => \result__0_n_82\,
      P(22) => \result__0_n_83\,
      P(21) => \result__0_n_84\,
      P(20) => \result__0_n_85\,
      P(19) => \result__0_n_86\,
      P(18) => \result__0_n_87\,
      P(17) => \result__0_n_88\,
      P(16 downto 0) => p_0_in(33 downto 17),
      PATTERNBDETECT => \NLW_result__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result__0_n_106\,
      PCOUT(46) => \result__0_n_107\,
      PCOUT(45) => \result__0_n_108\,
      PCOUT(44) => \result__0_n_109\,
      PCOUT(43) => \result__0_n_110\,
      PCOUT(42) => \result__0_n_111\,
      PCOUT(41) => \result__0_n_112\,
      PCOUT(40) => \result__0_n_113\,
      PCOUT(39) => \result__0_n_114\,
      PCOUT(38) => \result__0_n_115\,
      PCOUT(37) => \result__0_n_116\,
      PCOUT(36) => \result__0_n_117\,
      PCOUT(35) => \result__0_n_118\,
      PCOUT(34) => \result__0_n_119\,
      PCOUT(33) => \result__0_n_120\,
      PCOUT(32) => \result__0_n_121\,
      PCOUT(31) => \result__0_n_122\,
      PCOUT(30) => \result__0_n_123\,
      PCOUT(29) => \result__0_n_124\,
      PCOUT(28) => \result__0_n_125\,
      PCOUT(27) => \result__0_n_126\,
      PCOUT(26) => \result__0_n_127\,
      PCOUT(25) => \result__0_n_128\,
      PCOUT(24) => \result__0_n_129\,
      PCOUT(23) => \result__0_n_130\,
      PCOUT(22) => \result__0_n_131\,
      PCOUT(21) => \result__0_n_132\,
      PCOUT(20) => \result__0_n_133\,
      PCOUT(19) => \result__0_n_134\,
      PCOUT(18) => \result__0_n_135\,
      PCOUT(17) => \result__0_n_136\,
      PCOUT(16) => \result__0_n_137\,
      PCOUT(15) => \result__0_n_138\,
      PCOUT(14) => \result__0_n_139\,
      PCOUT(13) => \result__0_n_140\,
      PCOUT(12) => \result__0_n_141\,
      PCOUT(11) => \result__0_n_142\,
      PCOUT(10) => \result__0_n_143\,
      PCOUT(9) => \result__0_n_144\,
      PCOUT(8) => \result__0_n_145\,
      PCOUT(7) => \result__0_n_146\,
      PCOUT(6) => \result__0_n_147\,
      PCOUT(5) => \result__0_n_148\,
      PCOUT(4) => \result__0_n_149\,
      PCOUT(3) => \result__0_n_150\,
      PCOUT(2) => \result__0_n_151\,
      PCOUT(1) => \result__0_n_152\,
      PCOUT(0) => \result__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__0_UNDERFLOW_UNCONNECTED\
    );
\result__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => a(31),
      A(28) => a(31),
      A(27) => a(31),
      A(26) => a(31),
      A(25) => a(31),
      A(24) => a(31),
      A(23) => a(31),
      A(22) => a(31),
      A(21) => a(31),
      A(20) => a(31),
      A(19) => a(31),
      A(18) => a(31),
      A(17) => a(31),
      A(16) => a(31),
      A(15) => a(31),
      A(14 downto 0) => a(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(31),
      B(16) => b(31),
      B(15) => b(31),
      B(14 downto 0) => b(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_result__1_P_UNCONNECTED\(47 downto 30),
      P(29 downto 0) => p_0_in(63 downto 34),
      PATTERNBDETECT => \NLW_result__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result__0_n_106\,
      PCIN(46) => \result__0_n_107\,
      PCIN(45) => \result__0_n_108\,
      PCIN(44) => \result__0_n_109\,
      PCIN(43) => \result__0_n_110\,
      PCIN(42) => \result__0_n_111\,
      PCIN(41) => \result__0_n_112\,
      PCIN(40) => \result__0_n_113\,
      PCIN(39) => \result__0_n_114\,
      PCIN(38) => \result__0_n_115\,
      PCIN(37) => \result__0_n_116\,
      PCIN(36) => \result__0_n_117\,
      PCIN(35) => \result__0_n_118\,
      PCIN(34) => \result__0_n_119\,
      PCIN(33) => \result__0_n_120\,
      PCIN(32) => \result__0_n_121\,
      PCIN(31) => \result__0_n_122\,
      PCIN(30) => \result__0_n_123\,
      PCIN(29) => \result__0_n_124\,
      PCIN(28) => \result__0_n_125\,
      PCIN(27) => \result__0_n_126\,
      PCIN(26) => \result__0_n_127\,
      PCIN(25) => \result__0_n_128\,
      PCIN(24) => \result__0_n_129\,
      PCIN(23) => \result__0_n_130\,
      PCIN(22) => \result__0_n_131\,
      PCIN(21) => \result__0_n_132\,
      PCIN(20) => \result__0_n_133\,
      PCIN(19) => \result__0_n_134\,
      PCIN(18) => \result__0_n_135\,
      PCIN(17) => \result__0_n_136\,
      PCIN(16) => \result__0_n_137\,
      PCIN(15) => \result__0_n_138\,
      PCIN(14) => \result__0_n_139\,
      PCIN(13) => \result__0_n_140\,
      PCIN(12) => \result__0_n_141\,
      PCIN(11) => \result__0_n_142\,
      PCIN(10) => \result__0_n_143\,
      PCIN(9) => \result__0_n_144\,
      PCIN(8) => \result__0_n_145\,
      PCIN(7) => \result__0_n_146\,
      PCIN(6) => \result__0_n_147\,
      PCIN(5) => \result__0_n_148\,
      PCIN(4) => \result__0_n_149\,
      PCIN(3) => \result__0_n_150\,
      PCIN(2) => \result__0_n_151\,
      PCIN(1) => \result__0_n_152\,
      PCIN(0) => \result__0_n_153\,
      PCOUT(47 downto 0) => \NLW_result__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__1_UNDERFLOW_UNCONNECTED\
    );
\result__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \result__2_n_24\,
      ACOUT(28) => \result__2_n_25\,
      ACOUT(27) => \result__2_n_26\,
      ACOUT(26) => \result__2_n_27\,
      ACOUT(25) => \result__2_n_28\,
      ACOUT(24) => \result__2_n_29\,
      ACOUT(23) => \result__2_n_30\,
      ACOUT(22) => \result__2_n_31\,
      ACOUT(21) => \result__2_n_32\,
      ACOUT(20) => \result__2_n_33\,
      ACOUT(19) => \result__2_n_34\,
      ACOUT(18) => \result__2_n_35\,
      ACOUT(17) => \result__2_n_36\,
      ACOUT(16) => \result__2_n_37\,
      ACOUT(15) => \result__2_n_38\,
      ACOUT(14) => \result__2_n_39\,
      ACOUT(13) => \result__2_n_40\,
      ACOUT(12) => \result__2_n_41\,
      ACOUT(11) => \result__2_n_42\,
      ACOUT(10) => \result__2_n_43\,
      ACOUT(9) => \result__2_n_44\,
      ACOUT(8) => \result__2_n_45\,
      ACOUT(7) => \result__2_n_46\,
      ACOUT(6) => \result__2_n_47\,
      ACOUT(5) => \result__2_n_48\,
      ACOUT(4) => \result__2_n_49\,
      ACOUT(3) => \result__2_n_50\,
      ACOUT(2) => \result__2_n_51\,
      ACOUT(1) => \result__2_n_52\,
      ACOUT(0) => \result__2_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result__2_OVERFLOW_UNCONNECTED\,
      P(47) => \result__2_n_58\,
      P(46) => \result__2_n_59\,
      P(45) => \result__2_n_60\,
      P(44) => \result__2_n_61\,
      P(43) => \result__2_n_62\,
      P(42) => \result__2_n_63\,
      P(41) => \result__2_n_64\,
      P(40) => \result__2_n_65\,
      P(39) => \result__2_n_66\,
      P(38) => \result__2_n_67\,
      P(37) => \result__2_n_68\,
      P(36) => \result__2_n_69\,
      P(35) => \result__2_n_70\,
      P(34) => \result__2_n_71\,
      P(33) => \result__2_n_72\,
      P(32) => \result__2_n_73\,
      P(31) => \result__2_n_74\,
      P(30) => \result__2_n_75\,
      P(29) => \result__2_n_76\,
      P(28) => \result__2_n_77\,
      P(27) => \result__2_n_78\,
      P(26) => \result__2_n_79\,
      P(25) => \result__2_n_80\,
      P(24) => \result__2_n_81\,
      P(23) => \result__2_n_82\,
      P(22) => \result__2_n_83\,
      P(21) => \result__2_n_84\,
      P(20) => \result__2_n_85\,
      P(19) => \result__2_n_86\,
      P(18) => \result__2_n_87\,
      P(17) => \result__2_n_88\,
      P(16) => p_1_in(16),
      P(15 downto 0) => result(15 downto 0),
      PATTERNBDETECT => \NLW_result__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result__2_n_106\,
      PCOUT(46) => \result__2_n_107\,
      PCOUT(45) => \result__2_n_108\,
      PCOUT(44) => \result__2_n_109\,
      PCOUT(43) => \result__2_n_110\,
      PCOUT(42) => \result__2_n_111\,
      PCOUT(41) => \result__2_n_112\,
      PCOUT(40) => \result__2_n_113\,
      PCOUT(39) => \result__2_n_114\,
      PCOUT(38) => \result__2_n_115\,
      PCOUT(37) => \result__2_n_116\,
      PCOUT(36) => \result__2_n_117\,
      PCOUT(35) => \result__2_n_118\,
      PCOUT(34) => \result__2_n_119\,
      PCOUT(33) => \result__2_n_120\,
      PCOUT(32) => \result__2_n_121\,
      PCOUT(31) => \result__2_n_122\,
      PCOUT(30) => \result__2_n_123\,
      PCOUT(29) => \result__2_n_124\,
      PCOUT(28) => \result__2_n_125\,
      PCOUT(27) => \result__2_n_126\,
      PCOUT(26) => \result__2_n_127\,
      PCOUT(25) => \result__2_n_128\,
      PCOUT(24) => \result__2_n_129\,
      PCOUT(23) => \result__2_n_130\,
      PCOUT(22) => \result__2_n_131\,
      PCOUT(21) => \result__2_n_132\,
      PCOUT(20) => \result__2_n_133\,
      PCOUT(19) => \result__2_n_134\,
      PCOUT(18) => \result__2_n_135\,
      PCOUT(17) => \result__2_n_136\,
      PCOUT(16) => \result__2_n_137\,
      PCOUT(15) => \result__2_n_138\,
      PCOUT(14) => \result__2_n_139\,
      PCOUT(13) => \result__2_n_140\,
      PCOUT(12) => \result__2_n_141\,
      PCOUT(11) => \result__2_n_142\,
      PCOUT(10) => \result__2_n_143\,
      PCOUT(9) => \result__2_n_144\,
      PCOUT(8) => \result__2_n_145\,
      PCOUT(7) => \result__2_n_146\,
      PCOUT(6) => \result__2_n_147\,
      PCOUT(5) => \result__2_n_148\,
      PCOUT(4) => \result__2_n_149\,
      PCOUT(3) => \result__2_n_150\,
      PCOUT(2) => \result__2_n_151\,
      PCOUT(1) => \result__2_n_152\,
      PCOUT(0) => \result__2_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__2_UNDERFLOW_UNCONNECTED\
    );
\result__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \result__2_n_24\,
      ACIN(28) => \result__2_n_25\,
      ACIN(27) => \result__2_n_26\,
      ACIN(26) => \result__2_n_27\,
      ACIN(25) => \result__2_n_28\,
      ACIN(24) => \result__2_n_29\,
      ACIN(23) => \result__2_n_30\,
      ACIN(22) => \result__2_n_31\,
      ACIN(21) => \result__2_n_32\,
      ACIN(20) => \result__2_n_33\,
      ACIN(19) => \result__2_n_34\,
      ACIN(18) => \result__2_n_35\,
      ACIN(17) => \result__2_n_36\,
      ACIN(16) => \result__2_n_37\,
      ACIN(15) => \result__2_n_38\,
      ACIN(14) => \result__2_n_39\,
      ACIN(13) => \result__2_n_40\,
      ACIN(12) => \result__2_n_41\,
      ACIN(11) => \result__2_n_42\,
      ACIN(10) => \result__2_n_43\,
      ACIN(9) => \result__2_n_44\,
      ACIN(8) => \result__2_n_45\,
      ACIN(7) => \result__2_n_46\,
      ACIN(6) => \result__2_n_47\,
      ACIN(5) => \result__2_n_48\,
      ACIN(4) => \result__2_n_49\,
      ACIN(3) => \result__2_n_50\,
      ACIN(2) => \result__2_n_51\,
      ACIN(1) => \result__2_n_52\,
      ACIN(0) => \result__2_n_53\,
      ACOUT(29 downto 0) => \NLW_result__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(31),
      B(16) => b(31),
      B(15) => b(31),
      B(14 downto 0) => b(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result__3_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_result__3_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_result__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result__2_n_106\,
      PCIN(46) => \result__2_n_107\,
      PCIN(45) => \result__2_n_108\,
      PCIN(44) => \result__2_n_109\,
      PCIN(43) => \result__2_n_110\,
      PCIN(42) => \result__2_n_111\,
      PCIN(41) => \result__2_n_112\,
      PCIN(40) => \result__2_n_113\,
      PCIN(39) => \result__2_n_114\,
      PCIN(38) => \result__2_n_115\,
      PCIN(37) => \result__2_n_116\,
      PCIN(36) => \result__2_n_117\,
      PCIN(35) => \result__2_n_118\,
      PCIN(34) => \result__2_n_119\,
      PCIN(33) => \result__2_n_120\,
      PCIN(32) => \result__2_n_121\,
      PCIN(31) => \result__2_n_122\,
      PCIN(30) => \result__2_n_123\,
      PCIN(29) => \result__2_n_124\,
      PCIN(28) => \result__2_n_125\,
      PCIN(27) => \result__2_n_126\,
      PCIN(26) => \result__2_n_127\,
      PCIN(25) => \result__2_n_128\,
      PCIN(24) => \result__2_n_129\,
      PCIN(23) => \result__2_n_130\,
      PCIN(22) => \result__2_n_131\,
      PCIN(21) => \result__2_n_132\,
      PCIN(20) => \result__2_n_133\,
      PCIN(19) => \result__2_n_134\,
      PCIN(18) => \result__2_n_135\,
      PCIN(17) => \result__2_n_136\,
      PCIN(16) => \result__2_n_137\,
      PCIN(15) => \result__2_n_138\,
      PCIN(14) => \result__2_n_139\,
      PCIN(13) => \result__2_n_140\,
      PCIN(12) => \result__2_n_141\,
      PCIN(11) => \result__2_n_142\,
      PCIN(10) => \result__2_n_143\,
      PCIN(9) => \result__2_n_144\,
      PCIN(8) => \result__2_n_145\,
      PCIN(7) => \result__2_n_146\,
      PCIN(6) => \result__2_n_147\,
      PCIN(5) => \result__2_n_148\,
      PCIN(4) => \result__2_n_149\,
      PCIN(3) => \result__2_n_150\,
      PCIN(2) => \result__2_n_151\,
      PCIN(1) => \result__2_n_152\,
      PCIN(0) => \result__2_n_153\,
      PCOUT(47 downto 0) => \NLW_result__3_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__3_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \multiplier__1\ is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \multiplier__1\ : entity is "multiplier";
end \multiplier__1\;

architecture STRUCTURE of \multiplier__1\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 17 );
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \result[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_n_1\ : STD_LOGIC;
  signal \result[16]_INST_0_n_2\ : STD_LOGIC;
  signal \result[16]_INST_0_n_3\ : STD_LOGIC;
  signal \result[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_n_1\ : STD_LOGIC;
  signal \result[20]_INST_0_n_2\ : STD_LOGIC;
  signal \result[20]_INST_0_n_3\ : STD_LOGIC;
  signal \result[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_n_1\ : STD_LOGIC;
  signal \result[24]_INST_0_n_2\ : STD_LOGIC;
  signal \result[24]_INST_0_n_3\ : STD_LOGIC;
  signal \result[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_n_1\ : STD_LOGIC;
  signal \result[28]_INST_0_n_2\ : STD_LOGIC;
  signal \result[28]_INST_0_n_3\ : STD_LOGIC;
  signal \result[32]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_n_1\ : STD_LOGIC;
  signal \result[32]_INST_0_n_2\ : STD_LOGIC;
  signal \result[32]_INST_0_n_3\ : STD_LOGIC;
  signal \result[36]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_n_1\ : STD_LOGIC;
  signal \result[36]_INST_0_n_2\ : STD_LOGIC;
  signal \result[36]_INST_0_n_3\ : STD_LOGIC;
  signal \result[40]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_n_1\ : STD_LOGIC;
  signal \result[40]_INST_0_n_2\ : STD_LOGIC;
  signal \result[40]_INST_0_n_3\ : STD_LOGIC;
  signal \result[44]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_n_1\ : STD_LOGIC;
  signal \result[44]_INST_0_n_2\ : STD_LOGIC;
  signal \result[44]_INST_0_n_3\ : STD_LOGIC;
  signal \result[48]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_n_1\ : STD_LOGIC;
  signal \result[48]_INST_0_n_2\ : STD_LOGIC;
  signal \result[48]_INST_0_n_3\ : STD_LOGIC;
  signal \result[52]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_n_1\ : STD_LOGIC;
  signal \result[52]_INST_0_n_2\ : STD_LOGIC;
  signal \result[52]_INST_0_n_3\ : STD_LOGIC;
  signal \result[56]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_n_1\ : STD_LOGIC;
  signal \result[56]_INST_0_n_2\ : STD_LOGIC;
  signal \result[56]_INST_0_n_3\ : STD_LOGIC;
  signal \result[60]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_n_1\ : STD_LOGIC;
  signal \result[60]_INST_0_n_2\ : STD_LOGIC;
  signal \result[60]_INST_0_n_3\ : STD_LOGIC;
  signal \result__0_n_106\ : STD_LOGIC;
  signal \result__0_n_107\ : STD_LOGIC;
  signal \result__0_n_108\ : STD_LOGIC;
  signal \result__0_n_109\ : STD_LOGIC;
  signal \result__0_n_110\ : STD_LOGIC;
  signal \result__0_n_111\ : STD_LOGIC;
  signal \result__0_n_112\ : STD_LOGIC;
  signal \result__0_n_113\ : STD_LOGIC;
  signal \result__0_n_114\ : STD_LOGIC;
  signal \result__0_n_115\ : STD_LOGIC;
  signal \result__0_n_116\ : STD_LOGIC;
  signal \result__0_n_117\ : STD_LOGIC;
  signal \result__0_n_118\ : STD_LOGIC;
  signal \result__0_n_119\ : STD_LOGIC;
  signal \result__0_n_120\ : STD_LOGIC;
  signal \result__0_n_121\ : STD_LOGIC;
  signal \result__0_n_122\ : STD_LOGIC;
  signal \result__0_n_123\ : STD_LOGIC;
  signal \result__0_n_124\ : STD_LOGIC;
  signal \result__0_n_125\ : STD_LOGIC;
  signal \result__0_n_126\ : STD_LOGIC;
  signal \result__0_n_127\ : STD_LOGIC;
  signal \result__0_n_128\ : STD_LOGIC;
  signal \result__0_n_129\ : STD_LOGIC;
  signal \result__0_n_130\ : STD_LOGIC;
  signal \result__0_n_131\ : STD_LOGIC;
  signal \result__0_n_132\ : STD_LOGIC;
  signal \result__0_n_133\ : STD_LOGIC;
  signal \result__0_n_134\ : STD_LOGIC;
  signal \result__0_n_135\ : STD_LOGIC;
  signal \result__0_n_136\ : STD_LOGIC;
  signal \result__0_n_137\ : STD_LOGIC;
  signal \result__0_n_138\ : STD_LOGIC;
  signal \result__0_n_139\ : STD_LOGIC;
  signal \result__0_n_140\ : STD_LOGIC;
  signal \result__0_n_141\ : STD_LOGIC;
  signal \result__0_n_142\ : STD_LOGIC;
  signal \result__0_n_143\ : STD_LOGIC;
  signal \result__0_n_144\ : STD_LOGIC;
  signal \result__0_n_145\ : STD_LOGIC;
  signal \result__0_n_146\ : STD_LOGIC;
  signal \result__0_n_147\ : STD_LOGIC;
  signal \result__0_n_148\ : STD_LOGIC;
  signal \result__0_n_149\ : STD_LOGIC;
  signal \result__0_n_150\ : STD_LOGIC;
  signal \result__0_n_151\ : STD_LOGIC;
  signal \result__0_n_152\ : STD_LOGIC;
  signal \result__0_n_153\ : STD_LOGIC;
  signal \result__0_n_58\ : STD_LOGIC;
  signal \result__0_n_59\ : STD_LOGIC;
  signal \result__0_n_60\ : STD_LOGIC;
  signal \result__0_n_61\ : STD_LOGIC;
  signal \result__0_n_62\ : STD_LOGIC;
  signal \result__0_n_63\ : STD_LOGIC;
  signal \result__0_n_64\ : STD_LOGIC;
  signal \result__0_n_65\ : STD_LOGIC;
  signal \result__0_n_66\ : STD_LOGIC;
  signal \result__0_n_67\ : STD_LOGIC;
  signal \result__0_n_68\ : STD_LOGIC;
  signal \result__0_n_69\ : STD_LOGIC;
  signal \result__0_n_70\ : STD_LOGIC;
  signal \result__0_n_71\ : STD_LOGIC;
  signal \result__0_n_72\ : STD_LOGIC;
  signal \result__0_n_73\ : STD_LOGIC;
  signal \result__0_n_74\ : STD_LOGIC;
  signal \result__0_n_75\ : STD_LOGIC;
  signal \result__0_n_76\ : STD_LOGIC;
  signal \result__0_n_77\ : STD_LOGIC;
  signal \result__0_n_78\ : STD_LOGIC;
  signal \result__0_n_79\ : STD_LOGIC;
  signal \result__0_n_80\ : STD_LOGIC;
  signal \result__0_n_81\ : STD_LOGIC;
  signal \result__0_n_82\ : STD_LOGIC;
  signal \result__0_n_83\ : STD_LOGIC;
  signal \result__0_n_84\ : STD_LOGIC;
  signal \result__0_n_85\ : STD_LOGIC;
  signal \result__0_n_86\ : STD_LOGIC;
  signal \result__0_n_87\ : STD_LOGIC;
  signal \result__0_n_88\ : STD_LOGIC;
  signal \result__2_n_106\ : STD_LOGIC;
  signal \result__2_n_107\ : STD_LOGIC;
  signal \result__2_n_108\ : STD_LOGIC;
  signal \result__2_n_109\ : STD_LOGIC;
  signal \result__2_n_110\ : STD_LOGIC;
  signal \result__2_n_111\ : STD_LOGIC;
  signal \result__2_n_112\ : STD_LOGIC;
  signal \result__2_n_113\ : STD_LOGIC;
  signal \result__2_n_114\ : STD_LOGIC;
  signal \result__2_n_115\ : STD_LOGIC;
  signal \result__2_n_116\ : STD_LOGIC;
  signal \result__2_n_117\ : STD_LOGIC;
  signal \result__2_n_118\ : STD_LOGIC;
  signal \result__2_n_119\ : STD_LOGIC;
  signal \result__2_n_120\ : STD_LOGIC;
  signal \result__2_n_121\ : STD_LOGIC;
  signal \result__2_n_122\ : STD_LOGIC;
  signal \result__2_n_123\ : STD_LOGIC;
  signal \result__2_n_124\ : STD_LOGIC;
  signal \result__2_n_125\ : STD_LOGIC;
  signal \result__2_n_126\ : STD_LOGIC;
  signal \result__2_n_127\ : STD_LOGIC;
  signal \result__2_n_128\ : STD_LOGIC;
  signal \result__2_n_129\ : STD_LOGIC;
  signal \result__2_n_130\ : STD_LOGIC;
  signal \result__2_n_131\ : STD_LOGIC;
  signal \result__2_n_132\ : STD_LOGIC;
  signal \result__2_n_133\ : STD_LOGIC;
  signal \result__2_n_134\ : STD_LOGIC;
  signal \result__2_n_135\ : STD_LOGIC;
  signal \result__2_n_136\ : STD_LOGIC;
  signal \result__2_n_137\ : STD_LOGIC;
  signal \result__2_n_138\ : STD_LOGIC;
  signal \result__2_n_139\ : STD_LOGIC;
  signal \result__2_n_140\ : STD_LOGIC;
  signal \result__2_n_141\ : STD_LOGIC;
  signal \result__2_n_142\ : STD_LOGIC;
  signal \result__2_n_143\ : STD_LOGIC;
  signal \result__2_n_144\ : STD_LOGIC;
  signal \result__2_n_145\ : STD_LOGIC;
  signal \result__2_n_146\ : STD_LOGIC;
  signal \result__2_n_147\ : STD_LOGIC;
  signal \result__2_n_148\ : STD_LOGIC;
  signal \result__2_n_149\ : STD_LOGIC;
  signal \result__2_n_150\ : STD_LOGIC;
  signal \result__2_n_151\ : STD_LOGIC;
  signal \result__2_n_152\ : STD_LOGIC;
  signal \result__2_n_153\ : STD_LOGIC;
  signal \result__2_n_24\ : STD_LOGIC;
  signal \result__2_n_25\ : STD_LOGIC;
  signal \result__2_n_26\ : STD_LOGIC;
  signal \result__2_n_27\ : STD_LOGIC;
  signal \result__2_n_28\ : STD_LOGIC;
  signal \result__2_n_29\ : STD_LOGIC;
  signal \result__2_n_30\ : STD_LOGIC;
  signal \result__2_n_31\ : STD_LOGIC;
  signal \result__2_n_32\ : STD_LOGIC;
  signal \result__2_n_33\ : STD_LOGIC;
  signal \result__2_n_34\ : STD_LOGIC;
  signal \result__2_n_35\ : STD_LOGIC;
  signal \result__2_n_36\ : STD_LOGIC;
  signal \result__2_n_37\ : STD_LOGIC;
  signal \result__2_n_38\ : STD_LOGIC;
  signal \result__2_n_39\ : STD_LOGIC;
  signal \result__2_n_40\ : STD_LOGIC;
  signal \result__2_n_41\ : STD_LOGIC;
  signal \result__2_n_42\ : STD_LOGIC;
  signal \result__2_n_43\ : STD_LOGIC;
  signal \result__2_n_44\ : STD_LOGIC;
  signal \result__2_n_45\ : STD_LOGIC;
  signal \result__2_n_46\ : STD_LOGIC;
  signal \result__2_n_47\ : STD_LOGIC;
  signal \result__2_n_48\ : STD_LOGIC;
  signal \result__2_n_49\ : STD_LOGIC;
  signal \result__2_n_50\ : STD_LOGIC;
  signal \result__2_n_51\ : STD_LOGIC;
  signal \result__2_n_52\ : STD_LOGIC;
  signal \result__2_n_53\ : STD_LOGIC;
  signal \result__2_n_58\ : STD_LOGIC;
  signal \result__2_n_59\ : STD_LOGIC;
  signal \result__2_n_60\ : STD_LOGIC;
  signal \result__2_n_61\ : STD_LOGIC;
  signal \result__2_n_62\ : STD_LOGIC;
  signal \result__2_n_63\ : STD_LOGIC;
  signal \result__2_n_64\ : STD_LOGIC;
  signal \result__2_n_65\ : STD_LOGIC;
  signal \result__2_n_66\ : STD_LOGIC;
  signal \result__2_n_67\ : STD_LOGIC;
  signal \result__2_n_68\ : STD_LOGIC;
  signal \result__2_n_69\ : STD_LOGIC;
  signal \result__2_n_70\ : STD_LOGIC;
  signal \result__2_n_71\ : STD_LOGIC;
  signal \result__2_n_72\ : STD_LOGIC;
  signal \result__2_n_73\ : STD_LOGIC;
  signal \result__2_n_74\ : STD_LOGIC;
  signal \result__2_n_75\ : STD_LOGIC;
  signal \result__2_n_76\ : STD_LOGIC;
  signal \result__2_n_77\ : STD_LOGIC;
  signal \result__2_n_78\ : STD_LOGIC;
  signal \result__2_n_79\ : STD_LOGIC;
  signal \result__2_n_80\ : STD_LOGIC;
  signal \result__2_n_81\ : STD_LOGIC;
  signal \result__2_n_82\ : STD_LOGIC;
  signal \result__2_n_83\ : STD_LOGIC;
  signal \result__2_n_84\ : STD_LOGIC;
  signal \result__2_n_85\ : STD_LOGIC;
  signal \result__2_n_86\ : STD_LOGIC;
  signal \result__2_n_87\ : STD_LOGIC;
  signal \result__2_n_88\ : STD_LOGIC;
  signal \NLW_result[60]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_result__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__3_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_result__3_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \result__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__1\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
begin
\result[16]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result[16]_INST_0_n_0\,
      CO(2) => \result[16]_INST_0_n_1\,
      CO(1) => \result[16]_INST_0_n_2\,
      CO(0) => \result[16]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => result(19 downto 16),
      S(3) => \result[16]_INST_0_i_1_n_0\,
      S(2) => \result[16]_INST_0_i_2_n_0\,
      S(1) => \result[16]_INST_0_i_3_n_0\,
      S(0) => p_1_in(16)
    );
\result[16]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      O => \result[16]_INST_0_i_1_n_0\
    );
\result[16]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      O => \result[16]_INST_0_i_2_n_0\
    );
\result[16]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      O => \result[16]_INST_0_i_3_n_0\
    );
\result[20]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[16]_INST_0_n_0\,
      CO(3) => \result[20]_INST_0_n_0\,
      CO(2) => \result[20]_INST_0_n_1\,
      CO(1) => \result[20]_INST_0_n_2\,
      CO(0) => \result[20]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(23 downto 20),
      O(3 downto 0) => result(23 downto 20),
      S(3) => \result[20]_INST_0_i_1_n_0\,
      S(2) => \result[20]_INST_0_i_2_n_0\,
      S(1) => \result[20]_INST_0_i_3_n_0\,
      S(0) => \result[20]_INST_0_i_4_n_0\
    );
\result[20]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      O => \result[20]_INST_0_i_1_n_0\
    );
\result[20]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      O => \result[20]_INST_0_i_2_n_0\
    );
\result[20]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      O => \result[20]_INST_0_i_3_n_0\
    );
\result[20]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      O => \result[20]_INST_0_i_4_n_0\
    );
\result[24]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[20]_INST_0_n_0\,
      CO(3) => \result[24]_INST_0_n_0\,
      CO(2) => \result[24]_INST_0_n_1\,
      CO(1) => \result[24]_INST_0_n_2\,
      CO(0) => \result[24]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(27 downto 24),
      O(3 downto 0) => result(27 downto 24),
      S(3) => \result[24]_INST_0_i_1_n_0\,
      S(2) => \result[24]_INST_0_i_2_n_0\,
      S(1) => \result[24]_INST_0_i_3_n_0\,
      S(0) => \result[24]_INST_0_i_4_n_0\
    );
\result[24]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => p_0_in(27),
      O => \result[24]_INST_0_i_1_n_0\
    );
\result[24]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => p_0_in(26),
      O => \result[24]_INST_0_i_2_n_0\
    );
\result[24]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in(25),
      O => \result[24]_INST_0_i_3_n_0\
    );
\result[24]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in(24),
      O => \result[24]_INST_0_i_4_n_0\
    );
\result[28]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[24]_INST_0_n_0\,
      CO(3) => \result[28]_INST_0_n_0\,
      CO(2) => \result[28]_INST_0_n_1\,
      CO(1) => \result[28]_INST_0_n_2\,
      CO(0) => \result[28]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(31 downto 28),
      O(3 downto 0) => result(31 downto 28),
      S(3) => \result[28]_INST_0_i_1_n_0\,
      S(2) => \result[28]_INST_0_i_2_n_0\,
      S(1) => \result[28]_INST_0_i_3_n_0\,
      S(0) => \result[28]_INST_0_i_4_n_0\
    );
\result[28]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => p_0_in(31),
      O => \result[28]_INST_0_i_1_n_0\
    );
\result[28]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => p_0_in(30),
      O => \result[28]_INST_0_i_2_n_0\
    );
\result[28]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => p_0_in(29),
      O => \result[28]_INST_0_i_3_n_0\
    );
\result[28]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => p_0_in(28),
      O => \result[28]_INST_0_i_4_n_0\
    );
\result[32]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[28]_INST_0_n_0\,
      CO(3) => \result[32]_INST_0_n_0\,
      CO(2) => \result[32]_INST_0_n_1\,
      CO(1) => \result[32]_INST_0_n_2\,
      CO(0) => \result[32]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(35 downto 32),
      O(3 downto 0) => result(35 downto 32),
      S(3) => \result[32]_INST_0_i_1_n_0\,
      S(2) => \result[32]_INST_0_i_2_n_0\,
      S(1) => \result[32]_INST_0_i_3_n_0\,
      S(0) => \result[32]_INST_0_i_4_n_0\
    );
\result[32]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => p_0_in(35),
      O => \result[32]_INST_0_i_1_n_0\
    );
\result[32]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => p_0_in(34),
      O => \result[32]_INST_0_i_2_n_0\
    );
\result[32]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => p_0_in(33),
      O => \result[32]_INST_0_i_3_n_0\
    );
\result[32]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => p_0_in(32),
      O => \result[32]_INST_0_i_4_n_0\
    );
\result[36]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[32]_INST_0_n_0\,
      CO(3) => \result[36]_INST_0_n_0\,
      CO(2) => \result[36]_INST_0_n_1\,
      CO(1) => \result[36]_INST_0_n_2\,
      CO(0) => \result[36]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(39 downto 36),
      O(3 downto 0) => result(39 downto 36),
      S(3) => \result[36]_INST_0_i_1_n_0\,
      S(2) => \result[36]_INST_0_i_2_n_0\,
      S(1) => \result[36]_INST_0_i_3_n_0\,
      S(0) => \result[36]_INST_0_i_4_n_0\
    );
\result[36]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => p_0_in(39),
      O => \result[36]_INST_0_i_1_n_0\
    );
\result[36]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => p_0_in(38),
      O => \result[36]_INST_0_i_2_n_0\
    );
\result[36]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => p_0_in(37),
      O => \result[36]_INST_0_i_3_n_0\
    );
\result[36]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => p_0_in(36),
      O => \result[36]_INST_0_i_4_n_0\
    );
\result[40]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[36]_INST_0_n_0\,
      CO(3) => \result[40]_INST_0_n_0\,
      CO(2) => \result[40]_INST_0_n_1\,
      CO(1) => \result[40]_INST_0_n_2\,
      CO(0) => \result[40]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(43 downto 40),
      O(3 downto 0) => result(43 downto 40),
      S(3) => \result[40]_INST_0_i_1_n_0\,
      S(2) => \result[40]_INST_0_i_2_n_0\,
      S(1) => \result[40]_INST_0_i_3_n_0\,
      S(0) => \result[40]_INST_0_i_4_n_0\
    );
\result[40]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => p_0_in(43),
      O => \result[40]_INST_0_i_1_n_0\
    );
\result[40]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => p_0_in(42),
      O => \result[40]_INST_0_i_2_n_0\
    );
\result[40]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => p_0_in(41),
      O => \result[40]_INST_0_i_3_n_0\
    );
\result[40]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => p_0_in(40),
      O => \result[40]_INST_0_i_4_n_0\
    );
\result[44]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[40]_INST_0_n_0\,
      CO(3) => \result[44]_INST_0_n_0\,
      CO(2) => \result[44]_INST_0_n_1\,
      CO(1) => \result[44]_INST_0_n_2\,
      CO(0) => \result[44]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(47 downto 44),
      O(3 downto 0) => result(47 downto 44),
      S(3) => \result[44]_INST_0_i_1_n_0\,
      S(2) => \result[44]_INST_0_i_2_n_0\,
      S(1) => \result[44]_INST_0_i_3_n_0\,
      S(0) => \result[44]_INST_0_i_4_n_0\
    );
\result[44]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => p_0_in(47),
      O => \result[44]_INST_0_i_1_n_0\
    );
\result[44]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => p_0_in(46),
      O => \result[44]_INST_0_i_2_n_0\
    );
\result[44]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => p_0_in(45),
      O => \result[44]_INST_0_i_3_n_0\
    );
\result[44]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => p_0_in(44),
      O => \result[44]_INST_0_i_4_n_0\
    );
\result[48]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[44]_INST_0_n_0\,
      CO(3) => \result[48]_INST_0_n_0\,
      CO(2) => \result[48]_INST_0_n_1\,
      CO(1) => \result[48]_INST_0_n_2\,
      CO(0) => \result[48]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(51 downto 48),
      O(3 downto 0) => result(51 downto 48),
      S(3) => \result[48]_INST_0_i_1_n_0\,
      S(2) => \result[48]_INST_0_i_2_n_0\,
      S(1) => \result[48]_INST_0_i_3_n_0\,
      S(0) => \result[48]_INST_0_i_4_n_0\
    );
\result[48]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => p_0_in(51),
      O => \result[48]_INST_0_i_1_n_0\
    );
\result[48]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => p_0_in(50),
      O => \result[48]_INST_0_i_2_n_0\
    );
\result[48]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => p_0_in(49),
      O => \result[48]_INST_0_i_3_n_0\
    );
\result[48]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => p_0_in(48),
      O => \result[48]_INST_0_i_4_n_0\
    );
\result[52]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[48]_INST_0_n_0\,
      CO(3) => \result[52]_INST_0_n_0\,
      CO(2) => \result[52]_INST_0_n_1\,
      CO(1) => \result[52]_INST_0_n_2\,
      CO(0) => \result[52]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(55 downto 52),
      O(3 downto 0) => result(55 downto 52),
      S(3) => \result[52]_INST_0_i_1_n_0\,
      S(2) => \result[52]_INST_0_i_2_n_0\,
      S(1) => \result[52]_INST_0_i_3_n_0\,
      S(0) => \result[52]_INST_0_i_4_n_0\
    );
\result[52]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => p_0_in(55),
      O => \result[52]_INST_0_i_1_n_0\
    );
\result[52]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => p_0_in(54),
      O => \result[52]_INST_0_i_2_n_0\
    );
\result[52]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => p_0_in(53),
      O => \result[52]_INST_0_i_3_n_0\
    );
\result[52]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => p_0_in(52),
      O => \result[52]_INST_0_i_4_n_0\
    );
\result[56]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[52]_INST_0_n_0\,
      CO(3) => \result[56]_INST_0_n_0\,
      CO(2) => \result[56]_INST_0_n_1\,
      CO(1) => \result[56]_INST_0_n_2\,
      CO(0) => \result[56]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(59 downto 56),
      O(3 downto 0) => result(59 downto 56),
      S(3) => \result[56]_INST_0_i_1_n_0\,
      S(2) => \result[56]_INST_0_i_2_n_0\,
      S(1) => \result[56]_INST_0_i_3_n_0\,
      S(0) => \result[56]_INST_0_i_4_n_0\
    );
\result[56]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => p_0_in(59),
      O => \result[56]_INST_0_i_1_n_0\
    );
\result[56]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => p_0_in(58),
      O => \result[56]_INST_0_i_2_n_0\
    );
\result[56]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => p_0_in(57),
      O => \result[56]_INST_0_i_3_n_0\
    );
\result[56]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => p_0_in(56),
      O => \result[56]_INST_0_i_4_n_0\
    );
\result[60]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[56]_INST_0_n_0\,
      CO(3) => \NLW_result[60]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \result[60]_INST_0_n_1\,
      CO(1) => \result[60]_INST_0_n_2\,
      CO(0) => \result[60]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(62 downto 60),
      O(3 downto 0) => result(63 downto 60),
      S(3) => \result[60]_INST_0_i_1_n_0\,
      S(2) => \result[60]_INST_0_i_2_n_0\,
      S(1) => \result[60]_INST_0_i_3_n_0\,
      S(0) => \result[60]_INST_0_i_4_n_0\
    );
\result[60]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(63),
      I1 => p_0_in(63),
      O => \result[60]_INST_0_i_1_n_0\
    );
\result[60]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => p_0_in(62),
      O => \result[60]_INST_0_i_2_n_0\
    );
\result[60]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => p_0_in(61),
      O => \result[60]_INST_0_i_3_n_0\
    );
\result[60]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => p_0_in(60),
      O => \result[60]_INST_0_i_4_n_0\
    );
\result__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(31),
      B(16) => a(31),
      B(15) => a(31),
      B(14 downto 0) => a(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result__0_OVERFLOW_UNCONNECTED\,
      P(47) => \result__0_n_58\,
      P(46) => \result__0_n_59\,
      P(45) => \result__0_n_60\,
      P(44) => \result__0_n_61\,
      P(43) => \result__0_n_62\,
      P(42) => \result__0_n_63\,
      P(41) => \result__0_n_64\,
      P(40) => \result__0_n_65\,
      P(39) => \result__0_n_66\,
      P(38) => \result__0_n_67\,
      P(37) => \result__0_n_68\,
      P(36) => \result__0_n_69\,
      P(35) => \result__0_n_70\,
      P(34) => \result__0_n_71\,
      P(33) => \result__0_n_72\,
      P(32) => \result__0_n_73\,
      P(31) => \result__0_n_74\,
      P(30) => \result__0_n_75\,
      P(29) => \result__0_n_76\,
      P(28) => \result__0_n_77\,
      P(27) => \result__0_n_78\,
      P(26) => \result__0_n_79\,
      P(25) => \result__0_n_80\,
      P(24) => \result__0_n_81\,
      P(23) => \result__0_n_82\,
      P(22) => \result__0_n_83\,
      P(21) => \result__0_n_84\,
      P(20) => \result__0_n_85\,
      P(19) => \result__0_n_86\,
      P(18) => \result__0_n_87\,
      P(17) => \result__0_n_88\,
      P(16 downto 0) => p_0_in(33 downto 17),
      PATTERNBDETECT => \NLW_result__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result__0_n_106\,
      PCOUT(46) => \result__0_n_107\,
      PCOUT(45) => \result__0_n_108\,
      PCOUT(44) => \result__0_n_109\,
      PCOUT(43) => \result__0_n_110\,
      PCOUT(42) => \result__0_n_111\,
      PCOUT(41) => \result__0_n_112\,
      PCOUT(40) => \result__0_n_113\,
      PCOUT(39) => \result__0_n_114\,
      PCOUT(38) => \result__0_n_115\,
      PCOUT(37) => \result__0_n_116\,
      PCOUT(36) => \result__0_n_117\,
      PCOUT(35) => \result__0_n_118\,
      PCOUT(34) => \result__0_n_119\,
      PCOUT(33) => \result__0_n_120\,
      PCOUT(32) => \result__0_n_121\,
      PCOUT(31) => \result__0_n_122\,
      PCOUT(30) => \result__0_n_123\,
      PCOUT(29) => \result__0_n_124\,
      PCOUT(28) => \result__0_n_125\,
      PCOUT(27) => \result__0_n_126\,
      PCOUT(26) => \result__0_n_127\,
      PCOUT(25) => \result__0_n_128\,
      PCOUT(24) => \result__0_n_129\,
      PCOUT(23) => \result__0_n_130\,
      PCOUT(22) => \result__0_n_131\,
      PCOUT(21) => \result__0_n_132\,
      PCOUT(20) => \result__0_n_133\,
      PCOUT(19) => \result__0_n_134\,
      PCOUT(18) => \result__0_n_135\,
      PCOUT(17) => \result__0_n_136\,
      PCOUT(16) => \result__0_n_137\,
      PCOUT(15) => \result__0_n_138\,
      PCOUT(14) => \result__0_n_139\,
      PCOUT(13) => \result__0_n_140\,
      PCOUT(12) => \result__0_n_141\,
      PCOUT(11) => \result__0_n_142\,
      PCOUT(10) => \result__0_n_143\,
      PCOUT(9) => \result__0_n_144\,
      PCOUT(8) => \result__0_n_145\,
      PCOUT(7) => \result__0_n_146\,
      PCOUT(6) => \result__0_n_147\,
      PCOUT(5) => \result__0_n_148\,
      PCOUT(4) => \result__0_n_149\,
      PCOUT(3) => \result__0_n_150\,
      PCOUT(2) => \result__0_n_151\,
      PCOUT(1) => \result__0_n_152\,
      PCOUT(0) => \result__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__0_UNDERFLOW_UNCONNECTED\
    );
\result__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => a(31),
      A(28) => a(31),
      A(27) => a(31),
      A(26) => a(31),
      A(25) => a(31),
      A(24) => a(31),
      A(23) => a(31),
      A(22) => a(31),
      A(21) => a(31),
      A(20) => a(31),
      A(19) => a(31),
      A(18) => a(31),
      A(17) => a(31),
      A(16) => a(31),
      A(15) => a(31),
      A(14 downto 0) => a(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(31),
      B(16) => b(31),
      B(15) => b(31),
      B(14 downto 0) => b(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_result__1_P_UNCONNECTED\(47 downto 30),
      P(29 downto 0) => p_0_in(63 downto 34),
      PATTERNBDETECT => \NLW_result__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result__0_n_106\,
      PCIN(46) => \result__0_n_107\,
      PCIN(45) => \result__0_n_108\,
      PCIN(44) => \result__0_n_109\,
      PCIN(43) => \result__0_n_110\,
      PCIN(42) => \result__0_n_111\,
      PCIN(41) => \result__0_n_112\,
      PCIN(40) => \result__0_n_113\,
      PCIN(39) => \result__0_n_114\,
      PCIN(38) => \result__0_n_115\,
      PCIN(37) => \result__0_n_116\,
      PCIN(36) => \result__0_n_117\,
      PCIN(35) => \result__0_n_118\,
      PCIN(34) => \result__0_n_119\,
      PCIN(33) => \result__0_n_120\,
      PCIN(32) => \result__0_n_121\,
      PCIN(31) => \result__0_n_122\,
      PCIN(30) => \result__0_n_123\,
      PCIN(29) => \result__0_n_124\,
      PCIN(28) => \result__0_n_125\,
      PCIN(27) => \result__0_n_126\,
      PCIN(26) => \result__0_n_127\,
      PCIN(25) => \result__0_n_128\,
      PCIN(24) => \result__0_n_129\,
      PCIN(23) => \result__0_n_130\,
      PCIN(22) => \result__0_n_131\,
      PCIN(21) => \result__0_n_132\,
      PCIN(20) => \result__0_n_133\,
      PCIN(19) => \result__0_n_134\,
      PCIN(18) => \result__0_n_135\,
      PCIN(17) => \result__0_n_136\,
      PCIN(16) => \result__0_n_137\,
      PCIN(15) => \result__0_n_138\,
      PCIN(14) => \result__0_n_139\,
      PCIN(13) => \result__0_n_140\,
      PCIN(12) => \result__0_n_141\,
      PCIN(11) => \result__0_n_142\,
      PCIN(10) => \result__0_n_143\,
      PCIN(9) => \result__0_n_144\,
      PCIN(8) => \result__0_n_145\,
      PCIN(7) => \result__0_n_146\,
      PCIN(6) => \result__0_n_147\,
      PCIN(5) => \result__0_n_148\,
      PCIN(4) => \result__0_n_149\,
      PCIN(3) => \result__0_n_150\,
      PCIN(2) => \result__0_n_151\,
      PCIN(1) => \result__0_n_152\,
      PCIN(0) => \result__0_n_153\,
      PCOUT(47 downto 0) => \NLW_result__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__1_UNDERFLOW_UNCONNECTED\
    );
\result__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \result__2_n_24\,
      ACOUT(28) => \result__2_n_25\,
      ACOUT(27) => \result__2_n_26\,
      ACOUT(26) => \result__2_n_27\,
      ACOUT(25) => \result__2_n_28\,
      ACOUT(24) => \result__2_n_29\,
      ACOUT(23) => \result__2_n_30\,
      ACOUT(22) => \result__2_n_31\,
      ACOUT(21) => \result__2_n_32\,
      ACOUT(20) => \result__2_n_33\,
      ACOUT(19) => \result__2_n_34\,
      ACOUT(18) => \result__2_n_35\,
      ACOUT(17) => \result__2_n_36\,
      ACOUT(16) => \result__2_n_37\,
      ACOUT(15) => \result__2_n_38\,
      ACOUT(14) => \result__2_n_39\,
      ACOUT(13) => \result__2_n_40\,
      ACOUT(12) => \result__2_n_41\,
      ACOUT(11) => \result__2_n_42\,
      ACOUT(10) => \result__2_n_43\,
      ACOUT(9) => \result__2_n_44\,
      ACOUT(8) => \result__2_n_45\,
      ACOUT(7) => \result__2_n_46\,
      ACOUT(6) => \result__2_n_47\,
      ACOUT(5) => \result__2_n_48\,
      ACOUT(4) => \result__2_n_49\,
      ACOUT(3) => \result__2_n_50\,
      ACOUT(2) => \result__2_n_51\,
      ACOUT(1) => \result__2_n_52\,
      ACOUT(0) => \result__2_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result__2_OVERFLOW_UNCONNECTED\,
      P(47) => \result__2_n_58\,
      P(46) => \result__2_n_59\,
      P(45) => \result__2_n_60\,
      P(44) => \result__2_n_61\,
      P(43) => \result__2_n_62\,
      P(42) => \result__2_n_63\,
      P(41) => \result__2_n_64\,
      P(40) => \result__2_n_65\,
      P(39) => \result__2_n_66\,
      P(38) => \result__2_n_67\,
      P(37) => \result__2_n_68\,
      P(36) => \result__2_n_69\,
      P(35) => \result__2_n_70\,
      P(34) => \result__2_n_71\,
      P(33) => \result__2_n_72\,
      P(32) => \result__2_n_73\,
      P(31) => \result__2_n_74\,
      P(30) => \result__2_n_75\,
      P(29) => \result__2_n_76\,
      P(28) => \result__2_n_77\,
      P(27) => \result__2_n_78\,
      P(26) => \result__2_n_79\,
      P(25) => \result__2_n_80\,
      P(24) => \result__2_n_81\,
      P(23) => \result__2_n_82\,
      P(22) => \result__2_n_83\,
      P(21) => \result__2_n_84\,
      P(20) => \result__2_n_85\,
      P(19) => \result__2_n_86\,
      P(18) => \result__2_n_87\,
      P(17) => \result__2_n_88\,
      P(16) => p_1_in(16),
      P(15 downto 0) => result(15 downto 0),
      PATTERNBDETECT => \NLW_result__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result__2_n_106\,
      PCOUT(46) => \result__2_n_107\,
      PCOUT(45) => \result__2_n_108\,
      PCOUT(44) => \result__2_n_109\,
      PCOUT(43) => \result__2_n_110\,
      PCOUT(42) => \result__2_n_111\,
      PCOUT(41) => \result__2_n_112\,
      PCOUT(40) => \result__2_n_113\,
      PCOUT(39) => \result__2_n_114\,
      PCOUT(38) => \result__2_n_115\,
      PCOUT(37) => \result__2_n_116\,
      PCOUT(36) => \result__2_n_117\,
      PCOUT(35) => \result__2_n_118\,
      PCOUT(34) => \result__2_n_119\,
      PCOUT(33) => \result__2_n_120\,
      PCOUT(32) => \result__2_n_121\,
      PCOUT(31) => \result__2_n_122\,
      PCOUT(30) => \result__2_n_123\,
      PCOUT(29) => \result__2_n_124\,
      PCOUT(28) => \result__2_n_125\,
      PCOUT(27) => \result__2_n_126\,
      PCOUT(26) => \result__2_n_127\,
      PCOUT(25) => \result__2_n_128\,
      PCOUT(24) => \result__2_n_129\,
      PCOUT(23) => \result__2_n_130\,
      PCOUT(22) => \result__2_n_131\,
      PCOUT(21) => \result__2_n_132\,
      PCOUT(20) => \result__2_n_133\,
      PCOUT(19) => \result__2_n_134\,
      PCOUT(18) => \result__2_n_135\,
      PCOUT(17) => \result__2_n_136\,
      PCOUT(16) => \result__2_n_137\,
      PCOUT(15) => \result__2_n_138\,
      PCOUT(14) => \result__2_n_139\,
      PCOUT(13) => \result__2_n_140\,
      PCOUT(12) => \result__2_n_141\,
      PCOUT(11) => \result__2_n_142\,
      PCOUT(10) => \result__2_n_143\,
      PCOUT(9) => \result__2_n_144\,
      PCOUT(8) => \result__2_n_145\,
      PCOUT(7) => \result__2_n_146\,
      PCOUT(6) => \result__2_n_147\,
      PCOUT(5) => \result__2_n_148\,
      PCOUT(4) => \result__2_n_149\,
      PCOUT(3) => \result__2_n_150\,
      PCOUT(2) => \result__2_n_151\,
      PCOUT(1) => \result__2_n_152\,
      PCOUT(0) => \result__2_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__2_UNDERFLOW_UNCONNECTED\
    );
\result__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \result__2_n_24\,
      ACIN(28) => \result__2_n_25\,
      ACIN(27) => \result__2_n_26\,
      ACIN(26) => \result__2_n_27\,
      ACIN(25) => \result__2_n_28\,
      ACIN(24) => \result__2_n_29\,
      ACIN(23) => \result__2_n_30\,
      ACIN(22) => \result__2_n_31\,
      ACIN(21) => \result__2_n_32\,
      ACIN(20) => \result__2_n_33\,
      ACIN(19) => \result__2_n_34\,
      ACIN(18) => \result__2_n_35\,
      ACIN(17) => \result__2_n_36\,
      ACIN(16) => \result__2_n_37\,
      ACIN(15) => \result__2_n_38\,
      ACIN(14) => \result__2_n_39\,
      ACIN(13) => \result__2_n_40\,
      ACIN(12) => \result__2_n_41\,
      ACIN(11) => \result__2_n_42\,
      ACIN(10) => \result__2_n_43\,
      ACIN(9) => \result__2_n_44\,
      ACIN(8) => \result__2_n_45\,
      ACIN(7) => \result__2_n_46\,
      ACIN(6) => \result__2_n_47\,
      ACIN(5) => \result__2_n_48\,
      ACIN(4) => \result__2_n_49\,
      ACIN(3) => \result__2_n_50\,
      ACIN(2) => \result__2_n_51\,
      ACIN(1) => \result__2_n_52\,
      ACIN(0) => \result__2_n_53\,
      ACOUT(29 downto 0) => \NLW_result__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(31),
      B(16) => b(31),
      B(15) => b(31),
      B(14 downto 0) => b(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result__3_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_result__3_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_result__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result__2_n_106\,
      PCIN(46) => \result__2_n_107\,
      PCIN(45) => \result__2_n_108\,
      PCIN(44) => \result__2_n_109\,
      PCIN(43) => \result__2_n_110\,
      PCIN(42) => \result__2_n_111\,
      PCIN(41) => \result__2_n_112\,
      PCIN(40) => \result__2_n_113\,
      PCIN(39) => \result__2_n_114\,
      PCIN(38) => \result__2_n_115\,
      PCIN(37) => \result__2_n_116\,
      PCIN(36) => \result__2_n_117\,
      PCIN(35) => \result__2_n_118\,
      PCIN(34) => \result__2_n_119\,
      PCIN(33) => \result__2_n_120\,
      PCIN(32) => \result__2_n_121\,
      PCIN(31) => \result__2_n_122\,
      PCIN(30) => \result__2_n_123\,
      PCIN(29) => \result__2_n_124\,
      PCIN(28) => \result__2_n_125\,
      PCIN(27) => \result__2_n_126\,
      PCIN(26) => \result__2_n_127\,
      PCIN(25) => \result__2_n_128\,
      PCIN(24) => \result__2_n_129\,
      PCIN(23) => \result__2_n_130\,
      PCIN(22) => \result__2_n_131\,
      PCIN(21) => \result__2_n_132\,
      PCIN(20) => \result__2_n_133\,
      PCIN(19) => \result__2_n_134\,
      PCIN(18) => \result__2_n_135\,
      PCIN(17) => \result__2_n_136\,
      PCIN(16) => \result__2_n_137\,
      PCIN(15) => \result__2_n_138\,
      PCIN(14) => \result__2_n_139\,
      PCIN(13) => \result__2_n_140\,
      PCIN(12) => \result__2_n_141\,
      PCIN(11) => \result__2_n_142\,
      PCIN(10) => \result__2_n_143\,
      PCIN(9) => \result__2_n_144\,
      PCIN(8) => \result__2_n_145\,
      PCIN(7) => \result__2_n_146\,
      PCIN(6) => \result__2_n_147\,
      PCIN(5) => \result__2_n_148\,
      PCIN(4) => \result__2_n_149\,
      PCIN(3) => \result__2_n_150\,
      PCIN(2) => \result__2_n_151\,
      PCIN(1) => \result__2_n_152\,
      PCIN(0) => \result__2_n_153\,
      PCOUT(47 downto 0) => \NLW_result__3_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__3_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \multiplier__2\ is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \multiplier__2\ : entity is "multiplier";
end \multiplier__2\;

architecture STRUCTURE of \multiplier__2\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 17 );
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \result[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_n_1\ : STD_LOGIC;
  signal \result[16]_INST_0_n_2\ : STD_LOGIC;
  signal \result[16]_INST_0_n_3\ : STD_LOGIC;
  signal \result[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_n_1\ : STD_LOGIC;
  signal \result[20]_INST_0_n_2\ : STD_LOGIC;
  signal \result[20]_INST_0_n_3\ : STD_LOGIC;
  signal \result[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_n_1\ : STD_LOGIC;
  signal \result[24]_INST_0_n_2\ : STD_LOGIC;
  signal \result[24]_INST_0_n_3\ : STD_LOGIC;
  signal \result[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_n_1\ : STD_LOGIC;
  signal \result[28]_INST_0_n_2\ : STD_LOGIC;
  signal \result[28]_INST_0_n_3\ : STD_LOGIC;
  signal \result[32]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_n_1\ : STD_LOGIC;
  signal \result[32]_INST_0_n_2\ : STD_LOGIC;
  signal \result[32]_INST_0_n_3\ : STD_LOGIC;
  signal \result[36]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_n_1\ : STD_LOGIC;
  signal \result[36]_INST_0_n_2\ : STD_LOGIC;
  signal \result[36]_INST_0_n_3\ : STD_LOGIC;
  signal \result[40]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_n_1\ : STD_LOGIC;
  signal \result[40]_INST_0_n_2\ : STD_LOGIC;
  signal \result[40]_INST_0_n_3\ : STD_LOGIC;
  signal \result[44]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_n_1\ : STD_LOGIC;
  signal \result[44]_INST_0_n_2\ : STD_LOGIC;
  signal \result[44]_INST_0_n_3\ : STD_LOGIC;
  signal \result[48]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_n_1\ : STD_LOGIC;
  signal \result[48]_INST_0_n_2\ : STD_LOGIC;
  signal \result[48]_INST_0_n_3\ : STD_LOGIC;
  signal \result[52]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_n_1\ : STD_LOGIC;
  signal \result[52]_INST_0_n_2\ : STD_LOGIC;
  signal \result[52]_INST_0_n_3\ : STD_LOGIC;
  signal \result[56]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_n_1\ : STD_LOGIC;
  signal \result[56]_INST_0_n_2\ : STD_LOGIC;
  signal \result[56]_INST_0_n_3\ : STD_LOGIC;
  signal \result[60]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_n_1\ : STD_LOGIC;
  signal \result[60]_INST_0_n_2\ : STD_LOGIC;
  signal \result[60]_INST_0_n_3\ : STD_LOGIC;
  signal \result__0_n_106\ : STD_LOGIC;
  signal \result__0_n_107\ : STD_LOGIC;
  signal \result__0_n_108\ : STD_LOGIC;
  signal \result__0_n_109\ : STD_LOGIC;
  signal \result__0_n_110\ : STD_LOGIC;
  signal \result__0_n_111\ : STD_LOGIC;
  signal \result__0_n_112\ : STD_LOGIC;
  signal \result__0_n_113\ : STD_LOGIC;
  signal \result__0_n_114\ : STD_LOGIC;
  signal \result__0_n_115\ : STD_LOGIC;
  signal \result__0_n_116\ : STD_LOGIC;
  signal \result__0_n_117\ : STD_LOGIC;
  signal \result__0_n_118\ : STD_LOGIC;
  signal \result__0_n_119\ : STD_LOGIC;
  signal \result__0_n_120\ : STD_LOGIC;
  signal \result__0_n_121\ : STD_LOGIC;
  signal \result__0_n_122\ : STD_LOGIC;
  signal \result__0_n_123\ : STD_LOGIC;
  signal \result__0_n_124\ : STD_LOGIC;
  signal \result__0_n_125\ : STD_LOGIC;
  signal \result__0_n_126\ : STD_LOGIC;
  signal \result__0_n_127\ : STD_LOGIC;
  signal \result__0_n_128\ : STD_LOGIC;
  signal \result__0_n_129\ : STD_LOGIC;
  signal \result__0_n_130\ : STD_LOGIC;
  signal \result__0_n_131\ : STD_LOGIC;
  signal \result__0_n_132\ : STD_LOGIC;
  signal \result__0_n_133\ : STD_LOGIC;
  signal \result__0_n_134\ : STD_LOGIC;
  signal \result__0_n_135\ : STD_LOGIC;
  signal \result__0_n_136\ : STD_LOGIC;
  signal \result__0_n_137\ : STD_LOGIC;
  signal \result__0_n_138\ : STD_LOGIC;
  signal \result__0_n_139\ : STD_LOGIC;
  signal \result__0_n_140\ : STD_LOGIC;
  signal \result__0_n_141\ : STD_LOGIC;
  signal \result__0_n_142\ : STD_LOGIC;
  signal \result__0_n_143\ : STD_LOGIC;
  signal \result__0_n_144\ : STD_LOGIC;
  signal \result__0_n_145\ : STD_LOGIC;
  signal \result__0_n_146\ : STD_LOGIC;
  signal \result__0_n_147\ : STD_LOGIC;
  signal \result__0_n_148\ : STD_LOGIC;
  signal \result__0_n_149\ : STD_LOGIC;
  signal \result__0_n_150\ : STD_LOGIC;
  signal \result__0_n_151\ : STD_LOGIC;
  signal \result__0_n_152\ : STD_LOGIC;
  signal \result__0_n_153\ : STD_LOGIC;
  signal \result__0_n_58\ : STD_LOGIC;
  signal \result__0_n_59\ : STD_LOGIC;
  signal \result__0_n_60\ : STD_LOGIC;
  signal \result__0_n_61\ : STD_LOGIC;
  signal \result__0_n_62\ : STD_LOGIC;
  signal \result__0_n_63\ : STD_LOGIC;
  signal \result__0_n_64\ : STD_LOGIC;
  signal \result__0_n_65\ : STD_LOGIC;
  signal \result__0_n_66\ : STD_LOGIC;
  signal \result__0_n_67\ : STD_LOGIC;
  signal \result__0_n_68\ : STD_LOGIC;
  signal \result__0_n_69\ : STD_LOGIC;
  signal \result__0_n_70\ : STD_LOGIC;
  signal \result__0_n_71\ : STD_LOGIC;
  signal \result__0_n_72\ : STD_LOGIC;
  signal \result__0_n_73\ : STD_LOGIC;
  signal \result__0_n_74\ : STD_LOGIC;
  signal \result__0_n_75\ : STD_LOGIC;
  signal \result__0_n_76\ : STD_LOGIC;
  signal \result__0_n_77\ : STD_LOGIC;
  signal \result__0_n_78\ : STD_LOGIC;
  signal \result__0_n_79\ : STD_LOGIC;
  signal \result__0_n_80\ : STD_LOGIC;
  signal \result__0_n_81\ : STD_LOGIC;
  signal \result__0_n_82\ : STD_LOGIC;
  signal \result__0_n_83\ : STD_LOGIC;
  signal \result__0_n_84\ : STD_LOGIC;
  signal \result__0_n_85\ : STD_LOGIC;
  signal \result__0_n_86\ : STD_LOGIC;
  signal \result__0_n_87\ : STD_LOGIC;
  signal \result__0_n_88\ : STD_LOGIC;
  signal \result__2_n_106\ : STD_LOGIC;
  signal \result__2_n_107\ : STD_LOGIC;
  signal \result__2_n_108\ : STD_LOGIC;
  signal \result__2_n_109\ : STD_LOGIC;
  signal \result__2_n_110\ : STD_LOGIC;
  signal \result__2_n_111\ : STD_LOGIC;
  signal \result__2_n_112\ : STD_LOGIC;
  signal \result__2_n_113\ : STD_LOGIC;
  signal \result__2_n_114\ : STD_LOGIC;
  signal \result__2_n_115\ : STD_LOGIC;
  signal \result__2_n_116\ : STD_LOGIC;
  signal \result__2_n_117\ : STD_LOGIC;
  signal \result__2_n_118\ : STD_LOGIC;
  signal \result__2_n_119\ : STD_LOGIC;
  signal \result__2_n_120\ : STD_LOGIC;
  signal \result__2_n_121\ : STD_LOGIC;
  signal \result__2_n_122\ : STD_LOGIC;
  signal \result__2_n_123\ : STD_LOGIC;
  signal \result__2_n_124\ : STD_LOGIC;
  signal \result__2_n_125\ : STD_LOGIC;
  signal \result__2_n_126\ : STD_LOGIC;
  signal \result__2_n_127\ : STD_LOGIC;
  signal \result__2_n_128\ : STD_LOGIC;
  signal \result__2_n_129\ : STD_LOGIC;
  signal \result__2_n_130\ : STD_LOGIC;
  signal \result__2_n_131\ : STD_LOGIC;
  signal \result__2_n_132\ : STD_LOGIC;
  signal \result__2_n_133\ : STD_LOGIC;
  signal \result__2_n_134\ : STD_LOGIC;
  signal \result__2_n_135\ : STD_LOGIC;
  signal \result__2_n_136\ : STD_LOGIC;
  signal \result__2_n_137\ : STD_LOGIC;
  signal \result__2_n_138\ : STD_LOGIC;
  signal \result__2_n_139\ : STD_LOGIC;
  signal \result__2_n_140\ : STD_LOGIC;
  signal \result__2_n_141\ : STD_LOGIC;
  signal \result__2_n_142\ : STD_LOGIC;
  signal \result__2_n_143\ : STD_LOGIC;
  signal \result__2_n_144\ : STD_LOGIC;
  signal \result__2_n_145\ : STD_LOGIC;
  signal \result__2_n_146\ : STD_LOGIC;
  signal \result__2_n_147\ : STD_LOGIC;
  signal \result__2_n_148\ : STD_LOGIC;
  signal \result__2_n_149\ : STD_LOGIC;
  signal \result__2_n_150\ : STD_LOGIC;
  signal \result__2_n_151\ : STD_LOGIC;
  signal \result__2_n_152\ : STD_LOGIC;
  signal \result__2_n_153\ : STD_LOGIC;
  signal \result__2_n_24\ : STD_LOGIC;
  signal \result__2_n_25\ : STD_LOGIC;
  signal \result__2_n_26\ : STD_LOGIC;
  signal \result__2_n_27\ : STD_LOGIC;
  signal \result__2_n_28\ : STD_LOGIC;
  signal \result__2_n_29\ : STD_LOGIC;
  signal \result__2_n_30\ : STD_LOGIC;
  signal \result__2_n_31\ : STD_LOGIC;
  signal \result__2_n_32\ : STD_LOGIC;
  signal \result__2_n_33\ : STD_LOGIC;
  signal \result__2_n_34\ : STD_LOGIC;
  signal \result__2_n_35\ : STD_LOGIC;
  signal \result__2_n_36\ : STD_LOGIC;
  signal \result__2_n_37\ : STD_LOGIC;
  signal \result__2_n_38\ : STD_LOGIC;
  signal \result__2_n_39\ : STD_LOGIC;
  signal \result__2_n_40\ : STD_LOGIC;
  signal \result__2_n_41\ : STD_LOGIC;
  signal \result__2_n_42\ : STD_LOGIC;
  signal \result__2_n_43\ : STD_LOGIC;
  signal \result__2_n_44\ : STD_LOGIC;
  signal \result__2_n_45\ : STD_LOGIC;
  signal \result__2_n_46\ : STD_LOGIC;
  signal \result__2_n_47\ : STD_LOGIC;
  signal \result__2_n_48\ : STD_LOGIC;
  signal \result__2_n_49\ : STD_LOGIC;
  signal \result__2_n_50\ : STD_LOGIC;
  signal \result__2_n_51\ : STD_LOGIC;
  signal \result__2_n_52\ : STD_LOGIC;
  signal \result__2_n_53\ : STD_LOGIC;
  signal \result__2_n_58\ : STD_LOGIC;
  signal \result__2_n_59\ : STD_LOGIC;
  signal \result__2_n_60\ : STD_LOGIC;
  signal \result__2_n_61\ : STD_LOGIC;
  signal \result__2_n_62\ : STD_LOGIC;
  signal \result__2_n_63\ : STD_LOGIC;
  signal \result__2_n_64\ : STD_LOGIC;
  signal \result__2_n_65\ : STD_LOGIC;
  signal \result__2_n_66\ : STD_LOGIC;
  signal \result__2_n_67\ : STD_LOGIC;
  signal \result__2_n_68\ : STD_LOGIC;
  signal \result__2_n_69\ : STD_LOGIC;
  signal \result__2_n_70\ : STD_LOGIC;
  signal \result__2_n_71\ : STD_LOGIC;
  signal \result__2_n_72\ : STD_LOGIC;
  signal \result__2_n_73\ : STD_LOGIC;
  signal \result__2_n_74\ : STD_LOGIC;
  signal \result__2_n_75\ : STD_LOGIC;
  signal \result__2_n_76\ : STD_LOGIC;
  signal \result__2_n_77\ : STD_LOGIC;
  signal \result__2_n_78\ : STD_LOGIC;
  signal \result__2_n_79\ : STD_LOGIC;
  signal \result__2_n_80\ : STD_LOGIC;
  signal \result__2_n_81\ : STD_LOGIC;
  signal \result__2_n_82\ : STD_LOGIC;
  signal \result__2_n_83\ : STD_LOGIC;
  signal \result__2_n_84\ : STD_LOGIC;
  signal \result__2_n_85\ : STD_LOGIC;
  signal \result__2_n_86\ : STD_LOGIC;
  signal \result__2_n_87\ : STD_LOGIC;
  signal \result__2_n_88\ : STD_LOGIC;
  signal \NLW_result[60]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_result__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__3_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_result__3_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \result__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__1\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
begin
\result[16]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result[16]_INST_0_n_0\,
      CO(2) => \result[16]_INST_0_n_1\,
      CO(1) => \result[16]_INST_0_n_2\,
      CO(0) => \result[16]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => result(19 downto 16),
      S(3) => \result[16]_INST_0_i_1_n_0\,
      S(2) => \result[16]_INST_0_i_2_n_0\,
      S(1) => \result[16]_INST_0_i_3_n_0\,
      S(0) => p_1_in(16)
    );
\result[16]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      O => \result[16]_INST_0_i_1_n_0\
    );
\result[16]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      O => \result[16]_INST_0_i_2_n_0\
    );
\result[16]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      O => \result[16]_INST_0_i_3_n_0\
    );
\result[20]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[16]_INST_0_n_0\,
      CO(3) => \result[20]_INST_0_n_0\,
      CO(2) => \result[20]_INST_0_n_1\,
      CO(1) => \result[20]_INST_0_n_2\,
      CO(0) => \result[20]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(23 downto 20),
      O(3 downto 0) => result(23 downto 20),
      S(3) => \result[20]_INST_0_i_1_n_0\,
      S(2) => \result[20]_INST_0_i_2_n_0\,
      S(1) => \result[20]_INST_0_i_3_n_0\,
      S(0) => \result[20]_INST_0_i_4_n_0\
    );
\result[20]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      O => \result[20]_INST_0_i_1_n_0\
    );
\result[20]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      O => \result[20]_INST_0_i_2_n_0\
    );
\result[20]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      O => \result[20]_INST_0_i_3_n_0\
    );
\result[20]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      O => \result[20]_INST_0_i_4_n_0\
    );
\result[24]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[20]_INST_0_n_0\,
      CO(3) => \result[24]_INST_0_n_0\,
      CO(2) => \result[24]_INST_0_n_1\,
      CO(1) => \result[24]_INST_0_n_2\,
      CO(0) => \result[24]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(27 downto 24),
      O(3 downto 0) => result(27 downto 24),
      S(3) => \result[24]_INST_0_i_1_n_0\,
      S(2) => \result[24]_INST_0_i_2_n_0\,
      S(1) => \result[24]_INST_0_i_3_n_0\,
      S(0) => \result[24]_INST_0_i_4_n_0\
    );
\result[24]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => p_0_in(27),
      O => \result[24]_INST_0_i_1_n_0\
    );
\result[24]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => p_0_in(26),
      O => \result[24]_INST_0_i_2_n_0\
    );
\result[24]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in(25),
      O => \result[24]_INST_0_i_3_n_0\
    );
\result[24]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in(24),
      O => \result[24]_INST_0_i_4_n_0\
    );
\result[28]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[24]_INST_0_n_0\,
      CO(3) => \result[28]_INST_0_n_0\,
      CO(2) => \result[28]_INST_0_n_1\,
      CO(1) => \result[28]_INST_0_n_2\,
      CO(0) => \result[28]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(31 downto 28),
      O(3 downto 0) => result(31 downto 28),
      S(3) => \result[28]_INST_0_i_1_n_0\,
      S(2) => \result[28]_INST_0_i_2_n_0\,
      S(1) => \result[28]_INST_0_i_3_n_0\,
      S(0) => \result[28]_INST_0_i_4_n_0\
    );
\result[28]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => p_0_in(31),
      O => \result[28]_INST_0_i_1_n_0\
    );
\result[28]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => p_0_in(30),
      O => \result[28]_INST_0_i_2_n_0\
    );
\result[28]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => p_0_in(29),
      O => \result[28]_INST_0_i_3_n_0\
    );
\result[28]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => p_0_in(28),
      O => \result[28]_INST_0_i_4_n_0\
    );
\result[32]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[28]_INST_0_n_0\,
      CO(3) => \result[32]_INST_0_n_0\,
      CO(2) => \result[32]_INST_0_n_1\,
      CO(1) => \result[32]_INST_0_n_2\,
      CO(0) => \result[32]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(35 downto 32),
      O(3 downto 0) => result(35 downto 32),
      S(3) => \result[32]_INST_0_i_1_n_0\,
      S(2) => \result[32]_INST_0_i_2_n_0\,
      S(1) => \result[32]_INST_0_i_3_n_0\,
      S(0) => \result[32]_INST_0_i_4_n_0\
    );
\result[32]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => p_0_in(35),
      O => \result[32]_INST_0_i_1_n_0\
    );
\result[32]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => p_0_in(34),
      O => \result[32]_INST_0_i_2_n_0\
    );
\result[32]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => p_0_in(33),
      O => \result[32]_INST_0_i_3_n_0\
    );
\result[32]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => p_0_in(32),
      O => \result[32]_INST_0_i_4_n_0\
    );
\result[36]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[32]_INST_0_n_0\,
      CO(3) => \result[36]_INST_0_n_0\,
      CO(2) => \result[36]_INST_0_n_1\,
      CO(1) => \result[36]_INST_0_n_2\,
      CO(0) => \result[36]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(39 downto 36),
      O(3 downto 0) => result(39 downto 36),
      S(3) => \result[36]_INST_0_i_1_n_0\,
      S(2) => \result[36]_INST_0_i_2_n_0\,
      S(1) => \result[36]_INST_0_i_3_n_0\,
      S(0) => \result[36]_INST_0_i_4_n_0\
    );
\result[36]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => p_0_in(39),
      O => \result[36]_INST_0_i_1_n_0\
    );
\result[36]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => p_0_in(38),
      O => \result[36]_INST_0_i_2_n_0\
    );
\result[36]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => p_0_in(37),
      O => \result[36]_INST_0_i_3_n_0\
    );
\result[36]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => p_0_in(36),
      O => \result[36]_INST_0_i_4_n_0\
    );
\result[40]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[36]_INST_0_n_0\,
      CO(3) => \result[40]_INST_0_n_0\,
      CO(2) => \result[40]_INST_0_n_1\,
      CO(1) => \result[40]_INST_0_n_2\,
      CO(0) => \result[40]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(43 downto 40),
      O(3 downto 0) => result(43 downto 40),
      S(3) => \result[40]_INST_0_i_1_n_0\,
      S(2) => \result[40]_INST_0_i_2_n_0\,
      S(1) => \result[40]_INST_0_i_3_n_0\,
      S(0) => \result[40]_INST_0_i_4_n_0\
    );
\result[40]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => p_0_in(43),
      O => \result[40]_INST_0_i_1_n_0\
    );
\result[40]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => p_0_in(42),
      O => \result[40]_INST_0_i_2_n_0\
    );
\result[40]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => p_0_in(41),
      O => \result[40]_INST_0_i_3_n_0\
    );
\result[40]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => p_0_in(40),
      O => \result[40]_INST_0_i_4_n_0\
    );
\result[44]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[40]_INST_0_n_0\,
      CO(3) => \result[44]_INST_0_n_0\,
      CO(2) => \result[44]_INST_0_n_1\,
      CO(1) => \result[44]_INST_0_n_2\,
      CO(0) => \result[44]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(47 downto 44),
      O(3 downto 0) => result(47 downto 44),
      S(3) => \result[44]_INST_0_i_1_n_0\,
      S(2) => \result[44]_INST_0_i_2_n_0\,
      S(1) => \result[44]_INST_0_i_3_n_0\,
      S(0) => \result[44]_INST_0_i_4_n_0\
    );
\result[44]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => p_0_in(47),
      O => \result[44]_INST_0_i_1_n_0\
    );
\result[44]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => p_0_in(46),
      O => \result[44]_INST_0_i_2_n_0\
    );
\result[44]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => p_0_in(45),
      O => \result[44]_INST_0_i_3_n_0\
    );
\result[44]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => p_0_in(44),
      O => \result[44]_INST_0_i_4_n_0\
    );
\result[48]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[44]_INST_0_n_0\,
      CO(3) => \result[48]_INST_0_n_0\,
      CO(2) => \result[48]_INST_0_n_1\,
      CO(1) => \result[48]_INST_0_n_2\,
      CO(0) => \result[48]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(51 downto 48),
      O(3 downto 0) => result(51 downto 48),
      S(3) => \result[48]_INST_0_i_1_n_0\,
      S(2) => \result[48]_INST_0_i_2_n_0\,
      S(1) => \result[48]_INST_0_i_3_n_0\,
      S(0) => \result[48]_INST_0_i_4_n_0\
    );
\result[48]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => p_0_in(51),
      O => \result[48]_INST_0_i_1_n_0\
    );
\result[48]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => p_0_in(50),
      O => \result[48]_INST_0_i_2_n_0\
    );
\result[48]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => p_0_in(49),
      O => \result[48]_INST_0_i_3_n_0\
    );
\result[48]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => p_0_in(48),
      O => \result[48]_INST_0_i_4_n_0\
    );
\result[52]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[48]_INST_0_n_0\,
      CO(3) => \result[52]_INST_0_n_0\,
      CO(2) => \result[52]_INST_0_n_1\,
      CO(1) => \result[52]_INST_0_n_2\,
      CO(0) => \result[52]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(55 downto 52),
      O(3 downto 0) => result(55 downto 52),
      S(3) => \result[52]_INST_0_i_1_n_0\,
      S(2) => \result[52]_INST_0_i_2_n_0\,
      S(1) => \result[52]_INST_0_i_3_n_0\,
      S(0) => \result[52]_INST_0_i_4_n_0\
    );
\result[52]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => p_0_in(55),
      O => \result[52]_INST_0_i_1_n_0\
    );
\result[52]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => p_0_in(54),
      O => \result[52]_INST_0_i_2_n_0\
    );
\result[52]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => p_0_in(53),
      O => \result[52]_INST_0_i_3_n_0\
    );
\result[52]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => p_0_in(52),
      O => \result[52]_INST_0_i_4_n_0\
    );
\result[56]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[52]_INST_0_n_0\,
      CO(3) => \result[56]_INST_0_n_0\,
      CO(2) => \result[56]_INST_0_n_1\,
      CO(1) => \result[56]_INST_0_n_2\,
      CO(0) => \result[56]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(59 downto 56),
      O(3 downto 0) => result(59 downto 56),
      S(3) => \result[56]_INST_0_i_1_n_0\,
      S(2) => \result[56]_INST_0_i_2_n_0\,
      S(1) => \result[56]_INST_0_i_3_n_0\,
      S(0) => \result[56]_INST_0_i_4_n_0\
    );
\result[56]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => p_0_in(59),
      O => \result[56]_INST_0_i_1_n_0\
    );
\result[56]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => p_0_in(58),
      O => \result[56]_INST_0_i_2_n_0\
    );
\result[56]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => p_0_in(57),
      O => \result[56]_INST_0_i_3_n_0\
    );
\result[56]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => p_0_in(56),
      O => \result[56]_INST_0_i_4_n_0\
    );
\result[60]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[56]_INST_0_n_0\,
      CO(3) => \NLW_result[60]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \result[60]_INST_0_n_1\,
      CO(1) => \result[60]_INST_0_n_2\,
      CO(0) => \result[60]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(62 downto 60),
      O(3 downto 0) => result(63 downto 60),
      S(3) => \result[60]_INST_0_i_1_n_0\,
      S(2) => \result[60]_INST_0_i_2_n_0\,
      S(1) => \result[60]_INST_0_i_3_n_0\,
      S(0) => \result[60]_INST_0_i_4_n_0\
    );
\result[60]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(63),
      I1 => p_0_in(63),
      O => \result[60]_INST_0_i_1_n_0\
    );
\result[60]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => p_0_in(62),
      O => \result[60]_INST_0_i_2_n_0\
    );
\result[60]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => p_0_in(61),
      O => \result[60]_INST_0_i_3_n_0\
    );
\result[60]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => p_0_in(60),
      O => \result[60]_INST_0_i_4_n_0\
    );
\result__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(31),
      B(16) => a(31),
      B(15) => a(31),
      B(14 downto 0) => a(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result__0_OVERFLOW_UNCONNECTED\,
      P(47) => \result__0_n_58\,
      P(46) => \result__0_n_59\,
      P(45) => \result__0_n_60\,
      P(44) => \result__0_n_61\,
      P(43) => \result__0_n_62\,
      P(42) => \result__0_n_63\,
      P(41) => \result__0_n_64\,
      P(40) => \result__0_n_65\,
      P(39) => \result__0_n_66\,
      P(38) => \result__0_n_67\,
      P(37) => \result__0_n_68\,
      P(36) => \result__0_n_69\,
      P(35) => \result__0_n_70\,
      P(34) => \result__0_n_71\,
      P(33) => \result__0_n_72\,
      P(32) => \result__0_n_73\,
      P(31) => \result__0_n_74\,
      P(30) => \result__0_n_75\,
      P(29) => \result__0_n_76\,
      P(28) => \result__0_n_77\,
      P(27) => \result__0_n_78\,
      P(26) => \result__0_n_79\,
      P(25) => \result__0_n_80\,
      P(24) => \result__0_n_81\,
      P(23) => \result__0_n_82\,
      P(22) => \result__0_n_83\,
      P(21) => \result__0_n_84\,
      P(20) => \result__0_n_85\,
      P(19) => \result__0_n_86\,
      P(18) => \result__0_n_87\,
      P(17) => \result__0_n_88\,
      P(16 downto 0) => p_0_in(33 downto 17),
      PATTERNBDETECT => \NLW_result__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result__0_n_106\,
      PCOUT(46) => \result__0_n_107\,
      PCOUT(45) => \result__0_n_108\,
      PCOUT(44) => \result__0_n_109\,
      PCOUT(43) => \result__0_n_110\,
      PCOUT(42) => \result__0_n_111\,
      PCOUT(41) => \result__0_n_112\,
      PCOUT(40) => \result__0_n_113\,
      PCOUT(39) => \result__0_n_114\,
      PCOUT(38) => \result__0_n_115\,
      PCOUT(37) => \result__0_n_116\,
      PCOUT(36) => \result__0_n_117\,
      PCOUT(35) => \result__0_n_118\,
      PCOUT(34) => \result__0_n_119\,
      PCOUT(33) => \result__0_n_120\,
      PCOUT(32) => \result__0_n_121\,
      PCOUT(31) => \result__0_n_122\,
      PCOUT(30) => \result__0_n_123\,
      PCOUT(29) => \result__0_n_124\,
      PCOUT(28) => \result__0_n_125\,
      PCOUT(27) => \result__0_n_126\,
      PCOUT(26) => \result__0_n_127\,
      PCOUT(25) => \result__0_n_128\,
      PCOUT(24) => \result__0_n_129\,
      PCOUT(23) => \result__0_n_130\,
      PCOUT(22) => \result__0_n_131\,
      PCOUT(21) => \result__0_n_132\,
      PCOUT(20) => \result__0_n_133\,
      PCOUT(19) => \result__0_n_134\,
      PCOUT(18) => \result__0_n_135\,
      PCOUT(17) => \result__0_n_136\,
      PCOUT(16) => \result__0_n_137\,
      PCOUT(15) => \result__0_n_138\,
      PCOUT(14) => \result__0_n_139\,
      PCOUT(13) => \result__0_n_140\,
      PCOUT(12) => \result__0_n_141\,
      PCOUT(11) => \result__0_n_142\,
      PCOUT(10) => \result__0_n_143\,
      PCOUT(9) => \result__0_n_144\,
      PCOUT(8) => \result__0_n_145\,
      PCOUT(7) => \result__0_n_146\,
      PCOUT(6) => \result__0_n_147\,
      PCOUT(5) => \result__0_n_148\,
      PCOUT(4) => \result__0_n_149\,
      PCOUT(3) => \result__0_n_150\,
      PCOUT(2) => \result__0_n_151\,
      PCOUT(1) => \result__0_n_152\,
      PCOUT(0) => \result__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__0_UNDERFLOW_UNCONNECTED\
    );
\result__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => a(31),
      A(28) => a(31),
      A(27) => a(31),
      A(26) => a(31),
      A(25) => a(31),
      A(24) => a(31),
      A(23) => a(31),
      A(22) => a(31),
      A(21) => a(31),
      A(20) => a(31),
      A(19) => a(31),
      A(18) => a(31),
      A(17) => a(31),
      A(16) => a(31),
      A(15) => a(31),
      A(14 downto 0) => a(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(31),
      B(16) => b(31),
      B(15) => b(31),
      B(14 downto 0) => b(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_result__1_P_UNCONNECTED\(47 downto 30),
      P(29 downto 0) => p_0_in(63 downto 34),
      PATTERNBDETECT => \NLW_result__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result__0_n_106\,
      PCIN(46) => \result__0_n_107\,
      PCIN(45) => \result__0_n_108\,
      PCIN(44) => \result__0_n_109\,
      PCIN(43) => \result__0_n_110\,
      PCIN(42) => \result__0_n_111\,
      PCIN(41) => \result__0_n_112\,
      PCIN(40) => \result__0_n_113\,
      PCIN(39) => \result__0_n_114\,
      PCIN(38) => \result__0_n_115\,
      PCIN(37) => \result__0_n_116\,
      PCIN(36) => \result__0_n_117\,
      PCIN(35) => \result__0_n_118\,
      PCIN(34) => \result__0_n_119\,
      PCIN(33) => \result__0_n_120\,
      PCIN(32) => \result__0_n_121\,
      PCIN(31) => \result__0_n_122\,
      PCIN(30) => \result__0_n_123\,
      PCIN(29) => \result__0_n_124\,
      PCIN(28) => \result__0_n_125\,
      PCIN(27) => \result__0_n_126\,
      PCIN(26) => \result__0_n_127\,
      PCIN(25) => \result__0_n_128\,
      PCIN(24) => \result__0_n_129\,
      PCIN(23) => \result__0_n_130\,
      PCIN(22) => \result__0_n_131\,
      PCIN(21) => \result__0_n_132\,
      PCIN(20) => \result__0_n_133\,
      PCIN(19) => \result__0_n_134\,
      PCIN(18) => \result__0_n_135\,
      PCIN(17) => \result__0_n_136\,
      PCIN(16) => \result__0_n_137\,
      PCIN(15) => \result__0_n_138\,
      PCIN(14) => \result__0_n_139\,
      PCIN(13) => \result__0_n_140\,
      PCIN(12) => \result__0_n_141\,
      PCIN(11) => \result__0_n_142\,
      PCIN(10) => \result__0_n_143\,
      PCIN(9) => \result__0_n_144\,
      PCIN(8) => \result__0_n_145\,
      PCIN(7) => \result__0_n_146\,
      PCIN(6) => \result__0_n_147\,
      PCIN(5) => \result__0_n_148\,
      PCIN(4) => \result__0_n_149\,
      PCIN(3) => \result__0_n_150\,
      PCIN(2) => \result__0_n_151\,
      PCIN(1) => \result__0_n_152\,
      PCIN(0) => \result__0_n_153\,
      PCOUT(47 downto 0) => \NLW_result__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__1_UNDERFLOW_UNCONNECTED\
    );
\result__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \result__2_n_24\,
      ACOUT(28) => \result__2_n_25\,
      ACOUT(27) => \result__2_n_26\,
      ACOUT(26) => \result__2_n_27\,
      ACOUT(25) => \result__2_n_28\,
      ACOUT(24) => \result__2_n_29\,
      ACOUT(23) => \result__2_n_30\,
      ACOUT(22) => \result__2_n_31\,
      ACOUT(21) => \result__2_n_32\,
      ACOUT(20) => \result__2_n_33\,
      ACOUT(19) => \result__2_n_34\,
      ACOUT(18) => \result__2_n_35\,
      ACOUT(17) => \result__2_n_36\,
      ACOUT(16) => \result__2_n_37\,
      ACOUT(15) => \result__2_n_38\,
      ACOUT(14) => \result__2_n_39\,
      ACOUT(13) => \result__2_n_40\,
      ACOUT(12) => \result__2_n_41\,
      ACOUT(11) => \result__2_n_42\,
      ACOUT(10) => \result__2_n_43\,
      ACOUT(9) => \result__2_n_44\,
      ACOUT(8) => \result__2_n_45\,
      ACOUT(7) => \result__2_n_46\,
      ACOUT(6) => \result__2_n_47\,
      ACOUT(5) => \result__2_n_48\,
      ACOUT(4) => \result__2_n_49\,
      ACOUT(3) => \result__2_n_50\,
      ACOUT(2) => \result__2_n_51\,
      ACOUT(1) => \result__2_n_52\,
      ACOUT(0) => \result__2_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result__2_OVERFLOW_UNCONNECTED\,
      P(47) => \result__2_n_58\,
      P(46) => \result__2_n_59\,
      P(45) => \result__2_n_60\,
      P(44) => \result__2_n_61\,
      P(43) => \result__2_n_62\,
      P(42) => \result__2_n_63\,
      P(41) => \result__2_n_64\,
      P(40) => \result__2_n_65\,
      P(39) => \result__2_n_66\,
      P(38) => \result__2_n_67\,
      P(37) => \result__2_n_68\,
      P(36) => \result__2_n_69\,
      P(35) => \result__2_n_70\,
      P(34) => \result__2_n_71\,
      P(33) => \result__2_n_72\,
      P(32) => \result__2_n_73\,
      P(31) => \result__2_n_74\,
      P(30) => \result__2_n_75\,
      P(29) => \result__2_n_76\,
      P(28) => \result__2_n_77\,
      P(27) => \result__2_n_78\,
      P(26) => \result__2_n_79\,
      P(25) => \result__2_n_80\,
      P(24) => \result__2_n_81\,
      P(23) => \result__2_n_82\,
      P(22) => \result__2_n_83\,
      P(21) => \result__2_n_84\,
      P(20) => \result__2_n_85\,
      P(19) => \result__2_n_86\,
      P(18) => \result__2_n_87\,
      P(17) => \result__2_n_88\,
      P(16) => p_1_in(16),
      P(15 downto 0) => result(15 downto 0),
      PATTERNBDETECT => \NLW_result__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result__2_n_106\,
      PCOUT(46) => \result__2_n_107\,
      PCOUT(45) => \result__2_n_108\,
      PCOUT(44) => \result__2_n_109\,
      PCOUT(43) => \result__2_n_110\,
      PCOUT(42) => \result__2_n_111\,
      PCOUT(41) => \result__2_n_112\,
      PCOUT(40) => \result__2_n_113\,
      PCOUT(39) => \result__2_n_114\,
      PCOUT(38) => \result__2_n_115\,
      PCOUT(37) => \result__2_n_116\,
      PCOUT(36) => \result__2_n_117\,
      PCOUT(35) => \result__2_n_118\,
      PCOUT(34) => \result__2_n_119\,
      PCOUT(33) => \result__2_n_120\,
      PCOUT(32) => \result__2_n_121\,
      PCOUT(31) => \result__2_n_122\,
      PCOUT(30) => \result__2_n_123\,
      PCOUT(29) => \result__2_n_124\,
      PCOUT(28) => \result__2_n_125\,
      PCOUT(27) => \result__2_n_126\,
      PCOUT(26) => \result__2_n_127\,
      PCOUT(25) => \result__2_n_128\,
      PCOUT(24) => \result__2_n_129\,
      PCOUT(23) => \result__2_n_130\,
      PCOUT(22) => \result__2_n_131\,
      PCOUT(21) => \result__2_n_132\,
      PCOUT(20) => \result__2_n_133\,
      PCOUT(19) => \result__2_n_134\,
      PCOUT(18) => \result__2_n_135\,
      PCOUT(17) => \result__2_n_136\,
      PCOUT(16) => \result__2_n_137\,
      PCOUT(15) => \result__2_n_138\,
      PCOUT(14) => \result__2_n_139\,
      PCOUT(13) => \result__2_n_140\,
      PCOUT(12) => \result__2_n_141\,
      PCOUT(11) => \result__2_n_142\,
      PCOUT(10) => \result__2_n_143\,
      PCOUT(9) => \result__2_n_144\,
      PCOUT(8) => \result__2_n_145\,
      PCOUT(7) => \result__2_n_146\,
      PCOUT(6) => \result__2_n_147\,
      PCOUT(5) => \result__2_n_148\,
      PCOUT(4) => \result__2_n_149\,
      PCOUT(3) => \result__2_n_150\,
      PCOUT(2) => \result__2_n_151\,
      PCOUT(1) => \result__2_n_152\,
      PCOUT(0) => \result__2_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__2_UNDERFLOW_UNCONNECTED\
    );
\result__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \result__2_n_24\,
      ACIN(28) => \result__2_n_25\,
      ACIN(27) => \result__2_n_26\,
      ACIN(26) => \result__2_n_27\,
      ACIN(25) => \result__2_n_28\,
      ACIN(24) => \result__2_n_29\,
      ACIN(23) => \result__2_n_30\,
      ACIN(22) => \result__2_n_31\,
      ACIN(21) => \result__2_n_32\,
      ACIN(20) => \result__2_n_33\,
      ACIN(19) => \result__2_n_34\,
      ACIN(18) => \result__2_n_35\,
      ACIN(17) => \result__2_n_36\,
      ACIN(16) => \result__2_n_37\,
      ACIN(15) => \result__2_n_38\,
      ACIN(14) => \result__2_n_39\,
      ACIN(13) => \result__2_n_40\,
      ACIN(12) => \result__2_n_41\,
      ACIN(11) => \result__2_n_42\,
      ACIN(10) => \result__2_n_43\,
      ACIN(9) => \result__2_n_44\,
      ACIN(8) => \result__2_n_45\,
      ACIN(7) => \result__2_n_46\,
      ACIN(6) => \result__2_n_47\,
      ACIN(5) => \result__2_n_48\,
      ACIN(4) => \result__2_n_49\,
      ACIN(3) => \result__2_n_50\,
      ACIN(2) => \result__2_n_51\,
      ACIN(1) => \result__2_n_52\,
      ACIN(0) => \result__2_n_53\,
      ACOUT(29 downto 0) => \NLW_result__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(31),
      B(16) => b(31),
      B(15) => b(31),
      B(14 downto 0) => b(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result__3_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_result__3_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_result__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result__2_n_106\,
      PCIN(46) => \result__2_n_107\,
      PCIN(45) => \result__2_n_108\,
      PCIN(44) => \result__2_n_109\,
      PCIN(43) => \result__2_n_110\,
      PCIN(42) => \result__2_n_111\,
      PCIN(41) => \result__2_n_112\,
      PCIN(40) => \result__2_n_113\,
      PCIN(39) => \result__2_n_114\,
      PCIN(38) => \result__2_n_115\,
      PCIN(37) => \result__2_n_116\,
      PCIN(36) => \result__2_n_117\,
      PCIN(35) => \result__2_n_118\,
      PCIN(34) => \result__2_n_119\,
      PCIN(33) => \result__2_n_120\,
      PCIN(32) => \result__2_n_121\,
      PCIN(31) => \result__2_n_122\,
      PCIN(30) => \result__2_n_123\,
      PCIN(29) => \result__2_n_124\,
      PCIN(28) => \result__2_n_125\,
      PCIN(27) => \result__2_n_126\,
      PCIN(26) => \result__2_n_127\,
      PCIN(25) => \result__2_n_128\,
      PCIN(24) => \result__2_n_129\,
      PCIN(23) => \result__2_n_130\,
      PCIN(22) => \result__2_n_131\,
      PCIN(21) => \result__2_n_132\,
      PCIN(20) => \result__2_n_133\,
      PCIN(19) => \result__2_n_134\,
      PCIN(18) => \result__2_n_135\,
      PCIN(17) => \result__2_n_136\,
      PCIN(16) => \result__2_n_137\,
      PCIN(15) => \result__2_n_138\,
      PCIN(14) => \result__2_n_139\,
      PCIN(13) => \result__2_n_140\,
      PCIN(12) => \result__2_n_141\,
      PCIN(11) => \result__2_n_142\,
      PCIN(10) => \result__2_n_143\,
      PCIN(9) => \result__2_n_144\,
      PCIN(8) => \result__2_n_145\,
      PCIN(7) => \result__2_n_146\,
      PCIN(6) => \result__2_n_147\,
      PCIN(5) => \result__2_n_148\,
      PCIN(4) => \result__2_n_149\,
      PCIN(3) => \result__2_n_150\,
      PCIN(2) => \result__2_n_151\,
      PCIN(1) => \result__2_n_152\,
      PCIN(0) => \result__2_n_153\,
      PCOUT(47 downto 0) => \NLW_result__3_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__3_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \multiplier__3\ is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \multiplier__3\ : entity is "multiplier";
end \multiplier__3\;

architecture STRUCTURE of \multiplier__3\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 17 );
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \result[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_n_0\ : STD_LOGIC;
  signal \result[16]_INST_0_n_1\ : STD_LOGIC;
  signal \result[16]_INST_0_n_2\ : STD_LOGIC;
  signal \result[16]_INST_0_n_3\ : STD_LOGIC;
  signal \result[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_n_0\ : STD_LOGIC;
  signal \result[20]_INST_0_n_1\ : STD_LOGIC;
  signal \result[20]_INST_0_n_2\ : STD_LOGIC;
  signal \result[20]_INST_0_n_3\ : STD_LOGIC;
  signal \result[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_n_0\ : STD_LOGIC;
  signal \result[24]_INST_0_n_1\ : STD_LOGIC;
  signal \result[24]_INST_0_n_2\ : STD_LOGIC;
  signal \result[24]_INST_0_n_3\ : STD_LOGIC;
  signal \result[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_n_0\ : STD_LOGIC;
  signal \result[28]_INST_0_n_1\ : STD_LOGIC;
  signal \result[28]_INST_0_n_2\ : STD_LOGIC;
  signal \result[28]_INST_0_n_3\ : STD_LOGIC;
  signal \result[32]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_n_0\ : STD_LOGIC;
  signal \result[32]_INST_0_n_1\ : STD_LOGIC;
  signal \result[32]_INST_0_n_2\ : STD_LOGIC;
  signal \result[32]_INST_0_n_3\ : STD_LOGIC;
  signal \result[36]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_n_0\ : STD_LOGIC;
  signal \result[36]_INST_0_n_1\ : STD_LOGIC;
  signal \result[36]_INST_0_n_2\ : STD_LOGIC;
  signal \result[36]_INST_0_n_3\ : STD_LOGIC;
  signal \result[40]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_n_0\ : STD_LOGIC;
  signal \result[40]_INST_0_n_1\ : STD_LOGIC;
  signal \result[40]_INST_0_n_2\ : STD_LOGIC;
  signal \result[40]_INST_0_n_3\ : STD_LOGIC;
  signal \result[44]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_n_0\ : STD_LOGIC;
  signal \result[44]_INST_0_n_1\ : STD_LOGIC;
  signal \result[44]_INST_0_n_2\ : STD_LOGIC;
  signal \result[44]_INST_0_n_3\ : STD_LOGIC;
  signal \result[48]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_n_0\ : STD_LOGIC;
  signal \result[48]_INST_0_n_1\ : STD_LOGIC;
  signal \result[48]_INST_0_n_2\ : STD_LOGIC;
  signal \result[48]_INST_0_n_3\ : STD_LOGIC;
  signal \result[52]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_n_0\ : STD_LOGIC;
  signal \result[52]_INST_0_n_1\ : STD_LOGIC;
  signal \result[52]_INST_0_n_2\ : STD_LOGIC;
  signal \result[52]_INST_0_n_3\ : STD_LOGIC;
  signal \result[56]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_n_0\ : STD_LOGIC;
  signal \result[56]_INST_0_n_1\ : STD_LOGIC;
  signal \result[56]_INST_0_n_2\ : STD_LOGIC;
  signal \result[56]_INST_0_n_3\ : STD_LOGIC;
  signal \result[60]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \result[60]_INST_0_n_1\ : STD_LOGIC;
  signal \result[60]_INST_0_n_2\ : STD_LOGIC;
  signal \result[60]_INST_0_n_3\ : STD_LOGIC;
  signal \result__0_n_106\ : STD_LOGIC;
  signal \result__0_n_107\ : STD_LOGIC;
  signal \result__0_n_108\ : STD_LOGIC;
  signal \result__0_n_109\ : STD_LOGIC;
  signal \result__0_n_110\ : STD_LOGIC;
  signal \result__0_n_111\ : STD_LOGIC;
  signal \result__0_n_112\ : STD_LOGIC;
  signal \result__0_n_113\ : STD_LOGIC;
  signal \result__0_n_114\ : STD_LOGIC;
  signal \result__0_n_115\ : STD_LOGIC;
  signal \result__0_n_116\ : STD_LOGIC;
  signal \result__0_n_117\ : STD_LOGIC;
  signal \result__0_n_118\ : STD_LOGIC;
  signal \result__0_n_119\ : STD_LOGIC;
  signal \result__0_n_120\ : STD_LOGIC;
  signal \result__0_n_121\ : STD_LOGIC;
  signal \result__0_n_122\ : STD_LOGIC;
  signal \result__0_n_123\ : STD_LOGIC;
  signal \result__0_n_124\ : STD_LOGIC;
  signal \result__0_n_125\ : STD_LOGIC;
  signal \result__0_n_126\ : STD_LOGIC;
  signal \result__0_n_127\ : STD_LOGIC;
  signal \result__0_n_128\ : STD_LOGIC;
  signal \result__0_n_129\ : STD_LOGIC;
  signal \result__0_n_130\ : STD_LOGIC;
  signal \result__0_n_131\ : STD_LOGIC;
  signal \result__0_n_132\ : STD_LOGIC;
  signal \result__0_n_133\ : STD_LOGIC;
  signal \result__0_n_134\ : STD_LOGIC;
  signal \result__0_n_135\ : STD_LOGIC;
  signal \result__0_n_136\ : STD_LOGIC;
  signal \result__0_n_137\ : STD_LOGIC;
  signal \result__0_n_138\ : STD_LOGIC;
  signal \result__0_n_139\ : STD_LOGIC;
  signal \result__0_n_140\ : STD_LOGIC;
  signal \result__0_n_141\ : STD_LOGIC;
  signal \result__0_n_142\ : STD_LOGIC;
  signal \result__0_n_143\ : STD_LOGIC;
  signal \result__0_n_144\ : STD_LOGIC;
  signal \result__0_n_145\ : STD_LOGIC;
  signal \result__0_n_146\ : STD_LOGIC;
  signal \result__0_n_147\ : STD_LOGIC;
  signal \result__0_n_148\ : STD_LOGIC;
  signal \result__0_n_149\ : STD_LOGIC;
  signal \result__0_n_150\ : STD_LOGIC;
  signal \result__0_n_151\ : STD_LOGIC;
  signal \result__0_n_152\ : STD_LOGIC;
  signal \result__0_n_153\ : STD_LOGIC;
  signal \result__0_n_58\ : STD_LOGIC;
  signal \result__0_n_59\ : STD_LOGIC;
  signal \result__0_n_60\ : STD_LOGIC;
  signal \result__0_n_61\ : STD_LOGIC;
  signal \result__0_n_62\ : STD_LOGIC;
  signal \result__0_n_63\ : STD_LOGIC;
  signal \result__0_n_64\ : STD_LOGIC;
  signal \result__0_n_65\ : STD_LOGIC;
  signal \result__0_n_66\ : STD_LOGIC;
  signal \result__0_n_67\ : STD_LOGIC;
  signal \result__0_n_68\ : STD_LOGIC;
  signal \result__0_n_69\ : STD_LOGIC;
  signal \result__0_n_70\ : STD_LOGIC;
  signal \result__0_n_71\ : STD_LOGIC;
  signal \result__0_n_72\ : STD_LOGIC;
  signal \result__0_n_73\ : STD_LOGIC;
  signal \result__0_n_74\ : STD_LOGIC;
  signal \result__0_n_75\ : STD_LOGIC;
  signal \result__0_n_76\ : STD_LOGIC;
  signal \result__0_n_77\ : STD_LOGIC;
  signal \result__0_n_78\ : STD_LOGIC;
  signal \result__0_n_79\ : STD_LOGIC;
  signal \result__0_n_80\ : STD_LOGIC;
  signal \result__0_n_81\ : STD_LOGIC;
  signal \result__0_n_82\ : STD_LOGIC;
  signal \result__0_n_83\ : STD_LOGIC;
  signal \result__0_n_84\ : STD_LOGIC;
  signal \result__0_n_85\ : STD_LOGIC;
  signal \result__0_n_86\ : STD_LOGIC;
  signal \result__0_n_87\ : STD_LOGIC;
  signal \result__0_n_88\ : STD_LOGIC;
  signal \result__2_n_106\ : STD_LOGIC;
  signal \result__2_n_107\ : STD_LOGIC;
  signal \result__2_n_108\ : STD_LOGIC;
  signal \result__2_n_109\ : STD_LOGIC;
  signal \result__2_n_110\ : STD_LOGIC;
  signal \result__2_n_111\ : STD_LOGIC;
  signal \result__2_n_112\ : STD_LOGIC;
  signal \result__2_n_113\ : STD_LOGIC;
  signal \result__2_n_114\ : STD_LOGIC;
  signal \result__2_n_115\ : STD_LOGIC;
  signal \result__2_n_116\ : STD_LOGIC;
  signal \result__2_n_117\ : STD_LOGIC;
  signal \result__2_n_118\ : STD_LOGIC;
  signal \result__2_n_119\ : STD_LOGIC;
  signal \result__2_n_120\ : STD_LOGIC;
  signal \result__2_n_121\ : STD_LOGIC;
  signal \result__2_n_122\ : STD_LOGIC;
  signal \result__2_n_123\ : STD_LOGIC;
  signal \result__2_n_124\ : STD_LOGIC;
  signal \result__2_n_125\ : STD_LOGIC;
  signal \result__2_n_126\ : STD_LOGIC;
  signal \result__2_n_127\ : STD_LOGIC;
  signal \result__2_n_128\ : STD_LOGIC;
  signal \result__2_n_129\ : STD_LOGIC;
  signal \result__2_n_130\ : STD_LOGIC;
  signal \result__2_n_131\ : STD_LOGIC;
  signal \result__2_n_132\ : STD_LOGIC;
  signal \result__2_n_133\ : STD_LOGIC;
  signal \result__2_n_134\ : STD_LOGIC;
  signal \result__2_n_135\ : STD_LOGIC;
  signal \result__2_n_136\ : STD_LOGIC;
  signal \result__2_n_137\ : STD_LOGIC;
  signal \result__2_n_138\ : STD_LOGIC;
  signal \result__2_n_139\ : STD_LOGIC;
  signal \result__2_n_140\ : STD_LOGIC;
  signal \result__2_n_141\ : STD_LOGIC;
  signal \result__2_n_142\ : STD_LOGIC;
  signal \result__2_n_143\ : STD_LOGIC;
  signal \result__2_n_144\ : STD_LOGIC;
  signal \result__2_n_145\ : STD_LOGIC;
  signal \result__2_n_146\ : STD_LOGIC;
  signal \result__2_n_147\ : STD_LOGIC;
  signal \result__2_n_148\ : STD_LOGIC;
  signal \result__2_n_149\ : STD_LOGIC;
  signal \result__2_n_150\ : STD_LOGIC;
  signal \result__2_n_151\ : STD_LOGIC;
  signal \result__2_n_152\ : STD_LOGIC;
  signal \result__2_n_153\ : STD_LOGIC;
  signal \result__2_n_24\ : STD_LOGIC;
  signal \result__2_n_25\ : STD_LOGIC;
  signal \result__2_n_26\ : STD_LOGIC;
  signal \result__2_n_27\ : STD_LOGIC;
  signal \result__2_n_28\ : STD_LOGIC;
  signal \result__2_n_29\ : STD_LOGIC;
  signal \result__2_n_30\ : STD_LOGIC;
  signal \result__2_n_31\ : STD_LOGIC;
  signal \result__2_n_32\ : STD_LOGIC;
  signal \result__2_n_33\ : STD_LOGIC;
  signal \result__2_n_34\ : STD_LOGIC;
  signal \result__2_n_35\ : STD_LOGIC;
  signal \result__2_n_36\ : STD_LOGIC;
  signal \result__2_n_37\ : STD_LOGIC;
  signal \result__2_n_38\ : STD_LOGIC;
  signal \result__2_n_39\ : STD_LOGIC;
  signal \result__2_n_40\ : STD_LOGIC;
  signal \result__2_n_41\ : STD_LOGIC;
  signal \result__2_n_42\ : STD_LOGIC;
  signal \result__2_n_43\ : STD_LOGIC;
  signal \result__2_n_44\ : STD_LOGIC;
  signal \result__2_n_45\ : STD_LOGIC;
  signal \result__2_n_46\ : STD_LOGIC;
  signal \result__2_n_47\ : STD_LOGIC;
  signal \result__2_n_48\ : STD_LOGIC;
  signal \result__2_n_49\ : STD_LOGIC;
  signal \result__2_n_50\ : STD_LOGIC;
  signal \result__2_n_51\ : STD_LOGIC;
  signal \result__2_n_52\ : STD_LOGIC;
  signal \result__2_n_53\ : STD_LOGIC;
  signal \result__2_n_58\ : STD_LOGIC;
  signal \result__2_n_59\ : STD_LOGIC;
  signal \result__2_n_60\ : STD_LOGIC;
  signal \result__2_n_61\ : STD_LOGIC;
  signal \result__2_n_62\ : STD_LOGIC;
  signal \result__2_n_63\ : STD_LOGIC;
  signal \result__2_n_64\ : STD_LOGIC;
  signal \result__2_n_65\ : STD_LOGIC;
  signal \result__2_n_66\ : STD_LOGIC;
  signal \result__2_n_67\ : STD_LOGIC;
  signal \result__2_n_68\ : STD_LOGIC;
  signal \result__2_n_69\ : STD_LOGIC;
  signal \result__2_n_70\ : STD_LOGIC;
  signal \result__2_n_71\ : STD_LOGIC;
  signal \result__2_n_72\ : STD_LOGIC;
  signal \result__2_n_73\ : STD_LOGIC;
  signal \result__2_n_74\ : STD_LOGIC;
  signal \result__2_n_75\ : STD_LOGIC;
  signal \result__2_n_76\ : STD_LOGIC;
  signal \result__2_n_77\ : STD_LOGIC;
  signal \result__2_n_78\ : STD_LOGIC;
  signal \result__2_n_79\ : STD_LOGIC;
  signal \result__2_n_80\ : STD_LOGIC;
  signal \result__2_n_81\ : STD_LOGIC;
  signal \result__2_n_82\ : STD_LOGIC;
  signal \result__2_n_83\ : STD_LOGIC;
  signal \result__2_n_84\ : STD_LOGIC;
  signal \result__2_n_85\ : STD_LOGIC;
  signal \result__2_n_86\ : STD_LOGIC;
  signal \result__2_n_87\ : STD_LOGIC;
  signal \result__2_n_88\ : STD_LOGIC;
  signal \NLW_result[60]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_result__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result__3_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_result__3_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \result__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__1\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
begin
\result[16]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result[16]_INST_0_n_0\,
      CO(2) => \result[16]_INST_0_n_1\,
      CO(1) => \result[16]_INST_0_n_2\,
      CO(0) => \result[16]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => result(19 downto 16),
      S(3) => \result[16]_INST_0_i_1_n_0\,
      S(2) => \result[16]_INST_0_i_2_n_0\,
      S(1) => \result[16]_INST_0_i_3_n_0\,
      S(0) => p_1_in(16)
    );
\result[16]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      O => \result[16]_INST_0_i_1_n_0\
    );
\result[16]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      O => \result[16]_INST_0_i_2_n_0\
    );
\result[16]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      O => \result[16]_INST_0_i_3_n_0\
    );
\result[20]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[16]_INST_0_n_0\,
      CO(3) => \result[20]_INST_0_n_0\,
      CO(2) => \result[20]_INST_0_n_1\,
      CO(1) => \result[20]_INST_0_n_2\,
      CO(0) => \result[20]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(23 downto 20),
      O(3 downto 0) => result(23 downto 20),
      S(3) => \result[20]_INST_0_i_1_n_0\,
      S(2) => \result[20]_INST_0_i_2_n_0\,
      S(1) => \result[20]_INST_0_i_3_n_0\,
      S(0) => \result[20]_INST_0_i_4_n_0\
    );
\result[20]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      O => \result[20]_INST_0_i_1_n_0\
    );
\result[20]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      O => \result[20]_INST_0_i_2_n_0\
    );
\result[20]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      O => \result[20]_INST_0_i_3_n_0\
    );
\result[20]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      O => \result[20]_INST_0_i_4_n_0\
    );
\result[24]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[20]_INST_0_n_0\,
      CO(3) => \result[24]_INST_0_n_0\,
      CO(2) => \result[24]_INST_0_n_1\,
      CO(1) => \result[24]_INST_0_n_2\,
      CO(0) => \result[24]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(27 downto 24),
      O(3 downto 0) => result(27 downto 24),
      S(3) => \result[24]_INST_0_i_1_n_0\,
      S(2) => \result[24]_INST_0_i_2_n_0\,
      S(1) => \result[24]_INST_0_i_3_n_0\,
      S(0) => \result[24]_INST_0_i_4_n_0\
    );
\result[24]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => p_0_in(27),
      O => \result[24]_INST_0_i_1_n_0\
    );
\result[24]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => p_0_in(26),
      O => \result[24]_INST_0_i_2_n_0\
    );
\result[24]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in(25),
      O => \result[24]_INST_0_i_3_n_0\
    );
\result[24]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in(24),
      O => \result[24]_INST_0_i_4_n_0\
    );
\result[28]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[24]_INST_0_n_0\,
      CO(3) => \result[28]_INST_0_n_0\,
      CO(2) => \result[28]_INST_0_n_1\,
      CO(1) => \result[28]_INST_0_n_2\,
      CO(0) => \result[28]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(31 downto 28),
      O(3 downto 0) => result(31 downto 28),
      S(3) => \result[28]_INST_0_i_1_n_0\,
      S(2) => \result[28]_INST_0_i_2_n_0\,
      S(1) => \result[28]_INST_0_i_3_n_0\,
      S(0) => \result[28]_INST_0_i_4_n_0\
    );
\result[28]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => p_0_in(31),
      O => \result[28]_INST_0_i_1_n_0\
    );
\result[28]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => p_0_in(30),
      O => \result[28]_INST_0_i_2_n_0\
    );
\result[28]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => p_0_in(29),
      O => \result[28]_INST_0_i_3_n_0\
    );
\result[28]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => p_0_in(28),
      O => \result[28]_INST_0_i_4_n_0\
    );
\result[32]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[28]_INST_0_n_0\,
      CO(3) => \result[32]_INST_0_n_0\,
      CO(2) => \result[32]_INST_0_n_1\,
      CO(1) => \result[32]_INST_0_n_2\,
      CO(0) => \result[32]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(35 downto 32),
      O(3 downto 0) => result(35 downto 32),
      S(3) => \result[32]_INST_0_i_1_n_0\,
      S(2) => \result[32]_INST_0_i_2_n_0\,
      S(1) => \result[32]_INST_0_i_3_n_0\,
      S(0) => \result[32]_INST_0_i_4_n_0\
    );
\result[32]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => p_0_in(35),
      O => \result[32]_INST_0_i_1_n_0\
    );
\result[32]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => p_0_in(34),
      O => \result[32]_INST_0_i_2_n_0\
    );
\result[32]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => p_0_in(33),
      O => \result[32]_INST_0_i_3_n_0\
    );
\result[32]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => p_0_in(32),
      O => \result[32]_INST_0_i_4_n_0\
    );
\result[36]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[32]_INST_0_n_0\,
      CO(3) => \result[36]_INST_0_n_0\,
      CO(2) => \result[36]_INST_0_n_1\,
      CO(1) => \result[36]_INST_0_n_2\,
      CO(0) => \result[36]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(39 downto 36),
      O(3 downto 0) => result(39 downto 36),
      S(3) => \result[36]_INST_0_i_1_n_0\,
      S(2) => \result[36]_INST_0_i_2_n_0\,
      S(1) => \result[36]_INST_0_i_3_n_0\,
      S(0) => \result[36]_INST_0_i_4_n_0\
    );
\result[36]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => p_0_in(39),
      O => \result[36]_INST_0_i_1_n_0\
    );
\result[36]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => p_0_in(38),
      O => \result[36]_INST_0_i_2_n_0\
    );
\result[36]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => p_0_in(37),
      O => \result[36]_INST_0_i_3_n_0\
    );
\result[36]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => p_0_in(36),
      O => \result[36]_INST_0_i_4_n_0\
    );
\result[40]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[36]_INST_0_n_0\,
      CO(3) => \result[40]_INST_0_n_0\,
      CO(2) => \result[40]_INST_0_n_1\,
      CO(1) => \result[40]_INST_0_n_2\,
      CO(0) => \result[40]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(43 downto 40),
      O(3 downto 0) => result(43 downto 40),
      S(3) => \result[40]_INST_0_i_1_n_0\,
      S(2) => \result[40]_INST_0_i_2_n_0\,
      S(1) => \result[40]_INST_0_i_3_n_0\,
      S(0) => \result[40]_INST_0_i_4_n_0\
    );
\result[40]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => p_0_in(43),
      O => \result[40]_INST_0_i_1_n_0\
    );
\result[40]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => p_0_in(42),
      O => \result[40]_INST_0_i_2_n_0\
    );
\result[40]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => p_0_in(41),
      O => \result[40]_INST_0_i_3_n_0\
    );
\result[40]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => p_0_in(40),
      O => \result[40]_INST_0_i_4_n_0\
    );
\result[44]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[40]_INST_0_n_0\,
      CO(3) => \result[44]_INST_0_n_0\,
      CO(2) => \result[44]_INST_0_n_1\,
      CO(1) => \result[44]_INST_0_n_2\,
      CO(0) => \result[44]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(47 downto 44),
      O(3 downto 0) => result(47 downto 44),
      S(3) => \result[44]_INST_0_i_1_n_0\,
      S(2) => \result[44]_INST_0_i_2_n_0\,
      S(1) => \result[44]_INST_0_i_3_n_0\,
      S(0) => \result[44]_INST_0_i_4_n_0\
    );
\result[44]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => p_0_in(47),
      O => \result[44]_INST_0_i_1_n_0\
    );
\result[44]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => p_0_in(46),
      O => \result[44]_INST_0_i_2_n_0\
    );
\result[44]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => p_0_in(45),
      O => \result[44]_INST_0_i_3_n_0\
    );
\result[44]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => p_0_in(44),
      O => \result[44]_INST_0_i_4_n_0\
    );
\result[48]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[44]_INST_0_n_0\,
      CO(3) => \result[48]_INST_0_n_0\,
      CO(2) => \result[48]_INST_0_n_1\,
      CO(1) => \result[48]_INST_0_n_2\,
      CO(0) => \result[48]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(51 downto 48),
      O(3 downto 0) => result(51 downto 48),
      S(3) => \result[48]_INST_0_i_1_n_0\,
      S(2) => \result[48]_INST_0_i_2_n_0\,
      S(1) => \result[48]_INST_0_i_3_n_0\,
      S(0) => \result[48]_INST_0_i_4_n_0\
    );
\result[48]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => p_0_in(51),
      O => \result[48]_INST_0_i_1_n_0\
    );
\result[48]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => p_0_in(50),
      O => \result[48]_INST_0_i_2_n_0\
    );
\result[48]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => p_0_in(49),
      O => \result[48]_INST_0_i_3_n_0\
    );
\result[48]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => p_0_in(48),
      O => \result[48]_INST_0_i_4_n_0\
    );
\result[52]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[48]_INST_0_n_0\,
      CO(3) => \result[52]_INST_0_n_0\,
      CO(2) => \result[52]_INST_0_n_1\,
      CO(1) => \result[52]_INST_0_n_2\,
      CO(0) => \result[52]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(55 downto 52),
      O(3 downto 0) => result(55 downto 52),
      S(3) => \result[52]_INST_0_i_1_n_0\,
      S(2) => \result[52]_INST_0_i_2_n_0\,
      S(1) => \result[52]_INST_0_i_3_n_0\,
      S(0) => \result[52]_INST_0_i_4_n_0\
    );
\result[52]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => p_0_in(55),
      O => \result[52]_INST_0_i_1_n_0\
    );
\result[52]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => p_0_in(54),
      O => \result[52]_INST_0_i_2_n_0\
    );
\result[52]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => p_0_in(53),
      O => \result[52]_INST_0_i_3_n_0\
    );
\result[52]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => p_0_in(52),
      O => \result[52]_INST_0_i_4_n_0\
    );
\result[56]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[52]_INST_0_n_0\,
      CO(3) => \result[56]_INST_0_n_0\,
      CO(2) => \result[56]_INST_0_n_1\,
      CO(1) => \result[56]_INST_0_n_2\,
      CO(0) => \result[56]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(59 downto 56),
      O(3 downto 0) => result(59 downto 56),
      S(3) => \result[56]_INST_0_i_1_n_0\,
      S(2) => \result[56]_INST_0_i_2_n_0\,
      S(1) => \result[56]_INST_0_i_3_n_0\,
      S(0) => \result[56]_INST_0_i_4_n_0\
    );
\result[56]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => p_0_in(59),
      O => \result[56]_INST_0_i_1_n_0\
    );
\result[56]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => p_0_in(58),
      O => \result[56]_INST_0_i_2_n_0\
    );
\result[56]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => p_0_in(57),
      O => \result[56]_INST_0_i_3_n_0\
    );
\result[56]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => p_0_in(56),
      O => \result[56]_INST_0_i_4_n_0\
    );
\result[60]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result[56]_INST_0_n_0\,
      CO(3) => \NLW_result[60]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \result[60]_INST_0_n_1\,
      CO(1) => \result[60]_INST_0_n_2\,
      CO(0) => \result[60]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(62 downto 60),
      O(3 downto 0) => result(63 downto 60),
      S(3) => \result[60]_INST_0_i_1_n_0\,
      S(2) => \result[60]_INST_0_i_2_n_0\,
      S(1) => \result[60]_INST_0_i_3_n_0\,
      S(0) => \result[60]_INST_0_i_4_n_0\
    );
\result[60]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(63),
      I1 => p_0_in(63),
      O => \result[60]_INST_0_i_1_n_0\
    );
\result[60]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => p_0_in(62),
      O => \result[60]_INST_0_i_2_n_0\
    );
\result[60]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => p_0_in(61),
      O => \result[60]_INST_0_i_3_n_0\
    );
\result[60]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => p_0_in(60),
      O => \result[60]_INST_0_i_4_n_0\
    );
\result__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(31),
      B(16) => a(31),
      B(15) => a(31),
      B(14 downto 0) => a(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result__0_OVERFLOW_UNCONNECTED\,
      P(47) => \result__0_n_58\,
      P(46) => \result__0_n_59\,
      P(45) => \result__0_n_60\,
      P(44) => \result__0_n_61\,
      P(43) => \result__0_n_62\,
      P(42) => \result__0_n_63\,
      P(41) => \result__0_n_64\,
      P(40) => \result__0_n_65\,
      P(39) => \result__0_n_66\,
      P(38) => \result__0_n_67\,
      P(37) => \result__0_n_68\,
      P(36) => \result__0_n_69\,
      P(35) => \result__0_n_70\,
      P(34) => \result__0_n_71\,
      P(33) => \result__0_n_72\,
      P(32) => \result__0_n_73\,
      P(31) => \result__0_n_74\,
      P(30) => \result__0_n_75\,
      P(29) => \result__0_n_76\,
      P(28) => \result__0_n_77\,
      P(27) => \result__0_n_78\,
      P(26) => \result__0_n_79\,
      P(25) => \result__0_n_80\,
      P(24) => \result__0_n_81\,
      P(23) => \result__0_n_82\,
      P(22) => \result__0_n_83\,
      P(21) => \result__0_n_84\,
      P(20) => \result__0_n_85\,
      P(19) => \result__0_n_86\,
      P(18) => \result__0_n_87\,
      P(17) => \result__0_n_88\,
      P(16 downto 0) => p_0_in(33 downto 17),
      PATTERNBDETECT => \NLW_result__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result__0_n_106\,
      PCOUT(46) => \result__0_n_107\,
      PCOUT(45) => \result__0_n_108\,
      PCOUT(44) => \result__0_n_109\,
      PCOUT(43) => \result__0_n_110\,
      PCOUT(42) => \result__0_n_111\,
      PCOUT(41) => \result__0_n_112\,
      PCOUT(40) => \result__0_n_113\,
      PCOUT(39) => \result__0_n_114\,
      PCOUT(38) => \result__0_n_115\,
      PCOUT(37) => \result__0_n_116\,
      PCOUT(36) => \result__0_n_117\,
      PCOUT(35) => \result__0_n_118\,
      PCOUT(34) => \result__0_n_119\,
      PCOUT(33) => \result__0_n_120\,
      PCOUT(32) => \result__0_n_121\,
      PCOUT(31) => \result__0_n_122\,
      PCOUT(30) => \result__0_n_123\,
      PCOUT(29) => \result__0_n_124\,
      PCOUT(28) => \result__0_n_125\,
      PCOUT(27) => \result__0_n_126\,
      PCOUT(26) => \result__0_n_127\,
      PCOUT(25) => \result__0_n_128\,
      PCOUT(24) => \result__0_n_129\,
      PCOUT(23) => \result__0_n_130\,
      PCOUT(22) => \result__0_n_131\,
      PCOUT(21) => \result__0_n_132\,
      PCOUT(20) => \result__0_n_133\,
      PCOUT(19) => \result__0_n_134\,
      PCOUT(18) => \result__0_n_135\,
      PCOUT(17) => \result__0_n_136\,
      PCOUT(16) => \result__0_n_137\,
      PCOUT(15) => \result__0_n_138\,
      PCOUT(14) => \result__0_n_139\,
      PCOUT(13) => \result__0_n_140\,
      PCOUT(12) => \result__0_n_141\,
      PCOUT(11) => \result__0_n_142\,
      PCOUT(10) => \result__0_n_143\,
      PCOUT(9) => \result__0_n_144\,
      PCOUT(8) => \result__0_n_145\,
      PCOUT(7) => \result__0_n_146\,
      PCOUT(6) => \result__0_n_147\,
      PCOUT(5) => \result__0_n_148\,
      PCOUT(4) => \result__0_n_149\,
      PCOUT(3) => \result__0_n_150\,
      PCOUT(2) => \result__0_n_151\,
      PCOUT(1) => \result__0_n_152\,
      PCOUT(0) => \result__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__0_UNDERFLOW_UNCONNECTED\
    );
\result__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => a(31),
      A(28) => a(31),
      A(27) => a(31),
      A(26) => a(31),
      A(25) => a(31),
      A(24) => a(31),
      A(23) => a(31),
      A(22) => a(31),
      A(21) => a(31),
      A(20) => a(31),
      A(19) => a(31),
      A(18) => a(31),
      A(17) => a(31),
      A(16) => a(31),
      A(15) => a(31),
      A(14 downto 0) => a(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(31),
      B(16) => b(31),
      B(15) => b(31),
      B(14 downto 0) => b(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_result__1_P_UNCONNECTED\(47 downto 30),
      P(29 downto 0) => p_0_in(63 downto 34),
      PATTERNBDETECT => \NLW_result__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result__0_n_106\,
      PCIN(46) => \result__0_n_107\,
      PCIN(45) => \result__0_n_108\,
      PCIN(44) => \result__0_n_109\,
      PCIN(43) => \result__0_n_110\,
      PCIN(42) => \result__0_n_111\,
      PCIN(41) => \result__0_n_112\,
      PCIN(40) => \result__0_n_113\,
      PCIN(39) => \result__0_n_114\,
      PCIN(38) => \result__0_n_115\,
      PCIN(37) => \result__0_n_116\,
      PCIN(36) => \result__0_n_117\,
      PCIN(35) => \result__0_n_118\,
      PCIN(34) => \result__0_n_119\,
      PCIN(33) => \result__0_n_120\,
      PCIN(32) => \result__0_n_121\,
      PCIN(31) => \result__0_n_122\,
      PCIN(30) => \result__0_n_123\,
      PCIN(29) => \result__0_n_124\,
      PCIN(28) => \result__0_n_125\,
      PCIN(27) => \result__0_n_126\,
      PCIN(26) => \result__0_n_127\,
      PCIN(25) => \result__0_n_128\,
      PCIN(24) => \result__0_n_129\,
      PCIN(23) => \result__0_n_130\,
      PCIN(22) => \result__0_n_131\,
      PCIN(21) => \result__0_n_132\,
      PCIN(20) => \result__0_n_133\,
      PCIN(19) => \result__0_n_134\,
      PCIN(18) => \result__0_n_135\,
      PCIN(17) => \result__0_n_136\,
      PCIN(16) => \result__0_n_137\,
      PCIN(15) => \result__0_n_138\,
      PCIN(14) => \result__0_n_139\,
      PCIN(13) => \result__0_n_140\,
      PCIN(12) => \result__0_n_141\,
      PCIN(11) => \result__0_n_142\,
      PCIN(10) => \result__0_n_143\,
      PCIN(9) => \result__0_n_144\,
      PCIN(8) => \result__0_n_145\,
      PCIN(7) => \result__0_n_146\,
      PCIN(6) => \result__0_n_147\,
      PCIN(5) => \result__0_n_148\,
      PCIN(4) => \result__0_n_149\,
      PCIN(3) => \result__0_n_150\,
      PCIN(2) => \result__0_n_151\,
      PCIN(1) => \result__0_n_152\,
      PCIN(0) => \result__0_n_153\,
      PCOUT(47 downto 0) => \NLW_result__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__1_UNDERFLOW_UNCONNECTED\
    );
\result__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \result__2_n_24\,
      ACOUT(28) => \result__2_n_25\,
      ACOUT(27) => \result__2_n_26\,
      ACOUT(26) => \result__2_n_27\,
      ACOUT(25) => \result__2_n_28\,
      ACOUT(24) => \result__2_n_29\,
      ACOUT(23) => \result__2_n_30\,
      ACOUT(22) => \result__2_n_31\,
      ACOUT(21) => \result__2_n_32\,
      ACOUT(20) => \result__2_n_33\,
      ACOUT(19) => \result__2_n_34\,
      ACOUT(18) => \result__2_n_35\,
      ACOUT(17) => \result__2_n_36\,
      ACOUT(16) => \result__2_n_37\,
      ACOUT(15) => \result__2_n_38\,
      ACOUT(14) => \result__2_n_39\,
      ACOUT(13) => \result__2_n_40\,
      ACOUT(12) => \result__2_n_41\,
      ACOUT(11) => \result__2_n_42\,
      ACOUT(10) => \result__2_n_43\,
      ACOUT(9) => \result__2_n_44\,
      ACOUT(8) => \result__2_n_45\,
      ACOUT(7) => \result__2_n_46\,
      ACOUT(6) => \result__2_n_47\,
      ACOUT(5) => \result__2_n_48\,
      ACOUT(4) => \result__2_n_49\,
      ACOUT(3) => \result__2_n_50\,
      ACOUT(2) => \result__2_n_51\,
      ACOUT(1) => \result__2_n_52\,
      ACOUT(0) => \result__2_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result__2_OVERFLOW_UNCONNECTED\,
      P(47) => \result__2_n_58\,
      P(46) => \result__2_n_59\,
      P(45) => \result__2_n_60\,
      P(44) => \result__2_n_61\,
      P(43) => \result__2_n_62\,
      P(42) => \result__2_n_63\,
      P(41) => \result__2_n_64\,
      P(40) => \result__2_n_65\,
      P(39) => \result__2_n_66\,
      P(38) => \result__2_n_67\,
      P(37) => \result__2_n_68\,
      P(36) => \result__2_n_69\,
      P(35) => \result__2_n_70\,
      P(34) => \result__2_n_71\,
      P(33) => \result__2_n_72\,
      P(32) => \result__2_n_73\,
      P(31) => \result__2_n_74\,
      P(30) => \result__2_n_75\,
      P(29) => \result__2_n_76\,
      P(28) => \result__2_n_77\,
      P(27) => \result__2_n_78\,
      P(26) => \result__2_n_79\,
      P(25) => \result__2_n_80\,
      P(24) => \result__2_n_81\,
      P(23) => \result__2_n_82\,
      P(22) => \result__2_n_83\,
      P(21) => \result__2_n_84\,
      P(20) => \result__2_n_85\,
      P(19) => \result__2_n_86\,
      P(18) => \result__2_n_87\,
      P(17) => \result__2_n_88\,
      P(16) => p_1_in(16),
      P(15 downto 0) => result(15 downto 0),
      PATTERNBDETECT => \NLW_result__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result__2_n_106\,
      PCOUT(46) => \result__2_n_107\,
      PCOUT(45) => \result__2_n_108\,
      PCOUT(44) => \result__2_n_109\,
      PCOUT(43) => \result__2_n_110\,
      PCOUT(42) => \result__2_n_111\,
      PCOUT(41) => \result__2_n_112\,
      PCOUT(40) => \result__2_n_113\,
      PCOUT(39) => \result__2_n_114\,
      PCOUT(38) => \result__2_n_115\,
      PCOUT(37) => \result__2_n_116\,
      PCOUT(36) => \result__2_n_117\,
      PCOUT(35) => \result__2_n_118\,
      PCOUT(34) => \result__2_n_119\,
      PCOUT(33) => \result__2_n_120\,
      PCOUT(32) => \result__2_n_121\,
      PCOUT(31) => \result__2_n_122\,
      PCOUT(30) => \result__2_n_123\,
      PCOUT(29) => \result__2_n_124\,
      PCOUT(28) => \result__2_n_125\,
      PCOUT(27) => \result__2_n_126\,
      PCOUT(26) => \result__2_n_127\,
      PCOUT(25) => \result__2_n_128\,
      PCOUT(24) => \result__2_n_129\,
      PCOUT(23) => \result__2_n_130\,
      PCOUT(22) => \result__2_n_131\,
      PCOUT(21) => \result__2_n_132\,
      PCOUT(20) => \result__2_n_133\,
      PCOUT(19) => \result__2_n_134\,
      PCOUT(18) => \result__2_n_135\,
      PCOUT(17) => \result__2_n_136\,
      PCOUT(16) => \result__2_n_137\,
      PCOUT(15) => \result__2_n_138\,
      PCOUT(14) => \result__2_n_139\,
      PCOUT(13) => \result__2_n_140\,
      PCOUT(12) => \result__2_n_141\,
      PCOUT(11) => \result__2_n_142\,
      PCOUT(10) => \result__2_n_143\,
      PCOUT(9) => \result__2_n_144\,
      PCOUT(8) => \result__2_n_145\,
      PCOUT(7) => \result__2_n_146\,
      PCOUT(6) => \result__2_n_147\,
      PCOUT(5) => \result__2_n_148\,
      PCOUT(4) => \result__2_n_149\,
      PCOUT(3) => \result__2_n_150\,
      PCOUT(2) => \result__2_n_151\,
      PCOUT(1) => \result__2_n_152\,
      PCOUT(0) => \result__2_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__2_UNDERFLOW_UNCONNECTED\
    );
\result__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \result__2_n_24\,
      ACIN(28) => \result__2_n_25\,
      ACIN(27) => \result__2_n_26\,
      ACIN(26) => \result__2_n_27\,
      ACIN(25) => \result__2_n_28\,
      ACIN(24) => \result__2_n_29\,
      ACIN(23) => \result__2_n_30\,
      ACIN(22) => \result__2_n_31\,
      ACIN(21) => \result__2_n_32\,
      ACIN(20) => \result__2_n_33\,
      ACIN(19) => \result__2_n_34\,
      ACIN(18) => \result__2_n_35\,
      ACIN(17) => \result__2_n_36\,
      ACIN(16) => \result__2_n_37\,
      ACIN(15) => \result__2_n_38\,
      ACIN(14) => \result__2_n_39\,
      ACIN(13) => \result__2_n_40\,
      ACIN(12) => \result__2_n_41\,
      ACIN(11) => \result__2_n_42\,
      ACIN(10) => \result__2_n_43\,
      ACIN(9) => \result__2_n_44\,
      ACIN(8) => \result__2_n_45\,
      ACIN(7) => \result__2_n_46\,
      ACIN(6) => \result__2_n_47\,
      ACIN(5) => \result__2_n_48\,
      ACIN(4) => \result__2_n_49\,
      ACIN(3) => \result__2_n_50\,
      ACIN(2) => \result__2_n_51\,
      ACIN(1) => \result__2_n_52\,
      ACIN(0) => \result__2_n_53\,
      ACOUT(29 downto 0) => \NLW_result__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(31),
      B(16) => b(31),
      B(15) => b(31),
      B(14 downto 0) => b(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result__3_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_result__3_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_result__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result__2_n_106\,
      PCIN(46) => \result__2_n_107\,
      PCIN(45) => \result__2_n_108\,
      PCIN(44) => \result__2_n_109\,
      PCIN(43) => \result__2_n_110\,
      PCIN(42) => \result__2_n_111\,
      PCIN(41) => \result__2_n_112\,
      PCIN(40) => \result__2_n_113\,
      PCIN(39) => \result__2_n_114\,
      PCIN(38) => \result__2_n_115\,
      PCIN(37) => \result__2_n_116\,
      PCIN(36) => \result__2_n_117\,
      PCIN(35) => \result__2_n_118\,
      PCIN(34) => \result__2_n_119\,
      PCIN(33) => \result__2_n_120\,
      PCIN(32) => \result__2_n_121\,
      PCIN(31) => \result__2_n_122\,
      PCIN(30) => \result__2_n_123\,
      PCIN(29) => \result__2_n_124\,
      PCIN(28) => \result__2_n_125\,
      PCIN(27) => \result__2_n_126\,
      PCIN(26) => \result__2_n_127\,
      PCIN(25) => \result__2_n_128\,
      PCIN(24) => \result__2_n_129\,
      PCIN(23) => \result__2_n_130\,
      PCIN(22) => \result__2_n_131\,
      PCIN(21) => \result__2_n_132\,
      PCIN(20) => \result__2_n_133\,
      PCIN(19) => \result__2_n_134\,
      PCIN(18) => \result__2_n_135\,
      PCIN(17) => \result__2_n_136\,
      PCIN(16) => \result__2_n_137\,
      PCIN(15) => \result__2_n_138\,
      PCIN(14) => \result__2_n_139\,
      PCIN(13) => \result__2_n_140\,
      PCIN(12) => \result__2_n_141\,
      PCIN(11) => \result__2_n_142\,
      PCIN(10) => \result__2_n_143\,
      PCIN(9) => \result__2_n_144\,
      PCIN(8) => \result__2_n_145\,
      PCIN(7) => \result__2_n_146\,
      PCIN(6) => \result__2_n_147\,
      PCIN(5) => \result__2_n_148\,
      PCIN(4) => \result__2_n_149\,
      PCIN(3) => \result__2_n_150\,
      PCIN(2) => \result__2_n_151\,
      PCIN(1) => \result__2_n_152\,
      PCIN(0) => \result__2_n_153\,
      PCOUT(47 downto 0) => \NLW_result__3_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result__3_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mux_alu is
  port (
    read_data_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    immediate : in STD_LOGIC_VECTOR ( 31 downto 0 );
    alu_src : in STD_LOGIC;
    alu_input_2 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end mux_alu;

architecture STRUCTURE of mux_alu is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \alu_input_2[0]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \alu_input_2[10]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \alu_input_2[11]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \alu_input_2[12]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \alu_input_2[13]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \alu_input_2[14]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \alu_input_2[15]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \alu_input_2[16]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \alu_input_2[17]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \alu_input_2[18]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \alu_input_2[19]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \alu_input_2[1]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \alu_input_2[20]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \alu_input_2[21]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \alu_input_2[22]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \alu_input_2[23]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \alu_input_2[24]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \alu_input_2[25]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \alu_input_2[26]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \alu_input_2[27]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \alu_input_2[28]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \alu_input_2[29]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \alu_input_2[2]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \alu_input_2[30]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \alu_input_2[31]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \alu_input_2[3]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \alu_input_2[4]_INST_0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \alu_input_2[5]_INST_0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \alu_input_2[6]_INST_0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \alu_input_2[7]_INST_0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \alu_input_2[8]_INST_0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \alu_input_2[9]_INST_0\ : label is "soft_lutpair265";
begin
\alu_input_2[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(0),
      I1 => read_data_2(0),
      I2 => alu_src,
      O => alu_input_2(0)
    );
\alu_input_2[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(10),
      I1 => read_data_2(10),
      I2 => alu_src,
      O => alu_input_2(10)
    );
\alu_input_2[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(11),
      I1 => read_data_2(11),
      I2 => alu_src,
      O => alu_input_2(11)
    );
\alu_input_2[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(12),
      I1 => read_data_2(12),
      I2 => alu_src,
      O => alu_input_2(12)
    );
\alu_input_2[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(13),
      I1 => read_data_2(13),
      I2 => alu_src,
      O => alu_input_2(13)
    );
\alu_input_2[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(14),
      I1 => read_data_2(14),
      I2 => alu_src,
      O => alu_input_2(14)
    );
\alu_input_2[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(15),
      I1 => read_data_2(15),
      I2 => alu_src,
      O => alu_input_2(15)
    );
\alu_input_2[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(16),
      I1 => alu_src,
      O => alu_input_2(16)
    );
\alu_input_2[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(17),
      I1 => alu_src,
      O => alu_input_2(17)
    );
\alu_input_2[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(18),
      I1 => alu_src,
      O => alu_input_2(18)
    );
\alu_input_2[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(19),
      I1 => alu_src,
      O => alu_input_2(19)
    );
\alu_input_2[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(1),
      I1 => read_data_2(1),
      I2 => alu_src,
      O => alu_input_2(1)
    );
\alu_input_2[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(20),
      I1 => alu_src,
      O => alu_input_2(20)
    );
\alu_input_2[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(21),
      I1 => alu_src,
      O => alu_input_2(21)
    );
\alu_input_2[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(22),
      I1 => alu_src,
      O => alu_input_2(22)
    );
\alu_input_2[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(23),
      I1 => alu_src,
      O => alu_input_2(23)
    );
\alu_input_2[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(24),
      I1 => alu_src,
      O => alu_input_2(24)
    );
\alu_input_2[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(25),
      I1 => alu_src,
      O => alu_input_2(25)
    );
\alu_input_2[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(26),
      I1 => alu_src,
      O => alu_input_2(26)
    );
\alu_input_2[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(27),
      I1 => alu_src,
      O => alu_input_2(27)
    );
\alu_input_2[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(28),
      I1 => alu_src,
      O => alu_input_2(28)
    );
\alu_input_2[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(29),
      I1 => alu_src,
      O => alu_input_2(29)
    );
\alu_input_2[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(2),
      I1 => read_data_2(2),
      I2 => alu_src,
      O => alu_input_2(2)
    );
\alu_input_2[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(30),
      I1 => alu_src,
      O => alu_input_2(30)
    );
\alu_input_2[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => read_data_2(31),
      I1 => alu_src,
      O => alu_input_2(31)
    );
\alu_input_2[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(3),
      I1 => read_data_2(3),
      I2 => alu_src,
      O => alu_input_2(3)
    );
\alu_input_2[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(4),
      I1 => read_data_2(4),
      I2 => alu_src,
      O => alu_input_2(4)
    );
\alu_input_2[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(5),
      I1 => read_data_2(5),
      I2 => alu_src,
      O => alu_input_2(5)
    );
\alu_input_2[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(6),
      I1 => read_data_2(6),
      I2 => alu_src,
      O => alu_input_2(6)
    );
\alu_input_2[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(7),
      I1 => read_data_2(7),
      I2 => alu_src,
      O => alu_input_2(7)
    );
\alu_input_2[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(8),
      I1 => read_data_2(8),
      I2 => alu_src,
      O => alu_input_2(8)
    );
\alu_input_2[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(9),
      I1 => read_data_2(9),
      I2 => alu_src,
      O => alu_input_2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mux_mem is
  port (
    mem : in STD_LOGIC_VECTOR ( 31 downto 0 );
    alu : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_to_reg : in STD_LOGIC;
    to_reg : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end mux_mem;

architecture STRUCTURE of mux_mem is
begin
\to_reg[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(0),
      I1 => alu(0),
      I2 => mem_to_reg,
      O => to_reg(0)
    );
\to_reg[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(10),
      I1 => alu(10),
      I2 => mem_to_reg,
      O => to_reg(10)
    );
\to_reg[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(11),
      I1 => alu(11),
      I2 => mem_to_reg,
      O => to_reg(11)
    );
\to_reg[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(12),
      I1 => alu(12),
      I2 => mem_to_reg,
      O => to_reg(12)
    );
\to_reg[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(13),
      I1 => alu(13),
      I2 => mem_to_reg,
      O => to_reg(13)
    );
\to_reg[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(14),
      I1 => alu(14),
      I2 => mem_to_reg,
      O => to_reg(14)
    );
\to_reg[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(15),
      I1 => alu(15),
      I2 => mem_to_reg,
      O => to_reg(15)
    );
\to_reg[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(16),
      I1 => alu(16),
      I2 => mem_to_reg,
      O => to_reg(16)
    );
\to_reg[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(17),
      I1 => alu(17),
      I2 => mem_to_reg,
      O => to_reg(17)
    );
\to_reg[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(18),
      I1 => alu(18),
      I2 => mem_to_reg,
      O => to_reg(18)
    );
\to_reg[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(19),
      I1 => alu(19),
      I2 => mem_to_reg,
      O => to_reg(19)
    );
\to_reg[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(1),
      I1 => alu(1),
      I2 => mem_to_reg,
      O => to_reg(1)
    );
\to_reg[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(20),
      I1 => alu(20),
      I2 => mem_to_reg,
      O => to_reg(20)
    );
\to_reg[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(21),
      I1 => alu(21),
      I2 => mem_to_reg,
      O => to_reg(21)
    );
\to_reg[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(22),
      I1 => alu(22),
      I2 => mem_to_reg,
      O => to_reg(22)
    );
\to_reg[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(23),
      I1 => alu(23),
      I2 => mem_to_reg,
      O => to_reg(23)
    );
\to_reg[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(24),
      I1 => alu(24),
      I2 => mem_to_reg,
      O => to_reg(24)
    );
\to_reg[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(25),
      I1 => alu(25),
      I2 => mem_to_reg,
      O => to_reg(25)
    );
\to_reg[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(26),
      I1 => alu(26),
      I2 => mem_to_reg,
      O => to_reg(26)
    );
\to_reg[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(27),
      I1 => alu(27),
      I2 => mem_to_reg,
      O => to_reg(27)
    );
\to_reg[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(28),
      I1 => alu(28),
      I2 => mem_to_reg,
      O => to_reg(28)
    );
\to_reg[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(29),
      I1 => alu(29),
      I2 => mem_to_reg,
      O => to_reg(29)
    );
\to_reg[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(2),
      I1 => alu(2),
      I2 => mem_to_reg,
      O => to_reg(2)
    );
\to_reg[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(30),
      I1 => alu(30),
      I2 => mem_to_reg,
      O => to_reg(30)
    );
\to_reg[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(31),
      I1 => alu(31),
      I2 => mem_to_reg,
      O => to_reg(31)
    );
\to_reg[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(3),
      I1 => alu(3),
      I2 => mem_to_reg,
      O => to_reg(3)
    );
\to_reg[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(4),
      I1 => alu(4),
      I2 => mem_to_reg,
      O => to_reg(4)
    );
\to_reg[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(5),
      I1 => alu(5),
      I2 => mem_to_reg,
      O => to_reg(5)
    );
\to_reg[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(6),
      I1 => alu(6),
      I2 => mem_to_reg,
      O => to_reg(6)
    );
\to_reg[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(7),
      I1 => alu(7),
      I2 => mem_to_reg,
      O => to_reg(7)
    );
\to_reg[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(8),
      I1 => alu(8),
      I2 => mem_to_reg,
      O => to_reg(8)
    );
\to_reg[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem(9),
      I1 => alu(9),
      I2 => mem_to_reg,
      O => to_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mux_reg is
  port (
    sel2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sel3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reg_dst : in STD_LOGIC;
    write_reg : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end mux_reg;

architecture STRUCTURE of mux_reg is
begin
\write_reg[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel3(0),
      I1 => reg_dst,
      I2 => sel2(0),
      O => write_reg(0)
    );
\write_reg[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel3(1),
      I1 => reg_dst,
      I2 => sel2(1),
      O => write_reg(1)
    );
\write_reg[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel3(2),
      I1 => reg_dst,
      I2 => sel2(2),
      O => write_reg(2)
    );
\write_reg[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel3(3),
      I1 => reg_dst,
      I2 => sel2(3),
      O => write_reg(3)
    );
\write_reg[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel3(4),
      I1 => reg_dst,
      I2 => sel2(4),
      O => write_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity one_bit_adder is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
end one_bit_adder;

architecture STRUCTURE of one_bit_adder is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair114";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__1\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__1\ : entity is "one_bit_adder";
end \one_bit_adder__1\;

architecture STRUCTURE of \one_bit_adder__1\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair113";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__10\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__10\ : entity is "one_bit_adder";
end \one_bit_adder__10\;

architecture STRUCTURE of \one_bit_adder__10\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair104";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__11\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__11\ : entity is "one_bit_adder";
end \one_bit_adder__11\;

architecture STRUCTURE of \one_bit_adder__11\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair103";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__12\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__12\ : entity is "one_bit_adder";
end \one_bit_adder__12\;

architecture STRUCTURE of \one_bit_adder__12\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair102";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__13\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__13\ : entity is "one_bit_adder";
end \one_bit_adder__13\;

architecture STRUCTURE of \one_bit_adder__13\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair101";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__14\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__14\ : entity is "one_bit_adder";
end \one_bit_adder__14\;

architecture STRUCTURE of \one_bit_adder__14\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair100";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__15\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__15\ : entity is "one_bit_adder";
end \one_bit_adder__15\;

architecture STRUCTURE of \one_bit_adder__15\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair99";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__16\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__16\ : entity is "one_bit_adder";
end \one_bit_adder__16\;

architecture STRUCTURE of \one_bit_adder__16\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair98";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__17\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__17\ : entity is "one_bit_adder";
end \one_bit_adder__17\;

architecture STRUCTURE of \one_bit_adder__17\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair97";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__18\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__18\ : entity is "one_bit_adder";
end \one_bit_adder__18\;

architecture STRUCTURE of \one_bit_adder__18\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair96";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__19\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__19\ : entity is "one_bit_adder";
end \one_bit_adder__19\;

architecture STRUCTURE of \one_bit_adder__19\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair95";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__2\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__2\ : entity is "one_bit_adder";
end \one_bit_adder__2\;

architecture STRUCTURE of \one_bit_adder__2\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair112";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__20\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__20\ : entity is "one_bit_adder";
end \one_bit_adder__20\;

architecture STRUCTURE of \one_bit_adder__20\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair94";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__21\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__21\ : entity is "one_bit_adder";
end \one_bit_adder__21\;

architecture STRUCTURE of \one_bit_adder__21\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair93";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__22\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__22\ : entity is "one_bit_adder";
end \one_bit_adder__22\;

architecture STRUCTURE of \one_bit_adder__22\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair92";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__23\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__23\ : entity is "one_bit_adder";
end \one_bit_adder__23\;

architecture STRUCTURE of \one_bit_adder__23\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair91";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__24\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__24\ : entity is "one_bit_adder";
end \one_bit_adder__24\;

architecture STRUCTURE of \one_bit_adder__24\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair90";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__25\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__25\ : entity is "one_bit_adder";
end \one_bit_adder__25\;

architecture STRUCTURE of \one_bit_adder__25\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair89";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__26\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__26\ : entity is "one_bit_adder";
end \one_bit_adder__26\;

architecture STRUCTURE of \one_bit_adder__26\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair88";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__27\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__27\ : entity is "one_bit_adder";
end \one_bit_adder__27\;

architecture STRUCTURE of \one_bit_adder__27\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair87";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__28\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__28\ : entity is "one_bit_adder";
end \one_bit_adder__28\;

architecture STRUCTURE of \one_bit_adder__28\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair86";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__29\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__29\ : entity is "one_bit_adder";
end \one_bit_adder__29\;

architecture STRUCTURE of \one_bit_adder__29\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair85";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__3\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__3\ : entity is "one_bit_adder";
end \one_bit_adder__3\;

architecture STRUCTURE of \one_bit_adder__3\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair111";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__30\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__30\ : entity is "one_bit_adder";
end \one_bit_adder__30\;

architecture STRUCTURE of \one_bit_adder__30\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair84";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__31\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__31\ : entity is "one_bit_adder";
end \one_bit_adder__31\;

architecture STRUCTURE of \one_bit_adder__31\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair83";
begin
cout_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b,
      I1 => a,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__4\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__4\ : entity is "one_bit_adder";
end \one_bit_adder__4\;

architecture STRUCTURE of \one_bit_adder__4\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair110";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__5\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__5\ : entity is "one_bit_adder";
end \one_bit_adder__5\;

architecture STRUCTURE of \one_bit_adder__5\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair109";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__6\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__6\ : entity is "one_bit_adder";
end \one_bit_adder__6\;

architecture STRUCTURE of \one_bit_adder__6\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair108";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__7\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__7\ : entity is "one_bit_adder";
end \one_bit_adder__7\;

architecture STRUCTURE of \one_bit_adder__7\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair107";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__8\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__8\ : entity is "one_bit_adder";
end \one_bit_adder__8\;

architecture STRUCTURE of \one_bit_adder__8\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair106";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \one_bit_adder__9\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    cin : in STD_LOGIC;
    sum : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \one_bit_adder__9\ : entity is "one_bit_adder";
end \one_bit_adder__9\;

architecture STRUCTURE of \one_bit_adder__9\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cout_INST_0 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sum_INST_0 : label is "soft_lutpair105";
begin
cout_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => a,
      I1 => cin,
      I2 => b,
      O => cout
    );
sum_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b,
      I1 => a,
      I2 => cin,
      O => sum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity or_bit is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    r : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end or_bit;

architecture STRUCTURE of or_bit is
begin
\r[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(0),
      I1 => b(0),
      O => r(0)
    );
\r[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(10),
      I1 => b(10),
      O => r(10)
    );
\r[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(11),
      I1 => b(11),
      O => r(11)
    );
\r[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(12),
      I1 => b(12),
      O => r(12)
    );
\r[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(13),
      I1 => b(13),
      O => r(13)
    );
\r[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(14),
      I1 => b(14),
      O => r(14)
    );
\r[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(15),
      I1 => b(15),
      O => r(15)
    );
\r[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(16),
      I1 => b(16),
      O => r(16)
    );
\r[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(17),
      I1 => b(17),
      O => r(17)
    );
\r[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(18),
      I1 => b(18),
      O => r(18)
    );
\r[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(19),
      I1 => b(19),
      O => r(19)
    );
\r[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(1),
      I1 => b(1),
      O => r(1)
    );
\r[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(20),
      I1 => b(20),
      O => r(20)
    );
\r[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(21),
      I1 => b(21),
      O => r(21)
    );
\r[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(22),
      I1 => b(22),
      O => r(22)
    );
\r[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(23),
      I1 => b(23),
      O => r(23)
    );
\r[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(24),
      I1 => b(24),
      O => r(24)
    );
\r[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(25),
      I1 => b(25),
      O => r(25)
    );
\r[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(26),
      I1 => b(26),
      O => r(26)
    );
\r[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(27),
      I1 => b(27),
      O => r(27)
    );
\r[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(28),
      I1 => b(28),
      O => r(28)
    );
\r[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(29),
      I1 => b(29),
      O => r(29)
    );
\r[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(2),
      I1 => b(2),
      O => r(2)
    );
\r[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(30),
      I1 => b(30),
      O => r(30)
    );
\r[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(31),
      I1 => b(31),
      O => r(31)
    );
\r[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(3),
      I1 => b(3),
      O => r(3)
    );
\r[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(4),
      I1 => b(4),
      O => r(4)
    );
\r[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(5),
      I1 => b(5),
      O => r(5)
    );
\r[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(6),
      I1 => b(6),
      O => r(6)
    );
\r[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(7),
      I1 => b(7),
      O => r(7)
    );
\r[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(8),
      I1 => b(8),
      O => r(8)
    );
\r[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a(9),
      I1 => b(9),
      O => r(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pc_main is
  port (
    pc_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clock : in STD_LOGIC;
    reset : in STD_LOGIC;
    pc_write : in STD_LOGIC;
    pc_enable : in STD_LOGIC;
    pc_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end pc_main;

architecture STRUCTURE of pc_main is
  signal pc_curr_register : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\pc_curr_register_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(0),
      Q => pc_curr_register(0)
    );
\pc_curr_register_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(10),
      Q => pc_curr_register(10)
    );
\pc_curr_register_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(11),
      Q => pc_curr_register(11)
    );
\pc_curr_register_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(12),
      Q => pc_curr_register(12)
    );
\pc_curr_register_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(13),
      Q => pc_curr_register(13)
    );
\pc_curr_register_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(14),
      Q => pc_curr_register(14)
    );
\pc_curr_register_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(15),
      Q => pc_curr_register(15)
    );
\pc_curr_register_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(16),
      Q => pc_curr_register(16)
    );
\pc_curr_register_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(17),
      Q => pc_curr_register(17)
    );
\pc_curr_register_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(18),
      Q => pc_curr_register(18)
    );
\pc_curr_register_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(19),
      Q => pc_curr_register(19)
    );
\pc_curr_register_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(1),
      Q => pc_curr_register(1)
    );
\pc_curr_register_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(20),
      Q => pc_curr_register(20)
    );
\pc_curr_register_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(21),
      Q => pc_curr_register(21)
    );
\pc_curr_register_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(22),
      Q => pc_curr_register(22)
    );
\pc_curr_register_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(23),
      Q => pc_curr_register(23)
    );
\pc_curr_register_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(24),
      Q => pc_curr_register(24)
    );
\pc_curr_register_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(25),
      Q => pc_curr_register(25)
    );
\pc_curr_register_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(26),
      Q => pc_curr_register(26)
    );
\pc_curr_register_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(27),
      Q => pc_curr_register(27)
    );
\pc_curr_register_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(28),
      Q => pc_curr_register(28)
    );
\pc_curr_register_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(29),
      Q => pc_curr_register(29)
    );
\pc_curr_register_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(2),
      Q => pc_curr_register(2)
    );
\pc_curr_register_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(30),
      Q => pc_curr_register(30)
    );
\pc_curr_register_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(31),
      Q => pc_curr_register(31)
    );
\pc_curr_register_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(3),
      Q => pc_curr_register(3)
    );
\pc_curr_register_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(4),
      Q => pc_curr_register(4)
    );
\pc_curr_register_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(5),
      Q => pc_curr_register(5)
    );
\pc_curr_register_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(6),
      Q => pc_curr_register(6)
    );
\pc_curr_register_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(7),
      Q => pc_curr_register(7)
    );
\pc_curr_register_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(8),
      Q => pc_curr_register(8)
    );
\pc_curr_register_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => pc_enable,
      CLR => reset,
      D => pc_in(9),
      Q => pc_curr_register(9)
    );
\pc_out[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(0),
      I1 => reset,
      O => pc_out(0)
    );
\pc_out[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(10),
      I1 => reset,
      O => pc_out(10)
    );
\pc_out[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(11),
      I1 => reset,
      O => pc_out(11)
    );
\pc_out[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(12),
      I1 => reset,
      O => pc_out(12)
    );
\pc_out[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(13),
      I1 => reset,
      O => pc_out(13)
    );
\pc_out[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(14),
      I1 => reset,
      O => pc_out(14)
    );
\pc_out[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(15),
      I1 => reset,
      O => pc_out(15)
    );
\pc_out[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(16),
      I1 => reset,
      O => pc_out(16)
    );
\pc_out[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(17),
      I1 => reset,
      O => pc_out(17)
    );
\pc_out[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(18),
      I1 => reset,
      O => pc_out(18)
    );
\pc_out[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(19),
      I1 => reset,
      O => pc_out(19)
    );
\pc_out[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(1),
      I1 => reset,
      O => pc_out(1)
    );
\pc_out[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(20),
      I1 => reset,
      O => pc_out(20)
    );
\pc_out[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(21),
      I1 => reset,
      O => pc_out(21)
    );
\pc_out[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(22),
      I1 => reset,
      O => pc_out(22)
    );
\pc_out[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(23),
      I1 => reset,
      O => pc_out(23)
    );
\pc_out[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(24),
      I1 => reset,
      O => pc_out(24)
    );
\pc_out[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(25),
      I1 => reset,
      O => pc_out(25)
    );
\pc_out[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(26),
      I1 => reset,
      O => pc_out(26)
    );
\pc_out[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(27),
      I1 => reset,
      O => pc_out(27)
    );
\pc_out[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(28),
      I1 => reset,
      O => pc_out(28)
    );
\pc_out[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(29),
      I1 => reset,
      O => pc_out(29)
    );
\pc_out[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(2),
      I1 => reset,
      O => pc_out(2)
    );
\pc_out[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(30),
      I1 => reset,
      O => pc_out(30)
    );
\pc_out[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(31),
      I1 => reset,
      O => pc_out(31)
    );
\pc_out[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(3),
      I1 => reset,
      O => pc_out(3)
    );
\pc_out[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(4),
      I1 => reset,
      O => pc_out(4)
    );
\pc_out[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(5),
      I1 => reset,
      O => pc_out(5)
    );
\pc_out[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(6),
      I1 => reset,
      O => pc_out(6)
    );
\pc_out[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(7),
      I1 => reset,
      O => pc_out(7)
    );
\pc_out[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(8),
      I1 => reset,
      O => pc_out(8)
    );
\pc_out[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pc_curr_register(9),
      I1 => reset,
      O => pc_out(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pc_mux is
  port (
    pc_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    immediate : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sel : in STD_LOGIC;
    output1 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end pc_mux;

architecture STRUCTURE of pc_mux is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \output1[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \output1[10]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \output1[11]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \output1[12]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \output1[13]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \output1[14]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \output1[15]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \output1[16]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \output1[17]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \output1[18]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \output1[19]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \output1[1]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \output1[20]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \output1[21]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \output1[22]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \output1[23]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \output1[24]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \output1[25]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \output1[26]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \output1[27]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \output1[28]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \output1[29]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \output1[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \output1[30]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \output1[31]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \output1[3]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \output1[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \output1[5]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \output1[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \output1[7]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \output1[8]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \output1[9]_INST_0\ : label is "soft_lutpair4";
begin
\output1[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(0),
      I1 => pc_4(0),
      I2 => sel,
      O => output1(0)
    );
\output1[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(10),
      I1 => pc_4(10),
      I2 => sel,
      O => output1(10)
    );
\output1[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(11),
      I1 => pc_4(11),
      I2 => sel,
      O => output1(11)
    );
\output1[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(12),
      I1 => pc_4(12),
      I2 => sel,
      O => output1(12)
    );
\output1[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(13),
      I1 => pc_4(13),
      I2 => sel,
      O => output1(13)
    );
\output1[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(14),
      I1 => pc_4(14),
      I2 => sel,
      O => output1(14)
    );
\output1[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(15),
      I1 => pc_4(15),
      I2 => sel,
      O => output1(15)
    );
\output1[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(16),
      I1 => pc_4(16),
      I2 => sel,
      O => output1(16)
    );
\output1[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(17),
      I1 => pc_4(17),
      I2 => sel,
      O => output1(17)
    );
\output1[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(18),
      I1 => pc_4(18),
      I2 => sel,
      O => output1(18)
    );
\output1[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(19),
      I1 => pc_4(19),
      I2 => sel,
      O => output1(19)
    );
\output1[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(1),
      I1 => pc_4(1),
      I2 => sel,
      O => output1(1)
    );
\output1[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(20),
      I1 => pc_4(20),
      I2 => sel,
      O => output1(20)
    );
\output1[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(21),
      I1 => pc_4(21),
      I2 => sel,
      O => output1(21)
    );
\output1[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(22),
      I1 => pc_4(22),
      I2 => sel,
      O => output1(22)
    );
\output1[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(23),
      I1 => pc_4(23),
      I2 => sel,
      O => output1(23)
    );
\output1[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(24),
      I1 => pc_4(24),
      I2 => sel,
      O => output1(24)
    );
\output1[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(25),
      I1 => pc_4(25),
      I2 => sel,
      O => output1(25)
    );
\output1[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(26),
      I1 => pc_4(26),
      I2 => sel,
      O => output1(26)
    );
\output1[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(27),
      I1 => pc_4(27),
      I2 => sel,
      O => output1(27)
    );
\output1[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(28),
      I1 => pc_4(28),
      I2 => sel,
      O => output1(28)
    );
\output1[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(29),
      I1 => pc_4(29),
      I2 => sel,
      O => output1(29)
    );
\output1[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(2),
      I1 => pc_4(2),
      I2 => sel,
      O => output1(2)
    );
\output1[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(30),
      I1 => pc_4(30),
      I2 => sel,
      O => output1(30)
    );
\output1[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(31),
      I1 => pc_4(31),
      I2 => sel,
      O => output1(31)
    );
\output1[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(3),
      I1 => pc_4(3),
      I2 => sel,
      O => output1(3)
    );
\output1[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(4),
      I1 => pc_4(4),
      I2 => sel,
      O => output1(4)
    );
\output1[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(5),
      I1 => pc_4(5),
      I2 => sel,
      O => output1(5)
    );
\output1[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(6),
      I1 => pc_4(6),
      I2 => sel,
      O => output1(6)
    );
\output1[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(7),
      I1 => pc_4(7),
      I2 => sel,
      O => output1(7)
    );
\output1[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(8),
      I1 => pc_4(8),
      I2 => sel,
      O => output1(8)
    );
\output1[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => immediate(9),
      I1 => pc_4(9),
      I2 => sel,
      O => output1(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity register_file is
  port (
    reg_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_b : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    enable_write : in STD_LOGIC;
    sel_reg_a : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sel_reg_b : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sel_reg_w : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    alu_second_result : in STD_LOGIC_VECTOR ( 31 downto 0 );
    select_additional_register : in STD_LOGIC
  );
  attribute INIT_FILE : string;
  attribute INIT_FILE of register_file : entity is "register.txt";
end register_file;

architecture STRUCTURE of register_file is
  signal addition_register1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_b0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_registers_reg_r1_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r1_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r1_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r1_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r1_0_31_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r1_0_31_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r1_0_31_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r1_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r2_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r2_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r2_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r2_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r2_0_31_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r2_0_31_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r2_0_31_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_registers_reg_r2_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_b[0]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \reg_b[10]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \reg_b[11]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \reg_b[12]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \reg_b[13]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \reg_b[14]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \reg_b[15]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \reg_b[16]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \reg_b[17]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \reg_b[18]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \reg_b[19]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \reg_b[1]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \reg_b[20]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \reg_b[21]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \reg_b[22]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \reg_b[23]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \reg_b[24]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \reg_b[25]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \reg_b[26]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \reg_b[27]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \reg_b[28]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \reg_b[29]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \reg_b[2]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \reg_b[30]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \reg_b[31]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \reg_b[3]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \reg_b[4]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \reg_b[5]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \reg_b[6]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \reg_b[7]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \reg_b[8]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \reg_b[9]_INST_0\ : label is "soft_lutpair36";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r1_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of registers_reg_r1_0_31_0_5 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of registers_reg_r1_0_31_0_5 : label is "registers";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of registers_reg_r1_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of registers_reg_r1_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of registers_reg_r1_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of registers_reg_r1_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of registers_reg_r1_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r1_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r1_0_31_12_17 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r1_0_31_12_17 : label is "registers";
  attribute ram_addr_begin of registers_reg_r1_0_31_12_17 : label is 0;
  attribute ram_addr_end of registers_reg_r1_0_31_12_17 : label is 31;
  attribute ram_offset of registers_reg_r1_0_31_12_17 : label is 0;
  attribute ram_slice_begin of registers_reg_r1_0_31_12_17 : label is 12;
  attribute ram_slice_end of registers_reg_r1_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r1_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r1_0_31_18_23 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r1_0_31_18_23 : label is "registers";
  attribute ram_addr_begin of registers_reg_r1_0_31_18_23 : label is 0;
  attribute ram_addr_end of registers_reg_r1_0_31_18_23 : label is 31;
  attribute ram_offset of registers_reg_r1_0_31_18_23 : label is 0;
  attribute ram_slice_begin of registers_reg_r1_0_31_18_23 : label is 18;
  attribute ram_slice_end of registers_reg_r1_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r1_0_31_24_29 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r1_0_31_24_29 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r1_0_31_24_29 : label is "registers";
  attribute ram_addr_begin of registers_reg_r1_0_31_24_29 : label is 0;
  attribute ram_addr_end of registers_reg_r1_0_31_24_29 : label is 31;
  attribute ram_offset of registers_reg_r1_0_31_24_29 : label is 0;
  attribute ram_slice_begin of registers_reg_r1_0_31_24_29 : label is 24;
  attribute ram_slice_end of registers_reg_r1_0_31_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r1_0_31_30_31 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r1_0_31_30_31 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r1_0_31_30_31 : label is "registers";
  attribute ram_addr_begin of registers_reg_r1_0_31_30_31 : label is 0;
  attribute ram_addr_end of registers_reg_r1_0_31_30_31 : label is 31;
  attribute ram_offset of registers_reg_r1_0_31_30_31 : label is 0;
  attribute ram_slice_begin of registers_reg_r1_0_31_30_31 : label is 30;
  attribute ram_slice_end of registers_reg_r1_0_31_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r1_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r1_0_31_6_11 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r1_0_31_6_11 : label is "registers";
  attribute ram_addr_begin of registers_reg_r1_0_31_6_11 : label is 0;
  attribute ram_addr_end of registers_reg_r1_0_31_6_11 : label is 31;
  attribute ram_offset of registers_reg_r1_0_31_6_11 : label is 0;
  attribute ram_slice_begin of registers_reg_r1_0_31_6_11 : label is 6;
  attribute ram_slice_end of registers_reg_r1_0_31_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r2_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r2_0_31_0_5 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r2_0_31_0_5 : label is "registers";
  attribute ram_addr_begin of registers_reg_r2_0_31_0_5 : label is 0;
  attribute ram_addr_end of registers_reg_r2_0_31_0_5 : label is 31;
  attribute ram_offset of registers_reg_r2_0_31_0_5 : label is 0;
  attribute ram_slice_begin of registers_reg_r2_0_31_0_5 : label is 0;
  attribute ram_slice_end of registers_reg_r2_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r2_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r2_0_31_12_17 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r2_0_31_12_17 : label is "registers";
  attribute ram_addr_begin of registers_reg_r2_0_31_12_17 : label is 0;
  attribute ram_addr_end of registers_reg_r2_0_31_12_17 : label is 31;
  attribute ram_offset of registers_reg_r2_0_31_12_17 : label is 0;
  attribute ram_slice_begin of registers_reg_r2_0_31_12_17 : label is 12;
  attribute ram_slice_end of registers_reg_r2_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r2_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r2_0_31_18_23 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r2_0_31_18_23 : label is "registers";
  attribute ram_addr_begin of registers_reg_r2_0_31_18_23 : label is 0;
  attribute ram_addr_end of registers_reg_r2_0_31_18_23 : label is 31;
  attribute ram_offset of registers_reg_r2_0_31_18_23 : label is 0;
  attribute ram_slice_begin of registers_reg_r2_0_31_18_23 : label is 18;
  attribute ram_slice_end of registers_reg_r2_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r2_0_31_24_29 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r2_0_31_24_29 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r2_0_31_24_29 : label is "registers";
  attribute ram_addr_begin of registers_reg_r2_0_31_24_29 : label is 0;
  attribute ram_addr_end of registers_reg_r2_0_31_24_29 : label is 31;
  attribute ram_offset of registers_reg_r2_0_31_24_29 : label is 0;
  attribute ram_slice_begin of registers_reg_r2_0_31_24_29 : label is 24;
  attribute ram_slice_end of registers_reg_r2_0_31_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r2_0_31_30_31 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r2_0_31_30_31 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r2_0_31_30_31 : label is "registers";
  attribute ram_addr_begin of registers_reg_r2_0_31_30_31 : label is 0;
  attribute ram_addr_end of registers_reg_r2_0_31_30_31 : label is 31;
  attribute ram_offset of registers_reg_r2_0_31_30_31 : label is 0;
  attribute ram_slice_begin of registers_reg_r2_0_31_30_31 : label is 30;
  attribute ram_slice_end of registers_reg_r2_0_31_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of registers_reg_r2_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of registers_reg_r2_0_31_6_11 : label is 1024;
  attribute RTL_RAM_NAME of registers_reg_r2_0_31_6_11 : label is "registers";
  attribute ram_addr_begin of registers_reg_r2_0_31_6_11 : label is 0;
  attribute ram_addr_end of registers_reg_r2_0_31_6_11 : label is 31;
  attribute ram_offset of registers_reg_r2_0_31_6_11 : label is 0;
  attribute ram_slice_begin of registers_reg_r2_0_31_6_11 : label is 6;
  attribute ram_slice_end of registers_reg_r2_0_31_6_11 : label is 11;
begin
\addition_register1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(0),
      Q => addition_register1(0),
      R => '0'
    );
\addition_register1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(10),
      Q => addition_register1(10),
      R => '0'
    );
\addition_register1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(11),
      Q => addition_register1(11),
      R => '0'
    );
\addition_register1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(12),
      Q => addition_register1(12),
      R => '0'
    );
\addition_register1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(13),
      Q => addition_register1(13),
      R => '0'
    );
\addition_register1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(14),
      Q => addition_register1(14),
      R => '0'
    );
\addition_register1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(15),
      Q => addition_register1(15),
      R => '0'
    );
\addition_register1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(16),
      Q => addition_register1(16),
      R => '0'
    );
\addition_register1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(17),
      Q => addition_register1(17),
      R => '0'
    );
\addition_register1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(18),
      Q => addition_register1(18),
      R => '0'
    );
\addition_register1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(19),
      Q => addition_register1(19),
      R => '0'
    );
\addition_register1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(1),
      Q => addition_register1(1),
      R => '0'
    );
\addition_register1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(20),
      Q => addition_register1(20),
      R => '0'
    );
\addition_register1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(21),
      Q => addition_register1(21),
      R => '0'
    );
\addition_register1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(22),
      Q => addition_register1(22),
      R => '0'
    );
\addition_register1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(23),
      Q => addition_register1(23),
      R => '0'
    );
\addition_register1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(24),
      Q => addition_register1(24),
      R => '0'
    );
\addition_register1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(25),
      Q => addition_register1(25),
      R => '0'
    );
\addition_register1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(26),
      Q => addition_register1(26),
      R => '0'
    );
\addition_register1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(27),
      Q => addition_register1(27),
      R => '0'
    );
\addition_register1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(28),
      Q => addition_register1(28),
      R => '0'
    );
\addition_register1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(29),
      Q => addition_register1(29),
      R => '0'
    );
\addition_register1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(2),
      Q => addition_register1(2),
      R => '0'
    );
\addition_register1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(30),
      Q => addition_register1(30),
      R => '0'
    );
\addition_register1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(31),
      Q => addition_register1(31),
      R => '0'
    );
\addition_register1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(3),
      Q => addition_register1(3),
      R => '0'
    );
\addition_register1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(4),
      Q => addition_register1(4),
      R => '0'
    );
\addition_register1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(5),
      Q => addition_register1(5),
      R => '0'
    );
\addition_register1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(6),
      Q => addition_register1(6),
      R => '0'
    );
\addition_register1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(7),
      Q => addition_register1(7),
      R => '0'
    );
\addition_register1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(8),
      Q => addition_register1(8),
      R => '0'
    );
\addition_register1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => enable_write,
      D => alu_second_result(9),
      Q => addition_register1(9),
      R => '0'
    );
\reg_b[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(0),
      I1 => reg_b0(0),
      I2 => select_additional_register,
      O => reg_b(0)
    );
\reg_b[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(10),
      I1 => reg_b0(10),
      I2 => select_additional_register,
      O => reg_b(10)
    );
\reg_b[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(11),
      I1 => reg_b0(11),
      I2 => select_additional_register,
      O => reg_b(11)
    );
\reg_b[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(12),
      I1 => reg_b0(12),
      I2 => select_additional_register,
      O => reg_b(12)
    );
\reg_b[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(13),
      I1 => reg_b0(13),
      I2 => select_additional_register,
      O => reg_b(13)
    );
\reg_b[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(14),
      I1 => reg_b0(14),
      I2 => select_additional_register,
      O => reg_b(14)
    );
\reg_b[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(15),
      I1 => reg_b0(15),
      I2 => select_additional_register,
      O => reg_b(15)
    );
\reg_b[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(16),
      I1 => reg_b0(16),
      I2 => select_additional_register,
      O => reg_b(16)
    );
\reg_b[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(17),
      I1 => reg_b0(17),
      I2 => select_additional_register,
      O => reg_b(17)
    );
\reg_b[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(18),
      I1 => reg_b0(18),
      I2 => select_additional_register,
      O => reg_b(18)
    );
\reg_b[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(19),
      I1 => reg_b0(19),
      I2 => select_additional_register,
      O => reg_b(19)
    );
\reg_b[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(1),
      I1 => reg_b0(1),
      I2 => select_additional_register,
      O => reg_b(1)
    );
\reg_b[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(20),
      I1 => reg_b0(20),
      I2 => select_additional_register,
      O => reg_b(20)
    );
\reg_b[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(21),
      I1 => reg_b0(21),
      I2 => select_additional_register,
      O => reg_b(21)
    );
\reg_b[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(22),
      I1 => reg_b0(22),
      I2 => select_additional_register,
      O => reg_b(22)
    );
\reg_b[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(23),
      I1 => reg_b0(23),
      I2 => select_additional_register,
      O => reg_b(23)
    );
\reg_b[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(24),
      I1 => reg_b0(24),
      I2 => select_additional_register,
      O => reg_b(24)
    );
\reg_b[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(25),
      I1 => reg_b0(25),
      I2 => select_additional_register,
      O => reg_b(25)
    );
\reg_b[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(26),
      I1 => reg_b0(26),
      I2 => select_additional_register,
      O => reg_b(26)
    );
\reg_b[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(27),
      I1 => reg_b0(27),
      I2 => select_additional_register,
      O => reg_b(27)
    );
\reg_b[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(28),
      I1 => reg_b0(28),
      I2 => select_additional_register,
      O => reg_b(28)
    );
\reg_b[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(29),
      I1 => reg_b0(29),
      I2 => select_additional_register,
      O => reg_b(29)
    );
\reg_b[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(2),
      I1 => reg_b0(2),
      I2 => select_additional_register,
      O => reg_b(2)
    );
\reg_b[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(30),
      I1 => reg_b0(30),
      I2 => select_additional_register,
      O => reg_b(30)
    );
\reg_b[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(31),
      I1 => reg_b0(31),
      I2 => select_additional_register,
      O => reg_b(31)
    );
\reg_b[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(3),
      I1 => reg_b0(3),
      I2 => select_additional_register,
      O => reg_b(3)
    );
\reg_b[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(4),
      I1 => reg_b0(4),
      I2 => select_additional_register,
      O => reg_b(4)
    );
\reg_b[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(5),
      I1 => reg_b0(5),
      I2 => select_additional_register,
      O => reg_b(5)
    );
\reg_b[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(6),
      I1 => reg_b0(6),
      I2 => select_additional_register,
      O => reg_b(6)
    );
\reg_b[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(7),
      I1 => reg_b0(7),
      I2 => select_additional_register,
      O => reg_b(7)
    );
\reg_b[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(8),
      I1 => reg_b0(8),
      I2 => select_additional_register,
      O => reg_b(8)
    );
\reg_b[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => addition_register1(9),
      I1 => reg_b0(9),
      I2 => select_additional_register,
      O => reg_b(9)
    );
registers_reg_r1_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(1 downto 0),
      DIB(1 downto 0) => reg_w(3 downto 2),
      DIC(1 downto 0) => reg_w(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_a(1 downto 0),
      DOB(1 downto 0) => reg_a(3 downto 2),
      DOC(1 downto 0) => reg_a(5 downto 4),
      DOD(1 downto 0) => NLW_registers_reg_r1_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r1_0_31_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(13 downto 12),
      DIB(1 downto 0) => reg_w(15 downto 14),
      DIC(1 downto 0) => reg_w(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_a(13 downto 12),
      DOB(1 downto 0) => reg_a(15 downto 14),
      DOC(1 downto 0) => reg_a(17 downto 16),
      DOD(1 downto 0) => NLW_registers_reg_r1_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r1_0_31_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(19 downto 18),
      DIB(1 downto 0) => reg_w(21 downto 20),
      DIC(1 downto 0) => reg_w(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_a(19 downto 18),
      DOB(1 downto 0) => reg_a(21 downto 20),
      DOC(1 downto 0) => reg_a(23 downto 22),
      DOD(1 downto 0) => NLW_registers_reg_r1_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r1_0_31_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(25 downto 24),
      DIB(1 downto 0) => reg_w(27 downto 26),
      DIC(1 downto 0) => reg_w(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_a(25 downto 24),
      DOB(1 downto 0) => reg_a(27 downto 26),
      DOC(1 downto 0) => reg_a(29 downto 28),
      DOD(1 downto 0) => NLW_registers_reg_r1_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r1_0_31_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_a(31 downto 30),
      DOB(1 downto 0) => NLW_registers_reg_r1_0_31_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_registers_reg_r1_0_31_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_registers_reg_r1_0_31_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r1_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_a(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(7 downto 6),
      DIB(1 downto 0) => reg_w(9 downto 8),
      DIC(1 downto 0) => reg_w(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_a(7 downto 6),
      DOB(1 downto 0) => reg_a(9 downto 8),
      DOC(1 downto 0) => reg_a(11 downto 10),
      DOD(1 downto 0) => NLW_registers_reg_r1_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r2_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(1 downto 0),
      DIB(1 downto 0) => reg_w(3 downto 2),
      DIC(1 downto 0) => reg_w(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_b0(1 downto 0),
      DOB(1 downto 0) => reg_b0(3 downto 2),
      DOC(1 downto 0) => reg_b0(5 downto 4),
      DOD(1 downto 0) => NLW_registers_reg_r2_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r2_0_31_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(13 downto 12),
      DIB(1 downto 0) => reg_w(15 downto 14),
      DIC(1 downto 0) => reg_w(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_b0(13 downto 12),
      DOB(1 downto 0) => reg_b0(15 downto 14),
      DOC(1 downto 0) => reg_b0(17 downto 16),
      DOD(1 downto 0) => NLW_registers_reg_r2_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r2_0_31_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(19 downto 18),
      DIB(1 downto 0) => reg_w(21 downto 20),
      DIC(1 downto 0) => reg_w(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_b0(19 downto 18),
      DOB(1 downto 0) => reg_b0(21 downto 20),
      DOC(1 downto 0) => reg_b0(23 downto 22),
      DOD(1 downto 0) => NLW_registers_reg_r2_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r2_0_31_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(25 downto 24),
      DIB(1 downto 0) => reg_w(27 downto 26),
      DIC(1 downto 0) => reg_w(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_b0(25 downto 24),
      DOB(1 downto 0) => reg_b0(27 downto 26),
      DOC(1 downto 0) => reg_b0(29 downto 28),
      DOD(1 downto 0) => NLW_registers_reg_r2_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r2_0_31_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_b0(31 downto 30),
      DOB(1 downto 0) => NLW_registers_reg_r2_0_31_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_registers_reg_r2_0_31_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_registers_reg_r2_0_31_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
registers_reg_r2_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRB(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRC(4 downto 0) => sel_reg_b(4 downto 0),
      ADDRD(4 downto 0) => sel_reg_w(4 downto 0),
      DIA(1 downto 0) => reg_w(7 downto 6),
      DIB(1 downto 0) => reg_w(9 downto 8),
      DIC(1 downto 0) => reg_w(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => reg_b0(7 downto 6),
      DOB(1 downto 0) => reg_b0(9 downto 8),
      DOC(1 downto 0) => reg_b0(11 downto 10),
      DOD(1 downto 0) => NLW_registers_reg_r2_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => enable_write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity set_less_module is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clock : in STD_LOGIC;
    enable : in STD_LOGIC;
    r : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end set_less_module;

architecture STRUCTURE of set_less_module is
  signal \<const0>\ : STD_LOGIC;
  signal \^r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \r_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \r_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \r_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \r_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \r_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \r_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \r_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \r_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \r_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \NLW_r_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \r_reg[0]\ : label is "LD";
begin
  r(31) <= \<const0>\;
  r(30) <= \<const0>\;
  r(29) <= \<const0>\;
  r(28) <= \<const0>\;
  r(27) <= \<const0>\;
  r(26) <= \<const0>\;
  r(25) <= \<const0>\;
  r(24) <= \<const0>\;
  r(23) <= \<const0>\;
  r(22) <= \<const0>\;
  r(21) <= \<const0>\;
  r(20) <= \<const0>\;
  r(19) <= \<const0>\;
  r(18) <= \<const0>\;
  r(17) <= \<const0>\;
  r(16) <= \<const0>\;
  r(15) <= \<const0>\;
  r(14) <= \<const0>\;
  r(13) <= \<const0>\;
  r(12) <= \<const0>\;
  r(11) <= \<const0>\;
  r(10) <= \<const0>\;
  r(9) <= \<const0>\;
  r(8) <= \<const0>\;
  r(7) <= \<const0>\;
  r(6) <= \<const0>\;
  r(5) <= \<const0>\;
  r(4) <= \<const0>\;
  r(3) <= \<const0>\;
  r(2) <= \<const0>\;
  r(1) <= \<const0>\;
  r(0) <= \^r\(0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\r_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \r_reg[0]_i_1_n_0\,
      G => enable,
      GE => '1',
      Q => \^r\(0)
    );
\r_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg[0]_i_2_n_0\,
      CO(3) => \r_reg[0]_i_1_n_0\,
      CO(2) => \r_reg[0]_i_1_n_1\,
      CO(1) => \r_reg[0]_i_1_n_2\,
      CO(0) => \r_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_reg[0]_i_3_n_0\,
      DI(2) => \r_reg[0]_i_4_n_0\,
      DI(1) => \r_reg[0]_i_5_n_0\,
      DI(0) => \r_reg[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_r_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_reg[0]_i_7_n_0\,
      S(2) => \r_reg[0]_i_8_n_0\,
      S(1) => \r_reg[0]_i_9_n_0\,
      S(0) => \r_reg[0]_i_10_n_0\
    );
\r_reg[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(24),
      I1 => a(24),
      I2 => b(25),
      I3 => a(25),
      O => \r_reg[0]_i_10_n_0\
    );
\r_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg[0]_i_20_n_0\,
      CO(3) => \r_reg[0]_i_11_n_0\,
      CO(2) => \r_reg[0]_i_11_n_1\,
      CO(1) => \r_reg[0]_i_11_n_2\,
      CO(0) => \r_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \r_reg[0]_i_21_n_0\,
      DI(2) => \r_reg[0]_i_22_n_0\,
      DI(1) => \r_reg[0]_i_23_n_0\,
      DI(0) => \r_reg[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_r_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_reg[0]_i_25_n_0\,
      S(2) => \r_reg[0]_i_26_n_0\,
      S(1) => \r_reg[0]_i_27_n_0\,
      S(0) => \r_reg[0]_i_28_n_0\
    );
\r_reg[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(22),
      I1 => a(22),
      I2 => a(23),
      I3 => b(23),
      O => \r_reg[0]_i_12_n_0\
    );
\r_reg[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(20),
      I1 => a(20),
      I2 => a(21),
      I3 => b(21),
      O => \r_reg[0]_i_13_n_0\
    );
\r_reg[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(18),
      I1 => a(18),
      I2 => a(19),
      I3 => b(19),
      O => \r_reg[0]_i_14_n_0\
    );
\r_reg[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(16),
      I1 => a(16),
      I2 => a(17),
      I3 => b(17),
      O => \r_reg[0]_i_15_n_0\
    );
\r_reg[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(22),
      I1 => a(22),
      I2 => b(23),
      I3 => a(23),
      O => \r_reg[0]_i_16_n_0\
    );
\r_reg[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(20),
      I1 => a(20),
      I2 => b(21),
      I3 => a(21),
      O => \r_reg[0]_i_17_n_0\
    );
\r_reg[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(18),
      I1 => a(18),
      I2 => b(19),
      I3 => a(19),
      O => \r_reg[0]_i_18_n_0\
    );
\r_reg[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(16),
      I1 => a(16),
      I2 => b(17),
      I3 => a(17),
      O => \r_reg[0]_i_19_n_0\
    );
\r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg[0]_i_11_n_0\,
      CO(3) => \r_reg[0]_i_2_n_0\,
      CO(2) => \r_reg[0]_i_2_n_1\,
      CO(1) => \r_reg[0]_i_2_n_2\,
      CO(0) => \r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \r_reg[0]_i_12_n_0\,
      DI(2) => \r_reg[0]_i_13_n_0\,
      DI(1) => \r_reg[0]_i_14_n_0\,
      DI(0) => \r_reg[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_r_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_reg[0]_i_16_n_0\,
      S(2) => \r_reg[0]_i_17_n_0\,
      S(1) => \r_reg[0]_i_18_n_0\,
      S(0) => \r_reg[0]_i_19_n_0\
    );
\r_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_reg[0]_i_20_n_0\,
      CO(2) => \r_reg[0]_i_20_n_1\,
      CO(1) => \r_reg[0]_i_20_n_2\,
      CO(0) => \r_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \r_reg[0]_i_29_n_0\,
      DI(2) => \r_reg[0]_i_30_n_0\,
      DI(1) => \r_reg[0]_i_31_n_0\,
      DI(0) => \r_reg[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_r_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_reg[0]_i_33_n_0\,
      S(2) => \r_reg[0]_i_34_n_0\,
      S(1) => \r_reg[0]_i_35_n_0\,
      S(0) => \r_reg[0]_i_36_n_0\
    );
\r_reg[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(14),
      I1 => a(14),
      I2 => a(15),
      I3 => b(15),
      O => \r_reg[0]_i_21_n_0\
    );
\r_reg[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(12),
      I1 => a(12),
      I2 => a(13),
      I3 => b(13),
      O => \r_reg[0]_i_22_n_0\
    );
\r_reg[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(10),
      I1 => a(10),
      I2 => a(11),
      I3 => b(11),
      O => \r_reg[0]_i_23_n_0\
    );
\r_reg[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(8),
      I1 => a(8),
      I2 => a(9),
      I3 => b(9),
      O => \r_reg[0]_i_24_n_0\
    );
\r_reg[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(14),
      I1 => a(14),
      I2 => b(15),
      I3 => a(15),
      O => \r_reg[0]_i_25_n_0\
    );
\r_reg[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(12),
      I1 => a(12),
      I2 => b(13),
      I3 => a(13),
      O => \r_reg[0]_i_26_n_0\
    );
\r_reg[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(10),
      I1 => a(10),
      I2 => b(11),
      I3 => a(11),
      O => \r_reg[0]_i_27_n_0\
    );
\r_reg[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(8),
      I1 => a(8),
      I2 => b(9),
      I3 => a(9),
      O => \r_reg[0]_i_28_n_0\
    );
\r_reg[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(6),
      I1 => a(6),
      I2 => a(7),
      I3 => b(7),
      O => \r_reg[0]_i_29_n_0\
    );
\r_reg[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(30),
      I1 => a(30),
      I2 => b(31),
      I3 => a(31),
      O => \r_reg[0]_i_3_n_0\
    );
\r_reg[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(4),
      I1 => a(4),
      I2 => a(5),
      I3 => b(5),
      O => \r_reg[0]_i_30_n_0\
    );
\r_reg[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(2),
      I1 => a(2),
      I2 => a(3),
      I3 => b(3),
      O => \r_reg[0]_i_31_n_0\
    );
\r_reg[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(0),
      I1 => a(0),
      I2 => a(1),
      I3 => b(1),
      O => \r_reg[0]_i_32_n_0\
    );
\r_reg[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(6),
      I1 => a(6),
      I2 => b(7),
      I3 => a(7),
      O => \r_reg[0]_i_33_n_0\
    );
\r_reg[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(4),
      I1 => a(4),
      I2 => b(5),
      I3 => a(5),
      O => \r_reg[0]_i_34_n_0\
    );
\r_reg[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(2),
      I1 => a(2),
      I2 => b(3),
      I3 => a(3),
      O => \r_reg[0]_i_35_n_0\
    );
\r_reg[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(0),
      I1 => a(0),
      I2 => b(1),
      I3 => a(1),
      O => \r_reg[0]_i_36_n_0\
    );
\r_reg[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(28),
      I1 => a(28),
      I2 => a(29),
      I3 => b(29),
      O => \r_reg[0]_i_4_n_0\
    );
\r_reg[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(26),
      I1 => a(26),
      I2 => a(27),
      I3 => b(27),
      O => \r_reg[0]_i_5_n_0\
    );
\r_reg[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => b(24),
      I1 => a(24),
      I2 => a(25),
      I3 => b(25),
      O => \r_reg[0]_i_6_n_0\
    );
\r_reg[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(30),
      I1 => a(30),
      I2 => a(31),
      I3 => b(31),
      O => \r_reg[0]_i_7_n_0\
    );
\r_reg[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(28),
      I1 => a(28),
      I2 => b(29),
      I3 => a(29),
      O => \r_reg[0]_i_8_n_0\
    );
\r_reg[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => b(26),
      I1 => a(26),
      I2 => b(27),
      I3 => a(27),
      O => \r_reg[0]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity shift_left_module is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clock : in STD_LOGIC;
    enable : in STD_LOGIC;
    shamt : in STD_LOGIC_VECTOR ( 4 downto 0 );
    r : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end shift_left_module;

architecture STRUCTURE of shift_left_module is
  signal \r[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[25]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[26]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[27]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[29]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \r[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r[0]_INST_0_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \r[12]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \r[13]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \r[13]_INST_0_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \r[14]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \r[15]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \r[15]_INST_0_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \r[16]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \r[16]_INST_0_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \r[17]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \r[17]_INST_0_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \r[18]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \r[18]_INST_0_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \r[19]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \r[19]_INST_0_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \r[20]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \r[20]_INST_0_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \r[21]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \r[21]_INST_0_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \r[22]_INST_0_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \r[23]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \r[23]_INST_0_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \r[24]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \r[24]_INST_0_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \r[25]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \r[25]_INST_0_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \r[26]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \r[26]_INST_0_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \r[27]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \r[27]_INST_0_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \r[28]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \r[28]_INST_0_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \r[29]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \r[29]_INST_0_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \r[2]_INST_0_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \r[2]_INST_0_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \r[30]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \r[30]_INST_0_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \r[3]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \r[4]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \r[5]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \r[6]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \r[7]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \r[8]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \r[8]_INST_0_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \r[9]_INST_0\ : label is "soft_lutpair221";
begin
\r[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \r[0]_INST_0_i_1_n_0\,
      I1 => shamt(4),
      I2 => shamt(3),
      I3 => a(0),
      I4 => shamt(1),
      I5 => shamt(2),
      O => r(0)
    );
\r[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      I1 => shamt(0),
      O => \r[0]_INST_0_i_1_n_0\
    );
\r[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000B8B80000"
    )
        port map (
      I0 => \r[11]_INST_0_i_1_n_0\,
      I1 => shamt(1),
      I2 => \r[11]_INST_0_i_2_n_0\,
      I3 => \r[10]_INST_0_i_1_n_0\,
      I4 => enable,
      I5 => shamt(0),
      O => r(10)
    );
\r[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => a(3),
      I1 => shamt(2),
      I2 => \r[2]_INST_0_i_2_n_0\,
      I3 => a(7),
      I4 => shamt(1),
      I5 => \r[12]_INST_0_i_2_n_0\,
      O => \r[10]_INST_0_i_1_n_0\
    );
\r[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF000000"
    )
        port map (
      I0 => \r[11]_INST_0_i_1_n_0\,
      I1 => shamt(1),
      I2 => \r[11]_INST_0_i_2_n_0\,
      I3 => \r[12]_INST_0_i_1_n_0\,
      I4 => enable,
      I5 => shamt(0),
      O => r(11)
    );
\r[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => a(4),
      I1 => shamt(2),
      I2 => a(0),
      I3 => a(8),
      I4 => shamt(3),
      I5 => shamt(4),
      O => \r[11]_INST_0_i_1_n_0\
    );
\r[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => a(6),
      I1 => shamt(2),
      I2 => a(2),
      I3 => a(10),
      I4 => shamt(3),
      I5 => shamt(4),
      O => \r[11]_INST_0_i_2_n_0\
    );
\r[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[12]_INST_0_i_1_n_0\,
      I1 => \r[13]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(12)
    );
\r[12]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \r[12]_INST_0_i_2_n_0\,
      I1 => shamt(1),
      I2 => \r[14]_INST_0_i_2_n_0\,
      O => \r[12]_INST_0_i_1_n_0\
    );
\r[12]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => a(5),
      I1 => shamt(2),
      I2 => a(1),
      I3 => a(9),
      I4 => shamt(3),
      I5 => shamt(4),
      O => \r[12]_INST_0_i_2_n_0\
    );
\r[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[13]_INST_0_i_1_n_0\,
      I1 => \r[14]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(13)
    );
\r[13]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \r[11]_INST_0_i_2_n_0\,
      I1 => shamt(1),
      I2 => \r[15]_INST_0_i_2_n_0\,
      I3 => shamt(2),
      I4 => \r[19]_INST_0_i_2_n_0\,
      O => \r[13]_INST_0_i_1_n_0\
    );
\r[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[14]_INST_0_i_1_n_0\,
      I1 => \r[15]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(14)
    );
\r[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \r[14]_INST_0_i_2_n_0\,
      I1 => shamt(1),
      I2 => \r[16]_INST_0_i_2_n_0\,
      I3 => shamt(2),
      I4 => \r[20]_INST_0_i_2_n_0\,
      O => \r[14]_INST_0_i_1_n_0\
    );
\r[14]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => a(7),
      I1 => shamt(2),
      I2 => a(3),
      I3 => a(11),
      I4 => shamt(3),
      I5 => shamt(4),
      O => \r[14]_INST_0_i_2_n_0\
    );
\r[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[15]_INST_0_i_1_n_0\,
      I1 => \r[16]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(15)
    );
\r[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[15]_INST_0_i_2_n_0\,
      I1 => \r[19]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[17]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[21]_INST_0_i_2_n_0\,
      O => \r[15]_INST_0_i_1_n_0\
    );
\r[15]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(0),
      I1 => a(8),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[15]_INST_0_i_2_n_0\
    );
\r[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[16]_INST_0_i_1_n_0\,
      I1 => \r[17]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(16)
    );
\r[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[16]_INST_0_i_2_n_0\,
      I1 => \r[20]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[18]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[22]_INST_0_i_2_n_0\,
      O => \r[16]_INST_0_i_1_n_0\
    );
\r[16]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(1),
      I1 => a(9),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[16]_INST_0_i_2_n_0\
    );
\r[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[17]_INST_0_i_1_n_0\,
      I1 => \r[18]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(17)
    );
\r[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[17]_INST_0_i_2_n_0\,
      I1 => \r[21]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[19]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[23]_INST_0_i_2_n_0\,
      O => \r[17]_INST_0_i_1_n_0\
    );
\r[17]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(2),
      I1 => a(10),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[17]_INST_0_i_2_n_0\
    );
\r[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[18]_INST_0_i_1_n_0\,
      I1 => \r[19]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(18)
    );
\r[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[18]_INST_0_i_2_n_0\,
      I1 => \r[22]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[20]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[24]_INST_0_i_2_n_0\,
      O => \r[18]_INST_0_i_1_n_0\
    );
\r[18]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(3),
      I1 => a(11),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[18]_INST_0_i_2_n_0\
    );
\r[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[19]_INST_0_i_1_n_0\,
      I1 => \r[20]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(19)
    );
\r[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[19]_INST_0_i_2_n_0\,
      I1 => \r[23]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[21]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[25]_INST_0_i_2_n_0\,
      O => \r[19]_INST_0_i_1_n_0\
    );
\r[19]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(4),
      I1 => a(12),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[19]_INST_0_i_2_n_0\
    );
\r[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88000000C0000000"
    )
        port map (
      I0 => a(0),
      I1 => \r[2]_INST_0_i_1_n_0\,
      I2 => a(1),
      I3 => \r[2]_INST_0_i_2_n_0\,
      I4 => enable,
      I5 => shamt(0),
      O => r(1)
    );
\r[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[20]_INST_0_i_1_n_0\,
      I1 => \r[21]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(20)
    );
\r[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[20]_INST_0_i_2_n_0\,
      I1 => \r[24]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[22]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[26]_INST_0_i_2_n_0\,
      O => \r[20]_INST_0_i_1_n_0\
    );
\r[20]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(5),
      I1 => a(13),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[20]_INST_0_i_2_n_0\
    );
\r[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[21]_INST_0_i_1_n_0\,
      I1 => \r[22]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(21)
    );
\r[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[21]_INST_0_i_2_n_0\,
      I1 => \r[25]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[23]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[27]_INST_0_i_2_n_0\,
      O => \r[21]_INST_0_i_1_n_0\
    );
\r[21]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(6),
      I1 => a(14),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[21]_INST_0_i_2_n_0\
    );
\r[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[22]_INST_0_i_1_n_0\,
      I1 => \r[23]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(22)
    );
\r[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[22]_INST_0_i_2_n_0\,
      I1 => \r[26]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[24]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[28]_INST_0_i_2_n_0\,
      O => \r[22]_INST_0_i_1_n_0\
    );
\r[22]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => a(7),
      I1 => a(15),
      I2 => shamt(3),
      I3 => shamt(4),
      O => \r[22]_INST_0_i_2_n_0\
    );
\r[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[23]_INST_0_i_1_n_0\,
      I1 => \r[24]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(23)
    );
\r[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[23]_INST_0_i_2_n_0\,
      I1 => \r[27]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[25]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[29]_INST_0_i_2_n_0\,
      O => \r[23]_INST_0_i_1_n_0\
    );
\r[23]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(8),
      I1 => shamt(3),
      I2 => a(0),
      I3 => shamt(4),
      I4 => a(16),
      O => \r[23]_INST_0_i_2_n_0\
    );
\r[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[24]_INST_0_i_1_n_0\,
      I1 => \r[25]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(24)
    );
\r[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[24]_INST_0_i_2_n_0\,
      I1 => \r[28]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[26]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[30]_INST_0_i_2_n_0\,
      O => \r[24]_INST_0_i_1_n_0\
    );
\r[24]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(9),
      I1 => shamt(3),
      I2 => a(1),
      I3 => shamt(4),
      I4 => a(17),
      O => \r[24]_INST_0_i_2_n_0\
    );
\r[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[25]_INST_0_i_1_n_0\,
      I1 => \r[26]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(25)
    );
\r[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[25]_INST_0_i_2_n_0\,
      I1 => \r[29]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[27]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[31]_INST_0_i_6_n_0\,
      O => \r[25]_INST_0_i_1_n_0\
    );
\r[25]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(10),
      I1 => shamt(3),
      I2 => a(2),
      I3 => shamt(4),
      I4 => a(18),
      O => \r[25]_INST_0_i_2_n_0\
    );
\r[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[26]_INST_0_i_1_n_0\,
      I1 => \r[27]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(26)
    );
\r[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[26]_INST_0_i_2_n_0\,
      I1 => \r[30]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[28]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[31]_INST_0_i_10_n_0\,
      O => \r[26]_INST_0_i_1_n_0\
    );
\r[26]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(11),
      I1 => shamt(3),
      I2 => a(3),
      I3 => shamt(4),
      I4 => a(19),
      O => \r[26]_INST_0_i_2_n_0\
    );
\r[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[27]_INST_0_i_1_n_0\,
      I1 => \r[28]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(27)
    );
\r[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[27]_INST_0_i_2_n_0\,
      I1 => \r[31]_INST_0_i_6_n_0\,
      I2 => shamt(1),
      I3 => \r[29]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => \r[27]_INST_0_i_1_n_0\
    );
\r[27]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(12),
      I1 => shamt(3),
      I2 => a(4),
      I3 => shamt(4),
      I4 => a(20),
      O => \r[27]_INST_0_i_2_n_0\
    );
\r[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[28]_INST_0_i_1_n_0\,
      I1 => \r[29]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(28)
    );
\r[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[28]_INST_0_i_2_n_0\,
      I1 => \r[31]_INST_0_i_10_n_0\,
      I2 => shamt(1),
      I3 => \r[30]_INST_0_i_2_n_0\,
      I4 => shamt(2),
      I5 => \r[31]_INST_0_i_8_n_0\,
      O => \r[28]_INST_0_i_1_n_0\
    );
\r[28]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(13),
      I1 => shamt(3),
      I2 => a(5),
      I3 => shamt(4),
      I4 => a(21),
      O => \r[28]_INST_0_i_2_n_0\
    );
\r[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[29]_INST_0_i_1_n_0\,
      I1 => \r[30]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(29)
    );
\r[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[29]_INST_0_i_2_n_0\,
      I1 => \r[31]_INST_0_i_5_n_0\,
      I2 => shamt(1),
      I3 => \r[31]_INST_0_i_6_n_0\,
      I4 => shamt(2),
      I5 => \r[31]_INST_0_i_7_n_0\,
      O => \r[29]_INST_0_i_1_n_0\
    );
\r[29]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(14),
      I1 => shamt(3),
      I2 => a(6),
      I3 => shamt(4),
      I4 => a(22),
      O => \r[29]_INST_0_i_2_n_0\
    );
\r[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80800000FF000000"
    )
        port map (
      I0 => \r[2]_INST_0_i_1_n_0\,
      I1 => a(1),
      I2 => \r[2]_INST_0_i_2_n_0\,
      I3 => \r[3]_INST_0_i_1_n_0\,
      I4 => enable,
      I5 => shamt(0),
      O => r(2)
    );
\r[2]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shamt(1),
      I1 => shamt(2),
      O => \r[2]_INST_0_i_1_n_0\
    );
\r[2]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shamt(3),
      I1 => shamt(4),
      O => \r[2]_INST_0_i_2_n_0\
    );
\r[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[30]_INST_0_i_1_n_0\,
      I1 => \r[31]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(30)
    );
\r[30]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r[30]_INST_0_i_2_n_0\,
      I1 => \r[31]_INST_0_i_8_n_0\,
      I2 => shamt(1),
      I3 => \r[31]_INST_0_i_10_n_0\,
      I4 => shamt(2),
      I5 => \r[31]_INST_0_i_11_n_0\,
      O => \r[30]_INST_0_i_1_n_0\
    );
\r[30]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => a(15),
      I1 => shamt(3),
      I2 => a(7),
      I3 => shamt(4),
      I4 => a(23),
      O => \r[30]_INST_0_i_2_n_0\
    );
\r[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FCCC0000"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => \r[31]_INST_0_i_2_n_0\,
      I2 => shamt(1),
      I3 => \r[31]_INST_0_i_3_n_0\,
      I4 => enable,
      I5 => shamt(0),
      O => r(31)
    );
\r[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \r[31]_INST_0_i_4_n_0\,
      I1 => \r[31]_INST_0_i_5_n_0\,
      I2 => shamt(1),
      I3 => \r[31]_INST_0_i_6_n_0\,
      I4 => shamt(2),
      I5 => \r[31]_INST_0_i_7_n_0\,
      O => \r[31]_INST_0_i_1_n_0\
    );
\r[31]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(25),
      I1 => a(9),
      I2 => shamt(3),
      I3 => a(1),
      I4 => shamt(4),
      I5 => a(17),
      O => \r[31]_INST_0_i_10_n_0\
    );
\r[31]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(29),
      I1 => a(13),
      I2 => shamt(3),
      I3 => a(5),
      I4 => shamt(4),
      I5 => a(21),
      O => \r[31]_INST_0_i_11_n_0\
    );
\r[31]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \r[31]_INST_0_i_8_n_0\,
      I1 => \r[31]_INST_0_i_9_n_0\,
      I2 => shamt(1),
      I3 => shamt(2),
      O => \r[31]_INST_0_i_2_n_0\
    );
\r[31]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \r[31]_INST_0_i_10_n_0\,
      I1 => shamt(2),
      I2 => \r[31]_INST_0_i_11_n_0\,
      O => \r[31]_INST_0_i_3_n_0\
    );
\r[31]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(30),
      I1 => a(14),
      I2 => shamt(3),
      I3 => a(6),
      I4 => shamt(4),
      I5 => a(22),
      O => \r[31]_INST_0_i_4_n_0\
    );
\r[31]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(26),
      I1 => a(10),
      I2 => shamt(3),
      I3 => a(2),
      I4 => shamt(4),
      I5 => a(18),
      O => \r[31]_INST_0_i_5_n_0\
    );
\r[31]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(24),
      I1 => a(8),
      I2 => shamt(3),
      I3 => a(0),
      I4 => shamt(4),
      I5 => a(16),
      O => \r[31]_INST_0_i_6_n_0\
    );
\r[31]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(28),
      I1 => a(12),
      I2 => shamt(3),
      I3 => a(4),
      I4 => shamt(4),
      I5 => a(20),
      O => \r[31]_INST_0_i_7_n_0\
    );
\r[31]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(27),
      I1 => a(11),
      I2 => shamt(3),
      I3 => a(3),
      I4 => shamt(4),
      I5 => a(19),
      O => \r[31]_INST_0_i_8_n_0\
    );
\r[31]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => a(31),
      I1 => a(15),
      I2 => shamt(3),
      I3 => a(7),
      I4 => shamt(4),
      I5 => a(23),
      O => \r[31]_INST_0_i_9_n_0\
    );
\r[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[3]_INST_0_i_1_n_0\,
      I1 => \r[4]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(3)
    );
\r[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => a(0),
      I1 => shamt(4),
      I2 => shamt(3),
      I3 => a(2),
      I4 => shamt(1),
      I5 => shamt(2),
      O => \r[3]_INST_0_i_1_n_0\
    );
\r[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[4]_INST_0_i_1_n_0\,
      I1 => \r[5]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(4)
    );
\r[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => a(1),
      I1 => shamt(4),
      I2 => shamt(3),
      I3 => a(3),
      I4 => shamt(1),
      I5 => shamt(2),
      O => \r[4]_INST_0_i_1_n_0\
    );
\r[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[5]_INST_0_i_1_n_0\,
      I1 => \r[6]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(5)
    );
\r[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => a(2),
      I1 => shamt(1),
      I2 => a(0),
      I3 => shamt(2),
      I4 => \r[2]_INST_0_i_2_n_0\,
      I5 => a(4),
      O => \r[5]_INST_0_i_1_n_0\
    );
\r[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[6]_INST_0_i_1_n_0\,
      I1 => \r[7]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(6)
    );
\r[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => a(3),
      I1 => shamt(1),
      I2 => a(1),
      I3 => shamt(2),
      I4 => \r[2]_INST_0_i_2_n_0\,
      I5 => a(5),
      O => \r[6]_INST_0_i_1_n_0\
    );
\r[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[7]_INST_0_i_1_n_0\,
      I1 => \r[8]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(7)
    );
\r[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => a(0),
      I1 => shamt(2),
      I2 => \r[2]_INST_0_i_2_n_0\,
      I3 => a(4),
      I4 => shamt(1),
      I5 => \r[7]_INST_0_i_2_n_0\,
      O => \r[7]_INST_0_i_1_n_0\
    );
\r[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => a(2),
      I1 => shamt(2),
      I2 => shamt(4),
      I3 => shamt(3),
      I4 => a(6),
      O => \r[7]_INST_0_i_2_n_0\
    );
\r[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[8]_INST_0_i_1_n_0\,
      I1 => \r[9]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(8)
    );
\r[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => a(1),
      I1 => shamt(2),
      I2 => \r[2]_INST_0_i_2_n_0\,
      I3 => a(5),
      I4 => shamt(1),
      I5 => \r[8]_INST_0_i_2_n_0\,
      O => \r[8]_INST_0_i_1_n_0\
    );
\r[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => a(3),
      I1 => shamt(2),
      I2 => shamt(4),
      I3 => shamt(3),
      I4 => a(7),
      O => \r[8]_INST_0_i_2_n_0\
    );
\r[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \r[9]_INST_0_i_1_n_0\,
      I1 => \r[10]_INST_0_i_1_n_0\,
      I2 => enable,
      I3 => shamt(0),
      O => r(9)
    );
\r[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => a(2),
      I1 => shamt(2),
      I2 => \r[2]_INST_0_i_2_n_0\,
      I3 => a(6),
      I4 => shamt(1),
      I5 => \r[11]_INST_0_i_1_n_0\,
      O => \r[9]_INST_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity two_complement is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    invert : in STD_LOGIC;
    output : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end two_complement;

architecture STRUCTURE of two_complement is
  signal \output[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \output[0]_INST_0_n_0\ : STD_LOGIC;
  signal \output[0]_INST_0_n_1\ : STD_LOGIC;
  signal \output[0]_INST_0_n_2\ : STD_LOGIC;
  signal \output[0]_INST_0_n_3\ : STD_LOGIC;
  signal \output[12]_INST_0_n_0\ : STD_LOGIC;
  signal \output[12]_INST_0_n_1\ : STD_LOGIC;
  signal \output[12]_INST_0_n_2\ : STD_LOGIC;
  signal \output[12]_INST_0_n_3\ : STD_LOGIC;
  signal \output[16]_INST_0_n_0\ : STD_LOGIC;
  signal \output[16]_INST_0_n_1\ : STD_LOGIC;
  signal \output[16]_INST_0_n_2\ : STD_LOGIC;
  signal \output[16]_INST_0_n_3\ : STD_LOGIC;
  signal \output[20]_INST_0_n_0\ : STD_LOGIC;
  signal \output[20]_INST_0_n_1\ : STD_LOGIC;
  signal \output[20]_INST_0_n_2\ : STD_LOGIC;
  signal \output[20]_INST_0_n_3\ : STD_LOGIC;
  signal \output[24]_INST_0_n_0\ : STD_LOGIC;
  signal \output[24]_INST_0_n_1\ : STD_LOGIC;
  signal \output[24]_INST_0_n_2\ : STD_LOGIC;
  signal \output[24]_INST_0_n_3\ : STD_LOGIC;
  signal \output[28]_INST_0_n_1\ : STD_LOGIC;
  signal \output[28]_INST_0_n_2\ : STD_LOGIC;
  signal \output[28]_INST_0_n_3\ : STD_LOGIC;
  signal \output[4]_INST_0_n_0\ : STD_LOGIC;
  signal \output[4]_INST_0_n_1\ : STD_LOGIC;
  signal \output[4]_INST_0_n_2\ : STD_LOGIC;
  signal \output[4]_INST_0_n_3\ : STD_LOGIC;
  signal \output[8]_INST_0_n_0\ : STD_LOGIC;
  signal \output[8]_INST_0_n_1\ : STD_LOGIC;
  signal \output[8]_INST_0_n_2\ : STD_LOGIC;
  signal \output[8]_INST_0_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_output[28]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\output[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output[0]_INST_0_n_0\,
      CO(2) => \output[0]_INST_0_n_1\,
      CO(1) => \output[0]_INST_0_n_2\,
      CO(0) => \output[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => invert,
      O(3 downto 0) => output(3 downto 0),
      S(3 downto 1) => p_0_in(3 downto 1),
      S(0) => \output[0]_INST_0_i_4_n_0\
    );
\output[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(3),
      O => p_0_in(3)
    );
\output[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(2),
      O => p_0_in(2)
    );
\output[0]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(1),
      O => p_0_in(1)
    );
\output[0]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => a(0),
      O => \output[0]_INST_0_i_4_n_0\
    );
\output[12]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[8]_INST_0_n_0\,
      CO(3) => \output[12]_INST_0_n_0\,
      CO(2) => \output[12]_INST_0_n_1\,
      CO(1) => \output[12]_INST_0_n_2\,
      CO(0) => \output[12]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output(15 downto 12),
      S(3 downto 0) => p_0_in(15 downto 12)
    );
\output[12]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(15),
      O => p_0_in(15)
    );
\output[12]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(14),
      O => p_0_in(14)
    );
\output[12]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(13),
      O => p_0_in(13)
    );
\output[12]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(12),
      O => p_0_in(12)
    );
\output[16]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[12]_INST_0_n_0\,
      CO(3) => \output[16]_INST_0_n_0\,
      CO(2) => \output[16]_INST_0_n_1\,
      CO(1) => \output[16]_INST_0_n_2\,
      CO(0) => \output[16]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output(19 downto 16),
      S(3 downto 0) => p_0_in(19 downto 16)
    );
\output[16]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(19),
      O => p_0_in(19)
    );
\output[16]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(18),
      O => p_0_in(18)
    );
\output[16]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(17),
      O => p_0_in(17)
    );
\output[16]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(16),
      O => p_0_in(16)
    );
\output[20]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[16]_INST_0_n_0\,
      CO(3) => \output[20]_INST_0_n_0\,
      CO(2) => \output[20]_INST_0_n_1\,
      CO(1) => \output[20]_INST_0_n_2\,
      CO(0) => \output[20]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output(23 downto 20),
      S(3 downto 0) => p_0_in(23 downto 20)
    );
\output[20]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(23),
      O => p_0_in(23)
    );
\output[20]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(22),
      O => p_0_in(22)
    );
\output[20]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(21),
      O => p_0_in(21)
    );
\output[20]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(20),
      O => p_0_in(20)
    );
\output[24]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[20]_INST_0_n_0\,
      CO(3) => \output[24]_INST_0_n_0\,
      CO(2) => \output[24]_INST_0_n_1\,
      CO(1) => \output[24]_INST_0_n_2\,
      CO(0) => \output[24]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output(27 downto 24),
      S(3 downto 0) => p_0_in(27 downto 24)
    );
\output[24]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(27),
      O => p_0_in(27)
    );
\output[24]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(26),
      O => p_0_in(26)
    );
\output[24]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(25),
      O => p_0_in(25)
    );
\output[24]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(24),
      O => p_0_in(24)
    );
\output[28]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[24]_INST_0_n_0\,
      CO(3) => \NLW_output[28]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \output[28]_INST_0_n_1\,
      CO(1) => \output[28]_INST_0_n_2\,
      CO(0) => \output[28]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output(31 downto 28),
      S(3 downto 0) => p_0_in(31 downto 28)
    );
\output[28]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(31),
      O => p_0_in(31)
    );
\output[28]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(30),
      O => p_0_in(30)
    );
\output[28]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(29),
      O => p_0_in(29)
    );
\output[28]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(28),
      O => p_0_in(28)
    );
\output[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[0]_INST_0_n_0\,
      CO(3) => \output[4]_INST_0_n_0\,
      CO(2) => \output[4]_INST_0_n_1\,
      CO(1) => \output[4]_INST_0_n_2\,
      CO(0) => \output[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output(7 downto 4),
      S(3 downto 0) => p_0_in(7 downto 4)
    );
\output[4]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(7),
      O => p_0_in(7)
    );
\output[4]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(6),
      O => p_0_in(6)
    );
\output[4]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(5),
      O => p_0_in(5)
    );
\output[4]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(4),
      O => p_0_in(4)
    );
\output[8]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \output[4]_INST_0_n_0\,
      CO(3) => \output[8]_INST_0_n_0\,
      CO(2) => \output[8]_INST_0_n_1\,
      CO(1) => \output[8]_INST_0_n_2\,
      CO(0) => \output[8]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output(11 downto 8),
      S(3 downto 0) => p_0_in(11 downto 8)
    );
\output[8]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(11),
      O => p_0_in(11)
    );
\output[8]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(10),
      O => p_0_in(10)
    );
\output[8]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(9),
      O => p_0_in(9)
    );
\output[8]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => invert,
      I1 => a(8),
      O => p_0_in(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xor_bit is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    r : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end xor_bit;

architecture STRUCTURE of xor_bit is
begin
\r[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(0),
      I1 => a(0),
      O => r(0)
    );
\r[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(10),
      I1 => a(10),
      O => r(10)
    );
\r[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(11),
      I1 => a(11),
      O => r(11)
    );
\r[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(12),
      I1 => a(12),
      O => r(12)
    );
\r[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(13),
      I1 => a(13),
      O => r(13)
    );
\r[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(14),
      I1 => a(14),
      O => r(14)
    );
\r[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(15),
      I1 => a(15),
      O => r(15)
    );
\r[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(16),
      I1 => a(16),
      O => r(16)
    );
\r[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(17),
      I1 => a(17),
      O => r(17)
    );
\r[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(18),
      I1 => a(18),
      O => r(18)
    );
\r[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(19),
      I1 => a(19),
      O => r(19)
    );
\r[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(1),
      I1 => a(1),
      O => r(1)
    );
\r[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(20),
      I1 => a(20),
      O => r(20)
    );
\r[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(21),
      I1 => a(21),
      O => r(21)
    );
\r[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(22),
      I1 => a(22),
      O => r(22)
    );
\r[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(23),
      I1 => a(23),
      O => r(23)
    );
\r[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(24),
      I1 => a(24),
      O => r(24)
    );
\r[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(25),
      I1 => a(25),
      O => r(25)
    );
\r[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(26),
      I1 => a(26),
      O => r(26)
    );
\r[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(27),
      I1 => a(27),
      O => r(27)
    );
\r[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(28),
      I1 => a(28),
      O => r(28)
    );
\r[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(29),
      I1 => a(29),
      O => r(29)
    );
\r[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(2),
      I1 => a(2),
      O => r(2)
    );
\r[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(30),
      I1 => a(30),
      O => r(30)
    );
\r[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(31),
      I1 => a(31),
      O => r(31)
    );
\r[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(3),
      I1 => a(3),
      O => r(3)
    );
\r[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(4),
      I1 => a(4),
      O => r(4)
    );
\r[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(5),
      I1 => a(5),
      O => r(5)
    );
\r[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(6),
      I1 => a(6),
      O => r(6)
    );
\r[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(7),
      I1 => a(7),
      O => r(7)
    );
\r[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(8),
      I1 => a(8),
      O => r(8)
    );
\r[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b(9),
      I1 => a(9),
      O => r(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zero_m is
  port (
    r : in STD_LOGIC_VECTOR ( 31 downto 0 );
    zero : out STD_LOGIC
  );
end zero_m;

architecture STRUCTURE of zero_m is
  signal zero_INST_0_i_1_n_0 : STD_LOGIC;
  signal zero_INST_0_i_2_n_0 : STD_LOGIC;
  signal zero_INST_0_i_3_n_0 : STD_LOGIC;
  signal zero_INST_0_i_4_n_0 : STD_LOGIC;
  signal zero_INST_0_i_5_n_0 : STD_LOGIC;
  signal zero_INST_0_i_6_n_0 : STD_LOGIC;
begin
zero_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => zero_INST_0_i_1_n_0,
      I1 => zero_INST_0_i_2_n_0,
      I2 => zero_INST_0_i_3_n_0,
      I3 => zero_INST_0_i_4_n_0,
      I4 => zero_INST_0_i_5_n_0,
      I5 => zero_INST_0_i_6_n_0,
      O => zero
    );
zero_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => r(12),
      I1 => r(13),
      I2 => r(10),
      I3 => r(11),
      I4 => r(9),
      I5 => r(8),
      O => zero_INST_0_i_1_n_0
    );
zero_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => r(18),
      I1 => r(19),
      I2 => r(16),
      I3 => r(17),
      I4 => r(15),
      I5 => r(14),
      O => zero_INST_0_i_2_n_0
    );
zero_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => r(30),
      I1 => r(31),
      I2 => r(28),
      I3 => r(29),
      I4 => r(27),
      I5 => r(26),
      O => zero_INST_0_i_3_n_0
    );
zero_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => r(24),
      I1 => r(25),
      I2 => r(22),
      I3 => r(23),
      I4 => r(21),
      I5 => r(20),
      O => zero_INST_0_i_4_n_0
    );
zero_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r(0),
      I1 => r(1),
      O => zero_INST_0_i_5_n_0
    );
zero_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => r(6),
      I1 => r(7),
      I2 => r(4),
      I3 => r(5),
      I4 => r(3),
      I5 => r(2),
      O => zero_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity instruction_block_module_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of instruction_block_module_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end instruction_block_module_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of instruction_block_module_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "[31:0][0:511]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"20030064AC43001020030320AC43000C200304B0AC4300082003003220020014",
      INIT_01 => X"20030640AC430020200307D0AC43001C200300C8AC43001820030190AC430014",
      INIT_02 => X"F0460020F045001CF0440018F0430014F0420010F041000CF0400008AC430024",
      INIT_03 => X"00222825002220242003001E200200142001000A8C4A0028F4400028F0470024",
      INIT_04 => X"00026882000260C0404000080022501A00224818002240220022382000223026",
      INIT_05 => X"AE89001CAE880018AE870014AE860010AE85000CAE8400082014000C0043702A",
      INIT_06 => X"8E99000C8E9900088C580008AE8E0030AE8D002CAE8C0028AE8B0024AE8A0020",
      INIT_07 => X"8E99002C8E9900288E9900248E9900208E99001C8E9900188E9900148E990010",
      INIT_08 => X"AC03000C20030028AC020008200200280359D818201A0100201900328E990030",
      INIT_09 => X"AC030010000319000800000B0062182010C500020044302A2005000120040033",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"AC0200102002001EAC02000C20020014AC0200082002000A0000000000000000",
      INIT_0C => X"AC02002020020023AC02001C20020019AC0200182002000FAC02001420020028",
      INIT_0D => X"F805001CF8040018F8030014F8020010F801000CF8000008AC0200242002002D",
      INIT_0E => X"8C02000CAC020008AC02000C200200288C040028FC000028F8070024F8060020",
      INIT_0F => X"AC020008004310208C02000C8C03000810410005200100010044102A20040033",
      INIT_10 => X"AC82001020020005AC0200108C020008AC020008000211008C02000808000010",
      INIT_11 => X"104100220043102A200100018C8200108C83000CAC82000C20020001AC800008",
      INIT_12 => X"8C83000CAC82000C204200018C82000CAC820008004310208C82000C8C830008",
      INIT_13 => X"AC820008004310208C82000C8C830008104100220043102A200100018C820010",
      INIT_14 => X"104100220043102A200100018C8200108C83000CAC82000C204200018C82000C",
      INIT_15 => X"020F8824000681000800000800C4D81A0145302200642820204300388C820008",
      INIT_16 => X"0101482200E240182021000100A63820014B6018000658220005502202329825",
      INIT_17 => X"008178222469000700811020AC8B0002000A58808C8A0000AC8A0001AC890000",
      INIT_18 => X"8C0B0004AC06000403E5501A004430180005B8820005B080112A000100A4F02A",
      INIT_19 => X"00000000000000000084382000001820000000000161102003E5601AAC0C0000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000457018000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 5) => addra(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15 downto 0) => douta(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => wea(1 downto 0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1 downto 0) => wea(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory_block_module_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory_block_module_bindec : entity is "bindec";
end memory_block_module_bindec;

architecture STRUCTURE of memory_block_module_bindec is
begin
\/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory_block_module_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \douta[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \douta[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory_block_module_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end memory_block_module_blk_mem_gen_mux;

architecture STRUCTURE of memory_block_module_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[15]\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \douta[15]\(10),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \douta[15]\(11),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \douta[15]\(12),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \douta[15]\(13),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \douta[15]\(14),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \douta[15]\(15),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \douta[31]\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \douta[31]\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(17)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \douta[31]\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(18)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \douta[31]\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(19)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[15]\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(1)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \douta[31]\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(20)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \douta[31]\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(21)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \douta[31]\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(22)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \douta[31]\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(23)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(8),
      I1 => \douta[31]\(8),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(24)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(9),
      I1 => \douta[31]\(9),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(25)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(10),
      I1 => \douta[31]\(10),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(26)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(11),
      I1 => \douta[31]\(11),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(27)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(12),
      I1 => \douta[31]\(12),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(28)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(13),
      I1 => \douta[31]\(13),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(29)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[15]\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(2)
    );
\douta[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(14),
      I1 => \douta[31]\(14),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(30)
    );
\douta[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOBDO(15),
      I1 => \douta[31]\(15),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(31)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[15]\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[15]\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[15]\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[15]\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[15]\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => \douta[15]\(8),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \douta[15]\(9),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe(0),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(1),
      I1 => ena,
      I2 => sel_pipe(1),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\,
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory_block_module_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ena_0 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory_block_module_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end memory_block_module_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of memory_block_module_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \^ena_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "[15:0][0:1023]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  ena_0 <= \^ena_0\;
\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \^ena_0\,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => wea(1 downto 0),
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(10),
      O => \^ena_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "[31:0][1024:1535]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 5) => addra(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => wea(1 downto 0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1 downto 0) => wea(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "[31:16][0:1023]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => wea(1 downto 0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Control_Unit is
  port (
    op_code : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clock : in STD_LOGIC;
    reset : in STD_LOGIC;
    ALU_Src : out STD_LOGIC;
    Mem_write : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Reg_write : out STD_LOGIC;
    Reg_dst : out STD_LOGIC;
    ALU_op : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Mem_to_reg : out STD_LOGIC;
    Mem_read : out STD_LOGIC;
    Branch : out STD_LOGIC;
    Jump : out STD_LOGIC;
    alu_count : in STD_LOGIC_VECTOR ( 31 downto 0 );
    status : out STD_LOGIC;
    dot_mux_sel : out STD_LOGIC;
    dot_read_enable : out STD_LOGIC;
    dot_sel_result : out STD_LOGIC;
    dot_write_enable : out STD_LOGIC;
    sel_additional_register : out STD_LOGIC
  );
end Control_Unit;

architecture STRUCTURE of Control_Unit is
  signal \<const0>\ : STD_LOGIC;
  signal \^alu_op\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mem_write\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Reg_write_INST_0_i_1_n_0 : STD_LOGIC;
  signal Reg_write_INST_0_i_2_n_3 : STD_LOGIC;
  signal Reg_write_INST_0_i_3_n_0 : STD_LOGIC;
  signal Reg_write_INST_0_i_4_n_0 : STD_LOGIC;
  signal counter_i_1_n_0 : STD_LOGIC;
  signal counter_i_2_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal output_counter_signal : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sel_additional_register_reg_i_1_n_0 : STD_LOGIC;
  signal sel_additional_register_reg_i_2_n_0 : STD_LOGIC;
  signal status_INST_0_i_1_n_0 : STD_LOGIC;
  signal status_INST_0_i_2_n_0 : STD_LOGIC;
  signal NLW_Reg_write_INST_0_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Reg_write_INST_0_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of counter_i_2 : label is "soft_lutpair50";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of sel_additional_register_reg : label is "LD";
  attribute SOFT_HLUTNM of status_INST_0_i_1 : label is "soft_lutpair50";
begin
  ALU_op(1) <= \<const0>\;
  ALU_op(0) <= \^alu_op\(0);
  Branch <= \<const0>\;
  Mem_write(3) <= \^mem_write\(3);
  Mem_write(2) <= \<const0>\;
  Mem_write(1) <= \<const0>\;
  Mem_write(0) <= \<const0>\;
ALU_Src_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24040000A0000110"
    )
        port map (
      I0 => op_code(2),
      I1 => op_code(0),
      I2 => op_code(4),
      I3 => op_code(3),
      I4 => op_code(5),
      I5 => op_code(1),
      O => ALU_Src
    );
\ALU_op[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => op_code(5),
      I1 => op_code(4),
      I2 => op_code(1),
      I3 => op_code(2),
      I4 => op_code(3),
      I5 => op_code(0),
      O => \^alu_op\(0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Jump_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => op_code(5),
      I1 => op_code(4),
      I2 => op_code(0),
      I3 => op_code(1),
      I4 => op_code(3),
      I5 => op_code(2),
      O => Jump
    );
Mem_read_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300800080008004"
    )
        port map (
      I0 => op_code(3),
      I1 => op_code(4),
      I2 => op_code(2),
      I3 => op_code(5),
      I4 => op_code(0),
      I5 => op_code(1),
      O => Mem_read
    );
Mem_to_reg_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000800"
    )
        port map (
      I0 => op_code(5),
      I1 => op_code(0),
      I2 => op_code(2),
      I3 => op_code(1),
      I4 => op_code(3),
      I5 => op_code(4),
      O => Mem_to_reg
    );
\Mem_write[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000080080000010"
    )
        port map (
      I0 => op_code(0),
      I1 => op_code(5),
      I2 => op_code(4),
      I3 => op_code(3),
      I4 => op_code(2),
      I5 => op_code(1),
      O => \^mem_write\(3)
    );
Reg_dst_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => op_code(5),
      I1 => op_code(4),
      I2 => op_code(1),
      I3 => op_code(0),
      I4 => op_code(3),
      I5 => op_code(2),
      O => Reg_dst
    );
Reg_write_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101000100000"
    )
        port map (
      I0 => op_code(2),
      I1 => op_code(4),
      I2 => Reg_write_INST_0_i_1_n_0,
      I3 => op_code(3),
      I4 => op_code(5),
      I5 => data0,
      O => Reg_write
    );
Reg_write_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => op_code(0),
      I1 => op_code(1),
      I2 => op_code(5),
      O => Reg_write_INST_0_i_1_n_0
    );
Reg_write_INST_0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_Reg_write_INST_0_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => data0,
      CO(0) => Reg_write_INST_0_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Reg_write_INST_0_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => Reg_write_INST_0_i_3_n_0,
      S(0) => Reg_write_INST_0_i_4_n_0
    );
Reg_write_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => output_counter_signal(4),
      I1 => alu_count(5),
      I2 => output_counter_signal(5),
      I3 => output_counter_signal(3),
      O => Reg_write_INST_0_i_3_n_0
    );
Reg_write_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => output_counter_signal(0),
      I1 => alu_count(0),
      I2 => output_counter_signal(2),
      I3 => alu_count(1),
      I4 => output_counter_signal(1),
      O => Reg_write_INST_0_i_4_n_0
    );
counter: entity work.counter_module
     port map (
      clock => clock,
      output_counter(5 downto 0) => output_counter_signal(5 downto 0),
      reset => counter_i_1_n_0
    );
counter_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => status_INST_0_i_2_n_0,
      I1 => counter_i_2_n_0,
      I2 => data0,
      I3 => status_INST_0_i_1_n_0,
      I4 => reset,
      O => counter_i_1_n_0
    );
counter_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => op_code(2),
      I1 => op_code(5),
      I2 => op_code(4),
      O => counter_i_2_n_0
    );
dot_mux_sel_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => op_code(5),
      I1 => op_code(2),
      I2 => op_code(1),
      I3 => op_code(0),
      I4 => op_code(3),
      I5 => op_code(4),
      O => dot_mux_sel
    );
dot_read_enable_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880000000000000"
    )
        port map (
      I0 => op_code(4),
      I1 => op_code(2),
      I2 => op_code(1),
      I3 => op_code(0),
      I4 => op_code(3),
      I5 => op_code(5),
      O => dot_read_enable
    );
dot_sel_result_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => op_code(4),
      I1 => op_code(0),
      I2 => op_code(1),
      I3 => op_code(5),
      I4 => op_code(3),
      I5 => op_code(2),
      O => dot_sel_result
    );
dot_write_enable_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => op_code(0),
      I1 => op_code(1),
      I2 => op_code(3),
      I3 => op_code(5),
      I4 => op_code(2),
      I5 => op_code(4),
      O => dot_write_enable
    );
sel_additional_register_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => sel_additional_register_reg_i_1_n_0,
      G => sel_additional_register_reg_i_2_n_0,
      GE => '1',
      Q => sel_additional_register
    );
sel_additional_register_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => op_code(5),
      I1 => op_code(0),
      I2 => op_code(1),
      I3 => op_code(4),
      I4 => op_code(3),
      I5 => op_code(2),
      O => sel_additional_register_reg_i_1_n_0
    );
sel_additional_register_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => op_code(5),
      I1 => op_code(4),
      I2 => op_code(0),
      I3 => op_code(1),
      I4 => op_code(3),
      I5 => op_code(2),
      O => sel_additional_register_reg_i_2_n_0
    );
status_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFEEEEE"
    )
        port map (
      I0 => status_INST_0_i_1_n_0,
      I1 => data0,
      I2 => op_code(4),
      I3 => op_code(5),
      I4 => op_code(2),
      I5 => status_INST_0_i_2_n_0,
      O => status
    );
status_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20F02FF0"
    )
        port map (
      I0 => op_code(4),
      I1 => op_code(3),
      I2 => op_code(1),
      I3 => op_code(5),
      I4 => op_code(2),
      O => status_INST_0_i_1_n_0
    );
status_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E776CFB8"
    )
        port map (
      I0 => op_code(4),
      I1 => op_code(2),
      I2 => op_code(1),
      I3 => op_code(0),
      I4 => op_code(3),
      O => status_INST_0_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Divider_module is
  port (
    clock : in STD_LOGIC;
    m : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    r : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset : in STD_LOGIC;
    enable : in STD_LOGIC
  );
end Divider_module;

architecture STRUCTURE of Divider_module is
  signal divider_i_100_n_0 : STD_LOGIC;
  signal divider_i_101_n_0 : STD_LOGIC;
  signal divider_i_102_n_0 : STD_LOGIC;
  signal divider_i_103_n_0 : STD_LOGIC;
  signal divider_i_104_n_0 : STD_LOGIC;
  signal divider_i_105_n_0 : STD_LOGIC;
  signal divider_i_106_n_0 : STD_LOGIC;
  signal divider_i_107_n_0 : STD_LOGIC;
  signal divider_i_108_n_0 : STD_LOGIC;
  signal divider_i_109_n_0 : STD_LOGIC;
  signal divider_i_10_n_0 : STD_LOGIC;
  signal divider_i_110_n_0 : STD_LOGIC;
  signal divider_i_111_n_0 : STD_LOGIC;
  signal divider_i_112_n_0 : STD_LOGIC;
  signal divider_i_113_n_0 : STD_LOGIC;
  signal divider_i_114_n_0 : STD_LOGIC;
  signal divider_i_115_n_0 : STD_LOGIC;
  signal divider_i_116_n_0 : STD_LOGIC;
  signal divider_i_117_n_0 : STD_LOGIC;
  signal divider_i_118_n_0 : STD_LOGIC;
  signal divider_i_119_n_0 : STD_LOGIC;
  signal divider_i_11_n_0 : STD_LOGIC;
  signal divider_i_120_n_0 : STD_LOGIC;
  signal divider_i_121_n_0 : STD_LOGIC;
  signal divider_i_122_n_0 : STD_LOGIC;
  signal divider_i_123_n_0 : STD_LOGIC;
  signal divider_i_124_n_0 : STD_LOGIC;
  signal divider_i_125_n_0 : STD_LOGIC;
  signal divider_i_126_n_0 : STD_LOGIC;
  signal divider_i_127_n_0 : STD_LOGIC;
  signal divider_i_128_n_0 : STD_LOGIC;
  signal divider_i_129_n_0 : STD_LOGIC;
  signal divider_i_12_n_0 : STD_LOGIC;
  signal divider_i_130_n_0 : STD_LOGIC;
  signal divider_i_131_n_0 : STD_LOGIC;
  signal divider_i_132_n_0 : STD_LOGIC;
  signal divider_i_133_n_0 : STD_LOGIC;
  signal divider_i_134_n_0 : STD_LOGIC;
  signal divider_i_135_n_0 : STD_LOGIC;
  signal divider_i_136_n_0 : STD_LOGIC;
  signal divider_i_137_n_0 : STD_LOGIC;
  signal divider_i_138_n_0 : STD_LOGIC;
  signal divider_i_139_n_0 : STD_LOGIC;
  signal divider_i_13_n_0 : STD_LOGIC;
  signal divider_i_140_n_0 : STD_LOGIC;
  signal divider_i_141_n_0 : STD_LOGIC;
  signal divider_i_142_n_0 : STD_LOGIC;
  signal divider_i_14_n_0 : STD_LOGIC;
  signal divider_i_15_n_0 : STD_LOGIC;
  signal divider_i_16_n_0 : STD_LOGIC;
  signal divider_i_17_n_0 : STD_LOGIC;
  signal divider_i_18_n_0 : STD_LOGIC;
  signal divider_i_19_n_0 : STD_LOGIC;
  signal divider_i_1_n_0 : STD_LOGIC;
  signal divider_i_20_n_0 : STD_LOGIC;
  signal divider_i_21_n_0 : STD_LOGIC;
  signal divider_i_22_n_0 : STD_LOGIC;
  signal divider_i_23_n_0 : STD_LOGIC;
  signal divider_i_24_n_0 : STD_LOGIC;
  signal divider_i_25_n_0 : STD_LOGIC;
  signal divider_i_26_n_0 : STD_LOGIC;
  signal divider_i_27_n_0 : STD_LOGIC;
  signal divider_i_28_n_0 : STD_LOGIC;
  signal divider_i_29_n_0 : STD_LOGIC;
  signal divider_i_2_n_0 : STD_LOGIC;
  signal divider_i_30_n_0 : STD_LOGIC;
  signal divider_i_31_n_0 : STD_LOGIC;
  signal divider_i_32_n_0 : STD_LOGIC;
  signal divider_i_33_n_0 : STD_LOGIC;
  signal divider_i_34_n_0 : STD_LOGIC;
  signal divider_i_35_n_0 : STD_LOGIC;
  signal divider_i_36_n_0 : STD_LOGIC;
  signal divider_i_37_n_0 : STD_LOGIC;
  signal divider_i_38_n_0 : STD_LOGIC;
  signal divider_i_39_n_0 : STD_LOGIC;
  signal divider_i_3_n_0 : STD_LOGIC;
  signal divider_i_40_n_0 : STD_LOGIC;
  signal divider_i_41_n_0 : STD_LOGIC;
  signal divider_i_42_n_0 : STD_LOGIC;
  signal divider_i_43_n_0 : STD_LOGIC;
  signal divider_i_44_n_0 : STD_LOGIC;
  signal divider_i_45_n_0 : STD_LOGIC;
  signal divider_i_46_n_0 : STD_LOGIC;
  signal divider_i_47_n_0 : STD_LOGIC;
  signal divider_i_48_n_0 : STD_LOGIC;
  signal divider_i_49_n_0 : STD_LOGIC;
  signal divider_i_4_n_0 : STD_LOGIC;
  signal divider_i_50_n_0 : STD_LOGIC;
  signal divider_i_51_n_0 : STD_LOGIC;
  signal divider_i_52_n_0 : STD_LOGIC;
  signal divider_i_53_n_0 : STD_LOGIC;
  signal divider_i_54_n_0 : STD_LOGIC;
  signal divider_i_55_n_0 : STD_LOGIC;
  signal divider_i_56_n_0 : STD_LOGIC;
  signal divider_i_57_n_0 : STD_LOGIC;
  signal divider_i_58_n_0 : STD_LOGIC;
  signal divider_i_59_n_0 : STD_LOGIC;
  signal divider_i_5_n_0 : STD_LOGIC;
  signal divider_i_60_n_0 : STD_LOGIC;
  signal divider_i_61_n_0 : STD_LOGIC;
  signal divider_i_62_n_0 : STD_LOGIC;
  signal divider_i_63_n_2 : STD_LOGIC;
  signal divider_i_63_n_3 : STD_LOGIC;
  signal divider_i_63_n_5 : STD_LOGIC;
  signal divider_i_63_n_6 : STD_LOGIC;
  signal divider_i_63_n_7 : STD_LOGIC;
  signal divider_i_64_n_0 : STD_LOGIC;
  signal divider_i_64_n_1 : STD_LOGIC;
  signal divider_i_64_n_2 : STD_LOGIC;
  signal divider_i_64_n_3 : STD_LOGIC;
  signal divider_i_64_n_4 : STD_LOGIC;
  signal divider_i_64_n_5 : STD_LOGIC;
  signal divider_i_64_n_6 : STD_LOGIC;
  signal divider_i_64_n_7 : STD_LOGIC;
  signal divider_i_65_n_0 : STD_LOGIC;
  signal divider_i_65_n_1 : STD_LOGIC;
  signal divider_i_65_n_2 : STD_LOGIC;
  signal divider_i_65_n_3 : STD_LOGIC;
  signal divider_i_65_n_4 : STD_LOGIC;
  signal divider_i_65_n_5 : STD_LOGIC;
  signal divider_i_65_n_6 : STD_LOGIC;
  signal divider_i_65_n_7 : STD_LOGIC;
  signal divider_i_66_n_0 : STD_LOGIC;
  signal divider_i_66_n_1 : STD_LOGIC;
  signal divider_i_66_n_2 : STD_LOGIC;
  signal divider_i_66_n_3 : STD_LOGIC;
  signal divider_i_66_n_4 : STD_LOGIC;
  signal divider_i_66_n_5 : STD_LOGIC;
  signal divider_i_66_n_6 : STD_LOGIC;
  signal divider_i_66_n_7 : STD_LOGIC;
  signal divider_i_67_n_0 : STD_LOGIC;
  signal divider_i_67_n_1 : STD_LOGIC;
  signal divider_i_67_n_2 : STD_LOGIC;
  signal divider_i_67_n_3 : STD_LOGIC;
  signal divider_i_67_n_4 : STD_LOGIC;
  signal divider_i_67_n_5 : STD_LOGIC;
  signal divider_i_67_n_6 : STD_LOGIC;
  signal divider_i_67_n_7 : STD_LOGIC;
  signal divider_i_68_n_0 : STD_LOGIC;
  signal divider_i_68_n_1 : STD_LOGIC;
  signal divider_i_68_n_2 : STD_LOGIC;
  signal divider_i_68_n_3 : STD_LOGIC;
  signal divider_i_68_n_4 : STD_LOGIC;
  signal divider_i_68_n_5 : STD_LOGIC;
  signal divider_i_68_n_6 : STD_LOGIC;
  signal divider_i_68_n_7 : STD_LOGIC;
  signal divider_i_69_n_0 : STD_LOGIC;
  signal divider_i_69_n_1 : STD_LOGIC;
  signal divider_i_69_n_2 : STD_LOGIC;
  signal divider_i_69_n_3 : STD_LOGIC;
  signal divider_i_69_n_4 : STD_LOGIC;
  signal divider_i_69_n_5 : STD_LOGIC;
  signal divider_i_69_n_6 : STD_LOGIC;
  signal divider_i_69_n_7 : STD_LOGIC;
  signal divider_i_6_n_0 : STD_LOGIC;
  signal divider_i_70_n_0 : STD_LOGIC;
  signal divider_i_70_n_1 : STD_LOGIC;
  signal divider_i_70_n_2 : STD_LOGIC;
  signal divider_i_70_n_3 : STD_LOGIC;
  signal divider_i_70_n_4 : STD_LOGIC;
  signal divider_i_70_n_5 : STD_LOGIC;
  signal divider_i_70_n_6 : STD_LOGIC;
  signal divider_i_70_n_7 : STD_LOGIC;
  signal divider_i_71_n_2 : STD_LOGIC;
  signal divider_i_71_n_3 : STD_LOGIC;
  signal divider_i_71_n_5 : STD_LOGIC;
  signal divider_i_71_n_6 : STD_LOGIC;
  signal divider_i_71_n_7 : STD_LOGIC;
  signal divider_i_72_n_0 : STD_LOGIC;
  signal divider_i_72_n_1 : STD_LOGIC;
  signal divider_i_72_n_2 : STD_LOGIC;
  signal divider_i_72_n_3 : STD_LOGIC;
  signal divider_i_72_n_4 : STD_LOGIC;
  signal divider_i_72_n_5 : STD_LOGIC;
  signal divider_i_72_n_6 : STD_LOGIC;
  signal divider_i_72_n_7 : STD_LOGIC;
  signal divider_i_73_n_0 : STD_LOGIC;
  signal divider_i_73_n_1 : STD_LOGIC;
  signal divider_i_73_n_2 : STD_LOGIC;
  signal divider_i_73_n_3 : STD_LOGIC;
  signal divider_i_73_n_4 : STD_LOGIC;
  signal divider_i_73_n_5 : STD_LOGIC;
  signal divider_i_73_n_6 : STD_LOGIC;
  signal divider_i_73_n_7 : STD_LOGIC;
  signal divider_i_74_n_0 : STD_LOGIC;
  signal divider_i_74_n_1 : STD_LOGIC;
  signal divider_i_74_n_2 : STD_LOGIC;
  signal divider_i_74_n_3 : STD_LOGIC;
  signal divider_i_74_n_4 : STD_LOGIC;
  signal divider_i_74_n_5 : STD_LOGIC;
  signal divider_i_74_n_6 : STD_LOGIC;
  signal divider_i_74_n_7 : STD_LOGIC;
  signal divider_i_75_n_0 : STD_LOGIC;
  signal divider_i_75_n_1 : STD_LOGIC;
  signal divider_i_75_n_2 : STD_LOGIC;
  signal divider_i_75_n_3 : STD_LOGIC;
  signal divider_i_75_n_4 : STD_LOGIC;
  signal divider_i_75_n_5 : STD_LOGIC;
  signal divider_i_75_n_6 : STD_LOGIC;
  signal divider_i_75_n_7 : STD_LOGIC;
  signal divider_i_76_n_0 : STD_LOGIC;
  signal divider_i_76_n_1 : STD_LOGIC;
  signal divider_i_76_n_2 : STD_LOGIC;
  signal divider_i_76_n_3 : STD_LOGIC;
  signal divider_i_76_n_4 : STD_LOGIC;
  signal divider_i_76_n_5 : STD_LOGIC;
  signal divider_i_76_n_6 : STD_LOGIC;
  signal divider_i_76_n_7 : STD_LOGIC;
  signal divider_i_77_n_0 : STD_LOGIC;
  signal divider_i_77_n_1 : STD_LOGIC;
  signal divider_i_77_n_2 : STD_LOGIC;
  signal divider_i_77_n_3 : STD_LOGIC;
  signal divider_i_77_n_4 : STD_LOGIC;
  signal divider_i_77_n_5 : STD_LOGIC;
  signal divider_i_77_n_6 : STD_LOGIC;
  signal divider_i_77_n_7 : STD_LOGIC;
  signal divider_i_78_n_0 : STD_LOGIC;
  signal divider_i_78_n_1 : STD_LOGIC;
  signal divider_i_78_n_2 : STD_LOGIC;
  signal divider_i_78_n_3 : STD_LOGIC;
  signal divider_i_78_n_4 : STD_LOGIC;
  signal divider_i_78_n_5 : STD_LOGIC;
  signal divider_i_78_n_6 : STD_LOGIC;
  signal divider_i_78_n_7 : STD_LOGIC;
  signal divider_i_79_n_0 : STD_LOGIC;
  signal divider_i_7_n_0 : STD_LOGIC;
  signal divider_i_80_n_0 : STD_LOGIC;
  signal divider_i_81_n_0 : STD_LOGIC;
  signal divider_i_82_n_0 : STD_LOGIC;
  signal divider_i_83_n_0 : STD_LOGIC;
  signal divider_i_84_n_0 : STD_LOGIC;
  signal divider_i_85_n_0 : STD_LOGIC;
  signal divider_i_86_n_0 : STD_LOGIC;
  signal divider_i_87_n_0 : STD_LOGIC;
  signal divider_i_88_n_0 : STD_LOGIC;
  signal divider_i_89_n_0 : STD_LOGIC;
  signal divider_i_8_n_0 : STD_LOGIC;
  signal divider_i_90_n_0 : STD_LOGIC;
  signal divider_i_91_n_0 : STD_LOGIC;
  signal divider_i_92_n_0 : STD_LOGIC;
  signal divider_i_93_n_0 : STD_LOGIC;
  signal divider_i_94_n_0 : STD_LOGIC;
  signal divider_i_95_n_0 : STD_LOGIC;
  signal divider_i_96_n_0 : STD_LOGIC;
  signal divider_i_97_n_0 : STD_LOGIC;
  signal divider_i_98_n_0 : STD_LOGIC;
  signal divider_i_99_n_0 : STD_LOGIC;
  signal divider_i_9_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \q[12]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \q[12]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \q[12]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \q[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \q[16]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \q[16]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \q[16]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \q[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \q[20]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \q[20]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \q[20]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \q[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \q[24]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \q[24]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \q[24]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \q[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \q[28]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \q[28]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \q[28]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \q[31]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \q[31]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \q[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \q[4]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \q[4]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \q[4]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \q[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \q[8]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \q[8]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \q[8]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal q_s : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^r\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[12]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \r[12]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \r[12]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \r[12]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \r[12]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \r[12]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \r[12]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \r[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \r[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \r[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \r[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \r[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \r[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[28]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \r[28]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \r[31]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \r[31]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \r[31]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \r[31]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \r[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \r[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \r[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal r_s : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_divider_i_63_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_divider_i_63_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_divider_i_71_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_divider_i_71_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q[31]_INST_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_q[31]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r[31]_INST_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r[31]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of divider_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of divider_i_10 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of divider_i_11 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of divider_i_12 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of divider_i_13 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of divider_i_14 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of divider_i_15 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of divider_i_16 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of divider_i_17 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of divider_i_18 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of divider_i_19 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of divider_i_2 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of divider_i_20 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of divider_i_21 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of divider_i_22 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of divider_i_23 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of divider_i_24 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of divider_i_25 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of divider_i_26 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of divider_i_27 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of divider_i_28 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of divider_i_29 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of divider_i_3 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of divider_i_30 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of divider_i_31 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of divider_i_32 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of divider_i_33 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of divider_i_34 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of divider_i_35 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of divider_i_36 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of divider_i_37 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of divider_i_38 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of divider_i_39 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of divider_i_4 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of divider_i_40 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of divider_i_41 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of divider_i_42 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of divider_i_43 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of divider_i_44 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of divider_i_45 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of divider_i_46 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of divider_i_47 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of divider_i_48 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of divider_i_49 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of divider_i_5 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of divider_i_50 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of divider_i_51 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of divider_i_52 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of divider_i_53 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of divider_i_54 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of divider_i_55 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of divider_i_56 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of divider_i_57 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of divider_i_58 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of divider_i_59 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of divider_i_6 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of divider_i_60 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of divider_i_61 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of divider_i_62 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of divider_i_7 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of divider_i_8 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of divider_i_9 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \r[1]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \r[2]_INST_0\ : label is "soft_lutpair178";
begin
  q(31 downto 0) <= \^q\(31 downto 0);
  r(31 downto 0) <= \^r\(31 downto 0);
divider: entity work.div1
     port map (
      clock => clock,
      d(31) => divider_i_1_n_0,
      d(30) => divider_i_2_n_0,
      d(29) => divider_i_3_n_0,
      d(28) => divider_i_4_n_0,
      d(27) => divider_i_5_n_0,
      d(26) => divider_i_6_n_0,
      d(25) => divider_i_7_n_0,
      d(24) => divider_i_8_n_0,
      d(23) => divider_i_9_n_0,
      d(22) => divider_i_10_n_0,
      d(21) => divider_i_11_n_0,
      d(20) => divider_i_12_n_0,
      d(19) => divider_i_13_n_0,
      d(18) => divider_i_14_n_0,
      d(17) => divider_i_15_n_0,
      d(16) => divider_i_16_n_0,
      d(15) => divider_i_17_n_0,
      d(14) => divider_i_18_n_0,
      d(13) => divider_i_19_n_0,
      d(12) => divider_i_20_n_0,
      d(11) => divider_i_21_n_0,
      d(10) => divider_i_22_n_0,
      d(9) => divider_i_23_n_0,
      d(8) => divider_i_24_n_0,
      d(7) => divider_i_25_n_0,
      d(6) => divider_i_26_n_0,
      d(5) => divider_i_27_n_0,
      d(4) => divider_i_28_n_0,
      d(3) => divider_i_29_n_0,
      d(2) => divider_i_30_n_0,
      d(1) => divider_i_31_n_0,
      d(0) => d(0),
      enable => enable,
      m(31) => divider_i_32_n_0,
      m(30) => divider_i_33_n_0,
      m(29) => divider_i_34_n_0,
      m(28) => divider_i_35_n_0,
      m(27) => divider_i_36_n_0,
      m(26) => divider_i_37_n_0,
      m(25) => divider_i_38_n_0,
      m(24) => divider_i_39_n_0,
      m(23) => divider_i_40_n_0,
      m(22) => divider_i_41_n_0,
      m(21) => divider_i_42_n_0,
      m(20) => divider_i_43_n_0,
      m(19) => divider_i_44_n_0,
      m(18) => divider_i_45_n_0,
      m(17) => divider_i_46_n_0,
      m(16) => divider_i_47_n_0,
      m(15) => divider_i_48_n_0,
      m(14) => divider_i_49_n_0,
      m(13) => divider_i_50_n_0,
      m(12) => divider_i_51_n_0,
      m(11) => divider_i_52_n_0,
      m(10) => divider_i_53_n_0,
      m(9) => divider_i_54_n_0,
      m(8) => divider_i_55_n_0,
      m(7) => divider_i_56_n_0,
      m(6) => divider_i_57_n_0,
      m(5) => divider_i_58_n_0,
      m(4) => divider_i_59_n_0,
      m(3) => divider_i_60_n_0,
      m(2) => divider_i_61_n_0,
      m(1) => divider_i_62_n_0,
      m(0) => m(0),
      q(31 downto 1) => q_s(31 downto 1),
      q(0) => \^q\(0),
      r(31 downto 1) => r_s(31 downto 1),
      r(0) => \^r\(0),
      reset => reset
    );
divider_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d(31),
      I1 => divider_i_63_n_5,
      O => divider_i_1_n_0
    );
divider_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_65_n_6,
      I1 => d(31),
      I2 => d(22),
      O => divider_i_10_n_0
    );
divider_i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(10),
      O => divider_i_100_n_0
    );
divider_i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(9),
      O => divider_i_101_n_0
    );
divider_i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(8),
      O => divider_i_102_n_0
    );
divider_i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(7),
      O => divider_i_103_n_0
    );
divider_i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(6),
      O => divider_i_104_n_0
    );
divider_i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(5),
      O => divider_i_105_n_0
    );
divider_i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(0),
      O => divider_i_106_n_0
    );
divider_i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(4),
      O => divider_i_107_n_0
    );
divider_i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(3),
      O => divider_i_108_n_0
    );
divider_i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(2),
      O => divider_i_109_n_0
    );
divider_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_65_n_7,
      I1 => d(31),
      I2 => d(21),
      O => divider_i_11_n_0
    );
divider_i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(1),
      O => divider_i_110_n_0
    );
divider_i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(31),
      O => divider_i_111_n_0
    );
divider_i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(30),
      O => divider_i_112_n_0
    );
divider_i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(29),
      O => divider_i_113_n_0
    );
divider_i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(28),
      O => divider_i_114_n_0
    );
divider_i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(27),
      O => divider_i_115_n_0
    );
divider_i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(26),
      O => divider_i_116_n_0
    );
divider_i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(25),
      O => divider_i_117_n_0
    );
divider_i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(24),
      O => divider_i_118_n_0
    );
divider_i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(23),
      O => divider_i_119_n_0
    );
divider_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_66_n_4,
      I1 => d(31),
      I2 => d(20),
      O => divider_i_12_n_0
    );
divider_i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(22),
      O => divider_i_120_n_0
    );
divider_i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(21),
      O => divider_i_121_n_0
    );
divider_i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(20),
      O => divider_i_122_n_0
    );
divider_i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(19),
      O => divider_i_123_n_0
    );
divider_i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(18),
      O => divider_i_124_n_0
    );
divider_i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(17),
      O => divider_i_125_n_0
    );
divider_i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(16),
      O => divider_i_126_n_0
    );
divider_i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(15),
      O => divider_i_127_n_0
    );
divider_i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(14),
      O => divider_i_128_n_0
    );
divider_i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(13),
      O => divider_i_129_n_0
    );
divider_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_66_n_5,
      I1 => d(31),
      I2 => d(19),
      O => divider_i_13_n_0
    );
divider_i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(12),
      O => divider_i_130_n_0
    );
divider_i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(11),
      O => divider_i_131_n_0
    );
divider_i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(10),
      O => divider_i_132_n_0
    );
divider_i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(9),
      O => divider_i_133_n_0
    );
divider_i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(8),
      O => divider_i_134_n_0
    );
divider_i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(7),
      O => divider_i_135_n_0
    );
divider_i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(6),
      O => divider_i_136_n_0
    );
divider_i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(5),
      O => divider_i_137_n_0
    );
divider_i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(0),
      O => divider_i_138_n_0
    );
divider_i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(4),
      O => divider_i_139_n_0
    );
divider_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_66_n_6,
      I1 => d(31),
      I2 => d(18),
      O => divider_i_14_n_0
    );
divider_i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(3),
      O => divider_i_140_n_0
    );
divider_i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(2),
      O => divider_i_141_n_0
    );
divider_i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m(1),
      O => divider_i_142_n_0
    );
divider_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_66_n_7,
      I1 => d(31),
      I2 => d(17),
      O => divider_i_15_n_0
    );
divider_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_67_n_4,
      I1 => d(31),
      I2 => d(16),
      O => divider_i_16_n_0
    );
divider_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_67_n_5,
      I1 => d(31),
      I2 => d(15),
      O => divider_i_17_n_0
    );
divider_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_67_n_6,
      I1 => d(31),
      I2 => d(14),
      O => divider_i_18_n_0
    );
divider_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_67_n_7,
      I1 => d(31),
      I2 => d(13),
      O => divider_i_19_n_0
    );
divider_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_63_n_6,
      I1 => d(31),
      I2 => d(30),
      O => divider_i_2_n_0
    );
divider_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_68_n_4,
      I1 => d(31),
      I2 => d(12),
      O => divider_i_20_n_0
    );
divider_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_68_n_5,
      I1 => d(31),
      I2 => d(11),
      O => divider_i_21_n_0
    );
divider_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_68_n_6,
      I1 => d(31),
      I2 => d(10),
      O => divider_i_22_n_0
    );
divider_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_68_n_7,
      I1 => d(31),
      I2 => d(9),
      O => divider_i_23_n_0
    );
divider_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_69_n_4,
      I1 => d(31),
      I2 => d(8),
      O => divider_i_24_n_0
    );
divider_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_69_n_5,
      I1 => d(31),
      I2 => d(7),
      O => divider_i_25_n_0
    );
divider_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_69_n_6,
      I1 => d(31),
      I2 => d(6),
      O => divider_i_26_n_0
    );
divider_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_69_n_7,
      I1 => d(31),
      I2 => d(5),
      O => divider_i_27_n_0
    );
divider_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_70_n_4,
      I1 => d(31),
      I2 => d(4),
      O => divider_i_28_n_0
    );
divider_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_70_n_5,
      I1 => d(31),
      I2 => d(3),
      O => divider_i_29_n_0
    );
divider_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_63_n_7,
      I1 => d(31),
      I2 => d(29),
      O => divider_i_3_n_0
    );
divider_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_70_n_6,
      I1 => d(31),
      I2 => d(2),
      O => divider_i_30_n_0
    );
divider_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_70_n_7,
      I1 => d(31),
      I2 => d(1),
      O => divider_i_31_n_0
    );
divider_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m(31),
      I1 => divider_i_71_n_5,
      O => divider_i_32_n_0
    );
divider_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => divider_i_71_n_6,
      I1 => m(30),
      I2 => m(31),
      O => divider_i_33_n_0
    );
divider_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_71_n_7,
      I1 => m(31),
      I2 => m(29),
      O => divider_i_34_n_0
    );
divider_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_72_n_4,
      I1 => m(31),
      I2 => m(28),
      O => divider_i_35_n_0
    );
divider_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_72_n_5,
      I1 => m(31),
      I2 => m(27),
      O => divider_i_36_n_0
    );
divider_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_72_n_6,
      I1 => m(31),
      I2 => m(26),
      O => divider_i_37_n_0
    );
divider_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_72_n_7,
      I1 => m(31),
      I2 => m(25),
      O => divider_i_38_n_0
    );
divider_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_73_n_4,
      I1 => m(31),
      I2 => m(24),
      O => divider_i_39_n_0
    );
divider_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_64_n_4,
      I1 => d(31),
      I2 => d(28),
      O => divider_i_4_n_0
    );
divider_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_73_n_5,
      I1 => m(31),
      I2 => m(23),
      O => divider_i_40_n_0
    );
divider_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_73_n_6,
      I1 => m(31),
      I2 => m(22),
      O => divider_i_41_n_0
    );
divider_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_73_n_7,
      I1 => m(31),
      I2 => m(21),
      O => divider_i_42_n_0
    );
divider_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_74_n_4,
      I1 => m(31),
      I2 => m(20),
      O => divider_i_43_n_0
    );
divider_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_74_n_5,
      I1 => m(31),
      I2 => m(19),
      O => divider_i_44_n_0
    );
divider_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_74_n_6,
      I1 => m(31),
      I2 => m(18),
      O => divider_i_45_n_0
    );
divider_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_74_n_7,
      I1 => m(31),
      I2 => m(17),
      O => divider_i_46_n_0
    );
divider_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_75_n_4,
      I1 => m(31),
      I2 => m(16),
      O => divider_i_47_n_0
    );
divider_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_75_n_5,
      I1 => m(31),
      I2 => m(15),
      O => divider_i_48_n_0
    );
divider_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_75_n_6,
      I1 => m(31),
      I2 => m(14),
      O => divider_i_49_n_0
    );
divider_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_64_n_5,
      I1 => d(31),
      I2 => d(27),
      O => divider_i_5_n_0
    );
divider_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_75_n_7,
      I1 => m(31),
      I2 => m(13),
      O => divider_i_50_n_0
    );
divider_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_76_n_4,
      I1 => m(31),
      I2 => m(12),
      O => divider_i_51_n_0
    );
divider_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_76_n_5,
      I1 => m(31),
      I2 => m(11),
      O => divider_i_52_n_0
    );
divider_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_76_n_6,
      I1 => m(31),
      I2 => m(10),
      O => divider_i_53_n_0
    );
divider_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_76_n_7,
      I1 => m(31),
      I2 => m(9),
      O => divider_i_54_n_0
    );
divider_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_77_n_4,
      I1 => m(31),
      I2 => m(8),
      O => divider_i_55_n_0
    );
divider_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_77_n_5,
      I1 => m(31),
      I2 => m(7),
      O => divider_i_56_n_0
    );
divider_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_77_n_6,
      I1 => m(31),
      I2 => m(6),
      O => divider_i_57_n_0
    );
divider_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_77_n_7,
      I1 => m(31),
      I2 => m(5),
      O => divider_i_58_n_0
    );
divider_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_78_n_4,
      I1 => m(31),
      I2 => m(4),
      O => divider_i_59_n_0
    );
divider_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_64_n_6,
      I1 => d(31),
      I2 => d(26),
      O => divider_i_6_n_0
    );
divider_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_78_n_5,
      I1 => m(31),
      I2 => m(3),
      O => divider_i_60_n_0
    );
divider_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_78_n_6,
      I1 => m(31),
      I2 => m(2),
      O => divider_i_61_n_0
    );
divider_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_78_n_7,
      I1 => m(31),
      I2 => m(1),
      O => divider_i_62_n_0
    );
divider_i_63: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_64_n_0,
      CO(3 downto 2) => NLW_divider_i_63_CO_UNCONNECTED(3 downto 2),
      CO(1) => divider_i_63_n_2,
      CO(0) => divider_i_63_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_divider_i_63_O_UNCONNECTED(3),
      O(2) => divider_i_63_n_5,
      O(1) => divider_i_63_n_6,
      O(0) => divider_i_63_n_7,
      S(3) => '0',
      S(2) => divider_i_79_n_0,
      S(1) => divider_i_80_n_0,
      S(0) => divider_i_81_n_0
    );
divider_i_64: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_65_n_0,
      CO(3) => divider_i_64_n_0,
      CO(2) => divider_i_64_n_1,
      CO(1) => divider_i_64_n_2,
      CO(0) => divider_i_64_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_64_n_4,
      O(2) => divider_i_64_n_5,
      O(1) => divider_i_64_n_6,
      O(0) => divider_i_64_n_7,
      S(3) => divider_i_82_n_0,
      S(2) => divider_i_83_n_0,
      S(1) => divider_i_84_n_0,
      S(0) => divider_i_85_n_0
    );
divider_i_65: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_66_n_0,
      CO(3) => divider_i_65_n_0,
      CO(2) => divider_i_65_n_1,
      CO(1) => divider_i_65_n_2,
      CO(0) => divider_i_65_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_65_n_4,
      O(2) => divider_i_65_n_5,
      O(1) => divider_i_65_n_6,
      O(0) => divider_i_65_n_7,
      S(3) => divider_i_86_n_0,
      S(2) => divider_i_87_n_0,
      S(1) => divider_i_88_n_0,
      S(0) => divider_i_89_n_0
    );
divider_i_66: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_67_n_0,
      CO(3) => divider_i_66_n_0,
      CO(2) => divider_i_66_n_1,
      CO(1) => divider_i_66_n_2,
      CO(0) => divider_i_66_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_66_n_4,
      O(2) => divider_i_66_n_5,
      O(1) => divider_i_66_n_6,
      O(0) => divider_i_66_n_7,
      S(3) => divider_i_90_n_0,
      S(2) => divider_i_91_n_0,
      S(1) => divider_i_92_n_0,
      S(0) => divider_i_93_n_0
    );
divider_i_67: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_68_n_0,
      CO(3) => divider_i_67_n_0,
      CO(2) => divider_i_67_n_1,
      CO(1) => divider_i_67_n_2,
      CO(0) => divider_i_67_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_67_n_4,
      O(2) => divider_i_67_n_5,
      O(1) => divider_i_67_n_6,
      O(0) => divider_i_67_n_7,
      S(3) => divider_i_94_n_0,
      S(2) => divider_i_95_n_0,
      S(1) => divider_i_96_n_0,
      S(0) => divider_i_97_n_0
    );
divider_i_68: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_69_n_0,
      CO(3) => divider_i_68_n_0,
      CO(2) => divider_i_68_n_1,
      CO(1) => divider_i_68_n_2,
      CO(0) => divider_i_68_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_68_n_4,
      O(2) => divider_i_68_n_5,
      O(1) => divider_i_68_n_6,
      O(0) => divider_i_68_n_7,
      S(3) => divider_i_98_n_0,
      S(2) => divider_i_99_n_0,
      S(1) => divider_i_100_n_0,
      S(0) => divider_i_101_n_0
    );
divider_i_69: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_70_n_0,
      CO(3) => divider_i_69_n_0,
      CO(2) => divider_i_69_n_1,
      CO(1) => divider_i_69_n_2,
      CO(0) => divider_i_69_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_69_n_4,
      O(2) => divider_i_69_n_5,
      O(1) => divider_i_69_n_6,
      O(0) => divider_i_69_n_7,
      S(3) => divider_i_102_n_0,
      S(2) => divider_i_103_n_0,
      S(1) => divider_i_104_n_0,
      S(0) => divider_i_105_n_0
    );
divider_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_64_n_7,
      I1 => d(31),
      I2 => d(25),
      O => divider_i_7_n_0
    );
divider_i_70: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => divider_i_70_n_0,
      CO(2) => divider_i_70_n_1,
      CO(1) => divider_i_70_n_2,
      CO(0) => divider_i_70_n_3,
      CYINIT => divider_i_106_n_0,
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_70_n_4,
      O(2) => divider_i_70_n_5,
      O(1) => divider_i_70_n_6,
      O(0) => divider_i_70_n_7,
      S(3) => divider_i_107_n_0,
      S(2) => divider_i_108_n_0,
      S(1) => divider_i_109_n_0,
      S(0) => divider_i_110_n_0
    );
divider_i_71: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_72_n_0,
      CO(3 downto 2) => NLW_divider_i_71_CO_UNCONNECTED(3 downto 2),
      CO(1) => divider_i_71_n_2,
      CO(0) => divider_i_71_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_divider_i_71_O_UNCONNECTED(3),
      O(2) => divider_i_71_n_5,
      O(1) => divider_i_71_n_6,
      O(0) => divider_i_71_n_7,
      S(3) => '0',
      S(2) => divider_i_111_n_0,
      S(1) => divider_i_112_n_0,
      S(0) => divider_i_113_n_0
    );
divider_i_72: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_73_n_0,
      CO(3) => divider_i_72_n_0,
      CO(2) => divider_i_72_n_1,
      CO(1) => divider_i_72_n_2,
      CO(0) => divider_i_72_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_72_n_4,
      O(2) => divider_i_72_n_5,
      O(1) => divider_i_72_n_6,
      O(0) => divider_i_72_n_7,
      S(3) => divider_i_114_n_0,
      S(2) => divider_i_115_n_0,
      S(1) => divider_i_116_n_0,
      S(0) => divider_i_117_n_0
    );
divider_i_73: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_74_n_0,
      CO(3) => divider_i_73_n_0,
      CO(2) => divider_i_73_n_1,
      CO(1) => divider_i_73_n_2,
      CO(0) => divider_i_73_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_73_n_4,
      O(2) => divider_i_73_n_5,
      O(1) => divider_i_73_n_6,
      O(0) => divider_i_73_n_7,
      S(3) => divider_i_118_n_0,
      S(2) => divider_i_119_n_0,
      S(1) => divider_i_120_n_0,
      S(0) => divider_i_121_n_0
    );
divider_i_74: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_75_n_0,
      CO(3) => divider_i_74_n_0,
      CO(2) => divider_i_74_n_1,
      CO(1) => divider_i_74_n_2,
      CO(0) => divider_i_74_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_74_n_4,
      O(2) => divider_i_74_n_5,
      O(1) => divider_i_74_n_6,
      O(0) => divider_i_74_n_7,
      S(3) => divider_i_122_n_0,
      S(2) => divider_i_123_n_0,
      S(1) => divider_i_124_n_0,
      S(0) => divider_i_125_n_0
    );
divider_i_75: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_76_n_0,
      CO(3) => divider_i_75_n_0,
      CO(2) => divider_i_75_n_1,
      CO(1) => divider_i_75_n_2,
      CO(0) => divider_i_75_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_75_n_4,
      O(2) => divider_i_75_n_5,
      O(1) => divider_i_75_n_6,
      O(0) => divider_i_75_n_7,
      S(3) => divider_i_126_n_0,
      S(2) => divider_i_127_n_0,
      S(1) => divider_i_128_n_0,
      S(0) => divider_i_129_n_0
    );
divider_i_76: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_77_n_0,
      CO(3) => divider_i_76_n_0,
      CO(2) => divider_i_76_n_1,
      CO(1) => divider_i_76_n_2,
      CO(0) => divider_i_76_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_76_n_4,
      O(2) => divider_i_76_n_5,
      O(1) => divider_i_76_n_6,
      O(0) => divider_i_76_n_7,
      S(3) => divider_i_130_n_0,
      S(2) => divider_i_131_n_0,
      S(1) => divider_i_132_n_0,
      S(0) => divider_i_133_n_0
    );
divider_i_77: unisim.vcomponents.CARRY4
     port map (
      CI => divider_i_78_n_0,
      CO(3) => divider_i_77_n_0,
      CO(2) => divider_i_77_n_1,
      CO(1) => divider_i_77_n_2,
      CO(0) => divider_i_77_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_77_n_4,
      O(2) => divider_i_77_n_5,
      O(1) => divider_i_77_n_6,
      O(0) => divider_i_77_n_7,
      S(3) => divider_i_134_n_0,
      S(2) => divider_i_135_n_0,
      S(1) => divider_i_136_n_0,
      S(0) => divider_i_137_n_0
    );
divider_i_78: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => divider_i_78_n_0,
      CO(2) => divider_i_78_n_1,
      CO(1) => divider_i_78_n_2,
      CO(0) => divider_i_78_n_3,
      CYINIT => divider_i_138_n_0,
      DI(3 downto 0) => B"0000",
      O(3) => divider_i_78_n_4,
      O(2) => divider_i_78_n_5,
      O(1) => divider_i_78_n_6,
      O(0) => divider_i_78_n_7,
      S(3) => divider_i_139_n_0,
      S(2) => divider_i_140_n_0,
      S(1) => divider_i_141_n_0,
      S(0) => divider_i_142_n_0
    );
divider_i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(31),
      O => divider_i_79_n_0
    );
divider_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_65_n_4,
      I1 => d(31),
      I2 => d(24),
      O => divider_i_8_n_0
    );
divider_i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(30),
      O => divider_i_80_n_0
    );
divider_i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(29),
      O => divider_i_81_n_0
    );
divider_i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(28),
      O => divider_i_82_n_0
    );
divider_i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(27),
      O => divider_i_83_n_0
    );
divider_i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(26),
      O => divider_i_84_n_0
    );
divider_i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(25),
      O => divider_i_85_n_0
    );
divider_i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(24),
      O => divider_i_86_n_0
    );
divider_i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(23),
      O => divider_i_87_n_0
    );
divider_i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(22),
      O => divider_i_88_n_0
    );
divider_i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(21),
      O => divider_i_89_n_0
    );
divider_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divider_i_65_n_5,
      I1 => d(31),
      I2 => d(23),
      O => divider_i_9_n_0
    );
divider_i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(20),
      O => divider_i_90_n_0
    );
divider_i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(19),
      O => divider_i_91_n_0
    );
divider_i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(18),
      O => divider_i_92_n_0
    );
divider_i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(17),
      O => divider_i_93_n_0
    );
divider_i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(16),
      O => divider_i_94_n_0
    );
divider_i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(15),
      O => divider_i_95_n_0
    );
divider_i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(14),
      O => divider_i_96_n_0
    );
divider_i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(13),
      O => divider_i_97_n_0
    );
divider_i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(12),
      O => divider_i_98_n_0
    );
divider_i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d(11),
      O => divider_i_99_n_0
    );
\q[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(10),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(10),
      O => \^q\(10)
    );
\q[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(11),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(11),
      O => \^q\(11)
    );
\q[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(12),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(12),
      O => \^q\(12)
    );
\q[12]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q[8]_INST_0_i_1_n_0\,
      CO(3) => \q[12]_INST_0_i_1_n_0\,
      CO(2) => \q[12]_INST_0_i_1_n_1\,
      CO(1) => \q[12]_INST_0_i_1_n_2\,
      CO(0) => \q[12]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\q[12]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(12),
      O => p_0_in(12)
    );
\q[12]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(11),
      O => p_0_in(11)
    );
\q[12]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(10),
      O => p_0_in(10)
    );
\q[12]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(9),
      O => p_0_in(9)
    );
\q[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(13),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(13),
      O => \^q\(13)
    );
\q[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(14),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(14),
      O => \^q\(14)
    );
\q[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(15),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(15),
      O => \^q\(15)
    );
\q[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(16),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(16),
      O => \^q\(16)
    );
\q[16]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q[12]_INST_0_i_1_n_0\,
      CO(3) => \q[16]_INST_0_i_1_n_0\,
      CO(2) => \q[16]_INST_0_i_1_n_1\,
      CO(1) => \q[16]_INST_0_i_1_n_2\,
      CO(0) => \q[16]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\q[16]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(16),
      O => p_0_in(16)
    );
\q[16]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(15),
      O => p_0_in(15)
    );
\q[16]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(14),
      O => p_0_in(14)
    );
\q[16]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(13),
      O => p_0_in(13)
    );
\q[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(17),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(17),
      O => \^q\(17)
    );
\q[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(18),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(18),
      O => \^q\(18)
    );
\q[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(19),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(19),
      O => \^q\(19)
    );
\q[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(1),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(1),
      O => \^q\(1)
    );
\q[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(20),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(20),
      O => \^q\(20)
    );
\q[20]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q[16]_INST_0_i_1_n_0\,
      CO(3) => \q[20]_INST_0_i_1_n_0\,
      CO(2) => \q[20]_INST_0_i_1_n_1\,
      CO(1) => \q[20]_INST_0_i_1_n_2\,
      CO(0) => \q[20]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\q[20]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(20),
      O => p_0_in(20)
    );
\q[20]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(19),
      O => p_0_in(19)
    );
\q[20]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(18),
      O => p_0_in(18)
    );
\q[20]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(17),
      O => p_0_in(17)
    );
\q[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(21),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(21),
      O => \^q\(21)
    );
\q[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(22),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(22),
      O => \^q\(22)
    );
\q[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(23),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(23),
      O => \^q\(23)
    );
\q[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(24),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(24),
      O => \^q\(24)
    );
\q[24]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q[20]_INST_0_i_1_n_0\,
      CO(3) => \q[24]_INST_0_i_1_n_0\,
      CO(2) => \q[24]_INST_0_i_1_n_1\,
      CO(1) => \q[24]_INST_0_i_1_n_2\,
      CO(0) => \q[24]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3 downto 0) => p_0_in(24 downto 21)
    );
\q[24]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(24),
      O => p_0_in(24)
    );
\q[24]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(23),
      O => p_0_in(23)
    );
\q[24]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(22),
      O => p_0_in(22)
    );
\q[24]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(21),
      O => p_0_in(21)
    );
\q[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(25),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(25),
      O => \^q\(25)
    );
\q[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(26),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(26),
      O => \^q\(26)
    );
\q[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(27),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(27),
      O => \^q\(27)
    );
\q[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(28),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(28),
      O => \^q\(28)
    );
\q[28]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q[24]_INST_0_i_1_n_0\,
      CO(3) => \q[28]_INST_0_i_1_n_0\,
      CO(2) => \q[28]_INST_0_i_1_n_1\,
      CO(1) => \q[28]_INST_0_i_1_n_2\,
      CO(0) => \q[28]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3 downto 0) => p_0_in(28 downto 25)
    );
\q[28]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(28),
      O => p_0_in(28)
    );
\q[28]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(27),
      O => p_0_in(27)
    );
\q[28]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(26),
      O => p_0_in(26)
    );
\q[28]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(25),
      O => p_0_in(25)
    );
\q[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(29),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(29),
      O => \^q\(29)
    );
\q[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(2),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(2),
      O => \^q\(2)
    );
\q[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(30),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(30),
      O => \^q\(30)
    );
\q[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(31),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(31),
      O => \^q\(31)
    );
\q[31]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q[28]_INST_0_i_1_n_0\,
      CO(3 downto 2) => \NLW_q[31]_INST_0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \q[31]_INST_0_i_1_n_2\,
      CO(0) => \q[31]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_q[31]_INST_0_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => p_0_in(31 downto 29)
    );
\q[31]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(31),
      O => p_0_in(31)
    );
\q[31]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(30),
      O => p_0_in(30)
    );
\q[31]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(29),
      O => p_0_in(29)
    );
\q[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(3),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(3),
      O => \^q\(3)
    );
\q[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(4),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(4),
      O => \^q\(4)
    );
\q[4]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q[4]_INST_0_i_1_n_0\,
      CO(2) => \q[4]_INST_0_i_1_n_1\,
      CO(1) => \q[4]_INST_0_i_1_n_2\,
      CO(0) => \q[4]_INST_0_i_1_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\q[4]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\q[4]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(4),
      O => p_0_in(4)
    );
\q[4]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(3),
      O => p_0_in(3)
    );
\q[4]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(2),
      O => p_0_in(2)
    );
\q[4]_INST_0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(1),
      O => p_0_in(1)
    );
\q[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(5),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(5),
      O => \^q\(5)
    );
\q[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(6),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(6),
      O => \^q\(6)
    );
\q[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(7),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(7),
      O => \^q\(7)
    );
\q[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(8),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(8),
      O => \^q\(8)
    );
\q[8]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q[4]_INST_0_i_1_n_0\,
      CO(3) => \q[8]_INST_0_i_1_n_0\,
      CO(2) => \q[8]_INST_0_i_1_n_1\,
      CO(1) => \q[8]_INST_0_i_1_n_2\,
      CO(0) => \q[8]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\q[8]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(8),
      O => p_0_in(8)
    );
\q[8]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(7),
      O => p_0_in(7)
    );
\q[8]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(6),
      O => p_0_in(6)
    );
\q[8]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_s(5),
      O => p_0_in(5)
    );
\q[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => q_s(9),
      I1 => d(31),
      I2 => m(31),
      I3 => plusOp(9),
      O => \^q\(9)
    );
\r[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(10),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[12]_INST_0_i_1_n_6\,
      O => \^r\(10)
    );
\r[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(11),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[12]_INST_0_i_1_n_5\,
      O => \^r\(11)
    );
\r[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(12),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[12]_INST_0_i_1_n_4\,
      O => \^r\(12)
    );
\r[12]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r[8]_INST_0_i_1_n_0\,
      CO(3) => \r[12]_INST_0_i_1_n_0\,
      CO(2) => \r[12]_INST_0_i_1_n_1\,
      CO(1) => \r[12]_INST_0_i_1_n_2\,
      CO(0) => \r[12]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r[12]_INST_0_i_1_n_4\,
      O(2) => \r[12]_INST_0_i_1_n_5\,
      O(1) => \r[12]_INST_0_i_1_n_6\,
      O(0) => \r[12]_INST_0_i_1_n_7\,
      S(3) => \r[12]_INST_0_i_2_n_0\,
      S(2) => \r[12]_INST_0_i_3_n_0\,
      S(1) => \r[12]_INST_0_i_4_n_0\,
      S(0) => \r[12]_INST_0_i_5_n_0\
    );
\r[12]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(12),
      O => \r[12]_INST_0_i_2_n_0\
    );
\r[12]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(11),
      O => \r[12]_INST_0_i_3_n_0\
    );
\r[12]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(10),
      O => \r[12]_INST_0_i_4_n_0\
    );
\r[12]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(9),
      O => \r[12]_INST_0_i_5_n_0\
    );
\r[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(13),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[16]_INST_0_i_1_n_7\,
      O => \^r\(13)
    );
\r[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(14),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[16]_INST_0_i_1_n_6\,
      O => \^r\(14)
    );
\r[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(15),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[16]_INST_0_i_1_n_5\,
      O => \^r\(15)
    );
\r[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(16),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[16]_INST_0_i_1_n_4\,
      O => \^r\(16)
    );
\r[16]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r[12]_INST_0_i_1_n_0\,
      CO(3) => \r[16]_INST_0_i_1_n_0\,
      CO(2) => \r[16]_INST_0_i_1_n_1\,
      CO(1) => \r[16]_INST_0_i_1_n_2\,
      CO(0) => \r[16]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r[16]_INST_0_i_1_n_4\,
      O(2) => \r[16]_INST_0_i_1_n_5\,
      O(1) => \r[16]_INST_0_i_1_n_6\,
      O(0) => \r[16]_INST_0_i_1_n_7\,
      S(3) => \r[16]_INST_0_i_2_n_0\,
      S(2) => \r[16]_INST_0_i_3_n_0\,
      S(1) => \r[16]_INST_0_i_4_n_0\,
      S(0) => \r[16]_INST_0_i_5_n_0\
    );
\r[16]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(16),
      O => \r[16]_INST_0_i_2_n_0\
    );
\r[16]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(15),
      O => \r[16]_INST_0_i_3_n_0\
    );
\r[16]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(14),
      O => \r[16]_INST_0_i_4_n_0\
    );
\r[16]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(13),
      O => \r[16]_INST_0_i_5_n_0\
    );
\r[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(17),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[20]_INST_0_i_1_n_7\,
      O => \^r\(17)
    );
\r[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(18),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[20]_INST_0_i_1_n_6\,
      O => \^r\(18)
    );
\r[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(19),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[20]_INST_0_i_1_n_5\,
      O => \^r\(19)
    );
\r[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \r[4]_INST_0_i_1_n_7\,
      I1 => d(31),
      I2 => m(31),
      I3 => r_s(1),
      O => \^r\(1)
    );
\r[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(20),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[20]_INST_0_i_1_n_4\,
      O => \^r\(20)
    );
\r[20]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r[16]_INST_0_i_1_n_0\,
      CO(3) => \r[20]_INST_0_i_1_n_0\,
      CO(2) => \r[20]_INST_0_i_1_n_1\,
      CO(1) => \r[20]_INST_0_i_1_n_2\,
      CO(0) => \r[20]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r[20]_INST_0_i_1_n_4\,
      O(2) => \r[20]_INST_0_i_1_n_5\,
      O(1) => \r[20]_INST_0_i_1_n_6\,
      O(0) => \r[20]_INST_0_i_1_n_7\,
      S(3) => \r[20]_INST_0_i_2_n_0\,
      S(2) => \r[20]_INST_0_i_3_n_0\,
      S(1) => \r[20]_INST_0_i_4_n_0\,
      S(0) => \r[20]_INST_0_i_5_n_0\
    );
\r[20]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(20),
      O => \r[20]_INST_0_i_2_n_0\
    );
\r[20]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(19),
      O => \r[20]_INST_0_i_3_n_0\
    );
\r[20]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(18),
      O => \r[20]_INST_0_i_4_n_0\
    );
\r[20]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(17),
      O => \r[20]_INST_0_i_5_n_0\
    );
\r[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(21),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[24]_INST_0_i_1_n_7\,
      O => \^r\(21)
    );
\r[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(22),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[24]_INST_0_i_1_n_6\,
      O => \^r\(22)
    );
\r[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(23),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[24]_INST_0_i_1_n_5\,
      O => \^r\(23)
    );
\r[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(24),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[24]_INST_0_i_1_n_4\,
      O => \^r\(24)
    );
\r[24]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r[20]_INST_0_i_1_n_0\,
      CO(3) => \r[24]_INST_0_i_1_n_0\,
      CO(2) => \r[24]_INST_0_i_1_n_1\,
      CO(1) => \r[24]_INST_0_i_1_n_2\,
      CO(0) => \r[24]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r[24]_INST_0_i_1_n_4\,
      O(2) => \r[24]_INST_0_i_1_n_5\,
      O(1) => \r[24]_INST_0_i_1_n_6\,
      O(0) => \r[24]_INST_0_i_1_n_7\,
      S(3) => \r[24]_INST_0_i_2_n_0\,
      S(2) => \r[24]_INST_0_i_3_n_0\,
      S(1) => \r[24]_INST_0_i_4_n_0\,
      S(0) => \r[24]_INST_0_i_5_n_0\
    );
\r[24]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(24),
      O => \r[24]_INST_0_i_2_n_0\
    );
\r[24]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(23),
      O => \r[24]_INST_0_i_3_n_0\
    );
\r[24]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(22),
      O => \r[24]_INST_0_i_4_n_0\
    );
\r[24]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(21),
      O => \r[24]_INST_0_i_5_n_0\
    );
\r[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(25),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[28]_INST_0_i_1_n_7\,
      O => \^r\(25)
    );
\r[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(26),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[28]_INST_0_i_1_n_6\,
      O => \^r\(26)
    );
\r[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(27),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[28]_INST_0_i_1_n_5\,
      O => \^r\(27)
    );
\r[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(28),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[28]_INST_0_i_1_n_4\,
      O => \^r\(28)
    );
\r[28]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r[24]_INST_0_i_1_n_0\,
      CO(3) => \r[28]_INST_0_i_1_n_0\,
      CO(2) => \r[28]_INST_0_i_1_n_1\,
      CO(1) => \r[28]_INST_0_i_1_n_2\,
      CO(0) => \r[28]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r[28]_INST_0_i_1_n_4\,
      O(2) => \r[28]_INST_0_i_1_n_5\,
      O(1) => \r[28]_INST_0_i_1_n_6\,
      O(0) => \r[28]_INST_0_i_1_n_7\,
      S(3) => \r[28]_INST_0_i_2_n_0\,
      S(2) => \r[28]_INST_0_i_3_n_0\,
      S(1) => \r[28]_INST_0_i_4_n_0\,
      S(0) => \r[28]_INST_0_i_5_n_0\
    );
\r[28]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(28),
      O => \r[28]_INST_0_i_2_n_0\
    );
\r[28]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(27),
      O => \r[28]_INST_0_i_3_n_0\
    );
\r[28]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(26),
      O => \r[28]_INST_0_i_4_n_0\
    );
\r[28]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(25),
      O => \r[28]_INST_0_i_5_n_0\
    );
\r[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(29),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[31]_INST_0_i_1_n_7\,
      O => \^r\(29)
    );
\r[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \r[4]_INST_0_i_1_n_6\,
      I1 => d(31),
      I2 => m(31),
      I3 => r_s(2),
      O => \^r\(2)
    );
\r[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(30),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[31]_INST_0_i_1_n_6\,
      O => \^r\(30)
    );
\r[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(31),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[31]_INST_0_i_1_n_5\,
      O => \^r\(31)
    );
\r[31]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r[28]_INST_0_i_1_n_0\,
      CO(3 downto 2) => \NLW_r[31]_INST_0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r[31]_INST_0_i_1_n_2\,
      CO(0) => \r[31]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r[31]_INST_0_i_1_O_UNCONNECTED\(3),
      O(2) => \r[31]_INST_0_i_1_n_5\,
      O(1) => \r[31]_INST_0_i_1_n_6\,
      O(0) => \r[31]_INST_0_i_1_n_7\,
      S(3) => '0',
      S(2) => \r[31]_INST_0_i_2_n_0\,
      S(1) => \r[31]_INST_0_i_3_n_0\,
      S(0) => \r[31]_INST_0_i_4_n_0\
    );
\r[31]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(31),
      O => \r[31]_INST_0_i_2_n_0\
    );
\r[31]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(30),
      O => \r[31]_INST_0_i_3_n_0\
    );
\r[31]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(29),
      O => \r[31]_INST_0_i_4_n_0\
    );
\r[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \r[4]_INST_0_i_1_n_5\,
      I1 => d(31),
      I2 => m(31),
      I3 => r_s(3),
      O => \^r\(3)
    );
\r[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \r[4]_INST_0_i_1_n_4\,
      I1 => d(31),
      I2 => m(31),
      I3 => r_s(4),
      O => \^r\(4)
    );
\r[4]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r[4]_INST_0_i_1_n_0\,
      CO(2) => \r[4]_INST_0_i_1_n_1\,
      CO(1) => \r[4]_INST_0_i_1_n_2\,
      CO(0) => \r[4]_INST_0_i_1_n_3\,
      CYINIT => \r[4]_INST_0_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \r[4]_INST_0_i_1_n_4\,
      O(2) => \r[4]_INST_0_i_1_n_5\,
      O(1) => \r[4]_INST_0_i_1_n_6\,
      O(0) => \r[4]_INST_0_i_1_n_7\,
      S(3) => \r[4]_INST_0_i_3_n_0\,
      S(2) => \r[4]_INST_0_i_4_n_0\,
      S(1) => \r[4]_INST_0_i_5_n_0\,
      S(0) => \r[4]_INST_0_i_6_n_0\
    );
\r[4]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r\(0),
      O => \r[4]_INST_0_i_2_n_0\
    );
\r[4]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(4),
      O => \r[4]_INST_0_i_3_n_0\
    );
\r[4]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(3),
      O => \r[4]_INST_0_i_4_n_0\
    );
\r[4]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(2),
      O => \r[4]_INST_0_i_5_n_0\
    );
\r[4]_INST_0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(1),
      O => \r[4]_INST_0_i_6_n_0\
    );
\r[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(5),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[8]_INST_0_i_1_n_7\,
      O => \^r\(5)
    );
\r[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(6),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[8]_INST_0_i_1_n_6\,
      O => \^r\(6)
    );
\r[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(7),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[8]_INST_0_i_1_n_5\,
      O => \^r\(7)
    );
\r[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(8),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[8]_INST_0_i_1_n_4\,
      O => \^r\(8)
    );
\r[8]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r[4]_INST_0_i_1_n_0\,
      CO(3) => \r[8]_INST_0_i_1_n_0\,
      CO(2) => \r[8]_INST_0_i_1_n_1\,
      CO(1) => \r[8]_INST_0_i_1_n_2\,
      CO(0) => \r[8]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r[8]_INST_0_i_1_n_4\,
      O(2) => \r[8]_INST_0_i_1_n_5\,
      O(1) => \r[8]_INST_0_i_1_n_6\,
      O(0) => \r[8]_INST_0_i_1_n_7\,
      S(3) => \r[8]_INST_0_i_2_n_0\,
      S(2) => \r[8]_INST_0_i_3_n_0\,
      S(1) => \r[8]_INST_0_i_4_n_0\,
      S(0) => \r[8]_INST_0_i_5_n_0\
    );
\r[8]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(8),
      O => \r[8]_INST_0_i_2_n_0\
    );
\r[8]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(7),
      O => \r[8]_INST_0_i_3_n_0\
    );
\r[8]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(6),
      O => \r[8]_INST_0_i_4_n_0\
    );
\r[8]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_s(5),
      O => \r[8]_INST_0_i_5_n_0\
    );
\r[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => r_s(9),
      I1 => d(31),
      I2 => m(31),
      I3 => \r[12]_INST_0_i_1_n_7\,
      O => \^r\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Dot_prod_module is
  port (
    clock : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    read_enable : in STD_LOGIC;
    sel_register : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sel_result : in STD_LOGIC;
    write_enable : in STD_LOGIC;
    result : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end Dot_prod_module;

architecture STRUCTURE of Dot_prod_module is
  signal Acc_n_0 : STD_LOGIC;
  signal Acc_n_1 : STD_LOGIC;
  signal Acc_n_10 : STD_LOGIC;
  signal Acc_n_11 : STD_LOGIC;
  signal Acc_n_12 : STD_LOGIC;
  signal Acc_n_13 : STD_LOGIC;
  signal Acc_n_14 : STD_LOGIC;
  signal Acc_n_15 : STD_LOGIC;
  signal Acc_n_16 : STD_LOGIC;
  signal Acc_n_17 : STD_LOGIC;
  signal Acc_n_18 : STD_LOGIC;
  signal Acc_n_19 : STD_LOGIC;
  signal Acc_n_2 : STD_LOGIC;
  signal Acc_n_20 : STD_LOGIC;
  signal Acc_n_21 : STD_LOGIC;
  signal Acc_n_22 : STD_LOGIC;
  signal Acc_n_23 : STD_LOGIC;
  signal Acc_n_24 : STD_LOGIC;
  signal Acc_n_25 : STD_LOGIC;
  signal Acc_n_26 : STD_LOGIC;
  signal Acc_n_27 : STD_LOGIC;
  signal Acc_n_28 : STD_LOGIC;
  signal Acc_n_29 : STD_LOGIC;
  signal Acc_n_3 : STD_LOGIC;
  signal Acc_n_30 : STD_LOGIC;
  signal Acc_n_31 : STD_LOGIC;
  signal Acc_n_32 : STD_LOGIC;
  signal Acc_n_33 : STD_LOGIC;
  signal Acc_n_34 : STD_LOGIC;
  signal Acc_n_35 : STD_LOGIC;
  signal Acc_n_36 : STD_LOGIC;
  signal Acc_n_37 : STD_LOGIC;
  signal Acc_n_38 : STD_LOGIC;
  signal Acc_n_39 : STD_LOGIC;
  signal Acc_n_4 : STD_LOGIC;
  signal Acc_n_40 : STD_LOGIC;
  signal Acc_n_41 : STD_LOGIC;
  signal Acc_n_42 : STD_LOGIC;
  signal Acc_n_43 : STD_LOGIC;
  signal Acc_n_44 : STD_LOGIC;
  signal Acc_n_45 : STD_LOGIC;
  signal Acc_n_46 : STD_LOGIC;
  signal Acc_n_47 : STD_LOGIC;
  signal Acc_n_48 : STD_LOGIC;
  signal Acc_n_49 : STD_LOGIC;
  signal Acc_n_5 : STD_LOGIC;
  signal Acc_n_50 : STD_LOGIC;
  signal Acc_n_51 : STD_LOGIC;
  signal Acc_n_52 : STD_LOGIC;
  signal Acc_n_53 : STD_LOGIC;
  signal Acc_n_54 : STD_LOGIC;
  signal Acc_n_55 : STD_LOGIC;
  signal Acc_n_56 : STD_LOGIC;
  signal Acc_n_57 : STD_LOGIC;
  signal Acc_n_58 : STD_LOGIC;
  signal Acc_n_59 : STD_LOGIC;
  signal Acc_n_6 : STD_LOGIC;
  signal Acc_n_60 : STD_LOGIC;
  signal Acc_n_61 : STD_LOGIC;
  signal Acc_n_62 : STD_LOGIC;
  signal Acc_n_63 : STD_LOGIC;
  signal Acc_n_7 : STD_LOGIC;
  signal Acc_n_8 : STD_LOGIC;
  signal Acc_n_9 : STD_LOGIC;
  signal result1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal result2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal result3 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal result4 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal x1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal x2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal x3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal x4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Acc_cout_UNCONNECTED : STD_LOGIC;
  attribute INIT_FILE : string;
  attribute INIT_FILE of Register_file : label is "registers_dot.txt";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \result[0]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \result[10]_INST_0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \result[11]_INST_0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \result[12]_INST_0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \result[13]_INST_0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \result[14]_INST_0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \result[15]_INST_0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \result[16]_INST_0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \result[17]_INST_0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \result[18]_INST_0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \result[19]_INST_0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \result[1]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \result[20]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \result[21]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \result[22]_INST_0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \result[23]_INST_0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \result[24]_INST_0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \result[25]_INST_0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \result[26]_INST_0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \result[27]_INST_0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \result[28]_INST_0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \result[29]_INST_0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \result[2]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \result[30]_INST_0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \result[31]_INST_0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \result[3]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \result[4]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \result[5]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \result[6]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \result[7]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \result[8]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \result[9]_INST_0\ : label is "soft_lutpair298";
begin
Acc: entity work.Adder
     port map (
      cout => NLW_Acc_cout_UNCONNECTED,
      result(63) => Acc_n_0,
      result(62) => Acc_n_1,
      result(61) => Acc_n_2,
      result(60) => Acc_n_3,
      result(59) => Acc_n_4,
      result(58) => Acc_n_5,
      result(57) => Acc_n_6,
      result(56) => Acc_n_7,
      result(55) => Acc_n_8,
      result(54) => Acc_n_9,
      result(53) => Acc_n_10,
      result(52) => Acc_n_11,
      result(51) => Acc_n_12,
      result(50) => Acc_n_13,
      result(49) => Acc_n_14,
      result(48) => Acc_n_15,
      result(47) => Acc_n_16,
      result(46) => Acc_n_17,
      result(45) => Acc_n_18,
      result(44) => Acc_n_19,
      result(43) => Acc_n_20,
      result(42) => Acc_n_21,
      result(41) => Acc_n_22,
      result(40) => Acc_n_23,
      result(39) => Acc_n_24,
      result(38) => Acc_n_25,
      result(37) => Acc_n_26,
      result(36) => Acc_n_27,
      result(35) => Acc_n_28,
      result(34) => Acc_n_29,
      result(33) => Acc_n_30,
      result(32) => Acc_n_31,
      result(31) => Acc_n_32,
      result(30) => Acc_n_33,
      result(29) => Acc_n_34,
      result(28) => Acc_n_35,
      result(27) => Acc_n_36,
      result(26) => Acc_n_37,
      result(25) => Acc_n_38,
      result(24) => Acc_n_39,
      result(23) => Acc_n_40,
      result(22) => Acc_n_41,
      result(21) => Acc_n_42,
      result(20) => Acc_n_43,
      result(19) => Acc_n_44,
      result(18) => Acc_n_45,
      result(17) => Acc_n_46,
      result(16) => Acc_n_47,
      result(15) => Acc_n_48,
      result(14) => Acc_n_49,
      result(13) => Acc_n_50,
      result(12) => Acc_n_51,
      result(11) => Acc_n_52,
      result(10) => Acc_n_53,
      result(9) => Acc_n_54,
      result(8) => Acc_n_55,
      result(7) => Acc_n_56,
      result(6) => Acc_n_57,
      result(5) => Acc_n_58,
      result(4) => Acc_n_59,
      result(3) => Acc_n_60,
      result(2) => Acc_n_61,
      result(1) => Acc_n_62,
      result(0) => Acc_n_63,
      x1(63 downto 0) => result1(63 downto 0),
      x2(63 downto 0) => result2(63 downto 0),
      x3(63 downto 0) => result3(63 downto 0),
      x4(63 downto 0) => result4(63 downto 0)
    );
Register_file: entity work.Register_Dot
     port map (
      clock => clock,
      din(31 downto 0) => din(31 downto 0),
      read_enable => read_enable,
      sel(2 downto 0) => sel_register(2 downto 0),
      write_enable => write_enable,
      x1(31 downto 0) => x1(31 downto 0),
      x2(31 downto 0) => x2(31 downto 0),
      x3(31 downto 0) => x3(31 downto 0),
      x4(31 downto 0) => x4(31 downto 0),
      y1(31 downto 0) => y1(31 downto 0),
      y2(31 downto 0) => y2(31 downto 0),
      y3(31 downto 0) => y3(31 downto 0),
      y4(31 downto 0) => y4(31 downto 0)
    );
mult1: entity work.\multiplier__1\
     port map (
      a(31 downto 0) => x1(31 downto 0),
      b(31 downto 0) => y1(31 downto 0),
      clock => '0',
      result(63 downto 0) => result1(63 downto 0)
    );
mult2: entity work.\multiplier__2\
     port map (
      a(31 downto 0) => x2(31 downto 0),
      b(31 downto 0) => y2(31 downto 0),
      clock => '0',
      result(63 downto 0) => result2(63 downto 0)
    );
mult3: entity work.\multiplier__3\
     port map (
      a(31 downto 0) => x3(31 downto 0),
      b(31 downto 0) => y3(31 downto 0),
      clock => '0',
      result(63 downto 0) => result3(63 downto 0)
    );
mult4: entity work.multiplier
     port map (
      a(31 downto 0) => x4(31 downto 0),
      b(31 downto 0) => y4(31 downto 0),
      clock => '0',
      result(63 downto 0) => result4(63 downto 0)
    );
\result[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_31,
      I1 => sel_result,
      I2 => Acc_n_63,
      O => result(0)
    );
\result[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_21,
      I1 => sel_result,
      I2 => Acc_n_53,
      O => result(10)
    );
\result[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_20,
      I1 => sel_result,
      I2 => Acc_n_52,
      O => result(11)
    );
\result[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_19,
      I1 => sel_result,
      I2 => Acc_n_51,
      O => result(12)
    );
\result[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_18,
      I1 => sel_result,
      I2 => Acc_n_50,
      O => result(13)
    );
\result[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_17,
      I1 => sel_result,
      I2 => Acc_n_49,
      O => result(14)
    );
\result[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_16,
      I1 => sel_result,
      I2 => Acc_n_48,
      O => result(15)
    );
\result[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_15,
      I1 => sel_result,
      I2 => Acc_n_47,
      O => result(16)
    );
\result[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_14,
      I1 => sel_result,
      I2 => Acc_n_46,
      O => result(17)
    );
\result[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_13,
      I1 => sel_result,
      I2 => Acc_n_45,
      O => result(18)
    );
\result[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_12,
      I1 => sel_result,
      I2 => Acc_n_44,
      O => result(19)
    );
\result[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_30,
      I1 => sel_result,
      I2 => Acc_n_62,
      O => result(1)
    );
\result[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_11,
      I1 => sel_result,
      I2 => Acc_n_43,
      O => result(20)
    );
\result[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_10,
      I1 => sel_result,
      I2 => Acc_n_42,
      O => result(21)
    );
\result[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_9,
      I1 => sel_result,
      I2 => Acc_n_41,
      O => result(22)
    );
\result[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_8,
      I1 => sel_result,
      I2 => Acc_n_40,
      O => result(23)
    );
\result[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_7,
      I1 => sel_result,
      I2 => Acc_n_39,
      O => result(24)
    );
\result[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_6,
      I1 => sel_result,
      I2 => Acc_n_38,
      O => result(25)
    );
\result[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_5,
      I1 => sel_result,
      I2 => Acc_n_37,
      O => result(26)
    );
\result[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_4,
      I1 => sel_result,
      I2 => Acc_n_36,
      O => result(27)
    );
\result[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_3,
      I1 => sel_result,
      I2 => Acc_n_35,
      O => result(28)
    );
\result[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_2,
      I1 => sel_result,
      I2 => Acc_n_34,
      O => result(29)
    );
\result[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_29,
      I1 => sel_result,
      I2 => Acc_n_61,
      O => result(2)
    );
\result[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_1,
      I1 => sel_result,
      I2 => Acc_n_33,
      O => result(30)
    );
\result[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_0,
      I1 => sel_result,
      I2 => Acc_n_32,
      O => result(31)
    );
\result[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_28,
      I1 => sel_result,
      I2 => Acc_n_60,
      O => result(3)
    );
\result[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_27,
      I1 => sel_result,
      I2 => Acc_n_59,
      O => result(4)
    );
\result[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_26,
      I1 => sel_result,
      I2 => Acc_n_58,
      O => result(5)
    );
\result[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_25,
      I1 => sel_result,
      I2 => Acc_n_57,
      O => result(6)
    );
\result[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_24,
      I1 => sel_result,
      I2 => Acc_n_56,
      O => result(7)
    );
\result[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_23,
      I1 => sel_result,
      I2 => Acc_n_55,
      O => result(8)
    );
\result[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Acc_n_22,
      I1 => sel_result,
      I2 => Acc_n_54,
      O => result(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Two_bit_adder is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
end Two_bit_adder;

architecture STRUCTURE of Two_bit_adder is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__1\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.one_bit_adder
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__1\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__1\ : entity is "Two_bit_adder";
end \Two_bit_adder__1\;

architecture STRUCTURE of \Two_bit_adder__1\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__3\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__2\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__10\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__10\ : entity is "Two_bit_adder";
end \Two_bit_adder__10\;

architecture STRUCTURE of \Two_bit_adder__10\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__21\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__20\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__11\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__11\ : entity is "Two_bit_adder";
end \Two_bit_adder__11\;

architecture STRUCTURE of \Two_bit_adder__11\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__23\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__22\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__12\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__12\ : entity is "Two_bit_adder";
end \Two_bit_adder__12\;

architecture STRUCTURE of \Two_bit_adder__12\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__25\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__24\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__13\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__13\ : entity is "Two_bit_adder";
end \Two_bit_adder__13\;

architecture STRUCTURE of \Two_bit_adder__13\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__27\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__26\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__14\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__14\ : entity is "Two_bit_adder";
end \Two_bit_adder__14\;

architecture STRUCTURE of \Two_bit_adder__14\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__29\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__28\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__15\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__15\ : entity is "Two_bit_adder";
end \Two_bit_adder__15\;

architecture STRUCTURE of \Two_bit_adder__15\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__31\
     port map (
      a => a0,
      b => b0,
      cin => '0',
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__30\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__2\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__2\ : entity is "Two_bit_adder";
end \Two_bit_adder__2\;

architecture STRUCTURE of \Two_bit_adder__2\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__5\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__4\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__3\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__3\ : entity is "Two_bit_adder";
end \Two_bit_adder__3\;

architecture STRUCTURE of \Two_bit_adder__3\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__7\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__6\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__4\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__4\ : entity is "Two_bit_adder";
end \Two_bit_adder__4\;

architecture STRUCTURE of \Two_bit_adder__4\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__9\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__8\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__5\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__5\ : entity is "Two_bit_adder";
end \Two_bit_adder__5\;

architecture STRUCTURE of \Two_bit_adder__5\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__11\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__10\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__6\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__6\ : entity is "Two_bit_adder";
end \Two_bit_adder__6\;

architecture STRUCTURE of \Two_bit_adder__6\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__13\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__12\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__7\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__7\ : entity is "Two_bit_adder";
end \Two_bit_adder__7\;

architecture STRUCTURE of \Two_bit_adder__7\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__15\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__14\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__8\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__8\ : entity is "Two_bit_adder";
end \Two_bit_adder__8\;

architecture STRUCTURE of \Two_bit_adder__8\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__17\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__16\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Two_bit_adder__9\ is
  port (
    a0 : in STD_LOGIC;
    a1 : in STD_LOGIC;
    b0 : in STD_LOGIC;
    b1 : in STD_LOGIC;
    cin : in STD_LOGIC;
    s0 : out STD_LOGIC;
    s1 : out STD_LOGIC;
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Two_bit_adder__9\ : entity is "Two_bit_adder";
end \Two_bit_adder__9\;

architecture STRUCTURE of \Two_bit_adder__9\ is
  signal c_temp1 : STD_LOGIC;
begin
f1: entity work.\one_bit_adder__19\
     port map (
      a => a0,
      b => b0,
      cin => cin,
      cout => c_temp1,
      sum => s0
    );
f2: entity work.\one_bit_adder__18\
     port map (
      a => a1,
      b => b1,
      cin => c_temp1,
      cout => cout,
      sum => s1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity instruction_block_module_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of instruction_block_module_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end instruction_block_module_blk_mem_gen_prim_width;

architecture STRUCTURE of instruction_block_module_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.instruction_block_module_blk_mem_gen_prim_wrapper_init
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(3 downto 0) => wea(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory_block_module_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ena_0 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory_block_module_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end memory_block_module_blk_mem_gen_prim_width;

architecture STRUCTURE of memory_block_module_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.memory_block_module_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(15 downto 0) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(15 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      ena => ena,
      ena_0 => ena_0,
      wea(1 downto 0) => wea(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \memory_block_module_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \memory_block_module_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \memory_block_module_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \memory_block_module_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      ena_array(0) => ena_array(0),
      wea(3 downto 0) => wea(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \memory_block_module_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \memory_block_module_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \memory_block_module_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \memory_block_module_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(15 downto 0) => \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(15 downto 0),
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ => \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(1 downto 0) => wea(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity four_bit_adder is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cout : out STD_LOGIC
  );
end four_bit_adder;

architecture STRUCTURE of four_bit_adder is
  signal c_temp0 : STD_LOGIC;
begin
f0: entity work.\Two_bit_adder__1\
     port map (
      a0 => a(0),
      a1 => a(1),
      b0 => b(0),
      b1 => b(1),
      cin => cin,
      cout => c_temp0,
      s0 => sum(0),
      s1 => sum(1)
    );
f1: entity work.Two_bit_adder
     port map (
      a0 => a(2),
      a1 => a(3),
      b0 => b(2),
      b1 => b(3),
      cin => c_temp0,
      cout => cout,
      s0 => sum(2),
      s1 => sum(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \four_bit_adder__1\ is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \four_bit_adder__1\ : entity is "four_bit_adder";
end \four_bit_adder__1\;

architecture STRUCTURE of \four_bit_adder__1\ is
  signal c_temp0 : STD_LOGIC;
begin
f0: entity work.\Two_bit_adder__3\
     port map (
      a0 => a(0),
      a1 => a(1),
      b0 => b(0),
      b1 => b(1),
      cin => cin,
      cout => c_temp0,
      s0 => sum(0),
      s1 => sum(1)
    );
f1: entity work.\Two_bit_adder__2\
     port map (
      a0 => a(2),
      a1 => a(3),
      b0 => b(2),
      b1 => b(3),
      cin => c_temp0,
      cout => cout,
      s0 => sum(2),
      s1 => sum(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \four_bit_adder__2\ is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \four_bit_adder__2\ : entity is "four_bit_adder";
end \four_bit_adder__2\;

architecture STRUCTURE of \four_bit_adder__2\ is
  signal c_temp0 : STD_LOGIC;
begin
f0: entity work.\Two_bit_adder__5\
     port map (
      a0 => a(0),
      a1 => a(1),
      b0 => b(0),
      b1 => b(1),
      cin => cin,
      cout => c_temp0,
      s0 => sum(0),
      s1 => sum(1)
    );
f1: entity work.\Two_bit_adder__4\
     port map (
      a0 => a(2),
      a1 => a(3),
      b0 => b(2),
      b1 => b(3),
      cin => c_temp0,
      cout => cout,
      s0 => sum(2),
      s1 => sum(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \four_bit_adder__3\ is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \four_bit_adder__3\ : entity is "four_bit_adder";
end \four_bit_adder__3\;

architecture STRUCTURE of \four_bit_adder__3\ is
  signal c_temp0 : STD_LOGIC;
begin
f0: entity work.\Two_bit_adder__7\
     port map (
      a0 => a(0),
      a1 => a(1),
      b0 => b(0),
      b1 => b(1),
      cin => cin,
      cout => c_temp0,
      s0 => sum(0),
      s1 => sum(1)
    );
f1: entity work.\Two_bit_adder__6\
     port map (
      a0 => a(2),
      a1 => a(3),
      b0 => b(2),
      b1 => b(3),
      cin => c_temp0,
      cout => cout,
      s0 => sum(2),
      s1 => sum(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \four_bit_adder__4\ is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \four_bit_adder__4\ : entity is "four_bit_adder";
end \four_bit_adder__4\;

architecture STRUCTURE of \four_bit_adder__4\ is
  signal c_temp0 : STD_LOGIC;
begin
f0: entity work.\Two_bit_adder__9\
     port map (
      a0 => a(0),
      a1 => a(1),
      b0 => b(0),
      b1 => b(1),
      cin => cin,
      cout => c_temp0,
      s0 => sum(0),
      s1 => sum(1)
    );
f1: entity work.\Two_bit_adder__8\
     port map (
      a0 => a(2),
      a1 => a(3),
      b0 => b(2),
      b1 => b(3),
      cin => c_temp0,
      cout => cout,
      s0 => sum(2),
      s1 => sum(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \four_bit_adder__5\ is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \four_bit_adder__5\ : entity is "four_bit_adder";
end \four_bit_adder__5\;

architecture STRUCTURE of \four_bit_adder__5\ is
  signal c_temp0 : STD_LOGIC;
begin
f0: entity work.\Two_bit_adder__11\
     port map (
      a0 => a(0),
      a1 => a(1),
      b0 => b(0),
      b1 => b(1),
      cin => cin,
      cout => c_temp0,
      s0 => sum(0),
      s1 => sum(1)
    );
f1: entity work.\Two_bit_adder__10\
     port map (
      a0 => a(2),
      a1 => a(3),
      b0 => b(2),
      b1 => b(3),
      cin => c_temp0,
      cout => cout,
      s0 => sum(2),
      s1 => sum(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \four_bit_adder__6\ is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \four_bit_adder__6\ : entity is "four_bit_adder";
end \four_bit_adder__6\;

architecture STRUCTURE of \four_bit_adder__6\ is
  signal c_temp0 : STD_LOGIC;
begin
f0: entity work.\Two_bit_adder__13\
     port map (
      a0 => a(0),
      a1 => a(1),
      b0 => b(0),
      b1 => b(1),
      cin => cin,
      cout => c_temp0,
      s0 => sum(0),
      s1 => sum(1)
    );
f1: entity work.\Two_bit_adder__12\
     port map (
      a0 => a(2),
      a1 => a(3),
      b0 => b(2),
      b1 => b(3),
      cin => c_temp0,
      cout => cout,
      s0 => sum(2),
      s1 => sum(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \four_bit_adder__7\ is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \four_bit_adder__7\ : entity is "four_bit_adder";
end \four_bit_adder__7\;

architecture STRUCTURE of \four_bit_adder__7\ is
  signal c_temp0 : STD_LOGIC;
begin
f0: entity work.\Two_bit_adder__15\
     port map (
      a0 => a(0),
      a1 => a(1),
      b0 => b(0),
      b1 => b(1),
      cin => '0',
      cout => c_temp0,
      s0 => sum(0),
      s1 => sum(1)
    );
f1: entity work.\Two_bit_adder__14\
     port map (
      a0 => a(2),
      a1 => a(3),
      b0 => b(2),
      b1 => b(3),
      cin => c_temp0,
      cout => cout,
      s0 => sum(2),
      s1 => sum(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity instruction_block_module_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of instruction_block_module_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end instruction_block_module_blk_mem_gen_generic_cstr;

architecture STRUCTURE of instruction_block_module_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.instruction_block_module_blk_mem_gen_prim_width
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(3 downto 0) => wea(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory_block_module_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory_block_module_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end memory_block_module_blk_mem_gen_generic_cstr;

architecture STRUCTURE of memory_block_module_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ram_douta : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ramloop[0].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_9\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.memory_block_module_bindec
     port map (
      addra(1 downto 0) => addra(10 downto 9),
      ena => ena,
      ena_array(0) => ena_array(2)
    );
\has_mux_a.A\: entity work.memory_block_module_blk_mem_gen_mux
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      DOBDO(15) => \ramloop[1].ram.r_n_16\,
      DOBDO(14) => \ramloop[1].ram.r_n_17\,
      DOBDO(13) => \ramloop[1].ram.r_n_18\,
      DOBDO(12) => \ramloop[1].ram.r_n_19\,
      DOBDO(11) => \ramloop[1].ram.r_n_20\,
      DOBDO(10) => \ramloop[1].ram.r_n_21\,
      DOBDO(9) => \ramloop[1].ram.r_n_22\,
      DOBDO(8) => \ramloop[1].ram.r_n_23\,
      DOBDO(7) => \ramloop[1].ram.r_n_24\,
      DOBDO(6) => \ramloop[1].ram.r_n_25\,
      DOBDO(5) => \ramloop[1].ram.r_n_26\,
      DOBDO(4) => \ramloop[1].ram.r_n_27\,
      DOBDO(3) => \ramloop[1].ram.r_n_28\,
      DOBDO(2) => \ramloop[1].ram.r_n_29\,
      DOBDO(1) => \ramloop[1].ram.r_n_30\,
      DOBDO(0) => \ramloop[1].ram.r_n_31\,
      addra(1 downto 0) => addra(10 downto 9),
      clka => clka,
      douta(31 downto 0) => douta(31 downto 0),
      \douta[15]\(15 downto 0) => ram_douta(15 downto 0),
      \douta[31]\(15) => \ramloop[2].ram.r_n_0\,
      \douta[31]\(14) => \ramloop[2].ram.r_n_1\,
      \douta[31]\(13) => \ramloop[2].ram.r_n_2\,
      \douta[31]\(12) => \ramloop[2].ram.r_n_3\,
      \douta[31]\(11) => \ramloop[2].ram.r_n_4\,
      \douta[31]\(10) => \ramloop[2].ram.r_n_5\,
      \douta[31]\(9) => \ramloop[2].ram.r_n_6\,
      \douta[31]\(8) => \ramloop[2].ram.r_n_7\,
      \douta[31]\(7) => \ramloop[2].ram.r_n_8\,
      \douta[31]\(6) => \ramloop[2].ram.r_n_9\,
      \douta[31]\(5) => \ramloop[2].ram.r_n_10\,
      \douta[31]\(4) => \ramloop[2].ram.r_n_11\,
      \douta[31]\(3) => \ramloop[2].ram.r_n_12\,
      \douta[31]\(2) => \ramloop[2].ram.r_n_13\,
      \douta[31]\(1) => \ramloop[2].ram.r_n_14\,
      \douta[31]\(0) => \ramloop[2].ram.r_n_15\,
      ena => ena
    );
\ramloop[0].ram.r\: entity work.memory_block_module_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(15 downto 0) => ram_douta(15 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      ena => ena,
      ena_0 => \ramloop[0].ram.r_n_16\,
      wea(1 downto 0) => wea(1 downto 0)
    );
\ramloop[1].ram.r\: entity work.\memory_block_module_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      DOBDO(15) => \ramloop[1].ram.r_n_16\,
      DOBDO(14) => \ramloop[1].ram.r_n_17\,
      DOBDO(13) => \ramloop[1].ram.r_n_18\,
      DOBDO(12) => \ramloop[1].ram.r_n_19\,
      DOBDO(11) => \ramloop[1].ram.r_n_20\,
      DOBDO(10) => \ramloop[1].ram.r_n_21\,
      DOBDO(9) => \ramloop[1].ram.r_n_22\,
      DOBDO(8) => \ramloop[1].ram.r_n_23\,
      DOBDO(7) => \ramloop[1].ram.r_n_24\,
      DOBDO(6) => \ramloop[1].ram.r_n_25\,
      DOBDO(5) => \ramloop[1].ram.r_n_26\,
      DOBDO(4) => \ramloop[1].ram.r_n_27\,
      DOBDO(3) => \ramloop[1].ram.r_n_28\,
      DOBDO(2) => \ramloop[1].ram.r_n_29\,
      DOBDO(1) => \ramloop[1].ram.r_n_30\,
      DOBDO(0) => \ramloop[1].ram.r_n_31\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      ena_array(0) => ena_array(2),
      wea(3 downto 0) => wea(3 downto 0)
    );
\ramloop[2].ram.r\: entity work.\memory_block_module_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(15) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(14) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(13) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(12) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(11) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(10) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(9) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(8) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7) => \ramloop[2].ram.r_n_8\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6) => \ramloop[2].ram.r_n_9\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5) => \ramloop[2].ram.r_n_10\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4) => \ramloop[2].ram.r_n_11\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[2].ram.r_n_12\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[2].ram.r_n_13\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[2].ram.r_n_14\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[2].ram.r_n_15\,
      \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => \ramloop[0].ram.r_n_16\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(31 downto 16),
      wea(1 downto 0) => wea(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity adder_8bit is
  port (
    a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    b : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cout : out STD_LOGIC
  );
end adder_8bit;

architecture STRUCTURE of adder_8bit is
  signal carry : STD_LOGIC;
begin
adder1: entity work.\four_bit_adder__1\
     port map (
      a(3 downto 0) => a(3 downto 0),
      b(3 downto 0) => b(3 downto 0),
      cin => cin,
      cout => carry,
      sum(3 downto 0) => sum(3 downto 0)
    );
adder2: entity work.four_bit_adder
     port map (
      a(3 downto 0) => a(7 downto 4),
      b(3 downto 0) => b(7 downto 4),
      cin => carry,
      cout => cout,
      sum(3 downto 0) => sum(7 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \adder_8bit__1\ is
  port (
    a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    b : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \adder_8bit__1\ : entity is "adder_8bit";
end \adder_8bit__1\;

architecture STRUCTURE of \adder_8bit__1\ is
  signal carry : STD_LOGIC;
begin
adder1: entity work.\four_bit_adder__3\
     port map (
      a(3 downto 0) => a(3 downto 0),
      b(3 downto 0) => b(3 downto 0),
      cin => cin,
      cout => carry,
      sum(3 downto 0) => sum(3 downto 0)
    );
adder2: entity work.\four_bit_adder__2\
     port map (
      a(3 downto 0) => a(7 downto 4),
      b(3 downto 0) => b(7 downto 4),
      cin => carry,
      cout => cout,
      sum(3 downto 0) => sum(7 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \adder_8bit__2\ is
  port (
    a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    b : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \adder_8bit__2\ : entity is "adder_8bit";
end \adder_8bit__2\;

architecture STRUCTURE of \adder_8bit__2\ is
  signal carry : STD_LOGIC;
begin
adder1: entity work.\four_bit_adder__5\
     port map (
      a(3 downto 0) => a(3 downto 0),
      b(3 downto 0) => b(3 downto 0),
      cin => cin,
      cout => carry,
      sum(3 downto 0) => sum(3 downto 0)
    );
adder2: entity work.\four_bit_adder__4\
     port map (
      a(3 downto 0) => a(7 downto 4),
      b(3 downto 0) => b(7 downto 4),
      cin => carry,
      cout => cout,
      sum(3 downto 0) => sum(7 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \adder_8bit__3\ is
  port (
    a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    b : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \adder_8bit__3\ : entity is "adder_8bit";
end \adder_8bit__3\;

architecture STRUCTURE of \adder_8bit__3\ is
  signal carry : STD_LOGIC;
begin
adder1: entity work.\four_bit_adder__7\
     port map (
      a(3 downto 0) => a(3 downto 0),
      b(3 downto 0) => b(3 downto 0),
      cin => '0',
      cout => carry,
      sum(3 downto 0) => sum(3 downto 0)
    );
adder2: entity work.\four_bit_adder__6\
     port map (
      a(3 downto 0) => a(7 downto 4),
      b(3 downto 0) => b(7 downto 4),
      cin => carry,
      cout => cout,
      sum(3 downto 0) => sum(7 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity instruction_block_module_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of instruction_block_module_blk_mem_gen_top : entity is "blk_mem_gen_top";
end instruction_block_module_blk_mem_gen_top;

architecture STRUCTURE of instruction_block_module_blk_mem_gen_top is
begin
\valid.cstr\: entity work.instruction_block_module_blk_mem_gen_generic_cstr
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(3 downto 0) => wea(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory_block_module_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory_block_module_blk_mem_gen_top : entity is "blk_mem_gen_top";
end memory_block_module_blk_mem_gen_top;

architecture STRUCTURE of memory_block_module_blk_mem_gen_top is
begin
\valid.cstr\: entity work.memory_block_module_blk_mem_gen_generic_cstr
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(3 downto 0) => wea(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity adder_16 is
  port (
    a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cout : out STD_LOGIC
  );
end adder_16;

architecture STRUCTURE of adder_16 is
  signal carry : STD_LOGIC;
begin
adder1: entity work.\adder_8bit__1\
     port map (
      a(7 downto 0) => a(7 downto 0),
      b(7 downto 0) => b(7 downto 0),
      cin => cin,
      cout => carry,
      sum(7 downto 0) => sum(7 downto 0)
    );
adder2: entity work.adder_8bit
     port map (
      a(7 downto 0) => a(15 downto 8),
      b(7 downto 0) => b(15 downto 8),
      cin => carry,
      cout => cout,
      sum(7 downto 0) => sum(15 downto 8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \adder_16__1\ is
  port (
    a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cin : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cout : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \adder_16__1\ : entity is "adder_16";
end \adder_16__1\;

architecture STRUCTURE of \adder_16__1\ is
  signal carry : STD_LOGIC;
begin
adder1: entity work.\adder_8bit__3\
     port map (
      a(7 downto 0) => a(7 downto 0),
      b(7 downto 0) => b(7 downto 0),
      cin => '0',
      cout => carry,
      sum(7 downto 0) => sum(7 downto 0)
    );
adder2: entity work.\adder_8bit__2\
     port map (
      a(7 downto 0) => a(15 downto 8),
      b(7 downto 0) => b(15 downto 8),
      cin => carry,
      cout => cout,
      sum(7 downto 0) => sum(15 downto 8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity instruction_block_module_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of instruction_block_module_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end instruction_block_module_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of instruction_block_module_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\: entity work.instruction_block_module_blk_mem_gen_top
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(3 downto 0) => wea(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory_block_module_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory_block_module_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end memory_block_module_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of memory_block_module_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen\: entity work.memory_block_module_blk_mem_gen_top
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(3 downto 0) => wea(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity adder_32 is
  port (
    a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    invert : in STD_LOGIC;
    cin : in STD_LOGIC;
    enable : in STD_LOGIC;
    sum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cout : out STD_LOGIC
  );
end adder_32;

architecture STRUCTURE of adder_32 is
  signal B_invert : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bs : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal carry : STD_LOGIC;
  signal enable_comp_n_0 : STD_LOGIC;
  signal enable_comp_n_1 : STD_LOGIC;
  signal enable_comp_n_10 : STD_LOGIC;
  signal enable_comp_n_11 : STD_LOGIC;
  signal enable_comp_n_12 : STD_LOGIC;
  signal enable_comp_n_13 : STD_LOGIC;
  signal enable_comp_n_14 : STD_LOGIC;
  signal enable_comp_n_15 : STD_LOGIC;
  signal enable_comp_n_16 : STD_LOGIC;
  signal enable_comp_n_17 : STD_LOGIC;
  signal enable_comp_n_18 : STD_LOGIC;
  signal enable_comp_n_19 : STD_LOGIC;
  signal enable_comp_n_2 : STD_LOGIC;
  signal enable_comp_n_20 : STD_LOGIC;
  signal enable_comp_n_21 : STD_LOGIC;
  signal enable_comp_n_22 : STD_LOGIC;
  signal enable_comp_n_23 : STD_LOGIC;
  signal enable_comp_n_24 : STD_LOGIC;
  signal enable_comp_n_25 : STD_LOGIC;
  signal enable_comp_n_26 : STD_LOGIC;
  signal enable_comp_n_27 : STD_LOGIC;
  signal enable_comp_n_28 : STD_LOGIC;
  signal enable_comp_n_29 : STD_LOGIC;
  signal enable_comp_n_3 : STD_LOGIC;
  signal enable_comp_n_30 : STD_LOGIC;
  signal enable_comp_n_31 : STD_LOGIC;
  signal enable_comp_n_4 : STD_LOGIC;
  signal enable_comp_n_5 : STD_LOGIC;
  signal enable_comp_n_6 : STD_LOGIC;
  signal enable_comp_n_7 : STD_LOGIC;
  signal enable_comp_n_8 : STD_LOGIC;
  signal enable_comp_n_9 : STD_LOGIC;
begin
adder1: entity work.\adder_16__1\
     port map (
      a(15) => enable_comp_n_16,
      a(14) => enable_comp_n_17,
      a(13) => enable_comp_n_18,
      a(12) => enable_comp_n_19,
      a(11) => enable_comp_n_20,
      a(10) => enable_comp_n_21,
      a(9) => enable_comp_n_22,
      a(8) => enable_comp_n_23,
      a(7) => enable_comp_n_24,
      a(6) => enable_comp_n_25,
      a(5) => enable_comp_n_26,
      a(4) => enable_comp_n_27,
      a(3) => enable_comp_n_28,
      a(2) => enable_comp_n_29,
      a(1) => enable_comp_n_30,
      a(0) => enable_comp_n_31,
      b(15 downto 0) => B_invert(15 downto 0),
      cin => '0',
      cout => carry,
      sum(15 downto 0) => sum(15 downto 0)
    );
adder2: entity work.adder_16
     port map (
      a(15) => enable_comp_n_0,
      a(14) => enable_comp_n_1,
      a(13) => enable_comp_n_2,
      a(12) => enable_comp_n_3,
      a(11) => enable_comp_n_4,
      a(10) => enable_comp_n_5,
      a(9) => enable_comp_n_6,
      a(8) => enable_comp_n_7,
      a(7) => enable_comp_n_8,
      a(6) => enable_comp_n_9,
      a(5) => enable_comp_n_10,
      a(4) => enable_comp_n_11,
      a(3) => enable_comp_n_12,
      a(2) => enable_comp_n_13,
      a(1) => enable_comp_n_14,
      a(0) => enable_comp_n_15,
      b(15 downto 0) => B_invert(31 downto 16),
      cin => carry,
      cout => cout,
      sum(15 downto 0) => sum(31 downto 16)
    );
enable_comp: entity work.add_enable
     port map (
      a(31 downto 0) => a(31 downto 0),
      as(31) => enable_comp_n_0,
      as(30) => enable_comp_n_1,
      as(29) => enable_comp_n_2,
      as(28) => enable_comp_n_3,
      as(27) => enable_comp_n_4,
      as(26) => enable_comp_n_5,
      as(25) => enable_comp_n_6,
      as(24) => enable_comp_n_7,
      as(23) => enable_comp_n_8,
      as(22) => enable_comp_n_9,
      as(21) => enable_comp_n_10,
      as(20) => enable_comp_n_11,
      as(19) => enable_comp_n_12,
      as(18) => enable_comp_n_13,
      as(17) => enable_comp_n_14,
      as(16) => enable_comp_n_15,
      as(15) => enable_comp_n_16,
      as(14) => enable_comp_n_17,
      as(13) => enable_comp_n_18,
      as(12) => enable_comp_n_19,
      as(11) => enable_comp_n_20,
      as(10) => enable_comp_n_21,
      as(9) => enable_comp_n_22,
      as(8) => enable_comp_n_23,
      as(7) => enable_comp_n_24,
      as(6) => enable_comp_n_25,
      as(5) => enable_comp_n_26,
      as(4) => enable_comp_n_27,
      as(3) => enable_comp_n_28,
      as(2) => enable_comp_n_29,
      as(1) => enable_comp_n_30,
      as(0) => enable_comp_n_31,
      b(31 downto 0) => b(31 downto 0),
      bs(31 downto 0) => bs(31 downto 0),
      enable => enable
    );
sign_invert: entity work.two_complement
     port map (
      a(31 downto 0) => bs(31 downto 0),
      invert => invert,
      output(31 downto 0) => B_invert(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity instruction_block_module_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     3.64395 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "instruction_block_module.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "instruction_block_module.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of instruction_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of instruction_block_module_blk_mem_gen_v8_4_3 : entity is "yes";
end instruction_block_module_blk_mem_gen_v8_4_3;

architecture STRUCTURE of instruction_block_module_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(31) <= \<const0>\;
  rdaddrecc(30) <= \<const0>\;
  rdaddrecc(29) <= \<const0>\;
  rdaddrecc(28) <= \<const0>\;
  rdaddrecc(27) <= \<const0>\;
  rdaddrecc(26) <= \<const0>\;
  rdaddrecc(25) <= \<const0>\;
  rdaddrecc(24) <= \<const0>\;
  rdaddrecc(23) <= \<const0>\;
  rdaddrecc(22) <= \<const0>\;
  rdaddrecc(21) <= \<const0>\;
  rdaddrecc(20) <= \<const0>\;
  rdaddrecc(19) <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(31) <= \<const0>\;
  s_axi_rdaddrecc(30) <= \<const0>\;
  s_axi_rdaddrecc(29) <= \<const0>\;
  s_axi_rdaddrecc(28) <= \<const0>\;
  s_axi_rdaddrecc(27) <= \<const0>\;
  s_axi_rdaddrecc(26) <= \<const0>\;
  s_axi_rdaddrecc(25) <= \<const0>\;
  s_axi_rdaddrecc(24) <= \<const0>\;
  s_axi_rdaddrecc(23) <= \<const0>\;
  s_axi_rdaddrecc(22) <= \<const0>\;
  s_axi_rdaddrecc(21) <= \<const0>\;
  s_axi_rdaddrecc(20) <= \<const0>\;
  s_axi_rdaddrecc(19) <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.instruction_block_module_blk_mem_gen_v8_4_3_synth
     port map (
      addra(8 downto 0) => addra(10 downto 2),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(3 downto 0) => wea(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory_block_module_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of memory_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of memory_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of memory_block_module_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of memory_block_module_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of memory_block_module_blk_mem_gen_v8_4_3 : entity is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of memory_block_module_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of memory_block_module_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of memory_block_module_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of memory_block_module_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of memory_block_module_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     3.26455 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of memory_block_module_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of memory_block_module_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of memory_block_module_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of memory_block_module_blk_mem_gen_v8_4_3 : entity is "memory_block_module.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of memory_block_module_blk_mem_gen_v8_4_3 : entity is "memory_block_module.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1280;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1280;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of memory_block_module_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of memory_block_module_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of memory_block_module_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of memory_block_module_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1280;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is 1280;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of memory_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of memory_block_module_blk_mem_gen_v8_4_3 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of memory_block_module_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory_block_module_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of memory_block_module_blk_mem_gen_v8_4_3 : entity is "yes";
end memory_block_module_blk_mem_gen_v8_4_3;

architecture STRUCTURE of memory_block_module_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(31) <= \<const0>\;
  rdaddrecc(30) <= \<const0>\;
  rdaddrecc(29) <= \<const0>\;
  rdaddrecc(28) <= \<const0>\;
  rdaddrecc(27) <= \<const0>\;
  rdaddrecc(26) <= \<const0>\;
  rdaddrecc(25) <= \<const0>\;
  rdaddrecc(24) <= \<const0>\;
  rdaddrecc(23) <= \<const0>\;
  rdaddrecc(22) <= \<const0>\;
  rdaddrecc(21) <= \<const0>\;
  rdaddrecc(20) <= \<const0>\;
  rdaddrecc(19) <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(31) <= \<const0>\;
  s_axi_rdaddrecc(30) <= \<const0>\;
  s_axi_rdaddrecc(29) <= \<const0>\;
  s_axi_rdaddrecc(28) <= \<const0>\;
  s_axi_rdaddrecc(27) <= \<const0>\;
  s_axi_rdaddrecc(26) <= \<const0>\;
  s_axi_rdaddrecc(25) <= \<const0>\;
  s_axi_rdaddrecc(24) <= \<const0>\;
  s_axi_rdaddrecc(23) <= \<const0>\;
  s_axi_rdaddrecc(22) <= \<const0>\;
  s_axi_rdaddrecc(21) <= \<const0>\;
  s_axi_rdaddrecc(20) <= \<const0>\;
  s_axi_rdaddrecc(19) <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.memory_block_module_blk_mem_gen_v8_4_3_synth
     port map (
      addra(10 downto 0) => addra(12 downto 2),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(3 downto 0) => wea(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity alu is
  port (
    s : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clock : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cin : in STD_LOGIC;
    r : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset : in STD_LOGIC;
    shamt : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cout : out STD_LOGIC
  );
end alu;

architecture STRUCTURE of alu is
  signal \^r\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal enable_bus : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal invert : STD_LOGIC;
  signal invert_reg_i_1_n_0 : STD_LOGIC;
  signal q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[25]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[26]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[27]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[29]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \r[31]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \r[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \r[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal r_adder : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_and_bit : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_div : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_or_bit : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_set_less : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r_shift_left : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_shift_right : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_xor_bit : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_alu_select_output_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_set_less_than_r_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of invert_reg : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of invert_reg_i_1 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sr[0]_INST_0\ : label is "soft_lutpair258";
begin
Adder: entity work.adder_32
     port map (
      a(31 downto 0) => A(31 downto 0),
      b(31 downto 0) => B(31 downto 0),
      cin => '0',
      cout => cout,
      enable => enable_bus(2),
      invert => invert,
      sum(31 downto 0) => r_adder(31 downto 0)
    );
BitwiseAnd: entity work.and_bit
     port map (
      A(31 downto 0) => A(31 downto 0),
      B(31 downto 0) => B(31 downto 0),
      R(31 downto 0) => r_and_bit(31 downto 0)
    );
BitwiseOr: entity work.or_bit
     port map (
      a(31 downto 0) => A(31 downto 0),
      b(31 downto 0) => B(31 downto 0),
      r(31 downto 0) => r_or_bit(31 downto 0)
    );
BitwiseXor: entity work.xor_bit
     port map (
      a(31 downto 0) => A(31 downto 0),
      b(31 downto 0) => B(31 downto 0),
      r(31 downto 0) => r_xor_bit(31 downto 0)
    );
Divider: entity work.Divider_module
     port map (
      clock => clock,
      d(31 downto 0) => B(31 downto 0),
      enable => enable_bus(15),
      m(31 downto 0) => A(31 downto 0),
      q(31 downto 0) => q(31 downto 0),
      r(31 downto 0) => r_div(31 downto 0),
      reset => reset
    );
Multiplier: entity work.MUlT
     port map (
      M(31 downto 0) => A(31 downto 0),
      Q(31 downto 0) => B(31 downto 0),
      R(31 downto 0) => \^r\(31 downto 0),
      clk => clock,
      enable => enable_bus(14),
      reset => reset
    );
alu_select: entity work.demux
     port map (
      output(15 downto 12) => enable_bus(15 downto 12),
      output(11 downto 4) => NLW_alu_select_output_UNCONNECTED(11 downto 4),
      output(3 downto 2) => enable_bus(3 downto 2),
      output(1 downto 0) => NLW_alu_select_output_UNCONNECTED(1 downto 0),
      sel(3 downto 0) => s(3 downto 0)
    );
invert_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => s(2),
      G => invert_reg_i_1_n_0,
      GE => '1',
      Q => invert
    );
invert_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s(0),
      I1 => s(1),
      I2 => s(3),
      O => invert_reg_i_1_n_0
    );
\r[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \r[31]_INST_0_i_2_n_0\,
      I1 => \r[0]_INST_0_i_1_n_0\,
      I2 => s(3),
      I3 => s(2),
      I4 => \r[0]_INST_0_i_2_n_0\,
      I5 => \r[0]_INST_0_i_3_n_0\,
      O => r(0)
    );
\r[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(0),
      I1 => r_xor_bit(0),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(0),
      I5 => r_adder(0),
      O => \r[0]_INST_0_i_1_n_0\
    );
\r[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(0),
      I1 => q(0),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(0),
      I5 => \^r\(0),
      O => \r[0]_INST_0_i_2_n_0\
    );
\r[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => r_set_less(0),
      I1 => r_adder(0),
      I2 => s(3),
      I3 => s(2),
      I4 => s(1),
      I5 => s(0),
      O => \r[0]_INST_0_i_3_n_0\
    );
\r[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(10),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[10]_INST_0_i_1_n_0\,
      I4 => \r[10]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(10)
    );
\r[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(10),
      I1 => r_xor_bit(10),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(10),
      I5 => r_adder(10),
      O => \r[10]_INST_0_i_1_n_0\
    );
\r[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(10),
      I1 => q(10),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(10),
      I5 => \^r\(10),
      O => \r[10]_INST_0_i_2_n_0\
    );
\r[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(11),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[11]_INST_0_i_1_n_0\,
      I4 => \r[11]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(11)
    );
\r[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(11),
      I1 => r_xor_bit(11),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(11),
      I5 => r_adder(11),
      O => \r[11]_INST_0_i_1_n_0\
    );
\r[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(11),
      I1 => q(11),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(11),
      I5 => \^r\(11),
      O => \r[11]_INST_0_i_2_n_0\
    );
\r[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(12),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[12]_INST_0_i_1_n_0\,
      I4 => \r[12]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(12)
    );
\r[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(12),
      I1 => r_xor_bit(12),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(12),
      I5 => r_adder(12),
      O => \r[12]_INST_0_i_1_n_0\
    );
\r[12]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(12),
      I1 => q(12),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(12),
      I5 => \^r\(12),
      O => \r[12]_INST_0_i_2_n_0\
    );
\r[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(13),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[13]_INST_0_i_1_n_0\,
      I4 => \r[13]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(13)
    );
\r[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(13),
      I1 => r_xor_bit(13),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(13),
      I5 => r_adder(13),
      O => \r[13]_INST_0_i_1_n_0\
    );
\r[13]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(13),
      I1 => q(13),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(13),
      I5 => \^r\(13),
      O => \r[13]_INST_0_i_2_n_0\
    );
\r[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(14),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[14]_INST_0_i_1_n_0\,
      I4 => \r[14]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(14)
    );
\r[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(14),
      I1 => r_xor_bit(14),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(14),
      I5 => r_adder(14),
      O => \r[14]_INST_0_i_1_n_0\
    );
\r[14]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(14),
      I1 => q(14),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(14),
      I5 => \^r\(14),
      O => \r[14]_INST_0_i_2_n_0\
    );
\r[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(15),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[15]_INST_0_i_1_n_0\,
      I4 => \r[15]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(15)
    );
\r[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(15),
      I1 => r_xor_bit(15),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(15),
      I5 => r_adder(15),
      O => \r[15]_INST_0_i_1_n_0\
    );
\r[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(15),
      I1 => q(15),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(15),
      I5 => \^r\(15),
      O => \r[15]_INST_0_i_2_n_0\
    );
\r[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(16),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[16]_INST_0_i_1_n_0\,
      I4 => \r[16]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(16)
    );
\r[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(16),
      I1 => r_xor_bit(16),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(16),
      I5 => r_adder(16),
      O => \r[16]_INST_0_i_1_n_0\
    );
\r[16]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(16),
      I1 => q(16),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(16),
      I5 => \^r\(16),
      O => \r[16]_INST_0_i_2_n_0\
    );
\r[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(17),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[17]_INST_0_i_1_n_0\,
      I4 => \r[17]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(17)
    );
\r[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(17),
      I1 => r_xor_bit(17),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(17),
      I5 => r_adder(17),
      O => \r[17]_INST_0_i_1_n_0\
    );
\r[17]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(17),
      I1 => q(17),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(17),
      I5 => \^r\(17),
      O => \r[17]_INST_0_i_2_n_0\
    );
\r[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(18),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[18]_INST_0_i_1_n_0\,
      I4 => \r[18]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(18)
    );
\r[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(18),
      I1 => r_xor_bit(18),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(18),
      I5 => r_adder(18),
      O => \r[18]_INST_0_i_1_n_0\
    );
\r[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(18),
      I1 => q(18),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(18),
      I5 => \^r\(18),
      O => \r[18]_INST_0_i_2_n_0\
    );
\r[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(19),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[19]_INST_0_i_1_n_0\,
      I4 => \r[19]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(19)
    );
\r[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(19),
      I1 => r_xor_bit(19),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(19),
      I5 => r_adder(19),
      O => \r[19]_INST_0_i_1_n_0\
    );
\r[19]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(19),
      I1 => q(19),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(19),
      I5 => \^r\(19),
      O => \r[19]_INST_0_i_2_n_0\
    );
\r[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(1),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[1]_INST_0_i_1_n_0\,
      I4 => \r[1]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(1)
    );
\r[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(1),
      I1 => r_xor_bit(1),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(1),
      I5 => r_adder(1),
      O => \r[1]_INST_0_i_1_n_0\
    );
\r[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(1),
      I1 => q(1),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(1),
      I5 => \^r\(1),
      O => \r[1]_INST_0_i_2_n_0\
    );
\r[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(20),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[20]_INST_0_i_1_n_0\,
      I4 => \r[20]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(20)
    );
\r[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(20),
      I1 => r_xor_bit(20),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(20),
      I5 => r_adder(20),
      O => \r[20]_INST_0_i_1_n_0\
    );
\r[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(20),
      I1 => q(20),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(20),
      I5 => \^r\(20),
      O => \r[20]_INST_0_i_2_n_0\
    );
\r[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(21),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[21]_INST_0_i_1_n_0\,
      I4 => \r[21]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(21)
    );
\r[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(21),
      I1 => r_xor_bit(21),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(21),
      I5 => r_adder(21),
      O => \r[21]_INST_0_i_1_n_0\
    );
\r[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(21),
      I1 => q(21),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(21),
      I5 => \^r\(21),
      O => \r[21]_INST_0_i_2_n_0\
    );
\r[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(22),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[22]_INST_0_i_1_n_0\,
      I4 => \r[22]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(22)
    );
\r[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(22),
      I1 => r_xor_bit(22),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(22),
      I5 => r_adder(22),
      O => \r[22]_INST_0_i_1_n_0\
    );
\r[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(22),
      I1 => q(22),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(22),
      I5 => \^r\(22),
      O => \r[22]_INST_0_i_2_n_0\
    );
\r[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(23),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[23]_INST_0_i_1_n_0\,
      I4 => \r[23]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(23)
    );
\r[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(23),
      I1 => r_xor_bit(23),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(23),
      I5 => r_adder(23),
      O => \r[23]_INST_0_i_1_n_0\
    );
\r[23]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(23),
      I1 => q(23),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(23),
      I5 => \^r\(23),
      O => \r[23]_INST_0_i_2_n_0\
    );
\r[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(24),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[24]_INST_0_i_1_n_0\,
      I4 => \r[24]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(24)
    );
\r[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(24),
      I1 => r_xor_bit(24),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(24),
      I5 => r_adder(24),
      O => \r[24]_INST_0_i_1_n_0\
    );
\r[24]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(24),
      I1 => q(24),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(24),
      I5 => \^r\(24),
      O => \r[24]_INST_0_i_2_n_0\
    );
\r[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(25),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[25]_INST_0_i_1_n_0\,
      I4 => \r[25]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(25)
    );
\r[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(25),
      I1 => r_xor_bit(25),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(25),
      I5 => r_adder(25),
      O => \r[25]_INST_0_i_1_n_0\
    );
\r[25]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(25),
      I1 => q(25),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(25),
      I5 => \^r\(25),
      O => \r[25]_INST_0_i_2_n_0\
    );
\r[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(26),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[26]_INST_0_i_1_n_0\,
      I4 => \r[26]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(26)
    );
\r[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(26),
      I1 => r_xor_bit(26),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(26),
      I5 => r_adder(26),
      O => \r[26]_INST_0_i_1_n_0\
    );
\r[26]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(26),
      I1 => q(26),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(26),
      I5 => \^r\(26),
      O => \r[26]_INST_0_i_2_n_0\
    );
\r[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(27),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[27]_INST_0_i_1_n_0\,
      I4 => \r[27]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(27)
    );
\r[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(27),
      I1 => r_xor_bit(27),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(27),
      I5 => r_adder(27),
      O => \r[27]_INST_0_i_1_n_0\
    );
\r[27]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(27),
      I1 => q(27),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(27),
      I5 => \^r\(27),
      O => \r[27]_INST_0_i_2_n_0\
    );
\r[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(28),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[28]_INST_0_i_1_n_0\,
      I4 => \r[28]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(28)
    );
\r[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(28),
      I1 => r_xor_bit(28),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(28),
      I5 => r_adder(28),
      O => \r[28]_INST_0_i_1_n_0\
    );
\r[28]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(28),
      I1 => q(28),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(28),
      I5 => \^r\(28),
      O => \r[28]_INST_0_i_2_n_0\
    );
\r[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(29),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[29]_INST_0_i_1_n_0\,
      I4 => \r[29]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(29)
    );
\r[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(29),
      I1 => r_xor_bit(29),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(29),
      I5 => r_adder(29),
      O => \r[29]_INST_0_i_1_n_0\
    );
\r[29]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(29),
      I1 => q(29),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(29),
      I5 => \^r\(29),
      O => \r[29]_INST_0_i_2_n_0\
    );
\r[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(2),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[2]_INST_0_i_1_n_0\,
      I4 => \r[2]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(2)
    );
\r[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(2),
      I1 => r_xor_bit(2),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(2),
      I5 => r_adder(2),
      O => \r[2]_INST_0_i_1_n_0\
    );
\r[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(2),
      I1 => q(2),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(2),
      I5 => \^r\(2),
      O => \r[2]_INST_0_i_2_n_0\
    );
\r[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(30),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[30]_INST_0_i_1_n_0\,
      I4 => \r[30]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(30)
    );
\r[30]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(30),
      I1 => r_xor_bit(30),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(30),
      I5 => r_adder(30),
      O => \r[30]_INST_0_i_1_n_0\
    );
\r[30]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(30),
      I1 => q(30),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(30),
      I5 => \^r\(30),
      O => \r[30]_INST_0_i_2_n_0\
    );
\r[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(31),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[31]_INST_0_i_3_n_0\,
      I4 => \r[31]_INST_0_i_4_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(31)
    );
\r[31]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => s(3),
      I1 => s(2),
      I2 => s(1),
      I3 => s(0),
      O => \r[31]_INST_0_i_1_n_0\
    );
\r[31]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s(2),
      I1 => s(3),
      O => \r[31]_INST_0_i_2_n_0\
    );
\r[31]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(31),
      I1 => r_xor_bit(31),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(31),
      I5 => r_adder(31),
      O => \r[31]_INST_0_i_3_n_0\
    );
\r[31]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(31),
      I1 => q(31),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(31),
      I5 => \^r\(31),
      O => \r[31]_INST_0_i_4_n_0\
    );
\r[31]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s(2),
      I1 => s(3),
      O => \r[31]_INST_0_i_5_n_0\
    );
\r[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(3),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[3]_INST_0_i_1_n_0\,
      I4 => \r[3]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(3)
    );
\r[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(3),
      I1 => r_xor_bit(3),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(3),
      I5 => r_adder(3),
      O => \r[3]_INST_0_i_1_n_0\
    );
\r[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(3),
      I1 => q(3),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(3),
      I5 => \^r\(3),
      O => \r[3]_INST_0_i_2_n_0\
    );
\r[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(4),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[4]_INST_0_i_1_n_0\,
      I4 => \r[4]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(4)
    );
\r[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(4),
      I1 => r_xor_bit(4),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(4),
      I5 => r_adder(4),
      O => \r[4]_INST_0_i_1_n_0\
    );
\r[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(4),
      I1 => q(4),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(4),
      I5 => \^r\(4),
      O => \r[4]_INST_0_i_2_n_0\
    );
\r[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(5),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[5]_INST_0_i_1_n_0\,
      I4 => \r[5]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(5)
    );
\r[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(5),
      I1 => r_xor_bit(5),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(5),
      I5 => r_adder(5),
      O => \r[5]_INST_0_i_1_n_0\
    );
\r[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(5),
      I1 => q(5),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(5),
      I5 => \^r\(5),
      O => \r[5]_INST_0_i_2_n_0\
    );
\r[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(6),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[6]_INST_0_i_1_n_0\,
      I4 => \r[6]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(6)
    );
\r[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(6),
      I1 => r_xor_bit(6),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(6),
      I5 => r_adder(6),
      O => \r[6]_INST_0_i_1_n_0\
    );
\r[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(6),
      I1 => q(6),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(6),
      I5 => \^r\(6),
      O => \r[6]_INST_0_i_2_n_0\
    );
\r[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(7),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[7]_INST_0_i_1_n_0\,
      I4 => \r[7]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(7)
    );
\r[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(7),
      I1 => r_xor_bit(7),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(7),
      I5 => r_adder(7),
      O => \r[7]_INST_0_i_1_n_0\
    );
\r[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(7),
      I1 => q(7),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(7),
      I5 => \^r\(7),
      O => \r[7]_INST_0_i_2_n_0\
    );
\r[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(8),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[8]_INST_0_i_1_n_0\,
      I4 => \r[8]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(8)
    );
\r[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(8),
      I1 => r_xor_bit(8),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(8),
      I5 => r_adder(8),
      O => \r[8]_INST_0_i_1_n_0\
    );
\r[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(8),
      I1 => q(8),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(8),
      I5 => \^r\(8),
      O => \r[8]_INST_0_i_2_n_0\
    );
\r[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r[31]_INST_0_i_1_n_0\,
      I1 => r_adder(9),
      I2 => \r[31]_INST_0_i_2_n_0\,
      I3 => \r[9]_INST_0_i_1_n_0\,
      I4 => \r[9]_INST_0_i_2_n_0\,
      I5 => \r[31]_INST_0_i_5_n_0\,
      O => r(9)
    );
\r[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_or_bit(9),
      I1 => r_xor_bit(9),
      I2 => s(0),
      I3 => s(1),
      I4 => r_and_bit(9),
      I5 => r_adder(9),
      O => \r[9]_INST_0_i_1_n_0\
    );
\r[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => r_shift_right(9),
      I1 => q(9),
      I2 => s(0),
      I3 => s(1),
      I4 => r_shift_left(9),
      I5 => \^r\(9),
      O => \r[9]_INST_0_i_2_n_0\
    );
set_less_than: entity work.set_less_module
     port map (
      a(31 downto 0) => A(31 downto 0),
      b(31 downto 0) => B(31 downto 0),
      clock => '0',
      enable => enable_bus(3),
      r(31 downto 1) => NLW_set_less_than_r_UNCONNECTED(31 downto 1),
      r(0) => r_set_less(0)
    );
shift_left: entity work.shift_left_module
     port map (
      a(31 downto 0) => B(31 downto 0),
      clock => '0',
      enable => enable_bus(12),
      r(31 downto 0) => r_shift_left(31 downto 0),
      shamt(4 downto 0) => shamt(4 downto 0)
    );
shift_right: entity work.Shift_right_module
     port map (
      a(31 downto 0) => B(31 downto 0),
      clock => '0',
      enable => enable_bus(13),
      r(31 downto 0) => r_shift_right(31 downto 0),
      shamt(4 downto 0) => shamt(4 downto 0)
    );
\sr[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(0),
      O => sr(0)
    );
\sr[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(10),
      O => sr(10)
    );
\sr[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(11),
      O => sr(11)
    );
\sr[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(12),
      O => sr(12)
    );
\sr[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(13),
      O => sr(13)
    );
\sr[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(14),
      O => sr(14)
    );
\sr[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(15),
      O => sr(15)
    );
\sr[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(16),
      O => sr(16)
    );
\sr[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(17),
      O => sr(17)
    );
\sr[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(18),
      O => sr(18)
    );
\sr[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(19),
      O => sr(19)
    );
\sr[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(1),
      O => sr(1)
    );
\sr[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(20),
      O => sr(20)
    );
\sr[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(21),
      O => sr(21)
    );
\sr[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(22),
      O => sr(22)
    );
\sr[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(23),
      O => sr(23)
    );
\sr[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(24),
      O => sr(24)
    );
\sr[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(25),
      O => sr(25)
    );
\sr[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(26),
      O => sr(26)
    );
\sr[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(27),
      O => sr(27)
    );
\sr[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(28),
      O => sr(28)
    );
\sr[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(29),
      O => sr(29)
    );
\sr[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(2),
      O => sr(2)
    );
\sr[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(30),
      O => sr(30)
    );
\sr[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(31),
      O => sr(31)
    );
\sr[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(3),
      O => sr(3)
    );
\sr[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(4),
      O => sr(4)
    );
\sr[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(5),
      O => sr(5)
    );
\sr[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(6),
      O => sr(6)
    );
\sr[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(7),
      O => sr(7)
    );
\sr[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(8),
      O => sr(8)
    );
\sr[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s(3),
      I1 => s(0),
      I2 => s(1),
      I3 => s(2),
      I4 => r_div(9),
      O => sr(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity instruction_block_module is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of instruction_block_module : entity is "instruction_block_module,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of instruction_block_module : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of instruction_block_module : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end instruction_block_module;

architecture STRUCTURE of instruction_block_module is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 32;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 32;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 1;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.64395 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "instruction_block_module.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "instruction_block_module.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.instruction_block_module_blk_mem_gen_v8_4_3
     port map (
      addra(31 downto 0) => addra(31 downto 0),
      addrb(31 downto 0) => B"00000000000000000000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(31 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(31 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(31 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(31 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory_block_module is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of memory_block_module : entity is "memory_block_module,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of memory_block_module : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of memory_block_module : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end memory_block_module;

architecture STRUCTURE of memory_block_module is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 32;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 32;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 1;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.26455 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "memory_block_module.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "memory_block_module.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1280;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1280;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1280;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1280;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.memory_block_module_blk_mem_gen_v8_4_3
     port map (
      addra(31 downto 0) => addra(31 downto 0),
      addrb(31 downto 0) => B"00000000000000000000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(31 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(31 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(31 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(31 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity processor is
  port (
    clock : in STD_LOGIC;
    pc_reset : in STD_LOGIC;
    alu_out_m : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of processor : entity is true;
end processor;

architecture STRUCTURE of processor is
  signal a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alu_control_line_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal alu_count : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal alu_in_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alu_in_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alu_op_s : STD_LOGIC_VECTOR ( 0 to 0 );
  signal alu_out_m_OBUF : STD_LOGIC;
  signal alu_result_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alu_src_s : STD_LOGIC;
  signal branch_and_signal : STD_LOGIC;
  signal clock_IBUF : STD_LOGIC;
  signal clock_IBUF_BUFG : STD_LOGIC;
  signal dot_prod_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dot_read_enable : STD_LOGIC;
  signal dot_sel_control_signal : STD_LOGIC;
  signal dot_sel_result : STD_LOGIC;
  signal dot_write_enable : STD_LOGIC;
  signal instr_full : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal jump_signal : STD_LOGIC;
  signal mem_read_s : STD_LOGIC;
  signal mem_to_reg_s : STD_LOGIC;
  signal mem_write_s : STD_LOGIC_VECTOR ( 3 to 3 );
  signal pc_4_imm_signal : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pc_add_immediate_signal : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pc_final : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pc_go_next_signal_alu : STD_LOGIC;
  signal pc_plus_4_signal : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal pc_reset_IBUF : STD_LOGIC;
  signal r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal read_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal read_data_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_dst_s : STD_LOGIC;
  signal reg_w_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_write_s : STD_LOGIC;
  signal sel_additional_register_signal : STD_LOGIC;
  signal sel_reg_w : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal write_data_to_memory_unit : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal zero_signal : STD_LOGIC;
  signal NLW_alu_control_unit_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_controller_Branch_UNCONNECTED : STD_LOGIC;
  signal NLW_controller_ALU_op_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_controller_Mem_write_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_instruction_block_dina_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_instruction_block_wea_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pc_plus_four_output_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute syn_black_box : string;
  attribute syn_black_box of instruction_block : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of instruction_block : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute syn_black_box of memory_unit : label is "TRUE";
  attribute x_core_info of memory_unit : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute INIT_FILE : string;
  attribute INIT_FILE of registers : label is "register.txt";
begin
alu1: entity work.alu
     port map (
      A(31 downto 0) => alu_in_1(31 downto 0),
      B(31 downto 0) => alu_in_2(31 downto 0),
      cin => '0',
      clock => clock_IBUF_BUFG,
      cout => alu_out_m_OBUF,
      r(31 downto 0) => r(31 downto 0),
      reset => pc_reset_IBUF,
      s(3 downto 0) => alu_control_line_s(3 downto 0),
      shamt(4 downto 0) => instr_full(10 downto 6),
      sr(31 downto 0) => alu_result_2(31 downto 0)
    );
alu_control_unit: entity work.alu_control
     port map (
      ALU_op(1) => reg_dst_s,
      ALU_op(0) => alu_op_s(0),
      alu_control_input(3 downto 0) => alu_control_line_s(3 downto 0),
      count(31 downto 6) => NLW_alu_control_unit_count_UNCONNECTED(31 downto 6),
      count(5) => alu_count(5),
      count(4 downto 2) => NLW_alu_control_unit_count_UNCONNECTED(4 downto 2),
      count(1 downto 0) => alu_count(1 downto 0),
      funct(5 downto 0) => instr_full(5 downto 0)
    );
alu_mux: entity work.mux_alu
     port map (
      alu_input_2(31 downto 0) => alu_in_2(31 downto 0),
      alu_src => alu_src_s,
      immediate(31 downto 16) => B"0000000000000000",
      immediate(15 downto 0) => instr_full(15 downto 0),
      read_data_2(31 downto 0) => read_data_2(31 downto 0)
    );
alu_out_m_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => alu_out_m_OBUF,
      O => alu_out_m
    );
branch_and_module: entity work.branch_and
     port map (
      a => alu_op_s(0),
      b => zero_signal,
      o => branch_and_signal
    );
clock_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => clock_IBUF,
      O => clock_IBUF_BUFG
    );
clock_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clock,
      O => clock_IBUF
    );
controller: entity work.Control_Unit
     port map (
      ALU_Src => alu_src_s,
      ALU_op(1) => NLW_controller_ALU_op_UNCONNECTED(1),
      ALU_op(0) => alu_op_s(0),
      Branch => NLW_controller_Branch_UNCONNECTED,
      Jump => jump_signal,
      Mem_read => mem_read_s,
      Mem_to_reg => mem_to_reg_s,
      Mem_write(3) => mem_write_s(3),
      Mem_write(2 downto 0) => NLW_controller_Mem_write_UNCONNECTED(2 downto 0),
      Reg_dst => reg_dst_s,
      Reg_write => reg_write_s,
      alu_count(31 downto 6) => B"00000000000000000000000000",
      alu_count(5) => alu_count(5),
      alu_count(4 downto 2) => B"000",
      alu_count(1 downto 0) => alu_count(1 downto 0),
      clock => clock_IBUF_BUFG,
      dot_mux_sel => dot_sel_control_signal,
      dot_read_enable => dot_read_enable,
      dot_sel_result => dot_sel_result,
      dot_write_enable => dot_write_enable,
      op_code(5 downto 0) => instr_full(31 downto 26),
      reset => pc_reset_IBUF,
      sel_additional_register => sel_additional_register_signal,
      status => pc_go_next_signal_alu
    );
dot_product_unit: entity work.Dot_prod_module
     port map (
      clock => clock_IBUF_BUFG,
      din(31 downto 0) => reg_w_s(31 downto 0),
      read_enable => dot_read_enable,
      result(31 downto 0) => dot_prod_result(31 downto 0),
      sel_register(2 downto 0) => instr_full(18 downto 16),
      sel_result => dot_sel_result,
      write_enable => dot_write_enable
    );
instruction_block: entity work.instruction_block_module
     port map (
      addra(31 downto 0) => a(31 downto 0),
      clka => clock_IBUF_BUFG,
      dina(31 downto 0) => NLW_instruction_block_dina_UNCONNECTED(31 downto 0),
      douta(31 downto 0) => instr_full(31 downto 0),
      wea(3 downto 0) => NLW_instruction_block_wea_UNCONNECTED(3 downto 0)
    );
memory_mux: entity work.mux_mem
     port map (
      alu(31 downto 0) => r(31 downto 0),
      mem(31 downto 0) => read_data(31 downto 0),
      mem_to_reg => mem_to_reg_s,
      to_reg(31 downto 0) => reg_w_s(31 downto 0)
    );
memory_unit: entity work.memory_block_module
     port map (
      addra(31 downto 0) => r(31 downto 0),
      clka => clock_IBUF_BUFG,
      dina(31 downto 0) => write_data_to_memory_unit(31 downto 0),
      douta(31 downto 0) => read_data(31 downto 0),
      ena => mem_read_s,
      wea(3) => mem_write_s(3),
      wea(2) => mem_write_s(3),
      wea(1) => mem_write_s(3),
      wea(0) => mem_write_s(3)
    );
mux_jump: entity work.jump_mux
     port map (
      jump1(27 downto 26) => B"00",
      jump1(25 downto 0) => instr_full(25 downto 0),
      jump2(3 downto 0) => pc_plus_4_signal(31 downto 28),
      pc_4_imm(31 downto 0) => pc_4_imm_signal(31 downto 0),
      pc_final(31 downto 0) => pc_final(31 downto 0),
      sel => jump_signal
    );
mux_pc: entity work.pc_mux
     port map (
      immediate(31 downto 0) => pc_add_immediate_signal(31 downto 0),
      output1(31 downto 0) => pc_4_imm_signal(31 downto 0),
      pc_4(31 downto 1) => pc_plus_4_signal(31 downto 1),
      pc_4(0) => a(0),
      sel => branch_and_signal
    );
pc_main_module: entity work.pc_main
     port map (
      clock => clock_IBUF_BUFG,
      pc_enable => pc_go_next_signal_alu,
      pc_in(31 downto 0) => pc_final(31 downto 0),
      pc_out(31 downto 0) => a(31 downto 0),
      pc_write => '0',
      reset => pc_reset_IBUF
    );
pc_plus_four: entity work.add_pc
     port map (
      a(31 downto 1) => a(31 downto 1),
      a(0) => '0',
      output(31 downto 1) => pc_plus_4_signal(31 downto 1),
      output(0) => NLW_pc_plus_four_output_UNCONNECTED(0)
    );
pc_plus_immediate: entity work.add_branch
     port map (
      a(31 downto 1) => pc_plus_4_signal(31 downto 1),
      a(0) => a(0),
      b(31 downto 16) => B"0000000000000000",
      b(15 downto 0) => instr_full(15 downto 0),
      output(31 downto 0) => pc_add_immediate_signal(31 downto 0)
    );
pc_reset_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => pc_reset,
      O => pc_reset_IBUF
    );
reg_mux: entity work.mux_reg
     port map (
      reg_dst => reg_dst_s,
      sel2(4 downto 0) => instr_full(20 downto 16),
      sel3(4 downto 0) => instr_full(15 downto 11),
      write_reg(4 downto 0) => sel_reg_w(4 downto 0)
    );
registers: entity work.register_file
     port map (
      alu_second_result(31 downto 0) => alu_result_2(31 downto 0),
      clk => clock_IBUF_BUFG,
      enable_write => reg_write_s,
      reg_a(31 downto 0) => alu_in_1(31 downto 0),
      reg_b(31 downto 0) => read_data_2(31 downto 0),
      reg_w(31 downto 0) => reg_w_s(31 downto 0),
      sel_reg_a(4 downto 0) => instr_full(25 downto 21),
      sel_reg_b(4 downto 0) => instr_full(20 downto 16),
      sel_reg_w(4 downto 0) => sel_reg_w(4 downto 0),
      select_additional_register => sel_additional_register_signal
    );
write_data_mux_mem: entity work.dot_mux_module
     port map (
      dot(31 downto 0) => dot_prod_result(31 downto 0),
      dout(31 downto 0) => write_data_to_memory_unit(31 downto 0),
      registers(31 downto 0) => read_data_2(31 downto 0),
      sel => dot_sel_control_signal
    );
zero_module: entity work.zero_m
     port map (
      r(31 downto 0) => r(31 downto 0),
      zero => zero_signal
    );
end STRUCTURE;
