#--  Synopsys, Inc.
#--  Version L-2016.09L-1
#--  Project file /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/run_options.txt
#--  Written on Wed Jul 12 20:48:40 2017


#project files
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/top.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/pwr_cntrllr.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/spi_controller.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/data_buffer.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/data_formatter.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/storage_interface.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/rs232_decoder_encoder.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/rs232_command_processor.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/pseudo_adc.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/regulator_control.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/sensor_interface.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/thermal_controller.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/pll.v"
add_file -verilog "/media/sf_Downloads/Code/DAISI/CPLD Firmware/efb.v"



#implementation: "impl1"
impl -add impl1 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {/media/sf_Downloads/Code/DAISI/CPLD Firmware}

#par_1 attributes
set_option -job par_1 -add par

#device options
set_option -technology MACHXO2
set_option -part LCMXO2_7000HE
set_option -package TG144C
set_option -speed_grade -4
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "top"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./DAISI_impl1.edi"

#set log file 
set_option log_file "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srf" 
impl -active "impl1"
