This is a system verilog project to start your journey in system verilog.
Things learned basics of the system verilog.Importance of the delay in each block.
