#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri May 17 21:27:33 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/fft_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v(line number: 3)] Analyzing module fft_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 3)] Analyzing module fft_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 3)] Analyzing module asyn_fifo (library work)
W: Verilog-2010: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 39)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 143)] Analyzing module dual_port_sync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v successfully.
I: Module "fft_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.443s wall, 0.000s user + 0.031s system = 0.031s CPU (2.2%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 3)] Elaborating module fft_test
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 34)] Elaborating instance asyn_fifo_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 3)] Elaborating module asyn_fifo
I: Module instance {fft_test.asyn_fifo_inst} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000011000
    FIFO_DEPTH_WIDTH = 32'b00000000000000000000000000001010
W: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 40)] Lvalue in procedural assign is not memory, ignore it.
W: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 41)] Lvalue in procedural assign is not memory, ignore it.
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 127)] Elaborating instance m0
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 143)] Elaborating module dual_port_sync
I: Module instance {fft_test.asyn_fifo_inst.m0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001010
    DATA_WIDTH = 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 67)] Elaborating instance u_fft_ctrl
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v(line number: 3)] Elaborating module fft_ctrl
I: Module instance {fft_test.u_fft_ctrl} parameter value:
    FFT_point = 10'b0100000000
W: Verilog-2036: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 67)] Net fft_ready connected to input port of module instance fft_test.u_fft_ctrl has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 15)] Feedback mux created for signal 'data_count_w'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 15)] Feedback mux created for signal 'data_count_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Sdm-0001: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 160)] Found Ram ram, depth=1024, width=24.
Executing : rtl-infer successfully. Time elapsed: 0.091s wall, 0.062s user + 0.031s system = 0.094s CPU (102.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N136_10 (bmsREDXOR).
I: Constant propagation done on N11_10 (bmsREDXOR).
I: Constant propagation done on N3_10 (bmsREDXOR).
I: Constant propagation done on N128_10 (bmsREDXOR).
I: Constant propagation done on N36 (bmsREDXOR).
I: Constant propagation done on N43 (bmsREDXOR).
I: Constant propagation done on N50 (bmsREDXOR).
I: Constant propagation done on N57 (bmsREDXOR).
I: Constant propagation done on N64 (bmsREDXOR).
I: Constant propagation done on N71 (bmsREDXOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (108.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Fri May 17 21:27:36 2024
Action compile: Peak memory pool usage is 138 MB
Compiling architecture definition.
Analyzing project file 'C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/fft_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77628

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:clk_50m' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_50m
Executing : get_ports clk_50m successfully.
Executing : create_clock -name fft_test|clk_50m [get_ports clk_50m] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fft_test|clk_50m [get_ports clk_50m] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group fft_test|clk_50m
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group fft_test|clk_50m successfully.
C: SDC-2025: Clock source 'n:audio_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports audio_clk
Executing : get_ports audio_clk successfully.
Executing : create_clock -name fft_test|audio_clk [get_ports audio_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fft_test|audio_clk [get_ports audio_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group fft_test|audio_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group fft_test|audio_clk successfully.
Start pre-mapping.
I: Constant propagation done on asyn_fifo_inst/N240_2 (bmsWIDEMUX).
I: Constant propagation done on asyn_fifo_inst/N119_2 (bmsWIDEMUX).
I: Constant propagation done on u_fft_ctrl/N32_0 (bmsWIDEMUX).
Executing : pre-mapping successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (58.0%)

Start mod-gen.
W: Public-4008: Instance 'asyn_fifo_inst/data_count_w[9:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/m0/addr_b_q[9:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on u_fft_ctrl/N23 (bmsREDAND).
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/state that is stuck at constant 0.
I: Constant propagation done on u_fft_ctrl/state (bmsWIDEDFFCPE).
I: Constant propagation done on u_fft_ctrl/N49 (bmsWIDEINV).
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_valid that is stuck at constant 0.
I: Constant propagation done on u_fft_ctrl/fft_valid (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/rd_en that is stuck at constant 0.
I: Constant propagation done on u_fft_ctrl/rd_en (bmsWIDEDFFCPE).
I: Constant propagation done on u_fft_ctrl/N66 (bmsREDOR).
I: Constant propagation done on u_fft_ctrl/N67 (bmsWIDEMUX).
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_eop that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[10] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[7] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[8] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[9] that is stuck at constant 0.
W: Public-4008: Instance 'asyn_fifo_inst/full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 're_flag1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/w_grey_sync[10:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/w_grey_sync_temp[10:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/w_ptr_q[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/data_count_r[9:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (214.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N3
W: Unable to honor max fanout constraint for gtp_inv driven net N3

Cell Usage:
GTP_DFF_C                     1 use
GTP_DFF_CE                    5 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      3 uses

I/O ports: 7
GTP_INBUF                   2 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 7 of 10400 (0.07%)
	LUTs as dram: 0 of 2640 (0.00%)
	LUTs as logic: 7
Total Registers: 6 of 15600 (0.04%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 30 (0.00%)

APMs:
Total APMs = 0.00 of 20 (0.00%)

Total I/O ports = 7 of 160 (4.38%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 5
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                1
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                5
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'fft_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to fft_test_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock fft_test|audio_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'fft_eop' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'fft_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'fft_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'fft_sop' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'fft_valid' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'audio_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_valid' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:2s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Fri May 17 21:27:37 2024
Action synthesize: Peak memory pool usage is 151 MB
#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri May 17 21:35:47 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/fft_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v(line number: 3)] Analyzing module fft_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 3)] Analyzing module fft_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 3)] Analyzing module asyn_fifo (library work)
W: Verilog-2010: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 39)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 143)] Analyzing module dual_port_sync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango} C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v successfully.
I: Module "fft_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.469s wall, 0.016s user + 0.000s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 3)] Elaborating module fft_test
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 34)] Elaborating instance asyn_fifo_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 3)] Elaborating module asyn_fifo
I: Module instance {fft_test.asyn_fifo_inst} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000011000
    FIFO_DEPTH_WIDTH = 32'b00000000000000000000000000001010
W: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 40)] Lvalue in procedural assign is not memory, ignore it.
W: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 41)] Lvalue in procedural assign is not memory, ignore it.
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 127)] Elaborating instance m0
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 143)] Elaborating module dual_port_sync
I: Module instance {fft_test.asyn_fifo_inst.m0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001010
    DATA_WIDTH = 32'b00000000000000000000000000011000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 67)] Elaborating instance u_fft_ctrl
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v(line number: 3)] Elaborating module fft_ctrl
I: Module instance {fft_test.u_fft_ctrl} parameter value:
    FFT_point = 10'b0100000000
W: Verilog-2036: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v(line number: 67)] Net fft_ready connected to input port of module instance fft_test.u_fft_ctrl has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 15)] Feedback mux created for signal 'data_count_w'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 15)] Feedback mux created for signal 'data_count_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Sdm-0001: [C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v(line number: 160)] Found Ram ram, depth=1024, width=24.
Executing : rtl-infer successfully. Time elapsed: 0.078s wall, 0.078s user + 0.000s system = 0.078s CPU (100.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N136_10 (bmsREDXOR).
I: Constant propagation done on N11_10 (bmsREDXOR).
I: Constant propagation done on N3_10 (bmsREDXOR).
I: Constant propagation done on N128_10 (bmsREDXOR).
I: Constant propagation done on N36 (bmsREDXOR).
I: Constant propagation done on N43 (bmsREDXOR).
I: Constant propagation done on N50 (bmsREDXOR).
I: Constant propagation done on N57 (bmsREDXOR).
I: Constant propagation done on N64 (bmsREDXOR).
I: Constant propagation done on N71 (bmsREDXOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (134.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Fri May 17 21:35:50 2024
Action compile: Peak memory pool usage is 138 MB
Compiling architecture definition.
Analyzing project file 'C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/fft_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77628

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:clk_50m' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_50m
Executing : get_ports clk_50m successfully.
Executing : create_clock -name fft_test|clk_50m [get_ports clk_50m] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fft_test|clk_50m [get_ports clk_50m] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group fft_test|clk_50m
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group fft_test|clk_50m successfully.
C: SDC-2025: Clock source 'n:audio_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports audio_clk
Executing : get_ports audio_clk successfully.
Executing : create_clock -name fft_test|audio_clk [get_ports audio_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fft_test|audio_clk [get_ports audio_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group fft_test|audio_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group fft_test|audio_clk successfully.
Start pre-mapping.
I: Constant propagation done on asyn_fifo_inst/N240_2 (bmsWIDEMUX).
I: Constant propagation done on asyn_fifo_inst/N119_2 (bmsWIDEMUX).
I: Constant propagation done on u_fft_ctrl/N32_0 (bmsWIDEMUX).
Executing : pre-mapping successfully. Time elapsed: 0.025s wall, 0.016s user + 0.000s system = 0.016s CPU (63.4%)

Start mod-gen.
W: Public-4008: Instance 'asyn_fifo_inst/data_count_w[9:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/m0/addr_b_q[9:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on u_fft_ctrl/N23 (bmsREDAND).
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/state that is stuck at constant 0.
I: Constant propagation done on u_fft_ctrl/state (bmsWIDEDFFCPE).
I: Constant propagation done on u_fft_ctrl/N49 (bmsWIDEINV).
I: Constant propagation done on u_fft_ctrl/N63 (bmsREDAND).
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/rd_en that is stuck at constant 0.
I: Constant propagation done on u_fft_ctrl/rd_en (bmsWIDEDFFCPE).
I: Constant propagation done on u_fft_ctrl/N67 (bmsREDOR).
I: Constant propagation done on u_fft_ctrl/N68 (bmsWIDEMUX).
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_valid that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_cnt[8:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst asyn_fifo_inst/r_ptr_q[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_fft_ctrl/fft_eop that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync_temp[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_grey_sync[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[10] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[7] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[8] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst asyn_fifo_inst/r_ptr_sync[9] that is stuck at constant 0.
W: Public-4008: Instance 'asyn_fifo_inst/full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 're_flag1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/w_grey_sync[10:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/w_grey_sync_temp[10:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/w_ptr_q[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/data_count_r[9:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'asyn_fifo_inst/empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (216.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (166.8%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N3
W: Unable to honor max fanout constraint for gtp_inv driven net N3

Cell Usage:
GTP_DFF_C                     1 use
GTP_DFF_CE                    5 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      3 uses

I/O ports: 7
GTP_INBUF                   2 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 7 of 10400 (0.07%)
	LUTs as dram: 0 of 2640 (0.00%)
	LUTs as logic: 7
Total Registers: 6 of 15600 (0.04%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 30 (0.00%)

APMs:
Total APMs = 0.00 of 20 (0.00%)

Total I/O ports = 7 of 160 (4.38%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 5
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                1
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                5
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'fft_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to fft_test_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock fft_test|audio_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'fft_eop' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'fft_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'fft_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'fft_sop' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'fft_valid' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'audio_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_valid' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:2s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Fri May 17 21:35:51 2024
Action synthesize: Peak memory pool usage is 151 MB
