#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd607608cf0 .scope module, "tb" "tb" 2 33;
 .timescale -9 -9;
v0x7fd6076363f0_0 .var "A_input", 7 0;
v0x7fd6076364a0_0 .var "B_input", 7 0;
v0x7fd607636540_0 .var "clock", 0 0;
v0x7fd607636650_0 .net "done", 0 0, L_0x7fd607636aa0;  1 drivers
v0x7fd607636700_0 .var/i "idx", 31 0;
v0x7fd607636790_0 .var "reset", 0 0;
v0x7fd607636860_0 .net "result", 7 0, v0x7fd607633c30_0;  1 drivers
v0x7fd6076368f0_0 .var/i "seed", 31 0;
v0x7fd607636990_0 .var "start", 0 0;
S_0x7fd6076051a0 .scope module, "GDP" "general_data_path" 2 45, 2 136 0, S_0x7fd607608cf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "done";
    .port_info 2 /INPUT 8 "A_input";
    .port_info 3 /INPUT 8 "B_input";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "clock";
L_0x7fd607636aa0 .functor BUFZ 1, L_0x7fd607639a10, C4<0>, C4<0>, C4<0>;
v0x7fd60762ff00_0 .net "ALU", 2 0, L_0x7fd607639440;  1 drivers
v0x7fd607635070_0 .net "A_gt_B", 0 0, L_0x7fd607639dc0;  1 drivers
v0x7fd607635110_0 .net "A_input", 7 0, v0x7fd6076363f0_0;  1 drivers
v0x7fd607635200_0 .net "A_is_B", 0 0, L_0x7fd6076387b0;  1 drivers
v0x7fd607635290_0 .net "B_input", 7 0, v0x7fd6076364a0_0;  1 drivers
v0x7fd6076353a0_0 .net "IE", 1 0, L_0x7fd607636cb0;  1 drivers
v0x7fd607635430_0 .net "OE", 0 0, L_0x7fd607639a10;  1 drivers
v0x7fd6076354c0_0 .net "RAA", 1 0, L_0x7fd6076383b0;  1 drivers
v0x7fd607635550_0 .net "RAE", 0 0, L_0x7fd607638240;  1 drivers
v0x7fd607635660_0 .net "RBA", 1 0, L_0x7fd607638d10;  1 drivers
v0x7fd6076356f0_0 .net "RBE", 0 0, L_0x7fd607638c20;  1 drivers
v0x7fd607635780_0 .net "SH", 1 0, L_0x7fd6076398f0;  1 drivers
v0x7fd607635810_0 .net "WA", 1 0, L_0x7fd6076376f0;  1 drivers
v0x7fd6076358a0_0 .net "WE", 0 0, L_0x7fd6076375c0;  1 drivers
v0x7fd607635930_0 .net "clock", 0 0, v0x7fd607636540_0;  1 drivers
v0x7fd6076359c0_0 .net "done", 0 0, L_0x7fd607636aa0;  alias, 1 drivers
v0x7fd607635a50_0 .net "n_is_0", 0 0, L_0x7fd607639760;  1 drivers
v0x7fd607635be0_0 .net "reset", 0 0, v0x7fd607636790_0;  1 drivers
v0x7fd607635c70_0 .net "result", 7 0, v0x7fd607633c30_0;  alias, 1 drivers
v0x7fd607635d00_0 .net "start", 0 0, v0x7fd607636990_0;  1 drivers
S_0x7fd60760b400 .scope module, "CU" "control_unit" 2 166, 2 211 0, S_0x7fd6076051a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "IE";
    .port_info 1 /OUTPUT 1 "WE";
    .port_info 2 /OUTPUT 2 "WA";
    .port_info 3 /OUTPUT 1 "RAE";
    .port_info 4 /OUTPUT 2 "RAA";
    .port_info 5 /OUTPUT 1 "RBE";
    .port_info 6 /OUTPUT 2 "RBA";
    .port_info 7 /OUTPUT 3 "ALU";
    .port_info 8 /OUTPUT 2 "SH";
    .port_info 9 /OUTPUT 1 "OE";
    .port_info 10 /INPUT 1 "n_is_0";
    .port_info 11 /INPUT 1 "A_gt_B";
    .port_info 12 /INPUT 1 "A_is_B";
    .port_info 13 /INPUT 1 "start";
    .port_info 14 /INPUT 1 "reset";
    .port_info 15 /INPUT 1 "clock";
P_0x7fd60761d1b0 .param/l "s0" 0 2 237, C4<000>;
P_0x7fd60761d1f0 .param/l "s1" 0 2 238, C4<001>;
P_0x7fd60761d230 .param/l "s2" 0 2 239, C4<010>;
P_0x7fd60761d270 .param/l "s3" 0 2 240, C4<011>;
P_0x7fd60761d2b0 .param/l "s4" 0 2 241, C4<100>;
P_0x7fd60761d2f0 .param/l "s5" 0 2 242, C4<101>;
P_0x7fd60761d330 .param/l "s6" 0 2 243, C4<110>;
L_0x7fd6076371a0 .functor OR 1, L_0x7fd607636f30, L_0x7fd607637030, C4<0>, C4<0>;
L_0x7fd6076373b0 .functor OR 1, L_0x7fd6076371a0, L_0x7fd6076372d0, C4<0>, C4<0>;
L_0x7fd6076375c0 .functor OR 1, L_0x7fd6076373b0, L_0x7fd6076374a0, C4<0>, C4<0>;
L_0x7fd6076370f0 .functor OR 1, L_0x7fd607637830, L_0x7fd607637a00, C4<0>, C4<0>;
L_0x7fd607637e40 .functor OR 1, L_0x7fd607637c60, L_0x7fd607637da0, C4<0>, C4<0>;
L_0x7fd6076380b0 .functor OR 1, L_0x7fd607637e40, L_0x7fd607637f60, C4<0>, C4<0>;
L_0x7fd607638240 .functor OR 1, L_0x7fd6076380b0, L_0x7fd607638160, C4<0>, C4<0>;
L_0x7fd607637970 .functor OR 1, L_0x7fd607638630, L_0x7fd6076388a0, C4<0>, C4<0>;
L_0x7fd607638c20 .functor OR 1, L_0x7fd607637970, L_0x7fd607638980, C4<0>, C4<0>;
L_0x7fd607638fe0 .functor OR 1, L_0x7fd607638e30, L_0x7fd607637ae0, C4<0>, C4<0>;
L_0x7fd6076392d0 .functor OR 1, L_0x7fd607639110, L_0x7fd6076391f0, C4<0>, C4<0>;
L_0x7fd607639840 .functor OR 1, L_0x7fd6076395a0, L_0x7fd607639680, C4<0>, C4<0>;
v0x7fd60761ce50_0 .net "ALU", 2 0, L_0x7fd607639440;  alias, 1 drivers
v0x7fd60762c940_0 .net "A_gt_B", 0 0, L_0x7fd607639dc0;  alias, 1 drivers
v0x7fd60762c9e0_0 .net "A_is_B", 0 0, L_0x7fd6076387b0;  alias, 1 drivers
v0x7fd60762ca90_0 .net "IE", 1 0, L_0x7fd607636cb0;  alias, 1 drivers
v0x7fd60762cb40_0 .net "OE", 0 0, L_0x7fd607639a10;  alias, 1 drivers
v0x7fd60762cc20_0 .net "RAA", 1 0, L_0x7fd6076383b0;  alias, 1 drivers
v0x7fd60762ccd0_0 .net "RAE", 0 0, L_0x7fd607638240;  alias, 1 drivers
v0x7fd60762cd70_0 .net "RBA", 1 0, L_0x7fd607638d10;  alias, 1 drivers
v0x7fd60762ce20_0 .net "RBE", 0 0, L_0x7fd607638c20;  alias, 1 drivers
v0x7fd60762cf30_0 .net "SH", 1 0, L_0x7fd6076398f0;  alias, 1 drivers
v0x7fd60762cfd0_0 .net "WA", 1 0, L_0x7fd6076376f0;  alias, 1 drivers
v0x7fd60762d080_0 .net "WE", 0 0, L_0x7fd6076375c0;  alias, 1 drivers
L_0x10193a518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd60762d120_0 .net/2u *"_ivl_103", 0 0, L_0x10193a518;  1 drivers
L_0x10193a560 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd60762d1d0_0 .net/2u *"_ivl_108", 2 0, L_0x10193a560;  1 drivers
v0x7fd60762d280_0 .net *"_ivl_11", 0 0, L_0x7fd607636dd0;  1 drivers
v0x7fd60762d320_0 .net *"_ivl_110", 0 0, L_0x7fd607638e30;  1 drivers
L_0x10193a5a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd60762d3c0_0 .net/2u *"_ivl_112", 2 0, L_0x10193a5a8;  1 drivers
v0x7fd60762d550_0 .net *"_ivl_114", 0 0, L_0x7fd607637ae0;  1 drivers
v0x7fd60762d5e0_0 .net *"_ivl_117", 0 0, L_0x7fd607638fe0;  1 drivers
L_0x10193a5f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd60762d670_0 .net/2u *"_ivl_120", 2 0, L_0x10193a5f0;  1 drivers
v0x7fd60762d720_0 .net *"_ivl_122", 0 0, L_0x7fd607639110;  1 drivers
L_0x10193a638 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd60762d7c0_0 .net/2u *"_ivl_124", 2 0, L_0x10193a638;  1 drivers
v0x7fd60762d870_0 .net *"_ivl_126", 0 0, L_0x7fd6076391f0;  1 drivers
v0x7fd60762d910_0 .net *"_ivl_129", 0 0, L_0x7fd6076392d0;  1 drivers
L_0x10193a098 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd60762d9b0_0 .net/2u *"_ivl_13", 2 0, L_0x10193a098;  1 drivers
L_0x10193a680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd60762da60_0 .net/2u *"_ivl_132", 0 0, L_0x10193a680;  1 drivers
L_0x10193a6c8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd60762db10_0 .net/2u *"_ivl_137", 2 0, L_0x10193a6c8;  1 drivers
v0x7fd60762dbc0_0 .net *"_ivl_139", 0 0, L_0x7fd6076395a0;  1 drivers
L_0x10193a710 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd60762dc60_0 .net/2u *"_ivl_141", 2 0, L_0x10193a710;  1 drivers
v0x7fd60762dd10_0 .net *"_ivl_143", 0 0, L_0x7fd607639680;  1 drivers
v0x7fd60762ddb0_0 .net *"_ivl_146", 0 0, L_0x7fd607639840;  1 drivers
L_0x10193a758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd60762de50_0 .net/2u *"_ivl_149", 0 0, L_0x10193a758;  1 drivers
v0x7fd60762df00_0 .net *"_ivl_15", 0 0, L_0x7fd607636f30;  1 drivers
L_0x10193a7a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd60762d460_0 .net/2u *"_ivl_154", 0 0, L_0x10193a7a0;  1 drivers
L_0x10193a7e8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fd60762e190_0 .net/2u *"_ivl_156", 2 0, L_0x10193a7e8;  1 drivers
L_0x10193a0e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd60762e220_0 .net/2u *"_ivl_17", 2 0, L_0x10193a0e0;  1 drivers
v0x7fd60762e2b0_0 .net *"_ivl_19", 0 0, L_0x7fd607637030;  1 drivers
L_0x10193a008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd60762e350_0 .net/2u *"_ivl_2", 2 0, L_0x10193a008;  1 drivers
v0x7fd60762e400_0 .net *"_ivl_22", 0 0, L_0x7fd6076371a0;  1 drivers
L_0x10193a128 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd60762e4a0_0 .net/2u *"_ivl_23", 2 0, L_0x10193a128;  1 drivers
v0x7fd60762e550_0 .net *"_ivl_25", 0 0, L_0x7fd6076372d0;  1 drivers
v0x7fd60762e5f0_0 .net *"_ivl_28", 0 0, L_0x7fd6076373b0;  1 drivers
L_0x10193a170 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd60762e690_0 .net/2u *"_ivl_29", 2 0, L_0x10193a170;  1 drivers
v0x7fd60762e740_0 .net *"_ivl_31", 0 0, L_0x7fd6076374a0;  1 drivers
L_0x10193a1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd60762e7e0_0 .net/2u *"_ivl_37", 0 0, L_0x10193a1b8;  1 drivers
v0x7fd60762e890_0 .net *"_ivl_4", 0 0, L_0x7fd607636bd0;  1 drivers
L_0x10193a200 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd60762e930_0 .net/2u *"_ivl_42", 2 0, L_0x10193a200;  1 drivers
v0x7fd60762e9e0_0 .net *"_ivl_44", 0 0, L_0x7fd607637830;  1 drivers
L_0x10193a248 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd60762ea80_0 .net/2u *"_ivl_46", 2 0, L_0x10193a248;  1 drivers
v0x7fd60762eb30_0 .net *"_ivl_48", 0 0, L_0x7fd607637a00;  1 drivers
v0x7fd60762ebd0_0 .net *"_ivl_51", 0 0, L_0x7fd6076370f0;  1 drivers
L_0x10193a290 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd60762ec70_0 .net/2u *"_ivl_52", 2 0, L_0x10193a290;  1 drivers
v0x7fd60762ed20_0 .net *"_ivl_54", 0 0, L_0x7fd607637c60;  1 drivers
L_0x10193a2d8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd60762edc0_0 .net/2u *"_ivl_56", 2 0, L_0x10193a2d8;  1 drivers
v0x7fd60762ee70_0 .net *"_ivl_58", 0 0, L_0x7fd607637da0;  1 drivers
v0x7fd60762ef10_0 .net *"_ivl_61", 0 0, L_0x7fd607637e40;  1 drivers
L_0x10193a320 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd60762efb0_0 .net/2u *"_ivl_62", 2 0, L_0x10193a320;  1 drivers
v0x7fd60762f060_0 .net *"_ivl_64", 0 0, L_0x7fd607637f60;  1 drivers
v0x7fd60762f100_0 .net *"_ivl_67", 0 0, L_0x7fd6076380b0;  1 drivers
L_0x10193a368 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fd60762f1a0_0 .net/2u *"_ivl_68", 2 0, L_0x10193a368;  1 drivers
v0x7fd60762f250_0 .net *"_ivl_70", 0 0, L_0x7fd607638160;  1 drivers
L_0x10193a3b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd60762f2f0_0 .net/2u *"_ivl_76", 0 0, L_0x10193a3b0;  1 drivers
L_0x10193a3f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd60762f3a0_0 .net/2u *"_ivl_81", 2 0, L_0x10193a3f8;  1 drivers
v0x7fd60762f450_0 .net *"_ivl_83", 0 0, L_0x7fd607638550;  1 drivers
L_0x10193a440 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd60762f4f0_0 .net/2u *"_ivl_85", 2 0, L_0x10193a440;  1 drivers
v0x7fd60762dfb0_0 .net *"_ivl_87", 0 0, L_0x7fd607638630;  1 drivers
L_0x10193a488 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd60762e050_0 .net/2u *"_ivl_89", 2 0, L_0x10193a488;  1 drivers
L_0x10193a050 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd60762e100_0 .net/2u *"_ivl_9", 2 0, L_0x10193a050;  1 drivers
v0x7fd60762f5a0_0 .net *"_ivl_91", 0 0, L_0x7fd6076388a0;  1 drivers
v0x7fd60762f640_0 .net *"_ivl_94", 0 0, L_0x7fd607637970;  1 drivers
L_0x10193a4d0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd60762f6e0_0 .net/2u *"_ivl_95", 2 0, L_0x10193a4d0;  1 drivers
v0x7fd60762f790_0 .net *"_ivl_97", 0 0, L_0x7fd607638980;  1 drivers
v0x7fd60762f830_0 .net "clock", 0 0, v0x7fd607636540_0;  alias, 1 drivers
v0x7fd60762f8d0_0 .net "n_is_0", 0 0, L_0x7fd607639760;  alias, 1 drivers
v0x7fd60762f970_0 .var "n_state", 2 0;
v0x7fd60762fa20_0 .net "reset", 0 0, v0x7fd607636790_0;  alias, 1 drivers
v0x7fd60762fac0_0 .net "start", 0 0, v0x7fd607636990_0;  alias, 1 drivers
v0x7fd60762fb60_0 .var "state", 2 0;
E_0x7fd60760b570/0 .event edge, v0x7fd60762fb60_0, v0x7fd60762fac0_0, v0x7fd60762f8d0_0, v0x7fd60762c9e0_0;
E_0x7fd60760b570/1 .event edge, v0x7fd60762c940_0, v0x7fd60762fa20_0;
E_0x7fd60760b570 .event/or E_0x7fd60760b570/0, E_0x7fd60760b570/1;
E_0x7fd607608e60 .event posedge, v0x7fd60762f830_0;
L_0x7fd607636bd0 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a008;
L_0x7fd607636cb0 .concat8 [ 1 1 0 0], L_0x7fd607636bd0, L_0x7fd607636dd0;
L_0x7fd607636dd0 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a050;
L_0x7fd607636f30 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a098;
L_0x7fd607637030 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a0e0;
L_0x7fd6076372d0 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a128;
L_0x7fd6076374a0 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a170;
L_0x7fd6076376f0 .concat8 [ 1 1 0 0], L_0x7fd6076370f0, L_0x10193a1b8;
L_0x7fd607637830 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a200;
L_0x7fd607637a00 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a248;
L_0x7fd607637c60 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a290;
L_0x7fd607637da0 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a2d8;
L_0x7fd607637f60 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a320;
L_0x7fd607638160 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a368;
L_0x7fd6076383b0 .concat8 [ 1 1 0 0], L_0x7fd607638550, L_0x10193a3b0;
L_0x7fd607638550 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a3f8;
L_0x7fd607638630 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a440;
L_0x7fd6076388a0 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a488;
L_0x7fd607638980 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a4d0;
L_0x7fd607638d10 .concat8 [ 1 1 0 0], L_0x7fd607638fe0, L_0x10193a518;
L_0x7fd607638e30 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a560;
L_0x7fd607637ae0 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a5a8;
L_0x7fd607639110 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a5f0;
L_0x7fd6076391f0 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a638;
L_0x7fd607639440 .concat8 [ 1 1 1 0], L_0x7fd607639840, L_0x10193a680, L_0x7fd6076392d0;
L_0x7fd6076395a0 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a6c8;
L_0x7fd607639680 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a710;
L_0x7fd6076398f0 .concat8 [ 1 1 0 0], L_0x10193a7a0, L_0x10193a758;
L_0x7fd607639a10 .cmp/eq 3, v0x7fd60762fb60_0, L_0x10193a7e8;
S_0x7fd60762fd10 .scope module, "DP" "data_path" 2 188, 2 357 0, S_0x7fd6076051a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "A_gt_B";
    .port_info 1 /OUTPUT 1 "A_is_B";
    .port_info 2 /OUTPUT 1 "n_is_0";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /INPUT 8 "A_input";
    .port_info 5 /INPUT 8 "B_input";
    .port_info 6 /INPUT 2 "IE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 2 "WA";
    .port_info 9 /INPUT 1 "RAE";
    .port_info 10 /INPUT 2 "RAA";
    .port_info 11 /INPUT 1 "RBE";
    .port_info 12 /INPUT 2 "RBA";
    .port_info 13 /INPUT 3 "ALU";
    .port_info 14 /INPUT 2 "SH";
    .port_info 15 /INPUT 1 "OE";
    .port_info 16 /INPUT 1 "clock";
P_0x7fd60761d130 .param/l "BLANK" 0 2 377, C4<00000000>;
v0x7fd607633d20_0 .net "ALU", 2 0, L_0x7fd607639440;  alias, 1 drivers
v0x7fd607633e10_0 .net "A_gt_B", 0 0, L_0x7fd607639dc0;  alias, 1 drivers
v0x7fd607633ee0_0 .net "A_input", 7 0, v0x7fd6076363f0_0;  alias, 1 drivers
v0x7fd607633f70_0 .net "A_is_B", 0 0, L_0x7fd6076387b0;  alias, 1 drivers
v0x7fd607634040_0 .net "B_input", 7 0, v0x7fd6076364a0_0;  alias, 1 drivers
v0x7fd607634110_0 .net "IE", 1 0, L_0x7fd607636cb0;  alias, 1 drivers
v0x7fd6076341e0_0 .net "OE", 0 0, L_0x7fd607639a10;  alias, 1 drivers
v0x7fd6076342b0_0 .net "RAA", 1 0, L_0x7fd6076383b0;  alias, 1 drivers
v0x7fd607634380_0 .net "RAE", 0 0, L_0x7fd607638240;  alias, 1 drivers
v0x7fd607634490_0 .net "RBA", 1 0, L_0x7fd607638d10;  alias, 1 drivers
v0x7fd607634560_0 .net "RBE", 0 0, L_0x7fd607638c20;  alias, 1 drivers
v0x7fd607634630_0 .net "SH", 1 0, L_0x7fd6076398f0;  alias, 1 drivers
v0x7fd607634700_0 .net "WA", 1 0, L_0x7fd6076376f0;  alias, 1 drivers
v0x7fd6076347d0_0 .net "WE", 0 0, L_0x7fd6076375c0;  alias, 1 drivers
L_0x10193a830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd6076348a0_0 .net/2u *"_ivl_0", 7 0, L_0x10193a830;  1 drivers
v0x7fd607634930_0 .net "clock", 0 0, v0x7fd607636540_0;  alias, 1 drivers
v0x7fd607634a00_0 .net "from_alu", 7 0, v0x7fd607633010_0;  1 drivers
v0x7fd607634bd0_0 .net "from_mux", 7 0, v0x7fd6076310c0_0;  1 drivers
v0x7fd607634c60_0 .net "from_shifter", 7 0, v0x7fd607633740_0;  1 drivers
v0x7fd607634cf0_0 .net "n_is_0", 0 0, L_0x7fd607639760;  alias, 1 drivers
v0x7fd607634d80_0 .net "result", 7 0, v0x7fd607633c30_0;  alias, 1 drivers
v0x7fd607634e10_0 .net "rf_port_A", 7 0, L_0x7fd60763a4f0;  1 drivers
v0x7fd607634ea0_0 .net "rf_port_B", 7 0, L_0x7fd60763a950;  1 drivers
v0x7fd607634f30_0 .var "to_register_file", 7 0;
E_0x7fd607630130 .event edge, v0x7fd6076310c0_0;
L_0x7fd607639760 .cmp/eq 8, v0x7fd6076310c0_0, L_0x10193a830;
S_0x7fd607630180 .scope module, "AB" "compare" 2 409, 2 617 0, S_0x7fd60762fd10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "A_gt_B";
    .port_info 1 /OUTPUT 1 "A_is_B";
    .port_info 2 /INPUT 8 "alu_A";
    .port_info 3 /INPUT 8 "alu_B";
v0x7fd6076303b0_0 .net "A_gt_B", 0 0, L_0x7fd607639dc0;  alias, 1 drivers
v0x7fd607630470_0 .net "A_is_B", 0 0, L_0x7fd6076387b0;  alias, 1 drivers
v0x7fd607630520_0 .net *"_ivl_0", 0 0, L_0x7fd607639c20;  1 drivers
L_0x10193a908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd6076305d0_0 .net/2u *"_ivl_10", 0 0, L_0x10193a908;  1 drivers
L_0x10193a950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd607630660_0 .net/2u *"_ivl_12", 0 0, L_0x10193a950;  1 drivers
L_0x10193a878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd607630750_0 .net/2u *"_ivl_2", 0 0, L_0x10193a878;  1 drivers
L_0x10193a8c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd607630800_0 .net/2u *"_ivl_4", 0 0, L_0x10193a8c0;  1 drivers
v0x7fd6076308b0_0 .net *"_ivl_8", 0 0, L_0x7fd607639ee0;  1 drivers
v0x7fd607630950_0 .net "alu_A", 7 0, L_0x7fd60763a4f0;  alias, 1 drivers
v0x7fd607630a60_0 .net "alu_B", 7 0, L_0x7fd60763a950;  alias, 1 drivers
L_0x7fd607639c20 .cmp/gt 8, L_0x7fd60763a4f0, L_0x7fd60763a950;
L_0x7fd607639dc0 .functor MUXZ 1, L_0x10193a8c0, L_0x10193a878, L_0x7fd607639c20, C4<>;
L_0x7fd607639ee0 .cmp/eq 8, L_0x7fd60763a4f0, L_0x7fd60763a950;
L_0x7fd6076387b0 .functor MUXZ 1, L_0x10193a950, L_0x10193a908, L_0x7fd607639ee0, C4<>;
S_0x7fd607630b70 .scope module, "comp1" "c1_mux" 2 416, 2 498 0, S_0x7fd60762fd10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_mux";
    .port_info 1 /INPUT 8 "A_input";
    .port_info 2 /INPUT 8 "B_input";
    .port_info 3 /INPUT 8 "feedback";
    .port_info 4 /INPUT 2 "IE";
v0x7fd607630de0_0 .net "A_input", 7 0, v0x7fd6076363f0_0;  alias, 1 drivers
v0x7fd607630ea0_0 .net "B_input", 7 0, v0x7fd6076364a0_0;  alias, 1 drivers
v0x7fd607630f50_0 .net "IE", 1 0, L_0x7fd607636cb0;  alias, 1 drivers
v0x7fd607631020_0 .net "feedback", 7 0, v0x7fd607633740_0;  alias, 1 drivers
v0x7fd6076310c0_0 .var "from_mux", 7 0;
E_0x7fd607630db0 .event edge, v0x7fd60762ca90_0, v0x7fd607631020_0, v0x7fd607630de0_0, v0x7fd607630ea0_0;
S_0x7fd607631230 .scope module, "comp2" "c2_register_file" 2 424, 2 519 0, S_0x7fd60762fd10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "port_A";
    .port_info 1 /OUTPUT 8 "port_B";
    .port_info 2 /INPUT 8 "from_mux";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /INPUT 2 "WA";
    .port_info 5 /INPUT 1 "RAE";
    .port_info 6 /INPUT 2 "RAA";
    .port_info 7 /INPUT 1 "RBE";
    .port_info 8 /INPUT 2 "RBA";
    .port_info 9 /INPUT 1 "clock";
P_0x7fd6076313f0 .param/l "BLANK" 0 2 532, C4<00000000>;
L_0x10193a998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd60763a240 .functor XNOR 1, L_0x7fd607638240, L_0x10193a998, C4<0>, C4<0>;
L_0x10193aa70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd60763a670 .functor XNOR 1, L_0x7fd607638c20, L_0x10193aa70, C4<0>, C4<0>;
v0x7fd6076315b0_0 .net "RAA", 1 0, L_0x7fd6076383b0;  alias, 1 drivers
v0x7fd607631650_0 .net "RAE", 0 0, L_0x7fd607638240;  alias, 1 drivers
v0x7fd607631700_0 .net "RBA", 1 0, L_0x7fd607638d10;  alias, 1 drivers
v0x7fd6076317d0_0 .net "RBE", 0 0, L_0x7fd607638c20;  alias, 1 drivers
v0x7fd607631880_0 .net "WA", 1 0, L_0x7fd6076376f0;  alias, 1 drivers
v0x7fd607631950_0 .net "WE", 0 0, L_0x7fd6076375c0;  alias, 1 drivers
v0x7fd607631a00_0 .net/2u *"_ivl_0", 0 0, L_0x10193a998;  1 drivers
L_0x10193aa28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd607631a90_0 .net/2u *"_ivl_10", 7 0, L_0x10193aa28;  1 drivers
v0x7fd607631b20_0 .net/2u *"_ivl_14", 0 0, L_0x10193aa70;  1 drivers
v0x7fd607631c40_0 .net *"_ivl_16", 0 0, L_0x7fd60763a670;  1 drivers
v0x7fd607631ce0_0 .net *"_ivl_18", 7 0, L_0x7fd60763a720;  1 drivers
v0x7fd607631d90_0 .net *"_ivl_2", 0 0, L_0x7fd60763a240;  1 drivers
v0x7fd607631e30_0 .net *"_ivl_20", 3 0, L_0x7fd60763a7e0;  1 drivers
L_0x10193aab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd607631ee0_0 .net *"_ivl_23", 1 0, L_0x10193aab8;  1 drivers
L_0x10193ab00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd607631f90_0 .net/2u *"_ivl_24", 7 0, L_0x10193ab00;  1 drivers
v0x7fd607632040_0 .net *"_ivl_4", 7 0, L_0x7fd60763a2f0;  1 drivers
v0x7fd6076320f0_0 .net *"_ivl_6", 3 0, L_0x7fd60763a3b0;  1 drivers
L_0x10193a9e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd607632280_0 .net *"_ivl_9", 1 0, L_0x10193a9e0;  1 drivers
v0x7fd607632310_0 .net "clock", 0 0, v0x7fd607636540_0;  alias, 1 drivers
v0x7fd6076323c0_0 .net "from_mux", 7 0, v0x7fd607634f30_0;  1 drivers
v0x7fd607632450 .array "internal", 0 3, 7 0;
v0x7fd6076324e0_0 .net "port_A", 7 0, L_0x7fd60763a4f0;  alias, 1 drivers
v0x7fd607632570_0 .net "port_B", 7 0, L_0x7fd60763a950;  alias, 1 drivers
L_0x7fd60763a2f0 .array/port v0x7fd607632450, L_0x7fd60763a3b0;
L_0x7fd60763a3b0 .concat [ 2 2 0 0], L_0x7fd6076383b0, L_0x10193a9e0;
L_0x7fd60763a4f0 .functor MUXZ 8, L_0x10193aa28, L_0x7fd60763a2f0, L_0x7fd60763a240, C4<>;
L_0x7fd60763a720 .array/port v0x7fd607632450, L_0x7fd60763a7e0;
L_0x7fd60763a7e0 .concat [ 2 2 0 0], L_0x7fd607638d10, L_0x10193aab8;
L_0x7fd60763a950 .functor MUXZ 8, L_0x10193ab00, L_0x7fd60763a720, L_0x7fd60763a670, C4<>;
S_0x7fd6076326d0 .scope module, "comp3" "c3_alu" 2 437, 2 549 0, S_0x7fd60762fd10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_alu";
    .port_info 1 /INPUT 8 "A_bus";
    .port_info 2 /INPUT 8 "B_bus";
    .port_info 3 /INPUT 3 "ALU";
P_0x7fd607632840 .param/l "A_add_B" 0 2 560, C4<100>;
P_0x7fd607632880 .param/l "A_and_B" 0 2 557, C4<001>;
P_0x7fd6076328c0 .param/l "A_or_B" 0 2 558, C4<010>;
P_0x7fd607632900 .param/l "A_sub_B" 0 2 561, C4<101>;
P_0x7fd607632940 .param/l "dec_A" 0 2 563, C4<111>;
P_0x7fd607632980 .param/l "inc_A" 0 2 562, C4<110>;
P_0x7fd6076329c0 .param/l "not_A" 0 2 559, C4<011>;
P_0x7fd607632a00 .param/l "pass_A" 0 2 556, C4<000>;
v0x7fd607632da0_0 .net "ALU", 2 0, L_0x7fd607639440;  alias, 1 drivers
v0x7fd607632e70_0 .net "A_bus", 7 0, L_0x7fd60763a4f0;  alias, 1 drivers
v0x7fd607632f40_0 .net "B_bus", 7 0, L_0x7fd60763a950;  alias, 1 drivers
v0x7fd607633010_0 .var "from_alu", 7 0;
E_0x7fd607632d50 .event edge, v0x7fd60761ce50_0, v0x7fd607630950_0, v0x7fd607630a60_0;
S_0x7fd607633100 .scope module, "comp4" "c4_shifter" 2 444, 2 581 0, S_0x7fd60762fd10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_shifter";
    .port_info 1 /INPUT 8 "from_alu";
    .port_info 2 /INPUT 2 "SH";
P_0x7fd607633300 .param/l "LEFT" 0 2 588, C4<01>;
P_0x7fd607633340 .param/l "PASS" 0 2 587, C4<00>;
P_0x7fd607633380 .param/l "RIGHT" 0 2 589, C4<10>;
P_0x7fd6076333c0 .param/l "ROTATE" 0 2 590, C4<11>;
v0x7fd6076335c0_0 .net "SH", 1 0, L_0x7fd6076398f0;  alias, 1 drivers
v0x7fd607633690_0 .net "from_alu", 7 0, v0x7fd607633010_0;  alias, 1 drivers
v0x7fd607633740_0 .var "from_shifter", 7 0;
E_0x7fd607633580 .event edge, v0x7fd60762cf30_0, v0x7fd607633010_0;
S_0x7fd607633840 .scope module, "comp5" "c5_triBuff" 2 451, 2 604 0, S_0x7fd60762fd10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "from_shifter";
    .port_info 2 /INPUT 1 "OE";
v0x7fd607633aa0_0 .net "OE", 0 0, L_0x7fd607639a10;  alias, 1 drivers
v0x7fd607633b60_0 .net "from_shifter", 7 0, v0x7fd607633740_0;  alias, 1 drivers
v0x7fd607633c30_0 .var "result", 7 0;
E_0x7fd607633a50 .event edge, v0x7fd60762cb40_0, v0x7fd607631020_0;
S_0x7fd607635df0 .scope autotask, "getGCD" "getGCD" 2 103, 2 103 0, S_0x7fd607608cf0;
 .timescale -9 -9;
v0x7fd607635fc0_0 .var "aReg", 7 0;
v0x7fd607636050_0 .var/i "aa", 31 0;
v0x7fd6076360e0_0 .var "bReg", 7 0;
v0x7fd6076361a0_0 .var/i "bb", 31 0;
v0x7fd607636250_0 .var/i "check", 31 0;
v0x7fd607636340_0 .var "from_GDP", 7 0;
TD_tb.getGCD ;
    %load/vec4 v0x7fd607635fc0_0;
    %pad/u 32;
    %store/vec4 v0x7fd607636050_0, 0, 32;
    %load/vec4 v0x7fd6076360e0_0;
    %pad/u 32;
    %store/vec4 v0x7fd6076361a0_0, 0, 32;
    %load/vec4 v0x7fd607636340_0;
    %pad/u 32;
    %store/vec4 v0x7fd607636250_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fd607636050_0;
    %load/vec4 v0x7fd6076361a0_0;
    %cmp/ne;
    %jmp/0xz T_0.1, 4;
    %load/vec4 v0x7fd6076361a0_0;
    %load/vec4 v0x7fd607636050_0;
    %cmp/s;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x7fd607636050_0;
    %load/vec4 v0x7fd6076361a0_0;
    %sub;
    %store/vec4 v0x7fd607636050_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fd6076361a0_0;
    %load/vec4 v0x7fd607636050_0;
    %sub;
    %store/vec4 v0x7fd6076361a0_0, 0, 32;
T_0.3 ;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x7fd607636250_0;
    %load/vec4 v0x7fd607636050_0;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 124 "$write", "%3d    CORRECT\012", v0x7fd607636050_0 {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 127 "$write", "%3d    !!!WRONG!!!\012", v0x7fd607636050_0 {0 0 0};
T_0.5 ;
    %end;
    .scope S_0x7fd60760b400;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd60762fb60_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x7fd60760b400;
T_2 ;
    %wait E_0x7fd607608e60;
    %load/vec4 v0x7fd60762fa20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd60762f970_0, 0;
T_2.0 ;
    %load/vec4 v0x7fd60762f970_0;
    %assign/vec4 v0x7fd60762fb60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd60760b400;
T_3 ;
    %wait E_0x7fd60760b570;
    %load/vec4 v0x7fd60762fb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x7fd60762fac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x7fd60762f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
T_3.12 ;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x7fd60762f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
T_3.14 ;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x7fd60762c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x7fd60762c940_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
T_3.16 ;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x7fd60762fa20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %store/vec4 v0x7fd60762f970_0, 0, 3;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd607630b70;
T_4 ;
    %wait E_0x7fd607630db0;
    %load/vec4 v0x7fd607630f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %load/vec4 v0x7fd607631020_0;
    %store/vec4 v0x7fd6076310c0_0, 0, 8;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7fd607631020_0;
    %store/vec4 v0x7fd6076310c0_0, 0, 8;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x7fd607630de0_0;
    %store/vec4 v0x7fd6076310c0_0, 0, 8;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x7fd607630ea0_0;
    %store/vec4 v0x7fd6076310c0_0, 0, 8;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd607631230;
T_5 ;
    %wait E_0x7fd607608e60;
    %load/vec4 v0x7fd607631950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fd6076323c0_0;
    %load/vec4 v0x7fd607631880_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd607632450, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd6076326d0;
T_6 ;
    %wait E_0x7fd607632d50;
    %load/vec4 v0x7fd607632da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x7fd607632e70_0;
    %store/vec4 v0x7fd607633010_0, 0, 8;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x7fd607632e70_0;
    %load/vec4 v0x7fd607632f40_0;
    %and;
    %store/vec4 v0x7fd607633010_0, 0, 8;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x7fd607632e70_0;
    %load/vec4 v0x7fd607632f40_0;
    %or;
    %store/vec4 v0x7fd607633010_0, 0, 8;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x7fd607632e70_0;
    %inv;
    %store/vec4 v0x7fd607633010_0, 0, 8;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x7fd607632e70_0;
    %load/vec4 v0x7fd607632f40_0;
    %add;
    %store/vec4 v0x7fd607633010_0, 0, 8;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x7fd607632e70_0;
    %load/vec4 v0x7fd607632f40_0;
    %sub;
    %store/vec4 v0x7fd607633010_0, 0, 8;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x7fd607632e70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd607633010_0, 0, 8;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x7fd607632e70_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7fd607633010_0, 0, 8;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fd607633100;
T_7 ;
    %wait E_0x7fd607633580;
    %load/vec4 v0x7fd6076335c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x7fd607633690_0;
    %store/vec4 v0x7fd607633740_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x7fd607633690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fd607633740_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7fd607633690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fd607633740_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7fd607633690_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7fd607633690_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd607633740_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd607633840;
T_8 ;
    %wait E_0x7fd607633a50;
    %load/vec4 v0x7fd607633aa0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x7fd607633b60_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x7fd607633c30_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fd60762fd10;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd607634f30_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x7fd60762fd10;
T_10 ;
    %wait E_0x7fd607630130;
    %load/vec4 v0x7fd607634bd0_0;
    %store/vec4 v0x7fd607634f30_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fd607608cf0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x7fd607636540_0;
    %inv;
    %store/vec4 v0x7fd607636540_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd607608cf0;
T_12 ;
    %vpi_call 2 65 "$write", "\012 testing the GCD algorithm\012\012" {0 0 0};
    %vpi_call 2 66 "$write", "    input  \042A\042      |    input \042B\042       |            GCD     |  expected\012" {0 0 0};
    %vpi_call 2 67 "$write", " ----------------------------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 11111, 0, 32;
    %store/vec4 v0x7fd6076368f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd607636990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd607636790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd607636540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd607636700_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fd607636700_0;
    %cmpi/s 79, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd607636790_0, 0, 1;
    %vpi_func 2 75 "$urandom" 32, v0x7fd6076368f0_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x7fd6076363f0_0, 0, 8;
    %vpi_func 2 76 "$urandom" 32, v0x7fd6076368f0_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x7fd6076364a0_0, 0, 8;
T_12.2 ;
    %load/vec4 v0x7fd607636650_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_12.3, 4;
    %delay 10, 0;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 2 85 "$write", "  {%3d}  %4b_%4b  |  {%3d}  %4b_%4b  |  %4b_%4b -->   %3d  |  ", v0x7fd6076363f0_0, &PV<v0x7fd6076363f0_0, 4, 4>, &PV<v0x7fd6076363f0_0, 0, 4>, v0x7fd6076364a0_0, &PV<v0x7fd6076364a0_0, 4, 4>, &PV<v0x7fd6076364a0_0, 0, 4>, &PV<v0x7fd607636860_0, 4, 4>, &PV<v0x7fd607636860_0, 0, 4>, v0x7fd607636860_0 {0 0 0};
    %alloc S_0x7fd607635df0;
    %load/vec4 v0x7fd6076363f0_0;
    %store/vec4 v0x7fd607635fc0_0, 0, 8;
    %load/vec4 v0x7fd6076364a0_0;
    %store/vec4 v0x7fd6076360e0_0, 0, 8;
    %load/vec4 v0x7fd607636860_0;
    %store/vec4 v0x7fd607636340_0, 0, 8;
    %fork TD_tb.getGCD, S_0x7fd607635df0;
    %join;
    %free S_0x7fd607635df0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd607636790_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %load/vec4 v0x7fd607636700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd607636700_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %delay 3, 0;
    %vpi_call 2 99 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~  %7t  ns\012\012", $time {0 0 0};
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "gcd_algo.v";
