
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.107067                       # Number of seconds simulated
sim_ticks                                107066816235                       # Number of ticks simulated
final_tick                               636704533545                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157247                       # Simulator instruction rate (inst/s)
host_op_rate                                   198621                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7623272                       # Simulator tick rate (ticks/s)
host_mem_usage                               16897152                       # Number of bytes of host memory used
host_seconds                                 14044.73                       # Real time elapsed on the host
sim_insts                                  2208492319                       # Number of instructions simulated
sim_ops                                    2789577595                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      8268160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      7996928                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16268160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1654016                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1654016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        64595                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        62476                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                127095                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12922                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12922                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77224301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     74691004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               151943997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13151                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15542                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28692                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15448447                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15448447                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15448447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77224301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     74691004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              167392444                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               256754956                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21389671                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17426607                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906017                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8414755                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8101025                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230003                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86409                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192914466                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120309247                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21389671                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10331028                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25422679                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5676024                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      11822197                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11797244                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233901180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.622152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.987994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208478501     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722689      1.16%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135147      0.91%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2295083      0.98%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1954122      0.84%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088595      0.47%     93.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746244      0.32%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1939581      0.83%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12541218      5.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233901180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083308                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.468576                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190648357                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     14127204                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25274704                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       115600                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3735311                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3641960                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6527                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145240899                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51695                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3735311                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190907313                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       10785356                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2213482                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25138025                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1121681                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145028005                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1121                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        432105                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       558247                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9271                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202926545                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675882418                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675882418                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34475839                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32633                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16553                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3595965                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13959074                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842578                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295178                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1738892                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144510283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32630                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137157931                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        81015                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20050591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41490602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          470                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233901180                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.586393                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.292892                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    176044462     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24380597     10.42%     85.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12316250      5.27%     90.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988685      3.42%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6578161      2.81%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2578478      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3181424      1.36%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779783      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53340      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233901180                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961824     75.31%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146056     11.44%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169314     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113725077     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006891      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13606809      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803074      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137157931                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534198                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277194                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009312                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    509575251                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164594230                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133351720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138435125                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       148282                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1807474                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          726                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       133012                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3735311                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       10037490                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       306594                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144542913                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13959074                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842578                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16550                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        240501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12524                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          726                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1134064                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199594                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134575431                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13478725                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582500                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21281422                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19210318                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802697                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.524140                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133354898                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133351720                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79209006                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213482590                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519373                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371033                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22085768                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927102                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    230165869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.532079                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.384881                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    180396215     78.38%     78.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23325940     10.13%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10815450      4.70%     93.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817131      2.09%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3654482      1.59%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545884      0.67%     97.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1538048      0.67%     98.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099258      0.48%     98.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973461      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    230165869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973461                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371744539                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292839658                       # The number of ROB writes
system.switch_cpus0.timesIdled                2840554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22853776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.567550                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.567550                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.389476                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.389476                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608380968                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183749273                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137914365                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               256754956                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22670816                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18368100                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2074396                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8972670                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8538606                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2544297                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93674                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191457770                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126088043                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22670816                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11082903                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27615534                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6372620                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4821291                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11979445                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2073312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228147826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.679136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.051730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200532292     87.90%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2570569      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2019342      0.89%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4756201      2.08%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1023754      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1592744      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1223357      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          769828      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13659739      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228147826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088297                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491083                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189317844                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7023955                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27502185                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        93671                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4210167                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3907534                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        43740                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154639001                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        77824                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4210167                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189843364                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2002459                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3516047                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27036723                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1539062                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154500197                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        40588                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        286729                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       555906                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       236191                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    217351404                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    721001834                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    721001834                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176380755                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40970604                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37146                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20051                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4925459                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15022109                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7456487                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       140634                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1657708                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153393508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37128                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144046494                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       146612                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25681493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53573562                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2956                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228147826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.631374                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166051275     72.78%     72.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26609500     11.66%     84.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12906046      5.66%     90.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8630958      3.78%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7972008      3.49%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2683144      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2769042      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       392800      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133053      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228147826                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         413433     59.16%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        142787     20.43%     79.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142588     20.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120988198     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2182606      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17085      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13460332      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7398273      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144046494                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.561027                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             698808                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004851                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    517086233                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179112619                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140347212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144745302                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       365586                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3414182                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1053                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          490                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       196729                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4210167                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1222052                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100673                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153430638                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        19052                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15022109                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7456487                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20042                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          490                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1126396                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2305288                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141422834                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12995385                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2623659                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20392309                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20046937                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7396924                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.550809                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140348084                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140347212                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83127094                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229546126                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.546619                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362137                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103329791                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126898720                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26532870                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2076051                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223937659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170665215     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25068203     11.19%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10943866      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6217280      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4506530      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1767389      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1369633      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       986262      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2413281      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223937659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103329791                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126898720                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18867679                       # Number of memory references committed
system.switch_cpus1.commit.loads             11607924                       # Number of loads committed
system.switch_cpus1.commit.membars              17086                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18232731                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114340455                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2583423                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2413281                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374955968                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311073497                       # The number of ROB writes
system.switch_cpus1.timesIdled                3103523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28607130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103329791                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126898720                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103329791                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.484811                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.484811                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402445                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402445                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       637005793                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195459107                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142796555                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34172                       # number of misc regfile writes
system.l2.replacements                         127715                       # number of replacements
system.l2.tagsinuse                              1024                       # Cycle average of tags in use
system.l2.total_refs                            60290                       # Total number of references to valid blocks.
system.l2.sampled_refs                         128739                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.468312                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             8.820725                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.085980                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    570.475662                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.091120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    438.265527                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              4.257093                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              2.003893                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008614                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.557105                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000089                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.427994                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.004157                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.001957                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        31069                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        13442                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   44511                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15771                       # number of Writeback hits
system.l2.Writeback_hits::total                 15771                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        31069                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        13442                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44511                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        31069                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        13442                       # number of overall hits
system.l2.overall_hits::total                   44511                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        64595                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        62476                       # number of ReadReq misses
system.l2.ReadReq_misses::total                127095                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        64595                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        62476                       # number of demand (read+write) misses
system.l2.demand_misses::total                 127095                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        64595                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        62476                       # number of overall misses
system.l2.overall_misses::total                127095                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1722790                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  10833333526                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2014269                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  10387625803                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21224696388                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1722790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  10833333526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2014269                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  10387625803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21224696388                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1722790                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  10833333526                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2014269                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  10387625803                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21224696388                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        75918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              171606                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15771                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15771                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95664                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        75918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               171606                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95664                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        75918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              171606                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.675228                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.822941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.740621                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.675228                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.822941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.740621                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.675228                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.822941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.740621                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 156617.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167711.642170                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 154943.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166265.858938                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166998.673339                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 156617.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167711.642170                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 154943.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166265.858938                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166998.673339                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 156617.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167711.642170                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 154943.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166265.858938                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166998.673339                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12922                       # number of writebacks
system.l2.writebacks::total                     12922                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        64595                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        62476                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           127095                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        64595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        62476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            127095                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        64595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        62476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           127095                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1080816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   7074613168                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1258116                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   6747197507                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13824149607                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1080816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   7074613168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1258116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   6747197507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13824149607                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1080816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   7074613168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1258116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   6747197507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13824149607                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.675228                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.822941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.740621                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.675228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.822941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.740621                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.675228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.822941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.740621                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        98256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109522.612710                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 96778.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107996.630818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108770.208167                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        98256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109522.612710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 96778.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107996.630818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108770.208167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        98256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109522.612710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 96778.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107996.630818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108770.208167                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.122252                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011804883                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846359.275547                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.122252                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016222                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876798                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11797233                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11797233                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11797233                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11797233                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11797233                       # number of overall hits
system.cpu0.icache.overall_hits::total       11797233                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1929590                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1929590                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1929590                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1929590                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1929590                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1929590                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11797244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11797244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11797244                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11797244                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11797244                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11797244                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 175417.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 175417.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 175417.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 175417.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 175417.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 175417.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1814090                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1814090                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1814090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1814090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1814090                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1814090                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164917.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 164917.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 164917.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 164917.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 164917.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 164917.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95664                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190963896                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95920                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.866305                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.605330                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.394670                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916427                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083573                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10379715                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10379715                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677229                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677229                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16379                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16379                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18056944                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18056944                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18056944                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18056944                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399214                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399214                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           83                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399297                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399297                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399297                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399297                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  56198227351                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  56198227351                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6909663                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6909663                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  56205137014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  56205137014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  56205137014                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  56205137014                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10778929                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10778929                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18456241                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18456241                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18456241                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18456241                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037037                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037037                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021635                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021635                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021635                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021635                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 140772.185722                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 140772.185722                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83248.951807                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83248.951807                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 140760.228637                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 140760.228637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 140760.228637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 140760.228637                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8177                       # number of writebacks
system.cpu0.dcache.writebacks::total             8177                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303550                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303550                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           83                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303633                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303633                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95664                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95664                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95664                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95664                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95664                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95664                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  13416260117                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13416260117                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  13416260117                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13416260117                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  13416260117                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13416260117                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005183                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005183                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005183                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005183                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 140243.562019                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 140243.562019                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 140243.562019                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 140243.562019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 140243.562019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 140243.562019                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997101                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017149580                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071587.739308                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997101                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11979431                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11979431                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11979431                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11979431                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11979431                       # number of overall hits
system.cpu1.icache.overall_hits::total       11979431                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2424579                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2424579                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2424579                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2424579                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2424579                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2424579                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11979445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11979445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11979445                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11979445                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11979445                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11979445                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 173184.214286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 173184.214286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 173184.214286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 173184.214286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 173184.214286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 173184.214286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2122569                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2122569                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2122569                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2122569                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2122569                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2122569                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163274.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163274.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163274.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163274.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163274.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163274.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75918                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180819511                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76174                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2373.769410                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.227702                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.772298                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903233                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096767                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9735176                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9735176                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7225584                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7225584                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19796                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19796                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17086                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17086                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16960760                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16960760                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16960760                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16960760                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182082                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182082                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182082                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182082                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182082                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182082                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  29879221407                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29879221407                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29879221407                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29879221407                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29879221407                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29879221407                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9917258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9917258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7225584                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7225584                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17086                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17086                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17142842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17142842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17142842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17142842                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018360                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018360                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010621                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010621                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010621                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010621                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 164097.612103                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 164097.612103                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 164097.612103                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 164097.612103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 164097.612103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 164097.612103                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7594                       # number of writebacks
system.cpu1.dcache.writebacks::total             7594                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106164                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106164                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106164                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106164                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106164                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106164                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75918                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75918                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75918                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75918                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11802358142                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11802358142                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11802358142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11802358142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11802358142                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11802358142                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007655                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007655                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004429                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004429                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004429                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004429                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155461.921310                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 155461.921310                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 155461.921310                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 155461.921310                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 155461.921310                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 155461.921310                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
