	component system is
		port (
			clk_clk                         : in    std_logic                    := 'X';             -- clk
			parallel_port0_0_export_0_portp : inout std_logic_vector(7 downto 0) := (others => 'X'); -- portp
			parallel_port0_1_export_0_portp : inout std_logic_vector(7 downto 0) := (others => 'X'); -- portp
			reset_reset_n                   : in    std_logic                    := 'X'              -- reset_n
		);
	end component system;

