# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../01_rtl/fifo_A.sv" \
"../../../../../02_sim/FIFO_A_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
