0.7
2020.2
Nov 18 2020
09:47:47
D:/Vivado/VHDL ver2022.2/UART_RX_rut_gon/UART_rut_gon.srcs/sim_1/new/tb_connect_UART_RX.vhd,1701524825,vhdl,,,,tb_connect_uart_rx,,,,,,,,
D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2/UART_rutgon_2020_2.sim/sim_1/synth/timing/xsim/tb_connect_UART_RX_time_synth.v,1717150280,verilog,,,,design_1;design_1_connect_UART_RX_0_0;design_1_ila_0_0;design_1_wrapper;glbl,,,,,,,,
