

================================================================
== Vitis HLS Report for 'axil_conv2D0_Pipeline_loop_k1_loop_k2'
================================================================
* Date:           Mon May 16 17:55:06 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        HLS
* Solution:       project1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.752 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_k1_loop_k2  |       29|       29|         6|          1|          1|    25|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    114|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     90|    -|
|Register         |        -|   -|    114|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|    114|    236|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   1|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8ns_8s_21s_21_4_1_U1  |mac_muladd_8ns_8s_21s_21_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1072_fu_166_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln27_fu_240_p2       |         +|   0|  0|  14|           6|           6|
    |add_ln70_2_fu_267_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln70_fu_251_p2       |         +|   0|  0|  13|           4|           4|
    |add_ln885_2_fu_206_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln885_fu_192_p2      |         +|   0|  0|  11|           3|           1|
    |weight_1d_loc_fu_261_p2  |         +|   0|  0|  13|           5|           5|
    |icmp_ln1072_1_fu_178_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln1072_fu_160_p2    |      icmp|   0|  0|   9|           5|           4|
    |select_ln27_1_fu_198_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln27_fu_184_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 114|          43|          37|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |acc_V_1_fu_70                         |   9|          2|   21|         42|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_V_1_load_1       |   9|          2|   21|         42|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_kcol_V_load          |   9|          2|    3|          6|
    |ap_sig_allocacmp_krow_V_load          |   9|          2|    3|          6|
    |indvar_flatten_fu_82                  |   9|          2|    5|         10|
    |kcol_V_fu_74                          |   9|          2|    3|          6|
    |krow_V_fu_78                          |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   66|        132|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_V_1_fu_70                     |  21|   0|   21|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln1072_reg_357               |   1|   0|    1|          0|
    |indvar_flatten_fu_82              |   5|   0|    5|          0|
    |kcol_V_fu_74                      |   3|   0|    3|          0|
    |krow_V_fu_78                      |   3|   0|    3|          0|
    |select_ln27_1_reg_367             |   3|   0|    3|          0|
    |select_ln27_reg_361               |   3|   0|    3|          0|
    |icmp_ln1072_reg_357               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 114|  32|   51|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  axil_conv2D0_Pipeline_loop_k1_loop_k2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  axil_conv2D0_Pipeline_loop_k1_loop_k2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  axil_conv2D0_Pipeline_loop_k1_loop_k2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  axil_conv2D0_Pipeline_loop_k1_loop_k2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  axil_conv2D0_Pipeline_loop_k1_loop_k2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  axil_conv2D0_Pipeline_loop_k1_loop_k2|  return value|
|acc_V               |   in|   21|     ap_none|                                  acc_V|        scalar|
|select_ln1072       |   in|    6|     ap_none|                          select_ln1072|        scalar|
|select_ln23         |   in|    6|     ap_none|                            select_ln23|        scalar|
|weights_address0    |  out|    5|   ap_memory|                                weights|         array|
|weights_ce0         |  out|    1|   ap_memory|                                weights|         array|
|weights_q0          |   in|    8|   ap_memory|                                weights|         array|
|img_in_address0     |  out|   12|   ap_memory|                                 img_in|         array|
|img_in_ce0          |  out|    1|   ap_memory|                                 img_in|         array|
|img_in_q0           |   in|    8|   ap_memory|                                 img_in|         array|
|acc_V_2_out         |  out|   21|      ap_vld|                            acc_V_2_out|       pointer|
|acc_V_2_out_ap_vld  |  out|    1|      ap_vld|                            acc_V_2_out|       pointer|
+--------------------+-----+-----+------------+---------------------------------------+--------------+

