# VLSI RTL Projects

This repository documents my RTL design implementations using Verilog HDL.  
Each project includes synthesizable RTL code, a dedicated testbench, and simulation results verified in ModelSim.

The focus of this repository is to strengthen my understanding of:

- Register Transfer Level (RTL) design
- Finite State Machine (FSM) modeling
- Sequential and combinational logic
- Testbench development
- Waveform-based debugging

---

## ğŸ“‚ Repository Structure

vlsi-rtl-projects/
â”œâ”€â”€ 4-bit-up-down-counter/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ sim/
â”‚   â””â”€â”€ README.md
â””â”€â”€ README.md

---

## ğŸ”¹ Completed Projects

### 1ï¸âƒ£ 4-Bit Up/Down Counter
- Asynchronous reset (active high)
- Enable control
- Direction control (up/down)
- Wrap-around behavior
- Fully synthesizable RTL
- Separate testbench included

---

## ğŸ›  Tools Used
- Verilog HDL
- ModelSim (Intel FPGA Edition)

---

## ğŸ“œ License
This repository is licensed under the MIT License.
