// Seed: 424838394
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  always @(posedge 1 & 1 or id_1 !== 1) $display(1, id_1, id_0);
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4,
    output tri1 id_5,
    output wire id_6
);
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_7;
  assign id_2 = id_7;
  wire id_8;
  assign id_7 = 1;
  wire id_9;
endmodule
module module_3;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  tri0 id_2, id_3, id_4;
  assign id_3 = 1'h0;
  wire id_5;
  wire id_6;
  logic [7:0] id_7;
  tri0 id_8, id_9;
  assign id_9 = id_7[1] == 1'b0 ? id_2 : id_3;
endmodule
