
BOOTLOADER_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000f64  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001070  08001070  00022800  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001070  08001070  00011070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001074  08001074  00011074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000020  20002800  08001078  00012800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000044  20002820  08001098  00012820  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  20002864  08001098  00012864  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00022800  2**0
                  CONTENTS, READONLY
  9 .debug_line   00001d84  00000000  00000000  00022829  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00002171  00000000  00000000  000245ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000b9f  00000000  00000000  0002671e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000450  00000000  00000000  000272c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000378  00000000  00000000  00027710  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0000189d  00000000  00000000  00027a88  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000073fb  00000000  00000000  00029325  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00030720  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000de0  00000000  00000000  0003079c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .BufferSection 00002800  20000000  20000000  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20002820 	.word	0x20002820
 8000128:	00000000 	.word	0x00000000
 800012c:	08001058 	.word	0x08001058

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20002824 	.word	0x20002824
 8000148:	08001058 	.word	0x08001058

0800014c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800014c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000184 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000150:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000152:	e003      	b.n	800015c <LoopCopyDataInit>

08000154 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000154:	4b0c      	ldr	r3, [pc, #48]	; (8000188 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000156:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000158:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800015a:	3104      	adds	r1, #4

0800015c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800015c:	480b      	ldr	r0, [pc, #44]	; (800018c <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800015e:	4b0c      	ldr	r3, [pc, #48]	; (8000190 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000160:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000162:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000164:	d3f6      	bcc.n	8000154 <CopyDataInit>
	ldr	r2, =_sbss
 8000166:	4a0b      	ldr	r2, [pc, #44]	; (8000194 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000168:	e002      	b.n	8000170 <LoopFillZerobss>

0800016a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800016a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800016c:	f842 3b04 	str.w	r3, [r2], #4

08000170 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000170:	4b09      	ldr	r3, [pc, #36]	; (8000198 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000172:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000174:	d3f9      	bcc.n	800016a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000176:	f000 fcff 	bl	8000b78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800017a:	f000 ff49 	bl	8001010 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800017e:	f000 f944 	bl	800040a <main>
	bx	lr
 8000182:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000184:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000188:	08001078 	.word	0x08001078
	ldr	r0, =_sdata
 800018c:	20002800 	.word	0x20002800
	ldr	r3, =_edata
 8000190:	20002820 	.word	0x20002820
	ldr	r2, =_sbss
 8000194:	20002820 	.word	0x20002820
	ldr	r3, = _ebss
 8000198:	20002864 	.word	0x20002864

0800019c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800019c:	e7fe      	b.n	800019c <ADC1_2_IRQHandler>

0800019e <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800019e:	b480      	push	{r7}
 80001a0:	af00      	add	r7, sp, #0
}
 80001a2:	bf00      	nop
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bc80      	pop	{r7}
 80001a8:	4770      	bx	lr

080001aa <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80001aa:	b480      	push	{r7}
 80001ac:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80001ae:	e7fe      	b.n	80001ae <HardFault_Handler+0x4>

080001b0 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80001b0:	b480      	push	{r7}
 80001b2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80001b4:	e7fe      	b.n	80001b4 <MemManage_Handler+0x4>

080001b6 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80001b6:	b480      	push	{r7}
 80001b8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80001ba:	e7fe      	b.n	80001ba <BusFault_Handler+0x4>

080001bc <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80001bc:	b480      	push	{r7}
 80001be:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80001c0:	e7fe      	b.n	80001c0 <UsageFault_Handler+0x4>

080001c2 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80001c2:	b480      	push	{r7}
 80001c4:	af00      	add	r7, sp, #0
}
 80001c6:	bf00      	nop
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bc80      	pop	{r7}
 80001cc:	4770      	bx	lr

080001ce <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80001ce:	b480      	push	{r7}
 80001d0:	af00      	add	r7, sp, #0
}
 80001d2:	bf00      	nop
 80001d4:	46bd      	mov	sp, r7
 80001d6:	bc80      	pop	{r7}
 80001d8:	4770      	bx	lr

080001da <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80001da:	b480      	push	{r7}
 80001dc:	af00      	add	r7, sp, #0
}
 80001de:	bf00      	nop
 80001e0:	46bd      	mov	sp, r7
 80001e2:	bc80      	pop	{r7}
 80001e4:	4770      	bx	lr

080001e6 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80001e6:	b480      	push	{r7}
 80001e8:	af00      	add	r7, sp, #0
}
 80001ea:	bf00      	nop
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bc80      	pop	{r7}
 80001f0:	4770      	bx	lr

080001f2 <__enable_irq>:

#if !defined __VOLATILE
#define __VOLATILE inline
#endif

static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
 80001f2:	b480      	push	{r7}
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	b662      	cpsie	i
 80001f8:	bf00      	nop
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bc80      	pop	{r7}
 80001fe:	4770      	bx	lr

08000200 <__disable_irq>:
static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
 8000200:	b480      	push	{r7}
 8000202:	af00      	add	r7, sp, #0
 8000204:	b672      	cpsid	i
 8000206:	bf00      	nop
 8000208:	46bd      	mov	sp, r7
 800020a:	bc80      	pop	{r7}
 800020c:	4770      	bx	lr
	...

08000210 <Bootloader_Main>:
**
**===========================================================================
*/

void Bootloader_Main(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0

	msg.ID = REPLY_READY;
 8000214:	4b0c      	ldr	r3, [pc, #48]	; (8000248 <Bootloader_Main+0x38>)
 8000216:	22fe      	movs	r2, #254	; 0xfe
 8000218:	701a      	strb	r2, [r3, #0]
	msg.length = 0;
 800021a:	4b0b      	ldr	r3, [pc, #44]	; (8000248 <Bootloader_Main+0x38>)
 800021c:	2200      	movs	r2, #0
 800021e:	811a      	strh	r2, [r3, #8]
	MTP_SendData(&msg);
 8000220:	4809      	ldr	r0, [pc, #36]	; (8000248 <Bootloader_Main+0x38>)
 8000222:	f000 fe3b 	bl	8000e9c <MTP_SendData>

	while(1)
	{
		msg.Buffer = buffer;
 8000226:	4b08      	ldr	r3, [pc, #32]	; (8000248 <Bootloader_Main+0x38>)
 8000228:	4a08      	ldr	r2, [pc, #32]	; (800024c <Bootloader_Main+0x3c>)
 800022a:	605a      	str	r2, [r3, #4]
		if(MTP_ReceiveData(&msg, 0x00077ADB) == NO_ERR)
 800022c:	4908      	ldr	r1, [pc, #32]	; (8000250 <Bootloader_Main+0x40>)
 800022e:	4806      	ldr	r0, [pc, #24]	; (8000248 <Bootloader_Main+0x38>)
 8000230:	f000 fd16 	bl	8000c60 <MTP_ReceiveData>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d1f5      	bne.n	8000226 <Bootloader_Main+0x16>
		{
			CMD = msg.ID;
 800023a:	4b03      	ldr	r3, [pc, #12]	; (8000248 <Bootloader_Main+0x38>)
 800023c:	781a      	ldrb	r2, [r3, #0]
 800023e:	4b05      	ldr	r3, [pc, #20]	; (8000254 <Bootloader_Main+0x44>)
 8000240:	701a      	strb	r2, [r3, #0]
			Command_Process();
 8000242:	f000 f809 	bl	8000258 <Command_Process>
		msg.Buffer = buffer;
 8000246:	e7ee      	b.n	8000226 <Bootloader_Main+0x16>
 8000248:	20002840 	.word	0x20002840
 800024c:	20000000 	.word	0x20000000
 8000250:	00077adb 	.word	0x00077adb
 8000254:	2000284c 	.word	0x2000284c

08000258 <Command_Process>:
	}

}

void Command_Process(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
	u32 address;
	u32 sp;
	switch (CMD)
 800025e:	4b59      	ldr	r3, [pc, #356]	; (80003c4 <Command_Process+0x16c>)
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	3b01      	subs	r3, #1
 8000264:	2b05      	cmp	r3, #5
 8000266:	f200 80a9 	bhi.w	80003bc <Command_Process+0x164>
 800026a:	a201      	add	r2, pc, #4	; (adr r2, 8000270 <Command_Process+0x18>)
 800026c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000270:	08000289 	.word	0x08000289
 8000274:	080002a1 	.word	0x080002a1
 8000278:	080002b9 	.word	0x080002b9
 800027c:	0800030d 	.word	0x0800030d
 8000280:	08000345 	.word	0x08000345
 8000284:	0800037f 	.word	0x0800037f
	{
	case CMD_FLASH_LOCK:
		Flash_Lock();
 8000288:	f000 f9ea 	bl	8000660 <Flash_Lock>
		msg.ID = REPLY_ACK;
 800028c:	4b4e      	ldr	r3, [pc, #312]	; (80003c8 <Command_Process+0x170>)
 800028e:	2210      	movs	r2, #16
 8000290:	701a      	strb	r2, [r3, #0]
		msg.length = 0;
 8000292:	4b4d      	ldr	r3, [pc, #308]	; (80003c8 <Command_Process+0x170>)
 8000294:	2200      	movs	r2, #0
 8000296:	811a      	strh	r2, [r3, #8]
		MTP_SendData(&msg);
 8000298:	484b      	ldr	r0, [pc, #300]	; (80003c8 <Command_Process+0x170>)
 800029a:	f000 fdff 	bl	8000e9c <MTP_SendData>
		break;
 800029e:	e08d      	b.n	80003bc <Command_Process+0x164>

	case CMD_FLASH_UNLOCK:
		Flash_Unlock();
 80002a0:	f000 f9fa 	bl	8000698 <Flash_Unlock>
		msg.ID = REPLY_ACK;
 80002a4:	4b48      	ldr	r3, [pc, #288]	; (80003c8 <Command_Process+0x170>)
 80002a6:	2210      	movs	r2, #16
 80002a8:	701a      	strb	r2, [r3, #0]
		msg.length = 0;
 80002aa:	4b47      	ldr	r3, [pc, #284]	; (80003c8 <Command_Process+0x170>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	811a      	strh	r2, [r3, #8]
		MTP_SendData(&msg);
 80002b0:	4845      	ldr	r0, [pc, #276]	; (80003c8 <Command_Process+0x170>)
 80002b2:	f000 fdf3 	bl	8000e9c <MTP_SendData>
		break;
 80002b6:	e081      	b.n	80003bc <Command_Process+0x164>

	case CMD_DATA_WRITE:
		if(Flash_WriteData((void *)*(u32*)(&(msg.Buffer[0])), &(msg.Buffer[4]), ((msg.length - 4) / 2) +  1) == NO_ERR)
 80002b8:	4b43      	ldr	r3, [pc, #268]	; (80003c8 <Command_Process+0x170>)
 80002ba:	685b      	ldr	r3, [r3, #4]
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4618      	mov	r0, r3
 80002c0:	4b41      	ldr	r3, [pc, #260]	; (80003c8 <Command_Process+0x170>)
 80002c2:	685b      	ldr	r3, [r3, #4]
 80002c4:	1d19      	adds	r1, r3, #4
 80002c6:	4b40      	ldr	r3, [pc, #256]	; (80003c8 <Command_Process+0x170>)
 80002c8:	891b      	ldrh	r3, [r3, #8]
 80002ca:	3b04      	subs	r3, #4
 80002cc:	0fda      	lsrs	r2, r3, #31
 80002ce:	4413      	add	r3, r2
 80002d0:	105b      	asrs	r3, r3, #1
 80002d2:	b29b      	uxth	r3, r3
 80002d4:	3301      	adds	r3, #1
 80002d6:	b29b      	uxth	r3, r3
 80002d8:	461a      	mov	r2, r3
 80002da:	f000 f92b 	bl	8000534 <Flash_WriteData>
 80002de:	4603      	mov	r3, r0
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d109      	bne.n	80002f8 <Command_Process+0xa0>
		{
			msg.ID = REPLY_ACK;
 80002e4:	4b38      	ldr	r3, [pc, #224]	; (80003c8 <Command_Process+0x170>)
 80002e6:	2210      	movs	r2, #16
 80002e8:	701a      	strb	r2, [r3, #0]
			msg.length = 0;
 80002ea:	4b37      	ldr	r3, [pc, #220]	; (80003c8 <Command_Process+0x170>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	811a      	strh	r2, [r3, #8]
			MTP_SendData(&msg);
 80002f0:	4835      	ldr	r0, [pc, #212]	; (80003c8 <Command_Process+0x170>)
 80002f2:	f000 fdd3 	bl	8000e9c <MTP_SendData>
		{
			msg.ID = REPLY_ERR_WRITE_DATA;
			msg.length = 0;
			MTP_SendData(&msg);
		}
		break;
 80002f6:	e061      	b.n	80003bc <Command_Process+0x164>
			msg.ID = REPLY_ERR_WRITE_DATA;
 80002f8:	4b33      	ldr	r3, [pc, #204]	; (80003c8 <Command_Process+0x170>)
 80002fa:	2213      	movs	r2, #19
 80002fc:	701a      	strb	r2, [r3, #0]
			msg.length = 0;
 80002fe:	4b32      	ldr	r3, [pc, #200]	; (80003c8 <Command_Process+0x170>)
 8000300:	2200      	movs	r2, #0
 8000302:	811a      	strh	r2, [r3, #8]
			MTP_SendData(&msg);
 8000304:	4830      	ldr	r0, [pc, #192]	; (80003c8 <Command_Process+0x170>)
 8000306:	f000 fdc9 	bl	8000e9c <MTP_SendData>
		break;
 800030a:	e057      	b.n	80003bc <Command_Process+0x164>

	case CMD_RAM_APP_EXEC:
		address = (u32)&buffer;
 800030c:	4b2f      	ldr	r3, [pc, #188]	; (80003cc <Command_Process+0x174>)
 800030e:	607b      	str	r3, [r7, #4]
		sp = *((u32 *) address);
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	603b      	str	r3, [r7, #0]
		__disable_irq();
 8000316:	f7ff ff73 	bl	8000200 <__disable_irq>
		if((sp & 0xF0000000) == 0x20000000)
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8000320:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000324:	d147      	bne.n	80003b6 <Command_Process+0x15e>
		{
			HardwareReset();
 8000326:	f000 f853 	bl	80003d0 <HardwareReset>

			SCB_SetVectorTableOffset(address);
 800032a:	6878      	ldr	r0, [r7, #4]
 800032c:	f000 fbb4 	bl	8000a98 <SCB_SetVectorTableOffset>

			__enable_irq();
 8000330:	f7ff ff5f 	bl	80001f2 <__enable_irq>

			JumpToApp(*((u32 *) (address + 4)), sp);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	3304      	adds	r3, #4
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	6839      	ldr	r1, [r7, #0]
 800033c:	4618      	mov	r0, r3
 800033e:	f000 f860 	bl	8000402 <JumpToApp>
		}
		break;
 8000342:	e038      	b.n	80003b6 <Command_Process+0x15e>

	case CMD_SECTOR_ERASE:
		if(Flash_ErasePage(*(u32*)(&(msg.Buffer[0]))) == NO_ERR)
 8000344:	4b20      	ldr	r3, [pc, #128]	; (80003c8 <Command_Process+0x170>)
 8000346:	685b      	ldr	r3, [r3, #4]
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4618      	mov	r0, r3
 800034c:	f000 f946 	bl	80005dc <Flash_ErasePage>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d109      	bne.n	800036a <Command_Process+0x112>
		{
			msg.ID = REPLY_ACK;
 8000356:	4b1c      	ldr	r3, [pc, #112]	; (80003c8 <Command_Process+0x170>)
 8000358:	2210      	movs	r2, #16
 800035a:	701a      	strb	r2, [r3, #0]
			msg.length = 0;
 800035c:	4b1a      	ldr	r3, [pc, #104]	; (80003c8 <Command_Process+0x170>)
 800035e:	2200      	movs	r2, #0
 8000360:	811a      	strh	r2, [r3, #8]
			MTP_SendData(&msg);
 8000362:	4819      	ldr	r0, [pc, #100]	; (80003c8 <Command_Process+0x170>)
 8000364:	f000 fd9a 	bl	8000e9c <MTP_SendData>
		{
			msg.ID = REPLY_NACK;
			msg.length = 0;
			MTP_SendData(&msg);
		}
		break;
 8000368:	e028      	b.n	80003bc <Command_Process+0x164>
			msg.ID = REPLY_NACK;
 800036a:	4b17      	ldr	r3, [pc, #92]	; (80003c8 <Command_Process+0x170>)
 800036c:	2211      	movs	r2, #17
 800036e:	701a      	strb	r2, [r3, #0]
			msg.length = 0;
 8000370:	4b15      	ldr	r3, [pc, #84]	; (80003c8 <Command_Process+0x170>)
 8000372:	2200      	movs	r2, #0
 8000374:	811a      	strh	r2, [r3, #8]
			MTP_SendData(&msg);
 8000376:	4814      	ldr	r0, [pc, #80]	; (80003c8 <Command_Process+0x170>)
 8000378:	f000 fd90 	bl	8000e9c <MTP_SendData>
		break;
 800037c:	e01e      	b.n	80003bc <Command_Process+0x164>

	case CMD_JUMP:
		address = *(u32*)(&(msg.Buffer[0]));
 800037e:	4b12      	ldr	r3, [pc, #72]	; (80003c8 <Command_Process+0x170>)
 8000380:	685b      	ldr	r3, [r3, #4]
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	607b      	str	r3, [r7, #4]
		sp = *((u32 *) address);
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	603b      	str	r3, [r7, #0]
		__disable_irq();
 800038c:	f7ff ff38 	bl	8000200 <__disable_irq>
		if((sp & 0xF0000000) == 0x20000000)
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8000396:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800039a:	d10e      	bne.n	80003ba <Command_Process+0x162>
		{
			HardwareReset();
 800039c:	f000 f818 	bl	80003d0 <HardwareReset>

			SCB_SetVectorTableOffset(address);
 80003a0:	6878      	ldr	r0, [r7, #4]
 80003a2:	f000 fb79 	bl	8000a98 <SCB_SetVectorTableOffset>

			JumpToApp(*((u32 *) (address + 4)), sp);
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	3304      	adds	r3, #4
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	6839      	ldr	r1, [r7, #0]
 80003ae:	4618      	mov	r0, r3
 80003b0:	f000 f827 	bl	8000402 <JumpToApp>
		}
		break;
 80003b4:	e001      	b.n	80003ba <Command_Process+0x162>
		break;
 80003b6:	bf00      	nop
 80003b8:	e000      	b.n	80003bc <Command_Process+0x164>
		break;
 80003ba:	bf00      	nop
	}
}
 80003bc:	bf00      	nop
 80003be:	3708      	adds	r7, #8
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	2000284c 	.word	0x2000284c
 80003c8:	20002840 	.word	0x20002840
 80003cc:	20000000 	.word	0x20000000

080003d0 <HardwareReset>:

static void HardwareReset(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	af00      	add	r7, sp, #0
	RCC_ResetGPIOA();
 80003d4:	f000 faf6 	bl	80009c4 <RCC_ResetGPIOA>
	RCC_ResetUART();
 80003d8:	f000 fb22 	bl	8000a20 <RCC_ResetUART>
	RCC_DisableGPIOA();
 80003dc:	f000 fb04 	bl	80009e8 <RCC_DisableGPIOA>
	RCC_DisableUART();
 80003e0:	f000 fb30 	bl	8000a44 <RCC_DisableUART>
	RCC_DisableDMA();
 80003e4:	f000 fb4a 	bl	8000a7c <RCC_DisableDMA>

	Interrupts_DisableIRQ(USART1_IRQn);
 80003e8:	2025      	movs	r0, #37	; 0x25
 80003ea:	f000 f820 	bl	800042e <Interrupts_DisableIRQ>
	Interrupts_DisableIRQ(DMA1_Channel4_IRQn);
 80003ee:	200e      	movs	r0, #14
 80003f0:	f000 f81d 	bl	800042e <Interrupts_DisableIRQ>
	Interrupts_DisableIRQ(DMA1_Channel5_IRQn);
 80003f4:	200f      	movs	r0, #15
 80003f6:	f000 f81a 	bl	800042e <Interrupts_DisableIRQ>
	RCCSystemInit();
 80003fa:	f000 fa31 	bl	8000860 <RCCSystemInit>
}
 80003fe:	bf00      	nop
 8000400:	bd80      	pop	{r7, pc}

08000402 <JumpToApp>:

static void JumpToApp(u32 address, u32 sp)
{
	__ASM("msr msp, r1");
 8000402:	f381 8808 	msr	MSP, r1
	__ASM("bx r0");
 8000406:	4700      	bx	r0
}
 8000408:	bf00      	nop

0800040a <main>:
**
**===========================================================================
*/

int main(void)
{
 800040a:	b580      	push	{r7, lr}
 800040c:	af00      	add	r7, sp, #0


	/* Message Transfer Protocol Initialization */
	MTP_Init();
 800040e:	f000 fbd7 	bl	8000bc0 <MTP_Init>

	/* Bootloader Application */
	Bootloader_Main();
 8000412:	f7ff fefd 	bl	8000210 <Bootloader_Main>


	while(1)
 8000416:	e7fe      	b.n	8000416 <main+0xc>

08000418 <Interrupts_EnableIRQ>:
    return NVIC_GetDevicePriority(IRQn);
  }
}

void Interrupts_EnableIRQ(s32 IRQn)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
	NVIC_EnableIRQ(IRQn);
 8000420:	6878      	ldr	r0, [r7, #4]
 8000422:	f000 f9ef 	bl	8000804 <NVIC_EnableIRQ>
}
 8000426:	bf00      	nop
 8000428:	3708      	adds	r7, #8
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}

0800042e <Interrupts_DisableIRQ>:

void Interrupts_DisableIRQ(s32 IRQn)
{
 800042e:	b580      	push	{r7, lr}
 8000430:	b082      	sub	sp, #8
 8000432:	af00      	add	r7, sp, #0
 8000434:	6078      	str	r0, [r7, #4]
	NVIC_DisableIRQ(IRQn);
 8000436:	6878      	ldr	r0, [r7, #4]
 8000438:	f000 f9fa 	bl	8000830 <NVIC_DisableIRQ>
}
 800043c:	bf00      	nop
 800043e:	3708      	adds	r7, #8
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}

08000444 <DMA_ChannelInit>:
#include "DMA_private.h"
#include "DMA_config.h"
#include "DMA_interface.h"

void DMA_ChannelInit(u32 chennel, DMA_ChannelSetup_t setup)
{
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
 800044c:	6039      	str	r1, [r7, #0]
	((DMA_Channel_TypeDef *) chennel)->CCR = (*((u32*) &setup)) << 4;
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	463a      	mov	r2, r7
 8000452:	6812      	ldr	r2, [r2, #0]
 8000454:	0112      	lsls	r2, r2, #4
 8000456:	601a      	str	r2, [r3, #0]
}
 8000458:	bf00      	nop
 800045a:	370c      	adds	r7, #12
 800045c:	46bd      	mov	sp, r7
 800045e:	bc80      	pop	{r7}
 8000460:	4770      	bx	lr

08000462 <DMA_ChennelEnable>:

void DMA_ChennelEnable(u32 chennel)
{
 8000462:	b480      	push	{r7}
 8000464:	b083      	sub	sp, #12
 8000466:	af00      	add	r7, sp, #0
 8000468:	6078      	str	r0, [r7, #4]
	((DMA_Channel_TypeDef *) chennel)->CCR |= DMA_CCRx_EN;
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	687a      	ldr	r2, [r7, #4]
 800046e:	6812      	ldr	r2, [r2, #0]
 8000470:	f042 0201 	orr.w	r2, r2, #1
 8000474:	601a      	str	r2, [r3, #0]
}
 8000476:	bf00      	nop
 8000478:	370c      	adds	r7, #12
 800047a:	46bd      	mov	sp, r7
 800047c:	bc80      	pop	{r7}
 800047e:	4770      	bx	lr

08000480 <DMA_ChennelDisable>:

void DMA_ChennelDisable(u32 chennel)
{
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
	((DMA_Channel_TypeDef *) chennel)->CCR &= ~DMA_CCRx_EN;
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	687a      	ldr	r2, [r7, #4]
 800048c:	6812      	ldr	r2, [r2, #0]
 800048e:	f022 0201 	bic.w	r2, r2, #1
 8000492:	601a      	str	r2, [r3, #0]
}
 8000494:	bf00      	nop
 8000496:	370c      	adds	r7, #12
 8000498:	46bd      	mov	sp, r7
 800049a:	bc80      	pop	{r7}
 800049c:	4770      	bx	lr

0800049e <DMA_ChennelNumberOfData>:

void DMA_ChennelNumberOfData(u32 chennel, u16 number)
{
 800049e:	b480      	push	{r7}
 80004a0:	b083      	sub	sp, #12
 80004a2:	af00      	add	r7, sp, #0
 80004a4:	6078      	str	r0, [r7, #4]
 80004a6:	460b      	mov	r3, r1
 80004a8:	807b      	strh	r3, [r7, #2]
	((DMA_Channel_TypeDef *) chennel)->CNDTR = (u32) number;
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	887a      	ldrh	r2, [r7, #2]
 80004ae:	605a      	str	r2, [r3, #4]
}
 80004b0:	bf00      	nop
 80004b2:	370c      	adds	r7, #12
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bc80      	pop	{r7}
 80004b8:	4770      	bx	lr

080004ba <DMA_ChennelMemAddress>:

void DMA_ChennelMemAddress(u32 chennel, void * address)
{
 80004ba:	b480      	push	{r7}
 80004bc:	b083      	sub	sp, #12
 80004be:	af00      	add	r7, sp, #0
 80004c0:	6078      	str	r0, [r7, #4]
 80004c2:	6039      	str	r1, [r7, #0]
	((DMA_Channel_TypeDef *) chennel)->CMAR = (u32)((u32 *)address);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	683a      	ldr	r2, [r7, #0]
 80004c8:	60da      	str	r2, [r3, #12]
}
 80004ca:	bf00      	nop
 80004cc:	370c      	adds	r7, #12
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bc80      	pop	{r7}
 80004d2:	4770      	bx	lr

080004d4 <DMA_ChennelPeriphAddress>:

void DMA_ChennelPeriphAddress(u32 chennel, void * address)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
 80004dc:	6039      	str	r1, [r7, #0]
	((DMA_Channel_TypeDef *) chennel)->CPAR = (u32)((u32 *)address);
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	683a      	ldr	r2, [r7, #0]
 80004e2:	609a      	str	r2, [r3, #8]
}
 80004e4:	bf00      	nop
 80004e6:	370c      	adds	r7, #12
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bc80      	pop	{r7}
 80004ec:	4770      	bx	lr

080004ee <DMA_ChennelInterruptEnable>:

void DMA_ChennelInterruptEnable(u32 chennel)
{
 80004ee:	b480      	push	{r7}
 80004f0:	b083      	sub	sp, #12
 80004f2:	af00      	add	r7, sp, #0
 80004f4:	6078      	str	r0, [r7, #4]
	((DMA_Channel_TypeDef *) chennel)->CCR |= DMA_CCRx_TCIE | DMA_CCRx_TEIE;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	687a      	ldr	r2, [r7, #4]
 80004fa:	6812      	ldr	r2, [r2, #0]
 80004fc:	f042 020a 	orr.w	r2, r2, #10
 8000500:	601a      	str	r2, [r3, #0]
}
 8000502:	bf00      	nop
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr

0800050c <DMA_InterruptFlagClear>:
{
	((DMA_Channel_TypeDef *) chennel)->CCR &= ~(DMA_CCRx_TCIE | DMA_CCRx_TEIE);
}

void DMA_InterruptFlagClear(u32 chennelNumber)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
	DMA1->IFCR = 0x0F << ((chennelNumber - 1) << 2);
 8000514:	4a06      	ldr	r2, [pc, #24]	; (8000530 <DMA_InterruptFlagClear+0x24>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	3b01      	subs	r3, #1
 800051a:	009b      	lsls	r3, r3, #2
 800051c:	210f      	movs	r1, #15
 800051e:	fa01 f303 	lsl.w	r3, r1, r3
 8000522:	6053      	str	r3, [r2, #4]
}
 8000524:	bf00      	nop
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	bc80      	pop	{r7}
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	40020000 	.word	0x40020000

08000534 <Flash_WriteData>:
	}
	return Local_Error;
}

STD_ERR Flash_WriteData(volatile void * DestAddress, volatile void * SrcAddress, u16 NumberOfHalfWords)
{
 8000534:	b480      	push	{r7}
 8000536:	b087      	sub	sp, #28
 8000538:	af00      	add	r7, sp, #0
 800053a:	60f8      	str	r0, [r7, #12]
 800053c:	60b9      	str	r1, [r7, #8]
 800053e:	4613      	mov	r3, r2
 8000540:	80fb      	strh	r3, [r7, #6]
	volatile STD_ERR Local_Error = ERR;
 8000542:	2301      	movs	r3, #1
 8000544:	757b      	strb	r3, [r7, #21]
	u16 Local_Iterator = 0;
 8000546:	2300      	movs	r3, #0
 8000548:	82fb      	strh	r3, [r7, #22]
	if(((u32) DestAddress >= FLASH_BASE) &&  ((u32) DestAddress <= FLASH_BASE + FLASH_LENGTH))
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000550:	d339      	bcc.n	80005c6 <Flash_WriteData+0x92>
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	4a1f      	ldr	r2, [pc, #124]	; (80005d4 <Flash_WriteData+0xa0>)
 8000556:	4293      	cmp	r3, r2
 8000558:	d835      	bhi.n	80005c6 <Flash_WriteData+0x92>
	{
		while(FLASH->SR & FLASH_SR_BSY);
 800055a:	bf00      	nop
 800055c:	4b1e      	ldr	r3, [pc, #120]	; (80005d8 <Flash_WriteData+0xa4>)
 800055e:	68db      	ldr	r3, [r3, #12]
 8000560:	f003 0301 	and.w	r3, r3, #1
 8000564:	2b00      	cmp	r3, #0
 8000566:	d1f9      	bne.n	800055c <Flash_WriteData+0x28>
		FLASH->CR |= FLASH_CR_PG;
 8000568:	4a1b      	ldr	r2, [pc, #108]	; (80005d8 <Flash_WriteData+0xa4>)
 800056a:	4b1b      	ldr	r3, [pc, #108]	; (80005d8 <Flash_WriteData+0xa4>)
 800056c:	691b      	ldr	r3, [r3, #16]
 800056e:	f043 0301 	orr.w	r3, r3, #1
 8000572:	6113      	str	r3, [r2, #16]

		for(Local_Iterator = 0; Local_Iterator < NumberOfHalfWords; Local_Iterator++)
 8000574:	2300      	movs	r3, #0
 8000576:	82fb      	strh	r3, [r7, #22]
 8000578:	e019      	b.n	80005ae <Flash_WriteData+0x7a>
		{
			FLASH->CR |= FLASH_SR_EOP;
 800057a:	4a17      	ldr	r2, [pc, #92]	; (80005d8 <Flash_WriteData+0xa4>)
 800057c:	4b16      	ldr	r3, [pc, #88]	; (80005d8 <Flash_WriteData+0xa4>)
 800057e:	691b      	ldr	r3, [r3, #16]
 8000580:	f043 0320 	orr.w	r3, r3, #32
 8000584:	6113      	str	r3, [r2, #16]
			*(((u16 *)DestAddress) + Local_Iterator) = *(((u16 *)SrcAddress) + Local_Iterator);
 8000586:	8afb      	ldrh	r3, [r7, #22]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	68fa      	ldr	r2, [r7, #12]
 800058c:	4413      	add	r3, r2
 800058e:	8afa      	ldrh	r2, [r7, #22]
 8000590:	0052      	lsls	r2, r2, #1
 8000592:	68b9      	ldr	r1, [r7, #8]
 8000594:	440a      	add	r2, r1
 8000596:	8812      	ldrh	r2, [r2, #0]
 8000598:	801a      	strh	r2, [r3, #0]
			while(FLASH->SR & FLASH_SR_BSY);
 800059a:	bf00      	nop
 800059c:	4b0e      	ldr	r3, [pc, #56]	; (80005d8 <Flash_WriteData+0xa4>)
 800059e:	68db      	ldr	r3, [r3, #12]
 80005a0:	f003 0301 	and.w	r3, r3, #1
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d1f9      	bne.n	800059c <Flash_WriteData+0x68>
		for(Local_Iterator = 0; Local_Iterator < NumberOfHalfWords; Local_Iterator++)
 80005a8:	8afb      	ldrh	r3, [r7, #22]
 80005aa:	3301      	adds	r3, #1
 80005ac:	82fb      	strh	r3, [r7, #22]
 80005ae:	8afa      	ldrh	r2, [r7, #22]
 80005b0:	88fb      	ldrh	r3, [r7, #6]
 80005b2:	429a      	cmp	r2, r3
 80005b4:	d3e1      	bcc.n	800057a <Flash_WriteData+0x46>
		}

		FLASH->CR &= ~FLASH_CR_PG;
 80005b6:	4a08      	ldr	r2, [pc, #32]	; (80005d8 <Flash_WriteData+0xa4>)
 80005b8:	4b07      	ldr	r3, [pc, #28]	; (80005d8 <Flash_WriteData+0xa4>)
 80005ba:	691b      	ldr	r3, [r3, #16]
 80005bc:	f023 0301 	bic.w	r3, r3, #1
 80005c0:	6113      	str	r3, [r2, #16]
		Local_Error = NO_ERR;
 80005c2:	2300      	movs	r3, #0
 80005c4:	757b      	strb	r3, [r7, #21]
	}
	else
	{
		// Do Nothing
	}
	return Local_Error;
 80005c6:	7d7b      	ldrb	r3, [r7, #21]
 80005c8:	b2db      	uxtb	r3, r3
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	371c      	adds	r7, #28
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	08004000 	.word	0x08004000
 80005d8:	40022000 	.word	0x40022000

080005dc <Flash_ErasePage>:

STD_ERR Flash_ErasePage(u32 PageAddress)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	STD_ERR Local_Error = ERR;
 80005e4:	2301      	movs	r3, #1
 80005e6:	73fb      	strb	r3, [r7, #15]

	/*Check that the address is within the Flash Range*/
	if((PageAddress >= FLASH_BASE )||(PageAddress <= (FLASH_BASE + FLASH_LENGTH)))
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80005ee:	d203      	bcs.n	80005f8 <Flash_ErasePage+0x1c>
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4a19      	ldr	r2, [pc, #100]	; (8000658 <Flash_ErasePage+0x7c>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d829      	bhi.n	800064c <Flash_ErasePage+0x70>
	{
		while(FLASH->SR & FLASH_SR_BSY);
 80005f8:	bf00      	nop
 80005fa:	4b18      	ldr	r3, [pc, #96]	; (800065c <Flash_ErasePage+0x80>)
 80005fc:	68db      	ldr	r3, [r3, #12]
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	2b00      	cmp	r3, #0
 8000604:	d1f9      	bne.n	80005fa <Flash_ErasePage+0x1e>
		FLASH->CR |= FLASH_CR_PER;
 8000606:	4a15      	ldr	r2, [pc, #84]	; (800065c <Flash_ErasePage+0x80>)
 8000608:	4b14      	ldr	r3, [pc, #80]	; (800065c <Flash_ErasePage+0x80>)
 800060a:	691b      	ldr	r3, [r3, #16]
 800060c:	f043 0302 	orr.w	r3, r3, #2
 8000610:	6113      	str	r3, [r2, #16]
		FLASH->AR = PageAddress;
 8000612:	4a12      	ldr	r2, [pc, #72]	; (800065c <Flash_ErasePage+0x80>)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	6153      	str	r3, [r2, #20]
		FLASH->CR |= FLASH_CR_STRT;
 8000618:	4a10      	ldr	r2, [pc, #64]	; (800065c <Flash_ErasePage+0x80>)
 800061a:	4b10      	ldr	r3, [pc, #64]	; (800065c <Flash_ErasePage+0x80>)
 800061c:	691b      	ldr	r3, [r3, #16]
 800061e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000622:	6113      	str	r3, [r2, #16]
		while(FLASH->SR & FLASH_SR_BSY);
 8000624:	bf00      	nop
 8000626:	4b0d      	ldr	r3, [pc, #52]	; (800065c <Flash_ErasePage+0x80>)
 8000628:	68db      	ldr	r3, [r3, #12]
 800062a:	f003 0301 	and.w	r3, r3, #1
 800062e:	2b00      	cmp	r3, #0
 8000630:	d1f9      	bne.n	8000626 <Flash_ErasePage+0x4a>

		if(  (*((volatile u32 *)PageAddress) ) == 0xffffffff )
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800063a:	d101      	bne.n	8000640 <Flash_ErasePage+0x64>
		{
			Local_Error = NO_ERR;
 800063c:	2300      	movs	r3, #0
 800063e:	73fb      	strb	r3, [r7, #15]
		}

		FLASH->CR &= ~ (FLASH_CR_PER);
 8000640:	4a06      	ldr	r2, [pc, #24]	; (800065c <Flash_ErasePage+0x80>)
 8000642:	4b06      	ldr	r3, [pc, #24]	; (800065c <Flash_ErasePage+0x80>)
 8000644:	691b      	ldr	r3, [r3, #16]
 8000646:	f023 0302 	bic.w	r3, r3, #2
 800064a:	6113      	str	r3, [r2, #16]
	}
	return Local_Error;
 800064c:	7bfb      	ldrb	r3, [r7, #15]
}
 800064e:	4618      	mov	r0, r3
 8000650:	3714      	adds	r7, #20
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr
 8000658:	08004000 	.word	0x08004000
 800065c:	40022000 	.word	0x40022000

08000660 <Flash_Lock>:
	FLASH->CR |= FLASH_CR_STRT;
	FLASH->CR &= ~(FLASH_CR_MER);
}

STD_ERR Flash_Lock(void)
{
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
	STD_ERR Local_Error = ERR;
 8000666:	2301      	movs	r3, #1
 8000668:	71fb      	strb	r3, [r7, #7]
	FLASH->CR |= FLASH_CR_LOCK;
 800066a:	4a0a      	ldr	r2, [pc, #40]	; (8000694 <Flash_Lock+0x34>)
 800066c:	4b09      	ldr	r3, [pc, #36]	; (8000694 <Flash_Lock+0x34>)
 800066e:	691b      	ldr	r3, [r3, #16]
 8000670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000674:	6113      	str	r3, [r2, #16]
	if(FLASH->CR & FLASH_CR_LOCK)
 8000676:	4b07      	ldr	r3, [pc, #28]	; (8000694 <Flash_Lock+0x34>)
 8000678:	691b      	ldr	r3, [r3, #16]
 800067a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <Flash_Lock+0x26>
	{
		Local_Error = NO_ERR;
 8000682:	2300      	movs	r3, #0
 8000684:	71fb      	strb	r3, [r7, #7]
	}
	return Local_Error;
 8000686:	79fb      	ldrb	r3, [r7, #7]
}
 8000688:	4618      	mov	r0, r3
 800068a:	370c      	adds	r7, #12
 800068c:	46bd      	mov	sp, r7
 800068e:	bc80      	pop	{r7}
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	40022000 	.word	0x40022000

08000698 <Flash_Unlock>:

STD_ERR Flash_Unlock(void)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
	STD_ERR Local_Error = ERR;
 800069e:	2301      	movs	r3, #1
 80006a0:	71fb      	strb	r3, [r7, #7]
	if(FLASH->CR & FLASH_CR_LOCK)
 80006a2:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <Flash_Unlock+0x34>)
 80006a4:	691b      	ldr	r3, [r3, #16]
 80006a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d007      	beq.n	80006be <Flash_Unlock+0x26>
	{
		FLASH->KEYR = FLASH_KEY1;
 80006ae:	4b07      	ldr	r3, [pc, #28]	; (80006cc <Flash_Unlock+0x34>)
 80006b0:	4a07      	ldr	r2, [pc, #28]	; (80006d0 <Flash_Unlock+0x38>)
 80006b2:	605a      	str	r2, [r3, #4]
		FLASH->KEYR = FLASH_KEY2;
 80006b4:	4b05      	ldr	r3, [pc, #20]	; (80006cc <Flash_Unlock+0x34>)
 80006b6:	4a07      	ldr	r2, [pc, #28]	; (80006d4 <Flash_Unlock+0x3c>)
 80006b8:	605a      	str	r2, [r3, #4]
		Local_Error = NO_ERR;
 80006ba:	2300      	movs	r3, #0
 80006bc:	71fb      	strb	r3, [r7, #7]
	}
	return Local_Error;
 80006be:	79fb      	ldrb	r3, [r7, #7]
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bc80      	pop	{r7}
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	40022000 	.word	0x40022000
 80006d0:	45670123 	.word	0x45670123
 80006d4:	cdef89ab 	.word	0xcdef89ab

080006d8 <Flash_EnablePrefetchBuffer>:

void Flash_EnablePrefetchBuffer(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
	/* Enable Prefetch Buffer */
	FLASH->ACR |= FLASH_ACR_PRFTBE;
 80006dc:	4a04      	ldr	r2, [pc, #16]	; (80006f0 <Flash_EnablePrefetchBuffer+0x18>)
 80006de:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <Flash_EnablePrefetchBuffer+0x18>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f043 0310 	orr.w	r3, r3, #16
 80006e6:	6013      	str	r3, [r2, #0]
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr
 80006f0:	40022000 	.word	0x40022000

080006f4 <Flash_SetLatency>:

STD_ERR Flash_SetLatency(u8 Latency)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	71fb      	strb	r3, [r7, #7]
	STD_ERR Local_Error = ERR;
 80006fe:	2301      	movs	r3, #1
 8000700:	73fb      	strb	r3, [r7, #15]

	if(Latency <= FLASH_LATENCY_2)
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	2b02      	cmp	r3, #2
 8000706:	d80d      	bhi.n	8000724 <Flash_SetLatency+0x30>
	{
		/* Flash wait state */
		FLASH->ACR &= (u32)((u32)~FLASH_ACR_LATENCY);
 8000708:	4a09      	ldr	r2, [pc, #36]	; (8000730 <Flash_SetLatency+0x3c>)
 800070a:	4b09      	ldr	r3, [pc, #36]	; (8000730 <Flash_SetLatency+0x3c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	f023 0303 	bic.w	r3, r3, #3
 8000712:	6013      	str	r3, [r2, #0]
		FLASH->ACR |= (u32)Latency;
 8000714:	4906      	ldr	r1, [pc, #24]	; (8000730 <Flash_SetLatency+0x3c>)
 8000716:	4b06      	ldr	r3, [pc, #24]	; (8000730 <Flash_SetLatency+0x3c>)
 8000718:	681a      	ldr	r2, [r3, #0]
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4313      	orrs	r3, r2
 800071e:	600b      	str	r3, [r1, #0]
		Local_Error = NO_ERR;
 8000720:	2300      	movs	r3, #0
 8000722:	73fb      	strb	r3, [r7, #15]
	else
	{
		/* Do Nothing */
	}

    return Local_Error;
 8000724:	7bfb      	ldrb	r3, [r7, #15]
}
 8000726:	4618      	mov	r0, r3
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	bc80      	pop	{r7}
 800072e:	4770      	bx	lr
 8000730:	40022000 	.word	0x40022000

08000734 <GPIO_Init>:
#include "GPIO_private.h"
#include "GPIO_config.h"
#include "GPIO_interface.h"

STD_ERR GPIO_Init(GPIO_t * gpio)
{
 8000734:	b480      	push	{r7}
 8000736:	b087      	sub	sp, #28
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	STD_ERR Local_ERROR = NO_ERR;
 800073c:	2300      	movs	r3, #0
 800073e:	75fb      	strb	r3, [r7, #23]
	__IO u32 * Register = &(((GPIO_TypeDef *)(gpio->Port))->CRL);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	613b      	str	r3, [r7, #16]
	u32 Local_Mode = gpio->Mode;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	689b      	ldr	r3, [r3, #8]
 800074a:	60bb      	str	r3, [r7, #8]
	u32 Local_Pin = gpio->Pin;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	685b      	ldr	r3, [r3, #4]
 8000750:	60fb      	str	r3, [r7, #12]

	if(Local_Pin <= GPIO_PIN_15)
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	2b0f      	cmp	r3, #15
 8000756:	d84c      	bhi.n	80007f2 <GPIO_Init+0xbe>
	{
		if(Local_Pin >= GPIO_PIN_8)
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	2b07      	cmp	r3, #7
 800075c:	d906      	bls.n	800076c <GPIO_Init+0x38>
		{
			Local_Pin -= GPIO_PIN_8;
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	3b08      	subs	r3, #8
 8000762:	60fb      	str	r3, [r7, #12]
			Register = &(((GPIO_TypeDef *)(gpio->Port))->CRH);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	3304      	adds	r3, #4
 800076a:	613b      	str	r3, [r7, #16]
		}

		if(Local_Mode <= GPIO_INPUT_PULLUP_PULLDOWN)
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	2b02      	cmp	r3, #2
 8000770:	d816      	bhi.n	80007a0 <GPIO_Init+0x6c>
		{
			*Register &= ~(0x0F << (Local_Pin * 4));
 8000772:	693b      	ldr	r3, [r7, #16]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	68fa      	ldr	r2, [r7, #12]
 8000778:	0092      	lsls	r2, r2, #2
 800077a:	210f      	movs	r1, #15
 800077c:	fa01 f202 	lsl.w	r2, r1, r2
 8000780:	43d2      	mvns	r2, r2
 8000782:	401a      	ands	r2, r3
 8000784:	693b      	ldr	r3, [r7, #16]
 8000786:	601a      	str	r2, [r3, #0]
			*Register |= (Local_Mode << ((Local_Pin * 4) + 2));
 8000788:	693b      	ldr	r3, [r7, #16]
 800078a:	681a      	ldr	r2, [r3, #0]
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	3302      	adds	r3, #2
 8000792:	68b9      	ldr	r1, [r7, #8]
 8000794:	fa01 f303 	lsl.w	r3, r1, r3
 8000798:	431a      	orrs	r2, r3
 800079a:	693b      	ldr	r3, [r7, #16]
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	e02a      	b.n	80007f6 <GPIO_Init+0xc2>
		}
		else if(Local_Mode <= GPIO_OUTPUT_AF_OPEN_DRAIN)
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	2b07      	cmp	r3, #7
 80007a4:	d822      	bhi.n	80007ec <GPIO_Init+0xb8>
		{
			*Register &= ~(0x0F << (Local_Pin * 4));
 80007a6:	693b      	ldr	r3, [r7, #16]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	68fa      	ldr	r2, [r7, #12]
 80007ac:	0092      	lsls	r2, r2, #2
 80007ae:	210f      	movs	r1, #15
 80007b0:	fa01 f202 	lsl.w	r2, r1, r2
 80007b4:	43d2      	mvns	r2, r2
 80007b6:	401a      	ands	r2, r3
 80007b8:	693b      	ldr	r3, [r7, #16]
 80007ba:	601a      	str	r2, [r3, #0]
			*Register |= ((Local_Mode & 0b11) << ((Local_Pin * 4) + 2));
 80007bc:	693b      	ldr	r3, [r7, #16]
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	f003 0103 	and.w	r1, r3, #3
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	3302      	adds	r3, #2
 80007cc:	fa01 f303 	lsl.w	r3, r1, r3
 80007d0:	431a      	orrs	r2, r3
 80007d2:	693b      	ldr	r3, [r7, #16]
 80007d4:	601a      	str	r2, [r3, #0]
			*Register |= (GPIO_SPEED << (Local_Pin * 4));
 80007d6:	693b      	ldr	r3, [r7, #16]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	68fa      	ldr	r2, [r7, #12]
 80007dc:	0092      	lsls	r2, r2, #2
 80007de:	2103      	movs	r1, #3
 80007e0:	fa01 f202 	lsl.w	r2, r1, r2
 80007e4:	431a      	orrs	r2, r3
 80007e6:	693b      	ldr	r3, [r7, #16]
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	e004      	b.n	80007f6 <GPIO_Init+0xc2>
		}
		else
		{
			Local_ERROR = ERR;
 80007ec:	2301      	movs	r3, #1
 80007ee:	75fb      	strb	r3, [r7, #23]
 80007f0:	e001      	b.n	80007f6 <GPIO_Init+0xc2>
		}
	}
	else
	{
		Local_ERROR = ERR;
 80007f2:	2301      	movs	r3, #1
 80007f4:	75fb      	strb	r3, [r7, #23]
	}
	return Local_ERROR;
 80007f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	371c      	adds	r7, #28
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bc80      	pop	{r7}
 8000800:	4770      	bx	lr
	...

08000804 <NVIC_EnableIRQ>:
#include "NVIC_interface.h"


/* Enable Interrupt */
void NVIC_EnableIRQ(s32 IRQn)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  NVIC->ISER[((u32)(IRQn) >> 5)] = (1 << ((u32)(IRQn) & 0x1F)); /* enable interrupt */
 800080c:	4907      	ldr	r1, [pc, #28]	; (800082c <NVIC_EnableIRQ+0x28>)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	095b      	lsrs	r3, r3, #5
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	f002 021f 	and.w	r2, r2, #31
 8000818:	2001      	movs	r0, #1
 800081a:	fa00 f202 	lsl.w	r2, r0, r2
 800081e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr
 800082c:	e000e100 	.word	0xe000e100

08000830 <NVIC_DisableIRQ>:


/* Disable Interrupt */
void NVIC_DisableIRQ(s32 IRQn)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  NVIC->ICER[((u32)(IRQn) >> 5)] = (1 << ((u32)(IRQn) & 0x1F)); /* disable interrupt */
 8000838:	4908      	ldr	r1, [pc, #32]	; (800085c <NVIC_DisableIRQ+0x2c>)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	095b      	lsrs	r3, r3, #5
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	f002 021f 	and.w	r2, r2, #31
 8000844:	2001      	movs	r0, #1
 8000846:	fa00 f202 	lsl.w	r2, r0, r2
 800084a:	3320      	adds	r3, #32
 800084c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	bc80      	pop	{r7}
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	e000e100 	.word	0xe000e100

08000860 <RCCSystemInit>:
#include "RCC_config.h"
#include "RCC_interface.h"


void RCCSystemInit (void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8000864:	4a17      	ldr	r2, [pc, #92]	; (80008c4 <RCCSystemInit+0x64>)
 8000866:	4b17      	ldr	r3, [pc, #92]	; (80008c4 <RCCSystemInit+0x64>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	f043 0301 	orr.w	r3, r3, #1
 800086e:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while(RCC_CR_HSIRDY != (RCC_CR_HSIRDY & RCC->CR))
 8000870:	bf00      	nop
 8000872:	4b14      	ldr	r3, [pc, #80]	; (80008c4 <RCCSystemInit+0x64>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f003 0302 	and.w	r3, r3, #2
 800087a:	2b02      	cmp	r3, #2
 800087c:	d1f9      	bne.n	8000872 <RCCSystemInit+0x12>
  {
	/* Waiting */
  }

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 800087e:	4911      	ldr	r1, [pc, #68]	; (80008c4 <RCCSystemInit+0x64>)
 8000880:	4b10      	ldr	r3, [pc, #64]	; (80008c4 <RCCSystemInit+0x64>)
 8000882:	685a      	ldr	r2, [r3, #4]
 8000884:	4b10      	ldr	r3, [pc, #64]	; (80008c8 <RCCSystemInit+0x68>)
 8000886:	4013      	ands	r3, r2
 8000888:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 800088a:	4a0e      	ldr	r2, [pc, #56]	; (80008c4 <RCCSystemInit+0x64>)
 800088c:	4b0d      	ldr	r3, [pc, #52]	; (80008c4 <RCCSystemInit+0x64>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000894:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000898:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 800089a:	4a0a      	ldr	r2, [pc, #40]	; (80008c4 <RCCSystemInit+0x64>)
 800089c:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <RCCSystemInit+0x64>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008a4:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 80008a6:	4a07      	ldr	r2, [pc, #28]	; (80008c4 <RCCSystemInit+0x64>)
 80008a8:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <RCCSystemInit+0x64>)
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80008b0:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80008b2:	4b04      	ldr	r3, [pc, #16]	; (80008c4 <RCCSystemInit+0x64>)
 80008b4:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80008b8:	609a      	str	r2, [r3, #8]
}
 80008ba:	bf00      	nop
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	40021000 	.word	0x40021000
 80008c8:	f8ff0000 	.word	0xf8ff0000

080008cc <RCC_StartHSE>:

STD_ERR RCC_StartHSE(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
	__IO u32 Local_StartUpCounter = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	607b      	str	r3, [r7, #4]
	__IO STD_ERR Local_Error = ERR;
 80008d6:	2301      	movs	r3, #1
 80008d8:	70fb      	strb	r3, [r7, #3]

	  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
	  /* Enable HSE */
	  RCC->CR |= ((u32)RCC_CR_HSEON);
 80008da:	4a11      	ldr	r2, [pc, #68]	; (8000920 <RCC_StartHSE+0x54>)
 80008dc:	4b10      	ldr	r3, [pc, #64]	; (8000920 <RCC_StartHSE+0x54>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008e4:	6013      	str	r3, [r2, #0]

	  /* Wait till HSE is ready and if Time out is reached exit */
	  do
	  {
	    Local_StartUpCounter++;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	3301      	adds	r3, #1
 80008ea:	607b      	str	r3, [r7, #4]
	  } while(((RCC->CR & RCC_CR_HSERDY) == 0) && (Local_StartUpCounter != HSE_STARTUP_TIMEOUT));
 80008ec:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <RCC_StartHSE+0x54>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d103      	bne.n	8000900 <RCC_StartHSE+0x34>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80008fe:	d1f2      	bne.n	80008e6 <RCC_StartHSE+0x1a>

	  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000900:	4b07      	ldr	r3, [pc, #28]	; (8000920 <RCC_StartHSE+0x54>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <RCC_StartHSE+0x44>
	  {
		  Local_Error = NO_ERR;
 800090c:	2300      	movs	r3, #0
 800090e:	70fb      	strb	r3, [r7, #3]
	  else
	  {
		  /* Do Nothing */
	  }

	  return Local_Error;
 8000910:	78fb      	ldrb	r3, [r7, #3]
 8000912:	b2db      	uxtb	r3, r3
}
 8000914:	4618      	mov	r0, r3
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	bc80      	pop	{r7}
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	40021000 	.word	0x40021000

08000924 <RCC_SetSystemClock72MHz>:

void RCC_SetSystemClock72MHz(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
	/* HCLK = SYSCLK */
	RCC->CFGR |= (u32)RCC_CFGR_HPRE_DIV1;
 8000928:	4a1e      	ldr	r2, [pc, #120]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 800092a:	4b1e      	ldr	r3, [pc, #120]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	6053      	str	r3, [r2, #4]

	/* PCLK2 = HCLK */
	RCC->CFGR |= (u32)RCC_CFGR_PPRE2_DIV1;
 8000930:	4a1c      	ldr	r2, [pc, #112]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000932:	4b1c      	ldr	r3, [pc, #112]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	6053      	str	r3, [r2, #4]

	/* PCLK1 = HCLK */
	RCC->CFGR |= (u32)RCC_CFGR_PPRE1_DIV2;
 8000938:	4a1a      	ldr	r2, [pc, #104]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 800093a:	4b1a      	ldr	r3, [pc, #104]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000942:	6053      	str	r3, [r2, #4]

	/*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
	RCC->CFGR &= (u32)((u32)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000944:	4a17      	ldr	r2, [pc, #92]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000946:	4b17      	ldr	r3, [pc, #92]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800094e:	6053      	str	r3, [r2, #4]
										RCC_CFGR_PLLMULL));
	///////////////////////////
	RCC->CFGR |= (u32)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000950:	4a14      	ldr	r2, [pc, #80]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000952:	4b14      	ldr	r3, [pc, #80]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 800095a:	6053      	str	r3, [r2, #4]
	//RCC->CFGR |= (u32)(RCC_CFGR_PLLMULL9);
	//////////////////////////////////////////////////////////////////////////


	/* Enable PLL */
	RCC->CR |= RCC_CR_PLLON;
 800095c:	4a11      	ldr	r2, [pc, #68]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 800095e:	4b11      	ldr	r3, [pc, #68]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000966:	6013      	str	r3, [r2, #0]

	/* Wait till PLL is ready */
	while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000968:	bf00      	nop
 800096a:	4b0e      	ldr	r3, [pc, #56]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000972:	2b00      	cmp	r3, #0
 8000974:	d0f9      	beq.n	800096a <RCC_SetSystemClock72MHz+0x46>
	{
	}

	/* Select PLL as system clock source */
	RCC->CFGR &= (u32)((u32)~(RCC_CFGR_SW));
 8000976:	4a0b      	ldr	r2, [pc, #44]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000978:	4b0a      	ldr	r3, [pc, #40]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	f023 0303 	bic.w	r3, r3, #3
 8000980:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= (u32)RCC_CFGR_SW_PLL;
 8000982:	4a08      	ldr	r2, [pc, #32]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000984:	4b07      	ldr	r3, [pc, #28]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	f043 0302 	orr.w	r3, r3, #2
 800098c:	6053      	str	r3, [r2, #4]

	/* Wait till PLL is used as system clock source */
	while ((RCC->CFGR & (u32)RCC_CFGR_SWS) != (u32)0x08)
 800098e:	bf00      	nop
 8000990:	4b04      	ldr	r3, [pc, #16]	; (80009a4 <RCC_SetSystemClock72MHz+0x80>)
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	f003 030c 	and.w	r3, r3, #12
 8000998:	2b08      	cmp	r3, #8
 800099a:	d1f9      	bne.n	8000990 <RCC_SetSystemClock72MHz+0x6c>
	{
	}
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	bc80      	pop	{r7}
 80009a2:	4770      	bx	lr
 80009a4:	40021000 	.word	0x40021000

080009a8 <RCC_EnableGPIOA>:

	  return SystemCoreClock;
}

void RCC_EnableGPIOA(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
	RCC->APB2ENR	|= RCC_APB2ENR_IOPAEN;
 80009ac:	4a04      	ldr	r2, [pc, #16]	; (80009c0 <RCC_EnableGPIOA+0x18>)
 80009ae:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <RCC_EnableGPIOA+0x18>)
 80009b0:	699b      	ldr	r3, [r3, #24]
 80009b2:	f043 0304 	orr.w	r3, r3, #4
 80009b6:	6193      	str	r3, [r2, #24]
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr
 80009c0:	40021000 	.word	0x40021000

080009c4 <RCC_ResetGPIOA>:

void RCC_ResetGPIOA(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
	RCC->APB2RSTR	|= RCC_APB2RSTR_IOPARST;
 80009c8:	4a06      	ldr	r2, [pc, #24]	; (80009e4 <RCC_ResetGPIOA+0x20>)
 80009ca:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <RCC_ResetGPIOA+0x20>)
 80009cc:	68db      	ldr	r3, [r3, #12]
 80009ce:	f043 0304 	orr.w	r3, r3, #4
 80009d2:	60d3      	str	r3, [r2, #12]
	RCC->APB2RSTR = 0;
 80009d4:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <RCC_ResetGPIOA+0x20>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	60da      	str	r2, [r3, #12]
}
 80009da:	bf00      	nop
 80009dc:	46bd      	mov	sp, r7
 80009de:	bc80      	pop	{r7}
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	40021000 	.word	0x40021000

080009e8 <RCC_DisableGPIOA>:

void RCC_DisableGPIOA(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
	RCC->APB2ENR	&= ~RCC_APB2ENR_IOPAEN;
 80009ec:	4a04      	ldr	r2, [pc, #16]	; (8000a00 <RCC_DisableGPIOA+0x18>)
 80009ee:	4b04      	ldr	r3, [pc, #16]	; (8000a00 <RCC_DisableGPIOA+0x18>)
 80009f0:	699b      	ldr	r3, [r3, #24]
 80009f2:	f023 0304 	bic.w	r3, r3, #4
 80009f6:	6193      	str	r3, [r2, #24]
}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bc80      	pop	{r7}
 80009fe:	4770      	bx	lr
 8000a00:	40021000 	.word	0x40021000

08000a04 <RCC_EnableUART>:
{
	RCC->APB2ENR	&= ~RCC_APB2ENR_IOPCEN;
}

void RCC_EnableUART(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
	RCC->APB2ENR	|= RCC_APB2ENR_USART1EN;
 8000a08:	4a04      	ldr	r2, [pc, #16]	; (8000a1c <RCC_EnableUART+0x18>)
 8000a0a:	4b04      	ldr	r3, [pc, #16]	; (8000a1c <RCC_EnableUART+0x18>)
 8000a0c:	699b      	ldr	r3, [r3, #24]
 8000a0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a12:	6193      	str	r3, [r2, #24]
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bc80      	pop	{r7}
 8000a1a:	4770      	bx	lr
 8000a1c:	40021000 	.word	0x40021000

08000a20 <RCC_ResetUART>:

void RCC_ResetUART(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
	RCC->APB2RSTR	|= RCC_APB2RSTR_USART1RST;
 8000a24:	4a06      	ldr	r2, [pc, #24]	; (8000a40 <RCC_ResetUART+0x20>)
 8000a26:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <RCC_ResetUART+0x20>)
 8000a28:	68db      	ldr	r3, [r3, #12]
 8000a2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a2e:	60d3      	str	r3, [r2, #12]
	RCC->APB2RSTR = 0;
 8000a30:	4b03      	ldr	r3, [pc, #12]	; (8000a40 <RCC_ResetUART+0x20>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	60da      	str	r2, [r3, #12]
}
 8000a36:	bf00      	nop
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	40021000 	.word	0x40021000

08000a44 <RCC_DisableUART>:

void RCC_DisableUART(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
	RCC->APB2ENR	&= ~RCC_APB2ENR_USART1EN;
 8000a48:	4a04      	ldr	r2, [pc, #16]	; (8000a5c <RCC_DisableUART+0x18>)
 8000a4a:	4b04      	ldr	r3, [pc, #16]	; (8000a5c <RCC_DisableUART+0x18>)
 8000a4c:	699b      	ldr	r3, [r3, #24]
 8000a4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000a52:	6193      	str	r3, [r2, #24]
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr
 8000a5c:	40021000 	.word	0x40021000

08000a60 <RCC_EnableDMA>:

void RCC_EnableDMA(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
	RCC->AHBENR	|= RCC_AHBENR_DMA1EN;
 8000a64:	4a04      	ldr	r2, [pc, #16]	; (8000a78 <RCC_EnableDMA+0x18>)
 8000a66:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <RCC_EnableDMA+0x18>)
 8000a68:	695b      	ldr	r3, [r3, #20]
 8000a6a:	f043 0301 	orr.w	r3, r3, #1
 8000a6e:	6153      	str	r3, [r2, #20]
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bc80      	pop	{r7}
 8000a76:	4770      	bx	lr
 8000a78:	40021000 	.word	0x40021000

08000a7c <RCC_DisableDMA>:

void RCC_DisableDMA(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
	RCC->AHBENR	&= ~RCC_AHBENR_DMA1EN;
 8000a80:	4a04      	ldr	r2, [pc, #16]	; (8000a94 <RCC_DisableDMA+0x18>)
 8000a82:	4b04      	ldr	r3, [pc, #16]	; (8000a94 <RCC_DisableDMA+0x18>)
 8000a84:	695b      	ldr	r3, [r3, #20]
 8000a86:	f023 0301 	bic.w	r3, r3, #1
 8000a8a:	6153      	str	r3, [r2, #20]
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr
 8000a94:	40021000 	.word	0x40021000

08000a98 <SCB_SetVectorTableOffset>:
#include "SCB_config.h"
#include "SCB_interface.h"

/* Set Offset of Vector Table */
void SCB_SetVectorTableOffset(u32 Address)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
	__ASM("DMB");
 8000aa0:	f3bf 8f5f 	dmb	sy
	SCB->VTOR =	Address;
 8000aa4:	4a04      	ldr	r2, [pc, #16]	; (8000ab8 <SCB_SetVectorTableOffset+0x20>)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6093      	str	r3, [r2, #8]
	__ASM("DSB");
 8000aaa:	f3bf 8f4f 	dsb	sy
}
 8000aae:	bf00      	nop
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bc80      	pop	{r7}
 8000ab6:	4770      	bx	lr
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <UART_Init>:
#include "UART_interface.h"



void UART_Init(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0

	/* Reset all registers */
	USART1->CR1 = 0x0;
 8000ac0:	4b1c      	ldr	r3, [pc, #112]	; (8000b34 <UART_Init+0x78>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	819a      	strh	r2, [r3, #12]
	USART1->CR2 = 0x0;
 8000ac6:	4b1b      	ldr	r3, [pc, #108]	; (8000b34 <UART_Init+0x78>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	821a      	strh	r2, [r3, #16]
	USART1->CR3 = 0x0;
 8000acc:	4b19      	ldr	r3, [pc, #100]	; (8000b34 <UART_Init+0x78>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	829a      	strh	r2, [r3, #20]

	/* Select 1 Start bit, 8 or 9 Data bits, n Stop bit */
#ifdef CONFIG_9BITS_DATA
	USART1->CR1 |= USART_CR1_M;
 8000ad2:	4a18      	ldr	r2, [pc, #96]	; (8000b34 <UART_Init+0x78>)
 8000ad4:	4b17      	ldr	r3, [pc, #92]	; (8000b34 <UART_Init+0x78>)
 8000ad6:	899b      	ldrh	r3, [r3, #12]
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	8193      	strh	r3, [r2, #12]
#ifdef CONFIG_1_0_STOP_BIT
	USART1->CR2 &= ~USART_CR2_STOP;
#elif defined CONFIG_1_5_STOP_BIT
	USART1->CR2 |= USART_CR2_STOP_0 | USART_CR2_STOP_1;
#elif defined CONFIG_2_0_STOP_BIT
	USART1->CR2 |= USART_CR2_STOP_1;
 8000ae2:	4a14      	ldr	r2, [pc, #80]	; (8000b34 <UART_Init+0x78>)
 8000ae4:	4b13      	ldr	r3, [pc, #76]	; (8000b34 <UART_Init+0x78>)
 8000ae6:	8a1b      	ldrh	r3, [r3, #16]
 8000ae8:	b29b      	uxth	r3, r3
 8000aea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	8213      	strh	r3, [r2, #16]
	USART1->CR1 |= USART_CR1_PCE;
#endif

	/* Select odd parity */
#ifdef CONFIG_ODD_PARITY
	USART1->CR1 |= USART_CR1_PS;
 8000af2:	4a10      	ldr	r2, [pc, #64]	; (8000b34 <UART_Init+0x78>)
 8000af4:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <UART_Init+0x78>)
 8000af6:	899b      	ldrh	r3, [r3, #12]
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000afe:	b29b      	uxth	r3, r3
 8000b00:	8193      	strh	r3, [r2, #12]
#endif

	/* Enable DMA Mode*/
#ifdef CONFIG_ENABLE_DMA
	USART1->CR3 |= USART_CR3_DMAR;
 8000b02:	4a0c      	ldr	r2, [pc, #48]	; (8000b34 <UART_Init+0x78>)
 8000b04:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <UART_Init+0x78>)
 8000b06:	8a9b      	ldrh	r3, [r3, #20]
 8000b08:	b29b      	uxth	r3, r3
 8000b0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	8293      	strh	r3, [r2, #20]
	USART1->CR3 |= USART_CR3_DMAT;
 8000b12:	4a08      	ldr	r2, [pc, #32]	; (8000b34 <UART_Init+0x78>)
 8000b14:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <UART_Init+0x78>)
 8000b16:	8a9b      	ldrh	r3, [r3, #20]
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b1e:	b29b      	uxth	r3, r3
 8000b20:	8293      	strh	r3, [r2, #20]
#endif
	/* Set baud rate */
	USART1->BRR = (CONFIG_DIV_MANTISSA << 4) | (CONFIG_DIV_FRACTION & 0x0000000F);
 8000b22:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <UART_Init+0x78>)
 8000b24:	f240 227a 	movw	r2, #634	; 0x27a
 8000b28:	811a      	strh	r2, [r3, #8]
}
 8000b2a:	bf00      	nop
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bc80      	pop	{r7}
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40013800 	.word	0x40013800

08000b38 <UART_Enable>:

void UART_Enable(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
	/* Enable USART1 */
	USART1->CR1 |= USART_CR1_UE;
 8000b3c:	4a0d      	ldr	r2, [pc, #52]	; (8000b74 <UART_Enable+0x3c>)
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <UART_Enable+0x3c>)
 8000b40:	899b      	ldrh	r3, [r3, #12]
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b48:	b29b      	uxth	r3, r3
 8000b4a:	8193      	strh	r3, [r2, #12]

	/* Enable transmitter */
	USART1->CR1 |= USART_CR1_TE;
 8000b4c:	4a09      	ldr	r2, [pc, #36]	; (8000b74 <UART_Enable+0x3c>)
 8000b4e:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <UART_Enable+0x3c>)
 8000b50:	899b      	ldrh	r3, [r3, #12]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	f043 0308 	orr.w	r3, r3, #8
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	8193      	strh	r3, [r2, #12]

	/* Enable receiver */
	USART1->CR1 |= USART_CR1_RE;
 8000b5c:	4a05      	ldr	r2, [pc, #20]	; (8000b74 <UART_Enable+0x3c>)
 8000b5e:	4b05      	ldr	r3, [pc, #20]	; (8000b74 <UART_Enable+0x3c>)
 8000b60:	899b      	ldrh	r3, [r3, #12]
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	f043 0304 	orr.w	r3, r3, #4
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	8193      	strh	r3, [r2, #12]
	USART1->CR1 |= USART_CR1_RXNEIE;

	/* Enable Transmission completed interrupt */
	USART1->CR1 |= USART_CR1_TCIE;
#endif
}
 8000b6c:	bf00      	nop
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bc80      	pop	{r7}
 8000b72:	4770      	bx	lr
 8000b74:	40013800 	.word	0x40013800

08000b78 <SystemInit>:
  * Initialize the Embedded Flash Interface, the PLL and update the
  * SystemCoreClock variable.
  */

void SystemInit (void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
	RCCSystemInit();
 8000b7c:	f7ff fe70 	bl	8000860 <RCCSystemInit>

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
#ifdef SYSCLK_FREQ_72MHz
	SetSysClockTo72();
 8000b80:	f000 f806 	bl	8000b90 <SetSysClockTo72>
#endif

	SCB_SetVectorTableOffset(FLASH_BASE | VECT_TAB_OFFSET); /* Vector Table Relocation in Internal FLASH. */
 8000b84:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000b88:	f7ff ff86 	bl	8000a98 <SCB_SetVectorTableOffset>
}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <SetSysClockTo72>:
/**
  * Sets System clock frequency to 72MHz and configure HCLK, PCLK2
  * and PCLK1 prescalers.
  */
static void SetSysClockTo72(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
  __IO STD_ERR HSEStatus = ERR;
 8000b96:	2301      	movs	r3, #1
 8000b98:	71fb      	strb	r3, [r7, #7]

  HSEStatus = RCC_StartHSE();
 8000b9a:	f7ff fe97 	bl	80008cc <RCC_StartHSE>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	71fb      	strb	r3, [r7, #7]

  if (HSEStatus == NO_ERR)
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d106      	bne.n	8000bb8 <SetSysClockTo72+0x28>
  {
	Flash_EnablePrefetchBuffer();
 8000baa:	f7ff fd95 	bl	80006d8 <Flash_EnablePrefetchBuffer>
	Flash_SetLatency(FLASH_LATENCY_2);
 8000bae:	2002      	movs	r0, #2
 8000bb0:	f7ff fda0 	bl	80006f4 <Flash_SetLatency>
	RCC_SetSystemClock72MHz();
 8000bb4:	f7ff feb6 	bl	8000924 <RCC_SetSystemClock72MHz>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <MTP_Init>:
//           //        //             //             //                            //               //               //
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

/* MTP Initialization */
void MTP_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
	u8 Local_Iterator = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	71fb      	strb	r3, [r7, #7]
	RCC_EnableDMA();
 8000bca:	f7ff ff49 	bl	8000a60 <RCC_EnableDMA>
	RCC_EnableGPIOA();
 8000bce:	f7ff feeb 	bl	80009a8 <RCC_EnableGPIOA>
	RCC_EnableUART();
 8000bd2:	f7ff ff17 	bl	8000a04 <RCC_EnableUART>

	for(Local_Iterator = 0; Local_Iterator < sizeof(UARTPins)/sizeof(GPIO_t); Local_Iterator++)
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	71fb      	strb	r3, [r7, #7]
 8000bda:	e00c      	b.n	8000bf6 <MTP_Init+0x36>
	{
		GPIO_Init(&UARTPins[Local_Iterator]);
 8000bdc:	79fa      	ldrb	r2, [r7, #7]
 8000bde:	4613      	mov	r3, r2
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	4413      	add	r3, r2
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	4a18      	ldr	r2, [pc, #96]	; (8000c48 <MTP_Init+0x88>)
 8000be8:	4413      	add	r3, r2
 8000bea:	4618      	mov	r0, r3
 8000bec:	f7ff fda2 	bl	8000734 <GPIO_Init>
	for(Local_Iterator = 0; Local_Iterator < sizeof(UARTPins)/sizeof(GPIO_t); Local_Iterator++)
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	71fb      	strb	r3, [r7, #7]
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d9ef      	bls.n	8000bdc <MTP_Init+0x1c>
	}

	UART_Init();
 8000bfc:	f7ff ff5e 	bl	8000abc <UART_Init>

	DMA_ChannelInit(TX_CHANNEL, TxChennel);
 8000c00:	4b12      	ldr	r3, [pc, #72]	; (8000c4c <MTP_Init+0x8c>)
 8000c02:	6819      	ldr	r1, [r3, #0]
 8000c04:	4812      	ldr	r0, [pc, #72]	; (8000c50 <MTP_Init+0x90>)
 8000c06:	f7ff fc1d 	bl	8000444 <DMA_ChannelInit>
	DMA_ChannelInit(RX_CHANNEL, RxChennel);
 8000c0a:	4b12      	ldr	r3, [pc, #72]	; (8000c54 <MTP_Init+0x94>)
 8000c0c:	6819      	ldr	r1, [r3, #0]
 8000c0e:	4812      	ldr	r0, [pc, #72]	; (8000c58 <MTP_Init+0x98>)
 8000c10:	f7ff fc18 	bl	8000444 <DMA_ChannelInit>

	DMA_ChennelPeriphAddress(TX_CHANNEL, UART_DATAREG_ADDRESS);
 8000c14:	4911      	ldr	r1, [pc, #68]	; (8000c5c <MTP_Init+0x9c>)
 8000c16:	480e      	ldr	r0, [pc, #56]	; (8000c50 <MTP_Init+0x90>)
 8000c18:	f7ff fc5c 	bl	80004d4 <DMA_ChennelPeriphAddress>
	DMA_ChennelPeriphAddress(RX_CHANNEL, UART_DATAREG_ADDRESS);
 8000c1c:	490f      	ldr	r1, [pc, #60]	; (8000c5c <MTP_Init+0x9c>)
 8000c1e:	480e      	ldr	r0, [pc, #56]	; (8000c58 <MTP_Init+0x98>)
 8000c20:	f7ff fc58 	bl	80004d4 <DMA_ChennelPeriphAddress>

	DMA_ChennelInterruptEnable(TX_CHANNEL);
 8000c24:	480a      	ldr	r0, [pc, #40]	; (8000c50 <MTP_Init+0x90>)
 8000c26:	f7ff fc62 	bl	80004ee <DMA_ChennelInterruptEnable>
	DMA_ChennelInterruptEnable(RX_CHANNEL);
 8000c2a:	480b      	ldr	r0, [pc, #44]	; (8000c58 <MTP_Init+0x98>)
 8000c2c:	f7ff fc5f 	bl	80004ee <DMA_ChennelInterruptEnable>

	Interrupts_EnableIRQ(DMA1_Channel4_IRQn);
 8000c30:	200e      	movs	r0, #14
 8000c32:	f7ff fbf1 	bl	8000418 <Interrupts_EnableIRQ>
	Interrupts_EnableIRQ(DMA1_Channel5_IRQn);
 8000c36:	200f      	movs	r0, #15
 8000c38:	f7ff fbee 	bl	8000418 <Interrupts_EnableIRQ>
	UART_Enable();
 8000c3c:	f7ff ff7c 	bl	8000b38 <UART_Enable>

}
 8000c40:	bf00      	nop
 8000c42:	3708      	adds	r7, #8
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20002800 	.word	0x20002800
 8000c4c:	2000281c 	.word	0x2000281c
 8000c50:	40020044 	.word	0x40020044
 8000c54:	20002818 	.word	0x20002818
 8000c58:	40020058 	.word	0x40020058
 8000c5c:	40013804 	.word	0x40013804

08000c60 <MTP_ReceiveData>:

STD_ERR MTP_ReceiveData(MTP_MSG_t * msg, u32 CyclesToBreak)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b088      	sub	sp, #32
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	6039      	str	r1, [r7, #0]
	u8 temp_bytes[3];
	u16 Received_CheckSum;
	u16 Calculated_CheckSum;

	/* Prepare to receive */
	if(ProcessState == STOPPED)
 8000c6a:	4b89      	ldr	r3, [pc, #548]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d103      	bne.n	8000c7a <MTP_ReceiveData+0x1a>
	{
		ProcessState = WAITING_FOR_STARTBYTE;
 8000c72:	4b87      	ldr	r3, [pc, #540]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	701a      	strb	r2, [r3, #0]
 8000c78:	e001      	b.n	8000c7e <MTP_ReceiveData+0x1e>
	}
	else
	{
		return ERR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	e103      	b.n	8000e86 <MTP_ReceiveData+0x226>
	}

	/* Receive a message */
	while(1)
	{
		switch(ProcessState)
 8000c7e:	4b84      	ldr	r3, [pc, #528]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b02      	cmp	r3, #2
 8000c84:	d054      	beq.n	8000d30 <MTP_ReceiveData+0xd0>
 8000c86:	2b03      	cmp	r3, #3
 8000c88:	f000 809f 	beq.w	8000dca <MTP_ReceiveData+0x16a>
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	f040 80f7 	bne.w	8000e80 <MTP_ReceiveData+0x220>
		{
		case WAITING_FOR_STARTBYTE:
			/* Receive 1 byte (start byte) */
			RECEIVE_DATA(1, &temp_bytes);
 8000c92:	2101      	movs	r1, #1
 8000c94:	487f      	ldr	r0, [pc, #508]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000c96:	f7ff fc02 	bl	800049e <DMA_ChennelNumberOfData>
 8000c9a:	f107 030c 	add.w	r3, r7, #12
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	487c      	ldr	r0, [pc, #496]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000ca2:	f7ff fc0a 	bl	80004ba <DMA_ChennelMemAddress>
 8000ca6:	487b      	ldr	r0, [pc, #492]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000ca8:	f7ff fbdb 	bl	8000462 <DMA_ChennelEnable>
 8000cac:	2300      	movs	r3, #0
 8000cae:	61fb      	str	r3, [r7, #28]
 8000cb0:	e024      	b.n	8000cfc <MTP_ReceiveData+0x9c>
 8000cb2:	4b77      	ldr	r3, [pc, #476]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d10e      	bne.n	8000cd8 <MTP_ReceiveData+0x78>
 8000cba:	69fa      	ldr	r2, [r7, #28]
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	d319      	bcc.n	8000cf6 <MTP_ReceiveData+0x96>
 8000cc2:	4b73      	ldr	r3, [pc, #460]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	701a      	strb	r2, [r3, #0]
 8000cc8:	4b71      	ldr	r3, [pc, #452]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
 8000cce:	4871      	ldr	r0, [pc, #452]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000cd0:	f7ff fbd6 	bl	8000480 <DMA_ChennelDisable>
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e0d6      	b.n	8000e86 <MTP_ReceiveData+0x226>
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cde:	d10a      	bne.n	8000cf6 <MTP_ReceiveData+0x96>
 8000ce0:	4b6b      	ldr	r3, [pc, #428]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	701a      	strb	r2, [r3, #0]
 8000ce6:	4b6a      	ldr	r3, [pc, #424]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	701a      	strb	r2, [r3, #0]
 8000cec:	4869      	ldr	r0, [pc, #420]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000cee:	f7ff fbc7 	bl	8000480 <DMA_ChennelDisable>
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	e0c7      	b.n	8000e86 <MTP_ReceiveData+0x226>
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	61fb      	str	r3, [r7, #28]
 8000cfc:	4b66      	ldr	r3, [pc, #408]	; (8000e98 <MTP_ReceiveData+0x238>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	d1d5      	bne.n	8000cb2 <MTP_ReceiveData+0x52>
 8000d06:	4863      	ldr	r0, [pc, #396]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000d08:	f7ff fbba 	bl	8000480 <DMA_ChennelDisable>
 8000d0c:	4b62      	ldr	r3, [pc, #392]	; (8000e98 <MTP_ReceiveData+0x238>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	701a      	strb	r2, [r3, #0]

			/* check if start byte is correct */
			if(temp_bytes[0] == MTP_START_BYTE)
 8000d12:	7b3b      	ldrb	r3, [r7, #12]
 8000d14:	2b25      	cmp	r3, #37	; 0x25
 8000d16:	d103      	bne.n	8000d20 <MTP_ReceiveData+0xc0>
			{
				ProcessState = WAITING_FOR_ID_AND_LENGTH;
 8000d18:	4b5d      	ldr	r3, [pc, #372]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000d1a:	2202      	movs	r2, #2
 8000d1c:	701a      	strb	r2, [r3, #0]
			else
			{
				/* Start byte is not correct */
				RECEIVE_ERROR();
			}
			break;
 8000d1e:	e0b1      	b.n	8000e84 <MTP_ReceiveData+0x224>
				RECEIVE_ERROR();
 8000d20:	4b5b      	ldr	r3, [pc, #364]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	485b      	ldr	r0, [pc, #364]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000d28:	f7ff fbaa 	bl	8000480 <DMA_ChennelDisable>
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	e0aa      	b.n	8000e86 <MTP_ReceiveData+0x226>

		case WAITING_FOR_ID_AND_LENGTH:
			/* Receive 3 bytes (ID & length) */
			RECEIVE_DATA(3, &temp_bytes);
 8000d30:	2103      	movs	r1, #3
 8000d32:	4858      	ldr	r0, [pc, #352]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000d34:	f7ff fbb3 	bl	800049e <DMA_ChennelNumberOfData>
 8000d38:	f107 030c 	add.w	r3, r7, #12
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4855      	ldr	r0, [pc, #340]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000d40:	f7ff fbbb 	bl	80004ba <DMA_ChennelMemAddress>
 8000d44:	4853      	ldr	r0, [pc, #332]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000d46:	f7ff fb8c 	bl	8000462 <DMA_ChennelEnable>
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	61bb      	str	r3, [r7, #24]
 8000d4e:	e024      	b.n	8000d9a <MTP_ReceiveData+0x13a>
 8000d50:	4b4f      	ldr	r3, [pc, #316]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d10e      	bne.n	8000d76 <MTP_ReceiveData+0x116>
 8000d58:	69ba      	ldr	r2, [r7, #24]
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d319      	bcc.n	8000d94 <MTP_ReceiveData+0x134>
 8000d60:	4b4b      	ldr	r3, [pc, #300]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	701a      	strb	r2, [r3, #0]
 8000d66:	4b4a      	ldr	r3, [pc, #296]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	701a      	strb	r2, [r3, #0]
 8000d6c:	4849      	ldr	r0, [pc, #292]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000d6e:	f7ff fb87 	bl	8000480 <DMA_ChennelDisable>
 8000d72:	2301      	movs	r3, #1
 8000d74:	e087      	b.n	8000e86 <MTP_ReceiveData+0x226>
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d7c:	d10a      	bne.n	8000d94 <MTP_ReceiveData+0x134>
 8000d7e:	4b44      	ldr	r3, [pc, #272]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
 8000d84:	4b42      	ldr	r3, [pc, #264]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	701a      	strb	r2, [r3, #0]
 8000d8a:	4842      	ldr	r0, [pc, #264]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000d8c:	f7ff fb78 	bl	8000480 <DMA_ChennelDisable>
 8000d90:	2301      	movs	r3, #1
 8000d92:	e078      	b.n	8000e86 <MTP_ReceiveData+0x226>
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	3301      	adds	r3, #1
 8000d98:	61bb      	str	r3, [r7, #24]
 8000d9a:	4b3f      	ldr	r3, [pc, #252]	; (8000e98 <MTP_ReceiveData+0x238>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d1d5      	bne.n	8000d50 <MTP_ReceiveData+0xf0>
 8000da4:	483b      	ldr	r0, [pc, #236]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000da6:	f7ff fb6b 	bl	8000480 <DMA_ChennelDisable>
 8000daa:	4b3b      	ldr	r3, [pc, #236]	; (8000e98 <MTP_ReceiveData+0x238>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]

			/* Write ID byte */
			msg->ID = temp_bytes[0];
 8000db0:	7b3a      	ldrb	r2, [r7, #12]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	701a      	strb	r2, [r3, #0]

			/* Write length bytes */
			msg->length = *(u16 *)&temp_bytes[1];
 8000db6:	f107 030c 	add.w	r3, r7, #12
 8000dba:	3301      	adds	r3, #1
 8000dbc:	881a      	ldrh	r2, [r3, #0]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	811a      	strh	r2, [r3, #8]

			ProcessState = WAITING_FOR_DATA_AND_CHECKSUM;
 8000dc2:	4b33      	ldr	r3, [pc, #204]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000dc4:	2203      	movs	r2, #3
 8000dc6:	701a      	strb	r2, [r3, #0]
			break;
 8000dc8:	e05c      	b.n	8000e84 <MTP_ReceiveData+0x224>

		case WAITING_FOR_DATA_AND_CHECKSUM:
			/* Receive data + 2 bytes(checksum) */
			RECEIVE_DATA((msg->length) + 2, (void *)((u32)(msg->Buffer)));
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	891b      	ldrh	r3, [r3, #8]
 8000dce:	3302      	adds	r3, #2
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	482f      	ldr	r0, [pc, #188]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000dd6:	f7ff fb62 	bl	800049e <DMA_ChennelNumberOfData>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	4619      	mov	r1, r3
 8000de0:	482c      	ldr	r0, [pc, #176]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000de2:	f7ff fb6a 	bl	80004ba <DMA_ChennelMemAddress>
 8000de6:	482b      	ldr	r0, [pc, #172]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000de8:	f7ff fb3b 	bl	8000462 <DMA_ChennelEnable>
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]
 8000df0:	e024      	b.n	8000e3c <MTP_ReceiveData+0x1dc>
 8000df2:	4b27      	ldr	r3, [pc, #156]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d10e      	bne.n	8000e18 <MTP_ReceiveData+0x1b8>
 8000dfa:	697a      	ldr	r2, [r7, #20]
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d319      	bcc.n	8000e36 <MTP_ReceiveData+0x1d6>
 8000e02:	4b23      	ldr	r3, [pc, #140]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	701a      	strb	r2, [r3, #0]
 8000e08:	4b21      	ldr	r3, [pc, #132]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	701a      	strb	r2, [r3, #0]
 8000e0e:	4821      	ldr	r0, [pc, #132]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000e10:	f7ff fb36 	bl	8000480 <DMA_ChennelDisable>
 8000e14:	2301      	movs	r3, #1
 8000e16:	e036      	b.n	8000e86 <MTP_ReceiveData+0x226>
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e1e:	d10a      	bne.n	8000e36 <MTP_ReceiveData+0x1d6>
 8000e20:	4b1b      	ldr	r3, [pc, #108]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]
 8000e26:	4b1a      	ldr	r3, [pc, #104]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	701a      	strb	r2, [r3, #0]
 8000e2c:	4819      	ldr	r0, [pc, #100]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000e2e:	f7ff fb27 	bl	8000480 <DMA_ChennelDisable>
 8000e32:	2301      	movs	r3, #1
 8000e34:	e027      	b.n	8000e86 <MTP_ReceiveData+0x226>
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	617b      	str	r3, [r7, #20]
 8000e3c:	4b16      	ldr	r3, [pc, #88]	; (8000e98 <MTP_ReceiveData+0x238>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d1d5      	bne.n	8000df2 <MTP_ReceiveData+0x192>
 8000e46:	4813      	ldr	r0, [pc, #76]	; (8000e94 <MTP_ReceiveData+0x234>)
 8000e48:	f7ff fb1a 	bl	8000480 <DMA_ChennelDisable>
 8000e4c:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <MTP_ReceiveData+0x238>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]

			/* Extract checksum from the message (last 2 bytes)*/
			Received_CheckSum = *(u16 *)((msg->Buffer) + msg->length);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	8912      	ldrh	r2, [r2, #8]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	881b      	ldrh	r3, [r3, #0]
 8000e5e:	827b      	strh	r3, [r7, #18]

			/* Calculate and compare checksum */
			Calculated_CheckSum = MTP_CalculateChecksum(msg);
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f000 f881 	bl	8000f68 <MTP_CalculateChecksum>
 8000e66:	4603      	mov	r3, r0
 8000e68:	823b      	strh	r3, [r7, #16]

			/* Stop the process */
			ProcessState = STOPPED;
 8000e6a:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <MTP_ReceiveData+0x230>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	701a      	strb	r2, [r3, #0]
			if(Calculated_CheckSum == Received_CheckSum)
 8000e70:	8a3a      	ldrh	r2, [r7, #16]
 8000e72:	8a7b      	ldrh	r3, [r7, #18]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d101      	bne.n	8000e7c <MTP_ReceiveData+0x21c>
			{
				return NO_ERR;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	e004      	b.n	8000e86 <MTP_ReceiveData+0x226>
			}
			else
			{
				return ERR;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	e002      	b.n	8000e86 <MTP_ReceiveData+0x226>
			}
			break;

		default:
			return ERR;
 8000e80:	2301      	movs	r3, #1
 8000e82:	e000      	b.n	8000e86 <MTP_ReceiveData+0x226>
		switch(ProcessState)
 8000e84:	e6fb      	b.n	8000c7e <MTP_ReceiveData+0x1e>
		}
	}

	return ERR;
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3720      	adds	r7, #32
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	2000283e 	.word	0x2000283e
 8000e94:	40020058 	.word	0x40020058
 8000e98:	2000283c 	.word	0x2000283c

08000e9c <MTP_SendData>:

STD_ERR MTP_SendData(MTP_MSG_t * msg)
{
 8000e9c:	b590      	push	{r4, r7, lr}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
	static MTPState_t ProcessState = STOPPED;
	u32 Local_Counter;

	/* Check if the process is running (in multi-threads systems)*/
	if(ProcessState != STOPPED)
 8000ea4:	4b2b      	ldr	r3, [pc, #172]	; (8000f54 <MTP_SendData+0xb8>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MTP_SendData+0x14>
	{
			return ERR;
 8000eac:	2301      	movs	r3, #1
 8000eae:	e04d      	b.n	8000f4c <MTP_SendData+0xb0>
	}
	else
	{
		ProcessState = SENDING_MESSAGE;
 8000eb0:	4b28      	ldr	r3, [pc, #160]	; (8000f54 <MTP_SendData+0xb8>)
 8000eb2:	2204      	movs	r2, #4
 8000eb4:	701a      	strb	r2, [r3, #0]
	}

	/* Writing start byte to buffer */
	transimissinBuffer[0] = MTP_START_BYTE;
 8000eb6:	4b28      	ldr	r3, [pc, #160]	; (8000f58 <MTP_SendData+0xbc>)
 8000eb8:	2225      	movs	r2, #37	; 0x25
 8000eba:	701a      	strb	r2, [r3, #0]
	/* Writing ID byte to buffer */
	transimissinBuffer[1] = msg->ID;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	781a      	ldrb	r2, [r3, #0]
 8000ec0:	4b25      	ldr	r3, [pc, #148]	; (8000f58 <MTP_SendData+0xbc>)
 8000ec2:	705a      	strb	r2, [r3, #1]
	/* Writing length bytes to buffer */
	*((u16 *) &transimissinBuffer[2]) = msg->length;
 8000ec4:	4a25      	ldr	r2, [pc, #148]	; (8000f5c <MTP_SendData+0xc0>)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	891b      	ldrh	r3, [r3, #8]
 8000eca:	8013      	strh	r3, [r2, #0]

	/* Writing data bytes to buffer */
	for(Local_Counter = 0; Local_Counter < msg->length; Local_Counter++)
 8000ecc:	2300      	movs	r3, #0
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	e00d      	b.n	8000eee <MTP_SendData+0x52>
	{
		*((u16 *) &transimissinBuffer[4 + Local_Counter]) = msg->Buffer[Local_Counter];
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	3304      	adds	r3, #4
 8000ed6:	4a20      	ldr	r2, [pc, #128]	; (8000f58 <MTP_SendData+0xbc>)
 8000ed8:	4413      	add	r3, r2
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	6851      	ldr	r1, [r2, #4]
 8000ede:	68fa      	ldr	r2, [r7, #12]
 8000ee0:	440a      	add	r2, r1
 8000ee2:	7812      	ldrb	r2, [r2, #0]
 8000ee4:	b292      	uxth	r2, r2
 8000ee6:	801a      	strh	r2, [r3, #0]
	for(Local_Counter = 0; Local_Counter < msg->length; Local_Counter++)
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	3301      	adds	r3, #1
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	891b      	ldrh	r3, [r3, #8]
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	d8eb      	bhi.n	8000ed2 <MTP_SendData+0x36>
	}

	/* Writing checksum bytes to buffer */
	*((u16 *) &transimissinBuffer[msg->length + 4]) = MTP_CalculateChecksum(msg);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	891b      	ldrh	r3, [r3, #8]
 8000efe:	3304      	adds	r3, #4
 8000f00:	4a15      	ldr	r2, [pc, #84]	; (8000f58 <MTP_SendData+0xbc>)
 8000f02:	189c      	adds	r4, r3, r2
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f000 f82f 	bl	8000f68 <MTP_CalculateChecksum>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	8023      	strh	r3, [r4, #0]

	/* Prepare DMA */
	DMA_ChennelNumberOfData(TX_CHANNEL, msg->length + 6);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	891b      	ldrh	r3, [r3, #8]
 8000f12:	3306      	adds	r3, #6
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	4619      	mov	r1, r3
 8000f18:	4811      	ldr	r0, [pc, #68]	; (8000f60 <MTP_SendData+0xc4>)
 8000f1a:	f7ff fac0 	bl	800049e <DMA_ChennelNumberOfData>
	DMA_ChennelMemAddress(TX_CHANNEL, &transimissinBuffer);
 8000f1e:	490e      	ldr	r1, [pc, #56]	; (8000f58 <MTP_SendData+0xbc>)
 8000f20:	480f      	ldr	r0, [pc, #60]	; (8000f60 <MTP_SendData+0xc4>)
 8000f22:	f7ff faca 	bl	80004ba <DMA_ChennelMemAddress>
	TxDMAState = SENDING;
 8000f26:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <MTP_SendData+0xc8>)
 8000f28:	2202      	movs	r2, #2
 8000f2a:	701a      	strb	r2, [r3, #0]

	/* Start transmission */
	DMA_ChennelEnable(TX_CHANNEL);
 8000f2c:	480c      	ldr	r0, [pc, #48]	; (8000f60 <MTP_SendData+0xc4>)
 8000f2e:	f7ff fa98 	bl	8000462 <DMA_ChennelEnable>

	/* Wait to finish */
	while(TxDMAState != DATA_SENT);
 8000f32:	bf00      	nop
 8000f34:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <MTP_SendData+0xc8>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2b03      	cmp	r3, #3
 8000f3c:	d1fa      	bne.n	8000f34 <MTP_SendData+0x98>

	/* End of transmission */
	DMA_ChennelDisable(TX_CHANNEL);
 8000f3e:	4808      	ldr	r0, [pc, #32]	; (8000f60 <MTP_SendData+0xc4>)
 8000f40:	f7ff fa9e 	bl	8000480 <DMA_ChennelDisable>
	ProcessState = STOPPED;
 8000f44:	4b03      	ldr	r3, [pc, #12]	; (8000f54 <MTP_SendData+0xb8>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	701a      	strb	r2, [r3, #0]

	return NO_ERR;
 8000f4a:	2300      	movs	r3, #0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3714      	adds	r7, #20
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd90      	pop	{r4, r7, pc}
 8000f54:	2000283f 	.word	0x2000283f
 8000f58:	20002850 	.word	0x20002850
 8000f5c:	20002852 	.word	0x20002852
 8000f60:	40020044 	.word	0x40020044
 8000f64:	2000283d 	.word	0x2000283d

08000f68 <MTP_CalculateChecksum>:

u16 MTP_CalculateChecksum(MTP_MSG_t * msg)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	u16 Local_CHKCounter = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	81fb      	strh	r3, [r7, #14]
	u16 Local_CheckSum = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	81bb      	strh	r3, [r7, #12]
	u8 * Local_DataBuffer;

	/* Checksum = ID byte(1) + Length bytes(2) + Data bytes(N) */

	Local_CheckSum += (msg->ID);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	b29a      	uxth	r2, r3
 8000f7e:	89bb      	ldrh	r3, [r7, #12]
 8000f80:	4413      	add	r3, r2
 8000f82:	81bb      	strh	r3, [r7, #12]
	Local_CheckSum += (u8)(msg->length);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	891b      	ldrh	r3, [r3, #8]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	89bb      	ldrh	r3, [r7, #12]
 8000f8e:	4413      	add	r3, r2
 8000f90:	81bb      	strh	r3, [r7, #12]
	Local_CheckSum += (u8)((msg->length) >> 8);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	891b      	ldrh	r3, [r3, #8]
 8000f96:	0a1b      	lsrs	r3, r3, #8
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	89bb      	ldrh	r3, [r7, #12]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	81bb      	strh	r3, [r7, #12]
	Local_DataBuffer = (msg->Buffer);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	60bb      	str	r3, [r7, #8]

	/* Calculate Checksum for data */
	for(Local_CHKCounter = 0; Local_CHKCounter < (msg->length); Local_CHKCounter++)
 8000faa:	2300      	movs	r3, #0
 8000fac:	81fb      	strh	r3, [r7, #14]
 8000fae:	e00b      	b.n	8000fc8 <MTP_CalculateChecksum+0x60>
	{
		Local_CheckSum += *Local_DataBuffer;
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	89bb      	ldrh	r3, [r7, #12]
 8000fb8:	4413      	add	r3, r2
 8000fba:	81bb      	strh	r3, [r7, #12]
		Local_DataBuffer++;
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	60bb      	str	r3, [r7, #8]
	for(Local_CHKCounter = 0; Local_CHKCounter < (msg->length); Local_CHKCounter++)
 8000fc2:	89fb      	ldrh	r3, [r7, #14]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	81fb      	strh	r3, [r7, #14]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	891b      	ldrh	r3, [r3, #8]
 8000fcc:	89fa      	ldrh	r2, [r7, #14]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d3ee      	bcc.n	8000fb0 <MTP_CalculateChecksum+0x48>
	}

	return Local_CheckSum;
 8000fd2:	89bb      	ldrh	r3, [r7, #12]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr
	...

08000fe0 <DMA1_Channel4_IRQHandler>:

void DMA1_Channel4_IRQHandler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	TxDMAState = DATA_SENT;
 8000fe4:	4b03      	ldr	r3, [pc, #12]	; (8000ff4 <DMA1_Channel4_IRQHandler+0x14>)
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	701a      	strb	r2, [r3, #0]
	DMA_InterruptFlagClear(4);
 8000fea:	2004      	movs	r0, #4
 8000fec:	f7ff fa8e 	bl	800050c <DMA_InterruptFlagClear>
}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	2000283d 	.word	0x2000283d

08000ff8 <DMA1_Channel5_IRQHandler>:

void DMA1_Channel5_IRQHandler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
	RxDMAState = DATA_RECEIVED;
 8000ffc:	4b03      	ldr	r3, [pc, #12]	; (800100c <DMA1_Channel5_IRQHandler+0x14>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	701a      	strb	r2, [r3, #0]
	DMA_InterruptFlagClear(5);
 8001002:	2005      	movs	r0, #5
 8001004:	f7ff fa82 	bl	800050c <DMA_InterruptFlagClear>
}
 8001008:	bf00      	nop
 800100a:	bd80      	pop	{r7, pc}
 800100c:	2000283c 	.word	0x2000283c

08001010 <__libc_init_array>:
 8001010:	b570      	push	{r4, r5, r6, lr}
 8001012:	2500      	movs	r5, #0
 8001014:	4e0c      	ldr	r6, [pc, #48]	; (8001048 <__libc_init_array+0x38>)
 8001016:	4c0d      	ldr	r4, [pc, #52]	; (800104c <__libc_init_array+0x3c>)
 8001018:	1ba4      	subs	r4, r4, r6
 800101a:	10a4      	asrs	r4, r4, #2
 800101c:	42a5      	cmp	r5, r4
 800101e:	d109      	bne.n	8001034 <__libc_init_array+0x24>
 8001020:	f000 f81a 	bl	8001058 <_init>
 8001024:	2500      	movs	r5, #0
 8001026:	4e0a      	ldr	r6, [pc, #40]	; (8001050 <__libc_init_array+0x40>)
 8001028:	4c0a      	ldr	r4, [pc, #40]	; (8001054 <__libc_init_array+0x44>)
 800102a:	1ba4      	subs	r4, r4, r6
 800102c:	10a4      	asrs	r4, r4, #2
 800102e:	42a5      	cmp	r5, r4
 8001030:	d105      	bne.n	800103e <__libc_init_array+0x2e>
 8001032:	bd70      	pop	{r4, r5, r6, pc}
 8001034:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001038:	4798      	blx	r3
 800103a:	3501      	adds	r5, #1
 800103c:	e7ee      	b.n	800101c <__libc_init_array+0xc>
 800103e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001042:	4798      	blx	r3
 8001044:	3501      	adds	r5, #1
 8001046:	e7f2      	b.n	800102e <__libc_init_array+0x1e>
 8001048:	08001070 	.word	0x08001070
 800104c:	08001070 	.word	0x08001070
 8001050:	08001070 	.word	0x08001070
 8001054:	08001074 	.word	0x08001074

08001058 <_init>:
 8001058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800105a:	bf00      	nop
 800105c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800105e:	bc08      	pop	{r3}
 8001060:	469e      	mov	lr, r3
 8001062:	4770      	bx	lr

08001064 <_fini>:
 8001064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001066:	bf00      	nop
 8001068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800106a:	bc08      	pop	{r3}
 800106c:	469e      	mov	lr, r3
 800106e:	4770      	bx	lr
