#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x147e08f60 .scope module, "lab1_q1_tb" "lab1_q1_tb" 2 2;
 .timescale 0 0;
v0x147e23420_0 .net "out", 0 0, v0x147e07780_0;  1 drivers
v0x147e234c0_0 .var "v1", 0 0;
v0x147e23570_0 .var "v2", 0 0;
v0x147e23640_0 .var "v3", 0 0;
S_0x147e07610 .scope module, "obj" "lab1_q1" 2 7, 3 30 0, S_0x147e08f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "v1";
    .port_info 2 /INPUT 1 "v2";
    .port_info 3 /INPUT 1 "v3";
v0x147e07780_0 .var "out", 0 0;
v0x147e231d0_0 .net "v1", 0 0, v0x147e234c0_0;  1 drivers
v0x147e23270_0 .net "v2", 0 0, v0x147e23570_0;  1 drivers
v0x147e23320_0 .net "v3", 0 0, v0x147e23640_0;  1 drivers
E_0x147e098d0 .event edge, v0x147e23320_0, v0x147e23270_0, v0x147e231d0_0;
    .scope S_0x147e07610;
T_0 ;
    %wait E_0x147e098d0;
    %load/vec4 v0x147e231d0_0;
    %load/vec4 v0x147e23270_0;
    %and/r;
    %and;
    %load/vec4 v0x147e23270_0;
    %load/vec4 v0x147e23320_0;
    %and/r;
    %and;
    %or/r;
    %or;
    %load/vec4 v0x147e23320_0;
    %load/vec4 v0x147e231d0_0;
    %and/r;
    %and;
    %or/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e07780_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e07780_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x147e08f60;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "lab1_q1.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x147e08f60 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e234c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e23570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e23640_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 17 "$display", "Input: v1=%b, v2=%b, v3=%b, Output: out=%b", v0x147e234c0_0, v0x147e23570_0, v0x147e23640_0, v0x147e23420_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e234c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e23570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e23640_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 20 "$display", "Input: v1=%b, v2=%b, v3=%b, Output: out=%b", v0x147e234c0_0, v0x147e23570_0, v0x147e23640_0, v0x147e23420_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e234c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e23570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e23640_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 23 "$display", "Input: v1=%b, v2=%b, v3=%b, Output: out=%b", v0x147e234c0_0, v0x147e23570_0, v0x147e23640_0, v0x147e23420_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e234c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e23570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e23640_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 26 "$display", "Input: v1=%b, v2=%b, v3=%b, Output: out=%b", v0x147e234c0_0, v0x147e23570_0, v0x147e23640_0, v0x147e23420_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e234c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e23570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e23640_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 29 "$display", "Input: v1=%b, v2=%b, v3=%b, Output: out=%b", v0x147e234c0_0, v0x147e23570_0, v0x147e23640_0, v0x147e23420_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e234c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e23570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e23640_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 32 "$display", "Input: v1=%b, v2=%b, v3=%b, Output: out=%b", v0x147e234c0_0, v0x147e23570_0, v0x147e23640_0, v0x147e23420_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e234c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e23570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e23640_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 35 "$display", "Input: v1=%b, v2=%b, v3=%b, Output: out=%b", v0x147e234c0_0, v0x147e23570_0, v0x147e23640_0, v0x147e23420_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e234c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e23570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e23640_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "Input: v1=%b, v2=%b, v3=%b, Output: out=%b", v0x147e234c0_0, v0x147e23570_0, v0x147e23640_0, v0x147e23420_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e234c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e23570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e23640_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 41 "$display", "Input: v1=%b, v2=%b, v3=%b, Output: out=%b", v0x147e234c0_0, v0x147e23570_0, v0x147e23640_0, v0x147e23420_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab1_q1_tb.v";
    "./lab1_q1.v";
