// Seed: 1506055420
module module_0 ();
  assign id_1 = 1;
  always @(posedge 1) begin
    id_1 = id_1;
  end
  wire id_2;
  final $display(1'b0 <-> 1, 1, 1, ~id_1, 1'b0, 1'b0);
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8[1] = id_12;
  module_0();
endmodule
