


ARM Macro Assembler    Page 1 


    1 00000000                 AREA             INTHANDLER, CODE, READONLY
    2 00000000                 GET              REG_DEFS.S
    1 00000000                 AREA             REG_DEFS, CODE, READONLY
    2 00000000         
    3 00000000         
    4 00000000         ;IO DEFS
    5 00000000 E0028000 
                       IO0PIN  EQU              0xE0028000
    6 00000000 E0028004 
                       IO0SET  EQU              0xE0028004
    7 00000000 E0028008 
                       IO0DIR  EQU              0xE0028008
    8 00000000 E002800C 
                       IO0CLR  EQU              0xE002800C
    9 00000000 E0028010 
                       IO1PIN  EQU              0xE0028010
   10 00000000 E0028014 
                       IO1SET  EQU              0xE0028014
   11 00000000 E0028018 
                       IO1DIR  EQU              0xE0028018
   12 00000000 E002801C 
                       IO1CLR  EQU              0xE002801C
   13 00000000         
   14 00000000         
   15 00000000 FFFFF030 
                       VICVECTADDR
                               EQU              0xFFFFF030
   16 00000000 FFFFF00C 
                       VICINTSELECT
                               EQU              0xFFFFF00C
   17 00000000 FFFFF010 
                       VICINTENABLE
                               EQU              0xFFFFF010
   18 00000000 FFFFF034 
                       VICDEFVECTADDR
                               EQU              0xFFFFF034
   19 00000000         
   20 00000000 E0004000 
                       T0IR    EQU              0xE0004000
   21 00000000 E0004004 
                       T0TCR   EQU              0xE0004004
   22 00000000 E0004008 
                       T0TC    EQU              0xE0004008
   23 00000000 E000400C 
                       T0PR    EQU              0xE000400C
   24 00000000 E0004010 
                       T0PC    EQU              0xE0004010
   25 00000000 E0004014 
                       T0MCR   EQU              0xE0004014
   26 00000000 E0004018 
                       T0MR0   EQU              0xE0004018
   27 00000000 E000401C 
                       T0MR1   EQU              0xE000401C
   28 00000000 E0004020 
                       T0MR2   EQU              0xE0004020
   29 00000000 E0004024 
                       T0MR3   EQU              0xE0004024
   30 00000000 E0004028 
                       T0CCR   EQU              0xE0004028



ARM Macro Assembler    Page 2 


   31 00000000 E000402C 
                       T0CR0   EQU              0xE000402C
   32 00000000 E0004030 
                       T0CR1   EQU              0xE0004030
   33 00000000 E0004034 
                       T0CR2   EQU              0xE0004034
   34 00000000 E0004038 
                       T0CR3   EQU              0xE0004038
   35 00000000 E000403C 
                       T0EMR   EQU              0xE000403C
   36 00000000 E0004070 
                       T0CTCR  EQU              0xE0004070
   37 00000000         
   38 00000000 E0008000 
                       T1IR    EQU              0xE0008000
   39 00000000 E0008004 
                       T1TCR   EQU              0xE0008004
   40 00000000 E0008008 
                       T1TC    EQU              0xE0008008
   41 00000000 E000800C 
                       T1PR    EQU              0xE000800C
   42 00000000 E0008010 
                       T1PC    EQU              0xE0008010
   43 00000000 E0008014 
                       T1MCR   EQU              0xE0008014
   44 00000000 E0008018 
                       T1MR0   EQU              0xE0008018
   45 00000000 E000801C 
                       T1MR1   EQU              0xE000801C
   46 00000000 E0008020 
                       T1MR2   EQU              0xE0008020
   47 00000000 E0008024 
                       T1MR3   EQU              0xE0008024
   48 00000000 E0008028 
                       T1CCR   EQU              0xE0008028
   49 00000000 E000802C 
                       T1CR0   EQU              0xE000802C
   50 00000000 E0008030 
                       T1CR1   EQU              0xE0008030
   51 00000000 E0008034 
                       T1CR2   EQU              0xE0008034
   52 00000000 E0008038 
                       T1CR3   EQU              0xE0008038
   53 00000000 E000803C 
                       T1EMR   EQU              0xE000803C
   54 00000000 E0008070 
                       T1CTCR  EQU              0xE0008070
   55 00000000         
   56 00000000         
   57 00000000                 END
    3 00000000                 EXPORT           INTHAND
    4 00000000                 EXPORT           MSCNT
    5 00000000                 EXPORT           SCNT
    6 00000000                 EXPORT           MICNT
    7 00000000         
    8 00000000         
    9 00000000         INTHAND
   10 00000000 E24EE004        SUB              LR, LR, #4
   11 00000004 E92D401F        STMFD            SP!, {R0 - R4, lr}



ARM Macro Assembler    Page 3 


   12 00000008 E59F0080        LDR              R0, =T0IR
   13 0000000C E5901000        LDR              R1, [R0]
   14 00000010 E3110001        TST              R1, #2_1
   15 00000014 13A02001        LDRNE            R2, =2_1
   16 00000018 15802000        STRNE            R2, [R0]
   17 0000001C 1B000003        BLNE             TIMERMATCH0INT
   18 00000020 E59F006C        LDR              R0, =VICVECTADDR
   19 00000024 E3A01000        LDR              R1, =0
   20 00000028 E5801000        STR              R1, [R0]
   21 0000002C E8FD801F        LDMFD            SP!, {R0 - R4,pc}^
   22 00000030         
   23 00000030         
   24 00000030         
   25 00000030         TIMERMATCH0INT
   26 00000030 E59F0060        LDR              R0, =MSCNT
   27 00000034 E5901000        LDR              R1, [R0]
   28 00000038 E59F205C        LDR              R2, =0xFFFF
   29 0000003C E0022001        AND              R2, R2, R1
   30 00000040 E201380F        AND              R3, R1, #(0xF << 16)
   31 00000044 E201440F        AND              R4, R1, #(0XF << 24)
   32 00000048 E3A01000        LDR              R1, =0
   33 0000004C         
   34 0000004C E2822005        ADD              R2, #5
   35 00000050 E3520FFA        CMP              R2, #1000
   36 00000054 22422FFA        SUBHS            R2, #1000
   37 00000058 22833801        ADDHS            R3, #(1 << 16)
   38 0000005C E353070F        CMP              R3, #(60 << 16)
   39 00000060 2243370F        SUBHS            R3, #(60 << 16)
   40 00000064 22844401        ADDHS            R4, #(1 << 24)
   41 00000068 E35404FF        CMP              R4, #(0xFF << 24)
   42 0000006C 22444401        SUBHS            R4, #(1 << 24)
   43 00000070         
   44 00000070 E1811002        ORR              R1, R1, R2
   45 00000074 E1811003        ORR              R1, R1, R3
   46 00000078 E1811004        ORR              R1, R1, R4
   47 0000007C         
   48 0000007C E5801000        STR              R1, [R0]
   49 00000080 E59F000C        LDR              R0, =VICVECTADDR
   50 00000084 E3A01000        LDR              R1, =0
   51 00000088 E5801000        STR              R1, [R0]
   52 0000008C E8FD801F        LDMFD            SP!, {R0 - R4, pc}^
   53 00000090         
   54 00000090 E0004000 
              FFFFF030 
              00000000 
              0000FFFF         AREA             TIMERSTORAGE, DATA, READWRITE
   55 00000000 00 00   MSCNT   DCW              0
   56 00000002 00      SCNT    DCB              0
   57 00000003 00      MICNT   DCB              0
   58 00000004         
   59 00000004                 END
Command Line: --debug --xref --diag_suppress=9931 --apcs=interwork --depend=".\
interrupt handler.d" -o".\interrupt handler.o" -IC:\Keil_v5\ARM\RV31\INC -IC:\K
eil_v5\ARM\CMSIS\Include -IC:\Keil_v5\ARM\INC\Philips --predefine="__EVAL SETA 
1" --predefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 525" --l
ist=.\listings\interrupt handler.lst "Interrupt Handler.s"



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

INTHANDLER 00000000

Symbol: INTHANDLER
   Definitions
      At line 1 in file Interrupt
   Uses
      None
Comment: INTHANDLER unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

INTHAND 00000000

Symbol: INTHAND
   Definitions
      At line 9 in file Interrupt
   Uses
      At line 3 in file Interrupt
Comment: INTHAND used once
REG_DEFS 00000000

Symbol: REG_DEFS
   Definitions
      At line 1 in file REG_DEFS.S
   Uses
      None
Comment: REG_DEFS unused
TIMERMATCH0INT 00000030

Symbol: TIMERMATCH0INT
   Definitions
      At line 25 in file Interrupt
   Uses
      At line 17 in file Interrupt
Comment: TIMERMATCH0INT used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

MICNT 00000003

Symbol: MICNT
   Definitions
      At line 57 in file Interrupt
   Uses
      At line 6 in file Interrupt
Comment: MICNT used once
MSCNT 00000000

Symbol: MSCNT
   Definitions
      At line 55 in file Interrupt
   Uses
      At line 4 in file Interrupt
      At line 26 in file Interrupt

SCNT 00000002

Symbol: SCNT
   Definitions
      At line 56 in file Interrupt
   Uses
      At line 5 in file Interrupt
Comment: SCNT used once
TIMERSTORAGE 00000000

Symbol: TIMERSTORAGE
   Definitions
      At line 54 in file Interrupt
   Uses
      None
Comment: TIMERSTORAGE unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

IO0CLR E002800C

Symbol: IO0CLR
   Definitions
      At line 8 in file REG_DEFS.S
   Uses
      None
Comment: IO0CLR unused
IO0DIR E0028008

Symbol: IO0DIR
   Definitions
      At line 7 in file REG_DEFS.S
   Uses
      None
Comment: IO0DIR unused
IO0PIN E0028000

Symbol: IO0PIN
   Definitions
      At line 5 in file REG_DEFS.S
   Uses
      None
Comment: IO0PIN unused
IO0SET E0028004

Symbol: IO0SET
   Definitions
      At line 6 in file REG_DEFS.S
   Uses
      None
Comment: IO0SET unused
IO1CLR E002801C

Symbol: IO1CLR
   Definitions
      At line 12 in file REG_DEFS.S
   Uses
      None
Comment: IO1CLR unused
IO1DIR E0028018

Symbol: IO1DIR
   Definitions
      At line 11 in file REG_DEFS.S
   Uses
      None
Comment: IO1DIR unused
IO1PIN E0028010

Symbol: IO1PIN
   Definitions
      At line 9 in file REG_DEFS.S
   Uses
      None
Comment: IO1PIN unused
IO1SET E0028014

Symbol: IO1SET



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 10 in file REG_DEFS.S
   Uses
      None
Comment: IO1SET unused
T0CCR E0004028

Symbol: T0CCR
   Definitions
      At line 30 in file REG_DEFS.S
   Uses
      None
Comment: T0CCR unused
T0CR0 E000402C

Symbol: T0CR0
   Definitions
      At line 31 in file REG_DEFS.S
   Uses
      None
Comment: T0CR0 unused
T0CR1 E0004030

Symbol: T0CR1
   Definitions
      At line 32 in file REG_DEFS.S
   Uses
      None
Comment: T0CR1 unused
T0CR2 E0004034

Symbol: T0CR2
   Definitions
      At line 33 in file REG_DEFS.S
   Uses
      None
Comment: T0CR2 unused
T0CR3 E0004038

Symbol: T0CR3
   Definitions
      At line 34 in file REG_DEFS.S
   Uses
      None
Comment: T0CR3 unused
T0CTCR E0004070

Symbol: T0CTCR
   Definitions
      At line 36 in file REG_DEFS.S
   Uses
      None
Comment: T0CTCR unused
T0EMR E000403C

Symbol: T0EMR
   Definitions
      At line 35 in file REG_DEFS.S
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: T0EMR unused
T0IR E0004000

Symbol: T0IR
   Definitions
      At line 20 in file REG_DEFS.S
   Uses
      At line 12 in file Interrupt
Comment: T0IR used once
T0MCR E0004014

Symbol: T0MCR
   Definitions
      At line 25 in file REG_DEFS.S
   Uses
      None
Comment: T0MCR unused
T0MR0 E0004018

Symbol: T0MR0
   Definitions
      At line 26 in file REG_DEFS.S
   Uses
      None
Comment: T0MR0 unused
T0MR1 E000401C

Symbol: T0MR1
   Definitions
      At line 27 in file REG_DEFS.S
   Uses
      None
Comment: T0MR1 unused
T0MR2 E0004020

Symbol: T0MR2
   Definitions
      At line 28 in file REG_DEFS.S
   Uses
      None
Comment: T0MR2 unused
T0MR3 E0004024

Symbol: T0MR3
   Definitions
      At line 29 in file REG_DEFS.S
   Uses
      None
Comment: T0MR3 unused
T0PC E0004010

Symbol: T0PC
   Definitions
      At line 24 in file REG_DEFS.S
   Uses
      None
Comment: T0PC unused
T0PR E000400C



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: T0PR
   Definitions
      At line 23 in file REG_DEFS.S
   Uses
      None
Comment: T0PR unused
T0TC E0004008

Symbol: T0TC
   Definitions
      At line 22 in file REG_DEFS.S
   Uses
      None
Comment: T0TC unused
T0TCR E0004004

Symbol: T0TCR
   Definitions
      At line 21 in file REG_DEFS.S
   Uses
      None
Comment: T0TCR unused
T1CCR E0008028

Symbol: T1CCR
   Definitions
      At line 48 in file REG_DEFS.S
   Uses
      None
Comment: T1CCR unused
T1CR0 E000802C

Symbol: T1CR0
   Definitions
      At line 49 in file REG_DEFS.S
   Uses
      None
Comment: T1CR0 unused
T1CR1 E0008030

Symbol: T1CR1
   Definitions
      At line 50 in file REG_DEFS.S
   Uses
      None
Comment: T1CR1 unused
T1CR2 E0008034

Symbol: T1CR2
   Definitions
      At line 51 in file REG_DEFS.S
   Uses
      None
Comment: T1CR2 unused
T1CR3 E0008038

Symbol: T1CR3
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 52 in file REG_DEFS.S
   Uses
      None
Comment: T1CR3 unused
T1CTCR E0008070

Symbol: T1CTCR
   Definitions
      At line 54 in file REG_DEFS.S
   Uses
      None
Comment: T1CTCR unused
T1EMR E000803C

Symbol: T1EMR
   Definitions
      At line 53 in file REG_DEFS.S
   Uses
      None
Comment: T1EMR unused
T1IR E0008000

Symbol: T1IR
   Definitions
      At line 38 in file REG_DEFS.S
   Uses
      None
Comment: T1IR unused
T1MCR E0008014

Symbol: T1MCR
   Definitions
      At line 43 in file REG_DEFS.S
   Uses
      None
Comment: T1MCR unused
T1MR0 E0008018

Symbol: T1MR0
   Definitions
      At line 44 in file REG_DEFS.S
   Uses
      None
Comment: T1MR0 unused
T1MR1 E000801C

Symbol: T1MR1
   Definitions
      At line 45 in file REG_DEFS.S
   Uses
      None
Comment: T1MR1 unused
T1MR2 E0008020

Symbol: T1MR2
   Definitions
      At line 46 in file REG_DEFS.S
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: T1MR2 unused
T1MR3 E0008024

Symbol: T1MR3
   Definitions
      At line 47 in file REG_DEFS.S
   Uses
      None
Comment: T1MR3 unused
T1PC E0008010

Symbol: T1PC
   Definitions
      At line 42 in file REG_DEFS.S
   Uses
      None
Comment: T1PC unused
T1PR E000800C

Symbol: T1PR
   Definitions
      At line 41 in file REG_DEFS.S
   Uses
      None
Comment: T1PR unused
T1TC E0008008

Symbol: T1TC
   Definitions
      At line 40 in file REG_DEFS.S
   Uses
      None
Comment: T1TC unused
T1TCR E0008004

Symbol: T1TCR
   Definitions
      At line 39 in file REG_DEFS.S
   Uses
      None
Comment: T1TCR unused
VICDEFVECTADDR FFFFF034

Symbol: VICDEFVECTADDR
   Definitions
      At line 18 in file REG_DEFS.S
   Uses
      None
Comment: VICDEFVECTADDR unused
VICINTENABLE FFFFF010

Symbol: VICINTENABLE
   Definitions
      At line 17 in file REG_DEFS.S
   Uses
      None
Comment: VICINTENABLE unused
VICINTSELECT FFFFF00C




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: VICINTSELECT
   Definitions
      At line 16 in file REG_DEFS.S
   Uses
      None
Comment: VICINTSELECT unused
VICVECTADDR FFFFF030

Symbol: VICVECTADDR
   Definitions
      At line 15 in file REG_DEFS.S
   Uses
      At line 18 in file Interrupt
      At line 49 in file Interrupt

46 symbols
389 symbols in table
