INFO:EDK:3186 - hierarchical library inclusion detected, all file(s) of library
   proc_common_v3_00_a will be used ...
INFO:EDK:3186 - hierarchical library inclusion detected, all file(s) of library
   axi_lite_ipif_v1_01_a will be used ...
Parsing PAO project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit top_level is vhdl ...
resolving hierarchical inclusion of library proc_common_v3_00_a in
C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ ...
resolving hierarchical inclusion of library axi_lite_ipif_v1_01_a in
C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced.prj
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/mult_pipe.vhd" in Library project12_reduced_v1_00_a.
Entity <mult_pipe> compiled.
Entity <mult_pipe> (Architecture <BHV>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/reg.vhd" in Library project12_reduced_v1_00_a.
Entity <reg> compiled.
Entity <reg> (Architecture <BHV>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/add_pipe.vhd" in Library project12_reduced_v1_00_a.
Entity <add_pipe> compiled.
Entity <add_pipe> (Architecture <BHV>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/div_pipe.vhd" in Library project12_reduced_v1_00_a.
Entity <div_pipe> compiled.
Entity <div_pipe> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/comparator.vhd" in Library project12_reduced_v1_00_a.
Entity <comparator> compiled.
Entity <comparator> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/mux.vhd" in Library project12_reduced_v1_00_a.
Entity <mux> compiled.
Entity <mux> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/master_ctrl.vhd" in Library project12_reduced_v1_00_a.
Entity <master_ctrl> compiled.
Entity <master_ctrl> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/smart_buff.vhd" in Library project12_reduced_v1_00_a.
Entity <smart_buff> compiled.
Entity <smart_buff> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/datapath.vhd" in Library project12_reduced_v1_00_a.
Entity <datapath> compiled.
Entity <datapath> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/addr_gen.vhd" in Library project12_reduced_v1_00_a.
Entity <addr_gen> compiled.
Entity <addr_gen> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/ipcore_dir/bramr.vhd" in Library project12_reduced_v1_00_a.
Entity <bramr> compiled.
Entity <bramr> (Architecture <bramr_a>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/ipcore_dir/bramp.vhd" in Library project12_reduced_v1_00_a.
Entity <bramp> compiled.
Entity <bramp> (Architecture <bramp_a>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/ipcore_dir/bramq.vhd" in Library project12_reduced_v1_00_a.
Entity <bramq> compiled.
Entity <bramq> (Architecture <bramq_a>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/ipcore_dir/bramout.vhd" in Library project12_reduced_v1_00_a.
Entity <bramout> compiled.
Entity <bramout> (Architecture <bramout_a>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/devl/projnav/top_level.vhd" in Library project12_reduced_v1_00_a.
Entity <top_level> compiled.
Entity <top_level> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/hdl/vhdl/user_logic.vhd" in Library project12_reduced_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/try12/try12.srcs/sources_1/edk/project12_mod/pcores/project12_reduced_v1_00_
a/hdl/vhdl/project12_reduced.vhd" in Library project12_reduced_v1_00_a.
Entity <project12_reduced> compiled.
Entity <project12_reduced> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = project12_reduced
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores\project12_reduced.prj
   : 13
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...
Copying file user_logic.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file project12_reduced.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file bramout.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file bramp.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file bramq.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file bramr.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file add_pipe.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file addr_gen.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file comparator.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file datapath.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file div_pipe.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file master_ctrl.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file mult_pipe.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file mux.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file reg.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file smart_buff.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...
Copying file top_level.vhd to
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores/project12_reduced_v1_00_a
/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
C:\try12\try12.srcs\sources_1\edk\project12_mod\pcores\project12_reduced_v1_00_a
.

Summary:

  Logical library     : project12_reduced_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : S_AXI4LITE 

The following sub-directories will be created:

  - project12_reduced_v1_00_a\data
  - project12_reduced_v1_00_a\hdl
  - project12_reduced_v1_00_a\hdl\verilog
  - project12_reduced_v1_00_a\hdl\vhdl
  - project12_reduced_v1_00_a\netlist


The following HDL source files will be copied into the
project12_reduced_v1_00_a\hdl\vhdl directory:

  - user_logic.vhd
  - project12_reduced.vhd
  - bramout.vhd
  - bramp.vhd
  - bramq.vhd
  - bramr.vhd
  - add_pipe.vhd
  - addr_gen.vhd
  - comparator.vhd
  - datapath.vhd
  - div_pipe.vhd
  - master_ctrl.vhd
  - mult_pipe.vhd
  - mux.vhd
  - reg.vhd
  - smart_buff.vhd
  - top_level.vhd

The following files will be created under the project12_reduced_v1_00_a\data
directory:

  - project12_reduced_v2_1_0.mpd
  - project12_reduced_v2_1_0.pao

  - project12_reduced_v2_1_0.bbd

The following netlist file(s) will be copied into the
project12_reduced_v1_00_a\netlist directory:

  - bramout.ngc
  - bramp.ngc
  - bramq.ngc
  - bramr.ngc
  - project12_reduced.ngc


