MSP_UART0_BASE	,	V_8
simple_strtoul	,	F_3
ioremap_nocache	,	F_5
private_data	,	V_20
UART0_STATUS_REG	,	V_21
mips_machtype	,	V_23
MACH_MSP4200_FPGA	,	V_26
mapbase	,	V_7
UPIO_DWAPB	,	V_15
flags	,	V_16
printk	,	F_7
MACH_MSP4200_GW	,	V_25
early_serial_setup	,	F_6
GPIO_CFG2_REG	,	V_30
"Early serial init of port 1 failed\n"	,	L_4
regshift	,	V_13
MSP_INT_UART1	,	V_32
prom_getenv	,	F_2
ppfinit	,	F_4
UART1_STATUS_REG	,	V_33
uart_port	,	V_3
"uartfreqhz"	,	L_1
MSP_INT_UART0	,	V_12
MACH_MSP7120_FPGA	,	V_29
endp	,	V_2
MSP_UART1_BASE	,	V_31
up	,	V_4
PORT_16550A	,	V_19
iotype	,	V_14
MACH_MSP7120_EVAL	,	V_27
membase	,	V_9
irq	,	V_11
"Early serial init of port 0 failed\n"	,	L_3
MACH_MSP7120_GW	,	V_28
uartclk	,	V_5
MSP_BASE_BAUD	,	V_6
msp_serial_setup	,	F_1
s	,	V_1
ASYNC_SKIP_TEST	,	V_18
MSP_UART_REG_LEN	,	V_10
KERN_ERR	,	V_22
__init	,	T_1
"UART clock set to %d\n"	,	L_2
ASYNC_BOOT_AUTOCONF	,	V_17
MACH_MSP4200_EVAL	,	V_24
