--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vfx30t,ff665,-1 (PRODUCTION 1.72 2010-11-18, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM 
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4; 
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   3.137ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i" PERIOD = 40 ns 
HIGH 14 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i" PERIOD = 40 ns 
HIGH 50%;

 131 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.344ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF" MAXSKEW = 6 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   1.503ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF" PERIOD = 40 ns 
HIGH 14 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF" PERIOD = 40 ns 
HIGH 50%;

 143 paths analyzed, 130 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.498ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIMEGRP 
"TXCLK_GRP_Ethernet_MAC" TO         TIMEGRP "PADS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.108ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 7.5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.990ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "TNM_CLK0" TS_MC_CLK * 4;

 21 paths analyzed, 21 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.241ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "TNM_CLK90" TS_MC_CLK * 4;

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.325ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "TNM_CLK0"         TS_MC_CLK * 4;

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.863ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "TNM_CLK0"         TS_MC_CLK * 4;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.850ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP         "TNM_CLK0" TS_MC_CLK * 4;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.934ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP         "TNM_CLK0" TS_MC_CLK * 4;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         3.4 ns;

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.684ns.
 Maximum delay is   2.366ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" 
TS_sys_clk_pin         * 1.25 PHASE 2 ns HIGH 50%;

 343 paths analyzed, 339 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.646ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" 
TS_sys_clk_pin         * 1.25 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.100ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" 
TS_sys_clk_pin         * 1.25 HIGH 50%;

 50568 paths analyzed, 11965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.938ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" 
TS_sys_clk_pin         * 2 HIGH 50%;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" 
TS_sys_clk_pin         * 0.625 HIGH 50%;

 7190 paths analyzed, 2777 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.518ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns BEFORE COMP 
"fpga_0_Ethernet_MAC_PHY_rx_clk_pin";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -1.763ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.922ns|            0|            0|            0|        58103|
| TS_clock_generator_0_clock_gen|      8.000ns|      4.646ns|          N/A|            0|            0|          343|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      3.100ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.938ns|          N/A|            0|            0|        50568|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            2|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|      6.518ns|          N/A|            0|            0|         7190|            0|
| erator_0_SIG_PLL0_CLKOUT4     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      7.500ns|      3.990ns|      1.081ns|            0|            0|            0|          173|
| TS_MC_PHY_INIT_DATA_SEL_0     |     30.000ns|      3.241ns|          N/A|            0|            0|           21|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     30.000ns|      4.325ns|          N/A|            0|            0|          122|            0|
| TS_MC_GATE_DLY                |     30.000ns|      1.863ns|          N/A|            0|            0|           20|            0|
| TS_MC_RDEN_DLY                |     30.000ns|      1.850ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     30.000ns|      1.934ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     30.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_0_Ethernet_MAC_PHY_rx_clk_pin
--------------------------------------+------------+------------+---------------------------------------+--------+
                                      |Max Setup to|Max Hold to |                                       | Clock  |
Source                                | clk (edge) | clk (edge) |Internal Clock(s)                      | Phase  |
--------------------------------------+------------+------------+---------------------------------------+--------+
fpga_0_Ethernet_MAC_PHY_dv_pin        |   -2.125(R)|    2.706(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<0>|   -1.763(R)|    2.315(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<1>|   -2.082(R)|    2.658(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<2>|   -2.098(R)|    2.675(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<3>|   -1.894(R)|    2.461(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_er_pin     |   -1.883(R)|    2.447(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
--------------------------------------+------------+------------+---------------------------------------+--------+

Clock fpga_0_Ethernet_MAC_PHY_tx_clk_pin to Pad
--------------------------------------+------------+--------------------------------------+--------+
                                      | clk (edge) |                                      | Clock  |
Destination                           |   to PAD   |Internal Clock(s)                     | Phase  |
--------------------------------------+------------+--------------------------------------+--------+
fpga_0_Ethernet_MAC_PHY_tx_data_pin<0>|    6.918(F)|Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i|  20.000|
fpga_0_Ethernet_MAC_PHY_tx_data_pin<1>|    6.925(F)|Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i|  20.000|
fpga_0_Ethernet_MAC_PHY_tx_data_pin<2>|    6.928(F)|Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i|  20.000|
fpga_0_Ethernet_MAC_PHY_tx_data_pin<3>|    6.927(F)|Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i|  20.000|
fpga_0_Ethernet_MAC_PHY_tx_en_pin     |    6.506(F)|Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i|  20.000|
--------------------------------------+------------+--------------------------------------+--------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<0>
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<0>|         |    2.132|         |    2.156|
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<0>  |         |    2.132|         |    2.156|
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<1>
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<1>|         |    2.306|         |    2.330|
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<1>  |         |    2.306|         |    2.330|
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<2>
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<2>|         |    2.342|         |    2.366|
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<2>  |         |    2.342|         |    2.366|
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<3>
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<3>|         |    2.114|         |    2.138|
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<3>  |         |    2.114|         |    2.138|
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<0>
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<0>|         |    2.132|         |    2.156|
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<0>  |         |    2.132|         |    2.156|
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<1>
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<1>|         |    2.306|         |    2.330|
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<1>  |         |    2.306|         |    2.330|
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<2>
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<2>|         |    2.342|         |    2.366|
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<2>  |         |    2.342|         |    2.366|
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<3>
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_N_pin<3>|         |    2.114|         |    2.138|
fpga_0_DDR2_SDRAM_16Mx32_DDR2_DQS_pin<3>  |         |    2.114|         |    2.138|
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_Ethernet_MAC_PHY_rx_clk_pin
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_MAC_PHY_rx_clk_pin|         |         |    4.249|    2.921|
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_Ethernet_MAC_PHY_tx_clk_pin
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_MAC_PHY_tx_clk_pin|    4.796|         |    4.672|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    7.938|    1.780|    3.485|    2.833|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 58625 paths, 2 nets, and 20817 connections

Design statistics:
   Minimum period:   9.344ns   (Maximum frequency: 107.021MHz)
   Maximum path delay from/to any node:   4.325ns
   Maximum net skew:   3.137ns


Analysis completed Thu Feb 24 16:22:25 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



