// Seed: 2793276490
module module_0 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  wand id_3,
    output tri0 id_4,
    output wire id_5
);
  supply0 id_7 = 1'b0;
  assign id_5 = 1'b0;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wire id_3,
    input tri void id_4,
    input tri1 id_5,
    input tri id_6
);
  initial begin : LABEL_0
    disable id_8;
  end
  for (id_9 = 1; 1; id_2 = 1) wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6,
      id_1,
      id_0
  );
  wire id_11, id_12;
endmodule
