<profile>

<section name = "Vitis HLS Report for 'yolo_acc_top'" level="0">
<item name = "Date">Tue Nov 19 23:11:32 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">yolo_acc_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.648 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1384472, 1384472, 13.845 ms, 13.845 ms, 1384473, 1384473, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150">yolo_acc_top_Pipeline_VITIS_LOOP_25_1, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
<column name="grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171">yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4, 1384456, 1384456, 13.845 ms, 13.845 ms, 1384456, 1384456, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 48, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 2, 1565, 1977, -</column>
<column name="Memory">0, -, 32, 8, 0</column>
<column name="Multiplexer">-, -, -, 139, -</column>
<column name="Register">-, -, 90, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_BUS_s_axi_U">CTRL_BUS_s_axi, 0, 0, 90, 88, 0</column>
<column name="mul_9ns_4ns_13_1_1_U48">mul_9ns_4ns_13_1_1, 0, 0, 0, 51, 0</column>
<column name="grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150">yolo_acc_top_Pipeline_VITIS_LOOP_25_1, 0, 0, 48, 178, 0</column>
<column name="grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171">yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4, 0, 2, 1427, 1660, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_9ns_13ns_22_4_1_U49">mul_mul_9ns_13ns_22_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="kernel_bias_fp_V_U">kernel_bias_fp_V_RAM_AUTO_1R1W, 0, 32, 8, 0, 32, 16, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_i_i55_fu_249_p2">+, 0, 0, 13, 10, 2</column>
<column name="sub_i_i_fu_259_p2">+, 0, 0, 13, 10, 2</column>
<column name="grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i32_mid111_fu_266_p2">icmp, 0, 0, 11, 10, 1</column>
<column name="icmp_ln1027_fu_273_p2">icmp, 0, 0, 9, 4, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">42, 8, 1, 8</column>
<column name="inStream_a_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="inStream_b_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="kernel_bias_fp_V_address0">14, 3, 5, 15</column>
<column name="kernel_bias_fp_V_address1">14, 3, 5, 15</column>
<column name="kernel_bias_fp_V_ce0">14, 3, 1, 3</column>
<column name="kernel_bias_fp_V_ce1">14, 3, 1, 3</column>
<column name="kernel_bias_fp_V_we0">9, 2, 1, 2</column>
<column name="kernel_bias_fp_V_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="bias_en_read_reg_286">1, 0, 1, 0</column>
<column name="bound4_reg_342">22, 0, 22, 0</column>
<column name="bound_reg_317">13, 0, 13, 0</column>
<column name="cmp_i_i32_mid111_reg_347">1, 0, 1, 0</column>
<column name="fold_input_ch_read_reg_297">4, 0, 4, 0</column>
<column name="grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_352">1, 0, 1, 0</column>
<column name="input_h_read_reg_311">9, 0, 9, 0</column>
<column name="input_w_read_reg_305">9, 0, 9, 0</column>
<column name="leaky_read_reg_292">1, 0, 1, 0</column>
<column name="sub_i_i55_reg_332">10, 0, 10, 0</column>
<column name="sub_i_i_reg_337">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, yolo_acc_top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, yolo_acc_top, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, yolo_acc_top, return value</column>
<column name="inStream_a_TDATA">in, 64, axis, inStream_a_V_data_V, pointer</column>
<column name="inStream_a_TVALID">in, 1, axis, inStream_a_V_dest_V, pointer</column>
<column name="inStream_a_TREADY">out, 1, axis, inStream_a_V_dest_V, pointer</column>
<column name="inStream_a_TDEST">in, 6, axis, inStream_a_V_dest_V, pointer</column>
<column name="inStream_a_TKEEP">in, 8, axis, inStream_a_V_keep_V, pointer</column>
<column name="inStream_a_TSTRB">in, 8, axis, inStream_a_V_strb_V, pointer</column>
<column name="inStream_a_TUSER">in, 2, axis, inStream_a_V_user_V, pointer</column>
<column name="inStream_a_TLAST">in, 1, axis, inStream_a_V_last_V, pointer</column>
<column name="inStream_a_TID">in, 5, axis, inStream_a_V_id_V, pointer</column>
<column name="inStream_b_TDATA">in, 64, axis, inStream_b_V_data_V, pointer</column>
<column name="inStream_b_TVALID">in, 1, axis, inStream_b_V_dest_V, pointer</column>
<column name="inStream_b_TREADY">out, 1, axis, inStream_b_V_dest_V, pointer</column>
<column name="inStream_b_TDEST">in, 6, axis, inStream_b_V_dest_V, pointer</column>
<column name="inStream_b_TKEEP">in, 8, axis, inStream_b_V_keep_V, pointer</column>
<column name="inStream_b_TSTRB">in, 8, axis, inStream_b_V_strb_V, pointer</column>
<column name="inStream_b_TUSER">in, 2, axis, inStream_b_V_user_V, pointer</column>
<column name="inStream_b_TLAST">in, 1, axis, inStream_b_V_last_V, pointer</column>
<column name="inStream_b_TID">in, 5, axis, inStream_b_V_id_V, pointer</column>
<column name="outStream_TDATA">out, 64, axis, outStream_V_data_V, pointer</column>
<column name="outStream_TVALID">out, 1, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TREADY">in, 1, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TDEST">out, 6, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TKEEP">out, 8, axis, outStream_V_keep_V, pointer</column>
<column name="outStream_TSTRB">out, 8, axis, outStream_V_strb_V, pointer</column>
<column name="outStream_TUSER">out, 2, axis, outStream_V_user_V, pointer</column>
<column name="outStream_TLAST">out, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TID">out, 5, axis, outStream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
