// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of vgch_subb
//
// Generated
//  by:  wig
//  on:  Fri Jul  7 06:44:20 2006
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bugver.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: vgch_subb.v,v 1.2 2006/07/10 07:30:09 wig Exp $
// $Date: 2006/07/10 07:30:09 $
// $Log: vgch_subb.v,v $
// Revision 1.2  2006/07/10 07:30:09  wig
// Updated more testcasess.
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.91 2006/07/04 12:22:35 wig Exp 
//
// Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of vgch_subb
//

// No user `defines in this module


module vgch_subb
//
// Generated Module vgch_subb_i
//
	(
		p_mix_ebi_cs2_s_io_go,
		ebi_cs3_s_io_go	// EBI bug, worked because only one step
	);

	// Generated Module Outputs:
		output		p_mix_ebi_cs2_s_io_go;
		output		ebi_cs3_s_io_go;
	// Generated Wires:
		wire		p_mix_ebi_cs2_s_io_go;
		wire		ebi_cs3_s_io_go;
// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
		wire		ebi_cs2_s_io; // __W_PORT_SIGNAL_MAP_REQ
		wire		ebi_cs3_s_io; // __W_PORT_SIGNAL_MAP_REQ
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//
		assign	p_mix_ebi_cs2_s_io_go	=	ebi_cs2_s_io;  // __I_O_BIT_PORT
		assign	ebi_cs3_s_io_go	=	ebi_cs3_s_io;  // __I_O_BIT_PORT




	//
	// Generated Instances and Port Mappings
	//
		// Generated Instance Port Map for ebi_i
		wire 	mix_dmy_open_0; //__I_OPEN_DUMMY
		wire 	mix_dmy_open_1; //__I_OPEN_DUMMY
		wire 	mix_dmy_open_2; //__I_OPEN_DUMMY
		ebi ebi_i (
			.cs2_o(ebi_cs2_s_io),	// EBI bug missing generated port
			.cs3_o(ebi_cs3_s_io),	// EBI bug, worked because only one step
			.open_t({ mix_dmy_open_2, mix_dmy_open_1, mix_dmy_open_0 }), // __I_BIT_TO_BUSPORT	// Merge open port 2 // __I_BIT_TO_BUSPORT	// Merge open port 1 // __I_BIT_TO_BUSPORT	// Merge open port 0 // __I_COMBINE_SPLICES
			.open_tbs()	// open bus port
		);
		// End of Generated Instance Port Map for ebi_i

		// Generated Instance Port Map for tmp_i
		tmp tmp_i (

		);
		// End of Generated Instance Port Map for tmp_i



endmodule
//
// End of Generated Module rtl of vgch_subb
//

//
//!End of Module/s
// --------------------------------------------------------------
