

================================================================
== Vitis HLS Report for 'seq_align_multiple_Pipeline_VITIS_LOOP_286_2'
================================================================
* Date:           Mon Apr 10 17:49:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        local_seq_align_multiple_sa_vitis
* Solution:       local_seq_align_multiple_sa_vitis (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.460 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_286_2  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      23|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        0|     -|       10|       2|    0|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       11|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       21|      61|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |                                   Module                                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dummies_inner_V_U  |seq_align_multiple_Pipeline_VITIS_LOOP_286_2_dummies_inner_V_RAM_AUTO_1R1W  |        0|  10|   2|    0|     8|   10|     1|           80|
    +-------------------+----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                                                            |        0|  10|   2|    0|     8|   10|     1|           80|
    +-------------------+----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln286_fu_85_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln286_fu_79_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|           9|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_block_i_1  |   9|          2|    4|          8|
    |block_i_fu_36               |   9|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  36|          8|   10|         20|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |block_i_cast_reg_111     |  4|   0|   64|         60|
    |block_i_fu_36            |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_286_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_286_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_286_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_286_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_286_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_286_2|  return value|
|dummies_address0  |  out|    3|   ap_memory|                                       dummies|         array|
|dummies_ce0       |  out|    1|   ap_memory|                                       dummies|         array|
|dummies_we0       |  out|    1|   ap_memory|                                       dummies|         array|
|dummies_d0        |  out|   10|   ap_memory|                                       dummies|         array|
+------------------+-----+-----+------------+----------------------------------------------+--------------+

