Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: vending_machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vending_machine.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vending_machine"
Output Format                      : NGC
Target Device                      : xc6slx4-3-csg225

---- Source Options
Top Module Name                    : vending_machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/CSM152A/Proj3/vending_machine.v" into library work
Parsing module <vending_machine>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vending_machine>.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj3/vending_machine.v" Line 124: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj3/vending_machine.v" Line 125: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj3/vending_machine.v" Line 126: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj3/vending_machine.v" Line 127: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj3/vending_machine.v" Line 128: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj3/vending_machine.v" Line 129: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj3/vending_machine.v" Line 130: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj3/vending_machine.v" Line 131: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj3/vending_machine.v" Line 132: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj3/vending_machine.v" Line 133: Result of 32-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vending_machine>.
    Related source file is "/home/ise/CSM152A/Proj3/vending_machine.v".
        IDLE_STATE = 4'b0001
        RELOAD_STATE = 4'b0010
        RST_STATE = 4'b0011
        FIRST_IN_STATE = 4'b0100
        SECOND_IN_STATE = 4'b0101
        VEND_WAIT_STATE = 4'b0110
        FAILED_TRAN_STATE = 4'b0111
        VEND_STATE = 4'b1000
        INVALID_SEL_STATE = 4'b1001
        VEND_DISPLAY_STATE = 4'b1010
        FIRST_IN_STATE_RST = 4'b1011
        SECOND_IN_STATE_RST = 4'b1100
        VEND_DISPLAY_STATE_RST = 4'b1101
    Found 4-bit register for signal <SC10>.
    Found 4-bit register for signal <SC11>.
    Found 4-bit register for signal <SC12>.
    Found 4-bit register for signal <SC13>.
    Found 4-bit register for signal <SC14>.
    Found 4-bit register for signal <SC20>.
    Found 4-bit register for signal <SC21>.
    Found 4-bit register for signal <SC22>.
    Found 4-bit register for signal <SC23>.
    Found 4-bit register for signal <SC24>.
    Found 4-bit register for signal <current_state>.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2]_GND_1_o_add_7_OUT> created at line 94.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_18_OUT<3:0>> created at line 124.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_21_OUT<3:0>> created at line 125.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_24_OUT<3:0>> created at line 126.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_27_OUT<3:0>> created at line 127.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_30_OUT<3:0>> created at line 128.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_33_OUT<3:0>> created at line 129.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_36_OUT<3:0>> created at line 130.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_39_OUT<3:0>> created at line 131.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_42_OUT<3:0>> created at line 132.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_45_OUT<3:0>> created at line 133.
    Found 16x7-bit Read Only RAM for signal <_n0714>
WARNING:Xst:737 - Found 1-bit latch for signal <COST_REG<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <COST_REG<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <VEND>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <INVALID_SEL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <FAILED_TRAN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <code2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <code2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <code2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <code1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <code1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <code1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <GND_1_o_SC10[3]_LessThan_175_o> created at line 217
    Found 4-bit comparator greater for signal <GND_1_o_SC11[3]_LessThan_178_o> created at line 218
    Found 4-bit comparator greater for signal <GND_1_o_SC12[3]_LessThan_181_o> created at line 219
    Found 4-bit comparator greater for signal <GND_1_o_SC13[3]_LessThan_184_o> created at line 220
    Found 4-bit comparator greater for signal <GND_1_o_SC14[3]_LessThan_187_o> created at line 221
    Found 4-bit comparator greater for signal <GND_1_o_SC20[3]_LessThan_190_o> created at line 222
    Found 4-bit comparator greater for signal <GND_1_o_SC21[3]_LessThan_193_o> created at line 223
    Found 4-bit comparator greater for signal <GND_1_o_SC22[3]_LessThan_196_o> created at line 224
    Found 4-bit comparator greater for signal <GND_1_o_SC23[3]_LessThan_199_o> created at line 225
    Found 4-bit comparator greater for signal <GND_1_o_SC24[3]_LessThan_202_o> created at line 226
    Summary:
	inferred   1 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  15 Latch(s).
	inferred  10 Comparator(s).
	inferred  51 Multiplexer(s).
Unit <vending_machine> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 11
 3-bit adder                                           : 1
 4-bit subtractor                                      : 10
# Registers                                            : 12
 3-bit register                                        : 1
 4-bit register                                        : 11
# Latches                                              : 15
 1-bit latch                                           : 15
# Comparators                                          : 10
 4-bit comparator greater                              : 10
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 51

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <vending_machine>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <SC10>: 1 register on signal <SC10>.
The following registers are absorbed into counter <SC11>: 1 register on signal <SC11>.
The following registers are absorbed into counter <SC12>: 1 register on signal <SC12>.
The following registers are absorbed into counter <SC13>: 1 register on signal <SC13>.
The following registers are absorbed into counter <SC14>: 1 register on signal <SC14>.
The following registers are absorbed into counter <SC20>: 1 register on signal <SC20>.
The following registers are absorbed into counter <SC21>: 1 register on signal <SC21>.
The following registers are absorbed into counter <SC22>: 1 register on signal <SC22>.
The following registers are absorbed into counter <SC23>: 1 register on signal <SC23>.
The following registers are absorbed into counter <SC24>: 1 register on signal <SC24>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0714> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <vending_machine> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 11
 3-bit up counter                                      : 1
 4-bit down counter                                    : 10
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 10
 4-bit comparator greater                              : 10
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 51

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vending_machine> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vending_machine, actual ratio is 7.
FlipFlop current_state_0 has been replicated 3 time(s)
FlipFlop current_state_1 has been replicated 3 time(s)
FlipFlop current_state_2 has been replicated 3 time(s)
FlipFlop current_state_3 has been replicated 2 time(s)
Latch COST_REG_2 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vending_machine.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 114
#      INV                         : 1
#      LUT2                        : 11
#      LUT3                        : 18
#      LUT4                        : 21
#      LUT5                        : 15
#      LUT6                        : 47
#      MUXF7                       : 1
# FlipFlops/Latches                : 74
#      FD                          : 24
#      FDR                         : 7
#      FDRE                        : 19
#      FDS                         : 8
#      LD                          : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 8
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:              68  out of   4800     1%  
 Number of Slice LUTs:                  113  out of   2400     4%  
    Number used as Logic:               113  out of   2400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    130
   Number with an unused Flip Flop:      62  out of    130    47%  
   Number with an unused LUT:            17  out of    130    13%  
   Number of fully used LUT-FF pairs:    51  out of    130    39%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    132    11%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------------------------+------------------------+-------+
Mram__n07143(Mram__n071431:O)                                                    | NONE(*)(INVALID_SEL)   | 1     |
current_state[3]_GND_2_o_Mux_149_o(Mmux_current_state[3]_GND_2_o_Mux_149_o1:O)   | NONE(*)(COST_REG_1)    | 3     |
Mram__n07145(Mram__n071451:O)                                                    | NONE(*)(VEND)          | 1     |
Mram__n07141(Mram__n0714111:O)                                                   | NONE(*)(FAILED_TRAN)   | 1     |
current_state[3]_GND_12_o_Mux_223_o(Mmux_current_state[3]_GND_12_o_Mux_223_o11:O)| NONE(*)(code2_1)       | 3     |
current_state[3]_GND_15_o_Mux_229_o(Mmux_current_state[3]_GND_15_o_Mux_229_o11:O)| NONE(*)(code1_2)       | 3     |
Mram__n0714(Mram__n071411:O)                                                     | NONE(*)(next_state_2)  | 4     |
CLK                                                                              | BUFGP                  | 58    |
---------------------------------------------------------------------------------+------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.074ns (Maximum Frequency: 325.320MHz)
   Minimum input arrival time before clock: 3.470ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.074ns (frequency: 325.320MHz)
  Total number of paths / destination ports: 510 / 81
-------------------------------------------------------------------------
Delay:               3.074ns (Levels of Logic = 1)
  Source:            current_state_1_1 (FF)
  Destination:       SC10_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: current_state_1_1 to SC10_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              5   0.447   0.943  current_state_1_1 (current_state_1_1)
     LUT3:I0->O           18   0.205   1.049  Mram__n0714511 (Mcount_SC10_val)
     FDRE:R                    0.430          SC10_0
    ----------------------------------------
    Total                      3.074ns (1.082ns logic, 1.992ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'current_state[3]_GND_12_o_Mux_223_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.875ns (Levels of Logic = 1)
  Source:            ITEM_CODE<1> (PAD)
  Destination:       code2_1 (LATCH)
  Destination Clock: current_state[3]_GND_12_o_Mux_223_o falling

  Data Path: ITEM_CODE<1> to code2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  ITEM_CODE_1_IBUF (ITEM_CODE_1_IBUF)
     LD:D                      0.037          code2_1
    ----------------------------------------
    Total                      1.875ns (1.259ns logic, 0.616ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'current_state[3]_GND_15_o_Mux_229_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.875ns (Levels of Logic = 1)
  Source:            ITEM_CODE<2> (PAD)
  Destination:       code1_2 (LATCH)
  Destination Clock: current_state[3]_GND_15_o_Mux_229_o falling

  Data Path: ITEM_CODE<2> to code1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  ITEM_CODE_2_IBUF (ITEM_CODE_2_IBUF)
     LD:D                      0.037          code1_2
    ----------------------------------------
    Total                      1.875ns (1.259ns logic, 0.616ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mram__n0714'
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Offset:              3.470ns (Levels of Logic = 3)
  Source:            RELOAD (PAD)
  Destination:       next_state_1 (LATCH)
  Destination Clock: Mram__n0714 falling

  Data Path: RELOAD to next_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.995  RELOAD_IBUF (RELOAD_IBUF)
     LUT6:I1->O            1   0.203   0.808  Mmux_current_state[3]_next_state[1]_Mux_218_o13 (Mmux_current_state[3]_next_state[1]_Mux_218_o11)
     LUT4:I1->O            1   0.205   0.000  Mmux_current_state[3]_next_state[1]_Mux_218_o14 (current_state[3]_next_state[1]_Mux_218_o)
     LD:D                      0.037          next_state_1
    ----------------------------------------
    Total                      3.470ns (1.667ns logic, 1.803ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              2.633ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       current_state_0 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to current_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   0.981  RESET_IBUF (RESET_IBUF)
     FDS:S                     0.430          current_state_0
    ----------------------------------------
    Total                      2.633ns (1.652ns logic, 0.981ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'current_state[3]_GND_2_o_Mux_149_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            COST_REG_2_1 (LATCH)
  Destination:       COST<2> (PAD)
  Source Clock:      current_state[3]_GND_2_o_Mux_149_o falling

  Data Path: COST_REG_2_1 to COST<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  COST_REG_2_1 (COST_REG_2_1)
     OBUF:I->O                 2.571          COST_2_OBUF (COST<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mram__n07145'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            VEND (LATCH)
  Destination:       VEND (PAD)
  Source Clock:      Mram__n07145 falling

  Data Path: VEND to VEND
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  VEND (VEND_OBUF)
     OBUF:I->O                 2.571          VEND_OBUF (VEND)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mram__n07143'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            INVALID_SEL (LATCH)
  Destination:       INVALID_SEL (PAD)
  Source Clock:      Mram__n07143 falling

  Data Path: INVALID_SEL to INVALID_SEL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  INVALID_SEL (INVALID_SEL_OBUF)
     OBUF:I->O                 2.571          INVALID_SEL_OBUF (INVALID_SEL)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mram__n07141'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            FAILED_TRAN (LATCH)
  Destination:       FAILED_TRAN (PAD)
  Source Clock:      Mram__n07141 falling

  Data Path: FAILED_TRAN to FAILED_TRAN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  FAILED_TRAN (FAILED_TRAN_OBUF)
     OBUF:I->O                 2.571          FAILED_TRAN_OBUF (FAILED_TRAN)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |    3.074|         |         |         |
Mram__n0714                        |         |    1.283|         |         |
current_state[3]_GND_12_o_Mux_223_o|         |    4.577|         |         |
current_state[3]_GND_15_o_Mux_229_o|         |    4.255|         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n0714
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    5.928|         |
current_state[3]_GND_12_o_Mux_223_o|         |         |    5.873|         |
current_state[3]_GND_15_o_Mux_229_o|         |         |    3.474|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n07141
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.052|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n07143
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.052|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n07145
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.052|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock current_state[3]_GND_2_o_Mux_149_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    2.414|         |
current_state[3]_GND_15_o_Mux_229_o|         |         |    1.905|         |
-----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.38 secs
 
--> 


Total memory usage is 484200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    2 (   0 filtered)

