// Seed: 1473211217
module module_0 ();
  wire id_1;
  assign module_2.id_8 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd31,
    parameter id_3 = 32'd17
) (
    output tri0 id_0,
    input  wor  _id_1,
    input  tri0 id_2,
    output wire _id_3
    , id_6,
    input  tri1 id_4
);
  wire id_7;
  module_0 modCall_1 ();
  logic [~|  id_3 : id_1] id_8;
endmodule
module module_2 (
    output uwire id_0,
    inout supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wand id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    output tri1 id_10,
    input supply0 id_11,
    output tri id_12
);
  assign id_12 = id_5;
  localparam id_14 = 1;
  module_0 modCall_1 ();
endmodule
