/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [8:0] _06_;
  wire [17:0] _07_;
  wire [22:0] _08_;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [43:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_44z;
  wire [4:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_4z;
  wire [22:0] celloutsig_0_51z;
  wire [31:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [5:0] celloutsig_0_67z;
  wire [31:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_4z[1] ? celloutsig_0_2z : celloutsig_0_5z[6];
  assign celloutsig_0_24z = celloutsig_0_13z ? _00_ : celloutsig_0_10z[0];
  assign celloutsig_1_4z = ~(celloutsig_1_3z[8] & celloutsig_1_0z);
  assign celloutsig_0_38z = ~((celloutsig_0_36z | celloutsig_0_9z) & celloutsig_0_33z[1]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[104]) & in_data[136]);
  assign celloutsig_0_3z = ~((in_data[55] | in_data[21]) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_0_32z = ~((celloutsig_0_31z[0] | celloutsig_0_25z[2]) & (_01_ | celloutsig_0_11z));
  assign celloutsig_0_36z = ~((celloutsig_0_4z[2] | in_data[42]) & (celloutsig_0_5z[4] | celloutsig_0_6z));
  assign celloutsig_0_37z = ~((celloutsig_0_24z | celloutsig_0_13z) & (celloutsig_0_18z | celloutsig_0_1z[2]));
  assign celloutsig_0_39z = ~((celloutsig_0_17z[1] | celloutsig_0_8z) & (celloutsig_0_28z | celloutsig_0_18z));
  assign celloutsig_0_6z = ~((celloutsig_0_4z[2] | celloutsig_0_1z[2]) & (celloutsig_0_4z[1] | celloutsig_0_1z[0]));
  assign celloutsig_0_65z = ~((celloutsig_0_25z[2] | celloutsig_0_11z) & (_03_ | celloutsig_0_20z[1]));
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_7z | in_data[188]));
  assign celloutsig_1_10z = ~((celloutsig_1_9z[6] | celloutsig_1_0z) & (celloutsig_1_1z | in_data[105]));
  assign celloutsig_1_11z = ~((celloutsig_1_3z[4] | celloutsig_1_2z[12]) & (celloutsig_1_3z[9] | celloutsig_1_3z[2]));
  assign celloutsig_1_12z = ~((celloutsig_1_8z | celloutsig_1_5z[3]) & (in_data[181] | celloutsig_1_7z));
  assign celloutsig_0_9z = ~((celloutsig_0_5z[18] | celloutsig_0_3z) & (_04_ | celloutsig_0_2z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z[1] | _05_) & (celloutsig_0_3z | celloutsig_0_9z));
  assign celloutsig_0_16z = ~((celloutsig_0_12z[4] | celloutsig_0_13z) & (celloutsig_0_4z[1] | celloutsig_0_14z[31]));
  assign celloutsig_0_27z = ~((celloutsig_0_11z | celloutsig_0_8z) & (celloutsig_0_15z | celloutsig_0_9z));
  assign celloutsig_0_28z = ~((celloutsig_0_27z | celloutsig_0_12z[5]) & (celloutsig_0_20z[6] | celloutsig_0_24z));
  reg [22:0] _30_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _30_ <= 23'h000000;
    else _30_ <= in_data[71:49];
  assign { _08_[22:21], _01_, _08_[19:17], _04_, _08_[15:9], _05_, _00_, _08_[6:0] } = _30_;
  reg [17:0] _31_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _31_ <= 18'h00000;
    else _31_ <= { in_data[65:55], celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_44z, celloutsig_0_16z, celloutsig_0_38z };
  assign { _07_[17:9], _02_, _07_[7:0] } = _31_;
  reg [8:0] _32_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _32_ <= 9'h000;
    else _32_ <= { celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_13z };
  assign { _06_[8:2], _03_, _06_[0] } = _32_;
  assign celloutsig_1_0z = in_data[190:185] <= in_data[137:132];
  assign celloutsig_0_13z = { celloutsig_0_1z[6:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z } <= { _08_[19:17], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_12z } < in_data[80:68];
  assign celloutsig_0_44z = { _08_[18:17], _04_ } % { 1'h1, celloutsig_0_25z[0], celloutsig_0_16z };
  assign celloutsig_1_18z = { celloutsig_1_5z[4:0], celloutsig_1_7z, celloutsig_1_10z } % { 1'h1, celloutsig_1_16z[5:0] };
  assign celloutsig_0_31z = - { celloutsig_0_14z[39:35], celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_4z = - celloutsig_0_1z[7:5];
  assign celloutsig_0_51z = - in_data[31:9];
  assign celloutsig_1_2z = - in_data[178:160];
  assign celloutsig_1_3z = - { in_data[125:116], celloutsig_1_0z };
  assign celloutsig_0_1z = - in_data[75:67];
  assign celloutsig_0_33z = celloutsig_0_1z[4:2] | { celloutsig_0_5z[5:4], celloutsig_0_32z };
  assign celloutsig_0_5z = { _08_[22:21], _01_, _08_[19:17], _04_, _08_[15:9], _05_, _00_, _08_[6:0], celloutsig_0_1z } | in_data[41:10];
  assign celloutsig_0_64z = celloutsig_0_12z[3:0] | { celloutsig_0_51z[15:13], celloutsig_0_28z };
  assign celloutsig_1_9z = in_data[127:119] | { celloutsig_1_5z[5:1], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z } | in_data[116:114];
  assign celloutsig_1_7z = & { celloutsig_1_5z[6:1], celloutsig_1_4z };
  assign celloutsig_1_13z = & { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_8z = & { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_15z = & { celloutsig_0_7z, celloutsig_0_1z, in_data[54:52] };
  assign celloutsig_0_19z = & { celloutsig_0_10z[11:5], celloutsig_0_4z };
  assign celloutsig_0_22z = & { _05_, _08_[10:9] };
  assign celloutsig_0_2z = & { _00_, _05_, _08_[11:9] };
  assign celloutsig_0_45z = { celloutsig_0_1z[6:4], celloutsig_0_2z, celloutsig_0_9z } >> celloutsig_0_10z[8:4];
  assign celloutsig_1_16z = { celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_13z } >> { celloutsig_1_5z[6:4], celloutsig_1_6z };
  assign celloutsig_0_10z = { _04_, _08_[15:9], _05_, _00_, _08_[6], celloutsig_0_6z } >> { in_data[76:67], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_12z = celloutsig_0_5z[13:8] >> { _08_[18:17], _04_, _08_[15:14], celloutsig_0_2z };
  assign celloutsig_0_67z = { celloutsig_0_64z[1], celloutsig_0_45z } << { celloutsig_0_25z[6:5], celloutsig_0_17z, celloutsig_0_65z };
  assign celloutsig_0_68z = { _07_[13:9], _02_, _07_[7:2], celloutsig_0_37z, celloutsig_0_7z, celloutsig_0_39z, celloutsig_0_22z, celloutsig_0_64z, celloutsig_0_10z } << { celloutsig_0_2z, _07_[17:9], _02_, _07_[7:0], celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_36z, celloutsig_0_3z };
  assign celloutsig_0_14z = { _08_[21], _01_, _08_[19:17], _04_, _08_[15:9], _05_, _00_, _08_[6:1], _08_[22:21], _01_, _08_[19:17], _04_, _08_[15:9], _05_, _00_, _08_[6:0] } << { _04_, _08_[15:14], _08_[22:21], _01_, _08_[19:17], _04_, _08_[15:9], _05_, _00_, _08_[6:0], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_25z = celloutsig_0_1z[8:2] << { celloutsig_0_20z[5:0], celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_2z[16:12], celloutsig_1_0z, celloutsig_1_0z } <<< celloutsig_1_2z[7:1];
  assign celloutsig_0_17z = celloutsig_0_1z[5:3] <<< celloutsig_0_4z;
  assign celloutsig_0_20z = in_data[66:58] <<< celloutsig_0_10z[10:2];
  assign celloutsig_1_6z = { celloutsig_1_2z[7:5], celloutsig_1_0z } >>> { celloutsig_1_5z[4:2], celloutsig_1_1z };
  assign celloutsig_1_14z = celloutsig_1_6z[2:0] >>> { celloutsig_1_2z[16:15], celloutsig_1_4z };
  assign _06_[1] = _03_;
  assign _07_[8] = _02_;
  assign { _08_[20], _08_[16], _08_[8:7] } = { _01_, _04_, _05_, _00_ };
  assign { out_data[134:128], out_data[98:96], out_data[37:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
