Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Mon Oct 11 05:20:12 2021
| Host         : DESKTOP-N06I001 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RC5_control_sets_placed.rpt
| Design       : RC5
| Device       : xc7vx485t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             832 |          259 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           21 |
| Yes          | No                    | Yes                    |            1127 |          439 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------------------------+--------------------+------------------+----------------+--------------+
|     Clock Signal    |                 Enable Signal                 |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-----------------------------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG      | encryption/FSM_onehot_state[3]_i_1_n_0        | key_generation/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      | decryption/FSM_onehot_state[3]_i_1__1_n_0     | key_generation/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      | decryption/count                              | key_generation/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG      | key_generation/FSM_onehot_state[3]_i_1__0_n_0 | key_generation/rst |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG      | encryption/FSM_onehot_state_reg_n_0_[2]       | key_generation/rst |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG      | key_generation/i_cnt[4]_i_1_n_0               | key_generation/rst |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG      | key_generation/s[15][31]_i_1_n_0              | key_generation/rst |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG      | key_generation/s[10][31]_i_1_n_0              | key_generation/rst |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG      | key_generation/s[12][31]_i_1_n_0              | key_generation/rst |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG      | key_generation/s[19][31]_i_1_n_0              | key_generation/rst |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG      | key_generation/s[13][31]_i_1_n_0              | key_generation/rst |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG      | key_generation/s[17][31]_i_1_n_0              | key_generation/rst |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG      | key_generation/s[0][31]_i_1_n_0               | key_generation/rst |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG      | key_generation/s[18][31]_i_1_n_0              | key_generation/rst |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG      | key_generation/s[11][31]_i_1_n_0              | key_generation/rst |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG      | key_generation/s[16][31]_i_1_n_0              | key_generation/rst |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG      | key_generation/s[14][31]_i_1_n_0              | key_generation/rst |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG      | key_generation/s[20][31]_i_1_n_0              | key_generation/rst |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG      | key_generation/s[9][31]_i_1_n_0               | key_generation/rst |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG      | key_generation/s[7][31]_i_1_n_0               | key_generation/rst |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG      | key_generation/s[25][31]_i_1_n_0              | key_generation/rst |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG      | key_generation/s[3][31]_i_1_n_0               | key_generation/rst |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG      | key_generation/s[4][31]_i_1_n_0               | key_generation/rst |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG      | key_generation/s[2][31]_i_1_n_0               | key_generation/rst |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG      | key_generation/s[5][31]_i_1_n_0               | key_generation/rst |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG      | key_generation/s[6][31]_i_1_n_0               | key_generation/rst |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG      | key_generation/s[24][31]_i_1_n_0              | key_generation/rst |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG      | key_generation/s[21][31]_i_1_n_0              | key_generation/rst |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG      | key_generation/s[8][31]_i_1_n_0               | key_generation/rst |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG      | key_generation/s[1][31]_i_1_n_0               | key_generation/rst |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG      | key_generation/s[22][31]_i_1_n_0              | key_generation/rst |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG      | key_generation/l[1][31]_i_1_n_0               | key_generation/rst |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG      | key_generation/l[2][31]_i_1_n_0               | key_generation/rst |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG      | key_generation/l[0][31]_i_1_n_0               | key_generation/rst |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG      | key_generation/l[3][31]_i_1_n_0               | key_generation/rst |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG      | key_generation/s[23][31]_i_1_n_0              | key_generation/rst |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG      | decryption/a_reg0                             |                    |               21 |             64 |         3.05 |
|  clk_IBUF_BUFG      | encryption/a_reg                              | key_generation/rst |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG      | key_generation/r_cnt                          | key_generation/rst |               26 |             73 |         2.81 |
|  key_done_OBUF_BUFG |                                               |                    |              259 |            832 |         3.21 |
+---------------------+-----------------------------------------------+--------------------+------------------+----------------+--------------+


