# Simple-Processor-Design-using-Verilog-HDL

[Lab 5 - Building a Simple Processor.pdf](https://github.com/user-attachments/files/16227781/Lab.5.-.Building.a.Simple.Processor.pdf)
####  Part 1 - ALU Design
####  Part 2 - Register File Design
####  Part 3 - CPU Design
####  Part 4 - CPU Design extended for jump & branch instructions
####  Part 5 - CPU Design extended for More instructions

[Lab 6 - Building a Memory Hierarchy.pdf](https://github.com/user-attachments/files/16227780/Lab.6.-.Building.a.Memory.Hierarchy.pdf)
####  Data Memory - Part 1 - Data memory Design
####  Data Memory - Part 2 - Data memory & Data cache Design
####  Data Memory - Part 3 - Instruction memory & Instruction cache Design


