// Seed: 1080735869
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wor id_5
);
  wire id_7;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    input wor id_8,
    output supply0 id_9
);
  always @(posedge id_6) #1;
  nand (id_9, id_7, id_5);
  module_0(
      id_7, id_2, id_5, id_7, id_9, id_9
  );
endmodule
