

================================================================
== Vitis HLS Report for 'Conv'
================================================================
* Date:           Wed Mar 30 16:10:57 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        conv_core
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+
        |                                                   |  Latency (cycles) |  Iteration |  Initiation Interval  |      Trip      |          |
        |                     Loop Name                     |   min   |   max   |   Latency  |  achieved |   target  |      Count     | Pipelined|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_43_1_VITIS_LOOP_45_2_VITIS_LOOP_47_3  |        ?|        ?|           ?|          -|          -|  0 ~ 4261413375|        no|
        | + VITIS_LOOP_50_4_VITIS_LOOP_52_5                 |        ?|        ?|  7 ~ 196631|          -|          -|               ?|        no|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 49 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 47 
43 --> 44 
44 --> 45 
45 --> 46 47 
46 --> 47 
47 --> 48 
48 --> 38 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V_1 = alloca i32 1"   --->   Operation 60 'alloca' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 61 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 62 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cout = alloca i32 1"   --->   Operation 63 'alloca' 'cout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten52 = alloca i32 1"   --->   Operation 64 'alloca' 'indvar_flatten52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%feature_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_out"   --->   Operation 65 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias"   --->   Operation 66 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%W_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %W"   --->   Operation 67 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_in"   --->   Operation 68 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%relu_en_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %relu_en"   --->   Operation 69 'read' 'relu_en_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %mode"   --->   Operation 70 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%Sy_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Sy"   --->   Operation 71 'read' 'Sy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%Sx_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Sx"   --->   Operation 72 'read' 'Sx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%Ky_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Ky"   --->   Operation 73 'read' 'Ky_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%Kx_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Kx"   --->   Operation 74 'read' 'Kx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%CHout_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %CHout"   --->   Operation 75 'read' 'CHout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%Win_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %Win"   --->   Operation 76 'read' 'Win_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%Hin_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %Hin"   --->   Operation 77 'read' 'Hin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%CHin_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %CHin"   --->   Operation 78 'read' 'CHin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 79 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1543 = zext i8 %Kx_read"   --->   Operation 80 'zext' 'zext_ln1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln1543 = add i9 %zext_ln1543, i9 511"   --->   Operation 81 'add' 'add_ln1543' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node pad_x_V_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1543, i32 8"   --->   Operation 82 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.76ns)   --->   "%sub_ln1543 = sub i9 1, i9 %zext_ln1543"   --->   Operation 83 'sub' 'sub_ln1543' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1543_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1543, i32 1, i32 8"   --->   Operation 84 'partselect' 'trunc_ln1543_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.76ns)   --->   "%sub_ln1543_1 = sub i8 0, i8 %trunc_ln1543_1"   --->   Operation 85 'sub' 'sub_ln1543_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node pad_x_V_1)   --->   "%trunc_ln1543_2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln1543, i32 1, i32 8"   --->   Operation 86 'partselect' 'trunc_ln1543_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node pad_x_V_1)   --->   "%pad_x_V = select i1 %tmp_4, i8 %sub_ln1543_1, i8 %trunc_ln1543_2"   --->   Operation 87 'select' 'pad_x_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1543_1 = zext i8 %Ky_read"   --->   Operation 88 'zext' 'zext_ln1543_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.76ns)   --->   "%add_ln1543_1 = add i9 %zext_ln1543_1, i9 511"   --->   Operation 89 'add' 'add_ln1543_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node pad_y_V_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1543_1, i32 8"   --->   Operation 90 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.76ns)   --->   "%sub_ln1543_2 = sub i9 1, i9 %zext_ln1543_1"   --->   Operation 91 'sub' 'sub_ln1543_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1543_4 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1543_2, i32 1, i32 8"   --->   Operation 92 'partselect' 'trunc_ln1543_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.76ns)   --->   "%sub_ln1543_3 = sub i8 0, i8 %trunc_ln1543_4"   --->   Operation 93 'sub' 'sub_ln1543_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node pad_y_V_1)   --->   "%trunc_ln1543_5 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln1543_1, i32 1, i32 8"   --->   Operation 94 'partselect' 'trunc_ln1543_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node pad_y_V_1)   --->   "%pad_y_V = select i1 %tmp_5, i8 %sub_ln1543_3, i8 %trunc_ln1543_5"   --->   Operation 95 'select' 'pad_y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.39ns) (out node of the LUT)   --->   "%pad_x_V_1 = select i1 %mode_read, i8 %pad_x_V, i8 0" [../conv_core.cpp:9]   --->   Operation 96 'select' 'pad_x_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.39ns) (out node of the LUT)   --->   "%pad_y_V_1 = select i1 %mode_read, i8 %pad_y_V, i8 0" [../conv_core.cpp:9]   --->   Operation 97 'select' 'pad_y_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %pad_x_V_1, i1 0"   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1543_2 = zext i9 %shl_ln"   --->   Operation 99 'zext' 'zext_ln1543_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1543_3 = zext i16 %Win_read"   --->   Operation 100 'zext' 'zext_ln1543_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.85ns)   --->   "%add_ln1543_2 = add i17 %zext_ln1543_2, i17 %zext_ln1543_3"   --->   Operation 101 'add' 'add_ln1543_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1543_4 = zext i17 %add_ln1543_2"   --->   Operation 102 'zext' 'zext_ln1543_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1543_5 = zext i8 %Kx_read"   --->   Operation 103 'zext' 'zext_ln1543_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.86ns)   --->   "%sub_ln1543_4 = sub i18 %zext_ln1543_4, i18 %zext_ln1543_5"   --->   Operation 104 'sub' 'sub_ln1543_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1543_6 = zext i8 %Sx_read"   --->   Operation 105 'zext' 'zext_ln1543_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [22/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 106 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1543_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %pad_y_V_1, i1 0"   --->   Operation 107 'bitconcatenate' 'shl_ln1543_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1543_7 = zext i9 %shl_ln1543_1"   --->   Operation 108 'zext' 'zext_ln1543_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1543_8 = zext i16 %Hin_read"   --->   Operation 109 'zext' 'zext_ln1543_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.85ns)   --->   "%add_ln1543_3 = add i17 %zext_ln1543_7, i17 %zext_ln1543_8"   --->   Operation 110 'add' 'add_ln1543_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1543_9 = zext i17 %add_ln1543_3"   --->   Operation 111 'zext' 'zext_ln1543_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1543_10 = zext i8 %Ky_read"   --->   Operation 112 'zext' 'zext_ln1543_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.86ns)   --->   "%sub_ln1543_5 = sub i18 %zext_ln1543_9, i18 %zext_ln1543_10"   --->   Operation 113 'sub' 'sub_ln1543_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1543_11 = zext i8 %Sy_read"   --->   Operation 114 'zext' 'zext_ln1543_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [22/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 115 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln43 = store i48 0, i48 %indvar_flatten52" [../conv_core.cpp:43]   --->   Operation 116 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln43 = store i16 0, i16 %cout" [../conv_core.cpp:43]   --->   Operation 117 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln43 = store i32 0, i32 %indvar_flatten13" [../conv_core.cpp:43]   --->   Operation 118 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln43 = store i16 0, i16 %i" [../conv_core.cpp:43]   --->   Operation 119 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln43 = store i16 0, i16 %lhs_V_1" [../conv_core.cpp:43]   --->   Operation 120 'store' 'store_ln43' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 121 [21/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 121 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [21/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 122 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.37>
ST_3 : Operation 123 [20/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 123 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [20/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 124 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.37>
ST_4 : Operation 125 [19/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 125 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [19/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 126 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.37>
ST_5 : Operation 127 [18/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 127 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [18/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 128 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.37>
ST_6 : Operation 129 [17/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 129 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [17/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 130 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.37>
ST_7 : Operation 131 [16/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 131 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [16/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 132 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.37>
ST_8 : Operation 133 [15/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 133 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [15/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 134 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.37>
ST_9 : Operation 135 [14/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 135 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [14/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 136 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.37>
ST_10 : Operation 137 [13/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 137 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [13/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 138 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.37>
ST_11 : Operation 139 [12/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 139 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [12/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 140 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.37>
ST_12 : Operation 141 [11/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 141 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [11/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 142 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.37>
ST_13 : Operation 143 [10/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 143 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [10/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 144 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.37>
ST_14 : Operation 145 [9/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 145 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [9/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 146 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.37>
ST_15 : Operation 147 [8/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 147 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [8/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 148 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.37>
ST_16 : Operation 149 [7/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 149 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [7/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 150 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.37>
ST_17 : Operation 151 [6/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 151 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [6/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 152 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.37>
ST_18 : Operation 153 [5/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 153 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [5/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 154 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.37>
ST_19 : Operation 155 [4/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 155 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [4/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 156 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.37>
ST_20 : Operation 157 [3/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 157 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [3/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 158 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.37>
ST_21 : Operation 159 [2/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 159 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 160 [2/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 160 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.75>
ST_22 : Operation 161 [1/22] (1.37ns)   --->   "%sdiv_ln1543 = sdiv i18 %sub_ln1543_4, i18 %zext_ln1543_6"   --->   Operation 161 'sdiv' 'sdiv_ln1543' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i16 %sdiv_ln1543"   --->   Operation 162 'trunc' 'trunc_ln223' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.85ns)   --->   "%Wout_V = add i16 %trunc_ln223, i16 1"   --->   Operation 163 'add' 'Wout_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 164 [1/22] (1.37ns)   --->   "%sdiv_ln1543_1 = sdiv i18 %sub_ln1543_5, i18 %zext_ln1543_11"   --->   Operation 164 'sdiv' 'sdiv_ln1543_1' <Predicate = true> <Delay = 1.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 16> <Delay = 1.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln223_1 = trunc i16 %sdiv_ln1543_1"   --->   Operation 165 'trunc' 'trunc_ln223_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.85ns)   --->   "%Hout_V = add i16 %trunc_ln223_1, i16 1"   --->   Operation 166 'add' 'Hout_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%Wout_V_cast = zext i16 %Wout_V"   --->   Operation 167 'zext' 'Wout_V_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%cast8 = zext i16 %Hout_V"   --->   Operation 168 'zext' 'cast8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [4/4] (0.53ns) (root node of the DSP)   --->   "%bound10 = mul i32 %cast8, i32 %Wout_V_cast"   --->   Operation 169 'mul' 'bound10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 0.53>
ST_23 : Operation 170 [3/4] (0.53ns) (root node of the DSP)   --->   "%bound10 = mul i32 %cast8, i32 %Wout_V_cast"   --->   Operation 170 'mul' 'bound10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 0.53>
ST_24 : Operation 171 [2/4] (0.53ns) (root node of the DSP)   --->   "%bound10 = mul i32 %cast8, i32 %Wout_V_cast"   --->   Operation 171 'mul' 'bound10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 3.42>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21"   --->   Operation 172 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %CHin"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHin, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHin, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Hin"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Hin, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Hin, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Win"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Win, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Win, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %CHout"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHout, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHout, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Kx"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Kx, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Kx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Ky"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Ky, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Ky, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Sx"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sx, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Sy"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sy, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sy, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mode"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu_en"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu_en, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu_en, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_20, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 214 [1/1] (0.00ns)   --->   "%rhs_8 = zext i8 %Sy_read"   --->   Operation 214 'zext' 'rhs_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%conv_i9_i381 = zext i8 %pad_y_V_1" [../conv_core.cpp:9]   --->   Operation 215 'zext' 'conv_i9_i381' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1525 = zext i8 %Sx_read"   --->   Operation 216 'zext' 'zext_ln1525' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1525_1 = zext i8 %pad_x_V_1"   --->   Operation 217 'zext' 'zext_ln1525_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%conv_i_i282 = zext i16 %CHin_read"   --->   Operation 218 'zext' 'conv_i_i282' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%rhs_2 = zext i16 %Win_read"   --->   Operation 219 'zext' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%Kx_cast7 = zext i8 %Kx_read"   --->   Operation 220 'zext' 'Kx_cast7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%CHout_cast = zext i16 %CHout_read"   --->   Operation 221 'zext' 'CHout_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%CHin_cast10 = zext i16 %CHin_read"   --->   Operation 222 'zext' 'CHin_cast10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%CHout_cast6 = zext i16 %CHout_read"   --->   Operation 223 'zext' 'CHout_cast6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (1.10ns)   --->   "%cmp_i_i2831078 = icmp_eq  i16 %CHin_read, i16 0"   --->   Operation 224 'icmp' 'cmp_i_i2831078' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%cast = zext i8 %Ky_read"   --->   Operation 225 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (1.65ns)   --->   "%bound = mul i16 %cast, i16 %Kx_cast7"   --->   Operation 226 'mul' 'bound' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 227 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound10 = mul i32 %cast8, i32 %Wout_V_cast"   --->   Operation 227 'mul' 'bound10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%cast18 = zext i32 %bound10"   --->   Operation 228 'zext' 'cast18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (3.42ns)   --->   "%bound19 = mul i48 %CHout_cast, i48 %cast18"   --->   Operation 229 'mul' 'bound19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/1] (1.10ns)   --->   "%icmp_ln1057 = icmp_eq  i16 %Wout_V, i16 0"   --->   Operation 230 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln43 = br void" [../conv_core.cpp:43]   --->   Operation 231 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.53>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%i_3 = load i16 %i"   --->   Operation 232 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i_3"   --->   Operation 233 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 234 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 0.53>
ST_27 : Operation 235 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 235 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 0.53>
ST_28 : Operation 236 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 236 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 4.51>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%cout_1 = load i16 %cout" [../conv_core.cpp:43]   --->   Operation 237 'load' 'cout_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (0.00ns)   --->   "%indvar_flatten52_load = load i48 %indvar_flatten52"   --->   Operation 238 'load' 'indvar_flatten52_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1057 = zext i16 %cout_1"   --->   Operation 239 'zext' 'zext_ln1057' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %cout_1, i2 0" [../conv_core.cpp:43]   --->   Operation 240 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%p_cast18 = zext i18 %tmp_3" [../conv_core.cpp:43]   --->   Operation 241 'zext' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (1.08ns)   --->   "%empty = add i64 %p_cast18, i64 %bias_read" [../conv_core.cpp:43]   --->   Operation 242 'add' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [../conv_core.cpp:43]   --->   Operation 243 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 244 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret = mul i32 %i_cast, i32 %Wout_V_cast"   --->   Operation 244 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 245 [1/1] (0.00ns)   --->   "%ret_cast = zext i32 %ret"   --->   Operation 245 'zext' 'ret_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 246 [1/1] (3.42ns)   --->   "%mul_i = mul i48 %ret_cast, i48 %CHout_cast"   --->   Operation 246 'mul' 'mul_i' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 247 [1/1] (1.09ns)   --->   "%add_ln573 = add i48 %mul_i, i48 %zext_ln1057"   --->   Operation 247 'add' 'add_ln573' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 248 [1/1] (1.13ns)   --->   "%icmp_ln1057_1 = icmp_eq  i48 %indvar_flatten52_load, i48 %bound19"   --->   Operation 248 'icmp' 'icmp_ln1057_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 249 [1/1] (1.09ns)   --->   "%add_ln1057_1 = add i48 %indvar_flatten52_load, i48 1"   --->   Operation 249 'add' 'add_ln1057_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057_1, void %._crit_edge1104.loopexit, void %._crit_edge1109.loopexit"   --->   Operation 250 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%lhs_V_1_load = load i16 %lhs_V_1"   --->   Operation 251 'load' 'lhs_V_1_load' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 252 [1/1] (0.00ns)   --->   "%indvar_flatten13_load_1 = load i32 %indvar_flatten13"   --->   Operation 252 'load' 'indvar_flatten13_load_1' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 253 [1/1] (0.99ns)   --->   "%icmp_ln1057_2 = icmp_eq  i32 %indvar_flatten13_load_1, i32 %bound10"   --->   Operation 253 'icmp' 'icmp_ln1057_2' <Predicate = (!icmp_ln1057_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 254 [1/1] (0.85ns)   --->   "%add_ln43 = add i16 %cout_1, i16 1" [../conv_core.cpp:43]   --->   Operation 254 'add' 'add_ln43' <Predicate = (!icmp_ln1057_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln43, i2 0" [../conv_core.cpp:43]   --->   Operation 255 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%p_cast18_mid1 = zext i18 %p_mid" [../conv_core.cpp:43]   --->   Operation 256 'zext' 'p_cast18_mid1' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (1.08ns)   --->   "%p_mid130 = add i64 %p_cast18_mid1, i64 %bias_read" [../conv_core.cpp:43]   --->   Operation 257 'add' 'p_mid130' <Predicate = (!icmp_ln1057_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%p_cast_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid130, i32 2, i32 63" [../conv_core.cpp:43]   --->   Operation 258 'partselect' 'p_cast_mid1' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (0.40ns)   --->   "%select_ln1057_2 = select i1 %icmp_ln1057_2, i62 %p_cast_mid1, i62 %p_cast"   --->   Operation 259 'select' 'select_ln1057_2' <Predicate = (!icmp_ln1057_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1057 = sext i62 %select_ln1057_2"   --->   Operation 260 'sext' 'sext_ln1057' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1057"   --->   Operation 261 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00>
ST_29 : Operation 262 [1/1] (1.10ns)   --->   "%icmp_ln1057_3 = icmp_eq  i16 %lhs_V_1_load, i16 %Wout_V"   --->   Operation 262 'icmp' 'icmp_ln1057_3' <Predicate = (!icmp_ln1057_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 263 [1/1] (0.17ns)   --->   "%select_ln1057_5 = select i1 %icmp_ln1057_2, i1 %icmp_ln1057, i1 %icmp_ln1057_3"   --->   Operation 263 'select' 'select_ln1057_5' <Predicate = (!icmp_ln1057_1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45 = or i1 %select_ln1057_5, i1 %icmp_ln1057_2" [../conv_core.cpp:45]   --->   Operation 264 'or' 'or_ln45' <Predicate = (!icmp_ln1057_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 265 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45, i16 0, i16 %lhs_V_1_load" [../conv_core.cpp:45]   --->   Operation 265 'select' 'select_ln45' <Predicate = (!icmp_ln1057_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 266 [3/3] (0.99ns) (grouped into DSP with root node sub_ln1525)   --->   "%mul_ln1525 = mul i16 %select_ln45, i16 %zext_ln1525"   --->   Operation 266 'mul' 'mul_ln1525' <Predicate = (!icmp_ln1057_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [../conv_core.cpp:81]   --->   Operation 267 'ret' 'ret_ln81' <Predicate = (icmp_ln1057_1)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 268 [1/1] (0.35ns)   --->   "%select_ln1057 = select i1 %icmp_ln1057_2, i16 0, i16 %i_3"   --->   Operation 268 'select' 'select_ln1057' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 269 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 269 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 270 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_1274 = mul i16 %i_3, i16 %rhs_8"   --->   Operation 270 'mul' 'ret_1274' <Predicate = (!icmp_ln1057_2 & !select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 271 [1/1] (0.85ns)   --->   "%i_4 = add i16 %select_ln1057, i16 1" [../conv_core.cpp:45]   --->   Operation 271 'add' 'i_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 272 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_12_mid1 = mul i16 %i_4, i16 %rhs_8" [../conv_core.cpp:45]   --->   Operation 272 'mul' 'ret_12_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i16 %i_4" [../conv_core.cpp:45]   --->   Operation 273 'zext' 'i_cast_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.00>
ST_30 : Operation 274 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [../conv_core.cpp:45]   --->   Operation 274 'mul' 'ret_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 275 [1/1] (0.35ns)   --->   "%select_ln1057_6 = select i1 %select_ln1057_5, i16 %i_4, i16 %select_ln1057"   --->   Operation 275 'select' 'select_ln1057_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 276 [2/3] (0.99ns) (grouped into DSP with root node sub_ln1525)   --->   "%mul_ln1525 = mul i16 %select_ln45, i16 %zext_ln1525"   --->   Operation 276 'mul' 'mul_ln1525' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 277 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 278 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_1274 = mul i16 %i_3, i16 %rhs_8"   --->   Operation 278 'mul' 'ret_1274' <Predicate = (!icmp_ln1057_2 & !select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 279 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_12_mid1 = mul i16 %i_4, i16 %rhs_8" [../conv_core.cpp:45]   --->   Operation 279 'mul' 'ret_12_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 280 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [../conv_core.cpp:45]   --->   Operation 280 'mul' 'ret_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 281 [1/3] (0.00ns) (grouped into DSP with root node sub_ln1525)   --->   "%mul_ln1525 = mul i16 %select_ln45, i16 %zext_ln1525"   --->   Operation 281 'mul' 'mul_ln1525' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 282 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln1525 = sub i16 %mul_ln1525, i16 %zext_ln1525_1"   --->   Operation 282 'sub' 'sub_ln1525' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 283 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 283 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 284 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_1274 = mul i16 %i_3, i16 %rhs_8"   --->   Operation 284 'mul' 'ret_1274' <Predicate = (!icmp_ln1057_2 & !select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 285 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_12_mid1 = mul i16 %i_4, i16 %rhs_8" [../conv_core.cpp:45]   --->   Operation 285 'mul' 'ret_12_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 286 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [../conv_core.cpp:45]   --->   Operation 286 'mul' 'ret_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 287 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln1525 = sub i16 %mul_ln1525, i16 %zext_ln1525_1"   --->   Operation 287 'sub' 'sub_ln1525' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 288 [1/1] (0.35ns)   --->   "%select_ln1057_1 = select i1 %icmp_ln1057_2, i16 %add_ln43, i16 %cout_1"   --->   Operation 288 'select' 'select_ln1057_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%zext_ln1057_1 = zext i16 %add_ln43"   --->   Operation 289 'zext' 'zext_ln1057_1' <Predicate = (icmp_ln1057_2 & !select_ln1057_5)> <Delay = 0.00>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%select_ln1057_2_cast = zext i16 %select_ln1057_1"   --->   Operation 290 'zext' 'select_ln1057_2_cast' <Predicate = (select_ln1057_5)> <Delay = 0.00>
ST_33 : Operation 291 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 291 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 292 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_1274 = mul i16 %i_3, i16 %rhs_8"   --->   Operation 292 'mul' 'ret_1274' <Predicate = (!icmp_ln1057_2 & !select_ln1057_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%select_ln1057_3 = select i1 %icmp_ln1057_2, i16 0, i16 %ret_1274"   --->   Operation 293 'select' 'select_ln1057_3' <Predicate = (!select_ln1057_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%select_ln1057_4 = select i1 %icmp_ln1057_2, i48 %zext_ln1057_1, i48 %add_ln573"   --->   Operation 294 'select' 'select_ln1057_4' <Predicate = (!select_ln1057_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 295 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_12_mid1 = mul i16 %i_4, i16 %rhs_8" [../conv_core.cpp:45]   --->   Operation 295 'mul' 'ret_12_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%select_ln45_1 = select i1 %select_ln1057_5, i16 %ret_12_mid1, i16 %select_ln1057_3" [../conv_core.cpp:45]   --->   Operation 296 'select' 'select_ln45_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 297 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln45 = sub i16 %select_ln45_1, i16 %conv_i9_i381" [../conv_core.cpp:45]   --->   Operation 297 'sub' 'sub_ln45' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 298 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast" [../conv_core.cpp:45]   --->   Operation 298 'mul' 'ret_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 299 [1/1] (0.00ns)   --->   "%ret_cast_mid1 = zext i32 %ret_mid1" [../conv_core.cpp:45]   --->   Operation 299 'zext' 'ret_cast_mid1' <Predicate = (select_ln1057_5)> <Delay = 0.00>
ST_33 : Operation 300 [1/1] (3.42ns)   --->   "%mul_i_mid1 = mul i48 %ret_cast_mid1, i48 %CHout_cast" [../conv_core.cpp:45]   --->   Operation 300 'mul' 'mul_i_mid1' <Predicate = (select_ln1057_5)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 301 [1/1] (1.09ns)   --->   "%add_ln573_2 = add i48 %mul_i_mid1, i48 %select_ln1057_2_cast"   --->   Operation 301 'add' 'add_ln573_2' <Predicate = (select_ln1057_5)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 302 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln45_2 = select i1 %select_ln1057_5, i48 %add_ln573_2, i48 %select_ln1057_4" [../conv_core.cpp:45]   --->   Operation 302 'select' 'select_ln45_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 303 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 303 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 304 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 304 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 305 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 305 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_1_VITIS_LOOP_45_2_VITIS_LOOP_47_3_str"   --->   Operation 306 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 4261413375, i64 0"   --->   Operation 307 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 308 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln1057 = bitcast i32 %gmem_addr_read"   --->   Operation 309 'bitcast' 'bitcast_ln1057' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_2_VITIS_LOOP_47_3_str"   --->   Operation 310 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../conv_core.cpp:47]   --->   Operation 311 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 312 [1/1] (0.42ns)   --->   "%br_ln50 = br void" [../conv_core.cpp:50]   --->   Operation 312 'br' 'br_ln50' <Predicate = true> <Delay = 0.42>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 313 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 0, void %._crit_edge1104.loopexit, i16 %add_ln1057_2, void %._crit_edge"   --->   Operation 313 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 314 [1/1] (0.00ns)   --->   "%ii = phi i8 0, void %._crit_edge1104.loopexit, i8 %select_ln49_2, void %._crit_edge" [../conv_core.cpp:49]   --->   Operation 314 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 315 [1/1] (0.00ns)   --->   "%jj_1 = phi i8 0, void %._crit_edge1104.loopexit, i8 %jj, void %._crit_edge"   --->   Operation 315 'phi' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 316 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 0, void %._crit_edge1104.loopexit, i32 %sum_3, void %._crit_edge"   --->   Operation 316 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 317 [1/1] (0.00ns)   --->   "%ii_cast19 = zext i8 %ii" [../conv_core.cpp:49]   --->   Operation 317 'zext' 'ii_cast19' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 318 [1/1] (0.85ns)   --->   "%h_V = add i16 %sub_ln45, i16 %ii_cast19" [../conv_core.cpp:45]   --->   Operation 318 'add' 'h_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 319 [1/1] (0.00ns)   --->   "%h_V_cast = sext i16 %h_V" [../conv_core.cpp:45]   --->   Operation 319 'sext' 'h_V_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 320 [1/1] (1.10ns)   --->   "%icmp_ln56 = icmp_slt  i17 %h_V_cast, i17 %zext_ln1543_8" [../conv_core.cpp:56]   --->   Operation 320 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 321 [1/1] (1.10ns)   --->   "%icmp_ln1057_4 = icmp_eq  i16 %indvar_flatten, i16 %bound"   --->   Operation 321 'icmp' 'icmp_ln1057_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 322 [1/1] (0.85ns)   --->   "%add_ln1057_2 = add i16 %indvar_flatten, i16 1"   --->   Operation 322 'add' 'add_ln1057_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057_4, void %._crit_edge1086.loopexit, void %._crit_edge1093.loopexit"   --->   Operation 323 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (0.84ns)   --->   "%icmp_ln1057_6 = icmp_eq  i8 %jj_1, i8 %Kx_read"   --->   Operation 324 'icmp' 'icmp_ln1057_6' <Predicate = (!icmp_ln1057_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 325 [1/1] (0.39ns)   --->   "%select_ln49 = select i1 %icmp_ln1057_6, i8 0, i8 %jj_1" [../conv_core.cpp:49]   --->   Operation 325 'select' 'select_ln49' <Predicate = (!icmp_ln1057_4)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 326 [1/1] (0.76ns)   --->   "%add_ln50 = add i8 %ii, i8 1" [../conv_core.cpp:50]   --->   Operation 326 'add' 'add_ln50' <Predicate = (!icmp_ln1057_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "%ii_cast19_mid1 = zext i8 %add_ln50" [../conv_core.cpp:50]   --->   Operation 327 'zext' 'ii_cast19_mid1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 328 [1/1] (0.85ns)   --->   "%h_V_mid1 = add i16 %sub_ln45, i16 %ii_cast19_mid1" [../conv_core.cpp:45]   --->   Operation 328 'add' 'h_V_mid1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 329 [1/1] (0.35ns)   --->   "%select_ln49_1 = select i1 %icmp_ln1057_6, i16 %h_V_mid1, i16 %h_V" [../conv_core.cpp:49]   --->   Operation 329 'select' 'select_ln49_1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%h_V_cast_mid1 = sext i16 %h_V_mid1" [../conv_core.cpp:45]   --->   Operation 330 'sext' 'h_V_cast_mid1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %select_ln49_1" [../conv_core.cpp:49]   --->   Operation 331 'sext' 'sext_ln49' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 332 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i32 %sext_ln49, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 332 'mul' 'mul_ln49' <Predicate = (!icmp_ln1057_4)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 333 [1/1] (0.39ns)   --->   "%select_ln49_2 = select i1 %icmp_ln1057_6, i8 %add_ln50, i8 %ii" [../conv_core.cpp:49]   --->   Operation 333 'select' 'select_ln49_2' <Predicate = (!icmp_ln1057_4)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i8 %select_ln49_2" [../conv_core.cpp:49]   --->   Operation 334 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 335 [1/1] (1.65ns)   --->   "%mul_ln49_2 = mul i16 %zext_ln49_2, i16 %Kx_cast7" [../conv_core.cpp:49]   --->   Operation 335 'mul' 'mul_ln49_2' <Predicate = (!icmp_ln1057_4)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 336 [1/1] (1.10ns)   --->   "%icmp_ln56_1 = icmp_slt  i17 %h_V_cast_mid1, i17 %zext_ln1543_8" [../conv_core.cpp:56]   --->   Operation 336 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln1057_4)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%select_ln49_3 = select i1 %icmp_ln1057_6, i1 %icmp_ln56_1, i1 %icmp_ln56" [../conv_core.cpp:49]   --->   Operation 337 'select' 'select_ln49_3' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i8 %select_ln49"   --->   Operation 338 'zext' 'zext_ln225' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 339 [1/1] (0.85ns)   --->   "%w_V = add i16 %sub_ln1525, i16 %zext_ln225"   --->   Operation 339 'add' 'w_V' <Predicate = (!icmp_ln1057_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln225_1 = sext i16 %w_V"   --->   Operation 340 'sext' 'sext_ln225_1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%or_ln56 = or i16 %w_V, i16 %select_ln49_1" [../conv_core.cpp:56]   --->   Operation 341 'or' 'or_ln56' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %or_ln56, i32 15" [../conv_core.cpp:56]   --->   Operation 342 'bitselect' 'tmp_6' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%xor_ln56 = xor i1 %tmp_6, i1 1" [../conv_core.cpp:56]   --->   Operation 343 'xor' 'xor_ln56' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 344 [1/1] (1.10ns)   --->   "%icmp_ln1057_5 = icmp_slt  i17 %sext_ln225_1, i17 %zext_ln1543_3"   --->   Operation 344 'icmp' 'icmp_ln1057_5' <Predicate = (!icmp_ln1057_4)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%and_ln56 = and i1 %icmp_ln1057_5, i1 %xor_ln56" [../conv_core.cpp:56]   --->   Operation 345 'and' 'and_ln56' <Predicate = (!icmp_ln1057_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 346 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln56_1 = and i1 %and_ln56, i1 %select_ln49_3" [../conv_core.cpp:56]   --->   Operation 346 'and' 'and_ln56_1' <Predicate = (!icmp_ln1057_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 347 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i32 %indvar_flatten13"   --->   Operation 347 'load' 'indvar_flatten13_load' <Predicate = (icmp_ln1057_4 & !icmp_ln1057_2)> <Delay = 0.00>
ST_38 : Operation 348 [4/4] (6.43ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1057" [../conv_core.cpp:72]   --->   Operation 348 'fadd' 'sum' <Predicate = (icmp_ln1057_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1524 = zext i16 %select_ln45"   --->   Operation 349 'zext' 'zext_ln1524' <Predicate = (icmp_ln1057_4)> <Delay = 0.00>
ST_38 : Operation 350 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_1)   --->   "%ret_1 = mul i32 %zext_ln1524, i32 %CHout_cast6"   --->   Operation 350 'mul' 'ret_1' <Predicate = (icmp_ln1057_4)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 351 [1/1] (0.85ns)   --->   "%j = add i16 %select_ln45, i16 1" [../conv_core.cpp:47]   --->   Operation 351 'add' 'j' <Predicate = (icmp_ln1057_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 352 [1/1] (1.01ns)   --->   "%add_ln1057 = add i32 %indvar_flatten13_load, i32 1"   --->   Operation 352 'add' 'add_ln1057' <Predicate = (icmp_ln1057_4 & !icmp_ln1057_2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 353 [1/1] (0.44ns)   --->   "%select_ln1057_7 = select i1 %icmp_ln1057_2, i32 1, i32 %add_ln1057"   --->   Operation 353 'select' 'select_ln1057_7' <Predicate = (icmp_ln1057_4)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 354 [1/1] (0.42ns)   --->   "%store_ln1057 = store i48 %add_ln1057_1, i48 %indvar_flatten52"   --->   Operation 354 'store' 'store_ln1057' <Predicate = (icmp_ln1057_4)> <Delay = 0.42>
ST_38 : Operation 355 [1/1] (0.42ns)   --->   "%store_ln1057 = store i16 %select_ln1057_1, i16 %cout"   --->   Operation 355 'store' 'store_ln1057' <Predicate = (icmp_ln1057_4)> <Delay = 0.42>
ST_38 : Operation 356 [1/1] (0.42ns)   --->   "%store_ln1057 = store i32 %select_ln1057_7, i32 %indvar_flatten13"   --->   Operation 356 'store' 'store_ln1057' <Predicate = (icmp_ln1057_4)> <Delay = 0.42>
ST_38 : Operation 357 [1/1] (0.42ns)   --->   "%store_ln1057 = store i16 %select_ln1057_6, i16 %i"   --->   Operation 357 'store' 'store_ln1057' <Predicate = (icmp_ln1057_4)> <Delay = 0.42>
ST_38 : Operation 358 [1/1] (0.42ns)   --->   "%store_ln47 = store i16 %j, i16 %lhs_V_1" [../conv_core.cpp:47]   --->   Operation 358 'store' 'store_ln47' <Predicate = (icmp_ln1057_4)> <Delay = 0.42>

State 39 <SV = 38> <Delay = 0.99>
ST_39 : Operation 359 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i32 %sext_ln49, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 359 'mul' 'mul_ln49' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i16 %mul_ln49_2" [../conv_core.cpp:49]   --->   Operation 360 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 361 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49_3 = mul i32 %zext_ln49_1, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 361 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i16 %w_V"   --->   Operation 362 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 363 [3/3] (0.99ns) (grouped into DSP with root node add_ln225_1)   --->   "%mul_ln225 = mul i32 %sext_ln225, i32 %conv_i_i282"   --->   Operation 363 'mul' 'mul_ln225' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 0.99>
ST_40 : Operation 364 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i32 %sext_ln49, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 364 'mul' 'mul_ln49' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 365 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49_3 = mul i32 %zext_ln49_1, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 365 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 366 [2/3] (0.99ns) (grouped into DSP with root node add_ln225_1)   --->   "%mul_ln225 = mul i32 %sext_ln225, i32 %conv_i_i282"   --->   Operation 366 'mul' 'mul_ln225' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 4.06>
ST_41 : Operation 367 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49 = mul i32 %sext_ln49, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 367 'mul' 'mul_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i32 %mul_ln49" [../conv_core.cpp:49]   --->   Operation 368 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 369 [1/1] (3.42ns)   --->   "%mul_ln49_1 = mul i48 %sext_ln49_1, i48 %rhs_2" [../conv_core.cpp:49]   --->   Operation 369 'mul' 'mul_ln49_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 370 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49_3 = mul i32 %zext_ln49_1, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 370 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 371 [1/3] (0.00ns) (grouped into DSP with root node add_ln225_1)   --->   "%mul_ln225 = mul i32 %sext_ln225, i32 %conv_i_i282"   --->   Operation 371 'mul' 'mul_ln225' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 372 [1/1] (0.00ns) (grouped into DSP with root node add_ln225_1)   --->   "%sext_ln225_2 = sext i32 %mul_ln225"   --->   Operation 372 'sext' 'sext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 373 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln225_1 = add i48 %mul_ln49_1, i48 %sext_ln225_2"   --->   Operation 373 'add' 'add_ln225_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 1.73>
ST_42 : Operation 374 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_4_VITIS_LOOP_52_5_str"   --->   Operation 374 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 375 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49_3 = mul i32 %zext_ln49_1, i32 %conv_i_i282" [../conv_core.cpp:49]   --->   Operation 375 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 376 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../conv_core.cpp:49]   --->   Operation 376 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 377 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln225_1 = add i48 %mul_ln49_1, i48 %sext_ln225_2"   --->   Operation 377 'add' 'add_ln225_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln225_1, i2 0"   --->   Operation 378 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln225_3 = sext i50 %shl_ln2"   --->   Operation 379 'sext' 'sext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 380 [1/1] (1.08ns)   --->   "%add_ln225_2 = add i64 %sext_ln225_3, i64 %feature_in_read"   --->   Operation 380 'add' 'add_ln225_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 381 [1/1] (0.42ns)   --->   "%br_ln56 = br i1 %and_ln56_1, void %._crit_edge, void" [../conv_core.cpp:56]   --->   Operation 381 'br' 'br_ln56' <Predicate = true> <Delay = 0.42>
ST_42 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln225_cast = zext i8 %select_ln49" [../conv_core.cpp:49]   --->   Operation 382 'zext' 'trunc_ln225_cast' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_42 : Operation 383 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i24 %trunc_ln225_cast, i24 %CHin_cast10" [../conv_core.cpp:49]   --->   Operation 383 'mul' 'ret_2' <Predicate = (and_ln56_1)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 0.53>
ST_43 : Operation 384 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i24 %trunc_ln225_cast, i24 %CHin_cast10" [../conv_core.cpp:49]   --->   Operation 384 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 0.53>
ST_44 : Operation 385 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i24 %trunc_ln225_cast, i24 %CHin_cast10" [../conv_core.cpp:49]   --->   Operation 385 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 5.96>
ST_45 : Operation 386 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_2 = mul i24 %trunc_ln225_cast, i24 %CHin_cast10" [../conv_core.cpp:49]   --->   Operation 386 'mul' 'ret_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i24 %ret_2" [../conv_core.cpp:49]   --->   Operation 387 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 388 [1/1] (0.42ns)   --->   "%br_ln59 = br i1 %cmp_i_i2831078, void %.lr.ph, void %._crit_edge" [../conv_core.cpp:59]   --->   Operation 388 'br' 'br_ln59' <Predicate = true> <Delay = 0.42>
ST_45 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln225_2, i32 2, i32 63" [../conv_core.cpp:59]   --->   Operation 389 'partselect' 'trunc_ln4' <Predicate = (!cmp_i_i2831078)> <Delay = 0.00>
ST_45 : Operation 390 [1/1] (1.01ns)   --->   "%tmp = add i32 %mul_ln49_3, i32 %zext_ln49" [../conv_core.cpp:49]   --->   Operation 390 'add' 'tmp' <Predicate = (!cmp_i_i2831078)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_cast = zext i32 %tmp" [../conv_core.cpp:49]   --->   Operation 391 'zext' 'tmp_cast' <Predicate = (!cmp_i_i2831078)> <Delay = 0.00>
ST_45 : Operation 392 [1/1] (3.42ns)   --->   "%tmp9 = mul i48 %tmp_cast, i48 %CHout_cast" [../conv_core.cpp:49]   --->   Operation 392 'mul' 'tmp9' <Predicate = (!cmp_i_i2831078)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 393 [2/2] (1.52ns)   --->   "%call_ln59 = call void @Conv_Pipeline_Input_Channel, i32 %sum_1, i16 %CHin_read, i62 %trunc_ln4, i32 %gmem, i16 %CHout_read, i16 %select_ln1057_1, i48 %tmp9, i64 %W_read, i32 %sum_2_loc" [../conv_core.cpp:59]   --->   Operation 393 'call' 'call_ln59' <Predicate = (!cmp_i_i2831078)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 394 [1/2] (0.00ns)   --->   "%call_ln59 = call void @Conv_Pipeline_Input_Channel, i32 %sum_1, i16 %CHin_read, i62 %trunc_ln4, i32 %gmem, i16 %CHout_read, i16 %select_ln1057_1, i48 %tmp9, i64 %W_read, i32 %sum_2_loc" [../conv_core.cpp:59]   --->   Operation 394 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.76>
ST_47 : Operation 395 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i32 %sum_2_loc"   --->   Operation 395 'load' 'sum_2_loc_load' <Predicate = (and_ln56_1 & !cmp_i_i2831078)> <Delay = 0.00>
ST_47 : Operation 396 [1/1] (0.42ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 396 'br' 'br_ln0' <Predicate = (and_ln56_1 & !cmp_i_i2831078)> <Delay = 0.42>
ST_47 : Operation 397 [1/1] (0.76ns)   --->   "%jj = add i8 %select_ln49, i8 1" [../conv_core.cpp:52]   --->   Operation 397 'add' 'jj' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 398 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 %sum_2_loc_load, void %.lr.ph, i32 %sum_1, void, i32 %sum_1, void %._crit_edge1086.loopexit"   --->   Operation 398 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 399 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 49 <SV = 38> <Delay = 6.43>
ST_49 : Operation 400 [3/4] (6.43ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1057" [../conv_core.cpp:72]   --->   Operation 400 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 401 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_1)   --->   "%ret_1 = mul i32 %zext_ln1524, i32 %CHout_cast6"   --->   Operation 401 'mul' 'ret_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 39> <Delay = 6.43>
ST_50 : Operation 402 [2/4] (6.43ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1057" [../conv_core.cpp:72]   --->   Operation 402 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 403 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_1)   --->   "%ret_1 = mul i32 %zext_ln1524, i32 %CHout_cast6"   --->   Operation 403 'mul' 'ret_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 404 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_1)   --->   "%zext_ln76 = zext i32 %ret_1" [../conv_core.cpp:76]   --->   Operation 404 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 405 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_1 = add i48 %select_ln45_2, i48 %zext_ln76" [../conv_core.cpp:76]   --->   Operation 405 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 40> <Delay = 6.43>
ST_51 : Operation 406 [1/4] (6.43ns)   --->   "%sum = fadd i32 %sum_1, i32 %bitcast_ln1057" [../conv_core.cpp:72]   --->   Operation 406 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 407 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_1 = add i48 %select_ln45_2, i48 %zext_ln76" [../conv_core.cpp:76]   --->   Operation 407 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln76_1, i2 0" [../conv_core.cpp:76]   --->   Operation 408 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i50 %shl_ln1" [../conv_core.cpp:76]   --->   Operation 409 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 410 [1/1] (1.08ns)   --->   "%add_ln76 = add i64 %zext_ln76_1, i64 %feature_out_read" [../conv_core.cpp:76]   --->   Operation 410 'add' 'add_ln76' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln76, i32 2, i32 63" [../conv_core.cpp:76]   --->   Operation 411 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i62 %trunc_ln3" [../conv_core.cpp:76]   --->   Operation 412 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 413 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln76" [../conv_core.cpp:76]   --->   Operation 413 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 52 <SV = 41> <Delay = 7.30>
ST_52 : Operation 414 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %sum, i32 0" [../conv_core.cpp:73]   --->   Operation 414 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 415 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:76]   --->   Operation 415 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 42> <Delay = 3.23>
ST_53 : Operation 416 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %sum" [../conv_core.cpp:73]   --->   Operation 416 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln73, i32 23, i32 30" [../conv_core.cpp:73]   --->   Operation 417 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %bitcast_ln73" [../conv_core.cpp:73]   --->   Operation 418 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 419 [1/1] (0.84ns)   --->   "%icmp_ln73 = icmp_ne  i8 %tmp_1, i8 255" [../conv_core.cpp:73]   --->   Operation 419 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 420 [1/1] (1.05ns)   --->   "%icmp_ln73_1 = icmp_eq  i23 %trunc_ln73, i23 0" [../conv_core.cpp:73]   --->   Operation 420 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln73 = or i1 %icmp_ln73_1, i1 %icmp_ln73" [../conv_core.cpp:73]   --->   Operation 421 'or' 'or_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 422 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %sum, i32 0" [../conv_core.cpp:73]   --->   Operation 422 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%and_ln73_1 = and i1 %or_ln73, i1 %tmp_2" [../conv_core.cpp:73]   --->   Operation 423 'and' 'and_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%and_ln73 = and i1 %and_ln73_1, i1 %relu_en_read" [../conv_core.cpp:73]   --->   Operation 424 'and' 'and_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 425 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %and_ln73, i32 0, i32 %bitcast_ln73" [../conv_core.cpp:76]   --->   Operation 425 'select' 'select_ln76' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 43> <Delay = 7.30>
ST_54 : Operation 426 [1/1] (7.30ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %select_ln76, i4 15" [../conv_core.cpp:76]   --->   Operation 426 'write' 'write_ln76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 44> <Delay = 7.30>
ST_55 : Operation 427 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [../conv_core.cpp:76]   --->   Operation 427 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 45> <Delay = 7.30>
ST_56 : Operation 428 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [../conv_core.cpp:76]   --->   Operation 428 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 46> <Delay = 7.30>
ST_57 : Operation 429 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [../conv_core.cpp:76]   --->   Operation 429 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 47> <Delay = 7.30>
ST_58 : Operation 430 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [../conv_core.cpp:76]   --->   Operation 430 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 48> <Delay = 7.30>
ST_59 : Operation 431 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [../conv_core.cpp:76]   --->   Operation 431 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 432 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.01ns
The critical path consists of the following:
	s_axi read operation ('Kx_read') on port 'Kx' [30]  (1 ns)
	'sub' operation ('sub_ln1543') [81]  (0.765 ns)
	'sub' operation ('sub_ln1543_1') [83]  (0.765 ns)
	'select' operation ('pad_x.V') [85]  (0 ns)
	'select' operation ('pad_x.V', ../conv_core.cpp:9) [94]  (0.393 ns)
	'add' operation ('add_ln1543_2') [99]  (0.853 ns)
	'sub' operation ('sub_ln1543_4') [102]  (0.863 ns)
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 2>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 3>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 4>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 5>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 6>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 7>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 8>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 9>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 10>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 11>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 12>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 13>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 14>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 15>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 16>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 17>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 18>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 19>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 20>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 21>: 1.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)

 <State 22>: 2.76ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1543') [104]  (1.37 ns)
	'add' operation ('Wout.V') [106]  (0.853 ns)
	'mul' operation of DSP[133] ('bound10') [133]  (0.535 ns)

 <State 23>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[133] ('bound10') [133]  (0.535 ns)

 <State 24>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[133] ('bound10') [133]  (0.535 ns)

 <State 25>: 3.42ns
The critical path consists of the following:
	'mul' operation ('bound19') [135]  (3.42 ns)

 <State 26>: 0.535ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [144]  (0 ns)
	'mul' operation of DSP[153] ('ret') [153]  (0.535 ns)

 <State 27>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[153] ('ret') [153]  (0.535 ns)

 <State 28>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[153] ('ret') [153]  (0.535 ns)

 <State 29>: 4.51ns
The critical path consists of the following:
	'mul' operation of DSP[153] ('ret') [153]  (0 ns)
	'mul' operation ('mul_i') [155]  (3.42 ns)
	'add' operation ('add_ln573') [156]  (1.09 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [178]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [179]  (7.3 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum_2_loc_load') [208]  (0 ns)
	'fadd' operation ('sum', ../conv_core.cpp:72) [273]  (6.44 ns)

 <State 39>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[243] ('mul_ln225') [241]  (0.996 ns)

 <State 40>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[243] ('mul_ln225') [241]  (0.996 ns)

 <State 41>: 4.06ns
The critical path consists of the following:
	'mul' operation of DSP[226] ('mul_ln49', ../conv_core.cpp:49) [226]  (0 ns)
	'mul' operation ('mul_ln49_1', ../conv_core.cpp:49) [228]  (3.42 ns)
	'add' operation of DSP[243] ('add_ln225_1') [243]  (0.645 ns)

 <State 42>: 1.73ns
The critical path consists of the following:
	'add' operation of DSP[243] ('add_ln225_1') [243]  (0.645 ns)
	'add' operation ('add_ln225_2') [246]  (1.08 ns)

 <State 43>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[256] ('ret_2', ../conv_core.cpp:49) [256]  (0.535 ns)

 <State 44>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[256] ('ret_2', ../conv_core.cpp:49) [256]  (0.535 ns)

 <State 45>: 5.96ns
The critical path consists of the following:
	'mul' operation of DSP[256] ('ret_2', ../conv_core.cpp:49) [256]  (0 ns)
	'add' operation ('tmp', ../conv_core.cpp:49) [261]  (1.02 ns)
	'mul' operation ('tmp9', ../conv_core.cpp:49) [263]  (3.42 ns)
	'call' operation ('call_ln59', ../conv_core.cpp:59) to 'Conv_Pipeline_Input_Channel' [264]  (1.53 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0.765ns
The critical path consists of the following:
	'add' operation ('jj', ../conv_core.cpp:52) [269]  (0.765 ns)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', ../conv_core.cpp:72) [273]  (6.44 ns)

 <State 50>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', ../conv_core.cpp:72) [273]  (6.44 ns)

 <State 51>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', ../conv_core.cpp:72) [273]  (6.44 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_1_req', ../conv_core.cpp:76) on port 'gmem' (../conv_core.cpp:76) [294]  (7.3 ns)

 <State 53>: 3.23ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', ../conv_core.cpp:73) [280]  (2.78 ns)
	'and' operation ('and_ln73_1', ../conv_core.cpp:73) [281]  (0 ns)
	'and' operation ('and_ln73', ../conv_core.cpp:73) [282]  (0 ns)
	'select' operation ('select_ln76', ../conv_core.cpp:76) [290]  (0.449 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln76', ../conv_core.cpp:76) on port 'gmem' (../conv_core.cpp:76) [295]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', ../conv_core.cpp:76) on port 'gmem' (../conv_core.cpp:76) [296]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', ../conv_core.cpp:76) on port 'gmem' (../conv_core.cpp:76) [296]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', ../conv_core.cpp:76) on port 'gmem' (../conv_core.cpp:76) [296]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', ../conv_core.cpp:76) on port 'gmem' (../conv_core.cpp:76) [296]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', ../conv_core.cpp:76) on port 'gmem' (../conv_core.cpp:76) [296]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
