######################################
# (C) Copyright 2024 Axelera AI B.V.
# All Rights Reserved
# *** Axelera AI Confidential ***
######################################
# Note: auto-generated with "hw/scripts/synth_constraints", do not manually edit
# Constraints for {{ data.package.name }}
# Constraint Mode: {{ constraint_mode.value }}
######################################
{% include "clocks.jinja2" %}
{% include "clock_groups.jinja2" %}
{% include "resets.jinja2" %}
{% include "case_analysis.jinja2" %}
{% include "false_path.jinja2" %}
{% include "multicycle_path.jinja2" %}
{% include "io_delay.jinja2" %}
{% include "max_delay.jinja2" %}
{% include "min_delay.jinja2" %}
{% include "data_check.jinja2" %}
{% include "stop_propagation.jinja2" %}
{% include "disable_timing.jinja2" %}
{% include "retiming.jinja2" %}

#############################################
# Estimated loads seen externally by ports. #
#############################################
set_load -pin_load 0.030 [all_outputs]
set_port_fanout_number 3 [all_outputs]

set_driving_cell -lib_cell BUF_D4_N_S6TR_C54L08 -input_transition_rise 0.03 -input_transition_fall 0.03  [all_inputs]
