// Seed: 1455845411
module module_0 (
    input uwire id_0
);
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  assign module_1.id_3 = 0;
  always id_2 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri id_6
);
  module_0 modCall_1 (id_3);
  wand id_8;
  assign id_8 = 'b0;
  assign id_8 = id_4;
  logic [7:0] id_9;
  always_latch #1 #1 if (id_0) id_5 = id_0;
  assign id_9 = id_9[1'h0];
  id_10(
      .id_0(1), .id_1(1), .id_2(id_9)
  );
  wire id_11;
endmodule
