<dec f='codebrowser/include/hw/pci/pcie.h' l='65' type='uint8_t'/>
<offset>0</offset>
<doc f='codebrowser/include/hw/pci/pcie.h' l='64'>/* Offset of express capability in config space */</doc>
<use f='codebrowser/hw/pci/pci.c' l='2604' u='r' c='pcie_has_upstream_port'/>
<use f='codebrowser/hw/pci/pcie.c' l='50' u='r' c='pcie_cap_v1_fill'/>
<use f='codebrowser/hw/pci/pcie.c' l='51' u='r' c='pcie_cap_v1_fill'/>
<use f='codebrowser/hw/pci/pcie.c' l='104' u='w' c='pcie_cap_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='139' u='w' c='pcie_cap_v1_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='197' u='r' c='pcie_cap_get_type'/>
<use f='codebrowser/hw/pci/pcie.c' l='208' u='r' c='pcie_cap_flags_set_vector'/>
<use f='codebrowser/hw/pci/pcie.c' l='217' u='r' c='pcie_cap_flags_get_vector'/>
<use f='codebrowser/hw/pci/pcie.c' l='223' u='r' c='pcie_cap_deverr_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='236' u='r' c='pcie_cap_deverr_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='244' u='r' c='pcie_cap_lnkctl_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='251' u='r' c='pcie_cap_lnkctl_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='258' u='r' c='hotplug_event_update_event_status'/>
<use f='codebrowser/hw/pci/pcie.c' l='310' u='r' c='pcie_cap_slot_event'/>
<use f='codebrowser/hw/pci/pcie.c' l='321' u='r' c='pcie_cap_slot_hotplug_common'/>
<use f='codebrowser/hw/pci/pcie.c' l='394' u='r' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='451' u='r' c='pcie_cap_slot_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='500' u='r' c='pcie_cap_slot_write_config'/>
<use f='codebrowser/hw/pci/pcie.c' l='573' u='r' c='pcie_cap_root_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='580' u='r' c='pcie_cap_root_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='586' u='r' c='pcie_cap_flr_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='594' u='r' c='pcie_cap_flr_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='601' u='r' c='pcie_cap_flr_write_config'/>
<use f='codebrowser/hw/pci/pcie.c' l='615' u='r' c='pcie_cap_arifwd_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='624' u='r' c='pcie_cap_arifwd_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='633' u='r' c='pcie_cap_is_arifwd_enabled'/>
<use f='codebrowser/hw/pci/pcie.c' l='637' u='r' c='pcie_cap_is_arifwd_enabled'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='221' u='r' c='pcie_aer_msg_alldev'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='442' u='r' c='pcie_aer_update_log'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='542' u='r' c='pcie_aer_inject_cor_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='587' u='r' c='pcie_aer_inject_uncor_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='658' u='r' c='pcie_aer_inject_error'/>
<use f='codebrowser/hw/vfio/pci.c' l='1767' u='w' c='vfio_setup_pcie_cap'/>
