{
  "comments": [
    {
      "key": {
        "uuid": "932cde6c_a07beffd",
        "filename": "plat/arm/board/arm_fpga/aarch64/fpga_helpers.S",
        "patchSetId": 20
      },
      "lineNbr": 73,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-08T00:33:07Z",
      "side": 1,
      "message": "Can\u0027t you use ubfx here, and then don\u0027t need the initialisation above?",
      "revId": "633731a7f75bc9464c325faa5c5b502212e6592d",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "53db430f_858f9b40",
        "filename": "plat/arm/board/arm_fpga/aarch64/fpga_helpers.S",
        "patchSetId": 20
      },
      "lineNbr": 73,
      "author": {
        "id": 1000298
      },
      "writtenOn": "2020-07-08T14:29:50Z",
      "side": 1,
      "message": "Ack",
      "parentUuid": "932cde6c_a07beffd",
      "revId": "633731a7f75bc9464c325faa5c5b502212e6592d",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "2317b12f_d404ccb5",
        "filename": "plat/arm/board/arm_fpga/aarch64/fpga_helpers.S",
        "patchSetId": 20
      },
      "lineNbr": 86,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-08T00:33:07Z",
      "side": 1,
      "message": "lsl, you mean? And I\u0027d say this sequence justifies a comment (for instance \"generate byte position and bitmask\"). But you may get rid of this altogether, see below.",
      "revId": "633731a7f75bc9464c325faa5c5b502212e6592d",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "235de4f5_d91ef716",
        "filename": "plat/arm/board/arm_fpga/aarch64/fpga_helpers.S",
        "patchSetId": 20
      },
      "lineNbr": 86,
      "author": {
        "id": 1000298
      },
      "writtenOn": "2020-07-08T14:29:50Z",
      "side": 1,
      "message": "Ack",
      "parentUuid": "2317b12f_d404ccb5",
      "revId": "633731a7f75bc9464c325faa5c5b502212e6592d",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "24f53186_1387497d",
        "filename": "plat/arm/board/arm_fpga/aarch64/fpga_helpers.S",
        "patchSetId": 20
      },
      "lineNbr": 93,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-08T00:33:07Z",
      "side": 1,
      "message": "Do we really need to be so miserly and use an actual bitmap? If we use one byte per possible MPIDR, this read-modify-write sequence becomes a single strb. Which probably means we don\u0027t need the lock anymore, because each core only writes to its private location. And I bet this simplifies handling on the C side also.",
      "revId": "633731a7f75bc9464c325faa5c5b502212e6592d",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "a8ab2f70_bd227820",
        "filename": "plat/arm/board/arm_fpga/aarch64/fpga_helpers.S",
        "patchSetId": 20
      },
      "lineNbr": 93,
      "author": {
        "id": 1000298
      },
      "writtenOn": "2020-07-08T14:29:50Z",
      "side": 1,
      "message": "Yes, I think I could have a sparse list with discovered MPIDs which will save code here. With regards to the C code, I guess it still need to do pretty much the same, but without regenerate the MPIDs from the bitmap. I will give it a try.",
      "parentUuid": "24f53186_1387497d",
      "revId": "633731a7f75bc9464c325faa5c5b502212e6592d",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "4dbb11bc_cbfc52c0",
        "filename": "plat/arm/board/arm_fpga/aarch64/fpga_helpers.S",
        "patchSetId": 20
      },
      "lineNbr": 96,
      "author": {
        "id": 1000408
      },
      "writtenOn": "2020-07-08T14:38:22Z",
      "side": 1,
      "message": "I think we can skip all this: *Architecturally* there seems to be indeed no guarantee that the MT bit is uniform in a system, but all the v8.2 Arm Ltd. cores have this bit set, regardless of actually being MT or not (see the comment in the MPIDR_EL1 description in any recent TRM). So for the scope of this port we can safely assume that MT is either clear or set on *all* cores in the system. We should just document this.",
      "revId": "633731a7f75bc9464c325faa5c5b502212e6592d",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "192ae6d6_d44627af",
        "filename": "plat/arm/board/arm_fpga/aarch64/fpga_helpers.S",
        "patchSetId": 20
      },
      "lineNbr": 201,
      "author": {
        "id": 1000408
      },
      "writtenOn": "2020-07-08T14:38:22Z",
      "side": 1,
      "message": "That\u0027s a bit puzzling, why is core 0 special? And should you return FPGA_PRIMARY_CPU instead, if you make to effort to support that the MPIDR might NOT be 0?",
      "revId": "633731a7f75bc9464c325faa5c5b502212e6592d",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "e4b22a05_46f41847",
        "filename": "plat/arm/board/arm_fpga/fpga_bl31_setup.c",
        "patchSetId": 20
      },
      "lineNbr": 70,
      "author": {
        "id": 1000408
      },
      "writtenOn": "2020-07-08T14:38:22Z",
      "side": 1,
      "message": "Is that introducing a race condition: if a secondary takes a bit longer with \"waking up\", it reads the spinlock as 0 again, and doesn\u0027t do its job?",
      "revId": "633731a7f75bc9464c325faa5c5b502212e6592d",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    }
  ]
}