INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:14:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 buffer2/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer4/dataReg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 1.050ns (19.004%)  route 4.475ns (80.996%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1096, unset)         0.508     0.508    buffer2/clk
    SLICE_X8Y131         FDRE                                         r  buffer2/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer2/outs_reg[0]/Q
                         net (fo=4, routed)           0.545     1.307    buffer4/control/Memory_reg[0][31][0]
    SLICE_X4Y132         LUT3 (Prop_lut3_I0_O)        0.043     1.350 f  buffer4/control/Memory[0][0]_i_1/O
                         net (fo=3, routed)           0.494     1.843    cmpi0/D[0]
    SLICE_X4Y132         LUT6 (Prop_lut6_I2_O)        0.043     1.886 r  cmpi0/i__i_74/O
                         net (fo=1, routed)           0.355     2.241    cmpi0/i__i_74_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     2.503 r  cmpi0/i__i_54/CO[3]
                         net (fo=1, routed)           0.000     2.503    cmpi0/i__i_54_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.552 r  cmpi0/i__i_37/CO[3]
                         net (fo=1, routed)           0.000     2.552    cmpi0/i__i_37_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.601 r  cmpi0/i__i_23/CO[3]
                         net (fo=1, routed)           0.000     2.601    cmpi0/i__i_23_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.650 f  cmpi0/i__i_12/CO[3]
                         net (fo=21, routed)          0.509     3.160    buffer10/fifo/result[0]
    SLICE_X8Y131         LUT3 (Prop_lut3_I0_O)        0.043     3.203 f  buffer10/fifo/i__i_8/O
                         net (fo=9, routed)           0.388     3.591    control_merge2/tehb/control/Memory_reg[0][0]_2
    SLICE_X13Y128        LUT6 (Prop_lut6_I4_O)        0.043     3.634 r  control_merge2/tehb/control/i___5_i_4/O
                         net (fo=21, routed)          0.439     4.073    control_merge2/tehb/control/dataReg_reg[0]
    SLICE_X6Y126         LUT5 (Prop_lut5_I3_O)        0.043     4.116 f  control_merge2/tehb/control/Empty_i_2__1/O
                         net (fo=4, routed)           0.299     4.415    control_merge2/tehb/control/fullReg_reg_9
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.043     4.458 f  control_merge2/tehb/control/join_inputs/i__i_15/O
                         net (fo=1, routed)           0.236     4.695    control_merge2/tehb/control/fork5_outs_1_ready
    SLICE_X5Y127         LUT6 (Prop_lut6_I2_O)        0.043     4.738 r  control_merge2/tehb/control/i__i_4/O
                         net (fo=3, routed)           0.390     5.128    fork4/control/generateBlocks[1].regblock/transmitValue_reg_5
    SLICE_X6Y129         LUT6 (Prop_lut6_I4_O)        0.043     5.171 f  fork4/control/generateBlocks[1].regblock/join_inputs//i_/O
                         net (fo=7, routed)           0.250     5.421    buffer5/fifo/buffer5_outs_ready
    SLICE_X5Y130         LUT6 (Prop_lut6_I2_O)        0.043     5.464 r  buffer5/fifo/dataReg[31]_i_1__6/O
                         net (fo=32, routed)          0.569     6.033    buffer4/E[0]
    SLICE_X6Y139         FDRE                                         r  buffer4/dataReg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1096, unset)         0.483     6.683    buffer4/clk
    SLICE_X6Y139         FDRE                                         r  buffer4/dataReg_reg[28]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X6Y139         FDRE (Setup_fdre_C_CE)      -0.169     6.478    buffer4/dataReg_reg[28]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  0.445    




