Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 16 11:02:07 2020
| Host         : DESKTOP-ULPSL6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file implem_RISC_timing_summary_routed.rpt -pb implem_RISC_timing_summary_routed.pb -rpx implem_RISC_timing_summary_routed.rpx -warn_on_violation
| Design       : implem_RISC
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (580)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (836)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (580)
--------------------------
 There are 290 register/latch pins with no clock driven by root clock pin: filtru_buton_i/Q2_reg/Q (HIGH)

 There are 290 register/latch pins with no clock driven by root clock pin: filtru_buton_i/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (836)
--------------------------------------------------
 There are 836 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.192        0.000                      0                  106        0.173        0.000                      0                  106        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.192        0.000                      0                  106        0.173        0.000                      0                  106        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 1.818ns (26.730%)  route 4.983ns (73.270%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.234     4.165    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.341     4.506 f  afis_uart_i/uart_send64_i/CntSend_reg[5]/Q
                         net (fo=18, routed)          0.788     5.293    afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_9_0[5]
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.101     5.394 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28/O
                         net (fo=1, routed)           0.455     5.849    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.239     6.088 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=61, routed)          0.573     6.661    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[4]_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.113     6.774 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_8/O
                         net (fo=19, routed)          0.882     7.655    proc_RISC_i/RID/TSR[3]_i_17_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.243     7.898 f  proc_RISC_i/RID/TSR[5]_i_49/O
                         net (fo=2, routed)           0.609     8.508    proc_RISC_i/RID/TSR[5]_i_49_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I2_O)        0.243     8.751 f  proc_RISC_i/RID/TSR[5]_i_27/O
                         net (fo=2, routed)           0.418     9.169    proc_RISC_i/RID/TSR[5]_i_27_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.247     9.416 r  proc_RISC_i/RID/TSR[7]_i_38/O
                         net (fo=1, routed)           0.506     9.922    afis_uart_i/uart_send64_i/uart_tx_i/TSR[6]_i_3_1
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.097    10.019 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_15/O
                         net (fo=2, routed)           0.417    10.436    proc_RISC_i/PCIF/TSR_reg[6]_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.097    10.533 f  proc_RISC_i/PCIF/TSR[6]_i_3/O
                         net (fo=1, routed)           0.336    10.869    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.097    10.966 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[6]_i_1/O
                         net (fo=1, routed)           0.000    10.966    afis_uart_i/uart_send64_i/uart_tx_i/TSR[6]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.132    13.910    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]/C
                         clock pessimism              0.214    14.124    
                         clock uncertainty           -0.035    14.088    
    SLICE_X42Y74         FDRE (Setup_fdre_C_D)        0.070    14.158    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[6]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.818ns (27.541%)  route 4.783ns (72.459%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.234     4.165    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.341     4.506 r  afis_uart_i/uart_send64_i/CntSend_reg[5]/Q
                         net (fo=18, routed)          0.788     5.293    afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_9_0[5]
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.101     5.394 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28/O
                         net (fo=1, routed)           0.455     5.849    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.239     6.088 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=61, routed)          0.573     6.661    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[4]_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.113     6.774 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_8/O
                         net (fo=19, routed)          0.882     7.655    proc_RISC_i/RID/TSR[3]_i_17_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.243     7.898 r  proc_RISC_i/RID/TSR[5]_i_49/O
                         net (fo=2, routed)           0.609     8.508    proc_RISC_i/RID/TSR[5]_i_49_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I2_O)        0.243     8.751 r  proc_RISC_i/RID/TSR[5]_i_27/O
                         net (fo=2, routed)           0.418     9.169    proc_RISC_i/RID/TSR[5]_i_27_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.247     9.416 f  proc_RISC_i/RID/TSR[7]_i_38/O
                         net (fo=1, routed)           0.506     9.922    afis_uart_i/uart_send64_i/uart_tx_i/TSR[6]_i_3_1
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.097    10.019 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_15/O
                         net (fo=2, routed)           0.318    10.337    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[0]_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.097    10.434 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_5/O
                         net (fo=1, routed)           0.235    10.669    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.097    10.766 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_1/O
                         net (fo=1, routed)           0.000    10.766    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.132    13.910    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X42Y75         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[7]/C
                         clock pessimism              0.232    14.142    
                         clock uncertainty           -0.035    14.106    
    SLICE_X42Y75         FDRE (Setup_fdre_C_D)        0.070    14.176    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[7]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.731ns (27.951%)  route 4.462ns (72.049%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.912 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.234     4.165    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.341     4.506 r  afis_uart_i/uart_send64_i/CntSend_reg[5]/Q
                         net (fo=18, routed)          0.788     5.293    afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_9_0[5]
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.101     5.394 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28/O
                         net (fo=1, routed)           0.455     5.849    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.239     6.088 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=61, routed)          0.573     6.661    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[4]_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.113     6.774 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_8/O
                         net (fo=19, routed)          0.466     7.239    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[4]_2
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.255     7.494 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_8/O
                         net (fo=15, routed)          0.615     8.109    proc_RISC_i/PCIF/TSR_reg[1]_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.254     8.363 r  proc_RISC_i/PCIF/TSR[7]_i_18/O
                         net (fo=4, routed)           0.642     9.005    proc_RISC_i/MI/TSR_reg[5]_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.234     9.239 r  proc_RISC_i/MI/TSR[4]_i_11/O
                         net (fo=1, routed)           0.377     9.616    proc_RISC_i/MI/TSR[4]_i_11_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I3_O)        0.097     9.713 r  proc_RISC_i/MI/TSR[4]_i_3/O
                         net (fo=1, routed)           0.548    10.261    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.097    10.358 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[4]_i_1/O
                         net (fo=1, routed)           0.000    10.358    afis_uart_i/uart_send64_i/uart_tx_i/TSR[4]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.134    13.912    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]/C
                         clock pessimism              0.214    14.126    
                         clock uncertainty           -0.035    14.090    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)        0.032    14.122    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]
  -------------------------------------------------------------------
                         required time                         14.122    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.579ns (26.018%)  route 4.490ns (73.982%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.234     4.165    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.341     4.506 r  afis_uart_i/uart_send64_i/CntSend_reg[5]/Q
                         net (fo=18, routed)          0.788     5.293    afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_9_0[5]
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.101     5.394 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28/O
                         net (fo=1, routed)           0.455     5.849    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.239     6.088 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=61, routed)          0.573     6.661    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[4]_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.113     6.774 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_8/O
                         net (fo=19, routed)          0.466     7.239    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[4]_2
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.255     7.494 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_8/O
                         net (fo=15, routed)          0.894     8.389    proc_RISC_i/MI/TSR_reg[4]
    SLICE_X45Y71         LUT6 (Prop_lut6_I0_O)        0.239     8.628 r  proc_RISC_i/MI/TSR[2]_i_31/O
                         net (fo=1, routed)           0.471     9.099    proc_RISC_i/MI/TSR[2]_i_31_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.097     9.196 r  proc_RISC_i/MI/TSR[2]_i_15/O
                         net (fo=1, routed)           0.320     9.516    proc_RISC_i/MI/TSR[2]_i_15_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.097     9.613 r  proc_RISC_i/MI/TSR[2]_i_5/O
                         net (fo=1, routed)           0.524    10.136    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]_1
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.097    10.233 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[2]_i_1/O
                         net (fo=1, routed)           0.000    10.233    afis_uart_i/uart_send64_i/uart_tx_i/TSR[2]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.132    13.910    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]/C
                         clock pessimism              0.232    14.142    
                         clock uncertainty           -0.035    14.106    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.032    14.138    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.721ns (28.924%)  route 4.229ns (71.076%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.234     4.165    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.341     4.506 f  afis_uart_i/uart_send64_i/CntSend_reg[5]/Q
                         net (fo=18, routed)          0.788     5.293    afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_9_0[5]
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.101     5.394 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28/O
                         net (fo=1, routed)           0.455     5.849    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.239     6.088 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=61, routed)          0.573     6.661    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[4]_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.113     6.774 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_8/O
                         net (fo=19, routed)          0.882     7.655    proc_RISC_i/RID/TSR[3]_i_17_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.243     7.898 f  proc_RISC_i/RID/TSR[5]_i_49/O
                         net (fo=2, routed)           0.609     8.508    proc_RISC_i/RID/TSR[5]_i_49_n_0
    SLICE_X37Y72         LUT4 (Prop_lut4_I2_O)        0.243     8.751 f  proc_RISC_i/RID/TSR[5]_i_27/O
                         net (fo=2, routed)           0.215     8.966    proc_RISC_i/RID/TSR[5]_i_27_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.247     9.213 f  proc_RISC_i/RID/TSR[5]_i_10/O
                         net (fo=1, routed)           0.385     9.598    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]_3
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.097     9.695 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_3/O
                         net (fo=1, routed)           0.323    10.018    afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.097    10.115 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_1/O
                         net (fo=1, routed)           0.000    10.115    afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.132    13.910    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]/C
                         clock pessimism              0.214    14.124    
                         clock uncertainty           -0.035    14.088    
    SLICE_X42Y74         FDRE (Setup_fdre_C_D)        0.070    14.158    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[5]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.579ns (27.148%)  route 4.237ns (72.852%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.234     4.165    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.341     4.506 r  afis_uart_i/uart_send64_i/CntSend_reg[5]/Q
                         net (fo=18, routed)          0.788     5.293    afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_9_0[5]
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.101     5.394 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28/O
                         net (fo=1, routed)           0.455     5.849    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_28_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.239     6.088 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_10/O
                         net (fo=61, routed)          0.573     6.661    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[4]_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.113     6.774 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_8/O
                         net (fo=19, routed)          0.466     7.239    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[4]_2
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.255     7.494 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[5]_i_8/O
                         net (fo=15, routed)          0.615     8.109    proc_RISC_i/PCIF/TSR_reg[1]_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.239     8.348 r  proc_RISC_i/PCIF/TSR[3]_i_33/O
                         net (fo=1, routed)           0.616     8.964    proc_RISC_i/MI/TSR[3]_i_4_1
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.097     9.061 r  proc_RISC_i/MI/TSR[3]_i_12/O
                         net (fo=1, routed)           0.318     9.380    proc_RISC_i/MI/TSR[3]_i_12_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.097     9.477 r  proc_RISC_i/MI/TSR[3]_i_4/O
                         net (fo=1, routed)           0.407     9.884    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.097     9.981 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_1/O
                         net (fo=1, routed)           0.000     9.981    afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.132    13.910    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]/C
                         clock pessimism              0.214    14.124    
                         clock uncertainty           -0.035    14.088    
    SLICE_X42Y74         FDRE (Setup_fdre_C_D)        0.072    14.160    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[3]
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.575ns (27.085%)  route 4.240ns (72.915%))
  Logic Levels:           8  (LUT2=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.234     4.165    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.341     4.506 f  afis_uart_i/uart_send64_i/CntSend_reg[4]/Q
                         net (fo=20, routed)          0.706     5.211    afis_uart_i/uart_send64_i/uart_tx_i/TSR[3]_i_9_0[4]
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.101     5.312 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_71/O
                         net (fo=1, routed)           0.304     5.616    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_71_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.239     5.855 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_44/O
                         net (fo=1, routed)           0.278     6.133    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_44_n_0
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.097     6.230 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_20/O
                         net (fo=20, routed)          0.828     7.058    afis_uart_i/uart_send64_i/uart_tx_i/CntSend_reg[3]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.111     7.169 f  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_30/O
                         net (fo=2, routed)           0.479     7.648    afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_30_n_0
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.239     7.887 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[7]_i_12/O
                         net (fo=16, routed)          0.733     8.620    proc_RISC_i/MI/TSR[5]_i_6
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.111     8.731 r  proc_RISC_i/MI/TSR[1]_i_17/O
                         net (fo=1, routed)           0.414     9.145    proc_RISC_i/MI/TSR[1]_i_17_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.239     9.384 f  proc_RISC_i/MI/TSR[1]_i_5/O
                         net (fo=1, routed)           0.499     9.883    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]_1
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.097     9.980 r  afis_uart_i/uart_send64_i/uart_tx_i/TSR[1]_i_1/O
                         net (fo=1, routed)           0.000     9.980    afis_uart_i/uart_send64_i/uart_tx_i/TSR[1]_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.132    13.910    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X42Y75         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]/C
                         clock pessimism              0.232    14.142    
                         clock uncertainty           -0.035    14.106    
    SLICE_X42Y75         FDRE (Setup_fdre_C_D)        0.070    14.176    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[1]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 filtru_buton_i/Cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtru_buton_i/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.684ns (23.557%)  route 2.220ns (76.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.237     4.169    filtru_buton_i/Clk_IBUF_BUFG
    SLICE_X46Y80         FDRE                                         r  filtru_buton_i/Cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.393     4.562 r  filtru_buton_i/Cnt_reg[11]/Q
                         net (fo=2, routed)           0.595     5.156    filtru_buton_i/Cnt_reg[11]
    SLICE_X47Y81         LUT4 (Prop_lut4_I2_O)        0.097     5.253 f  filtru_buton_i/Q1_i_4/O
                         net (fo=1, routed)           0.584     5.838    filtru_buton_i/Q1_i_4_n_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I4_O)        0.097     5.935 f  filtru_buton_i/Q1_i_3/O
                         net (fo=1, routed)           0.584     6.519    filtru_buton_i/Q1_i_3_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I5_O)        0.097     6.616 r  filtru_buton_i/Q1_i_1/O
                         net (fo=1, routed)           0.456     7.072    filtru_buton_i/eqOp
    SLICE_X47Y79         FDRE                                         r  filtru_buton_i/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.135    13.913    filtru_buton_i/Clk_IBUF_BUFG
    SLICE_X47Y79         FDRE                                         r  filtru_buton_i/Q1_reg/C
                         clock pessimism              0.232    14.145    
                         clock uncertainty           -0.035    14.109    
    SLICE_X47Y79         FDRE (Setup_fdre_C_CE)      -0.150    13.959    filtru_buton_i/Q1_reg
  -------------------------------------------------------------------
                         required time                         13.959    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.722ns (26.325%)  route 2.021ns (73.675%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 13.907 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.234     4.165    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X48Y77         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.313     4.478 f  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[3]/Q
                         net (fo=5, routed)           0.737     5.214    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[3]
    SLICE_X49Y77         LUT6 (Prop_lut6_I1_O)        0.215     5.429 f  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_4/O
                         net (fo=2, routed)           0.220     5.649    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_4_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.097     5.746 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_3/O
                         net (fo=5, routed)           0.612     6.358    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_3_n_0
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.097     6.455 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_1/O
                         net (fo=5, routed)           0.453     6.907    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_1_n_0
    SLICE_X50Y76         FDSE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.129    13.907    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X50Y76         FDSE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/C
                         clock pessimism              0.214    14.121    
                         clock uncertainty           -0.035    14.085    
    SLICE_X50Y76         FDSE (Setup_fdse_C_CE)      -0.119    13.966    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.722ns (26.325%)  route 2.021ns (73.675%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 13.907 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.234     4.165    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X48Y77         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.313     4.478 f  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[3]/Q
                         net (fo=5, routed)           0.737     5.214    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[3]
    SLICE_X49Y77         LUT6 (Prop_lut6_I1_O)        0.215     5.429 f  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_4/O
                         net (fo=2, routed)           0.220     5.649    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_4_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.097     5.746 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_3/O
                         net (fo=5, routed)           0.612     6.358    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_3_n_0
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.097     6.455 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_1/O
                         net (fo=5, routed)           0.453     6.907    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[4]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.129    13.907    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/C
                         clock pessimism              0.214    14.121    
                         clock uncertainty           -0.035    14.085    
    SLICE_X50Y76         FDRE (Setup_fdre_C_CE)      -0.119    13.966    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  7.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 filtru_buton_i/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtru_buton_i/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.362%)  route 0.114ns (44.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.557     1.476    filtru_buton_i/Clk_IBUF_BUFG
    SLICE_X47Y79         FDRE                                         r  filtru_buton_i/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  filtru_buton_i/Q1_reg/Q
                         net (fo=1, routed)           0.114     1.731    filtru_buton_i/Q1
    SLICE_X47Y77         FDRE                                         r  filtru_buton_i/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.824     1.989    filtru_buton_i/Clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  filtru_buton_i/Q2_reg/C
                         clock pessimism             -0.500     1.488    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.070     1.558    filtru_buton_i/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.164ns (71.284%)  route 0.066ns (28.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.553     1.472    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/Q
                         net (fo=7, routed)           0.066     1.702    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg_n_0_[2]
    SLICE_X50Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.820     1.985    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[3]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.053     1.525    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.164ns (67.972%)  route 0.077ns (32.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.553     1.472    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X50Y76         FDSE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDSE (Prop_fdse_C_Q)         0.164     1.636 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/Q
                         net (fo=7, routed)           0.077     1.714    afis_uart_i/uart_send64_i/uart_tx_i/TxRdy
    SLICE_X50Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.820     1.985    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.060     1.532    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntBit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.371%)  route 0.138ns (42.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.553     1.472    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntBit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  afis_uart_i/uart_send64_i/uart_tx_i/CntBit_reg[0]/Q
                         net (fo=6, routed)           0.138     1.752    afis_uart_i/uart_send64_i/uart_tx_i/CntBit_reg_n_0_[0]
    SLICE_X50Y76         LUT5 (Prop_lut5_I1_O)        0.045     1.797 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[0]_i_1_n_0
    SLICE_X50Y76         FDSE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.820     1.985    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X50Y76         FDSE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X50Y76         FDSE (Hold_fdse_C_D)         0.120     1.605    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.246ns (76.414%)  route 0.076ns (23.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.553     1.472    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.148     1.620 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[1]/Q
                         net (fo=21, routed)          0.076     1.696    afis_uart_i/uart_send64_i/uart_tx_i/LdData
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.098     1.794 r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St[2]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.820     1.985    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.121     1.593    afis_uart_i/uart_send64_i/uart_tx_i/FSM_onehot_St_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/CntSend_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.554%)  route 0.126ns (40.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.556     1.475    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  afis_uart_i/uart_send64_i/CntSend_reg[1]/Q
                         net (fo=21, routed)          0.126     1.743    afis_uart_i/uart_send64_i/CntSend_reg_n_0_[1]
    SLICE_X45Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  afis_uart_i/uart_send64_i/CntSend[4]_i_1/O
                         net (fo=1, routed)           0.000     1.788    afis_uart_i/uart_send64_i/CntSend[4]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.823     1.988    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[4]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.092     1.580    afis_uart_i/uart_send64_i/CntSend_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/CntSend_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.887%)  route 0.143ns (43.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.556     1.475    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  afis_uart_i/uart_send64_i/CntSend_reg[0]/Q
                         net (fo=24, routed)          0.143     1.760    afis_uart_i/uart_send64_i/CntSend_reg_n_0_[0]
    SLICE_X44Y76         LUT5 (Prop_lut5_I2_O)        0.048     1.808 r  afis_uart_i/uart_send64_i/CntSend[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    afis_uart_i/uart_send64_i/CntSend[3]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.823     1.988    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.107     1.595    afis_uart_i/uart_send64_i/CntSend_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.699%)  route 0.191ns (50.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.556     1.475    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X48Y77         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[0]/Q
                         net (fo=8, routed)           0.191     1.808    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.048     1.856 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.856    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[4]_i_1_n_0
    SLICE_X50Y77         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.822     1.987    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[4]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.133     1.640    afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.055%)  route 0.124ns (39.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.556     1.475    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[8]/Q
                         net (fo=3, routed)           0.124     1.740    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[8]
    SLICE_X49Y77         LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate[8]_i_1/O
                         net (fo=1, routed)           0.000     1.785    afis_uart_i/uart_send64_i/uart_tx_i/CntRate[8]_i_1_n_0
    SLICE_X49Y77         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.824     1.989    afis_uart_i/uart_send64_i/uart_tx_i/Clk_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[8]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.092     1.567    afis_uart_i/uart_send64_i/uart_tx_i/CntRate_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 afis_uart_i/uart_send64_i/CntSend_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afis_uart_i/uart_send64_i/CntSend_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.494%)  route 0.143ns (43.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.556     1.475    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  afis_uart_i/uart_send64_i/CntSend_reg[0]/Q
                         net (fo=24, routed)          0.143     1.760    afis_uart_i/uart_send64_i/CntSend_reg_n_0_[0]
    SLICE_X44Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.805 r  afis_uart_i/uart_send64_i/CntSend[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    afis_uart_i/uart_send64_i/CntSend[2]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.823     1.988    afis_uart_i/uart_send64_i/Clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  afis_uart_i/uart_send64_i/CntSend_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.091     1.579    afis_uart_i/uart_send64_i/CntSend_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y76    afis_uart_i/uart_send64_i/CntSend_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y76    afis_uart_i/uart_send64_i/CntSend_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y76    afis_uart_i/uart_send64_i/CntSend_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y80    filtru_buton_i/Cnt_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y79    filtru_buton_i/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y76    afis_uart_i/uart_send64_i/CntSend_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y76    afis_uart_i/uart_send64_i/CntSend_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y76    afis_uart_i/uart_send64_i/CntSend_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y80    filtru_buton_i/Cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y79    filtru_buton_i/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y77    filtru_buton_i/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y76    afis_uart_i/uart_send64_i/CntSend_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y76    afis_uart_i/uart_send64_i/CntSend_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y76    afis_uart_i/uart_send64_i/CntSend_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    afis_uart_i/uart_send64_i/CntSend_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75    afis_uart_i/uart_send64_i/uart_tx_i/TSR_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    filtru_buton_i/Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    filtru_buton_i/Cnt_reg[1]/C



