INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
