

================================================================
== Vivado HLS Report for 'forward_ReLu'
================================================================
* Date:           Mon Jan  7 16:14:02 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.449|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   29|   29|   29|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   28|   28|        14|          -|          -|     2|    no    |
        | + Loop 1.1      |   12|   12|         6|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
3 --> 
	4  / (!exitcond8)
	2  / (exitcond8)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %activation_layer_2_2_2_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 6 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %activation_layer_2_2_2_output_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 7 'specmemcore' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.loopexit" [CNN/activation.hpp:13]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_x_assign = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_x_assign_cast = zext i2 %p_x_assign to i3" [CNN/activation.hpp:13]   --->   Operation 10 'zext' 'p_x_assign_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.95ns)   --->   "%exitcond7 = icmp eq i2 %p_x_assign, -2" [CNN/activation.hpp:13]   --->   Operation 11 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 12 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.56ns)   --->   "%i = add i2 %p_x_assign, 1" [CNN/activation.hpp:13]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %2, label %.preheader22.preheader" [CNN/activation.hpp:13]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader22" [CNN/activation.hpp:15]   --->   Operation 15 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [CNN/activation.hpp:27]   --->   Operation 16 'ret' <Predicate = (exitcond7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%p_y_assign = phi i2 [ %j, %.preheader22.loopexit ], [ 0, %.preheader22.preheader ]"   --->   Operation 17 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.95ns)   --->   "%exitcond8 = icmp eq i2 %p_y_assign, -2" [CNN/activation.hpp:15]   --->   Operation 18 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 19 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.56ns)   --->   "%j = add i2 %p_y_assign, 1" [CNN/activation.hpp:15]   --->   Operation 20 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.loopexit.loopexit, label %.preheader.preheader" [CNN/activation.hpp:15]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %p_y_assign to i1" [CNN/activation.hpp:15]   --->   Operation 22 'trunc' 'tmp' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader" [CNN/activation.hpp:17]   --->   Operation 23 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 24 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.97>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_z_assign = phi i2 [ %ch, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 25 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %p_z_assign, -2" [CNN/activation.hpp:17]   --->   Operation 26 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 27 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.56ns)   --->   "%ch = add i2 %p_z_assign, 1" [CNN/activation.hpp:17]   --->   Operation 28 'add' 'ch' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader22.loopexit, label %1" [CNN/activation.hpp:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i2 %p_z_assign to i1" [CNN/activation.hpp:17]   --->   Operation 30 'trunc' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %tmp_11, i1 %tmp, i1 false)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/activation.hpp:19]   --->   Operation 31 'bitconcatenate' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.65ns)   --->   "%tmp_s = add i3 %p_x_assign_cast, %tmp1" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/activation.hpp:19]   --->   Operation 32 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %tmp_s to i64" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/activation.hpp:19]   --->   Operation 33 'zext' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%activation_layer_inp = getelementptr [8 x i16]* %activation_layer_2_2_2_input_data_V, i64 0, i64 %tmp_2" [CNN/activation.hpp:19]   --->   Operation 34 'getelementptr' 'activation_layer_inp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (2.32ns)   --->   "%activation_layer_inp_1 = load i16* %activation_layer_inp, align 2" [CNN/activation.hpp:19]   --->   Operation 35 'load' 'activation_layer_inp_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader22"   --->   Operation 36 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.44>
ST_5 : Operation 37 [1/2] (2.32ns)   --->   "%activation_layer_inp_1 = load i16* %activation_layer_inp, align 2" [CNN/activation.hpp:19]   --->   Operation 37 'load' 'activation_layer_inp_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %activation_layer_inp_1, i32 15)" [CNN/activation.hpp:19]   --->   Operation 38 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%activation_layer_out = getelementptr [8 x i16]* %activation_layer_2_2_2_output_data_V, i64 0, i64 %tmp_2" [CNN/activation.hpp:20]   --->   Operation 39 'getelementptr' 'activation_layer_out' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.80ns)   --->   "%p_activation_layer_in = select i1 %tmp_12, i16 0, i16 %activation_layer_inp_1" [CNN/activation.hpp:19]   --->   Operation 40 'select' 'p_activation_layer_in' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (2.32ns)   --->   "store i16 %p_activation_layer_in, i16* %activation_layer_out, align 2" [CNN/activation.hpp:20]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader" [CNN/activation.hpp:17]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', CNN/activation.hpp:13) [7]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', CNN/activation.hpp:15) [16]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ch') with incoming values : ('ch', CNN/activation.hpp:17) [25]  (1.77 ns)

 <State 4>: 3.97ns
The critical path consists of the following:
	'phi' operation ('ch') with incoming values : ('ch', CNN/activation.hpp:17) [25]  (0 ns)
	'add' operation ('tmp_s', CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/activation.hpp:19) [33]  (1.65 ns)
	'getelementptr' operation ('activation_layer_inp', CNN/activation.hpp:19) [35]  (0 ns)
	'load' operation ('activation_layer_inp_1', CNN/activation.hpp:19) on array 'activation_layer_2_2_2_input_data_V' [36]  (2.32 ns)

 <State 5>: 5.45ns
The critical path consists of the following:
	'load' operation ('activation_layer_inp_1', CNN/activation.hpp:19) on array 'activation_layer_2_2_2_input_data_V' [36]  (2.32 ns)
	'select' operation ('p_activation_layer_in', CNN/activation.hpp:19) [39]  (0.805 ns)
	'store' operation (CNN/activation.hpp:20) of variable 'p_activation_layer_in', CNN/activation.hpp:19 on array 'activation_layer_2_2_2_output_data_V' [40]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
