<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › soc › tegra › tegra30_i2s.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tegra30_i2s.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * tegra30_i2s.c - Tegra30 I2S driver</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Stephen Warren &lt;swarren@nvidia.com&gt;</span>
<span class="cm"> * Copyright (c) 2010-2012, NVIDIA CORPORATION.  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Based on code copyright/by:</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009-2010, NVIDIA Corporation.</span>
<span class="cm"> * Scott Peterson &lt;speterson@nvidia.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Google, Inc.</span>
<span class="cm"> * Iliyan Malchev &lt;malchev@google.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/pm_runtime.h&gt;</span>
<span class="cp">#include &lt;linux/regmap.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;sound/core.h&gt;</span>
<span class="cp">#include &lt;sound/pcm.h&gt;</span>
<span class="cp">#include &lt;sound/pcm_params.h&gt;</span>
<span class="cp">#include &lt;sound/soc.h&gt;</span>

<span class="cp">#include &quot;tegra30_ahub.h&quot;</span>
<span class="cp">#include &quot;tegra30_i2s.h&quot;</span>

<span class="cp">#define DRV_NAME &quot;tegra30-i2s&quot;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tegra30_i2s_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regmap_write</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">tegra30_i2s_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">regmap_read</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra30_i2s_runtime_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">regcache_cache_only</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">clk_i2s</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra30_i2s_runtime_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">clk_i2s</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;clk_enable failed: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regcache_cache_only</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">tegra30_i2s_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span> <span class="o">=</span> <span class="n">snd_soc_dai_get_drvdata</span><span class="p">(</span><span class="n">dai</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">substream</span><span class="o">-&gt;</span><span class="n">stream</span> <span class="o">==</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">tegra30_ahub_allocate_tx_fifo</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_fifo_cif</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_dma_data</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_dma_data</span><span class="p">.</span><span class="n">req_sel</span><span class="p">);</span>
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_dma_data</span><span class="p">.</span><span class="n">wrap</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_dma_data</span><span class="p">.</span><span class="n">width</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">tegra30_ahub_set_rx_cif_source</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_i2s_cif</span><span class="p">,</span>
					       <span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_fifo_cif</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">tegra30_ahub_allocate_rx_fifo</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_fifo_cif</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_dma_data</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_dma_data</span><span class="p">.</span><span class="n">req_sel</span><span class="p">);</span>
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_dma_data</span><span class="p">.</span><span class="n">wrap</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_dma_data</span><span class="p">.</span><span class="n">width</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">tegra30_ahub_set_rx_cif_source</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_fifo_cif</span><span class="p">,</span>
					       <span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_i2s_cif</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">tegra30_i2s_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span> <span class="o">=</span> <span class="n">snd_soc_dai_get_drvdata</span><span class="p">(</span><span class="n">dai</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">substream</span><span class="o">-&gt;</span><span class="n">stream</span> <span class="o">==</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tegra30_ahub_unset_rx_cif_source</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_i2s_cif</span><span class="p">);</span>
		<span class="n">tegra30_ahub_free_tx_fifo</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_fifo_cif</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tegra30_ahub_unset_rx_cif_source</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_fifo_cif</span><span class="p">);</span>
		<span class="n">tegra30_ahub_free_rx_fifo</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_fifo_cif</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra30_i2s_set_fmt</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fmt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span> <span class="o">=</span> <span class="n">snd_soc_dai_get_drvdata</span><span class="p">(</span><span class="n">dai</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_INV_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_NB_NF</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TEGRA30_I2S_CTRL_MASTER_ENABLE</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_MASTER_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBS_CFS</span>:
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_MASTER_ENABLE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBM_CFM</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">TEGRA30_I2S_CTRL_FRAME_FORMAT_MASK</span> <span class="o">|</span>
			   <span class="n">TEGRA30_I2S_CTRL_LRCK_MASK</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_FORMAT_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_DSP_A</span>:
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_FRAME_FORMAT_FSYNC</span><span class="p">;</span>
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_LRCK_L_LOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_DSP_B</span>:
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_FRAME_FORMAT_FSYNC</span><span class="p">;</span>
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_LRCK_R_LOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_I2S</span>:
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_FRAME_FORMAT_LRCK</span><span class="p">;</span>
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_LRCK_L_LOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_RIGHT_J</span>:
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_FRAME_FORMAT_LRCK</span><span class="p">;</span>
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_LRCK_L_LOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_LEFT_J</span>:
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_FRAME_FORMAT_LRCK</span><span class="p">;</span>
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_LRCK_L_LOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra30_i2s_hw_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">snd_pcm_hw_params</span> <span class="o">*</span><span class="n">params</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">substream</span><span class="o">-&gt;</span><span class="n">pcm</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span> <span class="o">=</span> <span class="n">snd_soc_dai_get_drvdata</span><span class="p">(</span><span class="n">dai</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">sample_size</span><span class="p">,</span> <span class="n">srate</span><span class="p">,</span> <span class="n">i2sclock</span><span class="p">,</span> <span class="n">bitcnt</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">params_channels</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TEGRA30_I2S_CTRL_BIT_SIZE_MASK</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">params_format</span><span class="p">(</span><span class="n">params</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S16_LE</span>:
		<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_BIT_SIZE_16</span><span class="p">;</span>
		<span class="n">sample_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">srate</span> <span class="o">=</span> <span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">);</span>

	<span class="cm">/* Final &quot;* 2&quot; required by Tegra hardware */</span>
	<span class="n">i2sclock</span> <span class="o">=</span> <span class="n">srate</span> <span class="o">*</span> <span class="n">params_channels</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">*</span> <span class="n">sample_size</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">bitcnt</span> <span class="o">=</span> <span class="p">(</span><span class="n">i2sclock</span> <span class="o">/</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">srate</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bitcnt</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">bitcnt</span> <span class="o">&gt;</span> <span class="n">TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_MASK_US</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_set_rate</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">clk_i2s</span><span class="p">,</span> <span class="n">i2sclock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t set I2S clock rate: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">bitcnt</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_SHIFT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i2sclock</span> <span class="o">%</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">srate</span><span class="p">))</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_TIMING_NON_SYM_ENABLE</span><span class="p">;</span>

	<span class="n">tegra30_i2s_write</span><span class="p">(</span><span class="n">i2s</span><span class="p">,</span> <span class="n">TEGRA30_I2S_TIMING</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	      <span class="n">TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_16</span> <span class="o">|</span>
	      <span class="n">TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_16</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">substream</span><span class="o">-&gt;</span><span class="n">stream</span> <span class="o">==</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_DIRECTION_RX</span><span class="p">;</span>
		<span class="n">tegra30_i2s_write</span><span class="p">(</span><span class="n">i2s</span><span class="p">,</span> <span class="n">TEGRA30_I2S_CIF_RX_CTRL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_DIRECTION_TX</span><span class="p">;</span>
		<span class="n">tegra30_i2s_write</span><span class="p">(</span><span class="n">i2s</span><span class="p">,</span> <span class="n">TEGRA30_I2S_CIF_TX_CTRL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_I2S_OFFSET_RX_DATA_OFFSET_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_I2S_OFFSET_TX_DATA_OFFSET_SHIFT</span><span class="p">);</span>
	<span class="n">tegra30_i2s_write</span><span class="p">(</span><span class="n">i2s</span><span class="p">,</span> <span class="n">TEGRA30_I2S_OFFSET</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra30_i2s_start_playback</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra30_ahub_enable_tx_fifo</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_fifo_cif</span><span class="p">);</span>
	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_XFER_EN_TX</span><span class="p">;</span>
	<span class="n">tegra30_i2s_write</span><span class="p">(</span><span class="n">i2s</span><span class="p">,</span> <span class="n">TEGRA30_I2S_CTRL</span><span class="p">,</span> <span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra30_i2s_stop_playback</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra30_ahub_disable_tx_fifo</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_fifo_cif</span><span class="p">);</span>
	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TEGRA30_I2S_CTRL_XFER_EN_TX</span><span class="p">;</span>
	<span class="n">tegra30_i2s_write</span><span class="p">(</span><span class="n">i2s</span><span class="p">,</span> <span class="n">TEGRA30_I2S_CTRL</span><span class="p">,</span> <span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra30_i2s_start_capture</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra30_ahub_enable_rx_fifo</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_fifo_cif</span><span class="p">);</span>
	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">TEGRA30_I2S_CTRL_XFER_EN_RX</span><span class="p">;</span>
	<span class="n">tegra30_i2s_write</span><span class="p">(</span><span class="n">i2s</span><span class="p">,</span> <span class="n">TEGRA30_I2S_CTRL</span><span class="p">,</span> <span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra30_i2s_stop_capture</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tegra30_ahub_disable_rx_fifo</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_fifo_cif</span><span class="p">);</span>
	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TEGRA30_I2S_CTRL_XFER_EN_RX</span><span class="p">;</span>
	<span class="n">tegra30_i2s_write</span><span class="p">(</span><span class="n">i2s</span><span class="p">,</span> <span class="n">TEGRA30_I2S_CTRL</span><span class="p">,</span> <span class="n">i2s</span><span class="o">-&gt;</span><span class="n">reg_ctrl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra30_i2s_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span> <span class="o">=</span> <span class="n">snd_soc_dai_get_drvdata</span><span class="p">(</span><span class="n">dai</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_START</span>:
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_PAUSE_RELEASE</span>:
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_RESUME</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">substream</span><span class="o">-&gt;</span><span class="n">stream</span> <span class="o">==</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">)</span>
			<span class="n">tegra30_i2s_start_playback</span><span class="p">(</span><span class="n">i2s</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">tegra30_i2s_start_capture</span><span class="p">(</span><span class="n">i2s</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_STOP</span>:
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_PAUSE_PUSH</span>:
	<span class="k">case</span> <span class="n">SNDRV_PCM_TRIGGER_SUSPEND</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">substream</span><span class="o">-&gt;</span><span class="n">stream</span> <span class="o">==</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">)</span>
			<span class="n">tegra30_i2s_stop_playback</span><span class="p">(</span><span class="n">i2s</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">tegra30_i2s_stop_capture</span><span class="p">(</span><span class="n">i2s</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra30_i2s_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span> <span class="o">=</span> <span class="n">snd_soc_dai_get_drvdata</span><span class="p">(</span><span class="n">dai</span><span class="p">);</span>

	<span class="n">dai</span><span class="o">-&gt;</span><span class="n">capture_dma_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_dma_data</span><span class="p">;</span>
	<span class="n">dai</span><span class="o">-&gt;</span><span class="n">playback_dma_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_dma_data</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_soc_dai_ops</span> <span class="n">tegra30_i2s_dai_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">startup</span>	<span class="o">=</span> <span class="n">tegra30_i2s_startup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span>	<span class="o">=</span> <span class="n">tegra30_i2s_shutdown</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_fmt</span>	<span class="o">=</span> <span class="n">tegra30_i2s_set_fmt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_params</span>	<span class="o">=</span> <span class="n">tegra30_i2s_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">trigger</span>	<span class="o">=</span> <span class="n">tegra30_i2s_trigger</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dai_driver</span> <span class="n">tegra30_i2s_dai_template</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">tegra30_i2s_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">playback</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">SNDRV_PCM_RATE_8000_96000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">formats</span> <span class="o">=</span> <span class="n">SNDRV_PCM_FMTBIT_S16_LE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">capture</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">SNDRV_PCM_RATE_8000_96000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">formats</span> <span class="o">=</span> <span class="n">SNDRV_PCM_FMTBIT_S16_LE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra30_i2s_dai_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">symmetric_rates</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">tegra30_i2s_wr_rd_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TEGRA30_I2S_CTRL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_TIMING</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_OFFSET</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_CH_CTRL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_SLOT_CTRL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_CIF_RX_CTRL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_CIF_TX_CTRL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_FLOWCTL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_TX_STEP</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_FLOW_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_FLOW_TOTAL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_FLOW_OVER</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_FLOW_UNDER</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_LCOEF_1_4_0</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_LCOEF_1_4_1</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_LCOEF_1_4_2</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_LCOEF_1_4_3</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_LCOEF_1_4_4</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_LCOEF_1_4_5</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_LCOEF_2_4_0</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_LCOEF_2_4_1</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_LCOEF_2_4_2</span>:
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">tegra30_i2s_volatile_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TEGRA30_I2S_FLOW_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_FLOW_TOTAL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_FLOW_OVER</span>:
	<span class="k">case</span> <span class="n">TEGRA30_I2S_FLOW_UNDER</span>:
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">regmap_config</span> <span class="n">tegra30_i2s_regmap_config</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">reg_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_stride</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">val_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_register</span> <span class="o">=</span> <span class="n">TEGRA30_I2S_LCOEF_2_4_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">writeable_reg</span> <span class="o">=</span> <span class="n">tegra30_i2s_wr_rd_reg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">readable_reg</span> <span class="o">=</span> <span class="n">tegra30_i2s_wr_rd_reg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">volatile_reg</span> <span class="o">=</span> <span class="n">tegra30_i2s_volatile_reg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_type</span> <span class="o">=</span> <span class="n">REGCACHE_RBTREE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__devinit</span> <span class="kt">int</span> <span class="nf">tegra30_i2s_platform_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cif_ids</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem</span><span class="p">,</span> <span class="o">*</span><span class="n">memregion</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">i2s</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra30_i2s</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i2s</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t allocate tegra30_i2s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">i2s</span><span class="p">);</span>

	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">dai</span> <span class="o">=</span> <span class="n">tegra30_i2s_dai_template</span><span class="p">;</span>
	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">dai</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span>
					 <span class="s">&quot;nvidia,ahub-cif-ids&quot;</span><span class="p">,</span> <span class="n">cif_ids</span><span class="p">,</span>
					 <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cif_ids</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">playback_i2s_cif</span> <span class="o">=</span> <span class="n">cif_ids</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">capture_i2s_cif</span> <span class="o">=</span> <span class="n">cif_ids</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>

	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">clk_i2s</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">clk_i2s</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t retrieve i2s clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">clk_i2s</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mem</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No memory resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clk_put</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">memregion</span> <span class="o">=</span> <span class="n">devm_request_mem_region</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
					    <span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">),</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">memregion</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Memory region already claimed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clk_put</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ioremap failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clk_put</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">i2s</span><span class="o">-&gt;</span><span class="n">regmap</span> <span class="o">=</span> <span class="n">devm_regmap_init_mmio</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span>
					    <span class="o">&amp;</span><span class="n">tegra30_i2s_regmap_config</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;regmap init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_clk_put</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">regcache_cache_only</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">pm_runtime_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pm_runtime_enabled</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">tegra30_i2s_runtime_resume</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_pm_disable</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">snd_soc_register_dai</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">dai</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Could not register DAI: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_suspend</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">tegra_pcm_platform_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Could not register PCM: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_unregister_dai</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_unregister_dai:</span>
	<span class="n">snd_soc_unregister_dai</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="nl">err_suspend:</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pm_runtime_status_suspended</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">tegra30_i2s_runtime_suspend</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="nl">err_pm_disable:</span>
	<span class="n">pm_runtime_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="nl">err_clk_put:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">clk_i2s</span><span class="p">);</span>
<span class="nl">err:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">tegra30_i2s_platform_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra30_i2s</span> <span class="o">*</span><span class="n">i2s</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">pm_runtime_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pm_runtime_status_suspended</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">tegra30_i2s_runtime_suspend</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">tegra_pcm_platform_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">snd_soc_unregister_dai</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">clk_put</span><span class="p">(</span><span class="n">i2s</span><span class="o">-&gt;</span><span class="n">clk_i2s</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">tegra30_i2s_of_match</span><span class="p">[]</span> <span class="n">__devinitconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;nvidia,tegra30-i2s&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">tegra30_i2s_pm_ops</span> <span class="n">__devinitconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SET_RUNTIME_PM_OPS</span><span class="p">(</span><span class="n">tegra30_i2s_runtime_suspend</span><span class="p">,</span>
			   <span class="n">tegra30_i2s_runtime_resume</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">tegra30_i2s_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">tegra30_i2s_of_match</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra30_i2s_pm_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">tegra30_i2s_platform_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">tegra30_i2s_platform_remove</span><span class="p">),</span>
<span class="p">};</span>
<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">tegra30_i2s_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Stephen Warren &lt;swarren@nvidia.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Tegra30 I2S ASoC driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:&quot;</span> <span class="n">DRV_NAME</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">tegra30_i2s_of_match</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
