<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4143" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4143{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4143{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4143{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4143{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_4143{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4143{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t7_4143{left:70px;bottom:1042px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t8_4143{left:70px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t9_4143{left:70px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#ta_4143{left:70px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_4143{left:70px;bottom:923px;letter-spacing:0.15px;}
#tc_4143{left:151px;bottom:923px;letter-spacing:0.21px;word-spacing:0.04px;}
#td_4143{left:70px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_4143{left:70px;bottom:872px;}
#tf_4143{left:96px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_4143{left:96px;bottom:859px;letter-spacing:-0.17px;}
#th_4143{left:70px;bottom:832px;}
#ti_4143{left:96px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_4143{left:70px;bottom:809px;}
#tk_4143{left:96px;bottom:813px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tl_4143{left:96px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_4143{left:96px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tn_4143{left:70px;bottom:753px;}
#to_4143{left:96px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_4143{left:96px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_4143{left:70px;bottom:715px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tr_4143{left:70px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_4143{left:70px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_4143{left:165px;bottom:681px;}
#tu_4143{left:174px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_4143{left:70px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tw_4143{left:70px;bottom:640px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#tx_4143{left:70px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_4143{left:70px;bottom:606px;letter-spacing:-0.38px;}
#tz_4143{left:70px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_4143{left:70px;bottom:556px;}
#t11_4143{left:96px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_4143{left:96px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_4143{left:70px;bottom:516px;}
#t14_4143{left:96px;bottom:519px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t15_4143{left:96px;bottom:503px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t16_4143{left:70px;bottom:476px;}
#t17_4143{left:96px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_4143{left:70px;bottom:453px;}
#t19_4143{left:96px;bottom:457px;letter-spacing:-0.13px;word-spacing:-1.02px;}
#t1a_4143{left:96px;bottom:440px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1b_4143{left:96px;bottom:423px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1c_4143{left:96px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_4143{left:70px;bottom:380px;}
#t1e_4143{left:96px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_4143{left:96px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1g_4143{left:96px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_4143{left:96px;bottom:333px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t1i_4143{left:96px;bottom:316px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1j_4143{left:70px;bottom:290px;}
#t1k_4143{left:96px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_4143{left:96px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1m_4143{left:96px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_4143{left:70px;bottom:233px;}
#t1o_4143{left:96px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_4143{left:96px;bottom:220px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1q_4143{left:70px;bottom:194px;}
#t1r_4143{left:96px;bottom:197px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_4143{left:96px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1t_4143{left:96px;bottom:163px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1u_4143{left:96px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_4143{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4143{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4143{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4143{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4143{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4143{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4143{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4143" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4143Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4143" style="-webkit-user-select: none;"><object width="935" height="1210" data="4143/4143.svg" type="image/svg+xml" id="pdf4143" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4143" class="t s1_4143">Vol. 3C </span><span id="t2_4143" class="t s1_4143">32-11 </span>
<span id="t3_4143" class="t s2_4143">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4143" class="t s3_4143">32.5.3 </span><span id="t5_4143" class="t s3_4143">Control-flow Enforcement Technology Interactions </span>
<span id="t6_4143" class="t s4_4143">On processors that support CET shadow stacks, when the processor enters SMM, the processor saves the SSP </span>
<span id="t7_4143" class="t s4_4143">register to the SMRAM state save area (see Table 32-3) and clears CR4.CET to 0. Thus, the initial execution envi- </span>
<span id="t8_4143" class="t s4_4143">ronment of the SMI handler has CET disabled and all of the CET state of the interrupted program is still in the </span>
<span id="t9_4143" class="t s4_4143">machine. An SMM that uses CET is required to save the interrupted program’s CET state and restore the CET state </span>
<span id="ta_4143" class="t s4_4143">prior to exiting SMM. </span>
<span id="tb_4143" class="t s5_4143">32.6 </span><span id="tc_4143" class="t s5_4143">EXCEPTIONS AND INTERRUPTS WITHIN SMM </span>
<span id="td_4143" class="t s4_4143">When the processor enters SMM, all hardware interrupts are disabled in the following manner: </span>
<span id="te_4143" class="t s6_4143">• </span><span id="tf_4143" class="t s4_4143">The IF flag in the EFLAGS register is cleared, which inhibits maskable hardware interrupts from being </span>
<span id="tg_4143" class="t s4_4143">generated. </span>
<span id="th_4143" class="t s6_4143">• </span><span id="ti_4143" class="t s4_4143">The TF flag in the EFLAGS register is cleared, which disables single-step traps. </span>
<span id="tj_4143" class="t s6_4143">• </span><span id="tk_4143" class="t s4_4143">Debug register DR7 is cleared, which disables breakpoint traps. (This action prevents a debugger from acciden- </span>
<span id="tl_4143" class="t s4_4143">tally breaking into an SMI handler if a debug breakpoint is set in normal address space that overlays code or </span>
<span id="tm_4143" class="t s4_4143">data in SMRAM.) </span>
<span id="tn_4143" class="t s6_4143">• </span><span id="to_4143" class="t s4_4143">NMI, SMI, and A20M interrupts are blocked by internal SMM logic. (See Section 32.8 for more information </span>
<span id="tp_4143" class="t s4_4143">about how NMIs are handled in SMM.) </span>
<span id="tq_4143" class="t s4_4143">Software-invoked interrupts and exceptions can still occur, and maskable hardware interrupts can be enabled by </span>
<span id="tr_4143" class="t s4_4143">setting the IF flag. Intel recommends that SMM code be written in so that it does not invoke software interrupts </span>
<span id="ts_4143" class="t s4_4143">(with the INT </span><span id="tt_4143" class="t s7_4143">n</span><span id="tu_4143" class="t s4_4143">, INTO, INT1, INT3, or BOUND instructions) or generate exceptions. </span>
<span id="tv_4143" class="t s4_4143">If the SMI handler requires interrupt and exception handling, an SMM interrupt table and the necessary exception </span>
<span id="tw_4143" class="t s4_4143">and interrupt handlers must be created and initialized from within SMM. Until the interrupt table is correctly initial- </span>
<span id="tx_4143" class="t s4_4143">ized (using the LIDT instruction), exceptions and software interrupts will result in unpredictable processor </span>
<span id="ty_4143" class="t s4_4143">behavior. </span>
<span id="tz_4143" class="t s4_4143">The following restrictions apply when designing SMM interrupt and exception-handling facilities: </span>
<span id="t10_4143" class="t s6_4143">• </span><span id="t11_4143" class="t s4_4143">The interrupt table should be located at linear address 0 and must contain real-address mode style interrupt </span>
<span id="t12_4143" class="t s4_4143">vectors (4 bytes containing CS and IP). </span>
<span id="t13_4143" class="t s6_4143">• </span><span id="t14_4143" class="t s4_4143">Due to the real-address mode style of base address formation, an interrupt or exception cannot transfer control </span>
<span id="t15_4143" class="t s4_4143">to a segment with a base address of more that 20 bits. </span>
<span id="t16_4143" class="t s6_4143">• </span><span id="t17_4143" class="t s4_4143">An interrupt or exception cannot transfer control to a segment offset of more than 16 bits (64 KBytes). </span>
<span id="t18_4143" class="t s6_4143">• </span><span id="t19_4143" class="t s4_4143">When an exception or interrupt occurs, only the 16 least-significant bits of the return address (EIP) are pushed </span>
<span id="t1a_4143" class="t s4_4143">onto the stack. If the offset of the interrupted procedure is greater than 64 KBytes, it is not possible for the </span>
<span id="t1b_4143" class="t s4_4143">interrupt/exception handler to return control to that procedure. (One solution to this problem is for a handler </span>
<span id="t1c_4143" class="t s4_4143">to adjust the return address on the stack.) </span>
<span id="t1d_4143" class="t s6_4143">• </span><span id="t1e_4143" class="t s4_4143">The SMBASE relocation feature affects the way the processor will return from an interrupt or exception </span>
<span id="t1f_4143" class="t s4_4143">generated while the SMI handler is executing. For example, if the SMBASE is relocated to above 1 MByte, but </span>
<span id="t1g_4143" class="t s4_4143">the exception handlers are below 1 MByte, a normal return to the SMI handler is not possible. One solution is </span>
<span id="t1h_4143" class="t s4_4143">to provide the exception handler with a mechanism for calculating a return address above 1 MByte from the 16- </span>
<span id="t1i_4143" class="t s4_4143">bit return address on the stack, then use a 32-bit far call to return to the interrupted procedure. </span>
<span id="t1j_4143" class="t s6_4143">• </span><span id="t1k_4143" class="t s4_4143">If an SMI handler needs access to the debug trap facilities, it must ensure that an SMM accessible debug </span>
<span id="t1l_4143" class="t s4_4143">handler is available and save the current contents of debug registers DR0 through DR3 (for later restoration). </span>
<span id="t1m_4143" class="t s4_4143">Debug registers DR0 through DR3 and DR7 must then be initialized with the appropriate values. </span>
<span id="t1n_4143" class="t s6_4143">• </span><span id="t1o_4143" class="t s4_4143">If an SMI handler needs access to the single-step mechanism, it must ensure that an SMM accessible single- </span>
<span id="t1p_4143" class="t s4_4143">step handler is available, and then set the TF flag in the EFLAGS register. </span>
<span id="t1q_4143" class="t s6_4143">• </span><span id="t1r_4143" class="t s4_4143">If the SMI design requires the processor to respond to maskable hardware interrupts or software-generated </span>
<span id="t1s_4143" class="t s4_4143">interrupts while in SMM, it must ensure that SMM accessible interrupt handlers are available and then set the </span>
<span id="t1t_4143" class="t s4_4143">IF flag in the EFLAGS register (using the STI instruction). Software interrupts are not blocked upon entry to </span>
<span id="t1u_4143" class="t s4_4143">SMM, so they do not need to be enabled. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
