Classic Timing Analyzer report for RollGate
Wed Nov 01 00:17:48 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Rollclock'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To           ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+-----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 15.013 ns                                      ; RollCount[1] ; output[4]    ; Rollclock  ; --        ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 14.288 ns                                      ; input[1]     ; output[5]    ; --         ; --        ; 0            ;
; Clock Setup: 'Rollclock'     ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; RollCount[0] ; RollCount[2] ; Rollclock  ; Rollclock ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;              ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Rollclock       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Rollclock'                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------+--------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; RollCount[0] ; RollCount[2] ; Rollclock  ; Rollclock ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; RollCount[0] ; RollCount[1] ; Rollclock  ; Rollclock ; None                        ; None                      ; 2.177 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; RollCount[0] ; RollCount[0] ; Rollclock  ; Rollclock ; None                        ; None                      ; 1.592 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; RollCount[1] ; RollCount[2] ; Rollclock  ; Rollclock ; None                        ; None                      ; 1.544 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; RollCount[1] ; RollCount[1] ; Rollclock  ; Rollclock ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; RollCount[2] ; RollCount[2] ; Rollclock  ; Rollclock ; None                        ; None                      ; 0.923 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+--------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To        ; From Clock ;
+-------+--------------+------------+--------------+-----------+------------+
; N/A   ; None         ; 15.013 ns  ; RollCount[1] ; output[4] ; Rollclock  ;
; N/A   ; None         ; 14.660 ns  ; RollCount[0] ; output[3] ; Rollclock  ;
; N/A   ; None         ; 14.609 ns  ; RollCount[0] ; output[5] ; Rollclock  ;
; N/A   ; None         ; 14.490 ns  ; RollCount[0] ; output[1] ; Rollclock  ;
; N/A   ; None         ; 14.399 ns  ; RollCount[1] ; output[3] ; Rollclock  ;
; N/A   ; None         ; 14.350 ns  ; RollCount[2] ; output[3] ; Rollclock  ;
; N/A   ; None         ; 14.312 ns  ; RollCount[0] ; output[4] ; Rollclock  ;
; N/A   ; None         ; 14.198 ns  ; RollCount[1] ; output[2] ; Rollclock  ;
; N/A   ; None         ; 13.877 ns  ; RollCount[1] ; output[5] ; Rollclock  ;
; N/A   ; None         ; 13.873 ns  ; RollCount[1] ; output[6] ; Rollclock  ;
; N/A   ; None         ; 13.824 ns  ; RollCount[0] ; output[2] ; Rollclock  ;
; N/A   ; None         ; 13.758 ns  ; RollCount[1] ; output[1] ; Rollclock  ;
; N/A   ; None         ; 13.628 ns  ; RollCount[2] ; output[4] ; Rollclock  ;
; N/A   ; None         ; 13.589 ns  ; RollCount[1] ; output[0] ; Rollclock  ;
; N/A   ; None         ; 13.515 ns  ; RollCount[2] ; output[2] ; Rollclock  ;
; N/A   ; None         ; 13.499 ns  ; RollCount[0] ; output[6] ; Rollclock  ;
; N/A   ; None         ; 13.449 ns  ; RollCount[0] ; output[7] ; Rollclock  ;
; N/A   ; None         ; 13.199 ns  ; RollCount[2] ; output[6] ; Rollclock  ;
; N/A   ; None         ; 13.160 ns  ; RollCount[1] ; output[7] ; Rollclock  ;
; N/A   ; None         ; 13.111 ns  ; RollCount[2] ; output[7] ; Rollclock  ;
; N/A   ; None         ; 12.888 ns  ; RollCount[0] ; output[0] ; Rollclock  ;
; N/A   ; None         ; 12.430 ns  ; RollCount[2] ; output[5] ; Rollclock  ;
; N/A   ; None         ; 12.311 ns  ; RollCount[2] ; output[1] ; Rollclock  ;
; N/A   ; None         ; 10.138 ns  ; RollCount[2] ; output[0] ; Rollclock  ;
+-------+--------------+------------+--------------+-----------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To        ;
+-------+-------------------+-----------------+----------+-----------+
; N/A   ; None              ; 14.288 ns       ; input[1] ; output[5] ;
; N/A   ; None              ; 14.169 ns       ; input[1] ; output[1] ;
; N/A   ; None              ; 13.975 ns       ; input[1] ; output[4] ;
; N/A   ; None              ; 13.502 ns       ; input[1] ; output[3] ;
; N/A   ; None              ; 13.379 ns       ; input[2] ; output[5] ;
; N/A   ; None              ; 13.286 ns       ; input[6] ; output[3] ;
; N/A   ; None              ; 13.260 ns       ; input[2] ; output[1] ;
; N/A   ; None              ; 13.258 ns       ; input[0] ; output[4] ;
; N/A   ; None              ; 13.040 ns       ; input[1] ; output[7] ;
; N/A   ; None              ; 12.883 ns       ; input[2] ; output[4] ;
; N/A   ; None              ; 12.859 ns       ; input[4] ; output[3] ;
; N/A   ; None              ; 12.706 ns       ; input[1] ; output[6] ;
; N/A   ; None              ; 12.627 ns       ; input[6] ; output[4] ;
; N/A   ; None              ; 12.620 ns       ; input[1] ; output[2] ;
; N/A   ; None              ; 12.462 ns       ; input[2] ; output[3] ;
; N/A   ; None              ; 12.458 ns       ; input[0] ; output[5] ;
; N/A   ; None              ; 12.399 ns       ; input[3] ; output[5] ;
; N/A   ; None              ; 12.339 ns       ; input[0] ; output[1] ;
; N/A   ; None              ; 12.280 ns       ; input[3] ; output[1] ;
; N/A   ; None              ; 12.273 ns       ; input[4] ; output[1] ;
; N/A   ; None              ; 12.222 ns       ; input[6] ; output[2] ;
; N/A   ; None              ; 12.171 ns       ; input[7] ; output[3] ;
; N/A   ; None              ; 12.146 ns       ; input[5] ; output[3] ;
; N/A   ; None              ; 12.091 ns       ; input[3] ; output[4] ;
; N/A   ; None              ; 12.075 ns       ; input[6] ; output[7] ;
; N/A   ; None              ; 12.044 ns       ; input[4] ; output[2] ;
; N/A   ; None              ; 12.000 ns       ; input[2] ; output[7] ;
; N/A   ; None              ; 11.986 ns       ; input[6] ; output[1] ;
; N/A   ; None              ; 11.978 ns       ; input[4] ; output[5] ;
; N/A   ; None              ; 11.897 ns       ; input[6] ; output[6] ;
; N/A   ; None              ; 11.892 ns       ; input[5] ; output[2] ;
; N/A   ; None              ; 11.834 ns       ; input[0] ; output[0] ;
; N/A   ; None              ; 11.806 ns       ; input[1] ; output[0] ;
; N/A   ; None              ; 11.719 ns       ; input[4] ; output[6] ;
; N/A   ; None              ; 11.691 ns       ; input[6] ; output[5] ;
; N/A   ; None              ; 11.672 ns       ; input[0] ; output[3] ;
; N/A   ; None              ; 11.648 ns       ; input[4] ; output[7] ;
; N/A   ; None              ; 11.567 ns       ; input[5] ; output[6] ;
; N/A   ; None              ; 11.560 ns       ; input[5] ; output[1] ;
; N/A   ; None              ; 11.482 ns       ; input[3] ; output[3] ;
; N/A   ; None              ; 11.459 ns       ; input[2] ; output[0] ;
; N/A   ; None              ; 11.265 ns       ; input[5] ; output[5] ;
; N/A   ; None              ; 11.210 ns       ; input[0] ; output[7] ;
; N/A   ; None              ; 11.185 ns       ; input[6] ; output[0] ;
; N/A   ; None              ; 11.178 ns       ; input[7] ; output[4] ;
; N/A   ; None              ; 11.020 ns       ; input[3] ; output[7] ;
; N/A   ; None              ; 10.986 ns       ; input[4] ; output[4] ;
; N/A   ; None              ; 10.978 ns       ; input[7] ; output[2] ;
; N/A   ; None              ; 10.960 ns       ; input[7] ; output[7] ;
; N/A   ; None              ; 10.935 ns       ; input[5] ; output[7] ;
; N/A   ; None              ; 10.871 ns       ; input[7] ; output[1] ;
; N/A   ; None              ; 10.818 ns       ; input[2] ; output[6] ;
; N/A   ; None              ; 10.732 ns       ; input[2] ; output[2] ;
; N/A   ; None              ; 10.680 ns       ; input[0] ; output[6] ;
; N/A   ; None              ; 10.653 ns       ; input[7] ; output[6] ;
; N/A   ; None              ; 10.594 ns       ; input[0] ; output[2] ;
; N/A   ; None              ; 10.576 ns       ; input[7] ; output[5] ;
; N/A   ; None              ; 10.414 ns       ; input[5] ; output[4] ;
; N/A   ; None              ; 9.949 ns        ; input[3] ; output[6] ;
; N/A   ; None              ; 9.922 ns        ; input[3] ; output[0] ;
; N/A   ; None              ; 9.863 ns        ; input[3] ; output[2] ;
; N/A   ; None              ; 9.736 ns        ; input[7] ; output[0] ;
; N/A   ; None              ; 9.544 ns        ; input[4] ; output[0] ;
; N/A   ; None              ; 8.972 ns        ; input[5] ; output[0] ;
+-------+-------------------+-----------------+----------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 01 00:17:48 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RollGate -c RollGate
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Rollclock" is an undefined clock
Info: Clock "Rollclock" Internal fmax is restricted to 304.04 MHz between source register "RollCount[0]" and destination register "RollCount[2]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.179 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N3; Fanout = 18; REG Node = 'RollCount[0]'
            Info: 2: + IC(0.996 ns) + CELL(1.183 ns) = 2.179 ns; Loc. = LC_X1_Y7_N7; Fanout = 7; REG Node = 'RollCount[2]'
            Info: Total cell delay = 1.183 ns ( 54.29 % )
            Info: Total interconnect delay = 0.996 ns ( 45.71 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Rollclock" to destination register is 3.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'Rollclock'
                Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N7; Fanout = 7; REG Node = 'RollCount[2]'
                Info: Total cell delay = 2.081 ns ( 54.49 % )
                Info: Total interconnect delay = 1.738 ns ( 45.51 % )
            Info: - Longest clock path from clock "Rollclock" to source register is 3.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'Rollclock'
                Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N3; Fanout = 18; REG Node = 'RollCount[0]'
                Info: Total cell delay = 2.081 ns ( 54.49 % )
                Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "Rollclock" to destination pin "output[4]" through register "RollCount[1]" is 15.013 ns
    Info: + Longest clock path from clock "Rollclock" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'Rollclock'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N9; Fanout = 18; REG Node = 'RollCount[1]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 10.818 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N9; Fanout = 18; REG Node = 'RollCount[1]'
        Info: 2: + IC(1.487 ns) + CELL(0.914 ns) = 2.401 ns; Loc. = LC_X2_Y7_N8; Fanout = 2; COMB Node = 'Mux0~3'
        Info: 3: + IC(1.163 ns) + CELL(0.740 ns) = 4.304 ns; Loc. = LC_X1_Y7_N1; Fanout = 1; COMB Node = 'Mux4~0'
        Info: 4: + IC(4.192 ns) + CELL(2.322 ns) = 10.818 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'output[4]'
        Info: Total cell delay = 3.976 ns ( 36.75 % )
        Info: Total interconnect delay = 6.842 ns ( 63.25 % )
Info: Longest tpd from source pin "input[1]" to destination pin "output[5]" is 14.288 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 3; PIN Node = 'input[1]'
    Info: 2: + IC(4.072 ns) + CELL(0.511 ns) = 5.715 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; COMB Node = 'Mux1~11'
    Info: 3: + IC(0.784 ns) + CELL(0.511 ns) = 7.010 ns; Loc. = LC_X2_Y7_N5; Fanout = 2; COMB Node = 'Mux1~14'
    Info: 4: + IC(1.931 ns) + CELL(0.511 ns) = 9.452 ns; Loc. = LC_X2_Y6_N3; Fanout = 1; COMB Node = 'Mux5~0'
    Info: 5: + IC(2.514 ns) + CELL(2.322 ns) = 14.288 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'output[5]'
    Info: Total cell delay = 4.987 ns ( 34.90 % )
    Info: Total interconnect delay = 9.301 ns ( 65.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Wed Nov 01 00:17:48 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


