{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745983737813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745983737813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 04:28:57 2025 " "Processing started: Wed Apr 30 04:28:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745983737813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983737813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picoMIPS -c picoMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off picoMIPS -c picoMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983737813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745983738321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745983738322 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conv_unit.sv(108) " "Verilog HDL information at conv_unit.sv(108): always construct contains both blocking and non-blocking assignments" {  } { { "sv/conv_unit.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1745983746954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/conv_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/conv_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_unit " "Found entity 1: conv_unit" {  } { { "sv/conv_unit.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/picomips.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/picomips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picoMIPS " "Found entity 1: picoMIPS" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/waveform_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/waveform_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveform_rom " "Found entity 1: waveform_rom" {  } { { "sv/waveform_rom.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/waveform_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "sv/regs.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/regs.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/program_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/program_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "sv/program_memory.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/program_memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/opcodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file sv/opcodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/field_extract.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/field_extract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 field_extract " "Found entity 1: field_extract" {  } { { "sv/field_extract.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/field_extract.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "sv/decoder.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/decoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/cpu_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file sv/cpu_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_pkg (SystemVerilog) " "Found design unit 1: cpu_pkg (SystemVerilog)" {  } { { "sv/cpu_pkg.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "sv/counter.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "sv/alu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "sv/pc.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983746974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983746974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picoMIPS " "Elaborating entity \"picoMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745983747023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_signal picoMIPS.sv(10) " "Verilog HDL or VHDL warning at picoMIPS.sv(10): object \"test_signal\" assigned a value but never read" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745983747023 "|picoMIPS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 picoMIPS.sv(28) " "Verilog HDL assignment warning at picoMIPS.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745983747024 "|picoMIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:clk_div " "Elaborating entity \"counter\" for hierarchy \"counter:clk_div\"" {  } { { "sv/picoMIPS.sv" "clk_div" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983747059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_inst\"" {  } { { "sv/picoMIPS.sv" "cpu_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983747061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory cpu:cpu_inst\|program_memory:prog_mem " "Elaborating entity \"program_memory\" for hierarchy \"cpu:cpu_inst\|program_memory:prog_mem\"" {  } { { "sv/cpu.sv" "prog_mem" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983747113 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 63 program_memory.sv(15) " "Verilog HDL warning at program_memory.sv(15): number of words (6) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "sv/program_memory.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/program_memory.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1745983747116 "|picoMIPS|cpu:cpu_inst|program_memory:prog_mem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem program_memory.sv(14) " "Verilog HDL warning at program_memory.sv(14): initial value for variable mem should be constant" {  } { { "sv/program_memory.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/program_memory.sv" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1745983747116 "|picoMIPS|cpu:cpu_inst|program_memory:prog_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:cpu_inst\|pc:pc_inst " "Elaborating entity \"pc\" for hierarchy \"cpu:cpu_inst\|pc:pc_inst\"" {  } { { "sv/cpu.sv" "pc_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983747201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs cpu:cpu_inst\|regs:regs_inst " "Elaborating entity \"regs\" for hierarchy \"cpu:cpu_inst\|regs:regs_inst\"" {  } { { "sv/cpu.sv" "regs_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983747236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_rom cpu:cpu_inst\|waveform_rom:waveform_inst " "Elaborating entity \"waveform_rom\" for hierarchy \"cpu:cpu_inst\|waveform_rom:waveform_inst\"" {  } { { "sv/cpu.sv" "waveform_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983747237 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "waveform_rom: wave.hex loaded, rom\[0\]=00 waveform_rom.sv(28) " "Verilog HDL Display System Task info at waveform_rom.sv(28): waveform_rom: wave.hex loaded, rom\[0\]=00" {  } { { "sv/waveform_rom.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/waveform_rom.sv" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983747242 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 waveform_rom.sv(11) " "Net \"rom.data_a\" at waveform_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sv/waveform_rom.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/waveform_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745983747243 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 waveform_rom.sv(11) " "Net \"rom.waddr_a\" at waveform_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sv/waveform_rom.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/waveform_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745983747243 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 waveform_rom.sv(11) " "Net \"rom.we_a\" at waveform_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sv/waveform_rom.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/waveform_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745983747243 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_inst\|alu:alu_inst\"" {  } { { "sv/cpu.sv" "alu_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983747290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_unit cpu:cpu_inst\|conv_unit:conv_inst " "Elaborating entity \"conv_unit\" for hierarchy \"cpu:cpu_inst\|conv_unit:conv_inst\"" {  } { { "sv/cpu.sv" "conv_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983747291 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kernel.data_a 0 conv_unit.sv(17) " "Net \"kernel.data_a\" at conv_unit.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sv/conv_unit.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745983747314 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kernel.waddr_a 0 conv_unit.sv(17) " "Net \"kernel.waddr_a\" at conv_unit.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sv/conv_unit.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745983747314 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kernel.we_a 0 conv_unit.sv(17) " "Net \"kernel.we_a\" at conv_unit.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sv/conv_unit.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745983747314 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "field_extract cpu:cpu_inst\|field_extract:extract_inst " "Elaborating entity \"field_extract\" for hierarchy \"cpu:cpu_inst\|field_extract:extract_inst\"" {  } { { "sv/cpu.sv" "extract_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983747356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:cpu_inst\|decoder:decoder_inst " "Elaborating entity \"decoder\" for hierarchy \"cpu:cpu_inst\|decoder:decoder_inst\"" {  } { { "sv/cpu.sv" "decoder_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983747357 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu_inst\|conv_unit:conv_inst\|samples_rtl_0 " "Inferred RAM node \"cpu:cpu_inst\|conv_unit:conv_inst\|samples_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745983748017 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:cpu_inst\|conv_unit:conv_inst\|kernel " "RAM logic \"cpu:cpu_inst\|conv_unit:conv_inst\|kernel\" is uninferred due to inappropriate RAM size" {  } { { "sv/conv_unit.sv" "kernel" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745983748018 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1745983748018 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 5 D:/University_of_Southampton/Semester2/picoMIPS/db/picoMIPS.ram0_conv_unit_eab59c9f.hdl.mif " "Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File \"D:/University_of_Southampton/Semester2/picoMIPS/db/picoMIPS.ram0_conv_unit_eab59c9f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1745983748019 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu_inst\|conv_unit:conv_inst\|samples_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu_inst\|conv_unit:conv_inst\|samples_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5 " "Parameter NUMWORDS_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 5 " "Parameter NUMWORDS_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu_inst\|waveform_rom:waveform_inst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu_inst\|waveform_rom:waveform_inst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/picoMIPS.ram0_waveform_rom_747824ed.hdl.mif " "Parameter INIT_FILE set to db/picoMIPS.ram0_waveform_rom_747824ed.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745983748053 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745983748053 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745983748053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983748157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0 " "Instantiated megafunction \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5 " "Parameter \"NUMWORDS_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 5 " "Parameter \"NUMWORDS_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748158 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745983748158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eim1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eim1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eim1 " "Found entity 1: altsyncram_eim1" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983748206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983748206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983748303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/picoMIPS.ram0_waveform_rom_747824ed.hdl.mif " "Parameter \"INIT_FILE\" = \"db/picoMIPS.ram0_waveform_rom_747824ed.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745983748303 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745983748303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_slf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_slf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_slf1 " "Found entity 1: altsyncram_slf1" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745983748347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983748347 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a0 " "Synthesized away node \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst|altsyncram:rom_rtl_0|altsyncram_slf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a1 " "Synthesized away node \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst|altsyncram:rom_rtl_0|altsyncram_slf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a2 " "Synthesized away node \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst|altsyncram:rom_rtl_0|altsyncram_slf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a3 " "Synthesized away node \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst|altsyncram:rom_rtl_0|altsyncram_slf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a4 " "Synthesized away node \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst|altsyncram:rom_rtl_0|altsyncram_slf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a5 " "Synthesized away node \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst|altsyncram:rom_rtl_0|altsyncram_slf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a6 " "Synthesized away node \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst|altsyncram:rom_rtl_0|altsyncram_slf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a7 " "Synthesized away node \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst|altsyncram:rom_rtl_0|altsyncram_slf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a0 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a1 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a2 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a3 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a4 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a5 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a6 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a7 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748461 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1745983748461 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1745983748461 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745983748511 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745983748540 "|picoMIPS|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745983748540 "|picoMIPS|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745983748540 "|picoMIPS|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745983748540 "|picoMIPS|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745983748540 "|picoMIPS|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745983748540 "|picoMIPS|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745983748540 "|picoMIPS|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745983748540 "|picoMIPS|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745983748540 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "219 " "219 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745983748562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University_of_Southampton/Semester2/picoMIPS/output_files/picoMIPS.map.smsg " "Generated suppressed messages file D:/University_of_Southampton/Semester2/picoMIPS/output_files/picoMIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983748635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745983748859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745983748859 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745983748995 "|picoMIPS|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745983748995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745983748995 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745983748995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745983748995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745983749116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 04:29:09 2025 " "Processing ended: Wed Apr 30 04:29:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745983749116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745983749116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745983749116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745983749116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1745983750464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745983750465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 04:29:10 2025 " "Processing started: Wed Apr 30 04:29:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745983750465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745983750465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off picoMIPS -c picoMIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off picoMIPS -c picoMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745983750465 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745983750576 ""}
{ "Info" "0" "" "Project  = picoMIPS" {  } {  } 0 0 "Project  = picoMIPS" 0 0 "Fitter" 0 0 1745983750576 ""}
{ "Info" "0" "" "Revision = picoMIPS" {  } {  } 0 0 "Revision = picoMIPS" 0 0 "Fitter" 0 0 1745983750576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745983750768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745983750769 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "picoMIPS 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"picoMIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745983750777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745983750833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745983750833 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745983751341 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745983751361 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745983751465 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 19 " "No exact pin location assignment(s) for 18 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1745983751704 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1745983762321 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745983762388 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745983762391 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745983762391 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745983762392 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745983762392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745983762392 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745983762392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745983762392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1745983762392 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745983762392 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745983762407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[0\] " "Node \"result\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745983762407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[1\] " "Node \"result\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745983762407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[2\] " "Node \"result\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745983762407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[3\] " "Node \"result\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745983762407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[4\] " "Node \"result\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745983762407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[5\] " "Node \"result\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745983762407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[6\] " "Node \"result\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745983762407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[7\] " "Node \"result\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745983762407 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1745983762407 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745983762408 ""}
{ "Info" "ISTA_SDC_FOUND" "picoMIPS.sdc " "Reading SDC File: 'picoMIPS.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1745983768292 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1745983768293 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1745983768295 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1745983768295 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745983768295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745983768295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745983768295 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1745983768295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745983768300 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1745983768381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745983780242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745983790111 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745983790618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745983790618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745983791725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "D:/University_of_Southampton/Semester2/picoMIPS/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745983795028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745983795028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745983795260 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1745983795260 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745983795260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745983795265 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745983796544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745983796616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745983797075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745983797075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745983797483 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745983800146 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1745983800402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University_of_Southampton/Semester2/picoMIPS/output_files/picoMIPS.fit.smsg " "Generated suppressed messages file D:/University_of_Southampton/Semester2/picoMIPS/output_files/picoMIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745983800509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7633 " "Peak virtual memory: 7633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745983801342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 04:30:01 2025 " "Processing ended: Wed Apr 30 04:30:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745983801342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745983801342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:04 " "Total CPU time (on all processors): 00:04:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745983801342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745983801342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745983802644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745983802644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 04:30:02 2025 " "Processing started: Wed Apr 30 04:30:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745983802644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745983802644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off picoMIPS -c picoMIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off picoMIPS -c picoMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745983802644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1745983803493 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745983809075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745983809667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 04:30:09 2025 " "Processing ended: Wed Apr 30 04:30:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745983809667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745983809667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745983809667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745983809667 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745983810438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745983811090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745983811091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 04:30:10 2025 " "Processing started: Wed Apr 30 04:30:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745983811091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745983811091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta picoMIPS -c picoMIPS " "Command: quartus_sta picoMIPS -c picoMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745983811091 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745983811208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745983811835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745983811835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745983811892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745983811892 ""}
{ "Info" "ISTA_SDC_FOUND" "picoMIPS.sdc " "Reading SDC File: 'picoMIPS.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1745983812581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1745983812583 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1745983812603 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745983812604 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745983812626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983812629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983812692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983812711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983812731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983812752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983812771 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745983812792 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745983812832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745983813639 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1745983813695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983813698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983813727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983813742 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983813765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983813782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983813798 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745983813813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745983813993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745983814654 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1745983814709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983814726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983814741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983814758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983814775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983814792 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745983814807 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1745983814986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983815004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983815020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983815035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983815054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745983815071 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745983816692 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745983816692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5372 " "Peak virtual memory: 5372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745983816861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 04:30:16 2025 " "Processing ended: Wed Apr 30 04:30:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745983816861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745983816861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745983816861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745983816861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1745983818091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745983818092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 04:30:17 2025 " "Processing started: Wed Apr 30 04:30:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745983818092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1745983818092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off picoMIPS -c picoMIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off picoMIPS -c picoMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1745983818092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1745983819086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "picoMIPS.vo D:/University_of_Southampton/Semester2/picoMIPS/simulation/questa/ simulation " "Generated file picoMIPS.vo in folder \"D:/University_of_Southampton/Semester2/picoMIPS/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745983819146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745983819255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 04:30:19 2025 " "Processing ended: Wed Apr 30 04:30:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745983819255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745983819255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745983819255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1745983819255 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1745983819953 ""}
