# Verilog
This repository consists of Verilog programs that I wrote in order to learn concepts of Digital Design

***
<details>
<summary>
  D Flip Flop - Negative Edge Triggered and Asynchronous Reset
</summary>

[Design](https://github.com/aditya-rv-vlsi/Verilog/blob/main/dff.v)
[Testbench](url)

Generated Schematic:

![image](https://github.com/user-attachments/assets/c1a0857d-72fd-4f41-af4b-b145b02bc114)

Output Waveform:

![image](https://github.com/user-attachments/assets/579bd2d7-c100-4d96-a734-d05f28e51f40)

</details>
***

***
<details>
  <summary>
  Clock Frequency - Divide by 3
</summary>

[Design](https://github.com/aditya-rv-vlsi/Verilog/blob/main/div_by_3_mod.v)
[Testbench](url)

Generated Schematic:

![image](https://github.com/user-attachments/assets/222e1f15-30f3-49d0-9b21-aa01dcaa2118)

Output Waveform:

</details>
***

***
<details>
<summary>
  Clock Frequency - Divide by 5
</summary>

[Design](https://github.com/aditya-rv-vlsi/Verilog/blob/main/div_by_5_mod.v)
[Testbench](url)

Generated Schematic:

![image](https://github.com/user-attachments/assets/ec5a3583-d634-4991-831b-aff69dae9bf6)

Output Waveform:

</details>
***

***
<details>
<summary>
  Clock Frequency - Divide by 2
</summary>

[Design]([url](https://github.com/aditya-rv-vlsi/Verilog/blob/main/div_by_2.v))
[Testbench](url)

Generated Schematic:

![image](https://github.com/user-attachments/assets/83de265d-a070-43c0-9ea0-5634c5fbf708)

Output Waveform:

</details>
***
Output Waveform:


***
