
FlightController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3a0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000708  0800c4b0  0800c4b0  0001c4b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbb8  0800cbb8  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800cbb8  0800cbb8  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cbb8  0800cbb8  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbb8  0800cbb8  0001cbb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cbbc  0800cbbc  0001cbbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800cbc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000062c  200001e8  0800cda4  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000814  0800cda4  00020814  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f9e  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ccc  00000000  00000000  000351ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001430  00000000  00000000  00037e78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012e8  00000000  00000000  000392a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016a2d  00000000  00000000  0003a590  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ed50  00000000  00000000  00050fbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007e20e  00000000  00000000  0005fd0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ddf1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063b8  00000000  00000000  000ddf98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c498 	.word	0x0800c498

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800c498 	.word	0x0800c498

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000be4:	f1a2 0201 	sub.w	r2, r2, #1
 8000be8:	d1ed      	bne.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <MPU6050_check>:
#define MPU6050_ACCEL_XOUT_H_REG		0x3B



MPU6050_Result MPU6050_check(I2C_HandleTypeDef* I2Cx)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af04      	add	r7, sp, #16
 8001116:	6078      	str	r0, [r7, #4]
	//I2C_HandleTypeDef* Handle = I2Cx;
	uint8_t data;

	HAL_I2C_Mem_Read (I2Cx, MPU6050_ADDRESS,MPU6050_WHO_AM_I_REG,1, &data, 1, 1000);
 8001118:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111c:	9302      	str	r3, [sp, #8]
 800111e:	2301      	movs	r3, #1
 8001120:	9301      	str	r3, [sp, #4]
 8001122:	f107 030f 	add.w	r3, r7, #15
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	2301      	movs	r3, #1
 800112a:	2275      	movs	r2, #117	; 0x75
 800112c:	21d0      	movs	r1, #208	; 0xd0
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f005 fad0 	bl	80066d4 <HAL_I2C_Mem_Read>

	if(data==MPU6050_I_AM) return MPU6050_DETECTED;
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	2b68      	cmp	r3, #104	; 0x68
 8001138:	d101      	bne.n	800113e <MPU6050_check+0x2e>
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <MPU6050_check+0x30>
	else return MPU6050_NOTDETECTED;
 800113e:	2300      	movs	r3, #0

}
 8001140:	4618      	mov	r0, r3
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <MPU6050_init>:

void MPU6050_init(I2C_HandleTypeDef* I2Cx)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af04      	add	r7, sp, #16
 800114e:	6078      	str	r0, [r7, #4]
	uint8_t data=0; //wake sensor, clk=8Mhz(internal)
 8001150:	2300      	movs	r3, #0
 8001152:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_PWR_MGMT_1_REG, 1,&data, 1, 1000);
 8001154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001158:	9302      	str	r3, [sp, #8]
 800115a:	2301      	movs	r3, #1
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	f107 030f 	add.w	r3, r7, #15
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	2301      	movs	r3, #1
 8001166:	226b      	movs	r2, #107	; 0x6b
 8001168:	21d0      	movs	r1, #208	; 0xd0
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f005 f9b8 	bl	80064e0 <HAL_I2C_Mem_Write>

	//Set sample rate
	data=7;//set to 1khz sample rate
 8001170:	2307      	movs	r3, #7
 8001172:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_SMPLRT_DIV_REG, 1,&data, 1, 1000);
 8001174:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001178:	9302      	str	r3, [sp, #8]
 800117a:	2301      	movs	r3, #1
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	f107 030f 	add.w	r3, r7, #15
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2301      	movs	r3, #1
 8001186:	2219      	movs	r2, #25
 8001188:	21d0      	movs	r1, #208	; 0xd0
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f005 f9a8 	bl	80064e0 <HAL_I2C_Mem_Write>

	//Gyro config
	data=1<<3;//Set  500 /s
 8001190:	2308      	movs	r3, #8
 8001192:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_GYRO_CONFIG_REG, 1,&data, 1, 1000);
 8001194:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001198:	9302      	str	r3, [sp, #8]
 800119a:	2301      	movs	r3, #1
 800119c:	9301      	str	r3, [sp, #4]
 800119e:	f107 030f 	add.w	r3, r7, #15
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	2301      	movs	r3, #1
 80011a6:	221b      	movs	r2, #27
 80011a8:	21d0      	movs	r1, #208	; 0xd0
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f005 f998 	bl	80064e0 <HAL_I2C_Mem_Write>

	//Accel config
	data=2<<3;//Set +-8g
 80011b0:	2310      	movs	r3, #16
 80011b2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_ACCEL_CONFIG_REG, 1,&data, 1, 1000);
 80011b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011b8:	9302      	str	r3, [sp, #8]
 80011ba:	2301      	movs	r3, #1
 80011bc:	9301      	str	r3, [sp, #4]
 80011be:	f107 030f 	add.w	r3, r7, #15
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	2301      	movs	r3, #1
 80011c6:	221c      	movs	r2, #28
 80011c8:	21d0      	movs	r1, #208	; 0xd0
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f005 f988 	bl	80064e0 <HAL_I2C_Mem_Write>
}
 80011d0:	bf00      	nop
 80011d2:	3710      	adds	r7, #16
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <MPU6050_accread>:

void MPU6050_accread(I2C_HandleTypeDef* I2Cx, MPU6050str* DataStruct)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af04      	add	r7, sp, #16
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
	uint8_t data[6];
	HAL_I2C_Mem_Read (I2Cx, MPU6050_ADDRESS, MPU6050_ACCEL_XOUT_H_REG, 1, data, 6, 1000);
 80011e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011e6:	9302      	str	r3, [sp, #8]
 80011e8:	2306      	movs	r3, #6
 80011ea:	9301      	str	r3, [sp, #4]
 80011ec:	f107 0308 	add.w	r3, r7, #8
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	2301      	movs	r3, #1
 80011f4:	223b      	movs	r2, #59	; 0x3b
 80011f6:	21d0      	movs	r1, #208	; 0xd0
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f005 fa6b 	bl	80066d4 <HAL_I2C_Mem_Read>

	DataStruct->Accelerometer_X = (int16_t)(data[0] << 8 | data [1]);
 80011fe:	7a3b      	ldrb	r3, [r7, #8]
 8001200:	021b      	lsls	r3, r3, #8
 8001202:	b21a      	sxth	r2, r3
 8001204:	7a7b      	ldrb	r3, [r7, #9]
 8001206:	b21b      	sxth	r3, r3
 8001208:	4313      	orrs	r3, r2
 800120a:	b21a      	sxth	r2, r3
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	801a      	strh	r2, [r3, #0]
	DataStruct->Accelerometer_Y = (int16_t)(data[2] << 8 | data [3]);
 8001210:	7abb      	ldrb	r3, [r7, #10]
 8001212:	021b      	lsls	r3, r3, #8
 8001214:	b21a      	sxth	r2, r3
 8001216:	7afb      	ldrb	r3, [r7, #11]
 8001218:	b21b      	sxth	r3, r3
 800121a:	4313      	orrs	r3, r2
 800121c:	b21a      	sxth	r2, r3
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	805a      	strh	r2, [r3, #2]
	DataStruct->Accelerometer_Z = (int16_t)(data[4] << 8 | data [5]);
 8001222:	7b3b      	ldrb	r3, [r7, #12]
 8001224:	021b      	lsls	r3, r3, #8
 8001226:	b21a      	sxth	r2, r3
 8001228:	7b7b      	ldrb	r3, [r7, #13]
 800122a:	b21b      	sxth	r3, r3
 800122c:	4313      	orrs	r3, r2
 800122e:	b21a      	sxth	r2, r3
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	809a      	strh	r2, [r3, #4]

}
 8001234:	bf00      	nop
 8001236:	3710      	adds	r7, #16
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <MPU6050_gyroread>:

void MPU6050_gyroread(I2C_HandleTypeDef* I2Cx, MPU6050str* DataStruct)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b088      	sub	sp, #32
 8001240:	af04      	add	r7, sp, #16
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	6039      	str	r1, [r7, #0]
	uint8_t data[6];
	HAL_I2C_Mem_Read (I2Cx, MPU6050_ADDRESS, MPU6050_GYRO_XOUT_H_REG, 1, data, 6, 1000);
 8001246:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800124a:	9302      	str	r3, [sp, #8]
 800124c:	2306      	movs	r3, #6
 800124e:	9301      	str	r3, [sp, #4]
 8001250:	f107 0308 	add.w	r3, r7, #8
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	2301      	movs	r3, #1
 8001258:	2243      	movs	r2, #67	; 0x43
 800125a:	21d0      	movs	r1, #208	; 0xd0
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f005 fa39 	bl	80066d4 <HAL_I2C_Mem_Read>

	DataStruct->Gyroscope_X = (int16_t)(data[0] << 8 | data [1]);
 8001262:	7a3b      	ldrb	r3, [r7, #8]
 8001264:	021b      	lsls	r3, r3, #8
 8001266:	b21a      	sxth	r2, r3
 8001268:	7a7b      	ldrb	r3, [r7, #9]
 800126a:	b21b      	sxth	r3, r3
 800126c:	4313      	orrs	r3, r2
 800126e:	b21a      	sxth	r2, r3
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	80da      	strh	r2, [r3, #6]
	DataStruct->Gyroscope_Y = (int16_t)(data[2] << 8 | data [3]);
 8001274:	7abb      	ldrb	r3, [r7, #10]
 8001276:	021b      	lsls	r3, r3, #8
 8001278:	b21a      	sxth	r2, r3
 800127a:	7afb      	ldrb	r3, [r7, #11]
 800127c:	b21b      	sxth	r3, r3
 800127e:	4313      	orrs	r3, r2
 8001280:	b21a      	sxth	r2, r3
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	811a      	strh	r2, [r3, #8]
	DataStruct->Gyroscope_Z = (int16_t)(data[4] << 8 | data [5]);
 8001286:	7b3b      	ldrb	r3, [r7, #12]
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	b21a      	sxth	r2, r3
 800128c:	7b7b      	ldrb	r3, [r7, #13]
 800128e:	b21b      	sxth	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	b21a      	sxth	r2, r3
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	815a      	strh	r2, [r3, #10]
}
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <SPI_I2S_SendData>:
#define I2S_MUL_MASK         ((uint32_t)(0x0000F000))
#define I2S_DIV_MASK         ((uint32_t)(0x000000F0))


void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80012ac:	887a      	ldrh	r2, [r7, #2]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	60da      	str	r2, [r3, #12]
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr

080012bc <SPI_I2S_ReceiveData>:

uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Return the data in the DR register */
  return SPIx->DR;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	b29b      	uxth	r3, r3
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr

080012d4 <SPI_I2S_GetFlagStatus>:


FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	460b      	mov	r3, r1
 80012de:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80012e0:	2300      	movs	r3, #0
 80012e2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	689a      	ldr	r2, [r3, #8]
 80012e8:	887b      	ldrh	r3, [r7, #2]
 80012ea:	4013      	ands	r3, r2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d002      	beq.n	80012f6 <SPI_I2S_GetFlagStatus+0x22>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80012f0:	2301      	movs	r3, #1
 80012f2:	73fb      	strb	r3, [r7, #15]
 80012f4:	e001      	b.n	80012fa <SPI_I2S_GetFlagStatus+0x26>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80012f6:	2300      	movs	r3, #0
 80012f8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80012fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3714      	adds	r7, #20
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr
	...

08001308 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001308:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800130c:	b085      	sub	sp, #20
 800130e:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

	//test timings DWT counter
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001310:	4b76      	ldr	r3, [pc, #472]	; (80014ec <main+0x1e4>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	4a75      	ldr	r2, [pc, #468]	; (80014ec <main+0x1e4>)
 8001316:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800131a:	60d3      	str	r3, [r2, #12]
	DWT->CYCCNT = 0;
 800131c:	4b74      	ldr	r3, [pc, #464]	; (80014f0 <main+0x1e8>)
 800131e:	2200      	movs	r2, #0
 8001320:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= 1;
 8001322:	4b73      	ldr	r3, [pc, #460]	; (80014f0 <main+0x1e8>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a72      	ldr	r2, [pc, #456]	; (80014f0 <main+0x1e8>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800132e:	f003 fde7 	bl	8004f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001332:	f000 fcff 	bl	8001d34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001336:	f000 ff37 	bl	80021a8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800133a:	f000 fd57 	bl	8001dec <MX_ADC1_Init>
  MX_I2C2_Init();
 800133e:	f000 fd93 	bl	8001e68 <MX_I2C2_Init>
  MX_SPI2_Init();
 8001342:	f000 fdbf 	bl	8001ec4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001346:	f000 fdf3 	bl	8001f30 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800134a:	f000 ff03 	bl	8002154 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800134e:	f000 feb5 	bl	80020bc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc1);
 8001352:	4868      	ldr	r0, [pc, #416]	; (80014f4 <main+0x1ec>)
 8001354:	f004 fa68 	bl	8005828 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 8001358:	4866      	ldr	r0, [pc, #408]	; (80014f4 <main+0x1ec>)
 800135a:	f003 ff2d 	bl	80051b8 <HAL_ADC_Start>

  //DEFAULT FLASH CONSTANTS--------------------------------------------------------------------------
  FlashDataDefault.controlData=CONTROLWORD;
 800135e:	4b66      	ldr	r3, [pc, #408]	; (80014f8 <main+0x1f0>)
 8001360:	2207      	movs	r2, #7
 8001362:	601a      	str	r2, [r3, #0]
  FlashDataDefault.pid_p_gain_pitch=5.0;
 8001364:	4b64      	ldr	r3, [pc, #400]	; (80014f8 <main+0x1f0>)
 8001366:	4a65      	ldr	r2, [pc, #404]	; (80014fc <main+0x1f4>)
 8001368:	605a      	str	r2, [r3, #4]
  FlashDataDefault.pid_i_gain_pitch=0.001;
 800136a:	4b63      	ldr	r3, [pc, #396]	; (80014f8 <main+0x1f0>)
 800136c:	4a64      	ldr	r2, [pc, #400]	; (8001500 <main+0x1f8>)
 800136e:	609a      	str	r2, [r3, #8]
  FlashDataDefault.pid_d_gain_pitch=500.0;
 8001370:	4b61      	ldr	r3, [pc, #388]	; (80014f8 <main+0x1f0>)
 8001372:	4a64      	ldr	r2, [pc, #400]	; (8001504 <main+0x1fc>)
 8001374:	60da      	str	r2, [r3, #12]
  FlashDataDefault.pid_p_gain_roll=5.0;
 8001376:	4b60      	ldr	r3, [pc, #384]	; (80014f8 <main+0x1f0>)
 8001378:	4a60      	ldr	r2, [pc, #384]	; (80014fc <main+0x1f4>)
 800137a:	611a      	str	r2, [r3, #16]
  FlashDataDefault.pid_i_gain_roll=0.001;
 800137c:	4b5e      	ldr	r3, [pc, #376]	; (80014f8 <main+0x1f0>)
 800137e:	4a60      	ldr	r2, [pc, #384]	; (8001500 <main+0x1f8>)
 8001380:	615a      	str	r2, [r3, #20]
  FlashDataDefault.pid_d_gain_roll=500.0;
 8001382:	4b5d      	ldr	r3, [pc, #372]	; (80014f8 <main+0x1f0>)
 8001384:	4a5f      	ldr	r2, [pc, #380]	; (8001504 <main+0x1fc>)
 8001386:	619a      	str	r2, [r3, #24]
  FlashDataDefault.pid_p_gain_yaw=4;
 8001388:	4b5b      	ldr	r3, [pc, #364]	; (80014f8 <main+0x1f0>)
 800138a:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800138e:	61da      	str	r2, [r3, #28]
  FlashDataDefault.pid_i_gain_yaw=0;
 8001390:	4b59      	ldr	r3, [pc, #356]	; (80014f8 <main+0x1f0>)
 8001392:	f04f 0200 	mov.w	r2, #0
 8001396:	621a      	str	r2, [r3, #32]
  FlashDataDefault.pid_d_gain_yaw=0;
 8001398:	4b57      	ldr	r3, [pc, #348]	; (80014f8 <main+0x1f0>)
 800139a:	f04f 0200 	mov.w	r2, #0
 800139e:	625a      	str	r2, [r3, #36]	; 0x24
  FlashDataDefault.pid_max_pitch = 400;
 80013a0:	4b55      	ldr	r3, [pc, #340]	; (80014f8 <main+0x1f0>)
 80013a2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80013a6:	629a      	str	r2, [r3, #40]	; 0x28
  FlashDataDefault.pid_i_max_pitch = 100;
 80013a8:	4b53      	ldr	r3, [pc, #332]	; (80014f8 <main+0x1f0>)
 80013aa:	2264      	movs	r2, #100	; 0x64
 80013ac:	62da      	str	r2, [r3, #44]	; 0x2c
  FlashDataDefault.pid_max_roll = 400;
 80013ae:	4b52      	ldr	r3, [pc, #328]	; (80014f8 <main+0x1f0>)
 80013b0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80013b4:	631a      	str	r2, [r3, #48]	; 0x30
  FlashDataDefault.pid_i_max_roll = 100;
 80013b6:	4b50      	ldr	r3, [pc, #320]	; (80014f8 <main+0x1f0>)
 80013b8:	2264      	movs	r2, #100	; 0x64
 80013ba:	635a      	str	r2, [r3, #52]	; 0x34
  FlashDataDefault.pid_max_yaw = 0;
 80013bc:	4b4e      	ldr	r3, [pc, #312]	; (80014f8 <main+0x1f0>)
 80013be:	2200      	movs	r2, #0
 80013c0:	639a      	str	r2, [r3, #56]	; 0x38
  FlashDataDefault.pid_i_max_yaw = 0;
 80013c2:	4b4d      	ldr	r3, [pc, #308]	; (80014f8 <main+0x1f0>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	63da      	str	r2, [r3, #60]	; 0x3c
  FlashDataDefault.maxpitchdegree=20; //degrees
 80013c8:	4b4b      	ldr	r3, [pc, #300]	; (80014f8 <main+0x1f0>)
 80013ca:	4a4f      	ldr	r2, [pc, #316]	; (8001508 <main+0x200>)
 80013cc:	641a      	str	r2, [r3, #64]	; 0x40
  FlashDataDefault.maxrolldegree=20;  //degrees
 80013ce:	4b4a      	ldr	r3, [pc, #296]	; (80014f8 <main+0x1f0>)
 80013d0:	4a4d      	ldr	r2, [pc, #308]	; (8001508 <main+0x200>)
 80013d2:	645a      	str	r2, [r3, #68]	; 0x44
  FlashDataDefault.maxyawdegree=180;  //degrees
 80013d4:	4b48      	ldr	r3, [pc, #288]	; (80014f8 <main+0x1f0>)
 80013d6:	4a4d      	ldr	r2, [pc, #308]	; (800150c <main+0x204>)
 80013d8:	649a      	str	r2, [r3, #72]	; 0x48
  FlashDataDefault.minthrottle=80;    //80counts of 1000 to spin rotors
 80013da:	4b47      	ldr	r3, [pc, #284]	; (80014f8 <main+0x1f0>)
 80013dc:	4a4c      	ldr	r2, [pc, #304]	; (8001510 <main+0x208>)
 80013de:	64da      	str	r2, [r3, #76]	; 0x4c
  FlashDataDefault.maxthrottle=800;   //800counts of 1000 (80%)
 80013e0:	4b45      	ldr	r3, [pc, #276]	; (80014f8 <main+0x1f0>)
 80013e2:	4a4c      	ldr	r2, [pc, #304]	; (8001514 <main+0x20c>)
 80013e4:	651a      	str	r2, [r3, #80]	; 0x50


  if( CheckFlashData(FLASHCONSTADDR) == CONTROLWORD ) //Check if any Data is present
 80013e6:	484c      	ldr	r0, [pc, #304]	; (8001518 <main+0x210>)
 80013e8:	f001 f924 	bl	8002634 <CheckFlashData>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b07      	cmp	r3, #7
 80013f0:	d108      	bne.n	8001404 <main+0xfc>
  {
	  //Read Data and Save parameters into ACTIVE structure
	  ReadFlashData(FLASHCONSTADDR, &FlashDataActive);
 80013f2:	494a      	ldr	r1, [pc, #296]	; (800151c <main+0x214>)
 80013f4:	4848      	ldr	r0, [pc, #288]	; (8001518 <main+0x210>)
 80013f6:	f001 f929 	bl	800264c <ReadFlashData>
	  ReadFlashData(FLASHCONSTADDR, &FlashDataFlash);
 80013fa:	4949      	ldr	r1, [pc, #292]	; (8001520 <main+0x218>)
 80013fc:	4846      	ldr	r0, [pc, #280]	; (8001518 <main+0x210>)
 80013fe:	f001 f925 	bl	800264c <ReadFlashData>
 8001402:	e00b      	b.n	800141c <main+0x114>

  }
  else
  {
	  //Write default values into Flash, Read back data into Active Structure
	  WriteFlashData(FLASHCONSTADDR, &FlashDataDefault);
 8001404:	493c      	ldr	r1, [pc, #240]	; (80014f8 <main+0x1f0>)
 8001406:	4844      	ldr	r0, [pc, #272]	; (8001518 <main+0x210>)
 8001408:	f000 ff70 	bl	80022ec <WriteFlashData>
	  ReadFlashData(FLASHCONSTADDR, &FlashDataActive);
 800140c:	4943      	ldr	r1, [pc, #268]	; (800151c <main+0x214>)
 800140e:	4842      	ldr	r0, [pc, #264]	; (8001518 <main+0x210>)
 8001410:	f001 f91c 	bl	800264c <ReadFlashData>
	  ReadFlashData(FLASHCONSTADDR, &FlashDataFlash);
 8001414:	4942      	ldr	r1, [pc, #264]	; (8001520 <main+0x218>)
 8001416:	4840      	ldr	r0, [pc, #256]	; (8001518 <main+0x210>)
 8001418:	f001 f918 	bl	800264c <ReadFlashData>
  }//------------------------------------------------------------------------------------------------------


  HAL_Delay(400);//wait for stable power
 800141c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001420:	f003 fdd0 	bl	8004fc4 <HAL_Delay>

  MPU6050rezulatat=MPU6050_check(&hi2c2);
 8001424:	483f      	ldr	r0, [pc, #252]	; (8001524 <main+0x21c>)
 8001426:	f7ff fe73 	bl	8001110 <MPU6050_check>
 800142a:	4603      	mov	r3, r0
 800142c:	461a      	mov	r2, r3
 800142e:	4b3e      	ldr	r3, [pc, #248]	; (8001528 <main+0x220>)
 8001430:	701a      	strb	r2, [r3, #0]
  MPU6050_init(&hi2c2);
 8001432:	483c      	ldr	r0, [pc, #240]	; (8001524 <main+0x21c>)
 8001434:	f7ff fe88 	bl	8001148 <MPU6050_init>

  HAL_Delay(400);//for stable MPU6050 readings after init
 8001438:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800143c:	f003 fdc2 	bl	8004fc4 <HAL_Delay>

  //NRF24 INIT
  SPI2->CR1|=SPI_CR1_SPE; //enable SPI
 8001440:	4b3a      	ldr	r3, [pc, #232]	; (800152c <main+0x224>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a39      	ldr	r2, [pc, #228]	; (800152c <main+0x224>)
 8001446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800144a:	6013      	str	r3, [r2, #0]

  nRF24_CE_L(); // RX/TX disabled
 800144c:	2200      	movs	r2, #0
 800144e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001452:	4837      	ldr	r0, [pc, #220]	; (8001530 <main+0x228>)
 8001454:	f004 feec 	bl	8006230 <HAL_GPIO_WritePin>

  wifiOK=nRF24_Check();
 8001458:	f001 fba0 	bl	8002b9c <nRF24_Check>
 800145c:	4603      	mov	r3, r0
 800145e:	461a      	mov	r2, r3
 8001460:	4b34      	ldr	r3, [pc, #208]	; (8001534 <main+0x22c>)
 8001462:	601a      	str	r2, [r3, #0]

  nRF24_Init(); //Default init
 8001464:	f001 fb48 	bl	8002af8 <nRF24_Init>

  // Disable ShockBurst for all RX pipes
  nRF24_DisableAA(0xFF);
 8001468:	20ff      	movs	r0, #255	; 0xff
 800146a:	f001 fd29 	bl	8002ec0 <nRF24_DisableAA>

  // Set RF channel
  nRF24_SetRFChannel(15); //2400Mhz + 15Mhz
 800146e:	200f      	movs	r0, #15
 8001470:	f001 fc23 	bl	8002cba <nRF24_SetRFChannel>

  // Set data rate
  nRF24_SetDataRate(nRF24_DR_250kbps);
 8001474:	2020      	movs	r0, #32
 8001476:	f001 fcb4 	bl	8002de2 <nRF24_SetDataRate>

  // Set CRC scheme
  nRF24_SetCRCScheme(nRF24_CRC_1byte);
 800147a:	2008      	movs	r0, #8
 800147c:	f001 fbfc 	bl	8002c78 <nRF24_SetCRCScheme>

  // Set address width, its common for all pipes (RX and TX)
  nRF24_SetAddrWidth(3);
 8001480:	2003      	movs	r0, #3
 8001482:	f001 fc28 	bl	8002cd6 <nRF24_SetAddrWidth>

  nRF24_SetAddr(nRF24_PIPE1, nRF24_ADDR); //PROGRAM PIPE1!! for RX
 8001486:	492c      	ldr	r1, [pc, #176]	; (8001538 <main+0x230>)
 8001488:	2001      	movs	r0, #1
 800148a:	f001 fc35 	bl	8002cf8 <nRF24_SetAddr>

  nRF24_SetRXPipe(nRF24_PIPE1, nRF24_AA_OFF, 8); // Auto-ACK: disabled
 800148e:	2208      	movs	r2, #8
 8001490:	2100      	movs	r1, #0
 8001492:	2001      	movs	r0, #1
 8001494:	f001 fcc0 	bl	8002e18 <nRF24_SetRXPipe>


  nRF24_SetAddr(nRF24_PIPETX, nRF24_ADDR);
 8001498:	4927      	ldr	r1, [pc, #156]	; (8001538 <main+0x230>)
 800149a:	2006      	movs	r0, #6
 800149c:	f001 fc2c 	bl	8002cf8 <nRF24_SetAddr>

  // Set TX power
  nRF24_SetTXPower(nRF24_TXPWR_6dBm);
 80014a0:	2004      	movs	r0, #4
 80014a2:	f001 fc83 	bl	8002dac <nRF24_SetTXPower>

  // Set operational mode
  nRF24_SetOperationalMode(nRF24_MODE_RX);
 80014a6:	2001      	movs	r0, #1
 80014a8:	f001 fbc5 	bl	8002c36 <nRF24_SetOperationalMode>

  // Clear any pending IRQ flags
  nRF24_ClearIRQFlags();
 80014ac:	f001 fd52 	bl	8002f54 <nRF24_ClearIRQFlags>

  // Wake the transceiver
  nRF24_SetPowerMode(nRF24_PWR_UP);
 80014b0:	2002      	movs	r0, #2
 80014b2:	f001 fba1 	bl	8002bf8 <nRF24_SetPowerMode>

  nRF24_CE_H();//Enable RX
 80014b6:	2201      	movs	r2, #1
 80014b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014bc:	481c      	ldr	r0, [pc, #112]	; (8001530 <main+0x228>)
 80014be:	f004 feb7 	bl	8006230 <HAL_GPIO_WritePin>

  //get GYRO offset
  HAL_Delay(2000);//wait to connect battery
 80014c2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80014c6:	f003 fd7d 	bl	8004fc4 <HAL_Delay>
  GyroCalibStatus=1;
 80014ca:	4b1c      	ldr	r3, [pc, #112]	; (800153c <main+0x234>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	601a      	str	r2, [r3, #0]

  SUMGyroX=0;
 80014d0:	4b1b      	ldr	r3, [pc, #108]	; (8001540 <main+0x238>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
  SUMGyroY=0;
 80014d6:	4b1b      	ldr	r3, [pc, #108]	; (8001544 <main+0x23c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
  SUMGyroZ=0;
 80014dc:	4b1a      	ldr	r3, [pc, #104]	; (8001548 <main+0x240>)
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]

  for(i=0;i<1000;i++)
 80014e2:	4b1a      	ldr	r3, [pc, #104]	; (800154c <main+0x244>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	e059      	b.n	800159e <main+0x296>
 80014ea:	bf00      	nop
 80014ec:	e000edf0 	.word	0xe000edf0
 80014f0:	e0001000 	.word	0xe0001000
 80014f4:	20000454 	.word	0x20000454
 80014f8:	20000358 	.word	0x20000358
 80014fc:	40a00000 	.word	0x40a00000
 8001500:	3a83126f 	.word	0x3a83126f
 8001504:	43fa0000 	.word	0x43fa0000
 8001508:	41a00000 	.word	0x41a00000
 800150c:	43340000 	.word	0x43340000
 8001510:	42a00000 	.word	0x42a00000
 8001514:	44480000 	.word	0x44480000
 8001518:	0800fc00 	.word	0x0800fc00
 800151c:	20000524 	.word	0x20000524
 8001520:	200005cc 	.word	0x200005cc
 8001524:	200002e0 	.word	0x200002e0
 8001528:	200004ca 	.word	0x200004ca
 800152c:	40003800 	.word	0x40003800
 8001530:	40010c00 	.word	0x40010c00
 8001534:	200003b8 	.word	0x200003b8
 8001538:	0800c748 	.word	0x0800c748
 800153c:	20000210 	.word	0x20000210
 8001540:	20000630 	.word	0x20000630
 8001544:	200004d0 	.word	0x200004d0
 8001548:	20000430 	.word	0x20000430
 800154c:	20000208 	.word	0x20000208
  {
	  MPU6050_gyroread(&hi2c2,&mpu6050DataStr);
 8001550:	49a9      	ldr	r1, [pc, #676]	; (80017f8 <main+0x4f0>)
 8001552:	48aa      	ldr	r0, [pc, #680]	; (80017fc <main+0x4f4>)
 8001554:	f7ff fe72 	bl	800123c <MPU6050_gyroread>
	  SUMGyroX+=mpu6050DataStr.Gyroscope_X;
 8001558:	4ba7      	ldr	r3, [pc, #668]	; (80017f8 <main+0x4f0>)
 800155a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800155e:	461a      	mov	r2, r3
 8001560:	4ba7      	ldr	r3, [pc, #668]	; (8001800 <main+0x4f8>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4413      	add	r3, r2
 8001566:	4aa6      	ldr	r2, [pc, #664]	; (8001800 <main+0x4f8>)
 8001568:	6013      	str	r3, [r2, #0]
	  SUMGyroY+=mpu6050DataStr.Gyroscope_Y;
 800156a:	4ba3      	ldr	r3, [pc, #652]	; (80017f8 <main+0x4f0>)
 800156c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001570:	461a      	mov	r2, r3
 8001572:	4ba4      	ldr	r3, [pc, #656]	; (8001804 <main+0x4fc>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4413      	add	r3, r2
 8001578:	4aa2      	ldr	r2, [pc, #648]	; (8001804 <main+0x4fc>)
 800157a:	6013      	str	r3, [r2, #0]
	  SUMGyroZ+=mpu6050DataStr.Gyroscope_Z;
 800157c:	4b9e      	ldr	r3, [pc, #632]	; (80017f8 <main+0x4f0>)
 800157e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001582:	461a      	mov	r2, r3
 8001584:	4ba0      	ldr	r3, [pc, #640]	; (8001808 <main+0x500>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4413      	add	r3, r2
 800158a:	4a9f      	ldr	r2, [pc, #636]	; (8001808 <main+0x500>)
 800158c:	6013      	str	r3, [r2, #0]
	  HAL_Delay(1);
 800158e:	2001      	movs	r0, #1
 8001590:	f003 fd18 	bl	8004fc4 <HAL_Delay>
  for(i=0;i<1000;i++)
 8001594:	4b9d      	ldr	r3, [pc, #628]	; (800180c <main+0x504>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	3301      	adds	r3, #1
 800159a:	4a9c      	ldr	r2, [pc, #624]	; (800180c <main+0x504>)
 800159c:	6013      	str	r3, [r2, #0]
 800159e:	4b9b      	ldr	r3, [pc, #620]	; (800180c <main+0x504>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80015a6:	d3d3      	bcc.n	8001550 <main+0x248>
  }

  GyroXOff=SUMGyroX/1000;
 80015a8:	4b95      	ldr	r3, [pc, #596]	; (8001800 <main+0x4f8>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a98      	ldr	r2, [pc, #608]	; (8001810 <main+0x508>)
 80015ae:	fb82 1203 	smull	r1, r2, r2, r3
 80015b2:	1192      	asrs	r2, r2, #6
 80015b4:	17db      	asrs	r3, r3, #31
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	4b96      	ldr	r3, [pc, #600]	; (8001814 <main+0x50c>)
 80015bc:	801a      	strh	r2, [r3, #0]
  GyroYOff=SUMGyroY/1000;
 80015be:	4b91      	ldr	r3, [pc, #580]	; (8001804 <main+0x4fc>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a93      	ldr	r2, [pc, #588]	; (8001810 <main+0x508>)
 80015c4:	fb82 1203 	smull	r1, r2, r2, r3
 80015c8:	1192      	asrs	r2, r2, #6
 80015ca:	17db      	asrs	r3, r3, #31
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	4b91      	ldr	r3, [pc, #580]	; (8001818 <main+0x510>)
 80015d2:	801a      	strh	r2, [r3, #0]
  GyroZOff=SUMGyroZ/1000;
 80015d4:	4b8c      	ldr	r3, [pc, #560]	; (8001808 <main+0x500>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a8d      	ldr	r2, [pc, #564]	; (8001810 <main+0x508>)
 80015da:	fb82 1203 	smull	r1, r2, r2, r3
 80015de:	1192      	asrs	r2, r2, #6
 80015e0:	17db      	asrs	r3, r3, #31
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	b21a      	sxth	r2, r3
 80015e6:	4b8d      	ldr	r3, [pc, #564]	; (800181c <main+0x514>)
 80015e8:	801a      	strh	r2, [r3, #0]

  GyroCalibStatus=0;
 80015ea:	4b8d      	ldr	r3, [pc, #564]	; (8001820 <main+0x518>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]

  //startup angles Accel to Gyro transfer
  AnglePitchGyro=AnglePitchAccel;
 80015f0:	4b8c      	ldr	r3, [pc, #560]	; (8001824 <main+0x51c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a8c      	ldr	r2, [pc, #560]	; (8001828 <main+0x520>)
 80015f6:	6013      	str	r3, [r2, #0]
  AngleRollGyro=AngleRollAccel;
 80015f8:	4b8c      	ldr	r3, [pc, #560]	; (800182c <main+0x524>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a8c      	ldr	r2, [pc, #560]	; (8001830 <main+0x528>)
 80015fe:	6013      	str	r3, [r2, #0]

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001600:	2100      	movs	r1, #0
 8001602:	488c      	ldr	r0, [pc, #560]	; (8001834 <main+0x52c>)
 8001604:	f006 fc44 	bl	8007e90 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001608:	2104      	movs	r1, #4
 800160a:	488a      	ldr	r0, [pc, #552]	; (8001834 <main+0x52c>)
 800160c:	f006 fc40 	bl	8007e90 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001610:	2108      	movs	r1, #8
 8001612:	4888      	ldr	r0, [pc, #544]	; (8001834 <main+0x52c>)
 8001614:	f006 fc3c 	bl	8007e90 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001618:	210c      	movs	r1, #12
 800161a:	4886      	ldr	r0, [pc, #536]	; (8001834 <main+0x52c>)
 800161c:	f006 fc38 	bl	8007e90 <HAL_TIM_PWM_Start>

  MotorStatus=MOTOROFF;
 8001620:	4b85      	ldr	r3, [pc, #532]	; (8001838 <main+0x530>)
 8001622:	2201      	movs	r2, #1
 8001624:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim2);//Start at the END of Main Initialization
 8001626:	4885      	ldr	r0, [pc, #532]	; (800183c <main+0x534>)
 8001628:	f006 fbda 	bl	8007de0 <HAL_TIM_Base_Start_IT>
    /* USER CODE BEGIN 3 */

	  //own function is used for UART TX, very basic function for direct Register write one char at the time
	  //HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 ); //removed ->missing bytes on occasion

	  HAL_Delay(100);
 800162c:	2064      	movs	r0, #100	; 0x64
 800162e:	f003 fcc9 	bl	8004fc4 <HAL_Delay>

	  sprintf(UartTXbuff0,T_HIDE_CUR);
 8001632:	4b83      	ldr	r3, [pc, #524]	; (8001840 <main+0x538>)
 8001634:	4a83      	ldr	r2, [pc, #524]	; (8001844 <main+0x53c>)
 8001636:	6810      	ldr	r0, [r2, #0]
 8001638:	6018      	str	r0, [r3, #0]
 800163a:	8891      	ldrh	r1, [r2, #4]
 800163c:	7992      	ldrb	r2, [r2, #6]
 800163e:	8099      	strh	r1, [r3, #4]
 8001640:	719a      	strb	r2, [r3, #6]
	  WriteString(UartTXbuff0);
 8001642:	487f      	ldr	r0, [pc, #508]	; (8001840 <main+0x538>)
 8001644:	f001 f8ea 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0,T_GO_TO,1,1); //Go to start Screen
 8001648:	2301      	movs	r3, #1
 800164a:	2201      	movs	r2, #1
 800164c:	497e      	ldr	r1, [pc, #504]	; (8001848 <main+0x540>)
 800164e:	487c      	ldr	r0, [pc, #496]	; (8001840 <main+0x538>)
 8001650:	f008 f800 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001654:	487a      	ldr	r0, [pc, #488]	; (8001840 <main+0x538>)
 8001656:	f001 f8e1 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0,T_CLR_SCREEN);
 800165a:	4b79      	ldr	r3, [pc, #484]	; (8001840 <main+0x538>)
 800165c:	4a7b      	ldr	r2, [pc, #492]	; (800184c <main+0x544>)
 800165e:	6810      	ldr	r0, [r2, #0]
 8001660:	6018      	str	r0, [r3, #0]
 8001662:	7912      	ldrb	r2, [r2, #4]
 8001664:	711a      	strb	r2, [r3, #4]
	  WriteString(UartTXbuff0);
 8001666:	4876      	ldr	r0, [pc, #472]	; (8001840 <main+0x538>)
 8001668:	f001 f8d8 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Motor Status %u \n\r",MotorStatus);
 800166c:	4b72      	ldr	r3, [pc, #456]	; (8001838 <main+0x530>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4977      	ldr	r1, [pc, #476]	; (8001850 <main+0x548>)
 8001674:	4872      	ldr	r0, [pc, #456]	; (8001840 <main+0x538>)
 8001676:	f007 ffed 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 800167a:	4871      	ldr	r0, [pc, #452]	; (8001840 <main+0x538>)
 800167c:	f001 f8ce 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "ThrottleIN %.2f \n\r",ThrottleINscaled);
 8001680:	4b74      	ldr	r3, [pc, #464]	; (8001854 <main+0x54c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4618      	mov	r0, r3
 8001686:	f7fe fecf 	bl	8000428 <__aeabi_f2d>
 800168a:	4603      	mov	r3, r0
 800168c:	460c      	mov	r4, r1
 800168e:	461a      	mov	r2, r3
 8001690:	4623      	mov	r3, r4
 8001692:	4971      	ldr	r1, [pc, #452]	; (8001858 <main+0x550>)
 8001694:	486a      	ldr	r0, [pc, #424]	; (8001840 <main+0x538>)
 8001696:	f007 ffdd 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 800169a:	4869      	ldr	r0, [pc, #420]	; (8001840 <main+0x538>)
 800169c:	f001 f8be 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "PitchIN %.2f \n\r",PitchINscaled);
 80016a0:	4b6e      	ldr	r3, [pc, #440]	; (800185c <main+0x554>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7fe febf 	bl	8000428 <__aeabi_f2d>
 80016aa:	4603      	mov	r3, r0
 80016ac:	460c      	mov	r4, r1
 80016ae:	461a      	mov	r2, r3
 80016b0:	4623      	mov	r3, r4
 80016b2:	496b      	ldr	r1, [pc, #428]	; (8001860 <main+0x558>)
 80016b4:	4862      	ldr	r0, [pc, #392]	; (8001840 <main+0x538>)
 80016b6:	f007 ffcd 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 80016ba:	4861      	ldr	r0, [pc, #388]	; (8001840 <main+0x538>)
 80016bc:	f001 f8ae 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "RollIN %.2f \n\r",RollINscaled);
 80016c0:	4b68      	ldr	r3, [pc, #416]	; (8001864 <main+0x55c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7fe feaf 	bl	8000428 <__aeabi_f2d>
 80016ca:	4603      	mov	r3, r0
 80016cc:	460c      	mov	r4, r1
 80016ce:	461a      	mov	r2, r3
 80016d0:	4623      	mov	r3, r4
 80016d2:	4965      	ldr	r1, [pc, #404]	; (8001868 <main+0x560>)
 80016d4:	485a      	ldr	r0, [pc, #360]	; (8001840 <main+0x538>)
 80016d6:	f007 ffbd 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 80016da:	4859      	ldr	r0, [pc, #356]	; (8001840 <main+0x538>)
 80016dc:	f001 f89e 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "YawIN %.2f \n\r",YawINscaled);
 80016e0:	4b62      	ldr	r3, [pc, #392]	; (800186c <main+0x564>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7fe fe9f 	bl	8000428 <__aeabi_f2d>
 80016ea:	4603      	mov	r3, r0
 80016ec:	460c      	mov	r4, r1
 80016ee:	461a      	mov	r2, r3
 80016f0:	4623      	mov	r3, r4
 80016f2:	495f      	ldr	r1, [pc, #380]	; (8001870 <main+0x568>)
 80016f4:	4852      	ldr	r0, [pc, #328]	; (8001840 <main+0x538>)
 80016f6:	f007 ffad 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 80016fa:	4851      	ldr	r0, [pc, #324]	; (8001840 <main+0x538>)
 80016fc:	f001 f88e 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 8001700:	4b4f      	ldr	r3, [pc, #316]	; (8001840 <main+0x538>)
 8001702:	4a5c      	ldr	r2, [pc, #368]	; (8001874 <main+0x56c>)
 8001704:	8811      	ldrh	r1, [r2, #0]
 8001706:	7892      	ldrb	r2, [r2, #2]
 8001708:	8019      	strh	r1, [r3, #0]
 800170a:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 800170c:	484c      	ldr	r0, [pc, #304]	; (8001840 <main+0x538>)
 800170e:	f001 f885 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Pitch=%.2f \n\r",AnglePitch);
 8001712:	4b59      	ldr	r3, [pc, #356]	; (8001878 <main+0x570>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe fe86 	bl	8000428 <__aeabi_f2d>
 800171c:	4603      	mov	r3, r0
 800171e:	460c      	mov	r4, r1
 8001720:	461a      	mov	r2, r3
 8001722:	4623      	mov	r3, r4
 8001724:	4955      	ldr	r1, [pc, #340]	; (800187c <main+0x574>)
 8001726:	4846      	ldr	r0, [pc, #280]	; (8001840 <main+0x538>)
 8001728:	f007 ff94 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 800172c:	4844      	ldr	r0, [pc, #272]	; (8001840 <main+0x538>)
 800172e:	f001 f875 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Roll=%.2f \n\r",AngleRoll);
 8001732:	4b53      	ldr	r3, [pc, #332]	; (8001880 <main+0x578>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe fe76 	bl	8000428 <__aeabi_f2d>
 800173c:	4603      	mov	r3, r0
 800173e:	460c      	mov	r4, r1
 8001740:	461a      	mov	r2, r3
 8001742:	4623      	mov	r3, r4
 8001744:	494f      	ldr	r1, [pc, #316]	; (8001884 <main+0x57c>)
 8001746:	483e      	ldr	r0, [pc, #248]	; (8001840 <main+0x538>)
 8001748:	f007 ff84 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 800174c:	483c      	ldr	r0, [pc, #240]	; (8001840 <main+0x538>)
 800174e:	f001 f865 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 8001752:	4b3b      	ldr	r3, [pc, #236]	; (8001840 <main+0x538>)
 8001754:	4a47      	ldr	r2, [pc, #284]	; (8001874 <main+0x56c>)
 8001756:	8811      	ldrh	r1, [r2, #0]
 8001758:	7892      	ldrb	r2, [r2, #2]
 800175a:	8019      	strh	r1, [r3, #0]
 800175c:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 800175e:	4838      	ldr	r0, [pc, #224]	; (8001840 <main+0x538>)
 8001760:	f001 f85c 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "PWM 1:%u  2:%u  3:%u  4:%u   \n\r",PWM_Mot1,PWM_Mot2,PWM_Mot3,PWM_Mot4);
 8001764:	4b48      	ldr	r3, [pc, #288]	; (8001888 <main+0x580>)
 8001766:	6819      	ldr	r1, [r3, #0]
 8001768:	4b48      	ldr	r3, [pc, #288]	; (800188c <main+0x584>)
 800176a:	6818      	ldr	r0, [r3, #0]
 800176c:	4b48      	ldr	r3, [pc, #288]	; (8001890 <main+0x588>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a48      	ldr	r2, [pc, #288]	; (8001894 <main+0x58c>)
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	9201      	str	r2, [sp, #4]
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	4603      	mov	r3, r0
 800177a:	460a      	mov	r2, r1
 800177c:	4946      	ldr	r1, [pc, #280]	; (8001898 <main+0x590>)
 800177e:	4830      	ldr	r0, [pc, #192]	; (8001840 <main+0x538>)
 8001780:	f007 ff68 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001784:	482e      	ldr	r0, [pc, #184]	; (8001840 <main+0x538>)
 8001786:	f001 f849 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "\n\rINPUTS \n\r" );
 800178a:	4a2d      	ldr	r2, [pc, #180]	; (8001840 <main+0x538>)
 800178c:	4b43      	ldr	r3, [pc, #268]	; (800189c <main+0x594>)
 800178e:	4614      	mov	r4, r2
 8001790:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001792:	6020      	str	r0, [r4, #0]
 8001794:	6061      	str	r1, [r4, #4]
 8001796:	60a2      	str	r2, [r4, #8]
	  WriteString(UartTXbuff0);
 8001798:	4829      	ldr	r0, [pc, #164]	; (8001840 <main+0x538>)
 800179a:	f001 f83f 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Toggle %d %d %d %d %d %d \n\r",togg1,togg2,togg3,togg4,togg5,togg6);
 800179e:	4b40      	ldr	r3, [pc, #256]	; (80018a0 <main+0x598>)
 80017a0:	681c      	ldr	r4, [r3, #0]
 80017a2:	4b40      	ldr	r3, [pc, #256]	; (80018a4 <main+0x59c>)
 80017a4:	681d      	ldr	r5, [r3, #0]
 80017a6:	4b40      	ldr	r3, [pc, #256]	; (80018a8 <main+0x5a0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a40      	ldr	r2, [pc, #256]	; (80018ac <main+0x5a4>)
 80017ac:	6812      	ldr	r2, [r2, #0]
 80017ae:	4940      	ldr	r1, [pc, #256]	; (80018b0 <main+0x5a8>)
 80017b0:	6809      	ldr	r1, [r1, #0]
 80017b2:	4840      	ldr	r0, [pc, #256]	; (80018b4 <main+0x5ac>)
 80017b4:	6800      	ldr	r0, [r0, #0]
 80017b6:	9003      	str	r0, [sp, #12]
 80017b8:	9102      	str	r1, [sp, #8]
 80017ba:	9201      	str	r2, [sp, #4]
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	462b      	mov	r3, r5
 80017c0:	4622      	mov	r2, r4
 80017c2:	493d      	ldr	r1, [pc, #244]	; (80018b8 <main+0x5b0>)
 80017c4:	481e      	ldr	r0, [pc, #120]	; (8001840 <main+0x538>)
 80017c6:	f007 ff45 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 80017ca:	481d      	ldr	r0, [pc, #116]	; (8001840 <main+0x538>)
 80017cc:	f001 f826 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Potenc %d %d \n\r",potenc1,potenc2);
 80017d0:	4b3a      	ldr	r3, [pc, #232]	; (80018bc <main+0x5b4>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b3a      	ldr	r3, [pc, #232]	; (80018c0 <main+0x5b8>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	493a      	ldr	r1, [pc, #232]	; (80018c4 <main+0x5bc>)
 80017da:	4819      	ldr	r0, [pc, #100]	; (8001840 <main+0x538>)
 80017dc:	f007 ff3a 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 80017e0:	4817      	ldr	r0, [pc, #92]	; (8001840 <main+0x538>)
 80017e2:	f001 f81b 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "YL %d %d  YD %d %d \n\r",Ljoyupdown, Ljoyleftright, Djoyupdown, Djoyleftright);
 80017e6:	4b38      	ldr	r3, [pc, #224]	; (80018c8 <main+0x5c0>)
 80017e8:	6819      	ldr	r1, [r3, #0]
 80017ea:	4b38      	ldr	r3, [pc, #224]	; (80018cc <main+0x5c4>)
 80017ec:	6818      	ldr	r0, [r3, #0]
 80017ee:	4b38      	ldr	r3, [pc, #224]	; (80018d0 <main+0x5c8>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a38      	ldr	r2, [pc, #224]	; (80018d4 <main+0x5cc>)
 80017f4:	6812      	ldr	r2, [r2, #0]
 80017f6:	e06f      	b.n	80018d8 <main+0x5d0>
 80017f8:	200005bc 	.word	0x200005bc
 80017fc:	200002e0 	.word	0x200002e0
 8001800:	20000630 	.word	0x20000630
 8001804:	200004d0 	.word	0x200004d0
 8001808:	20000430 	.word	0x20000430
 800180c:	20000208 	.word	0x20000208
 8001810:	10624dd3 	.word	0x10624dd3
 8001814:	20000354 	.word	0x20000354
 8001818:	2000042c 	.word	0x2000042c
 800181c:	2000027e 	.word	0x2000027e
 8001820:	20000210 	.word	0x20000210
 8001824:	20000754 	.word	0x20000754
 8001828:	2000074c 	.word	0x2000074c
 800182c:	20000738 	.word	0x20000738
 8001830:	20000640 	.word	0x20000640
 8001834:	200004d4 	.word	0x200004d4
 8001838:	2000020c 	.word	0x2000020c
 800183c:	2000057c 	.word	0x2000057c
 8001840:	200003c4 	.word	0x200003c4
 8001844:	0800c4b0 	.word	0x0800c4b0
 8001848:	0800c4b8 	.word	0x0800c4b8
 800184c:	0800c4c4 	.word	0x0800c4c4
 8001850:	0800c4cc 	.word	0x0800c4cc
 8001854:	2000022c 	.word	0x2000022c
 8001858:	0800c4e0 	.word	0x0800c4e0
 800185c:	20000230 	.word	0x20000230
 8001860:	0800c4f4 	.word	0x0800c4f4
 8001864:	20000234 	.word	0x20000234
 8001868:	0800c504 	.word	0x0800c504
 800186c:	20000238 	.word	0x20000238
 8001870:	0800c514 	.word	0x0800c514
 8001874:	0800c524 	.word	0x0800c524
 8001878:	2000073c 	.word	0x2000073c
 800187c:	0800c528 	.word	0x0800c528
 8001880:	200007dc 	.word	0x200007dc
 8001884:	0800c538 	.word	0x0800c538
 8001888:	20000764 	.word	0x20000764
 800188c:	2000064c 	.word	0x2000064c
 8001890:	20000644 	.word	0x20000644
 8001894:	20000740 	.word	0x20000740
 8001898:	0800c548 	.word	0x0800c548
 800189c:	0800c568 	.word	0x0800c568
 80018a0:	200004cc 	.word	0x200004cc
 80018a4:	2000062c 	.word	0x2000062c
 80018a8:	200002d8 	.word	0x200002d8
 80018ac:	2000051c 	.word	0x2000051c
 80018b0:	20000428 	.word	0x20000428
 80018b4:	200002dc 	.word	0x200002dc
 80018b8:	0800c574 	.word	0x0800c574
 80018bc:	20000578 	.word	0x20000578
 80018c0:	20000628 	.word	0x20000628
 80018c4:	0800c590 	.word	0x0800c590
 80018c8:	20000514 	.word	0x20000514
 80018cc:	20000484 	.word	0x20000484
 80018d0:	20000624 	.word	0x20000624
 80018d4:	20000278 	.word	0x20000278
 80018d8:	9201      	str	r2, [sp, #4]
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	4603      	mov	r3, r0
 80018de:	460a      	mov	r2, r1
 80018e0:	49ae      	ldr	r1, [pc, #696]	; (8001b9c <main+0x894>)
 80018e2:	48af      	ldr	r0, [pc, #700]	; (8001ba0 <main+0x898>)
 80018e4:	f007 feb6 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 80018e8:	48ad      	ldr	r0, [pc, #692]	; (8001ba0 <main+0x898>)
 80018ea:	f000 ff97 	bl	800281c <WriteString>

	  //ACTIVE PID CONSTANTS
	  sprintf(UartTXbuff0, "\n\rPID Constants Active  \n\r" );
 80018ee:	4aac      	ldr	r2, [pc, #688]	; (8001ba0 <main+0x898>)
 80018f0:	4bac      	ldr	r3, [pc, #688]	; (8001ba4 <main+0x89c>)
 80018f2:	4615      	mov	r5, r2
 80018f4:	461c      	mov	r4, r3
 80018f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018f8:	6028      	str	r0, [r5, #0]
 80018fa:	6069      	str	r1, [r5, #4]
 80018fc:	60aa      	str	r2, [r5, #8]
 80018fe:	60eb      	str	r3, [r5, #12]
 8001900:	cc03      	ldmia	r4!, {r0, r1}
 8001902:	6128      	str	r0, [r5, #16]
 8001904:	6169      	str	r1, [r5, #20]
 8001906:	8823      	ldrh	r3, [r4, #0]
 8001908:	78a2      	ldrb	r2, [r4, #2]
 800190a:	832b      	strh	r3, [r5, #24]
 800190c:	4613      	mov	r3, r2
 800190e:	76ab      	strb	r3, [r5, #26]
	  WriteString(UartTXbuff0);
 8001910:	48a3      	ldr	r0, [pc, #652]	; (8001ba0 <main+0x898>)
 8001912:	f000 ff83 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Pitch P=%.2f I=%.5f D=%.2f \n\r",FlashDataActive.pid_p_gain_pitch, FlashDataActive.pid_i_gain_pitch, FlashDataActive.pid_d_gain_pitch);
 8001916:	4ba4      	ldr	r3, [pc, #656]	; (8001ba8 <main+0x8a0>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	4618      	mov	r0, r3
 800191c:	f7fe fd84 	bl	8000428 <__aeabi_f2d>
 8001920:	4680      	mov	r8, r0
 8001922:	4689      	mov	r9, r1
 8001924:	4ba0      	ldr	r3, [pc, #640]	; (8001ba8 <main+0x8a0>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	4618      	mov	r0, r3
 800192a:	f7fe fd7d 	bl	8000428 <__aeabi_f2d>
 800192e:	4604      	mov	r4, r0
 8001930:	460d      	mov	r5, r1
 8001932:	4b9d      	ldr	r3, [pc, #628]	; (8001ba8 <main+0x8a0>)
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fd76 	bl	8000428 <__aeabi_f2d>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001944:	e9cd 4500 	strd	r4, r5, [sp]
 8001948:	4642      	mov	r2, r8
 800194a:	464b      	mov	r3, r9
 800194c:	4997      	ldr	r1, [pc, #604]	; (8001bac <main+0x8a4>)
 800194e:	4894      	ldr	r0, [pc, #592]	; (8001ba0 <main+0x898>)
 8001950:	f007 fe80 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001954:	4892      	ldr	r0, [pc, #584]	; (8001ba0 <main+0x898>)
 8001956:	f000 ff61 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Roll P=%.2f I=%.5f D=%.2f \n\r",FlashDataActive.pid_p_gain_roll, FlashDataActive.pid_i_gain_roll, FlashDataActive.pid_d_gain_roll);
 800195a:	4b93      	ldr	r3, [pc, #588]	; (8001ba8 <main+0x8a0>)
 800195c:	691b      	ldr	r3, [r3, #16]
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fd62 	bl	8000428 <__aeabi_f2d>
 8001964:	4680      	mov	r8, r0
 8001966:	4689      	mov	r9, r1
 8001968:	4b8f      	ldr	r3, [pc, #572]	; (8001ba8 <main+0x8a0>)
 800196a:	695b      	ldr	r3, [r3, #20]
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fd5b 	bl	8000428 <__aeabi_f2d>
 8001972:	4604      	mov	r4, r0
 8001974:	460d      	mov	r5, r1
 8001976:	4b8c      	ldr	r3, [pc, #560]	; (8001ba8 <main+0x8a0>)
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe fd54 	bl	8000428 <__aeabi_f2d>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001988:	e9cd 4500 	strd	r4, r5, [sp]
 800198c:	4642      	mov	r2, r8
 800198e:	464b      	mov	r3, r9
 8001990:	4987      	ldr	r1, [pc, #540]	; (8001bb0 <main+0x8a8>)
 8001992:	4883      	ldr	r0, [pc, #524]	; (8001ba0 <main+0x898>)
 8001994:	f007 fe5e 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001998:	4881      	ldr	r0, [pc, #516]	; (8001ba0 <main+0x898>)
 800199a:	f000 ff3f 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Yaw P=%.2f I=%.5f D=%.2f \n\r",FlashDataActive.pid_p_gain_yaw, FlashDataActive.pid_i_gain_yaw, FlashDataActive.pid_d_gain_yaw);
 800199e:	4b82      	ldr	r3, [pc, #520]	; (8001ba8 <main+0x8a0>)
 80019a0:	69db      	ldr	r3, [r3, #28]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7fe fd40 	bl	8000428 <__aeabi_f2d>
 80019a8:	4680      	mov	r8, r0
 80019aa:	4689      	mov	r9, r1
 80019ac:	4b7e      	ldr	r3, [pc, #504]	; (8001ba8 <main+0x8a0>)
 80019ae:	6a1b      	ldr	r3, [r3, #32]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7fe fd39 	bl	8000428 <__aeabi_f2d>
 80019b6:	4604      	mov	r4, r0
 80019b8:	460d      	mov	r5, r1
 80019ba:	4b7b      	ldr	r3, [pc, #492]	; (8001ba8 <main+0x8a0>)
 80019bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe fd32 	bl	8000428 <__aeabi_f2d>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019cc:	e9cd 4500 	strd	r4, r5, [sp]
 80019d0:	4642      	mov	r2, r8
 80019d2:	464b      	mov	r3, r9
 80019d4:	4977      	ldr	r1, [pc, #476]	; (8001bb4 <main+0x8ac>)
 80019d6:	4872      	ldr	r0, [pc, #456]	; (8001ba0 <main+0x898>)
 80019d8:	f007 fe3c 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 80019dc:	4870      	ldr	r0, [pc, #448]	; (8001ba0 <main+0x898>)
 80019de:	f000 ff1d 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max %d Max I %d \n\r",FlashDataActive.pid_max_pitch, FlashDataActive.pid_i_max_pitch);
 80019e2:	4b71      	ldr	r3, [pc, #452]	; (8001ba8 <main+0x8a0>)
 80019e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019e6:	4b70      	ldr	r3, [pc, #448]	; (8001ba8 <main+0x8a0>)
 80019e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ea:	4973      	ldr	r1, [pc, #460]	; (8001bb8 <main+0x8b0>)
 80019ec:	486c      	ldr	r0, [pc, #432]	; (8001ba0 <main+0x898>)
 80019ee:	f007 fe31 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 80019f2:	486b      	ldr	r0, [pc, #428]	; (8001ba0 <main+0x898>)
 80019f4:	f000 ff12 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Roll Max %d Max I %d \n\r",FlashDataActive.pid_max_roll, FlashDataActive.pid_i_max_roll);
 80019f8:	4b6b      	ldr	r3, [pc, #428]	; (8001ba8 <main+0x8a0>)
 80019fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019fc:	4b6a      	ldr	r3, [pc, #424]	; (8001ba8 <main+0x8a0>)
 80019fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a00:	496e      	ldr	r1, [pc, #440]	; (8001bbc <main+0x8b4>)
 8001a02:	4867      	ldr	r0, [pc, #412]	; (8001ba0 <main+0x898>)
 8001a04:	f007 fe26 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001a08:	4865      	ldr	r0, [pc, #404]	; (8001ba0 <main+0x898>)
 8001a0a:	f000 ff07 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max %d Max I %d \n\r",FlashDataActive.pid_max_yaw, FlashDataActive.pid_i_max_yaw);
 8001a0e:	4b66      	ldr	r3, [pc, #408]	; (8001ba8 <main+0x8a0>)
 8001a10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a12:	4b65      	ldr	r3, [pc, #404]	; (8001ba8 <main+0x8a0>)
 8001a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a16:	496a      	ldr	r1, [pc, #424]	; (8001bc0 <main+0x8b8>)
 8001a18:	4861      	ldr	r0, [pc, #388]	; (8001ba0 <main+0x898>)
 8001a1a:	f007 fe1b 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001a1e:	4860      	ldr	r0, [pc, #384]	; (8001ba0 <main+0x898>)
 8001a20:	f000 fefc 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max Degree %.2f \n\r",FlashDataActive.maxpitchdegree);
 8001a24:	4b60      	ldr	r3, [pc, #384]	; (8001ba8 <main+0x8a0>)
 8001a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7fe fcfd 	bl	8000428 <__aeabi_f2d>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	460c      	mov	r4, r1
 8001a32:	461a      	mov	r2, r3
 8001a34:	4623      	mov	r3, r4
 8001a36:	4963      	ldr	r1, [pc, #396]	; (8001bc4 <main+0x8bc>)
 8001a38:	4859      	ldr	r0, [pc, #356]	; (8001ba0 <main+0x898>)
 8001a3a:	f007 fe0b 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001a3e:	4858      	ldr	r0, [pc, #352]	; (8001ba0 <main+0x898>)
 8001a40:	f000 feec 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Roll Max Degree %.2f \n\r",FlashDataActive.maxrolldegree);
 8001a44:	4b58      	ldr	r3, [pc, #352]	; (8001ba8 <main+0x8a0>)
 8001a46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7fe fced 	bl	8000428 <__aeabi_f2d>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	460c      	mov	r4, r1
 8001a52:	461a      	mov	r2, r3
 8001a54:	4623      	mov	r3, r4
 8001a56:	495c      	ldr	r1, [pc, #368]	; (8001bc8 <main+0x8c0>)
 8001a58:	4851      	ldr	r0, [pc, #324]	; (8001ba0 <main+0x898>)
 8001a5a:	f007 fdfb 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001a5e:	4850      	ldr	r0, [pc, #320]	; (8001ba0 <main+0x898>)
 8001a60:	f000 fedc 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max Degree %.2f \n\r",FlashDataActive.maxyawdegree);
 8001a64:	4b50      	ldr	r3, [pc, #320]	; (8001ba8 <main+0x8a0>)
 8001a66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7fe fcdd 	bl	8000428 <__aeabi_f2d>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	460c      	mov	r4, r1
 8001a72:	461a      	mov	r2, r3
 8001a74:	4623      	mov	r3, r4
 8001a76:	4955      	ldr	r1, [pc, #340]	; (8001bcc <main+0x8c4>)
 8001a78:	4849      	ldr	r0, [pc, #292]	; (8001ba0 <main+0x898>)
 8001a7a:	f007 fdeb 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001a7e:	4848      	ldr	r0, [pc, #288]	; (8001ba0 <main+0x898>)
 8001a80:	f000 fecc 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Throttle Max %.2f Min I %.2f \n\r",FlashDataActive.maxthrottle, FlashDataActive.minthrottle);
 8001a84:	4b48      	ldr	r3, [pc, #288]	; (8001ba8 <main+0x8a0>)
 8001a86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7fe fccd 	bl	8000428 <__aeabi_f2d>
 8001a8e:	4605      	mov	r5, r0
 8001a90:	460e      	mov	r6, r1
 8001a92:	4b45      	ldr	r3, [pc, #276]	; (8001ba8 <main+0x8a0>)
 8001a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7fe fcc6 	bl	8000428 <__aeabi_f2d>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	460c      	mov	r4, r1
 8001aa0:	e9cd 3400 	strd	r3, r4, [sp]
 8001aa4:	462a      	mov	r2, r5
 8001aa6:	4633      	mov	r3, r6
 8001aa8:	4949      	ldr	r1, [pc, #292]	; (8001bd0 <main+0x8c8>)
 8001aaa:	483d      	ldr	r0, [pc, #244]	; (8001ba0 <main+0x898>)
 8001aac:	f007 fdd2 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001ab0:	483b      	ldr	r0, [pc, #236]	; (8001ba0 <main+0x898>)
 8001ab2:	f000 feb3 	bl	800281c <WriteString>


	  //FLASH PID CONSTANTS
	  sprintf(UartTXbuff0, "\n\rPID Constants Flash  \n\r" );
 8001ab6:	4a3a      	ldr	r2, [pc, #232]	; (8001ba0 <main+0x898>)
 8001ab8:	4b46      	ldr	r3, [pc, #280]	; (8001bd4 <main+0x8cc>)
 8001aba:	4615      	mov	r5, r2
 8001abc:	461c      	mov	r4, r3
 8001abe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ac0:	6028      	str	r0, [r5, #0]
 8001ac2:	6069      	str	r1, [r5, #4]
 8001ac4:	60aa      	str	r2, [r5, #8]
 8001ac6:	60eb      	str	r3, [r5, #12]
 8001ac8:	cc03      	ldmia	r4!, {r0, r1}
 8001aca:	6128      	str	r0, [r5, #16]
 8001acc:	6169      	str	r1, [r5, #20]
 8001ace:	8823      	ldrh	r3, [r4, #0]
 8001ad0:	832b      	strh	r3, [r5, #24]
	  WriteString(UartTXbuff0);
 8001ad2:	4833      	ldr	r0, [pc, #204]	; (8001ba0 <main+0x898>)
 8001ad4:	f000 fea2 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Pitch P=%.2f I=%.5f D=%.2f \n\r",FlashDataFlash.pid_p_gain_pitch, FlashDataFlash.pid_i_gain_pitch, FlashDataFlash.pid_d_gain_pitch);
 8001ad8:	4b3f      	ldr	r3, [pc, #252]	; (8001bd8 <main+0x8d0>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7fe fca3 	bl	8000428 <__aeabi_f2d>
 8001ae2:	4680      	mov	r8, r0
 8001ae4:	4689      	mov	r9, r1
 8001ae6:	4b3c      	ldr	r3, [pc, #240]	; (8001bd8 <main+0x8d0>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe fc9c 	bl	8000428 <__aeabi_f2d>
 8001af0:	4604      	mov	r4, r0
 8001af2:	460d      	mov	r5, r1
 8001af4:	4b38      	ldr	r3, [pc, #224]	; (8001bd8 <main+0x8d0>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe fc95 	bl	8000428 <__aeabi_f2d>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b06:	e9cd 4500 	strd	r4, r5, [sp]
 8001b0a:	4642      	mov	r2, r8
 8001b0c:	464b      	mov	r3, r9
 8001b0e:	4927      	ldr	r1, [pc, #156]	; (8001bac <main+0x8a4>)
 8001b10:	4823      	ldr	r0, [pc, #140]	; (8001ba0 <main+0x898>)
 8001b12:	f007 fd9f 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001b16:	4822      	ldr	r0, [pc, #136]	; (8001ba0 <main+0x898>)
 8001b18:	f000 fe80 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Roll P=%.2f I=%.5f D=%.2f \n\r",FlashDataFlash.pid_p_gain_roll, FlashDataFlash.pid_i_gain_roll, FlashDataFlash.pid_d_gain_roll);
 8001b1c:	4b2e      	ldr	r3, [pc, #184]	; (8001bd8 <main+0x8d0>)
 8001b1e:	691b      	ldr	r3, [r3, #16]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7fe fc81 	bl	8000428 <__aeabi_f2d>
 8001b26:	4680      	mov	r8, r0
 8001b28:	4689      	mov	r9, r1
 8001b2a:	4b2b      	ldr	r3, [pc, #172]	; (8001bd8 <main+0x8d0>)
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7fe fc7a 	bl	8000428 <__aeabi_f2d>
 8001b34:	4604      	mov	r4, r0
 8001b36:	460d      	mov	r5, r1
 8001b38:	4b27      	ldr	r3, [pc, #156]	; (8001bd8 <main+0x8d0>)
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7fe fc73 	bl	8000428 <__aeabi_f2d>
 8001b42:	4602      	mov	r2, r0
 8001b44:	460b      	mov	r3, r1
 8001b46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b4a:	e9cd 4500 	strd	r4, r5, [sp]
 8001b4e:	4642      	mov	r2, r8
 8001b50:	464b      	mov	r3, r9
 8001b52:	4917      	ldr	r1, [pc, #92]	; (8001bb0 <main+0x8a8>)
 8001b54:	4812      	ldr	r0, [pc, #72]	; (8001ba0 <main+0x898>)
 8001b56:	f007 fd7d 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001b5a:	4811      	ldr	r0, [pc, #68]	; (8001ba0 <main+0x898>)
 8001b5c:	f000 fe5e 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Yaw P=%.2f I=%.5f D=%.2f \n\r",FlashDataFlash.pid_p_gain_yaw, FlashDataFlash.pid_i_gain_yaw, FlashDataFlash.pid_d_gain_yaw);
 8001b60:	4b1d      	ldr	r3, [pc, #116]	; (8001bd8 <main+0x8d0>)
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7fe fc5f 	bl	8000428 <__aeabi_f2d>
 8001b6a:	4680      	mov	r8, r0
 8001b6c:	4689      	mov	r9, r1
 8001b6e:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <main+0x8d0>)
 8001b70:	6a1b      	ldr	r3, [r3, #32]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7fe fc58 	bl	8000428 <__aeabi_f2d>
 8001b78:	4604      	mov	r4, r0
 8001b7a:	460d      	mov	r5, r1
 8001b7c:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <main+0x8d0>)
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7fe fc51 	bl	8000428 <__aeabi_f2d>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b8e:	e9cd 4500 	strd	r4, r5, [sp]
 8001b92:	4642      	mov	r2, r8
 8001b94:	464b      	mov	r3, r9
 8001b96:	4907      	ldr	r1, [pc, #28]	; (8001bb4 <main+0x8ac>)
 8001b98:	e020      	b.n	8001bdc <main+0x8d4>
 8001b9a:	bf00      	nop
 8001b9c:	0800c5a0 	.word	0x0800c5a0
 8001ba0:	200003c4 	.word	0x200003c4
 8001ba4:	0800c5b8 	.word	0x0800c5b8
 8001ba8:	20000524 	.word	0x20000524
 8001bac:	0800c5d4 	.word	0x0800c5d4
 8001bb0:	0800c5f4 	.word	0x0800c5f4
 8001bb4:	0800c614 	.word	0x0800c614
 8001bb8:	0800c630 	.word	0x0800c630
 8001bbc:	0800c64c 	.word	0x0800c64c
 8001bc0:	0800c664 	.word	0x0800c664
 8001bc4:	0800c67c 	.word	0x0800c67c
 8001bc8:	0800c698 	.word	0x0800c698
 8001bcc:	0800c6b0 	.word	0x0800c6b0
 8001bd0:	0800c6c8 	.word	0x0800c6c8
 8001bd4:	0800c6e8 	.word	0x0800c6e8
 8001bd8:	200005cc 	.word	0x200005cc
 8001bdc:	4846      	ldr	r0, [pc, #280]	; (8001cf8 <main+0x9f0>)
 8001bde:	f007 fd39 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001be2:	4845      	ldr	r0, [pc, #276]	; (8001cf8 <main+0x9f0>)
 8001be4:	f000 fe1a 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max %d Max I %d \n\r",FlashDataFlash.pid_max_pitch, FlashDataFlash.pid_i_max_pitch);
 8001be8:	4b44      	ldr	r3, [pc, #272]	; (8001cfc <main+0x9f4>)
 8001bea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001bec:	4b43      	ldr	r3, [pc, #268]	; (8001cfc <main+0x9f4>)
 8001bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf0:	4943      	ldr	r1, [pc, #268]	; (8001d00 <main+0x9f8>)
 8001bf2:	4841      	ldr	r0, [pc, #260]	; (8001cf8 <main+0x9f0>)
 8001bf4:	f007 fd2e 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001bf8:	483f      	ldr	r0, [pc, #252]	; (8001cf8 <main+0x9f0>)
 8001bfa:	f000 fe0f 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Roll Max %d Max I %d \n\r",FlashDataFlash.pid_max_roll, FlashDataFlash.pid_i_max_roll);
 8001bfe:	4b3f      	ldr	r3, [pc, #252]	; (8001cfc <main+0x9f4>)
 8001c00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c02:	4b3e      	ldr	r3, [pc, #248]	; (8001cfc <main+0x9f4>)
 8001c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c06:	493f      	ldr	r1, [pc, #252]	; (8001d04 <main+0x9fc>)
 8001c08:	483b      	ldr	r0, [pc, #236]	; (8001cf8 <main+0x9f0>)
 8001c0a:	f007 fd23 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001c0e:	483a      	ldr	r0, [pc, #232]	; (8001cf8 <main+0x9f0>)
 8001c10:	f000 fe04 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max %d Max I %d \n\r",FlashDataFlash.pid_max_yaw, FlashDataFlash.pid_i_max_yaw);
 8001c14:	4b39      	ldr	r3, [pc, #228]	; (8001cfc <main+0x9f4>)
 8001c16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c18:	4b38      	ldr	r3, [pc, #224]	; (8001cfc <main+0x9f4>)
 8001c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c1c:	493a      	ldr	r1, [pc, #232]	; (8001d08 <main+0xa00>)
 8001c1e:	4836      	ldr	r0, [pc, #216]	; (8001cf8 <main+0x9f0>)
 8001c20:	f007 fd18 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001c24:	4834      	ldr	r0, [pc, #208]	; (8001cf8 <main+0x9f0>)
 8001c26:	f000 fdf9 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max Degree %.2f \n\r",FlashDataFlash.maxpitchdegree);
 8001c2a:	4b34      	ldr	r3, [pc, #208]	; (8001cfc <main+0x9f4>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7fe fbfa 	bl	8000428 <__aeabi_f2d>
 8001c34:	4603      	mov	r3, r0
 8001c36:	460c      	mov	r4, r1
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4623      	mov	r3, r4
 8001c3c:	4933      	ldr	r1, [pc, #204]	; (8001d0c <main+0xa04>)
 8001c3e:	482e      	ldr	r0, [pc, #184]	; (8001cf8 <main+0x9f0>)
 8001c40:	f007 fd08 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001c44:	482c      	ldr	r0, [pc, #176]	; (8001cf8 <main+0x9f0>)
 8001c46:	f000 fde9 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Roll Max Degree %.2f \n\r",FlashDataFlash.maxrolldegree);
 8001c4a:	4b2c      	ldr	r3, [pc, #176]	; (8001cfc <main+0x9f4>)
 8001c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7fe fbea 	bl	8000428 <__aeabi_f2d>
 8001c54:	4603      	mov	r3, r0
 8001c56:	460c      	mov	r4, r1
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4623      	mov	r3, r4
 8001c5c:	492c      	ldr	r1, [pc, #176]	; (8001d10 <main+0xa08>)
 8001c5e:	4826      	ldr	r0, [pc, #152]	; (8001cf8 <main+0x9f0>)
 8001c60:	f007 fcf8 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001c64:	4824      	ldr	r0, [pc, #144]	; (8001cf8 <main+0x9f0>)
 8001c66:	f000 fdd9 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max Degree %.2f \n\r",FlashDataFlash.maxyawdegree);
 8001c6a:	4b24      	ldr	r3, [pc, #144]	; (8001cfc <main+0x9f4>)
 8001c6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7fe fbda 	bl	8000428 <__aeabi_f2d>
 8001c74:	4603      	mov	r3, r0
 8001c76:	460c      	mov	r4, r1
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4623      	mov	r3, r4
 8001c7c:	4925      	ldr	r1, [pc, #148]	; (8001d14 <main+0xa0c>)
 8001c7e:	481e      	ldr	r0, [pc, #120]	; (8001cf8 <main+0x9f0>)
 8001c80:	f007 fce8 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001c84:	481c      	ldr	r0, [pc, #112]	; (8001cf8 <main+0x9f0>)
 8001c86:	f000 fdc9 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "Throttle Max %.2f Min I %.2f \n\r",FlashDataFlash.maxthrottle, FlashDataFlash.minthrottle);
 8001c8a:	4b1c      	ldr	r3, [pc, #112]	; (8001cfc <main+0x9f4>)
 8001c8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7fe fbca 	bl	8000428 <__aeabi_f2d>
 8001c94:	4605      	mov	r5, r0
 8001c96:	460e      	mov	r6, r1
 8001c98:	4b18      	ldr	r3, [pc, #96]	; (8001cfc <main+0x9f4>)
 8001c9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7fe fbc3 	bl	8000428 <__aeabi_f2d>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	460c      	mov	r4, r1
 8001ca6:	e9cd 3400 	strd	r3, r4, [sp]
 8001caa:	462a      	mov	r2, r5
 8001cac:	4633      	mov	r3, r6
 8001cae:	491a      	ldr	r1, [pc, #104]	; (8001d18 <main+0xa10>)
 8001cb0:	4811      	ldr	r0, [pc, #68]	; (8001cf8 <main+0x9f0>)
 8001cb2:	f007 fccf 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001cb6:	4810      	ldr	r0, [pc, #64]	; (8001cf8 <main+0x9f0>)
 8001cb8:	f000 fdb0 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 8001cbc:	4b0e      	ldr	r3, [pc, #56]	; (8001cf8 <main+0x9f0>)
 8001cbe:	4a17      	ldr	r2, [pc, #92]	; (8001d1c <main+0xa14>)
 8001cc0:	8811      	ldrh	r1, [r2, #0]
 8001cc2:	7892      	ldrb	r2, [r2, #2]
 8001cc4:	8019      	strh	r1, [r3, #0]
 8001cc6:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 8001cc8:	480b      	ldr	r0, [pc, #44]	; (8001cf8 <main+0x9f0>)
 8001cca:	f000 fda7 	bl	800281c <WriteString>

	  sprintf(UartTXbuff0, "watch %d %d %d %d\n\r",watch1,watch2,watch3,watch4);
 8001cce:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <main+0xa18>)
 8001cd0:	6819      	ldr	r1, [r3, #0]
 8001cd2:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <main+0xa1c>)
 8001cd4:	6818      	ldr	r0, [r3, #0]
 8001cd6:	4b14      	ldr	r3, [pc, #80]	; (8001d28 <main+0xa20>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a14      	ldr	r2, [pc, #80]	; (8001d2c <main+0xa24>)
 8001cdc:	6812      	ldr	r2, [r2, #0]
 8001cde:	9201      	str	r2, [sp, #4]
 8001ce0:	9300      	str	r3, [sp, #0]
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	460a      	mov	r2, r1
 8001ce6:	4912      	ldr	r1, [pc, #72]	; (8001d30 <main+0xa28>)
 8001ce8:	4803      	ldr	r0, [pc, #12]	; (8001cf8 <main+0x9f0>)
 8001cea:	f007 fcb3 	bl	8009654 <siprintf>
	  WriteString(UartTXbuff0);
 8001cee:	4802      	ldr	r0, [pc, #8]	; (8001cf8 <main+0x9f0>)
 8001cf0:	f000 fd94 	bl	800281c <WriteString>
	  HAL_Delay(100);
 8001cf4:	e49a      	b.n	800162c <main+0x324>
 8001cf6:	bf00      	nop
 8001cf8:	200003c4 	.word	0x200003c4
 8001cfc:	200005cc 	.word	0x200005cc
 8001d00:	0800c630 	.word	0x0800c630
 8001d04:	0800c64c 	.word	0x0800c64c
 8001d08:	0800c664 	.word	0x0800c664
 8001d0c:	0800c67c 	.word	0x0800c67c
 8001d10:	0800c698 	.word	0x0800c698
 8001d14:	0800c6b0 	.word	0x0800c6b0
 8001d18:	0800c6c8 	.word	0x0800c6c8
 8001d1c:	0800c524 	.word	0x0800c524
 8001d20:	200003c0 	.word	0x200003c0
 8001d24:	200003ac 	.word	0x200003ac
 8001d28:	20000518 	.word	0x20000518
 8001d2c:	200003b4 	.word	0x200003b4
 8001d30:	0800c704 	.word	0x0800c704

08001d34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b094      	sub	sp, #80	; 0x50
 8001d38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d3e:	2228      	movs	r2, #40	; 0x28
 8001d40:	2100      	movs	r1, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f007 f82f 	bl	8008da6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
 8001d56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d58:	1d3b      	adds	r3, r7, #4
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d64:	2301      	movs	r3, #1
 8001d66:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d72:	2301      	movs	r3, #1
 8001d74:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d76:	2302      	movs	r3, #2
 8001d78:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d7e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d80:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001d84:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f005 fa0e 	bl	80071ac <HAL_RCC_OscConfig>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001d96:	f000 fd75 	bl	8002884 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d9a:	230f      	movs	r3, #15
 8001d9c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001da2:	2300      	movs	r3, #0
 8001da4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001da6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001daa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dac:	2300      	movs	r3, #0
 8001dae:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001db0:	f107 0314 	add.w	r3, r7, #20
 8001db4:	2102      	movs	r1, #2
 8001db6:	4618      	mov	r0, r3
 8001db8:	f005 fc78 	bl	80076ac <HAL_RCC_ClockConfig>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001dc2:	f000 fd5f 	bl	8002884 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001dca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001dce:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dd0:	1d3b      	adds	r3, r7, #4
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f005 fe06 	bl	80079e4 <HAL_RCCEx_PeriphCLKConfig>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001dde:	f000 fd51 	bl	8002884 <Error_Handler>
  }
}
 8001de2:	bf00      	nop
 8001de4:	3750      	adds	r7, #80	; 0x50
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
	...

08001dec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001df2:	1d3b      	adds	r3, r7, #4
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001dfc:	4b18      	ldr	r3, [pc, #96]	; (8001e60 <MX_ADC1_Init+0x74>)
 8001dfe:	4a19      	ldr	r2, [pc, #100]	; (8001e64 <MX_ADC1_Init+0x78>)
 8001e00:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e02:	4b17      	ldr	r3, [pc, #92]	; (8001e60 <MX_ADC1_Init+0x74>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001e08:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <MX_ADC1_Init+0x74>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e0e:	4b14      	ldr	r3, [pc, #80]	; (8001e60 <MX_ADC1_Init+0x74>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e14:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <MX_ADC1_Init+0x74>)
 8001e16:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001e1a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e1c:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <MX_ADC1_Init+0x74>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001e22:	4b0f      	ldr	r3, [pc, #60]	; (8001e60 <MX_ADC1_Init+0x74>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e28:	480d      	ldr	r0, [pc, #52]	; (8001e60 <MX_ADC1_Init+0x74>)
 8001e2a:	f003 f8ed 	bl	8005008 <HAL_ADC_Init>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001e34:	f000 fd26 	bl	8002884 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001e40:	2302      	movs	r3, #2
 8001e42:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e44:	1d3b      	adds	r3, r7, #4
 8001e46:	4619      	mov	r1, r3
 8001e48:	4805      	ldr	r0, [pc, #20]	; (8001e60 <MX_ADC1_Init+0x74>)
 8001e4a:	f003 fb69 	bl	8005520 <HAL_ADC_ConfigChannel>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001e54:	f000 fd16 	bl	8002884 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e58:	bf00      	nop
 8001e5a:	3710      	adds	r7, #16
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20000454 	.word	0x20000454
 8001e64:	40012400 	.word	0x40012400

08001e68 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001e6c:	4b12      	ldr	r3, [pc, #72]	; (8001eb8 <MX_I2C2_Init+0x50>)
 8001e6e:	4a13      	ldr	r2, [pc, #76]	; (8001ebc <MX_I2C2_Init+0x54>)
 8001e70:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001e72:	4b11      	ldr	r3, [pc, #68]	; (8001eb8 <MX_I2C2_Init+0x50>)
 8001e74:	4a12      	ldr	r2, [pc, #72]	; (8001ec0 <MX_I2C2_Init+0x58>)
 8001e76:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e78:	4b0f      	ldr	r3, [pc, #60]	; (8001eb8 <MX_I2C2_Init+0x50>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001e7e:	4b0e      	ldr	r3, [pc, #56]	; (8001eb8 <MX_I2C2_Init+0x50>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e84:	4b0c      	ldr	r3, [pc, #48]	; (8001eb8 <MX_I2C2_Init+0x50>)
 8001e86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e8a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e8c:	4b0a      	ldr	r3, [pc, #40]	; (8001eb8 <MX_I2C2_Init+0x50>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001e92:	4b09      	ldr	r3, [pc, #36]	; (8001eb8 <MX_I2C2_Init+0x50>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e98:	4b07      	ldr	r3, [pc, #28]	; (8001eb8 <MX_I2C2_Init+0x50>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e9e:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <MX_I2C2_Init+0x50>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001ea4:	4804      	ldr	r0, [pc, #16]	; (8001eb8 <MX_I2C2_Init+0x50>)
 8001ea6:	f004 f9f3 	bl	8006290 <HAL_I2C_Init>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001eb0:	f000 fce8 	bl	8002884 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001eb4:	bf00      	nop
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	200002e0 	.word	0x200002e0
 8001ebc:	40005800 	.word	0x40005800
 8001ec0:	00061a80 	.word	0x00061a80

08001ec4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001ec8:	4b17      	ldr	r3, [pc, #92]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001eca:	4a18      	ldr	r2, [pc, #96]	; (8001f2c <MX_SPI2_Init+0x68>)
 8001ecc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ece:	4b16      	ldr	r3, [pc, #88]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001ed0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ed4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ed6:	4b14      	ldr	r3, [pc, #80]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001edc:	4b12      	ldr	r3, [pc, #72]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ee2:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ee8:	4b0f      	ldr	r3, [pc, #60]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001eee:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001ef0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ef4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001ef6:	4b0c      	ldr	r3, [pc, #48]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001ef8:	2208      	movs	r2, #8
 8001efa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001efc:	4b0a      	ldr	r3, [pc, #40]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f02:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f08:	4b07      	ldr	r3, [pc, #28]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001f0e:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001f10:	220a      	movs	r2, #10
 8001f12:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f14:	4804      	ldr	r0, [pc, #16]	; (8001f28 <MX_SPI2_Init+0x64>)
 8001f16:	f005 fed7 	bl	8007cc8 <HAL_SPI_Init>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001f20:	f000 fcb0 	bl	8002884 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001f24:	bf00      	nop
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000280 	.word	0x20000280
 8001f2c:	40003800 	.word	0x40003800

08001f30 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b096      	sub	sp, #88	; 0x58
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f36:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	605a      	str	r2, [r3, #4]
 8001f40:	609a      	str	r2, [r3, #8]
 8001f42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f44:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f52:	2200      	movs	r2, #0
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	605a      	str	r2, [r3, #4]
 8001f58:	609a      	str	r2, [r3, #8]
 8001f5a:	60da      	str	r2, [r3, #12]
 8001f5c:	611a      	str	r2, [r3, #16]
 8001f5e:	615a      	str	r2, [r3, #20]
 8001f60:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	2220      	movs	r2, #32
 8001f66:	2100      	movs	r1, #0
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f006 ff1c 	bl	8008da6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f6e:	4b51      	ldr	r3, [pc, #324]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001f70:	4a51      	ldr	r2, [pc, #324]	; (80020b8 <MX_TIM1_Init+0x188>)
 8001f72:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001f74:	4b4f      	ldr	r3, [pc, #316]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001f76:	2247      	movs	r2, #71	; 0x47
 8001f78:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f7a:	4b4e      	ldr	r3, [pc, #312]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8001f80:	4b4c      	ldr	r3, [pc, #304]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001f82:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001f86:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f88:	4b4a      	ldr	r3, [pc, #296]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f8e:	4b49      	ldr	r3, [pc, #292]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f94:	4b47      	ldr	r3, [pc, #284]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f9a:	4846      	ldr	r0, [pc, #280]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001f9c:	f005 fef5 	bl	8007d8a <HAL_TIM_Base_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001fa6:	f000 fc6d 	bl	8002884 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001faa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fae:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fb0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	483f      	ldr	r0, [pc, #252]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001fb8:	f006 f96a 	bl	8008290 <HAL_TIM_ConfigClockSource>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001fc2:	f000 fc5f 	bl	8002884 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001fc6:	483b      	ldr	r0, [pc, #236]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001fc8:	f005 ff2d 	bl	8007e26 <HAL_TIM_PWM_Init>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001fd2:	f000 fc57 	bl	8002884 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fde:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4833      	ldr	r0, [pc, #204]	; (80020b4 <MX_TIM1_Init+0x184>)
 8001fe6:	f006 fcdb 	bl	80089a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001ff0:	f000 fc48 	bl	8002884 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ff4:	2360      	movs	r3, #96	; 0x60
 8001ff6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1000;
 8001ff8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ffc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ffe:	2300      	movs	r3, #0
 8002000:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002002:	2300      	movs	r3, #0
 8002004:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002006:	2304      	movs	r3, #4
 8002008:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800200a:	2300      	movs	r3, #0
 800200c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800200e:	2300      	movs	r3, #0
 8002010:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002012:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002016:	2200      	movs	r2, #0
 8002018:	4619      	mov	r1, r3
 800201a:	4826      	ldr	r0, [pc, #152]	; (80020b4 <MX_TIM1_Init+0x184>)
 800201c:	f006 f872 	bl	8008104 <HAL_TIM_PWM_ConfigChannel>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8002026:	f000 fc2d 	bl	8002884 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800202a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800202e:	2204      	movs	r2, #4
 8002030:	4619      	mov	r1, r3
 8002032:	4820      	ldr	r0, [pc, #128]	; (80020b4 <MX_TIM1_Init+0x184>)
 8002034:	f006 f866 	bl	8008104 <HAL_TIM_PWM_ConfigChannel>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 800203e:	f000 fc21 	bl	8002884 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002042:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002046:	2208      	movs	r2, #8
 8002048:	4619      	mov	r1, r3
 800204a:	481a      	ldr	r0, [pc, #104]	; (80020b4 <MX_TIM1_Init+0x184>)
 800204c:	f006 f85a 	bl	8008104 <HAL_TIM_PWM_ConfigChannel>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002056:	f000 fc15 	bl	8002884 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800205a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800205e:	220c      	movs	r2, #12
 8002060:	4619      	mov	r1, r3
 8002062:	4814      	ldr	r0, [pc, #80]	; (80020b4 <MX_TIM1_Init+0x184>)
 8002064:	f006 f84e 	bl	8008104 <HAL_TIM_PWM_ConfigChannel>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800206e:	f000 fc09 	bl	8002884 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002072:	2300      	movs	r3, #0
 8002074:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002076:	2300      	movs	r3, #0
 8002078:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800207a:	2300      	movs	r3, #0
 800207c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002082:	2300      	movs	r3, #0
 8002084:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002086:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800208a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800208c:	2300      	movs	r3, #0
 800208e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002090:	1d3b      	adds	r3, r7, #4
 8002092:	4619      	mov	r1, r3
 8002094:	4807      	ldr	r0, [pc, #28]	; (80020b4 <MX_TIM1_Init+0x184>)
 8002096:	f006 fcc7 	bl	8008a28 <HAL_TIMEx_ConfigBreakDeadTime>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM1_Init+0x174>
  {
    Error_Handler();
 80020a0:	f000 fbf0 	bl	8002884 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020a4:	4803      	ldr	r0, [pc, #12]	; (80020b4 <MX_TIM1_Init+0x184>)
 80020a6:	f001 f8df 	bl	8003268 <HAL_TIM_MspPostInit>

}
 80020aa:	bf00      	nop
 80020ac:	3758      	adds	r7, #88	; 0x58
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	200004d4 	.word	0x200004d4
 80020b8:	40012c00 	.word	0x40012c00

080020bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020c2:	f107 0308 	add.w	r3, r7, #8
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	605a      	str	r2, [r3, #4]
 80020cc:	609a      	str	r2, [r3, #8]
 80020ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d0:	463b      	mov	r3, r7
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020d8:	4b1d      	ldr	r3, [pc, #116]	; (8002150 <MX_TIM2_Init+0x94>)
 80020da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80020e0:	4b1b      	ldr	r3, [pc, #108]	; (8002150 <MX_TIM2_Init+0x94>)
 80020e2:	2247      	movs	r2, #71	; 0x47
 80020e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020e6:	4b1a      	ldr	r3, [pc, #104]	; (8002150 <MX_TIM2_Init+0x94>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 80020ec:	4b18      	ldr	r3, [pc, #96]	; (8002150 <MX_TIM2_Init+0x94>)
 80020ee:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80020f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020f4:	4b16      	ldr	r3, [pc, #88]	; (8002150 <MX_TIM2_Init+0x94>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020fa:	4b15      	ldr	r3, [pc, #84]	; (8002150 <MX_TIM2_Init+0x94>)
 80020fc:	2280      	movs	r2, #128	; 0x80
 80020fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002100:	4813      	ldr	r0, [pc, #76]	; (8002150 <MX_TIM2_Init+0x94>)
 8002102:	f005 fe42 	bl	8007d8a <HAL_TIM_Base_Init>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800210c:	f000 fbba 	bl	8002884 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002110:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002114:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002116:	f107 0308 	add.w	r3, r7, #8
 800211a:	4619      	mov	r1, r3
 800211c:	480c      	ldr	r0, [pc, #48]	; (8002150 <MX_TIM2_Init+0x94>)
 800211e:	f006 f8b7 	bl	8008290 <HAL_TIM_ConfigClockSource>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002128:	f000 fbac 	bl	8002884 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800212c:	2300      	movs	r3, #0
 800212e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002130:	2300      	movs	r3, #0
 8002132:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002134:	463b      	mov	r3, r7
 8002136:	4619      	mov	r1, r3
 8002138:	4805      	ldr	r0, [pc, #20]	; (8002150 <MX_TIM2_Init+0x94>)
 800213a:	f006 fc31 	bl	80089a0 <HAL_TIMEx_MasterConfigSynchronization>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002144:	f000 fb9e 	bl	8002884 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002148:	bf00      	nop
 800214a:	3718      	adds	r7, #24
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	2000057c 	.word	0x2000057c

08002154 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002158:	4b11      	ldr	r3, [pc, #68]	; (80021a0 <MX_USART1_UART_Init+0x4c>)
 800215a:	4a12      	ldr	r2, [pc, #72]	; (80021a4 <MX_USART1_UART_Init+0x50>)
 800215c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 800215e:	4b10      	ldr	r3, [pc, #64]	; (80021a0 <MX_USART1_UART_Init+0x4c>)
 8002160:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8002164:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002166:	4b0e      	ldr	r3, [pc, #56]	; (80021a0 <MX_USART1_UART_Init+0x4c>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800216c:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <MX_USART1_UART_Init+0x4c>)
 800216e:	2200      	movs	r2, #0
 8002170:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002172:	4b0b      	ldr	r3, [pc, #44]	; (80021a0 <MX_USART1_UART_Init+0x4c>)
 8002174:	2200      	movs	r2, #0
 8002176:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002178:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <MX_USART1_UART_Init+0x4c>)
 800217a:	220c      	movs	r2, #12
 800217c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800217e:	4b08      	ldr	r3, [pc, #32]	; (80021a0 <MX_USART1_UART_Init+0x4c>)
 8002180:	2200      	movs	r2, #0
 8002182:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002184:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <MX_USART1_UART_Init+0x4c>)
 8002186:	2200      	movs	r2, #0
 8002188:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800218a:	4805      	ldr	r0, [pc, #20]	; (80021a0 <MX_USART1_UART_Init+0x4c>)
 800218c:	f006 fcaf 	bl	8008aee <HAL_UART_Init>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002196:	f000 fb75 	bl	8002884 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	20000488 	.word	0x20000488
 80021a4:	40013800 	.word	0x40013800

080021a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b088      	sub	sp, #32
 80021ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ae:	f107 0310 	add.w	r3, r7, #16
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	605a      	str	r2, [r3, #4]
 80021b8:	609a      	str	r2, [r3, #8]
 80021ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021bc:	4b47      	ldr	r3, [pc, #284]	; (80022dc <MX_GPIO_Init+0x134>)
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	4a46      	ldr	r2, [pc, #280]	; (80022dc <MX_GPIO_Init+0x134>)
 80021c2:	f043 0310 	orr.w	r3, r3, #16
 80021c6:	6193      	str	r3, [r2, #24]
 80021c8:	4b44      	ldr	r3, [pc, #272]	; (80022dc <MX_GPIO_Init+0x134>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	f003 0310 	and.w	r3, r3, #16
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021d4:	4b41      	ldr	r3, [pc, #260]	; (80022dc <MX_GPIO_Init+0x134>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	4a40      	ldr	r2, [pc, #256]	; (80022dc <MX_GPIO_Init+0x134>)
 80021da:	f043 0320 	orr.w	r3, r3, #32
 80021de:	6193      	str	r3, [r2, #24]
 80021e0:	4b3e      	ldr	r3, [pc, #248]	; (80022dc <MX_GPIO_Init+0x134>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	f003 0320 	and.w	r3, r3, #32
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ec:	4b3b      	ldr	r3, [pc, #236]	; (80022dc <MX_GPIO_Init+0x134>)
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	4a3a      	ldr	r2, [pc, #232]	; (80022dc <MX_GPIO_Init+0x134>)
 80021f2:	f043 0304 	orr.w	r3, r3, #4
 80021f6:	6193      	str	r3, [r2, #24]
 80021f8:	4b38      	ldr	r3, [pc, #224]	; (80022dc <MX_GPIO_Init+0x134>)
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	607b      	str	r3, [r7, #4]
 8002202:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002204:	4b35      	ldr	r3, [pc, #212]	; (80022dc <MX_GPIO_Init+0x134>)
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	4a34      	ldr	r2, [pc, #208]	; (80022dc <MX_GPIO_Init+0x134>)
 800220a:	f043 0308 	orr.w	r3, r3, #8
 800220e:	6193      	str	r3, [r2, #24]
 8002210:	4b32      	ldr	r3, [pc, #200]	; (80022dc <MX_GPIO_Init+0x134>)
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	f003 0308 	and.w	r3, r3, #8
 8002218:	603b      	str	r3, [r7, #0]
 800221a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800221c:	2200      	movs	r2, #0
 800221e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002222:	482f      	ldr	r0, [pc, #188]	; (80022e0 <MX_GPIO_Init+0x138>)
 8002224:	f004 f804 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF24_CE_Pin|TEST1_PIN_Pin, GPIO_PIN_RESET);
 8002228:	2200      	movs	r2, #0
 800222a:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 800222e:	482d      	ldr	r0, [pc, #180]	; (80022e4 <MX_GPIO_Init+0x13c>)
 8002230:	f003 fffe 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_RESET);
 8002234:	2200      	movs	r2, #0
 8002236:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800223a:	482b      	ldr	r0, [pc, #172]	; (80022e8 <MX_GPIO_Init+0x140>)
 800223c:	f003 fff8 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8002240:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002244:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002246:	2301      	movs	r3, #1
 8002248:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224e:	2302      	movs	r3, #2
 8002250:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002252:	f107 0310 	add.w	r3, r7, #16
 8002256:	4619      	mov	r1, r3
 8002258:	4821      	ldr	r0, [pc, #132]	; (80022e0 <MX_GPIO_Init+0x138>)
 800225a:	f003 fe8f 	bl	8005f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CE_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 800225e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002262:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002264:	2301      	movs	r3, #1
 8002266:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002268:	2300      	movs	r3, #0
 800226a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226c:	2302      	movs	r3, #2
 800226e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8002270:	f107 0310 	add.w	r3, r7, #16
 8002274:	4619      	mov	r1, r3
 8002276:	481b      	ldr	r0, [pc, #108]	; (80022e4 <MX_GPIO_Init+0x13c>)
 8002278:	f003 fe80 	bl	8005f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 800227c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002280:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 800228a:	f107 0310 	add.w	r3, r7, #16
 800228e:	4619      	mov	r1, r3
 8002290:	4815      	ldr	r0, [pc, #84]	; (80022e8 <MX_GPIO_Init+0x140>)
 8002292:	f003 fe73 	bl	8005f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CSN_Pin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 8002296:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800229a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800229c:	2301      	movs	r3, #1
 800229e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a4:	2302      	movs	r3, #2
 80022a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 80022a8:	f107 0310 	add.w	r3, r7, #16
 80022ac:	4619      	mov	r1, r3
 80022ae:	480e      	ldr	r0, [pc, #56]	; (80022e8 <MX_GPIO_Init+0x140>)
 80022b0:	f003 fe64 	bl	8005f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST1_PIN_Pin */
  GPIO_InitStruct.Pin = TEST1_PIN_Pin;
 80022b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ba:	2301      	movs	r3, #1
 80022bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022c2:	2303      	movs	r3, #3
 80022c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TEST1_PIN_GPIO_Port, &GPIO_InitStruct);
 80022c6:	f107 0310 	add.w	r3, r7, #16
 80022ca:	4619      	mov	r1, r3
 80022cc:	4805      	ldr	r0, [pc, #20]	; (80022e4 <MX_GPIO_Init+0x13c>)
 80022ce:	f003 fe55 	bl	8005f7c <HAL_GPIO_Init>

}
 80022d2:	bf00      	nop
 80022d4:	3720      	adds	r7, #32
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40021000 	.word	0x40021000
 80022e0:	40011000 	.word	0x40011000
 80022e4:	40010c00 	.word	0x40010c00
 80022e8:	40010800 	.word	0x40010800

080022ec <WriteFlashData>:

/* USER CODE BEGIN 4 */
//Write Data into Flash starting from given address
void WriteFlashData(uint32_t StartAddr, struct FlashDatastruct *p)
{
 80022ec:	b5b0      	push	{r4, r5, r7, lr}
 80022ee:	b088      	sub	sp, #32
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
	FLASH_EraseInitTypeDef EraseInitStruct;

	uint32_t PageError;

	EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 80022f6:	2300      	movs	r3, #0
 80022f8:	613b      	str	r3, [r7, #16]
	EraseInitStruct.PageAddress = StartAddr;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	61bb      	str	r3, [r7, #24]
	EraseInitStruct.NbPages     = 1;
 80022fe:	2301      	movs	r3, #1
 8002300:	61fb      	str	r3, [r7, #28]

	HAL_FLASH_Unlock();
 8002302:	f003 fcab 	bl	8005c5c <HAL_FLASH_Unlock>

	//FLASH_PageErase(0x800FC00); //doesn't handle all registers PER regiser in CR is not cleared

	HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8002306:	f107 020c 	add.w	r2, r7, #12
 800230a:	f107 0310 	add.w	r3, r7, #16
 800230e:	4611      	mov	r1, r2
 8002310:	4618      	mov	r0, r3
 8002312:	f003 fd8b 	bl	8005e2c <HAL_FLASHEx_Erase>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr, p->controlData);
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f04f 0400 	mov.w	r4, #0
 800231e:	461a      	mov	r2, r3
 8002320:	4623      	mov	r3, r4
 8002322:	6879      	ldr	r1, [r7, #4]
 8002324:	2002      	movs	r0, #2
 8002326:	f003 fc29 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+4, (uint32_t) ( p->pid_p_gain_pitch * FLASHCONSTANTMULTIPLIER) );
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	1d1d      	adds	r5, r3, #4
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	49b2      	ldr	r1, [pc, #712]	; (80025fc <WriteFlashData+0x310>)
 8002334:	4618      	mov	r0, r3
 8002336:	f7fe fd05 	bl	8000d44 <__aeabi_fmul>
 800233a:	4603      	mov	r3, r0
 800233c:	4618      	mov	r0, r3
 800233e:	f7fe fec7 	bl	80010d0 <__aeabi_f2uiz>
 8002342:	4603      	mov	r3, r0
 8002344:	f04f 0400 	mov.w	r4, #0
 8002348:	461a      	mov	r2, r3
 800234a:	4623      	mov	r3, r4
 800234c:	4629      	mov	r1, r5
 800234e:	2002      	movs	r0, #2
 8002350:	f003 fc14 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+8, (uint32_t) ( p->pid_i_gain_pitch * FLASHCONSTANTMULTIPLIER) );
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f103 0508 	add.w	r5, r3, #8
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	49a7      	ldr	r1, [pc, #668]	; (80025fc <WriteFlashData+0x310>)
 8002360:	4618      	mov	r0, r3
 8002362:	f7fe fcef 	bl	8000d44 <__aeabi_fmul>
 8002366:	4603      	mov	r3, r0
 8002368:	4618      	mov	r0, r3
 800236a:	f7fe feb1 	bl	80010d0 <__aeabi_f2uiz>
 800236e:	4603      	mov	r3, r0
 8002370:	f04f 0400 	mov.w	r4, #0
 8002374:	461a      	mov	r2, r3
 8002376:	4623      	mov	r3, r4
 8002378:	4629      	mov	r1, r5
 800237a:	2002      	movs	r0, #2
 800237c:	f003 fbfe 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+12,(uint32_t) ( p->pid_d_gain_pitch * FLASHCONSTANTMULTIPLIER) );
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f103 050c 	add.w	r5, r3, #12
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	499c      	ldr	r1, [pc, #624]	; (80025fc <WriteFlashData+0x310>)
 800238c:	4618      	mov	r0, r3
 800238e:	f7fe fcd9 	bl	8000d44 <__aeabi_fmul>
 8002392:	4603      	mov	r3, r0
 8002394:	4618      	mov	r0, r3
 8002396:	f7fe fe9b 	bl	80010d0 <__aeabi_f2uiz>
 800239a:	4603      	mov	r3, r0
 800239c:	f04f 0400 	mov.w	r4, #0
 80023a0:	461a      	mov	r2, r3
 80023a2:	4623      	mov	r3, r4
 80023a4:	4629      	mov	r1, r5
 80023a6:	2002      	movs	r0, #2
 80023a8:	f003 fbe8 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+16,(uint32_t) ( p->pid_p_gain_roll * FLASHCONSTANTMULTIPLIER) );
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f103 0510 	add.w	r5, r3, #16
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	4991      	ldr	r1, [pc, #580]	; (80025fc <WriteFlashData+0x310>)
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7fe fcc3 	bl	8000d44 <__aeabi_fmul>
 80023be:	4603      	mov	r3, r0
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7fe fe85 	bl	80010d0 <__aeabi_f2uiz>
 80023c6:	4603      	mov	r3, r0
 80023c8:	f04f 0400 	mov.w	r4, #0
 80023cc:	461a      	mov	r2, r3
 80023ce:	4623      	mov	r3, r4
 80023d0:	4629      	mov	r1, r5
 80023d2:	2002      	movs	r0, #2
 80023d4:	f003 fbd2 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+20,(uint32_t) ( p->pid_i_gain_roll * FLASHCONSTANTMULTIPLIER) );
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f103 0514 	add.w	r5, r3, #20
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	4986      	ldr	r1, [pc, #536]	; (80025fc <WriteFlashData+0x310>)
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe fcad 	bl	8000d44 <__aeabi_fmul>
 80023ea:	4603      	mov	r3, r0
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7fe fe6f 	bl	80010d0 <__aeabi_f2uiz>
 80023f2:	4603      	mov	r3, r0
 80023f4:	f04f 0400 	mov.w	r4, #0
 80023f8:	461a      	mov	r2, r3
 80023fa:	4623      	mov	r3, r4
 80023fc:	4629      	mov	r1, r5
 80023fe:	2002      	movs	r0, #2
 8002400:	f003 fbbc 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+24,(uint32_t) ( p->pid_d_gain_roll * FLASHCONSTANTMULTIPLIER) );
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f103 0518 	add.w	r5, r3, #24
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	497b      	ldr	r1, [pc, #492]	; (80025fc <WriteFlashData+0x310>)
 8002410:	4618      	mov	r0, r3
 8002412:	f7fe fc97 	bl	8000d44 <__aeabi_fmul>
 8002416:	4603      	mov	r3, r0
 8002418:	4618      	mov	r0, r3
 800241a:	f7fe fe59 	bl	80010d0 <__aeabi_f2uiz>
 800241e:	4603      	mov	r3, r0
 8002420:	f04f 0400 	mov.w	r4, #0
 8002424:	461a      	mov	r2, r3
 8002426:	4623      	mov	r3, r4
 8002428:	4629      	mov	r1, r5
 800242a:	2002      	movs	r0, #2
 800242c:	f003 fba6 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+28,(uint32_t) ( p->pid_p_gain_yaw * FLASHCONSTANTMULTIPLIER) );
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f103 051c 	add.w	r5, r3, #28
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	4970      	ldr	r1, [pc, #448]	; (80025fc <WriteFlashData+0x310>)
 800243c:	4618      	mov	r0, r3
 800243e:	f7fe fc81 	bl	8000d44 <__aeabi_fmul>
 8002442:	4603      	mov	r3, r0
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe fe43 	bl	80010d0 <__aeabi_f2uiz>
 800244a:	4603      	mov	r3, r0
 800244c:	f04f 0400 	mov.w	r4, #0
 8002450:	461a      	mov	r2, r3
 8002452:	4623      	mov	r3, r4
 8002454:	4629      	mov	r1, r5
 8002456:	2002      	movs	r0, #2
 8002458:	f003 fb90 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+32,(uint32_t) ( p->pid_i_gain_yaw * FLASHCONSTANTMULTIPLIER) );
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f103 0520 	add.w	r5, r3, #32
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	6a1b      	ldr	r3, [r3, #32]
 8002466:	4965      	ldr	r1, [pc, #404]	; (80025fc <WriteFlashData+0x310>)
 8002468:	4618      	mov	r0, r3
 800246a:	f7fe fc6b 	bl	8000d44 <__aeabi_fmul>
 800246e:	4603      	mov	r3, r0
 8002470:	4618      	mov	r0, r3
 8002472:	f7fe fe2d 	bl	80010d0 <__aeabi_f2uiz>
 8002476:	4603      	mov	r3, r0
 8002478:	f04f 0400 	mov.w	r4, #0
 800247c:	461a      	mov	r2, r3
 800247e:	4623      	mov	r3, r4
 8002480:	4629      	mov	r1, r5
 8002482:	2002      	movs	r0, #2
 8002484:	f003 fb7a 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+36,(uint32_t) ( p->pid_d_gain_yaw * FLASHCONSTANTMULTIPLIER) );
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f103 0524 	add.w	r5, r3, #36	; 0x24
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002492:	495a      	ldr	r1, [pc, #360]	; (80025fc <WriteFlashData+0x310>)
 8002494:	4618      	mov	r0, r3
 8002496:	f7fe fc55 	bl	8000d44 <__aeabi_fmul>
 800249a:	4603      	mov	r3, r0
 800249c:	4618      	mov	r0, r3
 800249e:	f7fe fe17 	bl	80010d0 <__aeabi_f2uiz>
 80024a2:	4603      	mov	r3, r0
 80024a4:	f04f 0400 	mov.w	r4, #0
 80024a8:	461a      	mov	r2, r3
 80024aa:	4623      	mov	r3, r4
 80024ac:	4629      	mov	r1, r5
 80024ae:	2002      	movs	r0, #2
 80024b0:	f003 fb64 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+40, p->pid_max_pitch);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024be:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80024c2:	461a      	mov	r2, r3
 80024c4:	4623      	mov	r3, r4
 80024c6:	2002      	movs	r0, #2
 80024c8:	f003 fb58 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+44, p->pid_i_max_pitch);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80024da:	461a      	mov	r2, r3
 80024dc:	4623      	mov	r3, r4
 80024de:	2002      	movs	r0, #2
 80024e0:	f003 fb4c 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+48, p->pid_max_roll);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ee:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80024f2:	461a      	mov	r2, r3
 80024f4:	4623      	mov	r3, r4
 80024f6:	2002      	movs	r0, #2
 80024f8:	f003 fb40 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+52, p->pid_i_max_roll);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002506:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800250a:	461a      	mov	r2, r3
 800250c:	4623      	mov	r3, r4
 800250e:	2002      	movs	r0, #2
 8002510:	f003 fb34 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+56, p->pid_max_yaw);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800251e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002522:	461a      	mov	r2, r3
 8002524:	4623      	mov	r3, r4
 8002526:	2002      	movs	r0, #2
 8002528:	f003 fb28 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+60, p->pid_i_max_yaw);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002536:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800253a:	461a      	mov	r2, r3
 800253c:	4623      	mov	r3, r4
 800253e:	2002      	movs	r0, #2
 8002540:	f003 fb1c 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+64,(uint32_t)(p->maxpitchdegree) );
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f103 0540 	add.w	r5, r3, #64	; 0x40
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	4618      	mov	r0, r3
 8002550:	f7fe fdbe 	bl	80010d0 <__aeabi_f2uiz>
 8002554:	4603      	mov	r3, r0
 8002556:	f04f 0400 	mov.w	r4, #0
 800255a:	461a      	mov	r2, r3
 800255c:	4623      	mov	r3, r4
 800255e:	4629      	mov	r1, r5
 8002560:	2002      	movs	r0, #2
 8002562:	f003 fb0b 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+68,(uint32_t)(p->maxrolldegree) );
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f103 0544 	add.w	r5, r3, #68	; 0x44
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002570:	4618      	mov	r0, r3
 8002572:	f7fe fdad 	bl	80010d0 <__aeabi_f2uiz>
 8002576:	4603      	mov	r3, r0
 8002578:	f04f 0400 	mov.w	r4, #0
 800257c:	461a      	mov	r2, r3
 800257e:	4623      	mov	r3, r4
 8002580:	4629      	mov	r1, r5
 8002582:	2002      	movs	r0, #2
 8002584:	f003 fafa 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+72,(uint32_t)(p->maxyawdegree) );
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f103 0548 	add.w	r5, r3, #72	; 0x48
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002592:	4618      	mov	r0, r3
 8002594:	f7fe fd9c 	bl	80010d0 <__aeabi_f2uiz>
 8002598:	4603      	mov	r3, r0
 800259a:	f04f 0400 	mov.w	r4, #0
 800259e:	461a      	mov	r2, r3
 80025a0:	4623      	mov	r3, r4
 80025a2:	4629      	mov	r1, r5
 80025a4:	2002      	movs	r0, #2
 80025a6:	f003 fae9 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+76,(uint32_t)(p->minthrottle) );
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	f103 054c 	add.w	r5, r3, #76	; 0x4c
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7fe fd8b 	bl	80010d0 <__aeabi_f2uiz>
 80025ba:	4603      	mov	r3, r0
 80025bc:	f04f 0400 	mov.w	r4, #0
 80025c0:	461a      	mov	r2, r3
 80025c2:	4623      	mov	r3, r4
 80025c4:	4629      	mov	r1, r5
 80025c6:	2002      	movs	r0, #2
 80025c8:	f003 fad8 	bl	8005b7c <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+80,(uint32_t)(p->maxthrottle) );
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f103 0550 	add.w	r5, r3, #80	; 0x50
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7fe fd7a 	bl	80010d0 <__aeabi_f2uiz>
 80025dc:	4603      	mov	r3, r0
 80025de:	f04f 0400 	mov.w	r4, #0
 80025e2:	461a      	mov	r2, r3
 80025e4:	4623      	mov	r3, r4
 80025e6:	4629      	mov	r1, r5
 80025e8:	2002      	movs	r0, #2
 80025ea:	f003 fac7 	bl	8005b7c <HAL_FLASH_Program>

	HAL_FLASH_Lock();
 80025ee:	f003 fb5b 	bl	8005ca8 <HAL_FLASH_Lock>
}
 80025f2:	bf00      	nop
 80025f4:	3720      	adds	r7, #32
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bdb0      	pop	{r4, r5, r7, pc}
 80025fa:	bf00      	nop
 80025fc:	47c35000 	.word	0x47c35000

08002600 <EraseFlashData>:

void EraseFlashData(uint32_t StartAddr)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
	FLASH_EraseInitTypeDef EraseInitStruct;

	uint32_t PageError;

	EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002608:	2300      	movs	r3, #0
 800260a:	613b      	str	r3, [r7, #16]
	EraseInitStruct.PageAddress = StartAddr;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	61bb      	str	r3, [r7, #24]
	EraseInitStruct.NbPages     = 1;
 8002610:	2301      	movs	r3, #1
 8002612:	61fb      	str	r3, [r7, #28]

	HAL_FLASH_Unlock();
 8002614:	f003 fb22 	bl	8005c5c <HAL_FLASH_Unlock>

	//FLASH_PageErase(0x800FC00); //doesn't handle all registers PER regiser in CR is not cleared

	HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8002618:	f107 020c 	add.w	r2, r7, #12
 800261c:	f107 0310 	add.w	r3, r7, #16
 8002620:	4611      	mov	r1, r2
 8002622:	4618      	mov	r0, r3
 8002624:	f003 fc02 	bl	8005e2c <HAL_FLASHEx_Erase>

	HAL_FLASH_Lock();
 8002628:	f003 fb3e 	bl	8005ca8 <HAL_FLASH_Lock>
}
 800262c:	bf00      	nop
 800262e:	3720      	adds	r7, #32
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <CheckFlashData>:


//Check if Data on given address matches control word
uint32_t CheckFlashData(uint32_t StartAddr)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
	return *(( uint32_t *) (StartAddr) );
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
}
 8002640:	4618      	mov	r0, r3
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	bc80      	pop	{r7}
 8002648:	4770      	bx	lr
	...

0800264c <ReadFlashData>:

//Read Data from Flash
void ReadFlashData(uint32_t StartAddr, struct FlashDatastruct *p)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
	p->controlData= *(( uint32_t *) (StartAddr) );
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	601a      	str	r2, [r3, #0]
	p->pid_p_gain_pitch=(float)( (*(( uint32_t *) (StartAddr+4) )) )/FLASHCONSTANTMULTIPLIER;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	3304      	adds	r3, #4
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	f7fe fb15 	bl	8000c94 <__aeabi_ui2f>
 800266a:	4603      	mov	r3, r0
 800266c:	496a      	ldr	r1, [pc, #424]	; (8002818 <ReadFlashData+0x1cc>)
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe fc1c 	bl	8000eac <__aeabi_fdiv>
 8002674:	4603      	mov	r3, r0
 8002676:	461a      	mov	r2, r3
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	605a      	str	r2, [r3, #4]
	p->pid_i_gain_pitch=(float)( (*(( uint32_t *) (StartAddr+8) )) )/FLASHCONSTANTMULTIPLIER;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	3308      	adds	r3, #8
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f7fe fb06 	bl	8000c94 <__aeabi_ui2f>
 8002688:	4603      	mov	r3, r0
 800268a:	4963      	ldr	r1, [pc, #396]	; (8002818 <ReadFlashData+0x1cc>)
 800268c:	4618      	mov	r0, r3
 800268e:	f7fe fc0d 	bl	8000eac <__aeabi_fdiv>
 8002692:	4603      	mov	r3, r0
 8002694:	461a      	mov	r2, r3
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	609a      	str	r2, [r3, #8]
	p->pid_d_gain_pitch=(float)( (*(( uint32_t *) (StartAddr+12) )) )/FLASHCONSTANTMULTIPLIER;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	330c      	adds	r3, #12
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7fe faf7 	bl	8000c94 <__aeabi_ui2f>
 80026a6:	4603      	mov	r3, r0
 80026a8:	495b      	ldr	r1, [pc, #364]	; (8002818 <ReadFlashData+0x1cc>)
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fe fbfe 	bl	8000eac <__aeabi_fdiv>
 80026b0:	4603      	mov	r3, r0
 80026b2:	461a      	mov	r2, r3
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	60da      	str	r2, [r3, #12]
	p->pid_p_gain_roll=(float)( (*(( uint32_t *) (StartAddr+16) ))  )/FLASHCONSTANTMULTIPLIER;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3310      	adds	r3, #16
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fe fae8 	bl	8000c94 <__aeabi_ui2f>
 80026c4:	4603      	mov	r3, r0
 80026c6:	4954      	ldr	r1, [pc, #336]	; (8002818 <ReadFlashData+0x1cc>)
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7fe fbef 	bl	8000eac <__aeabi_fdiv>
 80026ce:	4603      	mov	r3, r0
 80026d0:	461a      	mov	r2, r3
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	611a      	str	r2, [r3, #16]
	p->pid_i_gain_roll=(float)( (*(( uint32_t *) (StartAddr+20) )) )/FLASHCONSTANTMULTIPLIER;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	3314      	adds	r3, #20
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fe fad9 	bl	8000c94 <__aeabi_ui2f>
 80026e2:	4603      	mov	r3, r0
 80026e4:	494c      	ldr	r1, [pc, #304]	; (8002818 <ReadFlashData+0x1cc>)
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fe fbe0 	bl	8000eac <__aeabi_fdiv>
 80026ec:	4603      	mov	r3, r0
 80026ee:	461a      	mov	r2, r3
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	615a      	str	r2, [r3, #20]
	p->pid_d_gain_roll=(float)( (*(( uint32_t *) (StartAddr+24) )) )/FLASHCONSTANTMULTIPLIER;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	3318      	adds	r3, #24
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fe faca 	bl	8000c94 <__aeabi_ui2f>
 8002700:	4603      	mov	r3, r0
 8002702:	4945      	ldr	r1, [pc, #276]	; (8002818 <ReadFlashData+0x1cc>)
 8002704:	4618      	mov	r0, r3
 8002706:	f7fe fbd1 	bl	8000eac <__aeabi_fdiv>
 800270a:	4603      	mov	r3, r0
 800270c:	461a      	mov	r2, r3
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	619a      	str	r2, [r3, #24]
	p->pid_p_gain_yaw=(float)( (*(( uint32_t *) (StartAddr+28) )) )/FLASHCONSTANTMULTIPLIER;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	331c      	adds	r3, #28
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4618      	mov	r0, r3
 800271a:	f7fe fabb 	bl	8000c94 <__aeabi_ui2f>
 800271e:	4603      	mov	r3, r0
 8002720:	493d      	ldr	r1, [pc, #244]	; (8002818 <ReadFlashData+0x1cc>)
 8002722:	4618      	mov	r0, r3
 8002724:	f7fe fbc2 	bl	8000eac <__aeabi_fdiv>
 8002728:	4603      	mov	r3, r0
 800272a:	461a      	mov	r2, r3
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	61da      	str	r2, [r3, #28]
	p->pid_i_gain_yaw=(float)( (*(( uint32_t *) (StartAddr+32) )) )/FLASHCONSTANTMULTIPLIER;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3320      	adds	r3, #32
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4618      	mov	r0, r3
 8002738:	f7fe faac 	bl	8000c94 <__aeabi_ui2f>
 800273c:	4603      	mov	r3, r0
 800273e:	4936      	ldr	r1, [pc, #216]	; (8002818 <ReadFlashData+0x1cc>)
 8002740:	4618      	mov	r0, r3
 8002742:	f7fe fbb3 	bl	8000eac <__aeabi_fdiv>
 8002746:	4603      	mov	r3, r0
 8002748:	461a      	mov	r2, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	621a      	str	r2, [r3, #32]
	p->pid_d_gain_yaw=(float)( (*(( uint32_t *) (StartAddr+36) )) )/FLASHCONSTANTMULTIPLIER;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	3324      	adds	r3, #36	; 0x24
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4618      	mov	r0, r3
 8002756:	f7fe fa9d 	bl	8000c94 <__aeabi_ui2f>
 800275a:	4603      	mov	r3, r0
 800275c:	492e      	ldr	r1, [pc, #184]	; (8002818 <ReadFlashData+0x1cc>)
 800275e:	4618      	mov	r0, r3
 8002760:	f7fe fba4 	bl	8000eac <__aeabi_fdiv>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	625a      	str	r2, [r3, #36]	; 0x24
	p->pid_max_pitch=*(( uint32_t *) (StartAddr+40) );
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	3328      	adds	r3, #40	; 0x28
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	461a      	mov	r2, r3
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	629a      	str	r2, [r3, #40]	; 0x28
	p->pid_i_max_pitch=*(( uint32_t *) (StartAddr+44) );
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	332c      	adds	r3, #44	; 0x2c
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	461a      	mov	r2, r3
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	62da      	str	r2, [r3, #44]	; 0x2c
	p->pid_max_roll=*(( uint32_t *) (StartAddr+48) );
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3330      	adds	r3, #48	; 0x30
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	461a      	mov	r2, r3
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	631a      	str	r2, [r3, #48]	; 0x30
	p->pid_i_max_roll=*(( uint32_t *) (StartAddr+52) );
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3334      	adds	r3, #52	; 0x34
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	635a      	str	r2, [r3, #52]	; 0x34
	p->pid_max_yaw=*(( uint32_t *) (StartAddr+56) );
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3338      	adds	r3, #56	; 0x38
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	461a      	mov	r2, r3
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	639a      	str	r2, [r3, #56]	; 0x38
	p->pid_i_max_yaw=*(( uint32_t *) (StartAddr+60) );
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	333c      	adds	r3, #60	; 0x3c
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	461a      	mov	r2, r3
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	63da      	str	r2, [r3, #60]	; 0x3c
	p->maxpitchdegree=(float)( (*(( uint32_t *) (StartAddr+64) )) );
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	3340      	adds	r3, #64	; 0x40
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fe fa6a 	bl	8000c94 <__aeabi_ui2f>
 80027c0:	4602      	mov	r2, r0
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	641a      	str	r2, [r3, #64]	; 0x40
	p->maxrolldegree=(float)( (*(( uint32_t *) (StartAddr+68) )) );
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3344      	adds	r3, #68	; 0x44
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7fe fa61 	bl	8000c94 <__aeabi_ui2f>
 80027d2:	4602      	mov	r2, r0
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	645a      	str	r2, [r3, #68]	; 0x44
	p->maxyawdegree=(float)( (*(( uint32_t *) (StartAddr+72) )) );
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3348      	adds	r3, #72	; 0x48
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f7fe fa58 	bl	8000c94 <__aeabi_ui2f>
 80027e4:	4602      	mov	r2, r0
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	649a      	str	r2, [r3, #72]	; 0x48
	p->minthrottle=(float)( (*(( uint32_t *) (StartAddr+76) )) );
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	334c      	adds	r3, #76	; 0x4c
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7fe fa4f 	bl	8000c94 <__aeabi_ui2f>
 80027f6:	4602      	mov	r2, r0
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	64da      	str	r2, [r3, #76]	; 0x4c
	p->maxthrottle=(float)( (*(( uint32_t *) (StartAddr+80) )) );
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3350      	adds	r3, #80	; 0x50
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f7fe fa46 	bl	8000c94 <__aeabi_ui2f>
 8002808:	4602      	mov	r2, r0
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	47c35000 	.word	0x47c35000

0800281c <WriteString>:

void WriteString(char string[])
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  unsigned int i=0;
 8002824:	2300      	movs	r3, #0
 8002826:	60fb      	str	r3, [r7, #12]
  while (string[i])
 8002828:	e009      	b.n	800283e <WriteString+0x22>
	{
	PrintCharUart (string[i]);
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4413      	add	r3, r2
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	4618      	mov	r0, r3
 8002834:	f000 f80e 	bl	8002854 <PrintCharUart>
	i++;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	3301      	adds	r3, #1
 800283c:	60fb      	str	r3, [r7, #12]
  while (string[i])
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	4413      	add	r3, r2
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1ef      	bne.n	800282a <WriteString+0xe>
  }
}
 800284a:	bf00      	nop
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
	...

08002854 <PrintCharUart>:


void PrintCharUart (int ch) 	 /* Write character to Serial Port    */
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
	while (!(USART1->SR & USART_SR_TXE));
 800285c:	bf00      	nop
 800285e:	4b08      	ldr	r3, [pc, #32]	; (8002880 <PrintCharUart+0x2c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f9      	beq.n	800285e <PrintCharUart+0xa>
	USART1->DR = (USART_DR_DR & ch);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a04      	ldr	r2, [pc, #16]	; (8002880 <PrintCharUart+0x2c>)
 800286e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002872:	6053      	str	r3, [r2, #4]
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	bc80      	pop	{r7}
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	40013800 	.word	0x40013800

08002884 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr

08002890 <nRF24_TransmitPacket>:
// Function to transmit data packet
// input:
//   pBuf - pointer to the buffer with data to transmit
//   length - length of the data buffer in bytes
// return: one of nRF24_TX_xx values
nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length) {
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	460b      	mov	r3, r1
 800289a:	70fb      	strb	r3, [r7, #3]
	volatile uint32_t wait = nRF24_WAIT_TIMEOUT;
 800289c:	4b22      	ldr	r3, [pc, #136]	; (8002928 <nRF24_TransmitPacket+0x98>)
 800289e:	60bb      	str	r3, [r7, #8]
	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 80028a0:	2200      	movs	r2, #0
 80028a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028a6:	4821      	ldr	r0, [pc, #132]	; (800292c <nRF24_TransmitPacket+0x9c>)
 80028a8:	f003 fcc2 	bl	8006230 <HAL_GPIO_WritePin>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 80028ac:	78fb      	ldrb	r3, [r7, #3]
 80028ae:	4619      	mov	r1, r3
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 fb64 	bl	8002f7e <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 80028b6:	2201      	movs	r2, #1
 80028b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028bc:	481b      	ldr	r0, [pc, #108]	; (800292c <nRF24_TransmitPacket+0x9c>)
 80028be:	f003 fcb7 	bl	8006230 <HAL_GPIO_WritePin>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 80028c2:	f000 fb24 	bl	8002f0e <nRF24_GetStatus>
 80028c6:	4603      	mov	r3, r0
 80028c8:	73fb      	strb	r3, [r7, #15]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT)) {
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
 80028cc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d105      	bne.n	80028e0 <nRF24_TransmitPacket+0x50>
			break;
		}
	} while (wait--);
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	1e5a      	subs	r2, r3, #1
 80028d8:	60ba      	str	r2, [r7, #8]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f1      	bne.n	80028c2 <nRF24_TransmitPacket+0x32>
 80028de:	e000      	b.n	80028e2 <nRF24_TransmitPacket+0x52>
			break;
 80028e0:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 80028e2:	2200      	movs	r2, #0
 80028e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028e8:	4810      	ldr	r0, [pc, #64]	; (800292c <nRF24_TransmitPacket+0x9c>)
 80028ea:	f003 fca1 	bl	8006230 <HAL_GPIO_WritePin>

	if (!wait) {
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d101      	bne.n	80028f8 <nRF24_TransmitPacket+0x68>
		// Timeout
		return nRF24_TX_TIMEOUT;
 80028f4:	2302      	movs	r3, #2
 80028f6:	e012      	b.n	800291e <nRF24_TransmitPacket+0x8e>
	}

	// Clear pending IRQ flags
    nRF24_ClearIRQFlags();
 80028f8:	f000 fb2c 	bl	8002f54 <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
 80028fe:	f003 0310 	and.w	r3, r3, #16
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <nRF24_TransmitPacket+0x7a>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 8002906:	2303      	movs	r3, #3
 8002908:	e009      	b.n	800291e <nRF24_TransmitPacket+0x8e>
	}

	if (status & nRF24_FLAG_TX_DS) {
 800290a:	7bfb      	ldrb	r3, [r7, #15]
 800290c:	f003 0320 	and.w	r3, r3, #32
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <nRF24_TransmitPacket+0x88>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 8002914:	2301      	movs	r3, #1
 8002916:	e002      	b.n	800291e <nRF24_TransmitPacket+0x8e>
	}

	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 8002918:	f000 fb0c 	bl	8002f34 <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	000fffff 	.word	0x000fffff
 800292c:	40010c00 	.word	0x40010c00

08002930 <nRF24_LL_RW>:




uint8_t nRF24_LL_RW(uint8_t data) {
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	71fb      	strb	r3, [r7, #7]

	 // Wait until TX buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_TXE) == RESET);
 800293a:	bf00      	nop
 800293c:	2102      	movs	r1, #2
 800293e:	480e      	ldr	r0, [pc, #56]	; (8002978 <nRF24_LL_RW+0x48>)
 8002940:	f7fe fcc8 	bl	80012d4 <SPI_I2S_GetFlagStatus>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0f8      	beq.n	800293c <nRF24_LL_RW+0xc>
	// Send byte to SPI (TXE cleared)
	SPI_I2S_SendData(nRF24_SPI_PORT, data);
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	b29b      	uxth	r3, r3
 800294e:	4619      	mov	r1, r3
 8002950:	4809      	ldr	r0, [pc, #36]	; (8002978 <nRF24_LL_RW+0x48>)
 8002952:	f7fe fca5 	bl	80012a0 <SPI_I2S_SendData>
	// Wait while receive buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_RXNE) == RESET);
 8002956:	bf00      	nop
 8002958:	2101      	movs	r1, #1
 800295a:	4807      	ldr	r0, [pc, #28]	; (8002978 <nRF24_LL_RW+0x48>)
 800295c:	f7fe fcba 	bl	80012d4 <SPI_I2S_GetFlagStatus>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d0f8      	beq.n	8002958 <nRF24_LL_RW+0x28>

	// Return received byte
	return (uint8_t)SPI_I2S_ReceiveData(nRF24_SPI_PORT);
 8002966:	4804      	ldr	r0, [pc, #16]	; (8002978 <nRF24_LL_RW+0x48>)
 8002968:	f7fe fca8 	bl	80012bc <SPI_I2S_ReceiveData>
 800296c:	4603      	mov	r3, r0
 800296e:	b2db      	uxtb	r3, r3
}
 8002970:	4618      	mov	r0, r3
 8002972:	3708      	adds	r7, #8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40003800 	.word	0x40003800

0800297c <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8002986:	2200      	movs	r2, #0
 8002988:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800298c:	480c      	ldr	r0, [pc, #48]	; (80029c0 <nRF24_ReadReg+0x44>)
 800298e:	f003 fc4f 	bl	8006230 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	f003 031f 	and.w	r3, r3, #31
 8002998:	b2db      	uxtb	r3, r3
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff ffc8 	bl	8002930 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 80029a0:	20ff      	movs	r0, #255	; 0xff
 80029a2:	f7ff ffc5 	bl	8002930 <nRF24_LL_RW>
 80029a6:	4603      	mov	r3, r0
 80029a8:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 80029aa:	2201      	movs	r2, #1
 80029ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029b0:	4803      	ldr	r0, [pc, #12]	; (80029c0 <nRF24_ReadReg+0x44>)
 80029b2:	f003 fc3d 	bl	8006230 <HAL_GPIO_WritePin>

	return value;
 80029b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3710      	adds	r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40010800 	.word	0x40010800

080029c4 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	4603      	mov	r3, r0
 80029cc:	460a      	mov	r2, r1
 80029ce:	71fb      	strb	r3, [r7, #7]
 80029d0:	4613      	mov	r3, r2
 80029d2:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 80029d4:	2200      	movs	r2, #0
 80029d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029da:	481a      	ldr	r0, [pc, #104]	; (8002a44 <nRF24_WriteReg+0x80>)
 80029dc:	f003 fc28 	bl	8006230 <HAL_GPIO_WritePin>
	if (reg < nRF24_CMD_W_REGISTER) {
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	2b1f      	cmp	r3, #31
 80029e4:	d810      	bhi.n	8002a08 <nRF24_WriteReg+0x44>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 80029e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ea:	f003 031f 	and.w	r3, r3, #31
 80029ee:	b25b      	sxtb	r3, r3
 80029f0:	f043 0320 	orr.w	r3, r3, #32
 80029f4:	b25b      	sxtb	r3, r3
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff99 	bl	8002930 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 80029fe:	79bb      	ldrb	r3, [r7, #6]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff ff95 	bl	8002930 <nRF24_LL_RW>
 8002a06:	e013      	b.n	8002a30 <nRF24_WriteReg+0x6c>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8002a08:	79fb      	ldrb	r3, [r7, #7]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff ff90 	bl	8002930 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8002a10:	79fb      	ldrb	r3, [r7, #7]
 8002a12:	2be1      	cmp	r3, #225	; 0xe1
 8002a14:	d00c      	beq.n	8002a30 <nRF24_WriteReg+0x6c>
 8002a16:	79fb      	ldrb	r3, [r7, #7]
 8002a18:	2be2      	cmp	r3, #226	; 0xe2
 8002a1a:	d009      	beq.n	8002a30 <nRF24_WriteReg+0x6c>
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	2be3      	cmp	r3, #227	; 0xe3
 8002a20:	d006      	beq.n	8002a30 <nRF24_WriteReg+0x6c>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	2bff      	cmp	r3, #255	; 0xff
 8002a26:	d003      	beq.n	8002a30 <nRF24_WriteReg+0x6c>
			// Send register value
			nRF24_LL_RW(value);
 8002a28:	79bb      	ldrb	r3, [r7, #6]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff ff80 	bl	8002930 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8002a30:	2201      	movs	r2, #1
 8002a32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a36:	4803      	ldr	r0, [pc, #12]	; (8002a44 <nRF24_WriteReg+0x80>)
 8002a38:	f003 fbfa 	bl	8006230 <HAL_GPIO_WritePin>
}
 8002a3c:	bf00      	nop
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40010800 	.word	0x40010800

08002a48 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8002a48:	b590      	push	{r4, r7, lr}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	6039      	str	r1, [r7, #0]
 8002a52:	71fb      	strb	r3, [r7, #7]
 8002a54:	4613      	mov	r3, r2
 8002a56:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a5e:	480f      	ldr	r0, [pc, #60]	; (8002a9c <nRF24_ReadMBReg+0x54>)
 8002a60:	f003 fbe6 	bl	8006230 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8002a64:	79fb      	ldrb	r3, [r7, #7]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff ff62 	bl	8002930 <nRF24_LL_RW>
	while (count--) {
 8002a6c:	e007      	b.n	8002a7e <nRF24_ReadMBReg+0x36>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8002a6e:	683c      	ldr	r4, [r7, #0]
 8002a70:	1c63      	adds	r3, r4, #1
 8002a72:	603b      	str	r3, [r7, #0]
 8002a74:	20ff      	movs	r0, #255	; 0xff
 8002a76:	f7ff ff5b 	bl	8002930 <nRF24_LL_RW>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8002a7e:	79bb      	ldrb	r3, [r7, #6]
 8002a80:	1e5a      	subs	r2, r3, #1
 8002a82:	71ba      	strb	r2, [r7, #6]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1f2      	bne.n	8002a6e <nRF24_ReadMBReg+0x26>
	}
	nRF24_CSN_H();
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a8e:	4803      	ldr	r0, [pc, #12]	; (8002a9c <nRF24_ReadMBReg+0x54>)
 8002a90:	f003 fbce 	bl	8006230 <HAL_GPIO_WritePin>
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd90      	pop	{r4, r7, pc}
 8002a9c:	40010800 	.word	0x40010800

08002aa0 <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	6039      	str	r1, [r7, #0]
 8002aaa:	71fb      	strb	r3, [r7, #7]
 8002aac:	4613      	mov	r3, r2
 8002aae:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ab6:	480f      	ldr	r0, [pc, #60]	; (8002af4 <nRF24_WriteMBReg+0x54>)
 8002ab8:	f003 fbba 	bl	8006230 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8002abc:	79fb      	ldrb	r3, [r7, #7]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff ff36 	bl	8002930 <nRF24_LL_RW>
	while (count--) {
 8002ac4:	e006      	b.n	8002ad4 <nRF24_WriteMBReg+0x34>

		nRF24_LL_RW(*pBuf++);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	1c5a      	adds	r2, r3, #1
 8002aca:	603a      	str	r2, [r7, #0]
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff ff2e 	bl	8002930 <nRF24_LL_RW>
	while (count--) {
 8002ad4:	79bb      	ldrb	r3, [r7, #6]
 8002ad6:	1e5a      	subs	r2, r3, #1
 8002ad8:	71ba      	strb	r2, [r7, #6]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1f3      	bne.n	8002ac6 <nRF24_WriteMBReg+0x26>
	}
	nRF24_CSN_H();
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ae4:	4803      	ldr	r0, [pc, #12]	; (8002af4 <nRF24_WriteMBReg+0x54>)
 8002ae6:	f003 fba3 	bl	8006230 <HAL_GPIO_WritePin>
}
 8002aea:	bf00      	nop
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	40010800 	.word	0x40010800

08002af8 <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 8002afc:	2108      	movs	r1, #8
 8002afe:	2000      	movs	r0, #0
 8002b00:	f7ff ff60 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 8002b04:	213f      	movs	r1, #63	; 0x3f
 8002b06:	2001      	movs	r0, #1
 8002b08:	f7ff ff5c 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 8002b0c:	2103      	movs	r1, #3
 8002b0e:	2002      	movs	r0, #2
 8002b10:	f7ff ff58 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 8002b14:	2103      	movs	r1, #3
 8002b16:	2003      	movs	r0, #3
 8002b18:	f7ff ff54 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 8002b1c:	2103      	movs	r1, #3
 8002b1e:	2004      	movs	r0, #4
 8002b20:	f7ff ff50 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8002b24:	2102      	movs	r1, #2
 8002b26:	2005      	movs	r0, #5
 8002b28:	f7ff ff4c 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 8002b2c:	210e      	movs	r1, #14
 8002b2e:	2006      	movs	r0, #6
 8002b30:	f7ff ff48 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8002b34:	2100      	movs	r1, #0
 8002b36:	2007      	movs	r0, #7
 8002b38:	f7ff ff44 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	2011      	movs	r0, #17
 8002b40:	f7ff ff40 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8002b44:	2100      	movs	r1, #0
 8002b46:	2012      	movs	r0, #18
 8002b48:	f7ff ff3c 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	2013      	movs	r0, #19
 8002b50:	f7ff ff38 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8002b54:	2100      	movs	r1, #0
 8002b56:	2014      	movs	r0, #20
 8002b58:	f7ff ff34 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	2015      	movs	r0, #21
 8002b60:	f7ff ff30 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8002b64:	2100      	movs	r1, #0
 8002b66:	2016      	movs	r0, #22
 8002b68:	f7ff ff2c 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	201c      	movs	r0, #28
 8002b70:	f7ff ff28 	bl	80029c4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8002b74:	2100      	movs	r1, #0
 8002b76:	201d      	movs	r0, #29
 8002b78:	f7ff ff24 	bl	80029c4 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8002b7c:	f000 f9e2 	bl	8002f44 <nRF24_FlushRX>
	nRF24_FlushTX();
 8002b80:	f000 f9d8 	bl	8002f34 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8002b84:	f000 f9e6 	bl	8002f54 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b8e:	4802      	ldr	r0, [pc, #8]	; (8002b98 <nRF24_Init+0xa0>)
 8002b90:	f003 fb4e 	bl	8006230 <HAL_GPIO_WritePin>
}
 8002b94:	bf00      	nop
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	40010800 	.word	0x40010800

08002b9c <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 8002ba2:	4b14      	ldr	r3, [pc, #80]	; (8002bf4 <nRF24_Check+0x58>)
 8002ba4:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8002ba6:	2205      	movs	r2, #5
 8002ba8:	68b9      	ldr	r1, [r7, #8]
 8002baa:	2030      	movs	r0, #48	; 0x30
 8002bac:	f7ff ff78 	bl	8002aa0 <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 8002bb0:	463b      	mov	r3, r7
 8002bb2:	2205      	movs	r2, #5
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	2010      	movs	r0, #16
 8002bb8:	f7ff ff46 	bl	8002a48 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	73fb      	strb	r3, [r7, #15]
 8002bc0:	e010      	b.n	8002be4 <nRF24_Check+0x48>
		if (rxbuf[i] != *ptr++) return 0;
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	f107 0210 	add.w	r2, r7, #16
 8002bc8:	4413      	add	r3, r2
 8002bca:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	1c59      	adds	r1, r3, #1
 8002bd2:	60b9      	str	r1, [r7, #8]
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d001      	beq.n	8002bde <nRF24_Check+0x42>
 8002bda:	2300      	movs	r3, #0
 8002bdc:	e006      	b.n	8002bec <nRF24_Check+0x50>
	for (i = 0; i < 5; i++) {
 8002bde:	7bfb      	ldrb	r3, [r7, #15]
 8002be0:	3301      	adds	r3, #1
 8002be2:	73fb      	strb	r3, [r7, #15]
 8002be4:	7bfb      	ldrb	r3, [r7, #15]
 8002be6:	2b04      	cmp	r3, #4
 8002be8:	d9eb      	bls.n	8002bc2 <nRF24_Check+0x26>
	}

	return 1;
 8002bea:	2301      	movs	r3, #1
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	0800c718 	.word	0x0800c718

08002bf8 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	4603      	mov	r3, r0
 8002c00:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8002c02:	2000      	movs	r0, #0
 8002c04:	f7ff feba 	bl	800297c <nRF24_ReadReg>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d104      	bne.n	8002c1c <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 8002c12:	7bfb      	ldrb	r3, [r7, #15]
 8002c14:	f043 0302 	orr.w	r3, r3, #2
 8002c18:	73fb      	strb	r3, [r7, #15]
 8002c1a:	e003      	b.n	8002c24 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
 8002c1e:	f023 0302 	bic.w	r3, r3, #2
 8002c22:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8002c24:	7bfb      	ldrb	r3, [r7, #15]
 8002c26:	4619      	mov	r1, r3
 8002c28:	2000      	movs	r0, #0
 8002c2a:	f7ff fecb 	bl	80029c4 <nRF24_WriteReg>
}
 8002c2e:	bf00      	nop
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b084      	sub	sp, #16
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8002c40:	2000      	movs	r0, #0
 8002c42:	f7ff fe9b 	bl	800297c <nRF24_ReadReg>
 8002c46:	4603      	mov	r3, r0
 8002c48:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8002c4a:	7bfb      	ldrb	r3, [r7, #15]
 8002c4c:	f023 0301 	bic.w	r3, r3, #1
 8002c50:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 8002c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	b25a      	sxtb	r2, r3
 8002c5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	b25b      	sxtb	r3, r3
 8002c64:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8002c66:	7bfb      	ldrb	r3, [r7, #15]
 8002c68:	4619      	mov	r1, r3
 8002c6a:	2000      	movs	r0, #0
 8002c6c:	f7ff feaa 	bl	80029c4 <nRF24_WriteReg>
}
 8002c70:	bf00      	nop
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8002c82:	2000      	movs	r0, #0
 8002c84:	f7ff fe7a 	bl	800297c <nRF24_ReadReg>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
 8002c8e:	f023 030c 	bic.w	r3, r3, #12
 8002c92:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 8002c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c98:	f003 030c 	and.w	r3, r3, #12
 8002c9c:	b25a      	sxtb	r2, r3
 8002c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	b25b      	sxtb	r3, r3
 8002ca6:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8002ca8:	7bfb      	ldrb	r3, [r7, #15]
 8002caa:	4619      	mov	r1, r3
 8002cac:	2000      	movs	r0, #0
 8002cae:	f7ff fe89 	bl	80029c4 <nRF24_WriteReg>
}
 8002cb2:	bf00      	nop
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b082      	sub	sp, #8
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8002cc4:	79fb      	ldrb	r3, [r7, #7]
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	2005      	movs	r0, #5
 8002cca:	f7ff fe7b 	bl	80029c4 <nRF24_WriteReg>
}
 8002cce:	bf00      	nop
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b082      	sub	sp, #8
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	4603      	mov	r3, r0
 8002cde:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	3b02      	subs	r3, #2
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	2003      	movs	r0, #3
 8002cea:	f7ff fe6b 	bl	80029c4 <nRF24_WriteReg>
}
 8002cee:	bf00      	nop
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
	...

08002cf8 <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	6039      	str	r1, [r7, #0]
 8002d02:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 8002d04:	79fb      	ldrb	r3, [r7, #7]
 8002d06:	2b06      	cmp	r3, #6
 8002d08:	d846      	bhi.n	8002d98 <nRF24_SetAddr+0xa0>
 8002d0a:	a201      	add	r2, pc, #4	; (adr r2, 8002d10 <nRF24_SetAddr+0x18>)
 8002d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d10:	08002d2d 	.word	0x08002d2d
 8002d14:	08002d2d 	.word	0x08002d2d
 8002d18:	08002d85 	.word	0x08002d85
 8002d1c:	08002d85 	.word	0x08002d85
 8002d20:	08002d85 	.word	0x08002d85
 8002d24:	08002d85 	.word	0x08002d85
 8002d28:	08002d2d 	.word	0x08002d2d
		case nRF24_PIPETX:
		case nRF24_PIPE0:
		case nRF24_PIPE1:
			// Get address width
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 8002d2c:	2003      	movs	r0, #3
 8002d2e:	f7ff fe25 	bl	800297c <nRF24_ReadReg>
 8002d32:	4603      	mov	r3, r0
 8002d34:	3301      	adds	r3, #1
 8002d36:	73fb      	strb	r3, [r7, #15]
			// Write address in reverse order (LSByte first)
			addr += addr_width;
 8002d38:	7bfb      	ldrb	r3, [r7, #15]
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 8002d40:	2200      	movs	r2, #0
 8002d42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d46:	4817      	ldr	r0, [pc, #92]	; (8002da4 <nRF24_SetAddr+0xac>)
 8002d48:	f003 fa72 	bl	8006230 <HAL_GPIO_WritePin>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	4a16      	ldr	r2, [pc, #88]	; (8002da8 <nRF24_SetAddr+0xb0>)
 8002d50:	5cd3      	ldrb	r3, [r2, r3]
 8002d52:	f043 0320 	orr.w	r3, r3, #32
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fde9 	bl	8002930 <nRF24_LL_RW>
			do {
				nRF24_LL_RW(*addr--);
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	1e5a      	subs	r2, r3, #1
 8002d62:	603a      	str	r2, [r7, #0]
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff fde2 	bl	8002930 <nRF24_LL_RW>
			} while (addr_width--);
 8002d6c:	7bfb      	ldrb	r3, [r7, #15]
 8002d6e:	1e5a      	subs	r2, r3, #1
 8002d70:	73fa      	strb	r2, [r7, #15]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1f3      	bne.n	8002d5e <nRF24_SetAddr+0x66>
			nRF24_CSN_H();
 8002d76:	2201      	movs	r2, #1
 8002d78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d7c:	4809      	ldr	r0, [pc, #36]	; (8002da4 <nRF24_SetAddr+0xac>)
 8002d7e:	f003 fa57 	bl	8006230 <HAL_GPIO_WritePin>
			break;
 8002d82:	e00a      	b.n	8002d9a <nRF24_SetAddr+0xa2>
		case nRF24_PIPE2:
		case nRF24_PIPE3:
		case nRF24_PIPE4:
		case nRF24_PIPE5:
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	4a08      	ldr	r2, [pc, #32]	; (8002da8 <nRF24_SetAddr+0xb0>)
 8002d88:	5cd2      	ldrb	r2, [r2, r3]
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	4619      	mov	r1, r3
 8002d90:	4610      	mov	r0, r2
 8002d92:	f7ff fe17 	bl	80029c4 <nRF24_WriteReg>
			break;
 8002d96:	e000      	b.n	8002d9a <nRF24_SetAddr+0xa2>
		default:
			// Incorrect pipe number -> do nothing
			break;
 8002d98:	bf00      	nop
	}
}
 8002d9a:	bf00      	nop
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40010800 	.word	0x40010800
 8002da8:	0800c754 	.word	0x0800c754

08002dac <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8002db6:	2006      	movs	r0, #6
 8002db8:	f7ff fde0 	bl	800297c <nRF24_ReadReg>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
 8002dc2:	f023 0306 	bic.w	r3, r3, #6
 8002dc6:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 8002dc8:	7bfa      	ldrb	r2, [r7, #15]
 8002dca:	79fb      	ldrb	r3, [r7, #7]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	2006      	movs	r0, #6
 8002dd6:	f7ff fdf5 	bl	80029c4 <nRF24_WriteReg>
}
 8002dda:	bf00      	nop
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b084      	sub	sp, #16
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	4603      	mov	r3, r0
 8002dea:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8002dec:	2006      	movs	r0, #6
 8002dee:	f7ff fdc5 	bl	800297c <nRF24_ReadReg>
 8002df2:	4603      	mov	r3, r0
 8002df4:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8002dfc:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 8002dfe:	7bfa      	ldrb	r2, [r7, #15]
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8002e06:	7bfb      	ldrb	r3, [r7, #15]
 8002e08:	4619      	mov	r1, r3
 8002e0a:	2006      	movs	r0, #6
 8002e0c:	f7ff fdda 	bl	80029c4 <nRF24_WriteReg>
}
 8002e10:	bf00      	nop
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	71fb      	strb	r3, [r7, #7]
 8002e22:	460b      	mov	r3, r1
 8002e24:	71bb      	strb	r3, [r7, #6]
 8002e26:	4613      	mov	r3, r2
 8002e28:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 8002e2a:	2002      	movs	r0, #2
 8002e2c:	f7ff fda6 	bl	800297c <nRF24_ReadReg>
 8002e30:	4603      	mov	r3, r0
 8002e32:	b25a      	sxtb	r2, r3
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	2101      	movs	r1, #1
 8002e38:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3c:	b25b      	sxtb	r3, r3
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	b25b      	sxtb	r3, r3
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e48:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 8002e4a:	7bfb      	ldrb	r3, [r7, #15]
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	2002      	movs	r0, #2
 8002e50:	f7ff fdb8 	bl	80029c4 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 8002e54:	79fb      	ldrb	r3, [r7, #7]
 8002e56:	4a19      	ldr	r2, [pc, #100]	; (8002ebc <nRF24_SetRXPipe+0xa4>)
 8002e58:	5cd2      	ldrb	r2, [r2, r3]
 8002e5a:	797b      	ldrb	r3, [r7, #5]
 8002e5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	4619      	mov	r1, r3
 8002e64:	4610      	mov	r0, r2
 8002e66:	f7ff fdad 	bl	80029c4 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 8002e6a:	2001      	movs	r0, #1
 8002e6c:	f7ff fd86 	bl	800297c <nRF24_ReadReg>
 8002e70:	4603      	mov	r3, r0
 8002e72:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 8002e74:	79bb      	ldrb	r3, [r7, #6]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d10a      	bne.n	8002e90 <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 8002e7a:	79fb      	ldrb	r3, [r7, #7]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e82:	b25a      	sxtb	r2, r3
 8002e84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	b25b      	sxtb	r3, r3
 8002e8c:	73fb      	strb	r3, [r7, #15]
 8002e8e:	e00b      	b.n	8002ea8 <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	2201      	movs	r2, #1
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	b25b      	sxtb	r3, r3
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	b25a      	sxtb	r2, r3
 8002e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	b25b      	sxtb	r3, r3
 8002ea6:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8002ea8:	7bfb      	ldrb	r3, [r7, #15]
 8002eaa:	4619      	mov	r1, r3
 8002eac:	2001      	movs	r0, #1
 8002eae:	f7ff fd89 	bl	80029c4 <nRF24_WriteReg>
}
 8002eb2:	bf00      	nop
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	0800c74c 	.word	0x0800c74c

08002ec0 <nRF24_DisableAA>:
}

// Disable the auto retransmit (a.k.a. enhanced ShockBurst) for one or all RX pipes
// input:
//   pipe - number of the RX pipe, value from 0 to 5, any other value will disable AA for all RX pipes
void nRF24_DisableAA(uint8_t pipe) {
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	if (pipe > 5) {
 8002eca:	79fb      	ldrb	r3, [r7, #7]
 8002ecc:	2b05      	cmp	r3, #5
 8002ece:	d904      	bls.n	8002eda <nRF24_DisableAA+0x1a>
		// Disable Auto-ACK for ALL pipes
		nRF24_WriteReg(nRF24_REG_EN_AA, 0x00);
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	2001      	movs	r0, #1
 8002ed4:	f7ff fd76 	bl	80029c4 <nRF24_WriteReg>
		// Clear bit in the EN_AA register
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
		reg &= ~(1 << pipe);
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
	}
}
 8002ed8:	e015      	b.n	8002f06 <nRF24_DisableAA+0x46>
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 8002eda:	2001      	movs	r0, #1
 8002edc:	f7ff fd4e 	bl	800297c <nRF24_ReadReg>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	73fb      	strb	r3, [r7, #15]
		reg &= ~(1 << pipe);
 8002ee4:	79fb      	ldrb	r3, [r7, #7]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	b25b      	sxtb	r3, r3
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	b25a      	sxtb	r2, r3
 8002ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	b25b      	sxtb	r3, r3
 8002efa:	73fb      	strb	r3, [r7, #15]
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8002efc:	7bfb      	ldrb	r3, [r7, #15]
 8002efe:	4619      	mov	r1, r3
 8002f00:	2001      	movs	r0, #1
 8002f02:	f7ff fd5f 	bl	80029c4 <nRF24_WriteReg>
}
 8002f06:	bf00      	nop
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <nRF24_GetStatus>:

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 8002f12:	2007      	movs	r0, #7
 8002f14:	f7ff fd32 	bl	800297c <nRF24_ReadReg>
 8002f18:	4603      	mov	r3, r0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <nRF24_GetStatus_RXFIFO>:
	return (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_STATUS_IRQ);
}

// Get status of the RX FIFO
// return: one of the nRF24_STATUS_RXFIFO_xx values
uint8_t nRF24_GetStatus_RXFIFO(void) {
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO);
 8002f22:	2017      	movs	r0, #23
 8002f24:	f7ff fd2a 	bl	800297c <nRF24_ReadReg>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	b2db      	uxtb	r3, r3
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8002f38:	21ff      	movs	r1, #255	; 0xff
 8002f3a:	20e1      	movs	r0, #225	; 0xe1
 8002f3c:	f7ff fd42 	bl	80029c4 <nRF24_WriteReg>
}
 8002f40:	bf00      	nop
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8002f48:	21ff      	movs	r1, #255	; 0xff
 8002f4a:	20e2      	movs	r0, #226	; 0xe2
 8002f4c:	f7ff fd3a 	bl	80029c4 <nRF24_WriteReg>
}
 8002f50:	bf00      	nop
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 8002f5a:	2007      	movs	r0, #7
 8002f5c:	f7ff fd0e 	bl	800297c <nRF24_ReadReg>
 8002f60:	4603      	mov	r3, r0
 8002f62:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8002f64:	79fb      	ldrb	r3, [r7, #7]
 8002f66:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002f6a:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8002f6c:	79fb      	ldrb	r3, [r7, #7]
 8002f6e:	4619      	mov	r1, r3
 8002f70:	2007      	movs	r0, #7
 8002f72:	f7ff fd27 	bl	80029c4 <nRF24_WriteReg>
}
 8002f76:	bf00      	nop
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b082      	sub	sp, #8
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
 8002f86:	460b      	mov	r3, r1
 8002f88:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 8002f8a:	78fb      	ldrb	r3, [r7, #3]
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	20a0      	movs	r0, #160	; 0xa0
 8002f92:	f7ff fd85 	bl	8002aa0 <nRF24_WriteMBReg>
}
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
	...

08002fa0 <nRF24_ReadPayload>:
//   pBuf - pointer to the buffer to store a payload data
//   length - pointer to variable to store a payload length
// return: one of nRF24_RX_xx values
//   nRF24_RX_PIPEX - packet has been received from the pipe number X
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 8002faa:	2007      	movs	r0, #7
 8002fac:	f7ff fce6 	bl	800297c <nRF24_ReadReg>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	105b      	asrs	r3, r3, #1
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	f003 0307 	and.w	r3, r3, #7
 8002fba:	73fb      	strb	r3, [r7, #15]

	// RX FIFO empty?
	if (pipe < 6) {
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
 8002fbe:	2b05      	cmp	r3, #5
 8002fc0:	d816      	bhi.n	8002ff0 <nRF24_ReadPayload+0x50>
		// Get payload length
		*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 8002fc2:	7bfb      	ldrb	r3, [r7, #15]
 8002fc4:	4a0e      	ldr	r2, [pc, #56]	; (8003000 <nRF24_ReadPayload+0x60>)
 8002fc6:	5cd3      	ldrb	r3, [r2, r3]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff fcd7 	bl	800297c <nRF24_ReadReg>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	701a      	strb	r2, [r3, #0]

		// Read a payload from the RX FIFO
		if (*length) {
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d006      	beq.n	8002fec <nRF24_ReadPayload+0x4c>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	6879      	ldr	r1, [r7, #4]
 8002fe6:	2061      	movs	r0, #97	; 0x61
 8002fe8:	f7ff fd2e 	bl	8002a48 <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult)pipe);
 8002fec:	7bfb      	ldrb	r3, [r7, #15]
 8002fee:	e003      	b.n	8002ff8 <nRF24_ReadPayload+0x58>
	}

	// The RX FIFO is empty
	*length = 0;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 8002ff6:	23ff      	movs	r3, #255	; 0xff
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	0800c74c 	.word	0x0800c74c

08003004 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003004:	b480      	push	{r7}
 8003006:	b085      	sub	sp, #20
 8003008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800300a:	4b15      	ldr	r3, [pc, #84]	; (8003060 <HAL_MspInit+0x5c>)
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	4a14      	ldr	r2, [pc, #80]	; (8003060 <HAL_MspInit+0x5c>)
 8003010:	f043 0301 	orr.w	r3, r3, #1
 8003014:	6193      	str	r3, [r2, #24]
 8003016:	4b12      	ldr	r3, [pc, #72]	; (8003060 <HAL_MspInit+0x5c>)
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	60bb      	str	r3, [r7, #8]
 8003020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003022:	4b0f      	ldr	r3, [pc, #60]	; (8003060 <HAL_MspInit+0x5c>)
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	4a0e      	ldr	r2, [pc, #56]	; (8003060 <HAL_MspInit+0x5c>)
 8003028:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800302c:	61d3      	str	r3, [r2, #28]
 800302e:	4b0c      	ldr	r3, [pc, #48]	; (8003060 <HAL_MspInit+0x5c>)
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003036:	607b      	str	r3, [r7, #4]
 8003038:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800303a:	4b0a      	ldr	r3, [pc, #40]	; (8003064 <HAL_MspInit+0x60>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003046:	60fb      	str	r3, [r7, #12]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800304e:	60fb      	str	r3, [r7, #12]
 8003050:	4a04      	ldr	r2, [pc, #16]	; (8003064 <HAL_MspInit+0x60>)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003056:	bf00      	nop
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr
 8003060:	40021000 	.word	0x40021000
 8003064:	40010000 	.word	0x40010000

08003068 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b088      	sub	sp, #32
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003070:	f107 0310 	add.w	r3, r7, #16
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	605a      	str	r2, [r3, #4]
 800307a:	609a      	str	r2, [r3, #8]
 800307c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a14      	ldr	r2, [pc, #80]	; (80030d4 <HAL_ADC_MspInit+0x6c>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d121      	bne.n	80030cc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003088:	4b13      	ldr	r3, [pc, #76]	; (80030d8 <HAL_ADC_MspInit+0x70>)
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	4a12      	ldr	r2, [pc, #72]	; (80030d8 <HAL_ADC_MspInit+0x70>)
 800308e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003092:	6193      	str	r3, [r2, #24]
 8003094:	4b10      	ldr	r3, [pc, #64]	; (80030d8 <HAL_ADC_MspInit+0x70>)
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030a0:	4b0d      	ldr	r3, [pc, #52]	; (80030d8 <HAL_ADC_MspInit+0x70>)
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	4a0c      	ldr	r2, [pc, #48]	; (80030d8 <HAL_ADC_MspInit+0x70>)
 80030a6:	f043 0304 	orr.w	r3, r3, #4
 80030aa:	6193      	str	r3, [r2, #24]
 80030ac:	4b0a      	ldr	r3, [pc, #40]	; (80030d8 <HAL_ADC_MspInit+0x70>)
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	60bb      	str	r3, [r7, #8]
 80030b6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80030b8:	2301      	movs	r3, #1
 80030ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80030bc:	2303      	movs	r3, #3
 80030be:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030c0:	f107 0310 	add.w	r3, r7, #16
 80030c4:	4619      	mov	r1, r3
 80030c6:	4805      	ldr	r0, [pc, #20]	; (80030dc <HAL_ADC_MspInit+0x74>)
 80030c8:	f002 ff58 	bl	8005f7c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80030cc:	bf00      	nop
 80030ce:	3720      	adds	r7, #32
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40012400 	.word	0x40012400
 80030d8:	40021000 	.word	0x40021000
 80030dc:	40010800 	.word	0x40010800

080030e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b088      	sub	sp, #32
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030e8:	f107 0310 	add.w	r3, r7, #16
 80030ec:	2200      	movs	r2, #0
 80030ee:	601a      	str	r2, [r3, #0]
 80030f0:	605a      	str	r2, [r3, #4]
 80030f2:	609a      	str	r2, [r3, #8]
 80030f4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a16      	ldr	r2, [pc, #88]	; (8003154 <HAL_I2C_MspInit+0x74>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d124      	bne.n	800314a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003100:	4b15      	ldr	r3, [pc, #84]	; (8003158 <HAL_I2C_MspInit+0x78>)
 8003102:	699b      	ldr	r3, [r3, #24]
 8003104:	4a14      	ldr	r2, [pc, #80]	; (8003158 <HAL_I2C_MspInit+0x78>)
 8003106:	f043 0308 	orr.w	r3, r3, #8
 800310a:	6193      	str	r3, [r2, #24]
 800310c:	4b12      	ldr	r3, [pc, #72]	; (8003158 <HAL_I2C_MspInit+0x78>)
 800310e:	699b      	ldr	r3, [r3, #24]
 8003110:	f003 0308 	and.w	r3, r3, #8
 8003114:	60fb      	str	r3, [r7, #12]
 8003116:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003118:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800311c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800311e:	2312      	movs	r3, #18
 8003120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003122:	2303      	movs	r3, #3
 8003124:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003126:	f107 0310 	add.w	r3, r7, #16
 800312a:	4619      	mov	r1, r3
 800312c:	480b      	ldr	r0, [pc, #44]	; (800315c <HAL_I2C_MspInit+0x7c>)
 800312e:	f002 ff25 	bl	8005f7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003132:	4b09      	ldr	r3, [pc, #36]	; (8003158 <HAL_I2C_MspInit+0x78>)
 8003134:	69db      	ldr	r3, [r3, #28]
 8003136:	4a08      	ldr	r2, [pc, #32]	; (8003158 <HAL_I2C_MspInit+0x78>)
 8003138:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800313c:	61d3      	str	r3, [r2, #28]
 800313e:	4b06      	ldr	r3, [pc, #24]	; (8003158 <HAL_I2C_MspInit+0x78>)
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003146:	60bb      	str	r3, [r7, #8]
 8003148:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800314a:	bf00      	nop
 800314c:	3720      	adds	r7, #32
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40005800 	.word	0x40005800
 8003158:	40021000 	.word	0x40021000
 800315c:	40010c00 	.word	0x40010c00

08003160 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003168:	f107 0310 	add.w	r3, r7, #16
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	605a      	str	r2, [r3, #4]
 8003172:	609a      	str	r2, [r3, #8]
 8003174:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a1c      	ldr	r2, [pc, #112]	; (80031ec <HAL_SPI_MspInit+0x8c>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d131      	bne.n	80031e4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003180:	4b1b      	ldr	r3, [pc, #108]	; (80031f0 <HAL_SPI_MspInit+0x90>)
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	4a1a      	ldr	r2, [pc, #104]	; (80031f0 <HAL_SPI_MspInit+0x90>)
 8003186:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800318a:	61d3      	str	r3, [r2, #28]
 800318c:	4b18      	ldr	r3, [pc, #96]	; (80031f0 <HAL_SPI_MspInit+0x90>)
 800318e:	69db      	ldr	r3, [r3, #28]
 8003190:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003194:	60fb      	str	r3, [r7, #12]
 8003196:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003198:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <HAL_SPI_MspInit+0x90>)
 800319a:	699b      	ldr	r3, [r3, #24]
 800319c:	4a14      	ldr	r2, [pc, #80]	; (80031f0 <HAL_SPI_MspInit+0x90>)
 800319e:	f043 0308 	orr.w	r3, r3, #8
 80031a2:	6193      	str	r3, [r2, #24]
 80031a4:	4b12      	ldr	r3, [pc, #72]	; (80031f0 <HAL_SPI_MspInit+0x90>)
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	f003 0308 	and.w	r3, r3, #8
 80031ac:	60bb      	str	r3, [r7, #8]
 80031ae:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80031b0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80031b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031b6:	2302      	movs	r3, #2
 80031b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031ba:	2303      	movs	r3, #3
 80031bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031be:	f107 0310 	add.w	r3, r7, #16
 80031c2:	4619      	mov	r1, r3
 80031c4:	480b      	ldr	r0, [pc, #44]	; (80031f4 <HAL_SPI_MspInit+0x94>)
 80031c6:	f002 fed9 	bl	8005f7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80031ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031d0:	2300      	movs	r3, #0
 80031d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d4:	2300      	movs	r3, #0
 80031d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031d8:	f107 0310 	add.w	r3, r7, #16
 80031dc:	4619      	mov	r1, r3
 80031de:	4805      	ldr	r0, [pc, #20]	; (80031f4 <HAL_SPI_MspInit+0x94>)
 80031e0:	f002 fecc 	bl	8005f7c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80031e4:	bf00      	nop
 80031e6:	3720      	adds	r7, #32
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	40003800 	.word	0x40003800
 80031f0:	40021000 	.word	0x40021000
 80031f4:	40010c00 	.word	0x40010c00

080031f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a16      	ldr	r2, [pc, #88]	; (8003260 <HAL_TIM_Base_MspInit+0x68>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d10c      	bne.n	8003224 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800320a:	4b16      	ldr	r3, [pc, #88]	; (8003264 <HAL_TIM_Base_MspInit+0x6c>)
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	4a15      	ldr	r2, [pc, #84]	; (8003264 <HAL_TIM_Base_MspInit+0x6c>)
 8003210:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003214:	6193      	str	r3, [r2, #24]
 8003216:	4b13      	ldr	r3, [pc, #76]	; (8003264 <HAL_TIM_Base_MspInit+0x6c>)
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800321e:	60fb      	str	r3, [r7, #12]
 8003220:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003222:	e018      	b.n	8003256 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800322c:	d113      	bne.n	8003256 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800322e:	4b0d      	ldr	r3, [pc, #52]	; (8003264 <HAL_TIM_Base_MspInit+0x6c>)
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	4a0c      	ldr	r2, [pc, #48]	; (8003264 <HAL_TIM_Base_MspInit+0x6c>)
 8003234:	f043 0301 	orr.w	r3, r3, #1
 8003238:	61d3      	str	r3, [r2, #28]
 800323a:	4b0a      	ldr	r3, [pc, #40]	; (8003264 <HAL_TIM_Base_MspInit+0x6c>)
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	60bb      	str	r3, [r7, #8]
 8003244:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8003246:	2200      	movs	r2, #0
 8003248:	2101      	movs	r1, #1
 800324a:	201c      	movs	r0, #28
 800324c:	f002 fc5f 	bl	8005b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003250:	201c      	movs	r0, #28
 8003252:	f002 fc78 	bl	8005b46 <HAL_NVIC_EnableIRQ>
}
 8003256:	bf00      	nop
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40012c00 	.word	0x40012c00
 8003264:	40021000 	.word	0x40021000

08003268 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b088      	sub	sp, #32
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003270:	f107 0310 	add.w	r3, r7, #16
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
 8003278:	605a      	str	r2, [r3, #4]
 800327a:	609a      	str	r2, [r3, #8]
 800327c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a10      	ldr	r2, [pc, #64]	; (80032c4 <HAL_TIM_MspPostInit+0x5c>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d118      	bne.n	80032ba <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003288:	4b0f      	ldr	r3, [pc, #60]	; (80032c8 <HAL_TIM_MspPostInit+0x60>)
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	4a0e      	ldr	r2, [pc, #56]	; (80032c8 <HAL_TIM_MspPostInit+0x60>)
 800328e:	f043 0304 	orr.w	r3, r3, #4
 8003292:	6193      	str	r3, [r2, #24]
 8003294:	4b0c      	ldr	r3, [pc, #48]	; (80032c8 <HAL_TIM_MspPostInit+0x60>)
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	60fb      	str	r3, [r7, #12]
 800329e:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80032a0:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80032a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a6:	2302      	movs	r3, #2
 80032a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032aa:	2302      	movs	r3, #2
 80032ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ae:	f107 0310 	add.w	r3, r7, #16
 80032b2:	4619      	mov	r1, r3
 80032b4:	4805      	ldr	r0, [pc, #20]	; (80032cc <HAL_TIM_MspPostInit+0x64>)
 80032b6:	f002 fe61 	bl	8005f7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80032ba:	bf00      	nop
 80032bc:	3720      	adds	r7, #32
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40012c00 	.word	0x40012c00
 80032c8:	40021000 	.word	0x40021000
 80032cc:	40010800 	.word	0x40010800

080032d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b08a      	sub	sp, #40	; 0x28
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d8:	f107 0314 	add.w	r3, r7, #20
 80032dc:	2200      	movs	r2, #0
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	605a      	str	r2, [r3, #4]
 80032e2:	609a      	str	r2, [r3, #8]
 80032e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a22      	ldr	r2, [pc, #136]	; (8003374 <HAL_UART_MspInit+0xa4>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d13d      	bne.n	800336c <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80032f0:	4b21      	ldr	r3, [pc, #132]	; (8003378 <HAL_UART_MspInit+0xa8>)
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	4a20      	ldr	r2, [pc, #128]	; (8003378 <HAL_UART_MspInit+0xa8>)
 80032f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032fa:	6193      	str	r3, [r2, #24]
 80032fc:	4b1e      	ldr	r3, [pc, #120]	; (8003378 <HAL_UART_MspInit+0xa8>)
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003304:	613b      	str	r3, [r7, #16]
 8003306:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003308:	4b1b      	ldr	r3, [pc, #108]	; (8003378 <HAL_UART_MspInit+0xa8>)
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	4a1a      	ldr	r2, [pc, #104]	; (8003378 <HAL_UART_MspInit+0xa8>)
 800330e:	f043 0308 	orr.w	r3, r3, #8
 8003312:	6193      	str	r3, [r2, #24]
 8003314:	4b18      	ldr	r3, [pc, #96]	; (8003378 <HAL_UART_MspInit+0xa8>)
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	f003 0308 	and.w	r3, r3, #8
 800331c:	60fb      	str	r3, [r7, #12]
 800331e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003320:	2340      	movs	r3, #64	; 0x40
 8003322:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003324:	2302      	movs	r3, #2
 8003326:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003328:	2303      	movs	r3, #3
 800332a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800332c:	f107 0314 	add.w	r3, r7, #20
 8003330:	4619      	mov	r1, r3
 8003332:	4812      	ldr	r0, [pc, #72]	; (800337c <HAL_UART_MspInit+0xac>)
 8003334:	f002 fe22 	bl	8005f7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003338:	2380      	movs	r3, #128	; 0x80
 800333a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800333c:	2300      	movs	r3, #0
 800333e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003340:	2300      	movs	r3, #0
 8003342:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003344:	f107 0314 	add.w	r3, r7, #20
 8003348:	4619      	mov	r1, r3
 800334a:	480c      	ldr	r0, [pc, #48]	; (800337c <HAL_UART_MspInit+0xac>)
 800334c:	f002 fe16 	bl	8005f7c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8003350:	4b0b      	ldr	r3, [pc, #44]	; (8003380 <HAL_UART_MspInit+0xb0>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	627b      	str	r3, [r7, #36]	; 0x24
 8003356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003358:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800335c:	627b      	str	r3, [r7, #36]	; 0x24
 800335e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003360:	f043 0304 	orr.w	r3, r3, #4
 8003364:	627b      	str	r3, [r7, #36]	; 0x24
 8003366:	4a06      	ldr	r2, [pc, #24]	; (8003380 <HAL_UART_MspInit+0xb0>)
 8003368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800336c:	bf00      	nop
 800336e:	3728      	adds	r7, #40	; 0x28
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40013800 	.word	0x40013800
 8003378:	40021000 	.word	0x40021000
 800337c:	40010c00 	.word	0x40010c00
 8003380:	40010000 	.word	0x40010000

08003384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003388:	bf00      	nop
 800338a:	46bd      	mov	sp, r7
 800338c:	bc80      	pop	{r7}
 800338e:	4770      	bx	lr

08003390 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003394:	e7fe      	b.n	8003394 <HardFault_Handler+0x4>

08003396 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003396:	b480      	push	{r7}
 8003398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800339a:	e7fe      	b.n	800339a <MemManage_Handler+0x4>

0800339c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033a0:	e7fe      	b.n	80033a0 <BusFault_Handler+0x4>

080033a2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033a2:	b480      	push	{r7}
 80033a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033a6:	e7fe      	b.n	80033a6 <UsageFault_Handler+0x4>

080033a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033ac:	bf00      	nop
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bc80      	pop	{r7}
 80033b2:	4770      	bx	lr

080033b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033b4:	b480      	push	{r7}
 80033b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033b8:	bf00      	nop
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr

080033c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033c4:	bf00      	nop
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr

080033cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033d0:	f001 fddc 	bl	8004f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033d4:	bf00      	nop
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80033d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033dc:	b087      	sub	sp, #28
 80033de:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80033e0:	4893      	ldr	r0, [pc, #588]	; (8003630 <TIM2_IRQHandler+0x258>)
 80033e2:	f004 fd87 	bl	8007ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  //blinky
  LEDcount++;
 80033e6:	4b93      	ldr	r3, [pc, #588]	; (8003634 <TIM2_IRQHandler+0x25c>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	3301      	adds	r3, #1
 80033ec:	4a91      	ldr	r2, [pc, #580]	; (8003634 <TIM2_IRQHandler+0x25c>)
 80033ee:	6013      	str	r3, [r2, #0]
  if(LEDcount>=250)
 80033f0:	4b90      	ldr	r3, [pc, #576]	; (8003634 <TIM2_IRQHandler+0x25c>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2bf9      	cmp	r3, #249	; 0xf9
 80033f6:	d907      	bls.n	8003408 <TIM2_IRQHandler+0x30>
  {
	  LEDcount=0;
 80033f8:	4b8e      	ldr	r3, [pc, #568]	; (8003634 <TIM2_IRQHandler+0x25c>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 80033fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003402:	488d      	ldr	r0, [pc, #564]	; (8003638 <TIM2_IRQHandler+0x260>)
 8003404:	f002 ff2c 	bl	8006260 <HAL_GPIO_TogglePin>
  }

  HAL_GPIO_WritePin(TEST1_PIN_GPIO_Port,TEST1_PIN_Pin,GPIO_PIN_SET);
 8003408:	2201      	movs	r2, #1
 800340a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800340e:	488b      	ldr	r0, [pc, #556]	; (800363c <TIM2_IRQHandler+0x264>)
 8003410:	f002 ff0e 	bl	8006230 <HAL_GPIO_WritePin>

  //Read Battery Voltage-----------------------------------------------
  HAL_ADC_PollForConversion(&hadc1,10);
 8003414:	210a      	movs	r1, #10
 8003416:	488a      	ldr	r0, [pc, #552]	; (8003640 <TIM2_IRQHandler+0x268>)
 8003418:	f001 ff7c 	bl	8005314 <HAL_ADC_PollForConversion>
  BattmV=HAL_ADC_GetValue(&hadc1)*BATTADCTOMV;
 800341c:	4888      	ldr	r0, [pc, #544]	; (8003640 <TIM2_IRQHandler+0x268>)
 800341e:	f002 f873 	bl	8005508 <HAL_ADC_GetValue>
 8003422:	4603      	mov	r3, r0
 8003424:	4618      	mov	r0, r3
 8003426:	f7fd fc35 	bl	8000c94 <__aeabi_ui2f>
 800342a:	4603      	mov	r3, r0
 800342c:	4985      	ldr	r1, [pc, #532]	; (8003644 <TIM2_IRQHandler+0x26c>)
 800342e:	4618      	mov	r0, r3
 8003430:	f7fd fc88 	bl	8000d44 <__aeabi_fmul>
 8003434:	4603      	mov	r3, r0
 8003436:	4618      	mov	r0, r3
 8003438:	f7fd fe4a 	bl	80010d0 <__aeabi_f2uiz>
 800343c:	4602      	mov	r2, r0
 800343e:	4b82      	ldr	r3, [pc, #520]	; (8003648 <TIM2_IRQHandler+0x270>)
 8003440:	601a      	str	r2, [r3, #0]

  //Battery average value-----------------------------------------------
  BAttmVhist[batthistindx]=BattmV;
 8003442:	4b82      	ldr	r3, [pc, #520]	; (800364c <TIM2_IRQHandler+0x274>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a80      	ldr	r2, [pc, #512]	; (8003648 <TIM2_IRQHandler+0x270>)
 8003448:	6812      	ldr	r2, [r2, #0]
 800344a:	4981      	ldr	r1, [pc, #516]	; (8003650 <TIM2_IRQHandler+0x278>)
 800344c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  batthistindx++;
 8003450:	4b7e      	ldr	r3, [pc, #504]	; (800364c <TIM2_IRQHandler+0x274>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	3301      	adds	r3, #1
 8003456:	4a7d      	ldr	r2, [pc, #500]	; (800364c <TIM2_IRQHandler+0x274>)
 8003458:	6013      	str	r3, [r2, #0]

  if(batthistindx >= BATTAVERAGETIME)batthistindx=0;
 800345a:	4b7c      	ldr	r3, [pc, #496]	; (800364c <TIM2_IRQHandler+0x274>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2b31      	cmp	r3, #49	; 0x31
 8003460:	d902      	bls.n	8003468 <TIM2_IRQHandler+0x90>
 8003462:	4b7a      	ldr	r3, [pc, #488]	; (800364c <TIM2_IRQHandler+0x274>)
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]

  BattmVSUM=0;
 8003468:	4b7a      	ldr	r3, [pc, #488]	; (8003654 <TIM2_IRQHandler+0x27c>)
 800346a:	2200      	movs	r2, #0
 800346c:	601a      	str	r2, [r3, #0]

  for(i=0;i<BATTAVERAGETIME;i++)
 800346e:	4b7a      	ldr	r3, [pc, #488]	; (8003658 <TIM2_IRQHandler+0x280>)
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	e00e      	b.n	8003494 <TIM2_IRQHandler+0xbc>
  {
	  BattmVSUM+=BAttmVhist[i];
 8003476:	4b78      	ldr	r3, [pc, #480]	; (8003658 <TIM2_IRQHandler+0x280>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a75      	ldr	r2, [pc, #468]	; (8003650 <TIM2_IRQHandler+0x278>)
 800347c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003480:	4b74      	ldr	r3, [pc, #464]	; (8003654 <TIM2_IRQHandler+0x27c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4413      	add	r3, r2
 8003486:	4a73      	ldr	r2, [pc, #460]	; (8003654 <TIM2_IRQHandler+0x27c>)
 8003488:	6013      	str	r3, [r2, #0]
  for(i=0;i<BATTAVERAGETIME;i++)
 800348a:	4b73      	ldr	r3, [pc, #460]	; (8003658 <TIM2_IRQHandler+0x280>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	3301      	adds	r3, #1
 8003490:	4a71      	ldr	r2, [pc, #452]	; (8003658 <TIM2_IRQHandler+0x280>)
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	4b70      	ldr	r3, [pc, #448]	; (8003658 <TIM2_IRQHandler+0x280>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b31      	cmp	r3, #49	; 0x31
 800349a:	d9ec      	bls.n	8003476 <TIM2_IRQHandler+0x9e>
  }

  BattmVAVG=BattmVSUM/(BATTAVERAGETIME);
 800349c:	4b6d      	ldr	r3, [pc, #436]	; (8003654 <TIM2_IRQHandler+0x27c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a6e      	ldr	r2, [pc, #440]	; (800365c <TIM2_IRQHandler+0x284>)
 80034a2:	fba2 2303 	umull	r2, r3, r2, r3
 80034a6:	091b      	lsrs	r3, r3, #4
 80034a8:	4a6d      	ldr	r2, [pc, #436]	; (8003660 <TIM2_IRQHandler+0x288>)
 80034aa:	6013      	str	r3, [r2, #0]
  //-------------------------------------------------------------------------

  //save OLD toggle values
  togg1hist=togg1;
 80034ac:	4b6d      	ldr	r3, [pc, #436]	; (8003664 <TIM2_IRQHandler+0x28c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a6d      	ldr	r2, [pc, #436]	; (8003668 <TIM2_IRQHandler+0x290>)
 80034b2:	6013      	str	r3, [r2, #0]
  togg2hist=togg2;
 80034b4:	4b6d      	ldr	r3, [pc, #436]	; (800366c <TIM2_IRQHandler+0x294>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a6d      	ldr	r2, [pc, #436]	; (8003670 <TIM2_IRQHandler+0x298>)
 80034ba:	6013      	str	r3, [r2, #0]
  togg3hist=togg3;
 80034bc:	4b6d      	ldr	r3, [pc, #436]	; (8003674 <TIM2_IRQHandler+0x29c>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a6d      	ldr	r2, [pc, #436]	; (8003678 <TIM2_IRQHandler+0x2a0>)
 80034c2:	6013      	str	r3, [r2, #0]
  togg4hist=togg4;
 80034c4:	4b6d      	ldr	r3, [pc, #436]	; (800367c <TIM2_IRQHandler+0x2a4>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a6d      	ldr	r2, [pc, #436]	; (8003680 <TIM2_IRQHandler+0x2a8>)
 80034ca:	6013      	str	r3, [r2, #0]
  togg5hist=togg5;
 80034cc:	4b6d      	ldr	r3, [pc, #436]	; (8003684 <TIM2_IRQHandler+0x2ac>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a6d      	ldr	r2, [pc, #436]	; (8003688 <TIM2_IRQHandler+0x2b0>)
 80034d2:	6013      	str	r3, [r2, #0]
  togg6hist=togg6;
 80034d4:	4b6d      	ldr	r3, [pc, #436]	; (800368c <TIM2_IRQHandler+0x2b4>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a6d      	ldr	r2, [pc, #436]	; (8003690 <TIM2_IRQHandler+0x2b8>)
 80034da:	6013      	str	r3, [r2, #0]

  //NRF24--------------------------------------------------------------------
  //Ping for RX data when RXflag is SET
  if(RXactiveFlag)
 80034dc:	4b6d      	ldr	r3, [pc, #436]	; (8003694 <TIM2_IRQHandler+0x2bc>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f000 8257 	beq.w	8003994 <TIM2_IRQHandler+0x5bc>
  {
  		if ((nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) )
 80034e6:	f7ff fd1a 	bl	8002f1e <nRF24_GetStatus_RXFIFO>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	f000 8251 	beq.w	8003994 <TIM2_IRQHandler+0x5bc>
  		{

  			// Get a payload from the transceiver
  			nRF24_ReadPayload(nRF24_payloadRX, &RXstpaketov);
 80034f2:	4969      	ldr	r1, [pc, #420]	; (8003698 <TIM2_IRQHandler+0x2c0>)
 80034f4:	4869      	ldr	r0, [pc, #420]	; (800369c <TIM2_IRQHandler+0x2c4>)
 80034f6:	f7ff fd53 	bl	8002fa0 <nRF24_ReadPayload>

  			// Clear all pending IRQ flags
  			nRF24_ClearIRQFlags();
 80034fa:	f7ff fd2b 	bl	8002f54 <nRF24_ClearIRQFlags>

  			MSGSelector=(nRF24_payloadRX[0]);
 80034fe:	4b67      	ldr	r3, [pc, #412]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	461a      	mov	r2, r3
 8003504:	4b66      	ldr	r3, [pc, #408]	; (80036a0 <TIM2_IRQHandler+0x2c8>)
 8003506:	601a      	str	r2, [r3, #0]

  			switch(MSGSelector)
 8003508:	4b65      	ldr	r3, [pc, #404]	; (80036a0 <TIM2_IRQHandler+0x2c8>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2b04      	cmp	r3, #4
 800350e:	f200 80de 	bhi.w	80036ce <TIM2_IRQHandler+0x2f6>
 8003512:	a201      	add	r2, pc, #4	; (adr r2, 8003518 <TIM2_IRQHandler+0x140>)
 8003514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003518:	0800352d 	.word	0x0800352d
 800351c:	080035f7 	.word	0x080035f7
 8003520:	08003625 	.word	0x08003625
 8003524:	080035e7 	.word	0x080035e7
 8003528:	080035ef 	.word	0x080035ef
  			{
  				case COMMCONTROLDATA:
  									{
  										if(nRF24_payloadRX[1]<=100 && nRF24_payloadRX[2]<=100 && nRF24_payloadRX[3]<=100 && nRF24_payloadRX[4]<=100)//Check if Data is in correct ranges
 800352c:	4b5b      	ldr	r3, [pc, #364]	; (800369c <TIM2_IRQHandler+0x2c4>)
 800352e:	785b      	ldrb	r3, [r3, #1]
 8003530:	2b64      	cmp	r3, #100	; 0x64
 8003532:	f200 80cb 	bhi.w	80036cc <TIM2_IRQHandler+0x2f4>
 8003536:	4b59      	ldr	r3, [pc, #356]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003538:	789b      	ldrb	r3, [r3, #2]
 800353a:	2b64      	cmp	r3, #100	; 0x64
 800353c:	f200 80c6 	bhi.w	80036cc <TIM2_IRQHandler+0x2f4>
 8003540:	4b56      	ldr	r3, [pc, #344]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003542:	78db      	ldrb	r3, [r3, #3]
 8003544:	2b64      	cmp	r3, #100	; 0x64
 8003546:	f200 80c1 	bhi.w	80036cc <TIM2_IRQHandler+0x2f4>
 800354a:	4b54      	ldr	r3, [pc, #336]	; (800369c <TIM2_IRQHandler+0x2c4>)
 800354c:	791b      	ldrb	r3, [r3, #4]
 800354e:	2b64      	cmp	r3, #100	; 0x64
 8003550:	f200 80bc 	bhi.w	80036cc <TIM2_IRQHandler+0x2f4>
  										{
  							  				Ljoyupdown=nRF24_payloadRX[1];
 8003554:	4b51      	ldr	r3, [pc, #324]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003556:	785b      	ldrb	r3, [r3, #1]
 8003558:	461a      	mov	r2, r3
 800355a:	4b52      	ldr	r3, [pc, #328]	; (80036a4 <TIM2_IRQHandler+0x2cc>)
 800355c:	601a      	str	r2, [r3, #0]
  							  				Ljoyleftright=nRF24_payloadRX[2];
 800355e:	4b4f      	ldr	r3, [pc, #316]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003560:	789b      	ldrb	r3, [r3, #2]
 8003562:	461a      	mov	r2, r3
 8003564:	4b50      	ldr	r3, [pc, #320]	; (80036a8 <TIM2_IRQHandler+0x2d0>)
 8003566:	601a      	str	r2, [r3, #0]
  							  				Djoyupdown=nRF24_payloadRX[3];
 8003568:	4b4c      	ldr	r3, [pc, #304]	; (800369c <TIM2_IRQHandler+0x2c4>)
 800356a:	78db      	ldrb	r3, [r3, #3]
 800356c:	461a      	mov	r2, r3
 800356e:	4b4f      	ldr	r3, [pc, #316]	; (80036ac <TIM2_IRQHandler+0x2d4>)
 8003570:	601a      	str	r2, [r3, #0]
  							  				Djoyleftright=nRF24_payloadRX[4];
 8003572:	4b4a      	ldr	r3, [pc, #296]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003574:	791b      	ldrb	r3, [r3, #4]
 8003576:	461a      	mov	r2, r3
 8003578:	4b4d      	ldr	r3, [pc, #308]	; (80036b0 <TIM2_IRQHandler+0x2d8>)
 800357a:	601a      	str	r2, [r3, #0]
  							  				potenc1=nRF24_payloadRX[5];
 800357c:	4b47      	ldr	r3, [pc, #284]	; (800369c <TIM2_IRQHandler+0x2c4>)
 800357e:	795b      	ldrb	r3, [r3, #5]
 8003580:	461a      	mov	r2, r3
 8003582:	4b4c      	ldr	r3, [pc, #304]	; (80036b4 <TIM2_IRQHandler+0x2dc>)
 8003584:	601a      	str	r2, [r3, #0]
  							  				potenc2=nRF24_payloadRX[6];
 8003586:	4b45      	ldr	r3, [pc, #276]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003588:	799b      	ldrb	r3, [r3, #6]
 800358a:	461a      	mov	r2, r3
 800358c:	4b4a      	ldr	r3, [pc, #296]	; (80036b8 <TIM2_IRQHandler+0x2e0>)
 800358e:	601a      	str	r2, [r3, #0]

  							  				togg1=nRF24_payloadRX[7]>>7;
 8003590:	4b42      	ldr	r3, [pc, #264]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003592:	79db      	ldrb	r3, [r3, #7]
 8003594:	09db      	lsrs	r3, r3, #7
 8003596:	b2db      	uxtb	r3, r3
 8003598:	461a      	mov	r2, r3
 800359a:	4b32      	ldr	r3, [pc, #200]	; (8003664 <TIM2_IRQHandler+0x28c>)
 800359c:	601a      	str	r2, [r3, #0]
  							  				togg2=(nRF24_payloadRX[7] & 64 )>>6;
 800359e:	4b3f      	ldr	r3, [pc, #252]	; (800369c <TIM2_IRQHandler+0x2c4>)
 80035a0:	79db      	ldrb	r3, [r3, #7]
 80035a2:	119b      	asrs	r3, r3, #6
 80035a4:	f003 0301 	and.w	r3, r3, #1
 80035a8:	4a30      	ldr	r2, [pc, #192]	; (800366c <TIM2_IRQHandler+0x294>)
 80035aa:	6013      	str	r3, [r2, #0]
  							  				togg3=(nRF24_payloadRX[7] & 32 )>>5;
 80035ac:	4b3b      	ldr	r3, [pc, #236]	; (800369c <TIM2_IRQHandler+0x2c4>)
 80035ae:	79db      	ldrb	r3, [r3, #7]
 80035b0:	115b      	asrs	r3, r3, #5
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	4a2f      	ldr	r2, [pc, #188]	; (8003674 <TIM2_IRQHandler+0x29c>)
 80035b8:	6013      	str	r3, [r2, #0]
  							  				togg4=(nRF24_payloadRX[7] & 16 )>>4;
 80035ba:	4b38      	ldr	r3, [pc, #224]	; (800369c <TIM2_IRQHandler+0x2c4>)
 80035bc:	79db      	ldrb	r3, [r3, #7]
 80035be:	111b      	asrs	r3, r3, #4
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	4a2d      	ldr	r2, [pc, #180]	; (800367c <TIM2_IRQHandler+0x2a4>)
 80035c6:	6013      	str	r3, [r2, #0]
  							  				togg5=(nRF24_payloadRX[7] & 8 )>>3;
 80035c8:	4b34      	ldr	r3, [pc, #208]	; (800369c <TIM2_IRQHandler+0x2c4>)
 80035ca:	79db      	ldrb	r3, [r3, #7]
 80035cc:	10db      	asrs	r3, r3, #3
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	4a2c      	ldr	r2, [pc, #176]	; (8003684 <TIM2_IRQHandler+0x2ac>)
 80035d4:	6013      	str	r3, [r2, #0]
  							  				togg6=(nRF24_payloadRX[7] & 4 )>>2;
 80035d6:	4b31      	ldr	r3, [pc, #196]	; (800369c <TIM2_IRQHandler+0x2c4>)
 80035d8:	79db      	ldrb	r3, [r3, #7]
 80035da:	109b      	asrs	r3, r3, #2
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	4a2a      	ldr	r2, [pc, #168]	; (800368c <TIM2_IRQHandler+0x2b4>)
 80035e2:	6013      	str	r3, [r2, #0]
  										}
  									}break;
 80035e4:	e072      	b.n	80036cc <TIM2_IRQHandler+0x2f4>

  				case COMMERASEFLASHDR:
  									{
  										FlashEraseFlag=1;
 80035e6:	4b35      	ldr	r3, [pc, #212]	; (80036bc <TIM2_IRQHandler+0x2e4>)
 80035e8:	2201      	movs	r2, #1
 80035ea:	601a      	str	r2, [r3, #0]

  									}break;
 80035ec:	e06f      	b.n	80036ce <TIM2_IRQHandler+0x2f6>

  				case COMMWRITEFLASHDR:
  									{
  										FlashWriteFlag=1;
 80035ee:	4b34      	ldr	r3, [pc, #208]	; (80036c0 <TIM2_IRQHandler+0x2e8>)
 80035f0:	2201      	movs	r2, #1
 80035f2:	601a      	str	r2, [r3, #0]

  									}break;
 80035f4:	e06b      	b.n	80036ce <TIM2_IRQHandler+0x2f6>

  				case COMMPARAMACTIVE:
  				  					{
  				  						ParamSelector=nRF24_payloadRX[1];
 80035f6:	4b29      	ldr	r3, [pc, #164]	; (800369c <TIM2_IRQHandler+0x2c4>)
 80035f8:	785b      	ldrb	r3, [r3, #1]
 80035fa:	461a      	mov	r2, r3
 80035fc:	4b31      	ldr	r3, [pc, #196]	; (80036c4 <TIM2_IRQHandler+0x2ec>)
 80035fe:	601a      	str	r2, [r3, #0]
  				  						ParamDataRX=(nRF24_payloadRX[2]<<24) + (nRF24_payloadRX[3]<<16) + (nRF24_payloadRX[4]<<8) + (nRF24_payloadRX[5]);
 8003600:	4b26      	ldr	r3, [pc, #152]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003602:	789b      	ldrb	r3, [r3, #2]
 8003604:	061a      	lsls	r2, r3, #24
 8003606:	4b25      	ldr	r3, [pc, #148]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003608:	78db      	ldrb	r3, [r3, #3]
 800360a:	041b      	lsls	r3, r3, #16
 800360c:	441a      	add	r2, r3
 800360e:	4b23      	ldr	r3, [pc, #140]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003610:	791b      	ldrb	r3, [r3, #4]
 8003612:	021b      	lsls	r3, r3, #8
 8003614:	4413      	add	r3, r2
 8003616:	4a21      	ldr	r2, [pc, #132]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003618:	7952      	ldrb	r2, [r2, #5]
 800361a:	4413      	add	r3, r2
 800361c:	461a      	mov	r2, r3
 800361e:	4b2a      	ldr	r3, [pc, #168]	; (80036c8 <TIM2_IRQHandler+0x2f0>)
 8003620:	601a      	str	r2, [r3, #0]

  				  					}break;
 8003622:	e054      	b.n	80036ce <TIM2_IRQHandler+0x2f6>

  				case COMMPARAMFLASH:
  				  					{
  				  						ParamSelector=nRF24_payloadRX[1];
 8003624:	4b1d      	ldr	r3, [pc, #116]	; (800369c <TIM2_IRQHandler+0x2c4>)
 8003626:	785b      	ldrb	r3, [r3, #1]
 8003628:	461a      	mov	r2, r3
 800362a:	4b26      	ldr	r3, [pc, #152]	; (80036c4 <TIM2_IRQHandler+0x2ec>)
 800362c:	601a      	str	r2, [r3, #0]

  				  					}break;
 800362e:	e04e      	b.n	80036ce <TIM2_IRQHandler+0x2f6>
 8003630:	2000057c 	.word	0x2000057c
 8003634:	200007c8 	.word	0x200007c8
 8003638:	40011000 	.word	0x40011000
 800363c:	40010c00 	.word	0x40010c00
 8003640:	20000454 	.word	0x20000454
 8003644:	4090ac29 	.word	0x4090ac29
 8003648:	200007d8 	.word	0x200007d8
 800364c:	2000021c 	.word	0x2000021c
 8003650:	20000660 	.word	0x20000660
 8003654:	20000214 	.word	0x20000214
 8003658:	20000208 	.word	0x20000208
 800365c:	51eb851f 	.word	0x51eb851f
 8003660:	20000218 	.word	0x20000218
 8003664:	200004cc 	.word	0x200004cc
 8003668:	200007e8 	.word	0x200007e8
 800366c:	2000062c 	.word	0x2000062c
 8003670:	2000075c 	.word	0x2000075c
 8003674:	200002d8 	.word	0x200002d8
 8003678:	200007e4 	.word	0x200007e4
 800367c:	2000051c 	.word	0x2000051c
 8003680:	20000728 	.word	0x20000728
 8003684:	20000428 	.word	0x20000428
 8003688:	20000658 	.word	0x20000658
 800368c:	200002dc 	.word	0x200002dc
 8003690:	200007d0 	.word	0x200007d0
 8003694:	20000000 	.word	0x20000000
 8003698:	20000204 	.word	0x20000204
 800369c:	20000334 	.word	0x20000334
 80036a0:	2000065c 	.word	0x2000065c
 80036a4:	20000514 	.word	0x20000514
 80036a8:	20000484 	.word	0x20000484
 80036ac:	20000624 	.word	0x20000624
 80036b0:	20000278 	.word	0x20000278
 80036b4:	20000578 	.word	0x20000578
 80036b8:	20000628 	.word	0x20000628
 80036bc:	20000648 	.word	0x20000648
 80036c0:	200007d4 	.word	0x200007d4
 80036c4:	20000748 	.word	0x20000748
 80036c8:	2000072c 	.word	0x2000072c
  									}break;
 80036cc:	bf00      	nop


  			}


  			if(MSGSelector==COMMPARAMACTIVE)//save values in active structure
 80036ce:	4b9e      	ldr	r3, [pc, #632]	; (8003948 <TIM2_IRQHandler+0x570>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	f040 8153 	bne.w	800397e <TIM2_IRQHandler+0x5a6>
  			{
  				switch(ParamSelector)
 80036d8:	4b9c      	ldr	r3, [pc, #624]	; (800394c <TIM2_IRQHandler+0x574>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	3b01      	subs	r3, #1
 80036de:	2b13      	cmp	r3, #19
 80036e0:	f200 814d 	bhi.w	800397e <TIM2_IRQHandler+0x5a6>
 80036e4:	a201      	add	r2, pc, #4	; (adr r2, 80036ec <TIM2_IRQHandler+0x314>)
 80036e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ea:	bf00      	nop
 80036ec:	0800373d 	.word	0x0800373d
 80036f0:	0800375b 	.word	0x0800375b
 80036f4:	08003779 	.word	0x08003779
 80036f8:	08003797 	.word	0x08003797
 80036fc:	080037b5 	.word	0x080037b5
 8003700:	080037d3 	.word	0x080037d3
 8003704:	080037f1 	.word	0x080037f1
 8003708:	0800380f 	.word	0x0800380f
 800370c:	0800382d 	.word	0x0800382d
 8003710:	0800384b 	.word	0x0800384b
 8003714:	08003861 	.word	0x08003861
 8003718:	08003877 	.word	0x08003877
 800371c:	0800388d 	.word	0x0800388d
 8003720:	080038a3 	.word	0x080038a3
 8003724:	080038b9 	.word	0x080038b9
 8003728:	080038cf 	.word	0x080038cf
 800372c:	080038ed 	.word	0x080038ed
 8003730:	0800390b 	.word	0x0800390b
 8003734:	08003929 	.word	0x08003929
 8003738:	08003961 	.word	0x08003961
  				{
					case  PARAM1 :{FlashDataActive.pid_p_gain_pitch=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 800373c:	4b84      	ldr	r3, [pc, #528]	; (8003950 <TIM2_IRQHandler+0x578>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4618      	mov	r0, r3
 8003742:	f7fd faa7 	bl	8000c94 <__aeabi_ui2f>
 8003746:	4603      	mov	r3, r0
 8003748:	4982      	ldr	r1, [pc, #520]	; (8003954 <TIM2_IRQHandler+0x57c>)
 800374a:	4618      	mov	r0, r3
 800374c:	f7fd fbae 	bl	8000eac <__aeabi_fdiv>
 8003750:	4603      	mov	r3, r0
 8003752:	461a      	mov	r2, r3
 8003754:	4b80      	ldr	r3, [pc, #512]	; (8003958 <TIM2_IRQHandler+0x580>)
 8003756:	605a      	str	r2, [r3, #4]
 8003758:	e111      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM2 :{FlashDataActive.pid_i_gain_pitch=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 800375a:	4b7d      	ldr	r3, [pc, #500]	; (8003950 <TIM2_IRQHandler+0x578>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f7fd fa98 	bl	8000c94 <__aeabi_ui2f>
 8003764:	4603      	mov	r3, r0
 8003766:	497b      	ldr	r1, [pc, #492]	; (8003954 <TIM2_IRQHandler+0x57c>)
 8003768:	4618      	mov	r0, r3
 800376a:	f7fd fb9f 	bl	8000eac <__aeabi_fdiv>
 800376e:	4603      	mov	r3, r0
 8003770:	461a      	mov	r2, r3
 8003772:	4b79      	ldr	r3, [pc, #484]	; (8003958 <TIM2_IRQHandler+0x580>)
 8003774:	609a      	str	r2, [r3, #8]
 8003776:	e102      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM3 :{FlashDataActive.pid_d_gain_pitch=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003778:	4b75      	ldr	r3, [pc, #468]	; (8003950 <TIM2_IRQHandler+0x578>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4618      	mov	r0, r3
 800377e:	f7fd fa89 	bl	8000c94 <__aeabi_ui2f>
 8003782:	4603      	mov	r3, r0
 8003784:	4973      	ldr	r1, [pc, #460]	; (8003954 <TIM2_IRQHandler+0x57c>)
 8003786:	4618      	mov	r0, r3
 8003788:	f7fd fb90 	bl	8000eac <__aeabi_fdiv>
 800378c:	4603      	mov	r3, r0
 800378e:	461a      	mov	r2, r3
 8003790:	4b71      	ldr	r3, [pc, #452]	; (8003958 <TIM2_IRQHandler+0x580>)
 8003792:	60da      	str	r2, [r3, #12]
 8003794:	e0f3      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM4 :{FlashDataActive.pid_p_gain_roll=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003796:	4b6e      	ldr	r3, [pc, #440]	; (8003950 <TIM2_IRQHandler+0x578>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4618      	mov	r0, r3
 800379c:	f7fd fa7a 	bl	8000c94 <__aeabi_ui2f>
 80037a0:	4603      	mov	r3, r0
 80037a2:	496c      	ldr	r1, [pc, #432]	; (8003954 <TIM2_IRQHandler+0x57c>)
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7fd fb81 	bl	8000eac <__aeabi_fdiv>
 80037aa:	4603      	mov	r3, r0
 80037ac:	461a      	mov	r2, r3
 80037ae:	4b6a      	ldr	r3, [pc, #424]	; (8003958 <TIM2_IRQHandler+0x580>)
 80037b0:	611a      	str	r2, [r3, #16]
 80037b2:	e0e4      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM5 :{FlashDataActive.pid_i_gain_roll=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80037b4:	4b66      	ldr	r3, [pc, #408]	; (8003950 <TIM2_IRQHandler+0x578>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7fd fa6b 	bl	8000c94 <__aeabi_ui2f>
 80037be:	4603      	mov	r3, r0
 80037c0:	4964      	ldr	r1, [pc, #400]	; (8003954 <TIM2_IRQHandler+0x57c>)
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7fd fb72 	bl	8000eac <__aeabi_fdiv>
 80037c8:	4603      	mov	r3, r0
 80037ca:	461a      	mov	r2, r3
 80037cc:	4b62      	ldr	r3, [pc, #392]	; (8003958 <TIM2_IRQHandler+0x580>)
 80037ce:	615a      	str	r2, [r3, #20]
 80037d0:	e0d5      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM6 :{FlashDataActive.pid_d_gain_roll=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80037d2:	4b5f      	ldr	r3, [pc, #380]	; (8003950 <TIM2_IRQHandler+0x578>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fd fa5c 	bl	8000c94 <__aeabi_ui2f>
 80037dc:	4603      	mov	r3, r0
 80037de:	495d      	ldr	r1, [pc, #372]	; (8003954 <TIM2_IRQHandler+0x57c>)
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7fd fb63 	bl	8000eac <__aeabi_fdiv>
 80037e6:	4603      	mov	r3, r0
 80037e8:	461a      	mov	r2, r3
 80037ea:	4b5b      	ldr	r3, [pc, #364]	; (8003958 <TIM2_IRQHandler+0x580>)
 80037ec:	619a      	str	r2, [r3, #24]
 80037ee:	e0c6      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM7 :{FlashDataActive.pid_p_gain_yaw=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80037f0:	4b57      	ldr	r3, [pc, #348]	; (8003950 <TIM2_IRQHandler+0x578>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7fd fa4d 	bl	8000c94 <__aeabi_ui2f>
 80037fa:	4603      	mov	r3, r0
 80037fc:	4955      	ldr	r1, [pc, #340]	; (8003954 <TIM2_IRQHandler+0x57c>)
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fd fb54 	bl	8000eac <__aeabi_fdiv>
 8003804:	4603      	mov	r3, r0
 8003806:	461a      	mov	r2, r3
 8003808:	4b53      	ldr	r3, [pc, #332]	; (8003958 <TIM2_IRQHandler+0x580>)
 800380a:	61da      	str	r2, [r3, #28]
 800380c:	e0b7      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM8 :{FlashDataActive.pid_i_gain_yaw=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 800380e:	4b50      	ldr	r3, [pc, #320]	; (8003950 <TIM2_IRQHandler+0x578>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4618      	mov	r0, r3
 8003814:	f7fd fa3e 	bl	8000c94 <__aeabi_ui2f>
 8003818:	4603      	mov	r3, r0
 800381a:	494e      	ldr	r1, [pc, #312]	; (8003954 <TIM2_IRQHandler+0x57c>)
 800381c:	4618      	mov	r0, r3
 800381e:	f7fd fb45 	bl	8000eac <__aeabi_fdiv>
 8003822:	4603      	mov	r3, r0
 8003824:	461a      	mov	r2, r3
 8003826:	4b4c      	ldr	r3, [pc, #304]	; (8003958 <TIM2_IRQHandler+0x580>)
 8003828:	621a      	str	r2, [r3, #32]
 800382a:	e0a8      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM9 :{FlashDataActive.pid_d_gain_yaw=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 800382c:	4b48      	ldr	r3, [pc, #288]	; (8003950 <TIM2_IRQHandler+0x578>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4618      	mov	r0, r3
 8003832:	f7fd fa2f 	bl	8000c94 <__aeabi_ui2f>
 8003836:	4603      	mov	r3, r0
 8003838:	4946      	ldr	r1, [pc, #280]	; (8003954 <TIM2_IRQHandler+0x57c>)
 800383a:	4618      	mov	r0, r3
 800383c:	f7fd fb36 	bl	8000eac <__aeabi_fdiv>
 8003840:	4603      	mov	r3, r0
 8003842:	461a      	mov	r2, r3
 8003844:	4b44      	ldr	r3, [pc, #272]	; (8003958 <TIM2_IRQHandler+0x580>)
 8003846:	625a      	str	r2, [r3, #36]	; 0x24
 8003848:	e099      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM10 :{FlashDataActive.pid_max_pitch=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 800384a:	4b41      	ldr	r3, [pc, #260]	; (8003950 <TIM2_IRQHandler+0x578>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	095b      	lsrs	r3, r3, #5
 8003850:	4a42      	ldr	r2, [pc, #264]	; (800395c <TIM2_IRQHandler+0x584>)
 8003852:	fba2 2303 	umull	r2, r3, r2, r3
 8003856:	09db      	lsrs	r3, r3, #7
 8003858:	461a      	mov	r2, r3
 800385a:	4b3f      	ldr	r3, [pc, #252]	; (8003958 <TIM2_IRQHandler+0x580>)
 800385c:	629a      	str	r2, [r3, #40]	; 0x28
 800385e:	e08e      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM11 :{FlashDataActive.pid_i_max_pitch=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8003860:	4b3b      	ldr	r3, [pc, #236]	; (8003950 <TIM2_IRQHandler+0x578>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	095b      	lsrs	r3, r3, #5
 8003866:	4a3d      	ldr	r2, [pc, #244]	; (800395c <TIM2_IRQHandler+0x584>)
 8003868:	fba2 2303 	umull	r2, r3, r2, r3
 800386c:	09db      	lsrs	r3, r3, #7
 800386e:	461a      	mov	r2, r3
 8003870:	4b39      	ldr	r3, [pc, #228]	; (8003958 <TIM2_IRQHandler+0x580>)
 8003872:	62da      	str	r2, [r3, #44]	; 0x2c
 8003874:	e083      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM12 :{FlashDataActive.pid_max_roll=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8003876:	4b36      	ldr	r3, [pc, #216]	; (8003950 <TIM2_IRQHandler+0x578>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	4a37      	ldr	r2, [pc, #220]	; (800395c <TIM2_IRQHandler+0x584>)
 800387e:	fba2 2303 	umull	r2, r3, r2, r3
 8003882:	09db      	lsrs	r3, r3, #7
 8003884:	461a      	mov	r2, r3
 8003886:	4b34      	ldr	r3, [pc, #208]	; (8003958 <TIM2_IRQHandler+0x580>)
 8003888:	631a      	str	r2, [r3, #48]	; 0x30
 800388a:	e078      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM13 :{FlashDataActive.pid_i_max_roll=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 800388c:	4b30      	ldr	r3, [pc, #192]	; (8003950 <TIM2_IRQHandler+0x578>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	095b      	lsrs	r3, r3, #5
 8003892:	4a32      	ldr	r2, [pc, #200]	; (800395c <TIM2_IRQHandler+0x584>)
 8003894:	fba2 2303 	umull	r2, r3, r2, r3
 8003898:	09db      	lsrs	r3, r3, #7
 800389a:	461a      	mov	r2, r3
 800389c:	4b2e      	ldr	r3, [pc, #184]	; (8003958 <TIM2_IRQHandler+0x580>)
 800389e:	635a      	str	r2, [r3, #52]	; 0x34
 80038a0:	e06d      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM14 :{FlashDataActive.pid_max_yaw=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 80038a2:	4b2b      	ldr	r3, [pc, #172]	; (8003950 <TIM2_IRQHandler+0x578>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	095b      	lsrs	r3, r3, #5
 80038a8:	4a2c      	ldr	r2, [pc, #176]	; (800395c <TIM2_IRQHandler+0x584>)
 80038aa:	fba2 2303 	umull	r2, r3, r2, r3
 80038ae:	09db      	lsrs	r3, r3, #7
 80038b0:	461a      	mov	r2, r3
 80038b2:	4b29      	ldr	r3, [pc, #164]	; (8003958 <TIM2_IRQHandler+0x580>)
 80038b4:	639a      	str	r2, [r3, #56]	; 0x38
 80038b6:	e062      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM15 :{FlashDataActive.pid_i_max_yaw=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 80038b8:	4b25      	ldr	r3, [pc, #148]	; (8003950 <TIM2_IRQHandler+0x578>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	095b      	lsrs	r3, r3, #5
 80038be:	4a27      	ldr	r2, [pc, #156]	; (800395c <TIM2_IRQHandler+0x584>)
 80038c0:	fba2 2303 	umull	r2, r3, r2, r3
 80038c4:	09db      	lsrs	r3, r3, #7
 80038c6:	461a      	mov	r2, r3
 80038c8:	4b23      	ldr	r3, [pc, #140]	; (8003958 <TIM2_IRQHandler+0x580>)
 80038ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80038cc:	e057      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM16 :{FlashDataActive.maxpitchdegree=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80038ce:	4b20      	ldr	r3, [pc, #128]	; (8003950 <TIM2_IRQHandler+0x578>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7fd f9de 	bl	8000c94 <__aeabi_ui2f>
 80038d8:	4603      	mov	r3, r0
 80038da:	491e      	ldr	r1, [pc, #120]	; (8003954 <TIM2_IRQHandler+0x57c>)
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fd fae5 	bl	8000eac <__aeabi_fdiv>
 80038e2:	4603      	mov	r3, r0
 80038e4:	461a      	mov	r2, r3
 80038e6:	4b1c      	ldr	r3, [pc, #112]	; (8003958 <TIM2_IRQHandler+0x580>)
 80038e8:	641a      	str	r2, [r3, #64]	; 0x40
 80038ea:	e048      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM17 :{FlashDataActive.maxrolldegree=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80038ec:	4b18      	ldr	r3, [pc, #96]	; (8003950 <TIM2_IRQHandler+0x578>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7fd f9cf 	bl	8000c94 <__aeabi_ui2f>
 80038f6:	4603      	mov	r3, r0
 80038f8:	4916      	ldr	r1, [pc, #88]	; (8003954 <TIM2_IRQHandler+0x57c>)
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fd fad6 	bl	8000eac <__aeabi_fdiv>
 8003900:	4603      	mov	r3, r0
 8003902:	461a      	mov	r2, r3
 8003904:	4b14      	ldr	r3, [pc, #80]	; (8003958 <TIM2_IRQHandler+0x580>)
 8003906:	645a      	str	r2, [r3, #68]	; 0x44
 8003908:	e039      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM18 :{FlashDataActive.maxyawdegree=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 800390a:	4b11      	ldr	r3, [pc, #68]	; (8003950 <TIM2_IRQHandler+0x578>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4618      	mov	r0, r3
 8003910:	f7fd f9c0 	bl	8000c94 <__aeabi_ui2f>
 8003914:	4603      	mov	r3, r0
 8003916:	490f      	ldr	r1, [pc, #60]	; (8003954 <TIM2_IRQHandler+0x57c>)
 8003918:	4618      	mov	r0, r3
 800391a:	f7fd fac7 	bl	8000eac <__aeabi_fdiv>
 800391e:	4603      	mov	r3, r0
 8003920:	461a      	mov	r2, r3
 8003922:	4b0d      	ldr	r3, [pc, #52]	; (8003958 <TIM2_IRQHandler+0x580>)
 8003924:	649a      	str	r2, [r3, #72]	; 0x48
 8003926:	e02a      	b.n	800397e <TIM2_IRQHandler+0x5a6>
					case  PARAM19 :{FlashDataActive.minthrottle=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003928:	4b09      	ldr	r3, [pc, #36]	; (8003950 <TIM2_IRQHandler+0x578>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4618      	mov	r0, r3
 800392e:	f7fd f9b1 	bl	8000c94 <__aeabi_ui2f>
 8003932:	4603      	mov	r3, r0
 8003934:	4907      	ldr	r1, [pc, #28]	; (8003954 <TIM2_IRQHandler+0x57c>)
 8003936:	4618      	mov	r0, r3
 8003938:	f7fd fab8 	bl	8000eac <__aeabi_fdiv>
 800393c:	4603      	mov	r3, r0
 800393e:	461a      	mov	r2, r3
 8003940:	4b05      	ldr	r3, [pc, #20]	; (8003958 <TIM2_IRQHandler+0x580>)
 8003942:	64da      	str	r2, [r3, #76]	; 0x4c
 8003944:	e01b      	b.n	800397e <TIM2_IRQHandler+0x5a6>
 8003946:	bf00      	nop
 8003948:	2000065c 	.word	0x2000065c
 800394c:	20000748 	.word	0x20000748
 8003950:	2000072c 	.word	0x2000072c
 8003954:	47c35000 	.word	0x47c35000
 8003958:	20000524 	.word	0x20000524
 800395c:	0a7c5ac5 	.word	0x0a7c5ac5
					case  PARAM20 :{FlashDataActive.maxthrottle=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8003960:	4ba1      	ldr	r3, [pc, #644]	; (8003be8 <TIM2_IRQHandler+0x810>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4618      	mov	r0, r3
 8003966:	f7fd f995 	bl	8000c94 <__aeabi_ui2f>
 800396a:	4603      	mov	r3, r0
 800396c:	499f      	ldr	r1, [pc, #636]	; (8003bec <TIM2_IRQHandler+0x814>)
 800396e:	4618      	mov	r0, r3
 8003970:	f7fd fa9c 	bl	8000eac <__aeabi_fdiv>
 8003974:	4603      	mov	r3, r0
 8003976:	461a      	mov	r2, r3
 8003978:	4b9d      	ldr	r3, [pc, #628]	; (8003bf0 <TIM2_IRQHandler+0x818>)
 800397a:	651a      	str	r2, [r3, #80]	; 0x50
 800397c:	bf00      	nop
  				}
  			}



  			SendBackFlag=1;
 800397e:	4b9d      	ldr	r3, [pc, #628]	; (8003bf4 <TIM2_IRQHandler+0x81c>)
 8003980:	2201      	movs	r2, #1
 8003982:	601a      	str	r2, [r3, #0]
  			RXactiveFlag=0;
 8003984:	4b9c      	ldr	r3, [pc, #624]	; (8003bf8 <TIM2_IRQHandler+0x820>)
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]

  			MSGcount++;
 800398a:	4b9c      	ldr	r3, [pc, #624]	; (8003bfc <TIM2_IRQHandler+0x824>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	3301      	adds	r3, #1
 8003990:	4a9a      	ldr	r2, [pc, #616]	; (8003bfc <TIM2_IRQHandler+0x824>)
 8003992:	6013      	str	r3, [r2, #0]
  		}
  }
  if(SendBackFlag)//Config between RX-TX
 8003994:	4b97      	ldr	r3, [pc, #604]	; (8003bf4 <TIM2_IRQHandler+0x81c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 82bb 	beq.w	8003f14 <TIM2_IRQHandler+0xb3c>
  {
    	BackTimer++;
 800399e:	4b98      	ldr	r3, [pc, #608]	; (8003c00 <TIM2_IRQHandler+0x828>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	3301      	adds	r3, #1
 80039a4:	4a96      	ldr	r2, [pc, #600]	; (8003c00 <TIM2_IRQHandler+0x828>)
 80039a6:	6013      	str	r3, [r2, #0]

    	//Calculate param for transfer
    	 if(MSGSelector==COMMPARAMACTIVE || MSGSelector==COMMPARAMFLASH)
 80039a8:	4b96      	ldr	r3, [pc, #600]	; (8003c04 <TIM2_IRQHandler+0x82c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d004      	beq.n	80039ba <TIM2_IRQHandler+0x5e2>
 80039b0:	4b94      	ldr	r3, [pc, #592]	; (8003c04 <TIM2_IRQHandler+0x82c>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	f040 815b 	bne.w	8003c70 <TIM2_IRQHandler+0x898>
    	 {
    		 if(MSGSelector==COMMPARAMACTIVE)FlashDataTemp=FlashDataActive;
 80039ba:	4b92      	ldr	r3, [pc, #584]	; (8003c04 <TIM2_IRQHandler+0x82c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d108      	bne.n	80039d4 <TIM2_IRQHandler+0x5fc>
 80039c2:	4a91      	ldr	r2, [pc, #580]	; (8003c08 <TIM2_IRQHandler+0x830>)
 80039c4:	4b8a      	ldr	r3, [pc, #552]	; (8003bf0 <TIM2_IRQHandler+0x818>)
 80039c6:	4610      	mov	r0, r2
 80039c8:	4619      	mov	r1, r3
 80039ca:	2354      	movs	r3, #84	; 0x54
 80039cc:	461a      	mov	r2, r3
 80039ce:	f005 f9df 	bl	8008d90 <memcpy>
 80039d2:	e007      	b.n	80039e4 <TIM2_IRQHandler+0x60c>
    		 else FlashDataTemp=FlashDataFlash;
 80039d4:	4a8c      	ldr	r2, [pc, #560]	; (8003c08 <TIM2_IRQHandler+0x830>)
 80039d6:	4b8d      	ldr	r3, [pc, #564]	; (8003c0c <TIM2_IRQHandler+0x834>)
 80039d8:	4610      	mov	r0, r2
 80039da:	4619      	mov	r1, r3
 80039dc:	2354      	movs	r3, #84	; 0x54
 80039de:	461a      	mov	r2, r3
 80039e0:	f005 f9d6 	bl	8008d90 <memcpy>

    		 switch(ParamSelector)
 80039e4:	4b8a      	ldr	r3, [pc, #552]	; (8003c10 <TIM2_IRQHandler+0x838>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	3b01      	subs	r3, #1
 80039ea:	2b13      	cmp	r3, #19
 80039ec:	f200 8140 	bhi.w	8003c70 <TIM2_IRQHandler+0x898>
 80039f0:	a201      	add	r2, pc, #4	; (adr r2, 80039f8 <TIM2_IRQHandler+0x620>)
 80039f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f6:	bf00      	nop
 80039f8:	08003a49 	.word	0x08003a49
 80039fc:	08003a65 	.word	0x08003a65
 8003a00:	08003a81 	.word	0x08003a81
 8003a04:	08003a9d 	.word	0x08003a9d
 8003a08:	08003ab9 	.word	0x08003ab9
 8003a0c:	08003ad5 	.word	0x08003ad5
 8003a10:	08003af1 	.word	0x08003af1
 8003a14:	08003b0d 	.word	0x08003b0d
 8003a18:	08003b29 	.word	0x08003b29
 8003a1c:	08003b45 	.word	0x08003b45
 8003a20:	08003b57 	.word	0x08003b57
 8003a24:	08003b69 	.word	0x08003b69
 8003a28:	08003b7b 	.word	0x08003b7b
 8003a2c:	08003b8d 	.word	0x08003b8d
 8003a30:	08003b9f 	.word	0x08003b9f
 8003a34:	08003bb1 	.word	0x08003bb1
 8003a38:	08003bcd 	.word	0x08003bcd
 8003a3c:	08003c1d 	.word	0x08003c1d
 8003a40:	08003c39 	.word	0x08003c39
 8003a44:	08003c55 	.word	0x08003c55
    		 {
    	 	 	 case PARAM1: {ParamDataTX=FlashDataTemp.pid_p_gain_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8003a48:	4b6f      	ldr	r3, [pc, #444]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	4967      	ldr	r1, [pc, #412]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7fd f978 	bl	8000d44 <__aeabi_fmul>
 8003a54:	4603      	mov	r3, r0
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7fd fb3a 	bl	80010d0 <__aeabi_f2uiz>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	4b6d      	ldr	r3, [pc, #436]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	e105      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM2: {ParamDataTX=FlashDataTemp.pid_i_gain_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8003a64:	4b68      	ldr	r3, [pc, #416]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	4960      	ldr	r1, [pc, #384]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fd f96a 	bl	8000d44 <__aeabi_fmul>
 8003a70:	4603      	mov	r3, r0
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fd fb2c 	bl	80010d0 <__aeabi_f2uiz>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	4b66      	ldr	r3, [pc, #408]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	e0f7      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM3: {ParamDataTX=FlashDataTemp.pid_d_gain_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8003a80:	4b61      	ldr	r3, [pc, #388]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	4959      	ldr	r1, [pc, #356]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7fd f95c 	bl	8000d44 <__aeabi_fmul>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7fd fb1e 	bl	80010d0 <__aeabi_f2uiz>
 8003a94:	4602      	mov	r2, r0
 8003a96:	4b5f      	ldr	r3, [pc, #380]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003a98:	601a      	str	r2, [r3, #0]
 8003a9a:	e0e9      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM4: {ParamDataTX=FlashDataTemp.pid_p_gain_roll*FLASHCONSTANTMULTIPLIER;}break;
 8003a9c:	4b5a      	ldr	r3, [pc, #360]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	4952      	ldr	r1, [pc, #328]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7fd f94e 	bl	8000d44 <__aeabi_fmul>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7fd fb10 	bl	80010d0 <__aeabi_f2uiz>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	4b58      	ldr	r3, [pc, #352]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003ab4:	601a      	str	r2, [r3, #0]
 8003ab6:	e0db      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM5: {ParamDataTX=FlashDataTemp.pid_i_gain_roll*FLASHCONSTANTMULTIPLIER;}break;
 8003ab8:	4b53      	ldr	r3, [pc, #332]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	494b      	ldr	r1, [pc, #300]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7fd f940 	bl	8000d44 <__aeabi_fmul>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7fd fb02 	bl	80010d0 <__aeabi_f2uiz>
 8003acc:	4602      	mov	r2, r0
 8003ace:	4b51      	ldr	r3, [pc, #324]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	e0cd      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM6: {ParamDataTX=FlashDataTemp.pid_d_gain_roll*FLASHCONSTANTMULTIPLIER;}break;
 8003ad4:	4b4c      	ldr	r3, [pc, #304]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	4944      	ldr	r1, [pc, #272]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7fd f932 	bl	8000d44 <__aeabi_fmul>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fd faf4 	bl	80010d0 <__aeabi_f2uiz>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	4b4a      	ldr	r3, [pc, #296]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	e0bf      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM7: {ParamDataTX=FlashDataTemp.pid_p_gain_yaw*FLASHCONSTANTMULTIPLIER;}break;
 8003af0:	4b45      	ldr	r3, [pc, #276]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003af2:	69db      	ldr	r3, [r3, #28]
 8003af4:	493d      	ldr	r1, [pc, #244]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fd f924 	bl	8000d44 <__aeabi_fmul>
 8003afc:	4603      	mov	r3, r0
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fd fae6 	bl	80010d0 <__aeabi_f2uiz>
 8003b04:	4602      	mov	r2, r0
 8003b06:	4b43      	ldr	r3, [pc, #268]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003b08:	601a      	str	r2, [r3, #0]
 8003b0a:	e0b1      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM8: {ParamDataTX=FlashDataTemp.pid_i_gain_yaw*FLASHCONSTANTMULTIPLIER;}break;
 8003b0c:	4b3e      	ldr	r3, [pc, #248]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003b0e:	6a1b      	ldr	r3, [r3, #32]
 8003b10:	4936      	ldr	r1, [pc, #216]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fd f916 	bl	8000d44 <__aeabi_fmul>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fd fad8 	bl	80010d0 <__aeabi_f2uiz>
 8003b20:	4602      	mov	r2, r0
 8003b22:	4b3c      	ldr	r3, [pc, #240]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	e0a3      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM9: {ParamDataTX=FlashDataTemp.pid_d_gain_yaw*FLASHCONSTANTMULTIPLIER;}break;
 8003b28:	4b37      	ldr	r3, [pc, #220]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2c:	492f      	ldr	r1, [pc, #188]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7fd f908 	bl	8000d44 <__aeabi_fmul>
 8003b34:	4603      	mov	r3, r0
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fd faca 	bl	80010d0 <__aeabi_f2uiz>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	4b35      	ldr	r3, [pc, #212]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003b40:	601a      	str	r2, [r3, #0]
 8003b42:	e095      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM10: {ParamDataTX=FlashDataTemp.pid_max_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8003b44:	4b30      	ldr	r3, [pc, #192]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b48:	4a33      	ldr	r2, [pc, #204]	; (8003c18 <TIM2_IRQHandler+0x840>)
 8003b4a:	fb02 f303 	mul.w	r3, r2, r3
 8003b4e:	461a      	mov	r2, r3
 8003b50:	4b30      	ldr	r3, [pc, #192]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	e08c      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM11: {ParamDataTX=FlashDataTemp.pid_i_max_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8003b56:	4b2c      	ldr	r3, [pc, #176]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5a:	4a2f      	ldr	r2, [pc, #188]	; (8003c18 <TIM2_IRQHandler+0x840>)
 8003b5c:	fb02 f303 	mul.w	r3, r2, r3
 8003b60:	461a      	mov	r2, r3
 8003b62:	4b2c      	ldr	r3, [pc, #176]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003b64:	601a      	str	r2, [r3, #0]
 8003b66:	e083      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM12: {ParamDataTX=FlashDataTemp.pid_max_roll*FLASHCONSTANTMULTIPLIER;}break;
 8003b68:	4b27      	ldr	r3, [pc, #156]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6c:	4a2a      	ldr	r2, [pc, #168]	; (8003c18 <TIM2_IRQHandler+0x840>)
 8003b6e:	fb02 f303 	mul.w	r3, r2, r3
 8003b72:	461a      	mov	r2, r3
 8003b74:	4b27      	ldr	r3, [pc, #156]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	e07a      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM13: {ParamDataTX=FlashDataTemp.pid_i_max_roll*FLASHCONSTANTMULTIPLIER;}break;
 8003b7a:	4b23      	ldr	r3, [pc, #140]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003b7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b7e:	4a26      	ldr	r2, [pc, #152]	; (8003c18 <TIM2_IRQHandler+0x840>)
 8003b80:	fb02 f303 	mul.w	r3, r2, r3
 8003b84:	461a      	mov	r2, r3
 8003b86:	4b23      	ldr	r3, [pc, #140]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	e071      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM14: {ParamDataTX=FlashDataTemp.pid_max_yaw*FLASHCONSTANTMULTIPLIER;}break;
 8003b8c:	4b1e      	ldr	r3, [pc, #120]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b90:	4a21      	ldr	r2, [pc, #132]	; (8003c18 <TIM2_IRQHandler+0x840>)
 8003b92:	fb02 f303 	mul.w	r3, r2, r3
 8003b96:	461a      	mov	r2, r3
 8003b98:	4b1e      	ldr	r3, [pc, #120]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	e068      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM15: {ParamDataTX=FlashDataTemp.pid_i_max_yaw*FLASHCONSTANTMULTIPLIER;}break;
 8003b9e:	4b1a      	ldr	r3, [pc, #104]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba2:	4a1d      	ldr	r2, [pc, #116]	; (8003c18 <TIM2_IRQHandler+0x840>)
 8003ba4:	fb02 f303 	mul.w	r3, r2, r3
 8003ba8:	461a      	mov	r2, r3
 8003baa:	4b1a      	ldr	r3, [pc, #104]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003bac:	601a      	str	r2, [r3, #0]
 8003bae:	e05f      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM16: {ParamDataTX=FlashDataTemp.maxpitchdegree*FLASHCONSTANTMULTIPLIER;}break;
 8003bb0:	4b15      	ldr	r3, [pc, #84]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb4:	490d      	ldr	r1, [pc, #52]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fd f8c4 	bl	8000d44 <__aeabi_fmul>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fd fa86 	bl	80010d0 <__aeabi_f2uiz>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	4b13      	ldr	r3, [pc, #76]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	e051      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM17: {ParamDataTX=FlashDataTemp.maxrolldegree*FLASHCONSTANTMULTIPLIER;}break;
 8003bcc:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <TIM2_IRQHandler+0x830>)
 8003bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd0:	4906      	ldr	r1, [pc, #24]	; (8003bec <TIM2_IRQHandler+0x814>)
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fd f8b6 	bl	8000d44 <__aeabi_fmul>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fd fa78 	bl	80010d0 <__aeabi_f2uiz>
 8003be0:	4602      	mov	r2, r0
 8003be2:	4b0c      	ldr	r3, [pc, #48]	; (8003c14 <TIM2_IRQHandler+0x83c>)
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	e043      	b.n	8003c70 <TIM2_IRQHandler+0x898>
 8003be8:	2000072c 	.word	0x2000072c
 8003bec:	47c35000 	.word	0x47c35000
 8003bf0:	20000524 	.word	0x20000524
 8003bf4:	20000220 	.word	0x20000220
 8003bf8:	20000000 	.word	0x20000000
 8003bfc:	20000654 	.word	0x20000654
 8003c00:	20000224 	.word	0x20000224
 8003c04:	2000065c 	.word	0x2000065c
 8003c08:	2000076c 	.word	0x2000076c
 8003c0c:	200005cc 	.word	0x200005cc
 8003c10:	20000748 	.word	0x20000748
 8003c14:	20000750 	.word	0x20000750
 8003c18:	000186a0 	.word	0x000186a0
    	 	 	 case PARAM18: {ParamDataTX=FlashDataTemp.maxyawdegree*FLASHCONSTANTMULTIPLIER;}break;
 8003c1c:	4ba5      	ldr	r3, [pc, #660]	; (8003eb4 <TIM2_IRQHandler+0xadc>)
 8003c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c20:	49a5      	ldr	r1, [pc, #660]	; (8003eb8 <TIM2_IRQHandler+0xae0>)
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fd f88e 	bl	8000d44 <__aeabi_fmul>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fd fa50 	bl	80010d0 <__aeabi_f2uiz>
 8003c30:	4602      	mov	r2, r0
 8003c32:	4ba2      	ldr	r3, [pc, #648]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	e01b      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM19: {ParamDataTX=FlashDataTemp.minthrottle*FLASHCONSTANTMULTIPLIER;}break;
 8003c38:	4b9e      	ldr	r3, [pc, #632]	; (8003eb4 <TIM2_IRQHandler+0xadc>)
 8003c3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c3c:	499e      	ldr	r1, [pc, #632]	; (8003eb8 <TIM2_IRQHandler+0xae0>)
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7fd f880 	bl	8000d44 <__aeabi_fmul>
 8003c44:	4603      	mov	r3, r0
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7fd fa42 	bl	80010d0 <__aeabi_f2uiz>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	4b9b      	ldr	r3, [pc, #620]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	e00d      	b.n	8003c70 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM20: {ParamDataTX=FlashDataTemp.maxthrottle*FLASHCONSTANTMULTIPLIER;}break;
 8003c54:	4b97      	ldr	r3, [pc, #604]	; (8003eb4 <TIM2_IRQHandler+0xadc>)
 8003c56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c58:	4997      	ldr	r1, [pc, #604]	; (8003eb8 <TIM2_IRQHandler+0xae0>)
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fd f872 	bl	8000d44 <__aeabi_fmul>
 8003c60:	4603      	mov	r3, r0
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7fd fa34 	bl	80010d0 <__aeabi_f2uiz>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	4b94      	ldr	r3, [pc, #592]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	bf00      	nop
    		 }
    	 }

      	switch(BackTimer)
 8003c70:	4b93      	ldr	r3, [pc, #588]	; (8003ec0 <TIM2_IRQHandler+0xae8>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	3b01      	subs	r3, #1
 8003c76:	2b05      	cmp	r3, #5
 8003c78:	f200 814c 	bhi.w	8003f14 <TIM2_IRQHandler+0xb3c>
 8003c7c:	a201      	add	r2, pc, #4	; (adr r2, 8003c84 <TIM2_IRQHandler+0x8ac>)
 8003c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c82:	bf00      	nop
 8003c84:	08003c9d 	.word	0x08003c9d
 8003c88:	08003f15 	.word	0x08003f15
 8003c8c:	08003f15 	.word	0x08003f15
 8003c90:	08003cb1 	.word	0x08003cb1
 8003c94:	08003ea1 	.word	0x08003ea1
 8003c98:	08003f01 	.word	0x08003f01
      	{
  	 	 case 1:
  	 	 	 	 {
  	 	 	 		//SET TX MODE
  	 	 	 		nRF24_CE_L();//END RX
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ca2:	4888      	ldr	r0, [pc, #544]	; (8003ec4 <TIM2_IRQHandler+0xaec>)
 8003ca4:	f002 fac4 	bl	8006230 <HAL_GPIO_WritePin>
  					nRF24_SetOperationalMode(nRF24_MODE_TX);
 8003ca8:	2000      	movs	r0, #0
 8003caa:	f7fe ffc4 	bl	8002c36 <nRF24_SetOperationalMode>
  	 	 	 	 }break;
 8003cae:	e131      	b.n	8003f14 <TIM2_IRQHandler+0xb3c>

  	 	 case 4:
  	 	 	 	 {
  	 	 			//SEND DATA TO RC remote
  	 	 	 		 nRF24_payloadTX[0] = MSGSelector;
 8003cb0:	4b85      	ldr	r3, [pc, #532]	; (8003ec8 <TIM2_IRQHandler+0xaf0>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	b2da      	uxtb	r2, r3
 8003cb6:	4b85      	ldr	r3, [pc, #532]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003cb8:	701a      	strb	r2, [r3, #0]

  	 	 	 		switch(MSGSelector)
 8003cba:	4b83      	ldr	r3, [pc, #524]	; (8003ec8 <TIM2_IRQHandler+0xaf0>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2b04      	cmp	r3, #4
 8003cc0:	f200 80e9 	bhi.w	8003e96 <TIM2_IRQHandler+0xabe>
 8003cc4:	a201      	add	r2, pc, #4	; (adr r2, 8003ccc <TIM2_IRQHandler+0x8f4>)
 8003cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cca:	bf00      	nop
 8003ccc:	08003ce1 	.word	0x08003ce1
 8003cd0:	08003e23 	.word	0x08003e23
 8003cd4:	08003e5d 	.word	0x08003e5d
 8003cd8:	08003dd3 	.word	0x08003dd3
 8003cdc:	08003dfb 	.word	0x08003dfb
  	 	 	 		{
  	 	 	 			case COMMCONTROLDATA:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1] = (uint8_t)(BattmVAVG & 0xFF);
 8003ce0:	4b7b      	ldr	r3, [pc, #492]	; (8003ed0 <TIM2_IRQHandler+0xaf8>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	4b79      	ldr	r3, [pc, #484]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003ce8:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2] = (uint8_t)((BattmVAVG & 0xFF00)>>8);
 8003cea:	4b79      	ldr	r3, [pc, #484]	; (8003ed0 <TIM2_IRQHandler+0xaf8>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	0a1b      	lsrs	r3, r3, #8
 8003cf0:	b2da      	uxtb	r2, r3
 8003cf2:	4b76      	ldr	r3, [pc, #472]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003cf4:	709a      	strb	r2, [r3, #2]

  	 	 	 								  	//save Angle for NRF24 transfer
  	 	 	 								  	if(AnglePitch<0)
 8003cf6:	4b77      	ldr	r3, [pc, #476]	; (8003ed4 <TIM2_IRQHandler+0xafc>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f04f 0100 	mov.w	r1, #0
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7fd f9be 	bl	8001080 <__aeabi_fcmplt>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00e      	beq.n	8003d28 <TIM2_IRQHandler+0x950>
  	 	 	 								  	{
  	 	 	 								  		AnglePitchDIR=1;
 8003d0a:	4b73      	ldr	r3, [pc, #460]	; (8003ed8 <TIM2_IRQHandler+0xb00>)
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	 	AnglePitchNRF24=AnglePitch*(-1);
 8003d10:	4b70      	ldr	r3, [pc, #448]	; (8003ed4 <TIM2_IRQHandler+0xafc>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7fd f9d9 	bl	80010d0 <__aeabi_f2uiz>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	b2da      	uxtb	r2, r3
 8003d22:	4b6e      	ldr	r3, [pc, #440]	; (8003edc <TIM2_IRQHandler+0xb04>)
 8003d24:	701a      	strb	r2, [r3, #0]
 8003d26:	e00b      	b.n	8003d40 <TIM2_IRQHandler+0x968>
  	 	 	 								  	}
  	 	 	 								  	else
  	 	 	 								  	{
  	 	 	 								  		AnglePitchDIR=0;
 8003d28:	4b6b      	ldr	r3, [pc, #428]	; (8003ed8 <TIM2_IRQHandler+0xb00>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	 	AnglePitchNRF24=AnglePitch;
 8003d2e:	4b69      	ldr	r3, [pc, #420]	; (8003ed4 <TIM2_IRQHandler+0xafc>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fd f9cc 	bl	80010d0 <__aeabi_f2uiz>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	b2da      	uxtb	r2, r3
 8003d3c:	4b67      	ldr	r3, [pc, #412]	; (8003edc <TIM2_IRQHandler+0xb04>)
 8003d3e:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	}

  	 	 	 								  	if(AngleRoll<0)
 8003d40:	4b67      	ldr	r3, [pc, #412]	; (8003ee0 <TIM2_IRQHandler+0xb08>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f04f 0100 	mov.w	r1, #0
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f7fd f999 	bl	8001080 <__aeabi_fcmplt>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00e      	beq.n	8003d72 <TIM2_IRQHandler+0x99a>
  	 	 	 								  	{
  	 	 	 								  		AngleRollDIR=1;
 8003d54:	4b63      	ldr	r3, [pc, #396]	; (8003ee4 <TIM2_IRQHandler+0xb0c>)
 8003d56:	2201      	movs	r2, #1
 8003d58:	701a      	strb	r2, [r3, #0]
  	 	 	 								  		AngleRollNRF24=AngleRoll*(-1);
 8003d5a:	4b61      	ldr	r3, [pc, #388]	; (8003ee0 <TIM2_IRQHandler+0xb08>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fd f9b4 	bl	80010d0 <__aeabi_f2uiz>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	b2da      	uxtb	r2, r3
 8003d6c:	4b5e      	ldr	r3, [pc, #376]	; (8003ee8 <TIM2_IRQHandler+0xb10>)
 8003d6e:	701a      	strb	r2, [r3, #0]
 8003d70:	e00b      	b.n	8003d8a <TIM2_IRQHandler+0x9b2>
  	 	 	 								  	}
  	 	 	 								  	else
  	 	 	 								  	{
  	 	 	 								  		AngleRollDIR=0;
 8003d72:	4b5c      	ldr	r3, [pc, #368]	; (8003ee4 <TIM2_IRQHandler+0xb0c>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	701a      	strb	r2, [r3, #0]
  	 	 	 								  		AngleRollNRF24=AngleRoll;
 8003d78:	4b59      	ldr	r3, [pc, #356]	; (8003ee0 <TIM2_IRQHandler+0xb08>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f7fd f9a7 	bl	80010d0 <__aeabi_f2uiz>
 8003d82:	4603      	mov	r3, r0
 8003d84:	b2da      	uxtb	r2, r3
 8003d86:	4b58      	ldr	r3, [pc, #352]	; (8003ee8 <TIM2_IRQHandler+0xb10>)
 8003d88:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	}

  	 	 	 								  	nRF24_payloadTX[3] = (uint8_t)(AnglePitchNRF24);
 8003d8a:	4b54      	ldr	r3, [pc, #336]	; (8003edc <TIM2_IRQHandler+0xb04>)
 8003d8c:	781a      	ldrb	r2, [r3, #0]
 8003d8e:	4b4f      	ldr	r3, [pc, #316]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003d90:	70da      	strb	r2, [r3, #3]
  	 	 	 								  	nRF24_payloadTX[4] = (uint8_t)(AngleRollNRF24);
 8003d92:	4b55      	ldr	r3, [pc, #340]	; (8003ee8 <TIM2_IRQHandler+0xb10>)
 8003d94:	781a      	ldrb	r2, [r3, #0]
 8003d96:	4b4d      	ldr	r3, [pc, #308]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003d98:	711a      	strb	r2, [r3, #4]
  	 	 	 								  	nRF24_payloadTX[5] = (uint8_t)(AnglePitchDIR + (AngleRollDIR<<1) + (GyroCalibStatus<<2) + ((MotorStatus & 0x7)<<3) ); //1bit Pitch DIR, 1bit Roll DIR, 1 bit GyroCalinFlag, 3 bit MotorStatus
 8003d9a:	4b52      	ldr	r3, [pc, #328]	; (8003ee4 <TIM2_IRQHandler+0xb0c>)
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	005b      	lsls	r3, r3, #1
 8003da0:	b2da      	uxtb	r2, r3
 8003da2:	4b4d      	ldr	r3, [pc, #308]	; (8003ed8 <TIM2_IRQHandler+0xb00>)
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	4413      	add	r3, r2
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	4b50      	ldr	r3, [pc, #320]	; (8003eec <TIM2_IRQHandler+0xb14>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	4413      	add	r3, r2
 8003db6:	b2da      	uxtb	r2, r3
 8003db8:	4b4d      	ldr	r3, [pc, #308]	; (8003ef0 <TIM2_IRQHandler+0xb18>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	4413      	add	r3, r2
 8003dca:	b2da      	uxtb	r2, r3
 8003dcc:	4b3f      	ldr	r3, [pc, #252]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003dce:	715a      	strb	r2, [r3, #5]
  	 	 	 								}break;
 8003dd0:	e061      	b.n	8003e96 <TIM2_IRQHandler+0xabe>
  	 	 	 			case COMMERASEFLASHDR:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1]=0;
 8003dd2:	4b3e      	ldr	r3, [pc, #248]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2]=0;
 8003dd8:	4b3c      	ldr	r3, [pc, #240]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	709a      	strb	r2, [r3, #2]
  	 	 	 							  	 	nRF24_payloadTX[3]=0;
 8003dde:	4b3b      	ldr	r3, [pc, #236]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	70da      	strb	r2, [r3, #3]
  	 	 	 							  	 	nRF24_payloadTX[4]=0;
 8003de4:	4b39      	ldr	r3, [pc, #228]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	711a      	strb	r2, [r3, #4]
  	 	 	 							  	 	nRF24_payloadTX[5]=0;
 8003dea:	4b38      	ldr	r3, [pc, #224]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	715a      	strb	r2, [r3, #5]
  	 	 	 							  	 	FlashEraseTimeoutCount=FLASHOPERATIONTIMEOUT;//set timeout to prevent multiple calls
 8003df0:	4b40      	ldr	r3, [pc, #256]	; (8003ef4 <TIM2_IRQHandler+0xb1c>)
 8003df2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003df6:	601a      	str	r2, [r3, #0]
  	 	 	 								}break;
 8003df8:	e04d      	b.n	8003e96 <TIM2_IRQHandler+0xabe>

  	 	 	 			case COMMWRITEFLASHDR:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1]=0;
 8003dfa:	4b34      	ldr	r3, [pc, #208]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	705a      	strb	r2, [r3, #1]
  	 	 	 						  	 	  	nRF24_payloadTX[2]=0;
 8003e00:	4b32      	ldr	r3, [pc, #200]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	709a      	strb	r2, [r3, #2]
  	 	 	 						  	 	  	nRF24_payloadTX[3]=0;
 8003e06:	4b31      	ldr	r3, [pc, #196]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	70da      	strb	r2, [r3, #3]
  	 	 	 						  	 	  	nRF24_payloadTX[4]=0;
 8003e0c:	4b2f      	ldr	r3, [pc, #188]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	711a      	strb	r2, [r3, #4]
  	 	 	 						  	 	  	nRF24_payloadTX[5]=0;
 8003e12:	4b2e      	ldr	r3, [pc, #184]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	715a      	strb	r2, [r3, #5]
  	 	 	 						  	 	  	FlashWriteTimeoutCount=FLASHOPERATIONTIMEOUT; //set timeout to prevent multiple calls
 8003e18:	4b37      	ldr	r3, [pc, #220]	; (8003ef8 <TIM2_IRQHandler+0xb20>)
 8003e1a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003e1e:	601a      	str	r2, [r3, #0]
  	 	 	 								}break;
 8003e20:	e039      	b.n	8003e96 <TIM2_IRQHandler+0xabe>

  	 	 	 			case COMMPARAMACTIVE:
											{
  	 	 	 									nRF24_payloadTX[1] = ParamSelector;
 8003e22:	4b36      	ldr	r3, [pc, #216]	; (8003efc <TIM2_IRQHandler+0xb24>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	b2da      	uxtb	r2, r3
 8003e28:	4b28      	ldr	r3, [pc, #160]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e2a:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2] = (ParamDataTX & 0xFF000000)>>24;
 8003e2c:	4b23      	ldr	r3, [pc, #140]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	0e1b      	lsrs	r3, r3, #24
 8003e32:	b2da      	uxtb	r2, r3
 8003e34:	4b25      	ldr	r3, [pc, #148]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e36:	709a      	strb	r2, [r3, #2]
  	 	 	 									nRF24_payloadTX[3] = (ParamDataTX & 0x00FF0000)>>16;
 8003e38:	4b20      	ldr	r3, [pc, #128]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	0c1b      	lsrs	r3, r3, #16
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	4b22      	ldr	r3, [pc, #136]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e42:	70da      	strb	r2, [r3, #3]
  	 	 	 									nRF24_payloadTX[4] = (ParamDataTX & 0x0000FF00)>>8;
 8003e44:	4b1d      	ldr	r3, [pc, #116]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	0a1b      	lsrs	r3, r3, #8
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	4b1f      	ldr	r3, [pc, #124]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e4e:	711a      	strb	r2, [r3, #4]
  	 	 	 									nRF24_payloadTX[5] = (ParamDataTX & 0x000000FF);
 8003e50:	4b1a      	ldr	r3, [pc, #104]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	4b1d      	ldr	r3, [pc, #116]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e58:	715a      	strb	r2, [r3, #5]
											}break;
 8003e5a:	e01c      	b.n	8003e96 <TIM2_IRQHandler+0xabe>

  	 	 	 			case COMMPARAMFLASH:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1] = ParamSelector;
 8003e5c:	4b27      	ldr	r3, [pc, #156]	; (8003efc <TIM2_IRQHandler+0xb24>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	4b1a      	ldr	r3, [pc, #104]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e64:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2] = (ParamDataTX & 0xFF000000)>>24;
 8003e66:	4b15      	ldr	r3, [pc, #84]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	0e1b      	lsrs	r3, r3, #24
 8003e6c:	b2da      	uxtb	r2, r3
 8003e6e:	4b17      	ldr	r3, [pc, #92]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e70:	709a      	strb	r2, [r3, #2]
  	 	 	 									nRF24_payloadTX[3] = (ParamDataTX & 0x00FF0000)>>16;
 8003e72:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	0c1b      	lsrs	r3, r3, #16
 8003e78:	b2da      	uxtb	r2, r3
 8003e7a:	4b14      	ldr	r3, [pc, #80]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e7c:	70da      	strb	r2, [r3, #3]
  	 	 	 									nRF24_payloadTX[4] = (ParamDataTX & 0x0000FF00)>>8;
 8003e7e:	4b0f      	ldr	r3, [pc, #60]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	0a1b      	lsrs	r3, r3, #8
 8003e84:	b2da      	uxtb	r2, r3
 8003e86:	4b11      	ldr	r3, [pc, #68]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e88:	711a      	strb	r2, [r3, #4]
  	 	 	 									nRF24_payloadTX[5] = (ParamDataTX & 0x000000FF);
 8003e8a:	4b0c      	ldr	r3, [pc, #48]	; (8003ebc <TIM2_IRQHandler+0xae4>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	4b0e      	ldr	r3, [pc, #56]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e92:	715a      	strb	r2, [r3, #5]
  	 	 	 								}break;
 8003e94:	bf00      	nop
  	 	 	 		}

  	 	 			// Transmit a packet
  	 	 			nRF24_TransmitPacket(nRF24_payloadTX, 6);
 8003e96:	2106      	movs	r1, #6
 8003e98:	480c      	ldr	r0, [pc, #48]	; (8003ecc <TIM2_IRQHandler+0xaf4>)
 8003e9a:	f7fe fcf9 	bl	8002890 <nRF24_TransmitPacket>
  	 	 	 	 }break;
 8003e9e:	e039      	b.n	8003f14 <TIM2_IRQHandler+0xb3c>

      	case 5:
      			{
  	 	 	 		//SET RX MODE
  	 				nRF24_SetOperationalMode(nRF24_MODE_RX);
 8003ea0:	2001      	movs	r0, #1
 8003ea2:	f7fe fec8 	bl	8002c36 <nRF24_SetOperationalMode>
  	 				nRF24_CE_H(); //Start RX)
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003eac:	4805      	ldr	r0, [pc, #20]	; (8003ec4 <TIM2_IRQHandler+0xaec>)
 8003eae:	f002 f9bf 	bl	8006230 <HAL_GPIO_WritePin>

  	 	 	 	 }break;
 8003eb2:	e02f      	b.n	8003f14 <TIM2_IRQHandler+0xb3c>
 8003eb4:	2000076c 	.word	0x2000076c
 8003eb8:	47c35000 	.word	0x47c35000
 8003ebc:	20000750 	.word	0x20000750
 8003ec0:	20000224 	.word	0x20000224
 8003ec4:	40010c00 	.word	0x40010c00
 8003ec8:	2000065c 	.word	0x2000065c
 8003ecc:	20000434 	.word	0x20000434
 8003ed0:	20000218 	.word	0x20000218
 8003ed4:	2000073c 	.word	0x2000073c
 8003ed8:	20000744 	.word	0x20000744
 8003edc:	200007c4 	.word	0x200007c4
 8003ee0:	200007dc 	.word	0x200007dc
 8003ee4:	20000760 	.word	0x20000760
 8003ee8:	200007cc 	.word	0x200007cc
 8003eec:	20000210 	.word	0x20000210
 8003ef0:	2000020c 	.word	0x2000020c
 8003ef4:	20000650 	.word	0x20000650
 8003ef8:	200007e0 	.word	0x200007e0
 8003efc:	20000748 	.word	0x20000748

      	case 6:
  				{
      				RXactiveFlag=1; //start pinging for data
 8003f00:	4b12      	ldr	r3, [pc, #72]	; (8003f4c <TIM2_IRQHandler+0xb74>)
 8003f02:	2201      	movs	r2, #1
 8003f04:	601a      	str	r2, [r3, #0]
      				SendBackFlag=0; //Exit routine
 8003f06:	4b12      	ldr	r3, [pc, #72]	; (8003f50 <TIM2_IRQHandler+0xb78>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]
      				BackTimer=0;	//reset counter
 8003f0c:	4b11      	ldr	r3, [pc, #68]	; (8003f54 <TIM2_IRQHandler+0xb7c>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]

  				}break;
 8003f12:	bf00      	nop
      	}
  }//End Send Back config routine

  //Communication diagnostics
  LoopCounter++;
 8003f14:	4b10      	ldr	r3, [pc, #64]	; (8003f58 <TIM2_IRQHandler+0xb80>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	4a0f      	ldr	r2, [pc, #60]	; (8003f58 <TIM2_IRQHandler+0xb80>)
 8003f1c:	6013      	str	r3, [r2, #0]
  if(LoopCounter==1000)
 8003f1e:	4b0e      	ldr	r3, [pc, #56]	; (8003f58 <TIM2_IRQHandler+0xb80>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f26:	d12a      	bne.n	8003f7e <TIM2_IRQHandler+0xba6>
  {
    		MSGprerSecond=MSGcount;
 8003f28:	4b0c      	ldr	r3, [pc, #48]	; (8003f5c <TIM2_IRQHandler+0xb84>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a0c      	ldr	r2, [pc, #48]	; (8003f60 <TIM2_IRQHandler+0xb88>)
 8003f2e:	6013      	str	r3, [r2, #0]

    		if(MSGcount<MINMSGPERSEC)
 8003f30:	4b0a      	ldr	r3, [pc, #40]	; (8003f5c <TIM2_IRQHandler+0xb84>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2b09      	cmp	r3, #9
 8003f36:	d819      	bhi.n	8003f6c <TIM2_IRQHandler+0xb94>
    		{
    			MSGLowCount++;
 8003f38:	4b0a      	ldr	r3, [pc, #40]	; (8003f64 <TIM2_IRQHandler+0xb8c>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	4a09      	ldr	r2, [pc, #36]	; (8003f64 <TIM2_IRQHandler+0xb8c>)
 8003f40:	6013      	str	r3, [r2, #0]
    			ConnectWeakFlag=1;
 8003f42:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <TIM2_IRQHandler+0xb90>)
 8003f44:	2201      	movs	r2, #1
 8003f46:	601a      	str	r2, [r3, #0]
 8003f48:	e013      	b.n	8003f72 <TIM2_IRQHandler+0xb9a>
 8003f4a:	bf00      	nop
 8003f4c:	20000000 	.word	0x20000000
 8003f50:	20000220 	.word	0x20000220
 8003f54:	20000224 	.word	0x20000224
 8003f58:	20000638 	.word	0x20000638
 8003f5c:	20000654 	.word	0x20000654
 8003f60:	20000734 	.word	0x20000734
 8003f64:	20000730 	.word	0x20000730
 8003f68:	20000768 	.word	0x20000768
    		}
    		 else  ConnectWeakFlag=0;
 8003f6c:	4bb8      	ldr	r3, [pc, #736]	; (8004250 <TIM2_IRQHandler+0xe78>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	601a      	str	r2, [r3, #0]

    		MSGcount=0;
 8003f72:	4bb8      	ldr	r3, [pc, #736]	; (8004254 <TIM2_IRQHandler+0xe7c>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	601a      	str	r2, [r3, #0]
    		LoopCounter=0;
 8003f78:	4bb7      	ldr	r3, [pc, #732]	; (8004258 <TIM2_IRQHandler+0xe80>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	601a      	str	r2, [r3, #0]
  }//-----------------------------------------------------------------
  //MPU 6050-----------------------------------------------------------

  MPU6050_accread(&hi2c2,&mpu6050DataStr);
 8003f7e:	49b7      	ldr	r1, [pc, #732]	; (800425c <TIM2_IRQHandler+0xe84>)
 8003f80:	48b7      	ldr	r0, [pc, #732]	; (8004260 <TIM2_IRQHandler+0xe88>)
 8003f82:	f7fd f929 	bl	80011d8 <MPU6050_accread>
  MPU6050_gyroread(&hi2c2,&mpu6050DataStr);
 8003f86:	49b5      	ldr	r1, [pc, #724]	; (800425c <TIM2_IRQHandler+0xe84>)
 8003f88:	48b5      	ldr	r0, [pc, #724]	; (8004260 <TIM2_IRQHandler+0xe88>)
 8003f8a:	f7fd f957 	bl	800123c <MPU6050_gyroread>

  GyroXcal=mpu6050DataStr.Gyroscope_X - GyroXOff;
 8003f8e:	4bb3      	ldr	r3, [pc, #716]	; (800425c <TIM2_IRQHandler+0xe84>)
 8003f90:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	4bb3      	ldr	r3, [pc, #716]	; (8004264 <TIM2_IRQHandler+0xe8c>)
 8003f98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	b21a      	sxth	r2, r3
 8003fa4:	4bb0      	ldr	r3, [pc, #704]	; (8004268 <TIM2_IRQHandler+0xe90>)
 8003fa6:	801a      	strh	r2, [r3, #0]
  GyroYcal=mpu6050DataStr.Gyroscope_Y - GyroYOff;
 8003fa8:	4bac      	ldr	r3, [pc, #688]	; (800425c <TIM2_IRQHandler+0xe84>)
 8003faa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	4bae      	ldr	r3, [pc, #696]	; (800426c <TIM2_IRQHandler+0xe94>)
 8003fb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	b21a      	sxth	r2, r3
 8003fbe:	4bac      	ldr	r3, [pc, #688]	; (8004270 <TIM2_IRQHandler+0xe98>)
 8003fc0:	801a      	strh	r2, [r3, #0]
  GyroZcal=mpu6050DataStr.Gyroscope_Z - GyroZOff;
 8003fc2:	4ba6      	ldr	r3, [pc, #664]	; (800425c <TIM2_IRQHandler+0xe84>)
 8003fc4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	4baa      	ldr	r3, [pc, #680]	; (8004274 <TIM2_IRQHandler+0xe9c>)
 8003fcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	b21a      	sxth	r2, r3
 8003fd8:	4ba7      	ldr	r3, [pc, #668]	; (8004278 <TIM2_IRQHandler+0xea0>)
 8003fda:	801a      	strh	r2, [r3, #0]

  AnglePitchGyro+=GyroXcal*GYROFACTORANGLE;
 8003fdc:	4ba2      	ldr	r3, [pc, #648]	; (8004268 <TIM2_IRQHandler+0xe90>)
 8003fde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fc fe5a 	bl	8000c9c <__aeabi_i2f>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	49a4      	ldr	r1, [pc, #656]	; (800427c <TIM2_IRQHandler+0xea4>)
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7fc fea9 	bl	8000d44 <__aeabi_fmul>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4ba2      	ldr	r3, [pc, #648]	; (8004280 <TIM2_IRQHandler+0xea8>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	4610      	mov	r0, r2
 8003ffe:	f7fc fd99 	bl	8000b34 <__addsf3>
 8004002:	4603      	mov	r3, r0
 8004004:	461a      	mov	r2, r3
 8004006:	4b9e      	ldr	r3, [pc, #632]	; (8004280 <TIM2_IRQHandler+0xea8>)
 8004008:	601a      	str	r2, [r3, #0]
  AngleRollGyro+=GyroYcal*GYROFACTORANGLE;
 800400a:	4b99      	ldr	r3, [pc, #612]	; (8004270 <TIM2_IRQHandler+0xe98>)
 800400c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004010:	4618      	mov	r0, r3
 8004012:	f7fc fe43 	bl	8000c9c <__aeabi_i2f>
 8004016:	4603      	mov	r3, r0
 8004018:	4998      	ldr	r1, [pc, #608]	; (800427c <TIM2_IRQHandler+0xea4>)
 800401a:	4618      	mov	r0, r3
 800401c:	f7fc fe92 	bl	8000d44 <__aeabi_fmul>
 8004020:	4603      	mov	r3, r0
 8004022:	461a      	mov	r2, r3
 8004024:	4b97      	ldr	r3, [pc, #604]	; (8004284 <TIM2_IRQHandler+0xeac>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4619      	mov	r1, r3
 800402a:	4610      	mov	r0, r2
 800402c:	f7fc fd82 	bl	8000b34 <__addsf3>
 8004030:	4603      	mov	r3, r0
 8004032:	461a      	mov	r2, r3
 8004034:	4b93      	ldr	r3, [pc, #588]	; (8004284 <TIM2_IRQHandler+0xeac>)
 8004036:	601a      	str	r2, [r3, #0]

  //correct angles with jaw axis correction
  AnglePitchGyro+=AngleRollGyro * sin(GyroZcal * DEGREESTORADIANS * GYROFACTORANGLE);
 8004038:	4b91      	ldr	r3, [pc, #580]	; (8004280 <TIM2_IRQHandler+0xea8>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4618      	mov	r0, r3
 800403e:	f7fc f9f3 	bl	8000428 <__aeabi_f2d>
 8004042:	4680      	mov	r8, r0
 8004044:	4689      	mov	r9, r1
 8004046:	4b8f      	ldr	r3, [pc, #572]	; (8004284 <TIM2_IRQHandler+0xeac>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4618      	mov	r0, r3
 800404c:	f7fc f9ec 	bl	8000428 <__aeabi_f2d>
 8004050:	4682      	mov	sl, r0
 8004052:	468b      	mov	fp, r1
 8004054:	4b88      	ldr	r3, [pc, #544]	; (8004278 <TIM2_IRQHandler+0xea0>)
 8004056:	f9b3 3000 	ldrsh.w	r3, [r3]
 800405a:	4618      	mov	r0, r3
 800405c:	f7fc fe1e 	bl	8000c9c <__aeabi_i2f>
 8004060:	4603      	mov	r3, r0
 8004062:	4989      	ldr	r1, [pc, #548]	; (8004288 <TIM2_IRQHandler+0xeb0>)
 8004064:	4618      	mov	r0, r3
 8004066:	f7fc fe6d 	bl	8000d44 <__aeabi_fmul>
 800406a:	4603      	mov	r3, r0
 800406c:	4983      	ldr	r1, [pc, #524]	; (800427c <TIM2_IRQHandler+0xea4>)
 800406e:	4618      	mov	r0, r3
 8004070:	f7fc fe68 	bl	8000d44 <__aeabi_fmul>
 8004074:	4603      	mov	r3, r0
 8004076:	4618      	mov	r0, r3
 8004078:	f7fc f9d6 	bl	8000428 <__aeabi_f2d>
 800407c:	4602      	mov	r2, r0
 800407e:	460b      	mov	r3, r1
 8004080:	4610      	mov	r0, r2
 8004082:	4619      	mov	r1, r3
 8004084:	f006 fec6 	bl	800ae14 <sin>
 8004088:	4602      	mov	r2, r0
 800408a:	460b      	mov	r3, r1
 800408c:	4650      	mov	r0, sl
 800408e:	4659      	mov	r1, fp
 8004090:	f7fc fa22 	bl	80004d8 <__aeabi_dmul>
 8004094:	4602      	mov	r2, r0
 8004096:	460b      	mov	r3, r1
 8004098:	4640      	mov	r0, r8
 800409a:	4649      	mov	r1, r9
 800409c:	f7fc f866 	bl	800016c <__adddf3>
 80040a0:	4602      	mov	r2, r0
 80040a2:	460b      	mov	r3, r1
 80040a4:	4610      	mov	r0, r2
 80040a6:	4619      	mov	r1, r3
 80040a8:	f7fc fcee 	bl	8000a88 <__aeabi_d2f>
 80040ac:	4602      	mov	r2, r0
 80040ae:	4b74      	ldr	r3, [pc, #464]	; (8004280 <TIM2_IRQHandler+0xea8>)
 80040b0:	601a      	str	r2, [r3, #0]
  AngleRollGyro-=AnglePitchGyro * sin(GyroZcal * DEGREESTORADIANS * GYROFACTORANGLE);
 80040b2:	4b74      	ldr	r3, [pc, #464]	; (8004284 <TIM2_IRQHandler+0xeac>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fc f9b6 	bl	8000428 <__aeabi_f2d>
 80040bc:	4680      	mov	r8, r0
 80040be:	4689      	mov	r9, r1
 80040c0:	4b6f      	ldr	r3, [pc, #444]	; (8004280 <TIM2_IRQHandler+0xea8>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7fc f9af 	bl	8000428 <__aeabi_f2d>
 80040ca:	4682      	mov	sl, r0
 80040cc:	468b      	mov	fp, r1
 80040ce:	4b6a      	ldr	r3, [pc, #424]	; (8004278 <TIM2_IRQHandler+0xea0>)
 80040d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7fc fde1 	bl	8000c9c <__aeabi_i2f>
 80040da:	4603      	mov	r3, r0
 80040dc:	496a      	ldr	r1, [pc, #424]	; (8004288 <TIM2_IRQHandler+0xeb0>)
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fc fe30 	bl	8000d44 <__aeabi_fmul>
 80040e4:	4603      	mov	r3, r0
 80040e6:	4965      	ldr	r1, [pc, #404]	; (800427c <TIM2_IRQHandler+0xea4>)
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7fc fe2b 	bl	8000d44 <__aeabi_fmul>
 80040ee:	4603      	mov	r3, r0
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7fc f999 	bl	8000428 <__aeabi_f2d>
 80040f6:	4602      	mov	r2, r0
 80040f8:	460b      	mov	r3, r1
 80040fa:	4610      	mov	r0, r2
 80040fc:	4619      	mov	r1, r3
 80040fe:	f006 fe89 	bl	800ae14 <sin>
 8004102:	4602      	mov	r2, r0
 8004104:	460b      	mov	r3, r1
 8004106:	4650      	mov	r0, sl
 8004108:	4659      	mov	r1, fp
 800410a:	f7fc f9e5 	bl	80004d8 <__aeabi_dmul>
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	4640      	mov	r0, r8
 8004114:	4649      	mov	r1, r9
 8004116:	f7fc f827 	bl	8000168 <__aeabi_dsub>
 800411a:	4602      	mov	r2, r0
 800411c:	460b      	mov	r3, r1
 800411e:	4610      	mov	r0, r2
 8004120:	4619      	mov	r1, r3
 8004122:	f7fc fcb1 	bl	8000a88 <__aeabi_d2f>
 8004126:	4602      	mov	r2, r0
 8004128:	4b56      	ldr	r3, [pc, #344]	; (8004284 <TIM2_IRQHandler+0xeac>)
 800412a:	601a      	str	r2, [r3, #0]

  //Accelerometer angles
  Acc_vector=sqrt((mpu6050DataStr.Accelerometer_X * mpu6050DataStr.Accelerometer_X)+(mpu6050DataStr.Accelerometer_Y * mpu6050DataStr.Accelerometer_Y)+(mpu6050DataStr.Accelerometer_Z * mpu6050DataStr.Accelerometer_Z));
 800412c:	4b4b      	ldr	r3, [pc, #300]	; (800425c <TIM2_IRQHandler+0xe84>)
 800412e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004132:	461a      	mov	r2, r3
 8004134:	4b49      	ldr	r3, [pc, #292]	; (800425c <TIM2_IRQHandler+0xe84>)
 8004136:	f9b3 3000 	ldrsh.w	r3, [r3]
 800413a:	fb03 f202 	mul.w	r2, r3, r2
 800413e:	4b47      	ldr	r3, [pc, #284]	; (800425c <TIM2_IRQHandler+0xe84>)
 8004140:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004144:	4619      	mov	r1, r3
 8004146:	4b45      	ldr	r3, [pc, #276]	; (800425c <TIM2_IRQHandler+0xe84>)
 8004148:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800414c:	fb03 f301 	mul.w	r3, r3, r1
 8004150:	441a      	add	r2, r3
 8004152:	4b42      	ldr	r3, [pc, #264]	; (800425c <TIM2_IRQHandler+0xe84>)
 8004154:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004158:	4619      	mov	r1, r3
 800415a:	4b40      	ldr	r3, [pc, #256]	; (800425c <TIM2_IRQHandler+0xe84>)
 800415c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004160:	fb03 f301 	mul.w	r3, r3, r1
 8004164:	4413      	add	r3, r2
 8004166:	4618      	mov	r0, r3
 8004168:	f7fc f94c 	bl	8000404 <__aeabi_i2d>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	4610      	mov	r0, r2
 8004172:	4619      	mov	r1, r3
 8004174:	f006 fedc 	bl	800af30 <sqrt>
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	4610      	mov	r0, r2
 800417e:	4619      	mov	r1, r3
 8004180:	f7fc fc82 	bl	8000a88 <__aeabi_d2f>
 8004184:	4602      	mov	r2, r0
 8004186:	4b41      	ldr	r3, [pc, #260]	; (800428c <TIM2_IRQHandler+0xeb4>)
 8004188:	601a      	str	r2, [r3, #0]
  AnglePitchAccel=asin((float)mpu6050DataStr.Accelerometer_Y/Acc_vector)*READIANSTODEGREES;
 800418a:	4b34      	ldr	r3, [pc, #208]	; (800425c <TIM2_IRQHandler+0xe84>)
 800418c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004190:	4618      	mov	r0, r3
 8004192:	f7fc fd83 	bl	8000c9c <__aeabi_i2f>
 8004196:	4602      	mov	r2, r0
 8004198:	4b3c      	ldr	r3, [pc, #240]	; (800428c <TIM2_IRQHandler+0xeb4>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4619      	mov	r1, r3
 800419e:	4610      	mov	r0, r2
 80041a0:	f7fc fe84 	bl	8000eac <__aeabi_fdiv>
 80041a4:	4603      	mov	r3, r0
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7fc f93e 	bl	8000428 <__aeabi_f2d>
 80041ac:	4602      	mov	r2, r0
 80041ae:	460b      	mov	r3, r1
 80041b0:	4610      	mov	r0, r2
 80041b2:	4619      	mov	r1, r3
 80041b4:	f006 fe68 	bl	800ae88 <asin>
 80041b8:	a323      	add	r3, pc, #140	; (adr r3, 8004248 <TIM2_IRQHandler+0xe70>)
 80041ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041be:	f7fc f98b 	bl	80004d8 <__aeabi_dmul>
 80041c2:	4602      	mov	r2, r0
 80041c4:	460b      	mov	r3, r1
 80041c6:	4610      	mov	r0, r2
 80041c8:	4619      	mov	r1, r3
 80041ca:	f7fc fc5d 	bl	8000a88 <__aeabi_d2f>
 80041ce:	4602      	mov	r2, r0
 80041d0:	4b2f      	ldr	r3, [pc, #188]	; (8004290 <TIM2_IRQHandler+0xeb8>)
 80041d2:	601a      	str	r2, [r3, #0]
  AngleRollAccel=-asin((float)mpu6050DataStr.Accelerometer_X/Acc_vector)*READIANSTODEGREES;
 80041d4:	4b21      	ldr	r3, [pc, #132]	; (800425c <TIM2_IRQHandler+0xe84>)
 80041d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fc fd5e 	bl	8000c9c <__aeabi_i2f>
 80041e0:	4602      	mov	r2, r0
 80041e2:	4b2a      	ldr	r3, [pc, #168]	; (800428c <TIM2_IRQHandler+0xeb4>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4619      	mov	r1, r3
 80041e8:	4610      	mov	r0, r2
 80041ea:	f7fc fe5f 	bl	8000eac <__aeabi_fdiv>
 80041ee:	4603      	mov	r3, r0
 80041f0:	4618      	mov	r0, r3
 80041f2:	f7fc f919 	bl	8000428 <__aeabi_f2d>
 80041f6:	4602      	mov	r2, r0
 80041f8:	460b      	mov	r3, r1
 80041fa:	4610      	mov	r0, r2
 80041fc:	4619      	mov	r1, r3
 80041fe:	f006 fe43 	bl	800ae88 <asin>
 8004202:	4602      	mov	r2, r0
 8004204:	460b      	mov	r3, r1
 8004206:	4614      	mov	r4, r2
 8004208:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800420c:	a30e      	add	r3, pc, #56	; (adr r3, 8004248 <TIM2_IRQHandler+0xe70>)
 800420e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004212:	4620      	mov	r0, r4
 8004214:	4629      	mov	r1, r5
 8004216:	f7fc f95f 	bl	80004d8 <__aeabi_dmul>
 800421a:	4603      	mov	r3, r0
 800421c:	460c      	mov	r4, r1
 800421e:	4618      	mov	r0, r3
 8004220:	4621      	mov	r1, r4
 8004222:	f7fc fc31 	bl	8000a88 <__aeabi_d2f>
 8004226:	4602      	mov	r2, r0
 8004228:	4b1a      	ldr	r3, [pc, #104]	; (8004294 <TIM2_IRQHandler+0xebc>)
 800422a:	601a      	str	r2, [r3, #0]

  AnglePitchAccel-=ACCELPITCHMANUALOFFSET;
 800422c:	4b18      	ldr	r3, [pc, #96]	; (8004290 <TIM2_IRQHandler+0xeb8>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4919      	ldr	r1, [pc, #100]	; (8004298 <TIM2_IRQHandler+0xec0>)
 8004232:	4618      	mov	r0, r3
 8004234:	f7fc fc7c 	bl	8000b30 <__aeabi_fsub>
 8004238:	4603      	mov	r3, r0
 800423a:	461a      	mov	r2, r3
 800423c:	4b14      	ldr	r3, [pc, #80]	; (8004290 <TIM2_IRQHandler+0xeb8>)
 800423e:	601a      	str	r2, [r3, #0]
 8004240:	e02c      	b.n	800429c <TIM2_IRQHandler+0xec4>
 8004242:	bf00      	nop
 8004244:	f3af 8000 	nop.w
 8004248:	20000000 	.word	0x20000000
 800424c:	404ca5dc 	.word	0x404ca5dc
 8004250:	20000768 	.word	0x20000768
 8004254:	20000654 	.word	0x20000654
 8004258:	20000638 	.word	0x20000638
 800425c:	200005bc 	.word	0x200005bc
 8004260:	200002e0 	.word	0x200002e0
 8004264:	20000354 	.word	0x20000354
 8004268:	2000027c 	.word	0x2000027c
 800426c:	2000042c 	.word	0x2000042c
 8004270:	200003bc 	.word	0x200003bc
 8004274:	2000027e 	.word	0x2000027e
 8004278:	200004c8 	.word	0x200004c8
 800427c:	38001203 	.word	0x38001203
 8004280:	2000074c 	.word	0x2000074c
 8004284:	20000640 	.word	0x20000640
 8004288:	3c8efa35 	.word	0x3c8efa35
 800428c:	2000063c 	.word	0x2000063c
 8004290:	20000754 	.word	0x20000754
 8004294:	20000738 	.word	0x20000738
 8004298:	3e4ccccd 	.word	0x3e4ccccd
  AngleRollAccel-=ACCELROLLMANUALOFFSET;
 800429c:	4bb4      	ldr	r3, [pc, #720]	; (8004570 <TIM2_IRQHandler+0x1198>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	49b4      	ldr	r1, [pc, #720]	; (8004574 <TIM2_IRQHandler+0x119c>)
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7fc fc44 	bl	8000b30 <__aeabi_fsub>
 80042a8:	4603      	mov	r3, r0
 80042aa:	461a      	mov	r2, r3
 80042ac:	4bb0      	ldr	r3, [pc, #704]	; (8004570 <TIM2_IRQHandler+0x1198>)
 80042ae:	601a      	str	r2, [r3, #0]

  AnglePitch=0.998*AnglePitchGyro + 0.002*AnglePitchAccel;
 80042b0:	4bb1      	ldr	r3, [pc, #708]	; (8004578 <TIM2_IRQHandler+0x11a0>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7fc f8b7 	bl	8000428 <__aeabi_f2d>
 80042ba:	a3a5      	add	r3, pc, #660	; (adr r3, 8004550 <TIM2_IRQHandler+0x1178>)
 80042bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c0:	f7fc f90a 	bl	80004d8 <__aeabi_dmul>
 80042c4:	4603      	mov	r3, r0
 80042c6:	460c      	mov	r4, r1
 80042c8:	4625      	mov	r5, r4
 80042ca:	461c      	mov	r4, r3
 80042cc:	4bab      	ldr	r3, [pc, #684]	; (800457c <TIM2_IRQHandler+0x11a4>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fc f8a9 	bl	8000428 <__aeabi_f2d>
 80042d6:	a3a0      	add	r3, pc, #640	; (adr r3, 8004558 <TIM2_IRQHandler+0x1180>)
 80042d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042dc:	f7fc f8fc 	bl	80004d8 <__aeabi_dmul>
 80042e0:	4602      	mov	r2, r0
 80042e2:	460b      	mov	r3, r1
 80042e4:	4620      	mov	r0, r4
 80042e6:	4629      	mov	r1, r5
 80042e8:	f7fb ff40 	bl	800016c <__adddf3>
 80042ec:	4603      	mov	r3, r0
 80042ee:	460c      	mov	r4, r1
 80042f0:	4618      	mov	r0, r3
 80042f2:	4621      	mov	r1, r4
 80042f4:	f7fc fbc8 	bl	8000a88 <__aeabi_d2f>
 80042f8:	4602      	mov	r2, r0
 80042fa:	4ba1      	ldr	r3, [pc, #644]	; (8004580 <TIM2_IRQHandler+0x11a8>)
 80042fc:	601a      	str	r2, [r3, #0]
  AngleRoll=0.998*AngleRollGyro + 0.002*AngleRollAccel;
 80042fe:	4ba1      	ldr	r3, [pc, #644]	; (8004584 <TIM2_IRQHandler+0x11ac>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4618      	mov	r0, r3
 8004304:	f7fc f890 	bl	8000428 <__aeabi_f2d>
 8004308:	a391      	add	r3, pc, #580	; (adr r3, 8004550 <TIM2_IRQHandler+0x1178>)
 800430a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430e:	f7fc f8e3 	bl	80004d8 <__aeabi_dmul>
 8004312:	4603      	mov	r3, r0
 8004314:	460c      	mov	r4, r1
 8004316:	4625      	mov	r5, r4
 8004318:	461c      	mov	r4, r3
 800431a:	4b95      	ldr	r3, [pc, #596]	; (8004570 <TIM2_IRQHandler+0x1198>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4618      	mov	r0, r3
 8004320:	f7fc f882 	bl	8000428 <__aeabi_f2d>
 8004324:	a38c      	add	r3, pc, #560	; (adr r3, 8004558 <TIM2_IRQHandler+0x1180>)
 8004326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432a:	f7fc f8d5 	bl	80004d8 <__aeabi_dmul>
 800432e:	4602      	mov	r2, r0
 8004330:	460b      	mov	r3, r1
 8004332:	4620      	mov	r0, r4
 8004334:	4629      	mov	r1, r5
 8004336:	f7fb ff19 	bl	800016c <__adddf3>
 800433a:	4603      	mov	r3, r0
 800433c:	460c      	mov	r4, r1
 800433e:	4618      	mov	r0, r3
 8004340:	4621      	mov	r1, r4
 8004342:	f7fc fba1 	bl	8000a88 <__aeabi_d2f>
 8004346:	4602      	mov	r2, r0
 8004348:	4b8f      	ldr	r3, [pc, #572]	; (8004588 <TIM2_IRQHandler+0x11b0>)
 800434a:	601a      	str	r2, [r3, #0]


  //PID input Filtered
  PitchGyroPIDin =  (PitchGyroPIDin * 0.7) + (AnglePitch * 0.3);
 800434c:	4b8f      	ldr	r3, [pc, #572]	; (800458c <TIM2_IRQHandler+0x11b4>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4618      	mov	r0, r3
 8004352:	f7fc f869 	bl	8000428 <__aeabi_f2d>
 8004356:	a382      	add	r3, pc, #520	; (adr r3, 8004560 <TIM2_IRQHandler+0x1188>)
 8004358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435c:	f7fc f8bc 	bl	80004d8 <__aeabi_dmul>
 8004360:	4603      	mov	r3, r0
 8004362:	460c      	mov	r4, r1
 8004364:	4625      	mov	r5, r4
 8004366:	461c      	mov	r4, r3
 8004368:	4b85      	ldr	r3, [pc, #532]	; (8004580 <TIM2_IRQHandler+0x11a8>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4618      	mov	r0, r3
 800436e:	f7fc f85b 	bl	8000428 <__aeabi_f2d>
 8004372:	a37d      	add	r3, pc, #500	; (adr r3, 8004568 <TIM2_IRQHandler+0x1190>)
 8004374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004378:	f7fc f8ae 	bl	80004d8 <__aeabi_dmul>
 800437c:	4602      	mov	r2, r0
 800437e:	460b      	mov	r3, r1
 8004380:	4620      	mov	r0, r4
 8004382:	4629      	mov	r1, r5
 8004384:	f7fb fef2 	bl	800016c <__adddf3>
 8004388:	4603      	mov	r3, r0
 800438a:	460c      	mov	r4, r1
 800438c:	4618      	mov	r0, r3
 800438e:	4621      	mov	r1, r4
 8004390:	f7fc fb7a 	bl	8000a88 <__aeabi_d2f>
 8004394:	4602      	mov	r2, r0
 8004396:	4b7d      	ldr	r3, [pc, #500]	; (800458c <TIM2_IRQHandler+0x11b4>)
 8004398:	601a      	str	r2, [r3, #0]
  RollGyroPIDin = (RollGyroPIDin * 0.7) + (AngleRoll * 0.3);
 800439a:	4b7d      	ldr	r3, [pc, #500]	; (8004590 <TIM2_IRQHandler+0x11b8>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7fc f842 	bl	8000428 <__aeabi_f2d>
 80043a4:	a36e      	add	r3, pc, #440	; (adr r3, 8004560 <TIM2_IRQHandler+0x1188>)
 80043a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043aa:	f7fc f895 	bl	80004d8 <__aeabi_dmul>
 80043ae:	4603      	mov	r3, r0
 80043b0:	460c      	mov	r4, r1
 80043b2:	4625      	mov	r5, r4
 80043b4:	461c      	mov	r4, r3
 80043b6:	4b74      	ldr	r3, [pc, #464]	; (8004588 <TIM2_IRQHandler+0x11b0>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7fc f834 	bl	8000428 <__aeabi_f2d>
 80043c0:	a369      	add	r3, pc, #420	; (adr r3, 8004568 <TIM2_IRQHandler+0x1190>)
 80043c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c6:	f7fc f887 	bl	80004d8 <__aeabi_dmul>
 80043ca:	4602      	mov	r2, r0
 80043cc:	460b      	mov	r3, r1
 80043ce:	4620      	mov	r0, r4
 80043d0:	4629      	mov	r1, r5
 80043d2:	f7fb fecb 	bl	800016c <__adddf3>
 80043d6:	4603      	mov	r3, r0
 80043d8:	460c      	mov	r4, r1
 80043da:	4618      	mov	r0, r3
 80043dc:	4621      	mov	r1, r4
 80043de:	f7fc fb53 	bl	8000a88 <__aeabi_d2f>
 80043e2:	4602      	mov	r2, r0
 80043e4:	4b6a      	ldr	r3, [pc, #424]	; (8004590 <TIM2_IRQHandler+0x11b8>)
 80043e6:	601a      	str	r2, [r3, #0]
  YawGyroPIDin = (YawGyroPIDin * 0.7) + (GyroZcal * GYROFACTORANGLEDEG * 0.3);
 80043e8:	4b6a      	ldr	r3, [pc, #424]	; (8004594 <TIM2_IRQHandler+0x11bc>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7fc f81b 	bl	8000428 <__aeabi_f2d>
 80043f2:	a35b      	add	r3, pc, #364	; (adr r3, 8004560 <TIM2_IRQHandler+0x1188>)
 80043f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f8:	f7fc f86e 	bl	80004d8 <__aeabi_dmul>
 80043fc:	4603      	mov	r3, r0
 80043fe:	460c      	mov	r4, r1
 8004400:	4625      	mov	r5, r4
 8004402:	461c      	mov	r4, r3
 8004404:	4b64      	ldr	r3, [pc, #400]	; (8004598 <TIM2_IRQHandler+0x11c0>)
 8004406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800440a:	4618      	mov	r0, r3
 800440c:	f7fc fc46 	bl	8000c9c <__aeabi_i2f>
 8004410:	4603      	mov	r3, r0
 8004412:	4962      	ldr	r1, [pc, #392]	; (800459c <TIM2_IRQHandler+0x11c4>)
 8004414:	4618      	mov	r0, r3
 8004416:	f7fc fc95 	bl	8000d44 <__aeabi_fmul>
 800441a:	4603      	mov	r3, r0
 800441c:	4618      	mov	r0, r3
 800441e:	f7fc f803 	bl	8000428 <__aeabi_f2d>
 8004422:	a351      	add	r3, pc, #324	; (adr r3, 8004568 <TIM2_IRQHandler+0x1190>)
 8004424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004428:	f7fc f856 	bl	80004d8 <__aeabi_dmul>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	4620      	mov	r0, r4
 8004432:	4629      	mov	r1, r5
 8004434:	f7fb fe9a 	bl	800016c <__adddf3>
 8004438:	4603      	mov	r3, r0
 800443a:	460c      	mov	r4, r1
 800443c:	4618      	mov	r0, r3
 800443e:	4621      	mov	r1, r4
 8004440:	f7fc fb22 	bl	8000a88 <__aeabi_d2f>
 8004444:	4602      	mov	r2, r0
 8004446:	4b53      	ldr	r3, [pc, #332]	; (8004594 <TIM2_IRQHandler+0x11bc>)
 8004448:	601a      	str	r2, [r3, #0]
  //-------------------------------------------------------------------

  //SCALE DATA
  //Throttle UP->DOWN 0-100 ->scaling
  ThrottleINscaled=ScaleDataFl(Ljoyupdown,0,100,FlashDataActive.minthrottle,FlashDataActive.maxthrottle);
 800444a:	4b55      	ldr	r3, [pc, #340]	; (80045a0 <TIM2_IRQHandler+0x11c8>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4618      	mov	r0, r3
 8004450:	f7fc fc20 	bl	8000c94 <__aeabi_ui2f>
 8004454:	4b53      	ldr	r3, [pc, #332]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 8004456:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004458:	4b52      	ldr	r3, [pc, #328]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 800445a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	4613      	mov	r3, r2
 8004460:	4a51      	ldr	r2, [pc, #324]	; (80045a8 <TIM2_IRQHandler+0x11d0>)
 8004462:	f04f 0100 	mov.w	r1, #0
 8004466:	f000 fc15 	bl	8004c94 <ScaleDataFl>
 800446a:	4602      	mov	r2, r0
 800446c:	4b4f      	ldr	r3, [pc, #316]	; (80045ac <TIM2_IRQHandler+0x11d4>)
 800446e:	601a      	str	r2, [r3, #0]

  //Pitch UP->DOWN 0-100 ->scaling
  PitchINscaled=ScaleDataFl(Djoyupdown,0,100,-FlashDataActive.maxpitchdegree,FlashDataActive.maxpitchdegree);
 8004470:	4b4f      	ldr	r3, [pc, #316]	; (80045b0 <TIM2_IRQHandler+0x11d8>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4618      	mov	r0, r3
 8004476:	f7fc fc0d 	bl	8000c94 <__aeabi_ui2f>
 800447a:	4b4a      	ldr	r3, [pc, #296]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 800447c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447e:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8004482:	4b48      	ldr	r3, [pc, #288]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 8004484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	4613      	mov	r3, r2
 800448a:	4a47      	ldr	r2, [pc, #284]	; (80045a8 <TIM2_IRQHandler+0x11d0>)
 800448c:	f04f 0100 	mov.w	r1, #0
 8004490:	f000 fc00 	bl	8004c94 <ScaleDataFl>
 8004494:	4602      	mov	r2, r0
 8004496:	4b47      	ldr	r3, [pc, #284]	; (80045b4 <TIM2_IRQHandler+0x11dc>)
 8004498:	601a      	str	r2, [r3, #0]
  //Invert
  PitchINscaled*=(-1);
 800449a:	4b46      	ldr	r3, [pc, #280]	; (80045b4 <TIM2_IRQHandler+0x11dc>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80044a2:	4a44      	ldr	r2, [pc, #272]	; (80045b4 <TIM2_IRQHandler+0x11dc>)
 80044a4:	6013      	str	r3, [r2, #0]

  //Roll LEFT->RIGHT 0 -> 100 -> scaling
  RollINscaled=ScaleDataFl(Djoyleftright,0,100,-FlashDataActive.maxrolldegree,FlashDataActive.maxrolldegree);
 80044a6:	4b44      	ldr	r3, [pc, #272]	; (80045b8 <TIM2_IRQHandler+0x11e0>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fc fbf2 	bl	8000c94 <__aeabi_ui2f>
 80044b0:	4b3c      	ldr	r3, [pc, #240]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 80044b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b4:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 80044b8:	4b3a      	ldr	r3, [pc, #232]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 80044ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	4613      	mov	r3, r2
 80044c0:	4a39      	ldr	r2, [pc, #228]	; (80045a8 <TIM2_IRQHandler+0x11d0>)
 80044c2:	f04f 0100 	mov.w	r1, #0
 80044c6:	f000 fbe5 	bl	8004c94 <ScaleDataFl>
 80044ca:	4602      	mov	r2, r0
 80044cc:	4b3b      	ldr	r3, [pc, #236]	; (80045bc <TIM2_IRQHandler+0x11e4>)
 80044ce:	601a      	str	r2, [r3, #0]

  //Roll LEFT->RIGHT 0 -> 100 ->scaling
  YawINscaled=ScaleDataFl(Ljoyleftright,0,100,-FlashDataActive.maxyawdegree,FlashDataActive.maxyawdegree);
 80044d0:	4b3b      	ldr	r3, [pc, #236]	; (80045c0 <TIM2_IRQHandler+0x11e8>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7fc fbdd 	bl	8000c94 <__aeabi_ui2f>
 80044da:	4b32      	ldr	r3, [pc, #200]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 80044dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044de:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 80044e2:	4b30      	ldr	r3, [pc, #192]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 80044e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044e6:	9300      	str	r3, [sp, #0]
 80044e8:	4613      	mov	r3, r2
 80044ea:	4a2f      	ldr	r2, [pc, #188]	; (80045a8 <TIM2_IRQHandler+0x11d0>)
 80044ec:	f04f 0100 	mov.w	r1, #0
 80044f0:	f000 fbd0 	bl	8004c94 <ScaleDataFl>
 80044f4:	4602      	mov	r2, r0
 80044f6:	4b33      	ldr	r3, [pc, #204]	; (80045c4 <TIM2_IRQHandler+0x11ec>)
 80044f8:	601a      	str	r2, [r3, #0]

  //MOTOR CONTROL

  //PID
  pid_output_pitch = pid(PitchINscaled, PitchGyroPIDin, FlashDataActive.pid_p_gain_pitch, FlashDataActive.pid_i_gain_pitch, FlashDataActive.pid_d_gain_pitch, &pitch_integral, &pitch_diffErrHist, FlashDataActive.pid_i_max_pitch, FlashDataActive.pid_max_pitch);
 80044fa:	4b2e      	ldr	r3, [pc, #184]	; (80045b4 <TIM2_IRQHandler+0x11dc>)
 80044fc:	681d      	ldr	r5, [r3, #0]
 80044fe:	4b23      	ldr	r3, [pc, #140]	; (800458c <TIM2_IRQHandler+0x11b4>)
 8004500:	681e      	ldr	r6, [r3, #0]
 8004502:	4b28      	ldr	r3, [pc, #160]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 8004504:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8004508:	4b26      	ldr	r3, [pc, #152]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 800450a:	f8d3 9008 	ldr.w	r9, [r3, #8]
 800450e:	4b25      	ldr	r3, [pc, #148]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 8004510:	68dc      	ldr	r4, [r3, #12]
 8004512:	4b24      	ldr	r3, [pc, #144]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 8004514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004516:	4618      	mov	r0, r3
 8004518:	f7fc fbc0 	bl	8000c9c <__aeabi_i2f>
 800451c:	4682      	mov	sl, r0
 800451e:	4b21      	ldr	r3, [pc, #132]	; (80045a4 <TIM2_IRQHandler+0x11cc>)
 8004520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004522:	4618      	mov	r0, r3
 8004524:	f7fc fbba 	bl	8000c9c <__aeabi_i2f>
 8004528:	4603      	mov	r3, r0
 800452a:	9304      	str	r3, [sp, #16]
 800452c:	f8cd a00c 	str.w	sl, [sp, #12]
 8004530:	4b25      	ldr	r3, [pc, #148]	; (80045c8 <TIM2_IRQHandler+0x11f0>)
 8004532:	9302      	str	r3, [sp, #8]
 8004534:	4b25      	ldr	r3, [pc, #148]	; (80045cc <TIM2_IRQHandler+0x11f4>)
 8004536:	9301      	str	r3, [sp, #4]
 8004538:	9400      	str	r4, [sp, #0]
 800453a:	464b      	mov	r3, r9
 800453c:	4642      	mov	r2, r8
 800453e:	4631      	mov	r1, r6
 8004540:	4628      	mov	r0, r5
 8004542:	f000 fbdd 	bl	8004d00 <pid>
 8004546:	4602      	mov	r2, r0
 8004548:	4b21      	ldr	r3, [pc, #132]	; (80045d0 <TIM2_IRQHandler+0x11f8>)
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	e042      	b.n	80045d4 <TIM2_IRQHandler+0x11fc>
 800454e:	bf00      	nop
 8004550:	b22d0e56 	.word	0xb22d0e56
 8004554:	3fefef9d 	.word	0x3fefef9d
 8004558:	d2f1a9fc 	.word	0xd2f1a9fc
 800455c:	3f60624d 	.word	0x3f60624d
 8004560:	66666666 	.word	0x66666666
 8004564:	3fe66666 	.word	0x3fe66666
 8004568:	33333333 	.word	0x33333333
 800456c:	3fd33333 	.word	0x3fd33333
 8004570:	20000738 	.word	0x20000738
 8004574:	400ccccd 	.word	0x400ccccd
 8004578:	2000074c 	.word	0x2000074c
 800457c:	20000754 	.word	0x20000754
 8004580:	2000073c 	.word	0x2000073c
 8004584:	20000640 	.word	0x20000640
 8004588:	200007dc 	.word	0x200007dc
 800458c:	2000023c 	.word	0x2000023c
 8004590:	20000240 	.word	0x20000240
 8004594:	20000244 	.word	0x20000244
 8004598:	200004c8 	.word	0x200004c8
 800459c:	3c7a232d 	.word	0x3c7a232d
 80045a0:	20000514 	.word	0x20000514
 80045a4:	20000524 	.word	0x20000524
 80045a8:	42c80000 	.word	0x42c80000
 80045ac:	2000022c 	.word	0x2000022c
 80045b0:	20000624 	.word	0x20000624
 80045b4:	20000230 	.word	0x20000230
 80045b8:	20000278 	.word	0x20000278
 80045bc:	20000234 	.word	0x20000234
 80045c0:	20000484 	.word	0x20000484
 80045c4:	20000238 	.word	0x20000238
 80045c8:	20000258 	.word	0x20000258
 80045cc:	20000254 	.word	0x20000254
 80045d0:	20000248 	.word	0x20000248
  pid_output_roll = pid(RollINscaled, RollGyroPIDin, FlashDataActive.pid_p_gain_roll, FlashDataActive.pid_i_gain_roll, FlashDataActive.pid_d_gain_roll,&roll_integral,&roll_diffErrHist,FlashDataActive.pid_i_max_roll, FlashDataActive.pid_max_roll );
 80045d4:	4b98      	ldr	r3, [pc, #608]	; (8004838 <TIM2_IRQHandler+0x1460>)
 80045d6:	681d      	ldr	r5, [r3, #0]
 80045d8:	4b98      	ldr	r3, [pc, #608]	; (800483c <TIM2_IRQHandler+0x1464>)
 80045da:	681e      	ldr	r6, [r3, #0]
 80045dc:	4b98      	ldr	r3, [pc, #608]	; (8004840 <TIM2_IRQHandler+0x1468>)
 80045de:	f8d3 8010 	ldr.w	r8, [r3, #16]
 80045e2:	4b97      	ldr	r3, [pc, #604]	; (8004840 <TIM2_IRQHandler+0x1468>)
 80045e4:	f8d3 9014 	ldr.w	r9, [r3, #20]
 80045e8:	4b95      	ldr	r3, [pc, #596]	; (8004840 <TIM2_IRQHandler+0x1468>)
 80045ea:	699c      	ldr	r4, [r3, #24]
 80045ec:	4b94      	ldr	r3, [pc, #592]	; (8004840 <TIM2_IRQHandler+0x1468>)
 80045ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f0:	4618      	mov	r0, r3
 80045f2:	f7fc fb53 	bl	8000c9c <__aeabi_i2f>
 80045f6:	4682      	mov	sl, r0
 80045f8:	4b91      	ldr	r3, [pc, #580]	; (8004840 <TIM2_IRQHandler+0x1468>)
 80045fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7fc fb4d 	bl	8000c9c <__aeabi_i2f>
 8004602:	4603      	mov	r3, r0
 8004604:	9304      	str	r3, [sp, #16]
 8004606:	f8cd a00c 	str.w	sl, [sp, #12]
 800460a:	4b8e      	ldr	r3, [pc, #568]	; (8004844 <TIM2_IRQHandler+0x146c>)
 800460c:	9302      	str	r3, [sp, #8]
 800460e:	4b8e      	ldr	r3, [pc, #568]	; (8004848 <TIM2_IRQHandler+0x1470>)
 8004610:	9301      	str	r3, [sp, #4]
 8004612:	9400      	str	r4, [sp, #0]
 8004614:	464b      	mov	r3, r9
 8004616:	4642      	mov	r2, r8
 8004618:	4631      	mov	r1, r6
 800461a:	4628      	mov	r0, r5
 800461c:	f000 fb70 	bl	8004d00 <pid>
 8004620:	4602      	mov	r2, r0
 8004622:	4b8a      	ldr	r3, [pc, #552]	; (800484c <TIM2_IRQHandler+0x1474>)
 8004624:	601a      	str	r2, [r3, #0]
  pid_output_yaw = pid(YawINscaled, YawGyroPIDin, FlashDataActive.pid_p_gain_yaw, FlashDataActive.pid_i_gain_yaw, FlashDataActive.pid_d_gain_yaw, &yaw_integral,&yaw_diffErrHist,FlashDataActive.pid_i_max_roll, FlashDataActive.pid_max_yaw );
 8004626:	4b8a      	ldr	r3, [pc, #552]	; (8004850 <TIM2_IRQHandler+0x1478>)
 8004628:	681d      	ldr	r5, [r3, #0]
 800462a:	4b8a      	ldr	r3, [pc, #552]	; (8004854 <TIM2_IRQHandler+0x147c>)
 800462c:	681e      	ldr	r6, [r3, #0]
 800462e:	4b84      	ldr	r3, [pc, #528]	; (8004840 <TIM2_IRQHandler+0x1468>)
 8004630:	f8d3 801c 	ldr.w	r8, [r3, #28]
 8004634:	4b82      	ldr	r3, [pc, #520]	; (8004840 <TIM2_IRQHandler+0x1468>)
 8004636:	f8d3 9020 	ldr.w	r9, [r3, #32]
 800463a:	4b81      	ldr	r3, [pc, #516]	; (8004840 <TIM2_IRQHandler+0x1468>)
 800463c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800463e:	4b80      	ldr	r3, [pc, #512]	; (8004840 <TIM2_IRQHandler+0x1468>)
 8004640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004642:	4618      	mov	r0, r3
 8004644:	f7fc fb2a 	bl	8000c9c <__aeabi_i2f>
 8004648:	4682      	mov	sl, r0
 800464a:	4b7d      	ldr	r3, [pc, #500]	; (8004840 <TIM2_IRQHandler+0x1468>)
 800464c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800464e:	4618      	mov	r0, r3
 8004650:	f7fc fb24 	bl	8000c9c <__aeabi_i2f>
 8004654:	4603      	mov	r3, r0
 8004656:	9304      	str	r3, [sp, #16]
 8004658:	f8cd a00c 	str.w	sl, [sp, #12]
 800465c:	4b7e      	ldr	r3, [pc, #504]	; (8004858 <TIM2_IRQHandler+0x1480>)
 800465e:	9302      	str	r3, [sp, #8]
 8004660:	4b7e      	ldr	r3, [pc, #504]	; (800485c <TIM2_IRQHandler+0x1484>)
 8004662:	9301      	str	r3, [sp, #4]
 8004664:	9400      	str	r4, [sp, #0]
 8004666:	464b      	mov	r3, r9
 8004668:	4642      	mov	r2, r8
 800466a:	4631      	mov	r1, r6
 800466c:	4628      	mov	r0, r5
 800466e:	f000 fb47 	bl	8004d00 <pid>
 8004672:	4602      	mov	r2, r0
 8004674:	4b7a      	ldr	r3, [pc, #488]	; (8004860 <TIM2_IRQHandler+0x1488>)
 8004676:	601a      	str	r2, [r3, #0]

  //TESTING
  if(ConnectWeakFlag==1)MotorStatus=MOTOROFF;//if connection is lost!
 8004678:	4b7a      	ldr	r3, [pc, #488]	; (8004864 <TIM2_IRQHandler+0x148c>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d102      	bne.n	8004686 <TIM2_IRQHandler+0x12ae>
 8004680:	4b79      	ldr	r3, [pc, #484]	; (8004868 <TIM2_IRQHandler+0x1490>)
 8004682:	2201      	movs	r2, #1
 8004684:	601a      	str	r2, [r3, #0]

  //Motor STATUS (TOGGLE 1)
  //ON toggle 0->1 front start motor ON sequence
  if(togg1hist!=togg1 && togg1==1 && ThrottleINscaled<MOTORSTARTBLOCKTHRESHOLD)MotorStatus=MOTORSTARTING;
 8004686:	4b79      	ldr	r3, [pc, #484]	; (800486c <TIM2_IRQHandler+0x1494>)
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	4b79      	ldr	r3, [pc, #484]	; (8004870 <TIM2_IRQHandler+0x1498>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	429a      	cmp	r2, r3
 8004690:	d00f      	beq.n	80046b2 <TIM2_IRQHandler+0x12da>
 8004692:	4b77      	ldr	r3, [pc, #476]	; (8004870 <TIM2_IRQHandler+0x1498>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2b01      	cmp	r3, #1
 8004698:	d10b      	bne.n	80046b2 <TIM2_IRQHandler+0x12da>
 800469a:	4b76      	ldr	r3, [pc, #472]	; (8004874 <TIM2_IRQHandler+0x149c>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4976      	ldr	r1, [pc, #472]	; (8004878 <TIM2_IRQHandler+0x14a0>)
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7fc fced 	bl	8001080 <__aeabi_fcmplt>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <TIM2_IRQHandler+0x12da>
 80046ac:	4b6e      	ldr	r3, [pc, #440]	; (8004868 <TIM2_IRQHandler+0x1490>)
 80046ae:	2202      	movs	r2, #2
 80046b0:	601a      	str	r2, [r3, #0]

  //ON toggle 0-> motor always OFF
  if(togg1==0)MotorStatus=MOTOROFF;
 80046b2:	4b6f      	ldr	r3, [pc, #444]	; (8004870 <TIM2_IRQHandler+0x1498>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d102      	bne.n	80046c0 <TIM2_IRQHandler+0x12e8>
 80046ba:	4b6b      	ldr	r3, [pc, #428]	; (8004868 <TIM2_IRQHandler+0x1490>)
 80046bc:	2201      	movs	r2, #1
 80046be:	601a      	str	r2, [r3, #0]

  //GYROCALIB-----------------------------------------------------------------------------------------
  if(togg2hist==0 && togg2==1 && GyroCalibStatus==0 && MotorStatus==MOTOROFF) //button 2 pressed Motor OFF Calib not in progress
 80046c0:	4b6e      	ldr	r3, [pc, #440]	; (800487c <TIM2_IRQHandler+0x14a4>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d11a      	bne.n	80046fe <TIM2_IRQHandler+0x1326>
 80046c8:	4b6d      	ldr	r3, [pc, #436]	; (8004880 <TIM2_IRQHandler+0x14a8>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d116      	bne.n	80046fe <TIM2_IRQHandler+0x1326>
 80046d0:	4b6c      	ldr	r3, [pc, #432]	; (8004884 <TIM2_IRQHandler+0x14ac>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d112      	bne.n	80046fe <TIM2_IRQHandler+0x1326>
 80046d8:	4b63      	ldr	r3, [pc, #396]	; (8004868 <TIM2_IRQHandler+0x1490>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d10e      	bne.n	80046fe <TIM2_IRQHandler+0x1326>
  {
	  GyroCalibStatus=1;
 80046e0:	4b68      	ldr	r3, [pc, #416]	; (8004884 <TIM2_IRQHandler+0x14ac>)
 80046e2:	2201      	movs	r2, #1
 80046e4:	601a      	str	r2, [r3, #0]
	  SUMGyroX=0;
 80046e6:	4b68      	ldr	r3, [pc, #416]	; (8004888 <TIM2_IRQHandler+0x14b0>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	601a      	str	r2, [r3, #0]
	  SUMGyroY=0;
 80046ec:	4b67      	ldr	r3, [pc, #412]	; (800488c <TIM2_IRQHandler+0x14b4>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	601a      	str	r2, [r3, #0]
	  SUMGyroZ=0;
 80046f2:	4b67      	ldr	r3, [pc, #412]	; (8004890 <TIM2_IRQHandler+0x14b8>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
	  Gyrocalibcount=0;
 80046f8:	4b66      	ldr	r3, [pc, #408]	; (8004894 <TIM2_IRQHandler+0x14bc>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	601a      	str	r2, [r3, #0]
  }

  //Write and Erase Flash operation timeout to prevent multiple calls in sequence
  if(FlashWriteTimeoutCount>0)FlashWriteTimeoutCount--;
 80046fe:	4b66      	ldr	r3, [pc, #408]	; (8004898 <TIM2_IRQHandler+0x14c0>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d004      	beq.n	8004710 <TIM2_IRQHandler+0x1338>
 8004706:	4b64      	ldr	r3, [pc, #400]	; (8004898 <TIM2_IRQHandler+0x14c0>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	3b01      	subs	r3, #1
 800470c:	4a62      	ldr	r2, [pc, #392]	; (8004898 <TIM2_IRQHandler+0x14c0>)
 800470e:	6013      	str	r3, [r2, #0]
  if(FlashEraseTimeoutCount>0)FlashEraseTimeoutCount--;
 8004710:	4b62      	ldr	r3, [pc, #392]	; (800489c <TIM2_IRQHandler+0x14c4>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d004      	beq.n	8004722 <TIM2_IRQHandler+0x134a>
 8004718:	4b60      	ldr	r3, [pc, #384]	; (800489c <TIM2_IRQHandler+0x14c4>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	3b01      	subs	r3, #1
 800471e:	4a5f      	ldr	r2, [pc, #380]	; (800489c <TIM2_IRQHandler+0x14c4>)
 8004720:	6013      	str	r3, [r2, #0]

  //Write active parameters in flash
  if(FlashWriteFlag && MotorStatus==MOTOROFF && FlashWriteTimeoutCount==0)
 8004722:	4b5f      	ldr	r3, [pc, #380]	; (80048a0 <TIM2_IRQHandler+0x14c8>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d017      	beq.n	800475a <TIM2_IRQHandler+0x1382>
 800472a:	4b4f      	ldr	r3, [pc, #316]	; (8004868 <TIM2_IRQHandler+0x1490>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2b01      	cmp	r3, #1
 8004730:	d113      	bne.n	800475a <TIM2_IRQHandler+0x1382>
 8004732:	4b59      	ldr	r3, [pc, #356]	; (8004898 <TIM2_IRQHandler+0x14c0>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10f      	bne.n	800475a <TIM2_IRQHandler+0x1382>
  {
	  WriteFlashData(FLASHCONSTADDR, &FlashDataActive);
 800473a:	4941      	ldr	r1, [pc, #260]	; (8004840 <TIM2_IRQHandler+0x1468>)
 800473c:	4859      	ldr	r0, [pc, #356]	; (80048a4 <TIM2_IRQHandler+0x14cc>)
 800473e:	f7fd fdd5 	bl	80022ec <WriteFlashData>
	  ReadFlashData(FLASHCONSTADDR, &FlashDataFlash);//Read back values to Flash structure
 8004742:	4959      	ldr	r1, [pc, #356]	; (80048a8 <TIM2_IRQHandler+0x14d0>)
 8004744:	4857      	ldr	r0, [pc, #348]	; (80048a4 <TIM2_IRQHandler+0x14cc>)
 8004746:	f7fd ff81 	bl	800264c <ReadFlashData>
	  FlashWriteFlag=0;//reset
 800474a:	4b55      	ldr	r3, [pc, #340]	; (80048a0 <TIM2_IRQHandler+0x14c8>)
 800474c:	2200      	movs	r2, #0
 800474e:	601a      	str	r2, [r3, #0]
	  watch1++;
 8004750:	4b56      	ldr	r3, [pc, #344]	; (80048ac <TIM2_IRQHandler+0x14d4>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	3301      	adds	r3, #1
 8004756:	4a55      	ldr	r2, [pc, #340]	; (80048ac <TIM2_IRQHandler+0x14d4>)
 8004758:	6013      	str	r3, [r2, #0]
  }

  //Erase Flash Data
  if(FlashEraseFlag && MotorStatus==MOTOROFF && FlashEraseTimeoutCount==0)
 800475a:	4b55      	ldr	r3, [pc, #340]	; (80048b0 <TIM2_IRQHandler+0x14d8>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d012      	beq.n	8004788 <TIM2_IRQHandler+0x13b0>
 8004762:	4b41      	ldr	r3, [pc, #260]	; (8004868 <TIM2_IRQHandler+0x1490>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	2b01      	cmp	r3, #1
 8004768:	d10e      	bne.n	8004788 <TIM2_IRQHandler+0x13b0>
 800476a:	4b4c      	ldr	r3, [pc, #304]	; (800489c <TIM2_IRQHandler+0x14c4>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10a      	bne.n	8004788 <TIM2_IRQHandler+0x13b0>
  {
	  EraseFlashData(FLASHCONSTADDR);
 8004772:	484c      	ldr	r0, [pc, #304]	; (80048a4 <TIM2_IRQHandler+0x14cc>)
 8004774:	f7fd ff44 	bl	8002600 <EraseFlashData>
	  FlashEraseFlag=0;//reset
 8004778:	4b4d      	ldr	r3, [pc, #308]	; (80048b0 <TIM2_IRQHandler+0x14d8>)
 800477a:	2200      	movs	r2, #0
 800477c:	601a      	str	r2, [r3, #0]
	  watch2++;
 800477e:	4b4d      	ldr	r3, [pc, #308]	; (80048b4 <TIM2_IRQHandler+0x14dc>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	3301      	adds	r3, #1
 8004784:	4a4b      	ldr	r2, [pc, #300]	; (80048b4 <TIM2_IRQHandler+0x14dc>)
 8004786:	6013      	str	r3, [r2, #0]
  }

  if(GyroCalibStatus==1)
 8004788:	4b3e      	ldr	r3, [pc, #248]	; (8004884 <TIM2_IRQHandler+0x14ac>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2b01      	cmp	r3, #1
 800478e:	f040 80a5 	bne.w	80048dc <TIM2_IRQHandler+0x1504>
  {
	  SUMGyroX+=mpu6050DataStr.Gyroscope_X;
 8004792:	4b49      	ldr	r3, [pc, #292]	; (80048b8 <TIM2_IRQHandler+0x14e0>)
 8004794:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004798:	461a      	mov	r2, r3
 800479a:	4b3b      	ldr	r3, [pc, #236]	; (8004888 <TIM2_IRQHandler+0x14b0>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4413      	add	r3, r2
 80047a0:	4a39      	ldr	r2, [pc, #228]	; (8004888 <TIM2_IRQHandler+0x14b0>)
 80047a2:	6013      	str	r3, [r2, #0]
	  SUMGyroY+=mpu6050DataStr.Gyroscope_Y;
 80047a4:	4b44      	ldr	r3, [pc, #272]	; (80048b8 <TIM2_IRQHandler+0x14e0>)
 80047a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80047aa:	461a      	mov	r2, r3
 80047ac:	4b37      	ldr	r3, [pc, #220]	; (800488c <TIM2_IRQHandler+0x14b4>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4413      	add	r3, r2
 80047b2:	4a36      	ldr	r2, [pc, #216]	; (800488c <TIM2_IRQHandler+0x14b4>)
 80047b4:	6013      	str	r3, [r2, #0]
	  SUMGyroZ+=mpu6050DataStr.Gyroscope_Z;
 80047b6:	4b40      	ldr	r3, [pc, #256]	; (80048b8 <TIM2_IRQHandler+0x14e0>)
 80047b8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80047bc:	461a      	mov	r2, r3
 80047be:	4b34      	ldr	r3, [pc, #208]	; (8004890 <TIM2_IRQHandler+0x14b8>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4413      	add	r3, r2
 80047c4:	4a32      	ldr	r2, [pc, #200]	; (8004890 <TIM2_IRQHandler+0x14b8>)
 80047c6:	6013      	str	r3, [r2, #0]
	  Gyrocalibcount++;
 80047c8:	4b32      	ldr	r3, [pc, #200]	; (8004894 <TIM2_IRQHandler+0x14bc>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	3301      	adds	r3, #1
 80047ce:	4a31      	ldr	r2, [pc, #196]	; (8004894 <TIM2_IRQHandler+0x14bc>)
 80047d0:	6013      	str	r3, [r2, #0]

	  if(Gyrocalibcount==GYROCALIBVALUES)
 80047d2:	4b30      	ldr	r3, [pc, #192]	; (8004894 <TIM2_IRQHandler+0x14bc>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047da:	d17f      	bne.n	80048dc <TIM2_IRQHandler+0x1504>
	  {

		  GyroXOff=SUMGyroX/GYROCALIBVALUES;
 80047dc:	4b2a      	ldr	r3, [pc, #168]	; (8004888 <TIM2_IRQHandler+0x14b0>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a36      	ldr	r2, [pc, #216]	; (80048bc <TIM2_IRQHandler+0x14e4>)
 80047e2:	fb82 1203 	smull	r1, r2, r2, r3
 80047e6:	1192      	asrs	r2, r2, #6
 80047e8:	17db      	asrs	r3, r3, #31
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	b21a      	sxth	r2, r3
 80047ee:	4b34      	ldr	r3, [pc, #208]	; (80048c0 <TIM2_IRQHandler+0x14e8>)
 80047f0:	801a      	strh	r2, [r3, #0]
		  GyroYOff=SUMGyroY/GYROCALIBVALUES;
 80047f2:	4b26      	ldr	r3, [pc, #152]	; (800488c <TIM2_IRQHandler+0x14b4>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a31      	ldr	r2, [pc, #196]	; (80048bc <TIM2_IRQHandler+0x14e4>)
 80047f8:	fb82 1203 	smull	r1, r2, r2, r3
 80047fc:	1192      	asrs	r2, r2, #6
 80047fe:	17db      	asrs	r3, r3, #31
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	b21a      	sxth	r2, r3
 8004804:	4b2f      	ldr	r3, [pc, #188]	; (80048c4 <TIM2_IRQHandler+0x14ec>)
 8004806:	801a      	strh	r2, [r3, #0]
		  GyroZOff=SUMGyroZ/GYROCALIBVALUES;
 8004808:	4b21      	ldr	r3, [pc, #132]	; (8004890 <TIM2_IRQHandler+0x14b8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a2b      	ldr	r2, [pc, #172]	; (80048bc <TIM2_IRQHandler+0x14e4>)
 800480e:	fb82 1203 	smull	r1, r2, r2, r3
 8004812:	1192      	asrs	r2, r2, #6
 8004814:	17db      	asrs	r3, r3, #31
 8004816:	1ad3      	subs	r3, r2, r3
 8004818:	b21a      	sxth	r2, r3
 800481a:	4b2b      	ldr	r3, [pc, #172]	; (80048c8 <TIM2_IRQHandler+0x14f0>)
 800481c:	801a      	strh	r2, [r3, #0]

		  //startup angles Accel to Gyro transfer
		  AnglePitchGyro=AnglePitchAccel;
 800481e:	4b2b      	ldr	r3, [pc, #172]	; (80048cc <TIM2_IRQHandler+0x14f4>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a2b      	ldr	r2, [pc, #172]	; (80048d0 <TIM2_IRQHandler+0x14f8>)
 8004824:	6013      	str	r3, [r2, #0]
		  AngleRollGyro=AngleRollAccel;
 8004826:	4b2b      	ldr	r3, [pc, #172]	; (80048d4 <TIM2_IRQHandler+0x14fc>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a2b      	ldr	r2, [pc, #172]	; (80048d8 <TIM2_IRQHandler+0x1500>)
 800482c:	6013      	str	r3, [r2, #0]

		  GyroCalibStatus=0;
 800482e:	4b15      	ldr	r3, [pc, #84]	; (8004884 <TIM2_IRQHandler+0x14ac>)
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]
 8004834:	e052      	b.n	80048dc <TIM2_IRQHandler+0x1504>
 8004836:	bf00      	nop
 8004838:	20000234 	.word	0x20000234
 800483c:	20000240 	.word	0x20000240
 8004840:	20000524 	.word	0x20000524
 8004844:	20000260 	.word	0x20000260
 8004848:	2000025c 	.word	0x2000025c
 800484c:	2000024c 	.word	0x2000024c
 8004850:	20000238 	.word	0x20000238
 8004854:	20000244 	.word	0x20000244
 8004858:	20000268 	.word	0x20000268
 800485c:	20000264 	.word	0x20000264
 8004860:	20000250 	.word	0x20000250
 8004864:	20000768 	.word	0x20000768
 8004868:	2000020c 	.word	0x2000020c
 800486c:	200007e8 	.word	0x200007e8
 8004870:	200004cc 	.word	0x200004cc
 8004874:	2000022c 	.word	0x2000022c
 8004878:	43480000 	.word	0x43480000
 800487c:	2000075c 	.word	0x2000075c
 8004880:	2000062c 	.word	0x2000062c
 8004884:	20000210 	.word	0x20000210
 8004888:	20000630 	.word	0x20000630
 800488c:	200004d0 	.word	0x200004d0
 8004890:	20000430 	.word	0x20000430
 8004894:	20000228 	.word	0x20000228
 8004898:	200007e0 	.word	0x200007e0
 800489c:	20000650 	.word	0x20000650
 80048a0:	200007d4 	.word	0x200007d4
 80048a4:	0800fc00 	.word	0x0800fc00
 80048a8:	200005cc 	.word	0x200005cc
 80048ac:	200003c0 	.word	0x200003c0
 80048b0:	20000648 	.word	0x20000648
 80048b4:	200003ac 	.word	0x200003ac
 80048b8:	200005bc 	.word	0x200005bc
 80048bc:	10624dd3 	.word	0x10624dd3
 80048c0:	20000354 	.word	0x20000354
 80048c4:	2000042c 	.word	0x2000042c
 80048c8:	2000027e 	.word	0x2000027e
 80048cc:	20000754 	.word	0x20000754
 80048d0:	2000074c 	.word	0x2000074c
 80048d4:	20000738 	.word	0x20000738
 80048d8:	20000640 	.word	0x20000640
	  }
  }//--------------------------------------------------------------------------------------------------

  if(MotorStatus==MOTORSTARTING)
 80048dc:	4b99      	ldr	r3, [pc, #612]	; (8004b44 <TIM2_IRQHandler+0x176c>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d10e      	bne.n	8004902 <TIM2_IRQHandler+0x152a>
  {
	  //startup angles Accel to Gyro transfer
	  AnglePitchGyro=AnglePitchAccel;
 80048e4:	4b98      	ldr	r3, [pc, #608]	; (8004b48 <TIM2_IRQHandler+0x1770>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a98      	ldr	r2, [pc, #608]	; (8004b4c <TIM2_IRQHandler+0x1774>)
 80048ea:	6013      	str	r3, [r2, #0]
	  AngleRollGyro=AngleRollAccel;
 80048ec:	4b98      	ldr	r3, [pc, #608]	; (8004b50 <TIM2_IRQHandler+0x1778>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a98      	ldr	r2, [pc, #608]	; (8004b54 <TIM2_IRQHandler+0x177c>)
 80048f2:	6013      	str	r3, [r2, #0]

	  if(GyroCalibStatus==0)//only if calib is finished allow transition
 80048f4:	4b98      	ldr	r3, [pc, #608]	; (8004b58 <TIM2_IRQHandler+0x1780>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d102      	bne.n	8004902 <TIM2_IRQHandler+0x152a>
	  MotorStatus=MOTORRUNNING;
 80048fc:	4b91      	ldr	r3, [pc, #580]	; (8004b44 <TIM2_IRQHandler+0x176c>)
 80048fe:	2203      	movs	r2, #3
 8004900:	601a      	str	r2, [r3, #0]

  //MOT 1 FRONT LEFT  CW
  //MOT 2 FRONT RIGHT CCW
  //MOT 3 BACK  RIGHT CW
  //MOT 4 BACK  LEFT  CCW
  switch(MotorStatus)
 8004902:	4b90      	ldr	r3, [pc, #576]	; (8004b44 <TIM2_IRQHandler+0x176c>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2b03      	cmp	r3, #3
 8004908:	f040 8163 	bne.w	8004bd2 <TIM2_IRQHandler+0x17fa>
  {
  	  case MOTORRUNNING:
  	  	  	  {
  	  	  		  PWM_Mot1=1000 + ThrottleINscaled  - pid_output_pitch - pid_output_roll + pid_output_yaw;
 800490c:	4b93      	ldr	r3, [pc, #588]	; (8004b5c <TIM2_IRQHandler+0x1784>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4993      	ldr	r1, [pc, #588]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 8004912:	4618      	mov	r0, r3
 8004914:	f7fc f90e 	bl	8000b34 <__addsf3>
 8004918:	4603      	mov	r3, r0
 800491a:	461a      	mov	r2, r3
 800491c:	4b91      	ldr	r3, [pc, #580]	; (8004b64 <TIM2_IRQHandler+0x178c>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4619      	mov	r1, r3
 8004922:	4610      	mov	r0, r2
 8004924:	f7fc f904 	bl	8000b30 <__aeabi_fsub>
 8004928:	4603      	mov	r3, r0
 800492a:	461a      	mov	r2, r3
 800492c:	4b8e      	ldr	r3, [pc, #568]	; (8004b68 <TIM2_IRQHandler+0x1790>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4619      	mov	r1, r3
 8004932:	4610      	mov	r0, r2
 8004934:	f7fc f8fc 	bl	8000b30 <__aeabi_fsub>
 8004938:	4603      	mov	r3, r0
 800493a:	461a      	mov	r2, r3
 800493c:	4b8b      	ldr	r3, [pc, #556]	; (8004b6c <TIM2_IRQHandler+0x1794>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4619      	mov	r1, r3
 8004942:	4610      	mov	r0, r2
 8004944:	f7fc f8f6 	bl	8000b34 <__addsf3>
 8004948:	4603      	mov	r3, r0
 800494a:	4618      	mov	r0, r3
 800494c:	f7fc fbc0 	bl	80010d0 <__aeabi_f2uiz>
 8004950:	4602      	mov	r2, r0
 8004952:	4b87      	ldr	r3, [pc, #540]	; (8004b70 <TIM2_IRQHandler+0x1798>)
 8004954:	601a      	str	r2, [r3, #0]
  	  		  	  PWM_Mot2=1000 + ThrottleINscaled  - pid_output_pitch + pid_output_roll - pid_output_yaw;
 8004956:	4b81      	ldr	r3, [pc, #516]	; (8004b5c <TIM2_IRQHandler+0x1784>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4981      	ldr	r1, [pc, #516]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 800495c:	4618      	mov	r0, r3
 800495e:	f7fc f8e9 	bl	8000b34 <__addsf3>
 8004962:	4603      	mov	r3, r0
 8004964:	461a      	mov	r2, r3
 8004966:	4b7f      	ldr	r3, [pc, #508]	; (8004b64 <TIM2_IRQHandler+0x178c>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4619      	mov	r1, r3
 800496c:	4610      	mov	r0, r2
 800496e:	f7fc f8df 	bl	8000b30 <__aeabi_fsub>
 8004972:	4603      	mov	r3, r0
 8004974:	461a      	mov	r2, r3
 8004976:	4b7c      	ldr	r3, [pc, #496]	; (8004b68 <TIM2_IRQHandler+0x1790>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4619      	mov	r1, r3
 800497c:	4610      	mov	r0, r2
 800497e:	f7fc f8d9 	bl	8000b34 <__addsf3>
 8004982:	4603      	mov	r3, r0
 8004984:	461a      	mov	r2, r3
 8004986:	4b79      	ldr	r3, [pc, #484]	; (8004b6c <TIM2_IRQHandler+0x1794>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4619      	mov	r1, r3
 800498c:	4610      	mov	r0, r2
 800498e:	f7fc f8cf 	bl	8000b30 <__aeabi_fsub>
 8004992:	4603      	mov	r3, r0
 8004994:	4618      	mov	r0, r3
 8004996:	f7fc fb9b 	bl	80010d0 <__aeabi_f2uiz>
 800499a:	4602      	mov	r2, r0
 800499c:	4b75      	ldr	r3, [pc, #468]	; (8004b74 <TIM2_IRQHandler+0x179c>)
 800499e:	601a      	str	r2, [r3, #0]
  	  		  	  PWM_Mot3=1000 + ThrottleINscaled  + pid_output_pitch + pid_output_roll + pid_output_yaw;
 80049a0:	4b6e      	ldr	r3, [pc, #440]	; (8004b5c <TIM2_IRQHandler+0x1784>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	496e      	ldr	r1, [pc, #440]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 80049a6:	4618      	mov	r0, r3
 80049a8:	f7fc f8c4 	bl	8000b34 <__addsf3>
 80049ac:	4603      	mov	r3, r0
 80049ae:	461a      	mov	r2, r3
 80049b0:	4b6c      	ldr	r3, [pc, #432]	; (8004b64 <TIM2_IRQHandler+0x178c>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4619      	mov	r1, r3
 80049b6:	4610      	mov	r0, r2
 80049b8:	f7fc f8bc 	bl	8000b34 <__addsf3>
 80049bc:	4603      	mov	r3, r0
 80049be:	461a      	mov	r2, r3
 80049c0:	4b69      	ldr	r3, [pc, #420]	; (8004b68 <TIM2_IRQHandler+0x1790>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4619      	mov	r1, r3
 80049c6:	4610      	mov	r0, r2
 80049c8:	f7fc f8b4 	bl	8000b34 <__addsf3>
 80049cc:	4603      	mov	r3, r0
 80049ce:	461a      	mov	r2, r3
 80049d0:	4b66      	ldr	r3, [pc, #408]	; (8004b6c <TIM2_IRQHandler+0x1794>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4619      	mov	r1, r3
 80049d6:	4610      	mov	r0, r2
 80049d8:	f7fc f8ac 	bl	8000b34 <__addsf3>
 80049dc:	4603      	mov	r3, r0
 80049de:	4618      	mov	r0, r3
 80049e0:	f7fc fb76 	bl	80010d0 <__aeabi_f2uiz>
 80049e4:	4602      	mov	r2, r0
 80049e6:	4b64      	ldr	r3, [pc, #400]	; (8004b78 <TIM2_IRQHandler+0x17a0>)
 80049e8:	601a      	str	r2, [r3, #0]
  	  		  	  PWM_Mot4=1000 + ThrottleINscaled  + pid_output_pitch - pid_output_roll - pid_output_yaw;
 80049ea:	4b5c      	ldr	r3, [pc, #368]	; (8004b5c <TIM2_IRQHandler+0x1784>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	495c      	ldr	r1, [pc, #368]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 80049f0:	4618      	mov	r0, r3
 80049f2:	f7fc f89f 	bl	8000b34 <__addsf3>
 80049f6:	4603      	mov	r3, r0
 80049f8:	461a      	mov	r2, r3
 80049fa:	4b5a      	ldr	r3, [pc, #360]	; (8004b64 <TIM2_IRQHandler+0x178c>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4619      	mov	r1, r3
 8004a00:	4610      	mov	r0, r2
 8004a02:	f7fc f897 	bl	8000b34 <__addsf3>
 8004a06:	4603      	mov	r3, r0
 8004a08:	461a      	mov	r2, r3
 8004a0a:	4b57      	ldr	r3, [pc, #348]	; (8004b68 <TIM2_IRQHandler+0x1790>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4619      	mov	r1, r3
 8004a10:	4610      	mov	r0, r2
 8004a12:	f7fc f88d 	bl	8000b30 <__aeabi_fsub>
 8004a16:	4603      	mov	r3, r0
 8004a18:	461a      	mov	r2, r3
 8004a1a:	4b54      	ldr	r3, [pc, #336]	; (8004b6c <TIM2_IRQHandler+0x1794>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4619      	mov	r1, r3
 8004a20:	4610      	mov	r0, r2
 8004a22:	f7fc f885 	bl	8000b30 <__aeabi_fsub>
 8004a26:	4603      	mov	r3, r0
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f7fc fb51 	bl	80010d0 <__aeabi_f2uiz>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	4b52      	ldr	r3, [pc, #328]	; (8004b7c <TIM2_IRQHandler+0x17a4>)
 8004a32:	601a      	str	r2, [r3, #0]

  	  		  	  //MIN OBRATI
  	  		  	  if(PWM_Mot1 < (1000+ FlashDataActive.minthrottle))PWM_Mot1=(1000+ FlashDataActive.minthrottle);
 8004a34:	4b4e      	ldr	r3, [pc, #312]	; (8004b70 <TIM2_IRQHandler+0x1798>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f7fc f92b 	bl	8000c94 <__aeabi_ui2f>
 8004a3e:	4604      	mov	r4, r0
 8004a40:	4b4f      	ldr	r3, [pc, #316]	; (8004b80 <TIM2_IRQHandler+0x17a8>)
 8004a42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a44:	4946      	ldr	r1, [pc, #280]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7fc f874 	bl	8000b34 <__addsf3>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	4619      	mov	r1, r3
 8004a50:	4620      	mov	r0, r4
 8004a52:	f7fc fb15 	bl	8001080 <__aeabi_fcmplt>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00c      	beq.n	8004a76 <TIM2_IRQHandler+0x169e>
 8004a5c:	4b48      	ldr	r3, [pc, #288]	; (8004b80 <TIM2_IRQHandler+0x17a8>)
 8004a5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a60:	493f      	ldr	r1, [pc, #252]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7fc f866 	bl	8000b34 <__addsf3>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fc fb30 	bl	80010d0 <__aeabi_f2uiz>
 8004a70:	4602      	mov	r2, r0
 8004a72:	4b3f      	ldr	r3, [pc, #252]	; (8004b70 <TIM2_IRQHandler+0x1798>)
 8004a74:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot2 < (1000+ FlashDataActive.minthrottle))PWM_Mot2=(1000+ FlashDataActive.minthrottle);
 8004a76:	4b3f      	ldr	r3, [pc, #252]	; (8004b74 <TIM2_IRQHandler+0x179c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fc f90a 	bl	8000c94 <__aeabi_ui2f>
 8004a80:	4604      	mov	r4, r0
 8004a82:	4b3f      	ldr	r3, [pc, #252]	; (8004b80 <TIM2_IRQHandler+0x17a8>)
 8004a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a86:	4936      	ldr	r1, [pc, #216]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7fc f853 	bl	8000b34 <__addsf3>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	4619      	mov	r1, r3
 8004a92:	4620      	mov	r0, r4
 8004a94:	f7fc faf4 	bl	8001080 <__aeabi_fcmplt>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00c      	beq.n	8004ab8 <TIM2_IRQHandler+0x16e0>
 8004a9e:	4b38      	ldr	r3, [pc, #224]	; (8004b80 <TIM2_IRQHandler+0x17a8>)
 8004aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aa2:	492f      	ldr	r1, [pc, #188]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fc f845 	bl	8000b34 <__addsf3>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	4618      	mov	r0, r3
 8004aae:	f7fc fb0f 	bl	80010d0 <__aeabi_f2uiz>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	4b2f      	ldr	r3, [pc, #188]	; (8004b74 <TIM2_IRQHandler+0x179c>)
 8004ab6:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot3 < (1000+ FlashDataActive.minthrottle))PWM_Mot3=(1000+ FlashDataActive.minthrottle);
 8004ab8:	4b2f      	ldr	r3, [pc, #188]	; (8004b78 <TIM2_IRQHandler+0x17a0>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4618      	mov	r0, r3
 8004abe:	f7fc f8e9 	bl	8000c94 <__aeabi_ui2f>
 8004ac2:	4604      	mov	r4, r0
 8004ac4:	4b2e      	ldr	r3, [pc, #184]	; (8004b80 <TIM2_IRQHandler+0x17a8>)
 8004ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ac8:	4925      	ldr	r1, [pc, #148]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 8004aca:	4618      	mov	r0, r3
 8004acc:	f7fc f832 	bl	8000b34 <__addsf3>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	4619      	mov	r1, r3
 8004ad4:	4620      	mov	r0, r4
 8004ad6:	f7fc fad3 	bl	8001080 <__aeabi_fcmplt>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d00c      	beq.n	8004afa <TIM2_IRQHandler+0x1722>
 8004ae0:	4b27      	ldr	r3, [pc, #156]	; (8004b80 <TIM2_IRQHandler+0x17a8>)
 8004ae2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ae4:	491e      	ldr	r1, [pc, #120]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f7fc f824 	bl	8000b34 <__addsf3>
 8004aec:	4603      	mov	r3, r0
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7fc faee 	bl	80010d0 <__aeabi_f2uiz>
 8004af4:	4602      	mov	r2, r0
 8004af6:	4b20      	ldr	r3, [pc, #128]	; (8004b78 <TIM2_IRQHandler+0x17a0>)
 8004af8:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot4 < (1000+ FlashDataActive.minthrottle))PWM_Mot4=(1000+ FlashDataActive.minthrottle);
 8004afa:	4b20      	ldr	r3, [pc, #128]	; (8004b7c <TIM2_IRQHandler+0x17a4>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7fc f8c8 	bl	8000c94 <__aeabi_ui2f>
 8004b04:	4604      	mov	r4, r0
 8004b06:	4b1e      	ldr	r3, [pc, #120]	; (8004b80 <TIM2_IRQHandler+0x17a8>)
 8004b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0a:	4915      	ldr	r1, [pc, #84]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f7fc f811 	bl	8000b34 <__addsf3>
 8004b12:	4603      	mov	r3, r0
 8004b14:	4619      	mov	r1, r3
 8004b16:	4620      	mov	r0, r4
 8004b18:	f7fc fab2 	bl	8001080 <__aeabi_fcmplt>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00c      	beq.n	8004b3c <TIM2_IRQHandler+0x1764>
 8004b22:	4b17      	ldr	r3, [pc, #92]	; (8004b80 <TIM2_IRQHandler+0x17a8>)
 8004b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b26:	490e      	ldr	r1, [pc, #56]	; (8004b60 <TIM2_IRQHandler+0x1788>)
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f7fc f803 	bl	8000b34 <__addsf3>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	4618      	mov	r0, r3
 8004b32:	f7fc facd 	bl	80010d0 <__aeabi_f2uiz>
 8004b36:	4602      	mov	r2, r0
 8004b38:	4b10      	ldr	r3, [pc, #64]	; (8004b7c <TIM2_IRQHandler+0x17a4>)
 8004b3a:	601a      	str	r2, [r3, #0]

			  	  //MAX OBRATI
	  	  		  if(PWM_Mot1 > 1950)PWM_Mot1=1950;
 8004b3c:	4b0c      	ldr	r3, [pc, #48]	; (8004b70 <TIM2_IRQHandler+0x1798>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	e020      	b.n	8004b84 <TIM2_IRQHandler+0x17ac>
 8004b42:	bf00      	nop
 8004b44:	2000020c 	.word	0x2000020c
 8004b48:	20000754 	.word	0x20000754
 8004b4c:	2000074c 	.word	0x2000074c
 8004b50:	20000738 	.word	0x20000738
 8004b54:	20000640 	.word	0x20000640
 8004b58:	20000210 	.word	0x20000210
 8004b5c:	2000022c 	.word	0x2000022c
 8004b60:	447a0000 	.word	0x447a0000
 8004b64:	20000248 	.word	0x20000248
 8004b68:	2000024c 	.word	0x2000024c
 8004b6c:	20000250 	.word	0x20000250
 8004b70:	20000764 	.word	0x20000764
 8004b74:	2000064c 	.word	0x2000064c
 8004b78:	20000644 	.word	0x20000644
 8004b7c:	20000740 	.word	0x20000740
 8004b80:	20000524 	.word	0x20000524
 8004b84:	f240 729e 	movw	r2, #1950	; 0x79e
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d903      	bls.n	8004b94 <TIM2_IRQHandler+0x17bc>
 8004b8c:	4b35      	ldr	r3, [pc, #212]	; (8004c64 <TIM2_IRQHandler+0x188c>)
 8004b8e:	f240 729e 	movw	r2, #1950	; 0x79e
 8004b92:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot2 > 1950)PWM_Mot2=1950;
 8004b94:	4b34      	ldr	r3, [pc, #208]	; (8004c68 <TIM2_IRQHandler+0x1890>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f240 729e 	movw	r2, #1950	; 0x79e
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d903      	bls.n	8004ba8 <TIM2_IRQHandler+0x17d0>
 8004ba0:	4b31      	ldr	r3, [pc, #196]	; (8004c68 <TIM2_IRQHandler+0x1890>)
 8004ba2:	f240 729e 	movw	r2, #1950	; 0x79e
 8004ba6:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot3 > 1950)PWM_Mot3=1950;
 8004ba8:	4b30      	ldr	r3, [pc, #192]	; (8004c6c <TIM2_IRQHandler+0x1894>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f240 729e 	movw	r2, #1950	; 0x79e
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d903      	bls.n	8004bbc <TIM2_IRQHandler+0x17e4>
 8004bb4:	4b2d      	ldr	r3, [pc, #180]	; (8004c6c <TIM2_IRQHandler+0x1894>)
 8004bb6:	f240 729e 	movw	r2, #1950	; 0x79e
 8004bba:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot4 > 1950)PWM_Mot4=1950;
 8004bbc:	4b2c      	ldr	r3, [pc, #176]	; (8004c70 <TIM2_IRQHandler+0x1898>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f240 729e 	movw	r2, #1950	; 0x79e
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d92d      	bls.n	8004c24 <TIM2_IRQHandler+0x184c>
 8004bc8:	4b29      	ldr	r3, [pc, #164]	; (8004c70 <TIM2_IRQHandler+0x1898>)
 8004bca:	f240 729e 	movw	r2, #1950	; 0x79e
 8004bce:	601a      	str	r2, [r3, #0]

  	  	  	  }break;
 8004bd0:	e028      	b.n	8004c24 <TIM2_IRQHandler+0x184c>

  	  default:
  	  	  	  {
  	  	  		  PWM_Mot1=900;
 8004bd2:	4b24      	ldr	r3, [pc, #144]	; (8004c64 <TIM2_IRQHandler+0x188c>)
 8004bd4:	f44f 7261 	mov.w	r2, #900	; 0x384
 8004bd8:	601a      	str	r2, [r3, #0]
  		  	  	  PWM_Mot2=900;
 8004bda:	4b23      	ldr	r3, [pc, #140]	; (8004c68 <TIM2_IRQHandler+0x1890>)
 8004bdc:	f44f 7261 	mov.w	r2, #900	; 0x384
 8004be0:	601a      	str	r2, [r3, #0]
  		  	  	  PWM_Mot3=900;
 8004be2:	4b22      	ldr	r3, [pc, #136]	; (8004c6c <TIM2_IRQHandler+0x1894>)
 8004be4:	f44f 7261 	mov.w	r2, #900	; 0x384
 8004be8:	601a      	str	r2, [r3, #0]
  		  	  	  PWM_Mot4=900;
 8004bea:	4b21      	ldr	r3, [pc, #132]	; (8004c70 <TIM2_IRQHandler+0x1898>)
 8004bec:	f44f 7261 	mov.w	r2, #900	; 0x384
 8004bf0:	601a      	str	r2, [r3, #0]

  		  	  	  //Reset PID
  		  	  	  pitch_integral=0;
 8004bf2:	4b20      	ldr	r3, [pc, #128]	; (8004c74 <TIM2_IRQHandler+0x189c>)
 8004bf4:	f04f 0200 	mov.w	r2, #0
 8004bf8:	601a      	str	r2, [r3, #0]
  		  	  	  pitch_diffErrHist=0;
 8004bfa:	4b1f      	ldr	r3, [pc, #124]	; (8004c78 <TIM2_IRQHandler+0x18a0>)
 8004bfc:	f04f 0200 	mov.w	r2, #0
 8004c00:	601a      	str	r2, [r3, #0]
  		  	  	  roll_integral=0;
 8004c02:	4b1e      	ldr	r3, [pc, #120]	; (8004c7c <TIM2_IRQHandler+0x18a4>)
 8004c04:	f04f 0200 	mov.w	r2, #0
 8004c08:	601a      	str	r2, [r3, #0]
  		  	  	  roll_diffErrHist=0;
 8004c0a:	4b1d      	ldr	r3, [pc, #116]	; (8004c80 <TIM2_IRQHandler+0x18a8>)
 8004c0c:	f04f 0200 	mov.w	r2, #0
 8004c10:	601a      	str	r2, [r3, #0]
  		  	  	  yaw_integral=0;
 8004c12:	4b1c      	ldr	r3, [pc, #112]	; (8004c84 <TIM2_IRQHandler+0x18ac>)
 8004c14:	f04f 0200 	mov.w	r2, #0
 8004c18:	601a      	str	r2, [r3, #0]
  		  	  	  yaw_diffErrHist=0;
 8004c1a:	4b1b      	ldr	r3, [pc, #108]	; (8004c88 <TIM2_IRQHandler+0x18b0>)
 8004c1c:	f04f 0200 	mov.w	r2, #0
 8004c20:	601a      	str	r2, [r3, #0]

  	  	  	  }break;
 8004c22:	e000      	b.n	8004c26 <TIM2_IRQHandler+0x184e>
  	  	  	  }break;
 8004c24:	bf00      	nop
  }

  //SET PWM CHANNELS-----------------------------------------------------
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_Mot1);
 8004c26:	4b19      	ldr	r3, [pc, #100]	; (8004c8c <TIM2_IRQHandler+0x18b4>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a0e      	ldr	r2, [pc, #56]	; (8004c64 <TIM2_IRQHandler+0x188c>)
 8004c2c:	6812      	ldr	r2, [r2, #0]
 8004c2e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_Mot2);
 8004c30:	4b16      	ldr	r3, [pc, #88]	; (8004c8c <TIM2_IRQHandler+0x18b4>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a0c      	ldr	r2, [pc, #48]	; (8004c68 <TIM2_IRQHandler+0x1890>)
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_Mot3);
 8004c3a:	4b14      	ldr	r3, [pc, #80]	; (8004c8c <TIM2_IRQHandler+0x18b4>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a0b      	ldr	r2, [pc, #44]	; (8004c6c <TIM2_IRQHandler+0x1894>)
 8004c40:	6812      	ldr	r2, [r2, #0]
 8004c42:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PWM_Mot4);
 8004c44:	4b11      	ldr	r3, [pc, #68]	; (8004c8c <TIM2_IRQHandler+0x18b4>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a09      	ldr	r2, [pc, #36]	; (8004c70 <TIM2_IRQHandler+0x1898>)
 8004c4a:	6812      	ldr	r2, [r2, #0]
 8004c4c:	641a      	str	r2, [r3, #64]	; 0x40

  HAL_GPIO_WritePin(TEST1_PIN_GPIO_Port,TEST1_PIN_Pin,GPIO_PIN_RESET);
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c54:	480e      	ldr	r0, [pc, #56]	; (8004c90 <TIM2_IRQHandler+0x18b8>)
 8004c56:	f001 faeb 	bl	8006230 <HAL_GPIO_WritePin>

  /* USER CODE END TIM2_IRQn 1 */
}
 8004c5a:	bf00      	nop
 8004c5c:	3704      	adds	r7, #4
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c64:	20000764 	.word	0x20000764
 8004c68:	2000064c 	.word	0x2000064c
 8004c6c:	20000644 	.word	0x20000644
 8004c70:	20000740 	.word	0x20000740
 8004c74:	20000254 	.word	0x20000254
 8004c78:	20000258 	.word	0x20000258
 8004c7c:	2000025c 	.word	0x2000025c
 8004c80:	20000260 	.word	0x20000260
 8004c84:	20000264 	.word	0x20000264
 8004c88:	20000268 	.word	0x20000268
 8004c8c:	200004d4 	.word	0x200004d4
 8004c90:	40010c00 	.word	0x40010c00

08004c94 <ScaleDataFl>:

/* USER CODE BEGIN 1 */
float ScaleDataFl(float in_value,float in_min,float in_max, float out_min, float out_max)
{
 8004c94:	b590      	push	{r4, r7, lr}
 8004c96:	b087      	sub	sp, #28
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
 8004ca0:	603b      	str	r3, [r7, #0]
	float factor;
	float out;

	factor=(out_max-out_min)/(in_max-in_min);
 8004ca2:	6839      	ldr	r1, [r7, #0]
 8004ca4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ca6:	f7fb ff43 	bl	8000b30 <__aeabi_fsub>
 8004caa:	4603      	mov	r3, r0
 8004cac:	461c      	mov	r4, r3
 8004cae:	68b9      	ldr	r1, [r7, #8]
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f7fb ff3d 	bl	8000b30 <__aeabi_fsub>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	4619      	mov	r1, r3
 8004cba:	4620      	mov	r0, r4
 8004cbc:	f7fc f8f6 	bl	8000eac <__aeabi_fdiv>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	613b      	str	r3, [r7, #16]
	out=(in_value-in_min)*factor+out_min;
 8004cc4:	68b9      	ldr	r1, [r7, #8]
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f7fb ff32 	bl	8000b30 <__aeabi_fsub>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	6939      	ldr	r1, [r7, #16]
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7fc f837 	bl	8000d44 <__aeabi_fmul>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	4619      	mov	r1, r3
 8004cda:	6838      	ldr	r0, [r7, #0]
 8004cdc:	f7fb ff2a 	bl	8000b34 <__addsf3>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	617b      	str	r3, [r7, #20]
	if(out<out_min)out=out_min;
 8004ce4:	6839      	ldr	r1, [r7, #0]
 8004ce6:	6978      	ldr	r0, [r7, #20]
 8004ce8:	f7fc f9ca 	bl	8001080 <__aeabi_fcmplt>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <ScaleDataFl+0x62>
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	617b      	str	r3, [r7, #20]

	return out;
 8004cf6:	697b      	ldr	r3, [r7, #20]

}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	371c      	adds	r7, #28
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd90      	pop	{r4, r7, pc}

08004d00 <pid>:

float pid(float pid_reference, float pid_input, float pid_p, float pid_i, float pid_d, float *integral, float *diffErrHist, float PIDimax, float PIDmax)
{
 8004d00:	b590      	push	{r4, r7, lr}
 8004d02:	b087      	sub	sp, #28
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
 8004d0c:	603b      	str	r3, [r7, #0]
	float out;
	float pid_error_temp;

	//Erro calculation
	pid_error_temp = pid_input - pid_reference;
 8004d0e:	68f9      	ldr	r1, [r7, #12]
 8004d10:	68b8      	ldr	r0, [r7, #8]
 8004d12:	f7fb ff0d 	bl	8000b30 <__aeabi_fsub>
 8004d16:	4603      	mov	r3, r0
 8004d18:	613b      	str	r3, [r7, #16]

	//Integral part + saturation
	*integral += pid_i * pid_error_temp;
 8004d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1c:	681c      	ldr	r4, [r3, #0]
 8004d1e:	6939      	ldr	r1, [r7, #16]
 8004d20:	6838      	ldr	r0, [r7, #0]
 8004d22:	f7fc f80f 	bl	8000d44 <__aeabi_fmul>
 8004d26:	4603      	mov	r3, r0
 8004d28:	4619      	mov	r1, r3
 8004d2a:	4620      	mov	r0, r4
 8004d2c:	f7fb ff02 	bl	8000b34 <__addsf3>
 8004d30:	4603      	mov	r3, r0
 8004d32:	461a      	mov	r2, r3
 8004d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d36:	601a      	str	r2, [r3, #0]
	if(*integral > PIDimax)*integral = PIDimax;
 8004d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004d40:	f7fc f99e 	bl	8001080 <__aeabi_fcmplt>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d003      	beq.n	8004d52 <pid+0x52>
 8004d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d4e:	601a      	str	r2, [r3, #0]
 8004d50:	e010      	b.n	8004d74 <pid+0x74>
	else if(*integral < PIDimax * -1)*integral = PIDimax * -1;
 8004d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d58:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004d5c:	4619      	mov	r1, r3
 8004d5e:	4610      	mov	r0, r2
 8004d60:	f7fc f98e 	bl	8001080 <__aeabi_fcmplt>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d004      	beq.n	8004d74 <pid+0x74>
 8004d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d6c:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8004d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d72:	601a      	str	r2, [r3, #0]

	out = pid_p * pid_error_temp + *integral + pid_d * (pid_error_temp - *diffErrHist);
 8004d74:	6939      	ldr	r1, [r7, #16]
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7fb ffe4 	bl	8000d44 <__aeabi_fmul>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	461a      	mov	r2, r3
 8004d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4619      	mov	r1, r3
 8004d86:	4610      	mov	r0, r2
 8004d88:	f7fb fed4 	bl	8000b34 <__addsf3>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	461c      	mov	r4, r3
 8004d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4619      	mov	r1, r3
 8004d96:	6938      	ldr	r0, [r7, #16]
 8004d98:	f7fb feca 	bl	8000b30 <__aeabi_fsub>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004da0:	4618      	mov	r0, r3
 8004da2:	f7fb ffcf 	bl	8000d44 <__aeabi_fmul>
 8004da6:	4603      	mov	r3, r0
 8004da8:	4619      	mov	r1, r3
 8004daa:	4620      	mov	r0, r4
 8004dac:	f7fb fec2 	bl	8000b34 <__addsf3>
 8004db0:	4603      	mov	r3, r0
 8004db2:	617b      	str	r3, [r7, #20]

	if(out > PIDmax)out = PIDmax;
 8004db4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004db6:	6978      	ldr	r0, [r7, #20]
 8004db8:	f7fc f980 	bl	80010bc <__aeabi_fcmpgt>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d002      	beq.n	8004dc8 <pid+0xc8>
 8004dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc4:	617b      	str	r3, [r7, #20]
 8004dc6:	e00d      	b.n	8004de4 <pid+0xe4>
	else if(out < PIDmax * -1)out = PIDmax * -1;
 8004dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dca:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004dce:	4619      	mov	r1, r3
 8004dd0:	6978      	ldr	r0, [r7, #20]
 8004dd2:	f7fc f955 	bl	8001080 <__aeabi_fcmplt>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d003      	beq.n	8004de4 <pid+0xe4>
 8004ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dde:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004de2:	617b      	str	r3, [r7, #20]

	//save Error for next cylce D calculation
	*diffErrHist = pid_error_temp;
 8004de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	601a      	str	r2, [r3, #0]


	return out;
 8004dea:	697b      	ldr	r3, [r7, #20]
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	371c      	adds	r7, #28
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd90      	pop	{r4, r7, pc}

08004df4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004dfc:	4b11      	ldr	r3, [pc, #68]	; (8004e44 <_sbrk+0x50>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d102      	bne.n	8004e0a <_sbrk+0x16>
		heap_end = &end;
 8004e04:	4b0f      	ldr	r3, [pc, #60]	; (8004e44 <_sbrk+0x50>)
 8004e06:	4a10      	ldr	r2, [pc, #64]	; (8004e48 <_sbrk+0x54>)
 8004e08:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004e0a:	4b0e      	ldr	r3, [pc, #56]	; (8004e44 <_sbrk+0x50>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004e10:	4b0c      	ldr	r3, [pc, #48]	; (8004e44 <_sbrk+0x50>)
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4413      	add	r3, r2
 8004e18:	466a      	mov	r2, sp
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d907      	bls.n	8004e2e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004e1e:	f003 ff8d 	bl	8008d3c <__errno>
 8004e22:	4602      	mov	r2, r0
 8004e24:	230c      	movs	r3, #12
 8004e26:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004e28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e2c:	e006      	b.n	8004e3c <_sbrk+0x48>
	}

	heap_end += incr;
 8004e2e:	4b05      	ldr	r3, [pc, #20]	; (8004e44 <_sbrk+0x50>)
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4413      	add	r3, r2
 8004e36:	4a03      	ldr	r2, [pc, #12]	; (8004e44 <_sbrk+0x50>)
 8004e38:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3710      	adds	r7, #16
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	2000026c 	.word	0x2000026c
 8004e48:	20000818 	.word	0x20000818

08004e4c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004e50:	4b15      	ldr	r3, [pc, #84]	; (8004ea8 <SystemInit+0x5c>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a14      	ldr	r2, [pc, #80]	; (8004ea8 <SystemInit+0x5c>)
 8004e56:	f043 0301 	orr.w	r3, r3, #1
 8004e5a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8004e5c:	4b12      	ldr	r3, [pc, #72]	; (8004ea8 <SystemInit+0x5c>)
 8004e5e:	685a      	ldr	r2, [r3, #4]
 8004e60:	4911      	ldr	r1, [pc, #68]	; (8004ea8 <SystemInit+0x5c>)
 8004e62:	4b12      	ldr	r3, [pc, #72]	; (8004eac <SystemInit+0x60>)
 8004e64:	4013      	ands	r3, r2
 8004e66:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004e68:	4b0f      	ldr	r3, [pc, #60]	; (8004ea8 <SystemInit+0x5c>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a0e      	ldr	r2, [pc, #56]	; (8004ea8 <SystemInit+0x5c>)
 8004e6e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004e72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e76:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004e78:	4b0b      	ldr	r3, [pc, #44]	; (8004ea8 <SystemInit+0x5c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ea8 <SystemInit+0x5c>)
 8004e7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e82:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004e84:	4b08      	ldr	r3, [pc, #32]	; (8004ea8 <SystemInit+0x5c>)
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	4a07      	ldr	r2, [pc, #28]	; (8004ea8 <SystemInit+0x5c>)
 8004e8a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004e8e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8004e90:	4b05      	ldr	r3, [pc, #20]	; (8004ea8 <SystemInit+0x5c>)
 8004e92:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004e96:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004e98:	4b05      	ldr	r3, [pc, #20]	; (8004eb0 <SystemInit+0x64>)
 8004e9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e9e:	609a      	str	r2, [r3, #8]
#endif 
}
 8004ea0:	bf00      	nop
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bc80      	pop	{r7}
 8004ea6:	4770      	bx	lr
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	f8ff0000 	.word	0xf8ff0000
 8004eb0:	e000ed00 	.word	0xe000ed00

08004eb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004eb4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004eb6:	e003      	b.n	8004ec0 <LoopCopyDataInit>

08004eb8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004eb8:	4b0b      	ldr	r3, [pc, #44]	; (8004ee8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004eba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004ebc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004ebe:	3104      	adds	r1, #4

08004ec0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004ec0:	480a      	ldr	r0, [pc, #40]	; (8004eec <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004ec2:	4b0b      	ldr	r3, [pc, #44]	; (8004ef0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004ec4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004ec6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004ec8:	d3f6      	bcc.n	8004eb8 <CopyDataInit>
  ldr r2, =_sbss
 8004eca:	4a0a      	ldr	r2, [pc, #40]	; (8004ef4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004ecc:	e002      	b.n	8004ed4 <LoopFillZerobss>

08004ece <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004ece:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004ed0:	f842 3b04 	str.w	r3, [r2], #4

08004ed4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004ed4:	4b08      	ldr	r3, [pc, #32]	; (8004ef8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004ed6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004ed8:	d3f9      	bcc.n	8004ece <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004eda:	f7ff ffb7 	bl	8004e4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ede:	f003 ff33 	bl	8008d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004ee2:	f7fc fa11 	bl	8001308 <main>
  bx lr
 8004ee6:	4770      	bx	lr
  ldr r3, =_sidata
 8004ee8:	0800cbc0 	.word	0x0800cbc0
  ldr r0, =_sdata
 8004eec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004ef0:	200001e4 	.word	0x200001e4
  ldr r2, =_sbss
 8004ef4:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 8004ef8:	20000814 	.word	0x20000814

08004efc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004efc:	e7fe      	b.n	8004efc <ADC1_2_IRQHandler>
	...

08004f00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f04:	4b08      	ldr	r3, [pc, #32]	; (8004f28 <HAL_Init+0x28>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a07      	ldr	r2, [pc, #28]	; (8004f28 <HAL_Init+0x28>)
 8004f0a:	f043 0310 	orr.w	r3, r3, #16
 8004f0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f10:	2003      	movs	r0, #3
 8004f12:	f000 fdf1 	bl	8005af8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f16:	2002      	movs	r0, #2
 8004f18:	f000 f808 	bl	8004f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f1c:	f7fe f872 	bl	8003004 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	40022000 	.word	0x40022000

08004f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f34:	4b12      	ldr	r3, [pc, #72]	; (8004f80 <HAL_InitTick+0x54>)
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	4b12      	ldr	r3, [pc, #72]	; (8004f84 <HAL_InitTick+0x58>)
 8004f3a:	781b      	ldrb	r3, [r3, #0]
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f000 fe09 	bl	8005b62 <HAL_SYSTICK_Config>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e00e      	b.n	8004f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b0f      	cmp	r3, #15
 8004f5e:	d80a      	bhi.n	8004f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f60:	2200      	movs	r2, #0
 8004f62:	6879      	ldr	r1, [r7, #4]
 8004f64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f68:	f000 fdd1 	bl	8005b0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f6c:	4a06      	ldr	r2, [pc, #24]	; (8004f88 <HAL_InitTick+0x5c>)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
 8004f74:	e000      	b.n	8004f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3708      	adds	r7, #8
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	20000004 	.word	0x20000004
 8004f84:	2000000c 	.word	0x2000000c
 8004f88:	20000008 	.word	0x20000008

08004f8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f90:	4b05      	ldr	r3, [pc, #20]	; (8004fa8 <HAL_IncTick+0x1c>)
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	461a      	mov	r2, r3
 8004f96:	4b05      	ldr	r3, [pc, #20]	; (8004fac <HAL_IncTick+0x20>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4413      	add	r3, r2
 8004f9c:	4a03      	ldr	r2, [pc, #12]	; (8004fac <HAL_IncTick+0x20>)
 8004f9e:	6013      	str	r3, [r2, #0]
}
 8004fa0:	bf00      	nop
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bc80      	pop	{r7}
 8004fa6:	4770      	bx	lr
 8004fa8:	2000000c 	.word	0x2000000c
 8004fac:	200007ec 	.word	0x200007ec

08004fb0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8004fb4:	4b02      	ldr	r3, [pc, #8]	; (8004fc0 <HAL_GetTick+0x10>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bc80      	pop	{r7}
 8004fbe:	4770      	bx	lr
 8004fc0:	200007ec 	.word	0x200007ec

08004fc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fcc:	f7ff fff0 	bl	8004fb0 <HAL_GetTick>
 8004fd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fdc:	d005      	beq.n	8004fea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fde:	4b09      	ldr	r3, [pc, #36]	; (8005004 <HAL_Delay+0x40>)
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004fea:	bf00      	nop
 8004fec:	f7ff ffe0 	bl	8004fb0 <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	68fa      	ldr	r2, [r7, #12]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d8f7      	bhi.n	8004fec <HAL_Delay+0x28>
  {
  }
}
 8004ffc:	bf00      	nop
 8004ffe:	3710      	adds	r7, #16
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	2000000c 	.word	0x2000000c

08005008 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005010:	2300      	movs	r3, #0
 8005012:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8005014:	2300      	movs	r3, #0
 8005016:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800501c:	2300      	movs	r3, #0
 800501e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e0be      	b.n	80051a8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005034:	2b00      	cmp	r3, #0
 8005036:	d109      	bne.n	800504c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f7fe f80e 	bl	8003068 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f000 fbb1 	bl	80057b4 <ADC_ConversionStop_Disable>
 8005052:	4603      	mov	r3, r0
 8005054:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800505a:	f003 0310 	and.w	r3, r3, #16
 800505e:	2b00      	cmp	r3, #0
 8005060:	f040 8099 	bne.w	8005196 <HAL_ADC_Init+0x18e>
 8005064:	7dfb      	ldrb	r3, [r7, #23]
 8005066:	2b00      	cmp	r3, #0
 8005068:	f040 8095 	bne.w	8005196 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005070:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005074:	f023 0302 	bic.w	r3, r3, #2
 8005078:	f043 0202 	orr.w	r2, r3, #2
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005088:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	7b1b      	ldrb	r3, [r3, #12]
 800508e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005090:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	4313      	orrs	r3, r2
 8005096:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050a0:	d003      	beq.n	80050aa <HAL_ADC_Init+0xa2>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d102      	bne.n	80050b0 <HAL_ADC_Init+0xa8>
 80050aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050ae:	e000      	b.n	80050b2 <HAL_ADC_Init+0xaa>
 80050b0:	2300      	movs	r3, #0
 80050b2:	693a      	ldr	r2, [r7, #16]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	7d1b      	ldrb	r3, [r3, #20]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d119      	bne.n	80050f4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	7b1b      	ldrb	r3, [r3, #12]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d109      	bne.n	80050dc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	3b01      	subs	r3, #1
 80050ce:	035a      	lsls	r2, r3, #13
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80050d8:	613b      	str	r3, [r7, #16]
 80050da:	e00b      	b.n	80050f4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e0:	f043 0220 	orr.w	r2, r3, #32
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ec:	f043 0201 	orr.w	r2, r3, #1
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	693a      	ldr	r2, [r7, #16]
 8005104:	430a      	orrs	r2, r1
 8005106:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	689a      	ldr	r2, [r3, #8]
 800510e:	4b28      	ldr	r3, [pc, #160]	; (80051b0 <HAL_ADC_Init+0x1a8>)
 8005110:	4013      	ands	r3, r2
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	6812      	ldr	r2, [r2, #0]
 8005116:	68b9      	ldr	r1, [r7, #8]
 8005118:	430b      	orrs	r3, r1
 800511a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005124:	d003      	beq.n	800512e <HAL_ADC_Init+0x126>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d104      	bne.n	8005138 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	3b01      	subs	r3, #1
 8005134:	051b      	lsls	r3, r3, #20
 8005136:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800513e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	430a      	orrs	r2, r1
 800514a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689a      	ldr	r2, [r3, #8]
 8005152:	4b18      	ldr	r3, [pc, #96]	; (80051b4 <HAL_ADC_Init+0x1ac>)
 8005154:	4013      	ands	r3, r2
 8005156:	68ba      	ldr	r2, [r7, #8]
 8005158:	429a      	cmp	r2, r3
 800515a:	d10b      	bne.n	8005174 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005166:	f023 0303 	bic.w	r3, r3, #3
 800516a:	f043 0201 	orr.w	r2, r3, #1
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005172:	e018      	b.n	80051a6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005178:	f023 0312 	bic.w	r3, r3, #18
 800517c:	f043 0210 	orr.w	r2, r3, #16
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005188:	f043 0201 	orr.w	r2, r3, #1
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005194:	e007      	b.n	80051a6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800519a:	f043 0210 	orr.w	r2, r3, #16
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80051a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3718      	adds	r7, #24
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	ffe1f7fd 	.word	0xffe1f7fd
 80051b4:	ff1f0efe 	.word	0xff1f0efe

080051b8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051c0:	2300      	movs	r3, #0
 80051c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d101      	bne.n	80051d2 <HAL_ADC_Start+0x1a>
 80051ce:	2302      	movs	r3, #2
 80051d0:	e098      	b.n	8005304 <HAL_ADC_Start+0x14c>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2201      	movs	r2, #1
 80051d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fa98 	bl	8005710 <ADC_Enable>
 80051e0:	4603      	mov	r3, r0
 80051e2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80051e4:	7bfb      	ldrb	r3, [r7, #15]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	f040 8087 	bne.w	80052fa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051f4:	f023 0301 	bic.w	r3, r3, #1
 80051f8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a41      	ldr	r2, [pc, #260]	; (800530c <HAL_ADC_Start+0x154>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d105      	bne.n	8005216 <HAL_ADC_Start+0x5e>
 800520a:	4b41      	ldr	r3, [pc, #260]	; (8005310 <HAL_ADC_Start+0x158>)
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d115      	bne.n	8005242 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800521a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800522c:	2b00      	cmp	r3, #0
 800522e:	d026      	beq.n	800527e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005234:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005238:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005240:	e01d      	b.n	800527e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005246:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a2f      	ldr	r2, [pc, #188]	; (8005310 <HAL_ADC_Start+0x158>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d004      	beq.n	8005262 <HAL_ADC_Start+0xaa>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a2b      	ldr	r2, [pc, #172]	; (800530c <HAL_ADC_Start+0x154>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d10d      	bne.n	800527e <HAL_ADC_Start+0xc6>
 8005262:	4b2b      	ldr	r3, [pc, #172]	; (8005310 <HAL_ADC_Start+0x158>)
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800526a:	2b00      	cmp	r3, #0
 800526c:	d007      	beq.n	800527e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005272:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005276:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005282:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d006      	beq.n	8005298 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800528e:	f023 0206 	bic.w	r2, r3, #6
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	62da      	str	r2, [r3, #44]	; 0x2c
 8005296:	e002      	b.n	800529e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f06f 0202 	mvn.w	r2, #2
 80052ae:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80052ba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80052be:	d113      	bne.n	80052e8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80052c4:	4a11      	ldr	r2, [pc, #68]	; (800530c <HAL_ADC_Start+0x154>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d105      	bne.n	80052d6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80052ca:	4b11      	ldr	r3, [pc, #68]	; (8005310 <HAL_ADC_Start+0x158>)
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d108      	bne.n	80052e8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	689a      	ldr	r2, [r3, #8]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80052e4:	609a      	str	r2, [r3, #8]
 80052e6:	e00c      	b.n	8005302 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689a      	ldr	r2, [r3, #8]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80052f6:	609a      	str	r2, [r3, #8]
 80052f8:	e003      	b.n	8005302 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8005302:	7bfb      	ldrb	r3, [r7, #15]
}
 8005304:	4618      	mov	r0, r3
 8005306:	3710      	adds	r7, #16
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	40012800 	.word	0x40012800
 8005310:	40012400 	.word	0x40012400

08005314 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005314:	b590      	push	{r4, r7, lr}
 8005316:	b087      	sub	sp, #28
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800531e:	2300      	movs	r3, #0
 8005320:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8005322:	2300      	movs	r3, #0
 8005324:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8005326:	2300      	movs	r3, #0
 8005328:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800532a:	f7ff fe41 	bl	8004fb0 <HAL_GetTick>
 800532e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00b      	beq.n	8005356 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005342:	f043 0220 	orr.w	r2, r3, #32
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e0c8      	b.n	80054e8 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005360:	2b00      	cmp	r3, #0
 8005362:	d12a      	bne.n	80053ba <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800536a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800536e:	2b00      	cmp	r3, #0
 8005370:	d123      	bne.n	80053ba <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005372:	e01a      	b.n	80053aa <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800537a:	d016      	beq.n	80053aa <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d007      	beq.n	8005392 <HAL_ADC_PollForConversion+0x7e>
 8005382:	f7ff fe15 	bl	8004fb0 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	683a      	ldr	r2, [r7, #0]
 800538e:	429a      	cmp	r2, r3
 8005390:	d20b      	bcs.n	80053aa <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005396:	f043 0204 	orr.w	r2, r3, #4
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e09e      	b.n	80054e8 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0302 	and.w	r3, r3, #2
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d0dd      	beq.n	8005374 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80053b8:	e06c      	b.n	8005494 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80053ba:	4b4d      	ldr	r3, [pc, #308]	; (80054f0 <HAL_ADC_PollForConversion+0x1dc>)
 80053bc:	681c      	ldr	r4, [r3, #0]
 80053be:	2002      	movs	r0, #2
 80053c0:	f002 fbc6 	bl	8007b50 <HAL_RCCEx_GetPeriphCLKFreq>
 80053c4:	4603      	mov	r3, r0
 80053c6:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	6919      	ldr	r1, [r3, #16]
 80053d0:	4b48      	ldr	r3, [pc, #288]	; (80054f4 <HAL_ADC_PollForConversion+0x1e0>)
 80053d2:	400b      	ands	r3, r1
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d118      	bne.n	800540a <HAL_ADC_PollForConversion+0xf6>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68d9      	ldr	r1, [r3, #12]
 80053de:	4b46      	ldr	r3, [pc, #280]	; (80054f8 <HAL_ADC_PollForConversion+0x1e4>)
 80053e0:	400b      	ands	r3, r1
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d111      	bne.n	800540a <HAL_ADC_PollForConversion+0xf6>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6919      	ldr	r1, [r3, #16]
 80053ec:	4b43      	ldr	r3, [pc, #268]	; (80054fc <HAL_ADC_PollForConversion+0x1e8>)
 80053ee:	400b      	ands	r3, r1
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d108      	bne.n	8005406 <HAL_ADC_PollForConversion+0xf2>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68d9      	ldr	r1, [r3, #12]
 80053fa:	4b41      	ldr	r3, [pc, #260]	; (8005500 <HAL_ADC_PollForConversion+0x1ec>)
 80053fc:	400b      	ands	r3, r1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <HAL_ADC_PollForConversion+0xf2>
 8005402:	2314      	movs	r3, #20
 8005404:	e020      	b.n	8005448 <HAL_ADC_PollForConversion+0x134>
 8005406:	2329      	movs	r3, #41	; 0x29
 8005408:	e01e      	b.n	8005448 <HAL_ADC_PollForConversion+0x134>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	6919      	ldr	r1, [r3, #16]
 8005410:	4b3a      	ldr	r3, [pc, #232]	; (80054fc <HAL_ADC_PollForConversion+0x1e8>)
 8005412:	400b      	ands	r3, r1
 8005414:	2b00      	cmp	r3, #0
 8005416:	d106      	bne.n	8005426 <HAL_ADC_PollForConversion+0x112>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68d9      	ldr	r1, [r3, #12]
 800541e:	4b38      	ldr	r3, [pc, #224]	; (8005500 <HAL_ADC_PollForConversion+0x1ec>)
 8005420:	400b      	ands	r3, r1
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00d      	beq.n	8005442 <HAL_ADC_PollForConversion+0x12e>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	6919      	ldr	r1, [r3, #16]
 800542c:	4b35      	ldr	r3, [pc, #212]	; (8005504 <HAL_ADC_PollForConversion+0x1f0>)
 800542e:	400b      	ands	r3, r1
 8005430:	2b00      	cmp	r3, #0
 8005432:	d108      	bne.n	8005446 <HAL_ADC_PollForConversion+0x132>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68d9      	ldr	r1, [r3, #12]
 800543a:	4b32      	ldr	r3, [pc, #200]	; (8005504 <HAL_ADC_PollForConversion+0x1f0>)
 800543c:	400b      	ands	r3, r1
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <HAL_ADC_PollForConversion+0x132>
 8005442:	2354      	movs	r3, #84	; 0x54
 8005444:	e000      	b.n	8005448 <HAL_ADC_PollForConversion+0x134>
 8005446:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8005448:	fb02 f303 	mul.w	r3, r2, r3
 800544c:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800544e:	e01d      	b.n	800548c <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005456:	d016      	beq.n	8005486 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d007      	beq.n	800546e <HAL_ADC_PollForConversion+0x15a>
 800545e:	f7ff fda7 	bl	8004fb0 <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d20b      	bcs.n	8005486 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005472:	f043 0204 	orr.w	r2, r3, #4
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e030      	b.n	80054e8 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	3301      	adds	r3, #1
 800548a:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	693a      	ldr	r2, [r7, #16]
 8005490:	429a      	cmp	r2, r3
 8005492:	d8dd      	bhi.n	8005450 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f06f 0212 	mvn.w	r2, #18
 800549c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80054b4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80054b8:	d115      	bne.n	80054e6 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d111      	bne.n	80054e6 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d105      	bne.n	80054e6 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054de:	f043 0201 	orr.w	r2, r3, #1
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	371c      	adds	r7, #28
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd90      	pop	{r4, r7, pc}
 80054f0:	20000004 	.word	0x20000004
 80054f4:	24924924 	.word	0x24924924
 80054f8:	00924924 	.word	0x00924924
 80054fc:	12492492 	.word	0x12492492
 8005500:	00492492 	.word	0x00492492
 8005504:	00249249 	.word	0x00249249

08005508 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005516:	4618      	mov	r0, r3
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	bc80      	pop	{r7}
 800551e:	4770      	bx	lr

08005520 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005520:	b480      	push	{r7}
 8005522:	b085      	sub	sp, #20
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800552a:	2300      	movs	r3, #0
 800552c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800552e:	2300      	movs	r3, #0
 8005530:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005538:	2b01      	cmp	r3, #1
 800553a:	d101      	bne.n	8005540 <HAL_ADC_ConfigChannel+0x20>
 800553c:	2302      	movs	r3, #2
 800553e:	e0dc      	b.n	80056fa <HAL_ADC_ConfigChannel+0x1da>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	2b06      	cmp	r3, #6
 800554e:	d81c      	bhi.n	800558a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685a      	ldr	r2, [r3, #4]
 800555a:	4613      	mov	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4413      	add	r3, r2
 8005560:	3b05      	subs	r3, #5
 8005562:	221f      	movs	r2, #31
 8005564:	fa02 f303 	lsl.w	r3, r2, r3
 8005568:	43db      	mvns	r3, r3
 800556a:	4019      	ands	r1, r3
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	6818      	ldr	r0, [r3, #0]
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	4613      	mov	r3, r2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	3b05      	subs	r3, #5
 800557c:	fa00 f203 	lsl.w	r2, r0, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	635a      	str	r2, [r3, #52]	; 0x34
 8005588:	e03c      	b.n	8005604 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	2b0c      	cmp	r3, #12
 8005590:	d81c      	bhi.n	80055cc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	4613      	mov	r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	4413      	add	r3, r2
 80055a2:	3b23      	subs	r3, #35	; 0x23
 80055a4:	221f      	movs	r2, #31
 80055a6:	fa02 f303 	lsl.w	r3, r2, r3
 80055aa:	43db      	mvns	r3, r3
 80055ac:	4019      	ands	r1, r3
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6818      	ldr	r0, [r3, #0]
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	685a      	ldr	r2, [r3, #4]
 80055b6:	4613      	mov	r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	4413      	add	r3, r2
 80055bc:	3b23      	subs	r3, #35	; 0x23
 80055be:	fa00 f203 	lsl.w	r2, r0, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	430a      	orrs	r2, r1
 80055c8:	631a      	str	r2, [r3, #48]	; 0x30
 80055ca:	e01b      	b.n	8005604 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	4613      	mov	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	4413      	add	r3, r2
 80055dc:	3b41      	subs	r3, #65	; 0x41
 80055de:	221f      	movs	r2, #31
 80055e0:	fa02 f303 	lsl.w	r3, r2, r3
 80055e4:	43db      	mvns	r3, r3
 80055e6:	4019      	ands	r1, r3
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	6818      	ldr	r0, [r3, #0]
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685a      	ldr	r2, [r3, #4]
 80055f0:	4613      	mov	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4413      	add	r3, r2
 80055f6:	3b41      	subs	r3, #65	; 0x41
 80055f8:	fa00 f203 	lsl.w	r2, r0, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2b09      	cmp	r3, #9
 800560a:	d91c      	bls.n	8005646 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68d9      	ldr	r1, [r3, #12]
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	4613      	mov	r3, r2
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	4413      	add	r3, r2
 800561c:	3b1e      	subs	r3, #30
 800561e:	2207      	movs	r2, #7
 8005620:	fa02 f303 	lsl.w	r3, r2, r3
 8005624:	43db      	mvns	r3, r3
 8005626:	4019      	ands	r1, r3
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	6898      	ldr	r0, [r3, #8]
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	4613      	mov	r3, r2
 8005632:	005b      	lsls	r3, r3, #1
 8005634:	4413      	add	r3, r2
 8005636:	3b1e      	subs	r3, #30
 8005638:	fa00 f203 	lsl.w	r2, r0, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	430a      	orrs	r2, r1
 8005642:	60da      	str	r2, [r3, #12]
 8005644:	e019      	b.n	800567a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	6919      	ldr	r1, [r3, #16]
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	4613      	mov	r3, r2
 8005652:	005b      	lsls	r3, r3, #1
 8005654:	4413      	add	r3, r2
 8005656:	2207      	movs	r2, #7
 8005658:	fa02 f303 	lsl.w	r3, r2, r3
 800565c:	43db      	mvns	r3, r3
 800565e:	4019      	ands	r1, r3
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	6898      	ldr	r0, [r3, #8]
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	4613      	mov	r3, r2
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	4413      	add	r3, r2
 800566e:	fa00 f203 	lsl.w	r2, r0, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2b10      	cmp	r3, #16
 8005680:	d003      	beq.n	800568a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005686:	2b11      	cmp	r3, #17
 8005688:	d132      	bne.n	80056f0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a1d      	ldr	r2, [pc, #116]	; (8005704 <HAL_ADC_ConfigChannel+0x1e4>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d125      	bne.n	80056e0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d126      	bne.n	80056f0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	689a      	ldr	r2, [r3, #8]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80056b0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2b10      	cmp	r3, #16
 80056b8:	d11a      	bne.n	80056f0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80056ba:	4b13      	ldr	r3, [pc, #76]	; (8005708 <HAL_ADC_ConfigChannel+0x1e8>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a13      	ldr	r2, [pc, #76]	; (800570c <HAL_ADC_ConfigChannel+0x1ec>)
 80056c0:	fba2 2303 	umull	r2, r3, r2, r3
 80056c4:	0c9a      	lsrs	r2, r3, #18
 80056c6:	4613      	mov	r3, r2
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	4413      	add	r3, r2
 80056cc:	005b      	lsls	r3, r3, #1
 80056ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80056d0:	e002      	b.n	80056d8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	3b01      	subs	r3, #1
 80056d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1f9      	bne.n	80056d2 <HAL_ADC_ConfigChannel+0x1b2>
 80056de:	e007      	b.n	80056f0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056e4:	f043 0220 	orr.w	r2, r3, #32
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80056f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	bc80      	pop	{r7}
 8005702:	4770      	bx	lr
 8005704:	40012400 	.word	0x40012400
 8005708:	20000004 	.word	0x20000004
 800570c:	431bde83 	.word	0x431bde83

08005710 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005718:	2300      	movs	r3, #0
 800571a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800571c:	2300      	movs	r3, #0
 800571e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f003 0301 	and.w	r3, r3, #1
 800572a:	2b01      	cmp	r3, #1
 800572c:	d039      	beq.n	80057a2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	689a      	ldr	r2, [r3, #8]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f042 0201 	orr.w	r2, r2, #1
 800573c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800573e:	4b1b      	ldr	r3, [pc, #108]	; (80057ac <ADC_Enable+0x9c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a1b      	ldr	r2, [pc, #108]	; (80057b0 <ADC_Enable+0xa0>)
 8005744:	fba2 2303 	umull	r2, r3, r2, r3
 8005748:	0c9b      	lsrs	r3, r3, #18
 800574a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800574c:	e002      	b.n	8005754 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	3b01      	subs	r3, #1
 8005752:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1f9      	bne.n	800574e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800575a:	f7ff fc29 	bl	8004fb0 <HAL_GetTick>
 800575e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005760:	e018      	b.n	8005794 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005762:	f7ff fc25 	bl	8004fb0 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	2b02      	cmp	r3, #2
 800576e:	d911      	bls.n	8005794 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005774:	f043 0210 	orr.w	r2, r3, #16
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005780:	f043 0201 	orr.w	r2, r3, #1
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e007      	b.n	80057a4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d1df      	bne.n	8005762 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3710      	adds	r7, #16
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	20000004 	.word	0x20000004
 80057b0:	431bde83 	.word	0x431bde83

080057b4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057bc:	2300      	movs	r3, #0
 80057be:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d127      	bne.n	800581e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	689a      	ldr	r2, [r3, #8]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 0201 	bic.w	r2, r2, #1
 80057dc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80057de:	f7ff fbe7 	bl	8004fb0 <HAL_GetTick>
 80057e2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80057e4:	e014      	b.n	8005810 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80057e6:	f7ff fbe3 	bl	8004fb0 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d90d      	bls.n	8005810 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f8:	f043 0210 	orr.w	r2, r3, #16
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005804:	f043 0201 	orr.w	r2, r3, #1
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e007      	b.n	8005820 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 0301 	and.w	r3, r3, #1
 800581a:	2b01      	cmp	r3, #1
 800581c:	d0e3      	beq.n	80057e6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800581e:	2300      	movs	r3, #0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3710      	adds	r7, #16
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8005828:	b590      	push	{r4, r7, lr}
 800582a:	b087      	sub	sp, #28
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005830:	2300      	movs	r3, #0
 8005832:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8005834:	2300      	movs	r3, #0
 8005836:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800583e:	2b01      	cmp	r3, #1
 8005840:	d101      	bne.n	8005846 <HAL_ADCEx_Calibration_Start+0x1e>
 8005842:	2302      	movs	r3, #2
 8005844:	e086      	b.n	8005954 <HAL_ADCEx_Calibration_Start+0x12c>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2201      	movs	r2, #1
 800584a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f7ff ffb0 	bl	80057b4 <ADC_ConversionStop_Disable>
 8005854:	4603      	mov	r3, r0
 8005856:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005858:	7dfb      	ldrb	r3, [r7, #23]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d175      	bne.n	800594a <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005862:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005866:	f023 0302 	bic.w	r3, r3, #2
 800586a:	f043 0202 	orr.w	r2, r3, #2
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8005872:	4b3a      	ldr	r3, [pc, #232]	; (800595c <HAL_ADCEx_Calibration_Start+0x134>)
 8005874:	681c      	ldr	r4, [r3, #0]
 8005876:	2002      	movs	r0, #2
 8005878:	f002 f96a 	bl	8007b50 <HAL_RCCEx_GetPeriphCLKFreq>
 800587c:	4603      	mov	r3, r0
 800587e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8005882:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8005884:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8005886:	e002      	b.n	800588e <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	3b01      	subs	r3, #1
 800588c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1f9      	bne.n	8005888 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f7ff ff3b 	bl	8005710 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	689a      	ldr	r2, [r3, #8]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f042 0208 	orr.w	r2, r2, #8
 80058a8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80058aa:	f7ff fb81 	bl	8004fb0 <HAL_GetTick>
 80058ae:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80058b0:	e014      	b.n	80058dc <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80058b2:	f7ff fb7d 	bl	8004fb0 <HAL_GetTick>
 80058b6:	4602      	mov	r2, r0
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	2b0a      	cmp	r3, #10
 80058be:	d90d      	bls.n	80058dc <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c4:	f023 0312 	bic.w	r3, r3, #18
 80058c8:	f043 0210 	orr.w	r2, r3, #16
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e03b      	b.n	8005954 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f003 0308 	and.w	r3, r3, #8
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d1e3      	bne.n	80058b2 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	689a      	ldr	r2, [r3, #8]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f042 0204 	orr.w	r2, r2, #4
 80058f8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80058fa:	f7ff fb59 	bl	8004fb0 <HAL_GetTick>
 80058fe:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8005900:	e014      	b.n	800592c <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005902:	f7ff fb55 	bl	8004fb0 <HAL_GetTick>
 8005906:	4602      	mov	r2, r0
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	2b0a      	cmp	r3, #10
 800590e:	d90d      	bls.n	800592c <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005914:	f023 0312 	bic.w	r3, r3, #18
 8005918:	f043 0210 	orr.w	r2, r3, #16
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e013      	b.n	8005954 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	f003 0304 	and.w	r3, r3, #4
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1e3      	bne.n	8005902 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593e:	f023 0303 	bic.w	r3, r3, #3
 8005942:	f043 0201 	orr.w	r2, r3, #1
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005952:	7dfb      	ldrb	r3, [r7, #23]
}
 8005954:	4618      	mov	r0, r3
 8005956:	371c      	adds	r7, #28
 8005958:	46bd      	mov	sp, r7
 800595a:	bd90      	pop	{r4, r7, pc}
 800595c:	20000004 	.word	0x20000004

08005960 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f003 0307 	and.w	r3, r3, #7
 800596e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005970:	4b0c      	ldr	r3, [pc, #48]	; (80059a4 <__NVIC_SetPriorityGrouping+0x44>)
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800597c:	4013      	ands	r3, r2
 800597e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005988:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800598c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005990:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005992:	4a04      	ldr	r2, [pc, #16]	; (80059a4 <__NVIC_SetPriorityGrouping+0x44>)
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	60d3      	str	r3, [r2, #12]
}
 8005998:	bf00      	nop
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	bc80      	pop	{r7}
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	e000ed00 	.word	0xe000ed00

080059a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059ac:	4b04      	ldr	r3, [pc, #16]	; (80059c0 <__NVIC_GetPriorityGrouping+0x18>)
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	0a1b      	lsrs	r3, r3, #8
 80059b2:	f003 0307 	and.w	r3, r3, #7
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bc80      	pop	{r7}
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	e000ed00 	.word	0xe000ed00

080059c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	4603      	mov	r3, r0
 80059cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	db0b      	blt.n	80059ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059d6:	79fb      	ldrb	r3, [r7, #7]
 80059d8:	f003 021f 	and.w	r2, r3, #31
 80059dc:	4906      	ldr	r1, [pc, #24]	; (80059f8 <__NVIC_EnableIRQ+0x34>)
 80059de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059e2:	095b      	lsrs	r3, r3, #5
 80059e4:	2001      	movs	r0, #1
 80059e6:	fa00 f202 	lsl.w	r2, r0, r2
 80059ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80059ee:	bf00      	nop
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bc80      	pop	{r7}
 80059f6:	4770      	bx	lr
 80059f8:	e000e100 	.word	0xe000e100

080059fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	4603      	mov	r3, r0
 8005a04:	6039      	str	r1, [r7, #0]
 8005a06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	db0a      	blt.n	8005a26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	b2da      	uxtb	r2, r3
 8005a14:	490c      	ldr	r1, [pc, #48]	; (8005a48 <__NVIC_SetPriority+0x4c>)
 8005a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a1a:	0112      	lsls	r2, r2, #4
 8005a1c:	b2d2      	uxtb	r2, r2
 8005a1e:	440b      	add	r3, r1
 8005a20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005a24:	e00a      	b.n	8005a3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	b2da      	uxtb	r2, r3
 8005a2a:	4908      	ldr	r1, [pc, #32]	; (8005a4c <__NVIC_SetPriority+0x50>)
 8005a2c:	79fb      	ldrb	r3, [r7, #7]
 8005a2e:	f003 030f 	and.w	r3, r3, #15
 8005a32:	3b04      	subs	r3, #4
 8005a34:	0112      	lsls	r2, r2, #4
 8005a36:	b2d2      	uxtb	r2, r2
 8005a38:	440b      	add	r3, r1
 8005a3a:	761a      	strb	r2, [r3, #24]
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bc80      	pop	{r7}
 8005a44:	4770      	bx	lr
 8005a46:	bf00      	nop
 8005a48:	e000e100 	.word	0xe000e100
 8005a4c:	e000ed00 	.word	0xe000ed00

08005a50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b089      	sub	sp, #36	; 0x24
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f003 0307 	and.w	r3, r3, #7
 8005a62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	f1c3 0307 	rsb	r3, r3, #7
 8005a6a:	2b04      	cmp	r3, #4
 8005a6c:	bf28      	it	cs
 8005a6e:	2304      	movcs	r3, #4
 8005a70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	3304      	adds	r3, #4
 8005a76:	2b06      	cmp	r3, #6
 8005a78:	d902      	bls.n	8005a80 <NVIC_EncodePriority+0x30>
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	3b03      	subs	r3, #3
 8005a7e:	e000      	b.n	8005a82 <NVIC_EncodePriority+0x32>
 8005a80:	2300      	movs	r3, #0
 8005a82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8e:	43da      	mvns	r2, r3
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	401a      	ands	r2, r3
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa2:	43d9      	mvns	r1, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005aa8:	4313      	orrs	r3, r2
         );
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3724      	adds	r7, #36	; 0x24
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bc80      	pop	{r7}
 8005ab2:	4770      	bx	lr

08005ab4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b082      	sub	sp, #8
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ac4:	d301      	bcc.n	8005aca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e00f      	b.n	8005aea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005aca:	4a0a      	ldr	r2, [pc, #40]	; (8005af4 <SysTick_Config+0x40>)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	3b01      	subs	r3, #1
 8005ad0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ad2:	210f      	movs	r1, #15
 8005ad4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ad8:	f7ff ff90 	bl	80059fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005adc:	4b05      	ldr	r3, [pc, #20]	; (8005af4 <SysTick_Config+0x40>)
 8005ade:	2200      	movs	r2, #0
 8005ae0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005ae2:	4b04      	ldr	r3, [pc, #16]	; (8005af4 <SysTick_Config+0x40>)
 8005ae4:	2207      	movs	r2, #7
 8005ae6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3708      	adds	r7, #8
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	e000e010 	.word	0xe000e010

08005af8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f7ff ff2d 	bl	8005960 <__NVIC_SetPriorityGrouping>
}
 8005b06:	bf00      	nop
 8005b08:	3708      	adds	r7, #8
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}

08005b0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b0e:	b580      	push	{r7, lr}
 8005b10:	b086      	sub	sp, #24
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	4603      	mov	r3, r0
 8005b16:	60b9      	str	r1, [r7, #8]
 8005b18:	607a      	str	r2, [r7, #4]
 8005b1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005b20:	f7ff ff42 	bl	80059a8 <__NVIC_GetPriorityGrouping>
 8005b24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	68b9      	ldr	r1, [r7, #8]
 8005b2a:	6978      	ldr	r0, [r7, #20]
 8005b2c:	f7ff ff90 	bl	8005a50 <NVIC_EncodePriority>
 8005b30:	4602      	mov	r2, r0
 8005b32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b36:	4611      	mov	r1, r2
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7ff ff5f 	bl	80059fc <__NVIC_SetPriority>
}
 8005b3e:	bf00      	nop
 8005b40:	3718      	adds	r7, #24
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b082      	sub	sp, #8
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff ff35 	bl	80059c4 <__NVIC_EnableIRQ>
}
 8005b5a:	bf00      	nop
 8005b5c:	3708      	adds	r7, #8
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b082      	sub	sp, #8
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f7ff ffa2 	bl	8005ab4 <SysTick_Config>
 8005b70:	4603      	mov	r3, r0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
	...

08005b7c <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8005b92:	2300      	movs	r3, #0
 8005b94:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005b96:	4b2f      	ldr	r3, [pc, #188]	; (8005c54 <HAL_FLASH_Program+0xd8>)
 8005b98:	7e1b      	ldrb	r3, [r3, #24]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d101      	bne.n	8005ba2 <HAL_FLASH_Program+0x26>
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	e054      	b.n	8005c4c <HAL_FLASH_Program+0xd0>
 8005ba2:	4b2c      	ldr	r3, [pc, #176]	; (8005c54 <HAL_FLASH_Program+0xd8>)
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005ba8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005bac:	f000 f8a8 	bl	8005d00 <FLASH_WaitForLastOperation>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8005bb4:	7dfb      	ldrb	r3, [r7, #23]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d144      	bne.n	8005c44 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d102      	bne.n	8005bc6 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	757b      	strb	r3, [r7, #21]
 8005bc4:	e007      	b.n	8005bd6 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d102      	bne.n	8005bd2 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8005bcc:	2302      	movs	r3, #2
 8005bce:	757b      	strb	r3, [r7, #21]
 8005bd0:	e001      	b.n	8005bd6 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8005bd2:	2304      	movs	r3, #4
 8005bd4:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	75bb      	strb	r3, [r7, #22]
 8005bda:	e02d      	b.n	8005c38 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8005bdc:	7dbb      	ldrb	r3, [r7, #22]
 8005bde:	005a      	lsls	r2, r3, #1
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	eb02 0c03 	add.w	ip, r2, r3
 8005be6:	7dbb      	ldrb	r3, [r7, #22]
 8005be8:	0119      	lsls	r1, r3, #4
 8005bea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bee:	f1c1 0620 	rsb	r6, r1, #32
 8005bf2:	f1a1 0020 	sub.w	r0, r1, #32
 8005bf6:	fa22 f401 	lsr.w	r4, r2, r1
 8005bfa:	fa03 f606 	lsl.w	r6, r3, r6
 8005bfe:	4334      	orrs	r4, r6
 8005c00:	fa23 f000 	lsr.w	r0, r3, r0
 8005c04:	4304      	orrs	r4, r0
 8005c06:	fa23 f501 	lsr.w	r5, r3, r1
 8005c0a:	b2a3      	uxth	r3, r4
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	4660      	mov	r0, ip
 8005c10:	f000 f85a 	bl	8005cc8 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005c14:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005c18:	f000 f872 	bl	8005d00 <FLASH_WaitForLastOperation>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005c20:	4b0d      	ldr	r3, [pc, #52]	; (8005c58 <HAL_FLASH_Program+0xdc>)
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	4a0c      	ldr	r2, [pc, #48]	; (8005c58 <HAL_FLASH_Program+0xdc>)
 8005c26:	f023 0301 	bic.w	r3, r3, #1
 8005c2a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8005c2c:	7dfb      	ldrb	r3, [r7, #23]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d107      	bne.n	8005c42 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8005c32:	7dbb      	ldrb	r3, [r7, #22]
 8005c34:	3301      	adds	r3, #1
 8005c36:	75bb      	strb	r3, [r7, #22]
 8005c38:	7dba      	ldrb	r2, [r7, #22]
 8005c3a:	7d7b      	ldrb	r3, [r7, #21]
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d3cd      	bcc.n	8005bdc <HAL_FLASH_Program+0x60>
 8005c40:	e000      	b.n	8005c44 <HAL_FLASH_Program+0xc8>
      {
        break;
 8005c42:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005c44:	4b03      	ldr	r3, [pc, #12]	; (8005c54 <HAL_FLASH_Program+0xd8>)
 8005c46:	2200      	movs	r2, #0
 8005c48:	761a      	strb	r2, [r3, #24]

  return status;
 8005c4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	371c      	adds	r7, #28
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c54:	200007f0 	.word	0x200007f0
 8005c58:	40022000 	.word	0x40022000

08005c5c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005c62:	2300      	movs	r3, #0
 8005c64:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005c66:	4b0d      	ldr	r3, [pc, #52]	; (8005c9c <HAL_FLASH_Unlock+0x40>)
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00d      	beq.n	8005c8e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005c72:	4b0a      	ldr	r3, [pc, #40]	; (8005c9c <HAL_FLASH_Unlock+0x40>)
 8005c74:	4a0a      	ldr	r2, [pc, #40]	; (8005ca0 <HAL_FLASH_Unlock+0x44>)
 8005c76:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005c78:	4b08      	ldr	r3, [pc, #32]	; (8005c9c <HAL_FLASH_Unlock+0x40>)
 8005c7a:	4a0a      	ldr	r2, [pc, #40]	; (8005ca4 <HAL_FLASH_Unlock+0x48>)
 8005c7c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005c7e:	4b07      	ldr	r3, [pc, #28]	; (8005c9c <HAL_FLASH_Unlock+0x40>)
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d001      	beq.n	8005c8e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8005c8e:	79fb      	ldrb	r3, [r7, #7]
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bc80      	pop	{r7}
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	40022000 	.word	0x40022000
 8005ca0:	45670123 	.word	0x45670123
 8005ca4:	cdef89ab 	.word	0xcdef89ab

08005ca8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005cac:	4b05      	ldr	r3, [pc, #20]	; (8005cc4 <HAL_FLASH_Lock+0x1c>)
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	4a04      	ldr	r2, [pc, #16]	; (8005cc4 <HAL_FLASH_Lock+0x1c>)
 8005cb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cb6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bc80      	pop	{r7}
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	40022000 	.word	0x40022000

08005cc8 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005cd4:	4b08      	ldr	r3, [pc, #32]	; (8005cf8 <FLASH_Program_HalfWord+0x30>)
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005cda:	4b08      	ldr	r3, [pc, #32]	; (8005cfc <FLASH_Program_HalfWord+0x34>)
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	4a07      	ldr	r2, [pc, #28]	; (8005cfc <FLASH_Program_HalfWord+0x34>)
 8005ce0:	f043 0301 	orr.w	r3, r3, #1
 8005ce4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	887a      	ldrh	r2, [r7, #2]
 8005cea:	801a      	strh	r2, [r3, #0]
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bc80      	pop	{r7}
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	200007f0 	.word	0x200007f0
 8005cfc:	40022000 	.word	0x40022000

08005d00 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8005d08:	f7ff f952 	bl	8004fb0 <HAL_GetTick>
 8005d0c:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005d0e:	e010      	b.n	8005d32 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d16:	d00c      	beq.n	8005d32 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d007      	beq.n	8005d2e <FLASH_WaitForLastOperation+0x2e>
 8005d1e:	f7ff f947 	bl	8004fb0 <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d201      	bcs.n	8005d32 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e025      	b.n	8005d7e <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005d32:	4b15      	ldr	r3, [pc, #84]	; (8005d88 <FLASH_WaitForLastOperation+0x88>)
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	f003 0301 	and.w	r3, r3, #1
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d1e8      	bne.n	8005d10 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8005d3e:	4b12      	ldr	r3, [pc, #72]	; (8005d88 <FLASH_WaitForLastOperation+0x88>)
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f003 0320 	and.w	r3, r3, #32
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d002      	beq.n	8005d50 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005d4a:	4b0f      	ldr	r3, [pc, #60]	; (8005d88 <FLASH_WaitForLastOperation+0x88>)
 8005d4c:	2220      	movs	r2, #32
 8005d4e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005d50:	4b0d      	ldr	r3, [pc, #52]	; (8005d88 <FLASH_WaitForLastOperation+0x88>)
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	f003 0310 	and.w	r3, r3, #16
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10b      	bne.n	8005d74 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8005d5c:	4b0a      	ldr	r3, [pc, #40]	; (8005d88 <FLASH_WaitForLastOperation+0x88>)
 8005d5e:	69db      	ldr	r3, [r3, #28]
 8005d60:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d105      	bne.n	8005d74 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005d68:	4b07      	ldr	r3, [pc, #28]	; (8005d88 <FLASH_WaitForLastOperation+0x88>)
 8005d6a:	68db      	ldr	r3, [r3, #12]
 8005d6c:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d003      	beq.n	8005d7c <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005d74:	f000 f80a 	bl	8005d8c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e000      	b.n	8005d7e <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3710      	adds	r7, #16
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	40022000 	.word	0x40022000

08005d8c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8005d92:	2300      	movs	r3, #0
 8005d94:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005d96:	4b23      	ldr	r3, [pc, #140]	; (8005e24 <FLASH_SetErrorCode+0x98>)
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	f003 0310 	and.w	r3, r3, #16
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d009      	beq.n	8005db6 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005da2:	4b21      	ldr	r3, [pc, #132]	; (8005e28 <FLASH_SetErrorCode+0x9c>)
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	f043 0302 	orr.w	r3, r3, #2
 8005daa:	4a1f      	ldr	r2, [pc, #124]	; (8005e28 <FLASH_SetErrorCode+0x9c>)
 8005dac:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f043 0310 	orr.w	r3, r3, #16
 8005db4:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005db6:	4b1b      	ldr	r3, [pc, #108]	; (8005e24 <FLASH_SetErrorCode+0x98>)
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	f003 0304 	and.w	r3, r3, #4
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d009      	beq.n	8005dd6 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005dc2:	4b19      	ldr	r3, [pc, #100]	; (8005e28 <FLASH_SetErrorCode+0x9c>)
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	f043 0301 	orr.w	r3, r3, #1
 8005dca:	4a17      	ldr	r2, [pc, #92]	; (8005e28 <FLASH_SetErrorCode+0x9c>)
 8005dcc:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f043 0304 	orr.w	r3, r3, #4
 8005dd4:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8005dd6:	4b13      	ldr	r3, [pc, #76]	; (8005e24 <FLASH_SetErrorCode+0x98>)
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	f003 0301 	and.w	r3, r3, #1
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00b      	beq.n	8005dfa <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8005de2:	4b11      	ldr	r3, [pc, #68]	; (8005e28 <FLASH_SetErrorCode+0x9c>)
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	f043 0304 	orr.w	r3, r3, #4
 8005dea:	4a0f      	ldr	r2, [pc, #60]	; (8005e28 <FLASH_SetErrorCode+0x9c>)
 8005dec:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8005dee:	4b0d      	ldr	r3, [pc, #52]	; (8005e24 <FLASH_SetErrorCode+0x98>)
 8005df0:	69db      	ldr	r3, [r3, #28]
 8005df2:	4a0c      	ldr	r2, [pc, #48]	; (8005e24 <FLASH_SetErrorCode+0x98>)
 8005df4:	f023 0301 	bic.w	r3, r3, #1
 8005df8:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f240 1201 	movw	r2, #257	; 0x101
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d106      	bne.n	8005e12 <FLASH_SetErrorCode+0x86>
 8005e04:	4b07      	ldr	r3, [pc, #28]	; (8005e24 <FLASH_SetErrorCode+0x98>)
 8005e06:	69db      	ldr	r3, [r3, #28]
 8005e08:	4a06      	ldr	r2, [pc, #24]	; (8005e24 <FLASH_SetErrorCode+0x98>)
 8005e0a:	f023 0301 	bic.w	r3, r3, #1
 8005e0e:	61d3      	str	r3, [r2, #28]
}  
 8005e10:	e002      	b.n	8005e18 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005e12:	4a04      	ldr	r2, [pc, #16]	; (8005e24 <FLASH_SetErrorCode+0x98>)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	60d3      	str	r3, [r2, #12]
}  
 8005e18:	bf00      	nop
 8005e1a:	370c      	adds	r7, #12
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bc80      	pop	{r7}
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	40022000 	.word	0x40022000
 8005e28:	200007f0 	.word	0x200007f0

08005e2c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005e3e:	4b2f      	ldr	r3, [pc, #188]	; (8005efc <HAL_FLASHEx_Erase+0xd0>)
 8005e40:	7e1b      	ldrb	r3, [r3, #24]
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d101      	bne.n	8005e4a <HAL_FLASHEx_Erase+0x1e>
 8005e46:	2302      	movs	r3, #2
 8005e48:	e053      	b.n	8005ef2 <HAL_FLASHEx_Erase+0xc6>
 8005e4a:	4b2c      	ldr	r3, [pc, #176]	; (8005efc <HAL_FLASHEx_Erase+0xd0>)
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d116      	bne.n	8005e86 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005e58:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005e5c:	f7ff ff50 	bl	8005d00 <FLASH_WaitForLastOperation>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d141      	bne.n	8005eea <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8005e66:	2001      	movs	r0, #1
 8005e68:	f000 f84c 	bl	8005f04 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005e6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005e70:	f7ff ff46 	bl	8005d00 <FLASH_WaitForLastOperation>
 8005e74:	4603      	mov	r3, r0
 8005e76:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8005e78:	4b21      	ldr	r3, [pc, #132]	; (8005f00 <HAL_FLASHEx_Erase+0xd4>)
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	4a20      	ldr	r2, [pc, #128]	; (8005f00 <HAL_FLASHEx_Erase+0xd4>)
 8005e7e:	f023 0304 	bic.w	r3, r3, #4
 8005e82:	6113      	str	r3, [r2, #16]
 8005e84:	e031      	b.n	8005eea <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005e86:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005e8a:	f7ff ff39 	bl	8005d00 <FLASH_WaitForLastOperation>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d12a      	bne.n	8005eea <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e9a:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	60bb      	str	r3, [r7, #8]
 8005ea2:	e019      	b.n	8005ed8 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8005ea4:	68b8      	ldr	r0, [r7, #8]
 8005ea6:	f000 f849 	bl	8005f3c <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005eaa:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005eae:	f7ff ff27 	bl	8005d00 <FLASH_WaitForLastOperation>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8005eb6:	4b12      	ldr	r3, [pc, #72]	; (8005f00 <HAL_FLASHEx_Erase+0xd4>)
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	4a11      	ldr	r2, [pc, #68]	; (8005f00 <HAL_FLASHEx_Erase+0xd4>)
 8005ebc:	f023 0302 	bic.w	r3, r3, #2
 8005ec0:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8005ec2:	7bfb      	ldrb	r3, [r7, #15]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d003      	beq.n	8005ed0 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	68ba      	ldr	r2, [r7, #8]
 8005ecc:	601a      	str	r2, [r3, #0]
            break;
 8005ece:	e00c      	b.n	8005eea <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ed6:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	029a      	lsls	r2, r3, #10
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d3dc      	bcc.n	8005ea4 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005eea:	4b04      	ldr	r3, [pc, #16]	; (8005efc <HAL_FLASHEx_Erase+0xd0>)
 8005eec:	2200      	movs	r2, #0
 8005eee:	761a      	strb	r2, [r3, #24]

  return status;
 8005ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3710      	adds	r7, #16
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	200007f0 	.word	0x200007f0
 8005f00:	40022000 	.word	0x40022000

08005f04 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005f0c:	4b09      	ldr	r3, [pc, #36]	; (8005f34 <FLASH_MassErase+0x30>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8005f12:	4b09      	ldr	r3, [pc, #36]	; (8005f38 <FLASH_MassErase+0x34>)
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	4a08      	ldr	r2, [pc, #32]	; (8005f38 <FLASH_MassErase+0x34>)
 8005f18:	f043 0304 	orr.w	r3, r3, #4
 8005f1c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005f1e:	4b06      	ldr	r3, [pc, #24]	; (8005f38 <FLASH_MassErase+0x34>)
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	4a05      	ldr	r2, [pc, #20]	; (8005f38 <FLASH_MassErase+0x34>)
 8005f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f28:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8005f2a:	bf00      	nop
 8005f2c:	370c      	adds	r7, #12
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bc80      	pop	{r7}
 8005f32:	4770      	bx	lr
 8005f34:	200007f0 	.word	0x200007f0
 8005f38:	40022000 	.word	0x40022000

08005f3c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005f44:	4b0b      	ldr	r3, [pc, #44]	; (8005f74 <FLASH_PageErase+0x38>)
 8005f46:	2200      	movs	r2, #0
 8005f48:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8005f4a:	4b0b      	ldr	r3, [pc, #44]	; (8005f78 <FLASH_PageErase+0x3c>)
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	4a0a      	ldr	r2, [pc, #40]	; (8005f78 <FLASH_PageErase+0x3c>)
 8005f50:	f043 0302 	orr.w	r3, r3, #2
 8005f54:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8005f56:	4a08      	ldr	r2, [pc, #32]	; (8005f78 <FLASH_PageErase+0x3c>)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005f5c:	4b06      	ldr	r3, [pc, #24]	; (8005f78 <FLASH_PageErase+0x3c>)
 8005f5e:	691b      	ldr	r3, [r3, #16]
 8005f60:	4a05      	ldr	r2, [pc, #20]	; (8005f78 <FLASH_PageErase+0x3c>)
 8005f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f66:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bc80      	pop	{r7}
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	200007f0 	.word	0x200007f0
 8005f78:	40022000 	.word	0x40022000

08005f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b08b      	sub	sp, #44	; 0x2c
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005f86:	2300      	movs	r3, #0
 8005f88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f8e:	e127      	b.n	80061e0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005f90:	2201      	movs	r2, #1
 8005f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f94:	fa02 f303 	lsl.w	r3, r2, r3
 8005f98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	69fa      	ldr	r2, [r7, #28]
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005fa4:	69ba      	ldr	r2, [r7, #24]
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	f040 8116 	bne.w	80061da <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	2b12      	cmp	r3, #18
 8005fb4:	d034      	beq.n	8006020 <HAL_GPIO_Init+0xa4>
 8005fb6:	2b12      	cmp	r3, #18
 8005fb8:	d80d      	bhi.n	8005fd6 <HAL_GPIO_Init+0x5a>
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d02b      	beq.n	8006016 <HAL_GPIO_Init+0x9a>
 8005fbe:	2b02      	cmp	r3, #2
 8005fc0:	d804      	bhi.n	8005fcc <HAL_GPIO_Init+0x50>
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d031      	beq.n	800602a <HAL_GPIO_Init+0xae>
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d01c      	beq.n	8006004 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005fca:	e048      	b.n	800605e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8005fcc:	2b03      	cmp	r3, #3
 8005fce:	d043      	beq.n	8006058 <HAL_GPIO_Init+0xdc>
 8005fd0:	2b11      	cmp	r3, #17
 8005fd2:	d01b      	beq.n	800600c <HAL_GPIO_Init+0x90>
          break;
 8005fd4:	e043      	b.n	800605e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8005fd6:	4a89      	ldr	r2, [pc, #548]	; (80061fc <HAL_GPIO_Init+0x280>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d026      	beq.n	800602a <HAL_GPIO_Init+0xae>
 8005fdc:	4a87      	ldr	r2, [pc, #540]	; (80061fc <HAL_GPIO_Init+0x280>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d806      	bhi.n	8005ff0 <HAL_GPIO_Init+0x74>
 8005fe2:	4a87      	ldr	r2, [pc, #540]	; (8006200 <HAL_GPIO_Init+0x284>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d020      	beq.n	800602a <HAL_GPIO_Init+0xae>
 8005fe8:	4a86      	ldr	r2, [pc, #536]	; (8006204 <HAL_GPIO_Init+0x288>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d01d      	beq.n	800602a <HAL_GPIO_Init+0xae>
          break;
 8005fee:	e036      	b.n	800605e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8005ff0:	4a85      	ldr	r2, [pc, #532]	; (8006208 <HAL_GPIO_Init+0x28c>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d019      	beq.n	800602a <HAL_GPIO_Init+0xae>
 8005ff6:	4a85      	ldr	r2, [pc, #532]	; (800620c <HAL_GPIO_Init+0x290>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d016      	beq.n	800602a <HAL_GPIO_Init+0xae>
 8005ffc:	4a84      	ldr	r2, [pc, #528]	; (8006210 <HAL_GPIO_Init+0x294>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d013      	beq.n	800602a <HAL_GPIO_Init+0xae>
          break;
 8006002:	e02c      	b.n	800605e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	623b      	str	r3, [r7, #32]
          break;
 800600a:	e028      	b.n	800605e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	3304      	adds	r3, #4
 8006012:	623b      	str	r3, [r7, #32]
          break;
 8006014:	e023      	b.n	800605e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	3308      	adds	r3, #8
 800601c:	623b      	str	r3, [r7, #32]
          break;
 800601e:	e01e      	b.n	800605e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	330c      	adds	r3, #12
 8006026:	623b      	str	r3, [r7, #32]
          break;
 8006028:	e019      	b.n	800605e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d102      	bne.n	8006038 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006032:	2304      	movs	r3, #4
 8006034:	623b      	str	r3, [r7, #32]
          break;
 8006036:	e012      	b.n	800605e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	2b01      	cmp	r3, #1
 800603e:	d105      	bne.n	800604c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006040:	2308      	movs	r3, #8
 8006042:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	69fa      	ldr	r2, [r7, #28]
 8006048:	611a      	str	r2, [r3, #16]
          break;
 800604a:	e008      	b.n	800605e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800604c:	2308      	movs	r3, #8
 800604e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	69fa      	ldr	r2, [r7, #28]
 8006054:	615a      	str	r2, [r3, #20]
          break;
 8006056:	e002      	b.n	800605e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006058:	2300      	movs	r3, #0
 800605a:	623b      	str	r3, [r7, #32]
          break;
 800605c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	2bff      	cmp	r3, #255	; 0xff
 8006062:	d801      	bhi.n	8006068 <HAL_GPIO_Init+0xec>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	e001      	b.n	800606c <HAL_GPIO_Init+0xf0>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	3304      	adds	r3, #4
 800606c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	2bff      	cmp	r3, #255	; 0xff
 8006072:	d802      	bhi.n	800607a <HAL_GPIO_Init+0xfe>
 8006074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	e002      	b.n	8006080 <HAL_GPIO_Init+0x104>
 800607a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607c:	3b08      	subs	r3, #8
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	210f      	movs	r1, #15
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	fa01 f303 	lsl.w	r3, r1, r3
 800608e:	43db      	mvns	r3, r3
 8006090:	401a      	ands	r2, r3
 8006092:	6a39      	ldr	r1, [r7, #32]
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	fa01 f303 	lsl.w	r3, r1, r3
 800609a:	431a      	orrs	r2, r3
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f000 8096 	beq.w	80061da <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80060ae:	4b59      	ldr	r3, [pc, #356]	; (8006214 <HAL_GPIO_Init+0x298>)
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	4a58      	ldr	r2, [pc, #352]	; (8006214 <HAL_GPIO_Init+0x298>)
 80060b4:	f043 0301 	orr.w	r3, r3, #1
 80060b8:	6193      	str	r3, [r2, #24]
 80060ba:	4b56      	ldr	r3, [pc, #344]	; (8006214 <HAL_GPIO_Init+0x298>)
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	f003 0301 	and.w	r3, r3, #1
 80060c2:	60bb      	str	r3, [r7, #8]
 80060c4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80060c6:	4a54      	ldr	r2, [pc, #336]	; (8006218 <HAL_GPIO_Init+0x29c>)
 80060c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ca:	089b      	lsrs	r3, r3, #2
 80060cc:	3302      	adds	r3, #2
 80060ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060d2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80060d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d6:	f003 0303 	and.w	r3, r3, #3
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	220f      	movs	r2, #15
 80060de:	fa02 f303 	lsl.w	r3, r2, r3
 80060e2:	43db      	mvns	r3, r3
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	4013      	ands	r3, r2
 80060e8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a4b      	ldr	r2, [pc, #300]	; (800621c <HAL_GPIO_Init+0x2a0>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d013      	beq.n	800611a <HAL_GPIO_Init+0x19e>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a4a      	ldr	r2, [pc, #296]	; (8006220 <HAL_GPIO_Init+0x2a4>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d00d      	beq.n	8006116 <HAL_GPIO_Init+0x19a>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a49      	ldr	r2, [pc, #292]	; (8006224 <HAL_GPIO_Init+0x2a8>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d007      	beq.n	8006112 <HAL_GPIO_Init+0x196>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a48      	ldr	r2, [pc, #288]	; (8006228 <HAL_GPIO_Init+0x2ac>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d101      	bne.n	800610e <HAL_GPIO_Init+0x192>
 800610a:	2303      	movs	r3, #3
 800610c:	e006      	b.n	800611c <HAL_GPIO_Init+0x1a0>
 800610e:	2304      	movs	r3, #4
 8006110:	e004      	b.n	800611c <HAL_GPIO_Init+0x1a0>
 8006112:	2302      	movs	r3, #2
 8006114:	e002      	b.n	800611c <HAL_GPIO_Init+0x1a0>
 8006116:	2301      	movs	r3, #1
 8006118:	e000      	b.n	800611c <HAL_GPIO_Init+0x1a0>
 800611a:	2300      	movs	r3, #0
 800611c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800611e:	f002 0203 	and.w	r2, r2, #3
 8006122:	0092      	lsls	r2, r2, #2
 8006124:	4093      	lsls	r3, r2
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	4313      	orrs	r3, r2
 800612a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800612c:	493a      	ldr	r1, [pc, #232]	; (8006218 <HAL_GPIO_Init+0x29c>)
 800612e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006130:	089b      	lsrs	r3, r3, #2
 8006132:	3302      	adds	r3, #2
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d006      	beq.n	8006154 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006146:	4b39      	ldr	r3, [pc, #228]	; (800622c <HAL_GPIO_Init+0x2b0>)
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	4938      	ldr	r1, [pc, #224]	; (800622c <HAL_GPIO_Init+0x2b0>)
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	4313      	orrs	r3, r2
 8006150:	600b      	str	r3, [r1, #0]
 8006152:	e006      	b.n	8006162 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006154:	4b35      	ldr	r3, [pc, #212]	; (800622c <HAL_GPIO_Init+0x2b0>)
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	43db      	mvns	r3, r3
 800615c:	4933      	ldr	r1, [pc, #204]	; (800622c <HAL_GPIO_Init+0x2b0>)
 800615e:	4013      	ands	r3, r2
 8006160:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d006      	beq.n	800617c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800616e:	4b2f      	ldr	r3, [pc, #188]	; (800622c <HAL_GPIO_Init+0x2b0>)
 8006170:	685a      	ldr	r2, [r3, #4]
 8006172:	492e      	ldr	r1, [pc, #184]	; (800622c <HAL_GPIO_Init+0x2b0>)
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	4313      	orrs	r3, r2
 8006178:	604b      	str	r3, [r1, #4]
 800617a:	e006      	b.n	800618a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800617c:	4b2b      	ldr	r3, [pc, #172]	; (800622c <HAL_GPIO_Init+0x2b0>)
 800617e:	685a      	ldr	r2, [r3, #4]
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	43db      	mvns	r3, r3
 8006184:	4929      	ldr	r1, [pc, #164]	; (800622c <HAL_GPIO_Init+0x2b0>)
 8006186:	4013      	ands	r3, r2
 8006188:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006192:	2b00      	cmp	r3, #0
 8006194:	d006      	beq.n	80061a4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006196:	4b25      	ldr	r3, [pc, #148]	; (800622c <HAL_GPIO_Init+0x2b0>)
 8006198:	689a      	ldr	r2, [r3, #8]
 800619a:	4924      	ldr	r1, [pc, #144]	; (800622c <HAL_GPIO_Init+0x2b0>)
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	4313      	orrs	r3, r2
 80061a0:	608b      	str	r3, [r1, #8]
 80061a2:	e006      	b.n	80061b2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80061a4:	4b21      	ldr	r3, [pc, #132]	; (800622c <HAL_GPIO_Init+0x2b0>)
 80061a6:	689a      	ldr	r2, [r3, #8]
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	43db      	mvns	r3, r3
 80061ac:	491f      	ldr	r1, [pc, #124]	; (800622c <HAL_GPIO_Init+0x2b0>)
 80061ae:	4013      	ands	r3, r2
 80061b0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d006      	beq.n	80061cc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80061be:	4b1b      	ldr	r3, [pc, #108]	; (800622c <HAL_GPIO_Init+0x2b0>)
 80061c0:	68da      	ldr	r2, [r3, #12]
 80061c2:	491a      	ldr	r1, [pc, #104]	; (800622c <HAL_GPIO_Init+0x2b0>)
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	4313      	orrs	r3, r2
 80061c8:	60cb      	str	r3, [r1, #12]
 80061ca:	e006      	b.n	80061da <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80061cc:	4b17      	ldr	r3, [pc, #92]	; (800622c <HAL_GPIO_Init+0x2b0>)
 80061ce:	68da      	ldr	r2, [r3, #12]
 80061d0:	69bb      	ldr	r3, [r7, #24]
 80061d2:	43db      	mvns	r3, r3
 80061d4:	4915      	ldr	r1, [pc, #84]	; (800622c <HAL_GPIO_Init+0x2b0>)
 80061d6:	4013      	ands	r3, r2
 80061d8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80061da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061dc:	3301      	adds	r3, #1
 80061de:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e6:	fa22 f303 	lsr.w	r3, r2, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	f47f aed0 	bne.w	8005f90 <HAL_GPIO_Init+0x14>
  }
}
 80061f0:	bf00      	nop
 80061f2:	372c      	adds	r7, #44	; 0x2c
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bc80      	pop	{r7}
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	10210000 	.word	0x10210000
 8006200:	10110000 	.word	0x10110000
 8006204:	10120000 	.word	0x10120000
 8006208:	10310000 	.word	0x10310000
 800620c:	10320000 	.word	0x10320000
 8006210:	10220000 	.word	0x10220000
 8006214:	40021000 	.word	0x40021000
 8006218:	40010000 	.word	0x40010000
 800621c:	40010800 	.word	0x40010800
 8006220:	40010c00 	.word	0x40010c00
 8006224:	40011000 	.word	0x40011000
 8006228:	40011400 	.word	0x40011400
 800622c:	40010400 	.word	0x40010400

08006230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	460b      	mov	r3, r1
 800623a:	807b      	strh	r3, [r7, #2]
 800623c:	4613      	mov	r3, r2
 800623e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006240:	787b      	ldrb	r3, [r7, #1]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006246:	887a      	ldrh	r2, [r7, #2]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800624c:	e003      	b.n	8006256 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800624e:	887b      	ldrh	r3, [r7, #2]
 8006250:	041a      	lsls	r2, r3, #16
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	611a      	str	r2, [r3, #16]
}
 8006256:	bf00      	nop
 8006258:	370c      	adds	r7, #12
 800625a:	46bd      	mov	sp, r7
 800625c:	bc80      	pop	{r7}
 800625e:	4770      	bx	lr

08006260 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	460b      	mov	r3, r1
 800626a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	68da      	ldr	r2, [r3, #12]
 8006270:	887b      	ldrh	r3, [r7, #2]
 8006272:	4013      	ands	r3, r2
 8006274:	2b00      	cmp	r3, #0
 8006276:	d003      	beq.n	8006280 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006278:	887a      	ldrh	r2, [r7, #2]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800627e:	e002      	b.n	8006286 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006280:	887a      	ldrh	r2, [r7, #2]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	611a      	str	r2, [r3, #16]
}
 8006286:	bf00      	nop
 8006288:	370c      	adds	r7, #12
 800628a:	46bd      	mov	sp, r7
 800628c:	bc80      	pop	{r7}
 800628e:	4770      	bx	lr

08006290 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d101      	bne.n	80062a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e10f      	b.n	80064c2 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d106      	bne.n	80062bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f7fc ff12 	bl	80030e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2224      	movs	r2, #36	; 0x24
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f022 0201 	bic.w	r2, r2, #1
 80062d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80062d4:	f001 fb40 	bl	8007958 <HAL_RCC_GetPCLK1Freq>
 80062d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	4a7b      	ldr	r2, [pc, #492]	; (80064cc <HAL_I2C_Init+0x23c>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d807      	bhi.n	80062f4 <HAL_I2C_Init+0x64>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	4a7a      	ldr	r2, [pc, #488]	; (80064d0 <HAL_I2C_Init+0x240>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	bf94      	ite	ls
 80062ec:	2301      	movls	r3, #1
 80062ee:	2300      	movhi	r3, #0
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	e006      	b.n	8006302 <HAL_I2C_Init+0x72>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	4a77      	ldr	r2, [pc, #476]	; (80064d4 <HAL_I2C_Init+0x244>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	bf94      	ite	ls
 80062fc:	2301      	movls	r3, #1
 80062fe:	2300      	movhi	r3, #0
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b00      	cmp	r3, #0
 8006304:	d001      	beq.n	800630a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e0db      	b.n	80064c2 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	4a72      	ldr	r2, [pc, #456]	; (80064d8 <HAL_I2C_Init+0x248>)
 800630e:	fba2 2303 	umull	r2, r3, r2, r3
 8006312:	0c9b      	lsrs	r3, r3, #18
 8006314:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68ba      	ldr	r2, [r7, #8]
 8006326:	430a      	orrs	r2, r1
 8006328:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	6a1b      	ldr	r3, [r3, #32]
 8006330:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	4a64      	ldr	r2, [pc, #400]	; (80064cc <HAL_I2C_Init+0x23c>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d802      	bhi.n	8006344 <HAL_I2C_Init+0xb4>
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	3301      	adds	r3, #1
 8006342:	e009      	b.n	8006358 <HAL_I2C_Init+0xc8>
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800634a:	fb02 f303 	mul.w	r3, r2, r3
 800634e:	4a63      	ldr	r2, [pc, #396]	; (80064dc <HAL_I2C_Init+0x24c>)
 8006350:	fba2 2303 	umull	r2, r3, r2, r3
 8006354:	099b      	lsrs	r3, r3, #6
 8006356:	3301      	adds	r3, #1
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	6812      	ldr	r2, [r2, #0]
 800635c:	430b      	orrs	r3, r1
 800635e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	69db      	ldr	r3, [r3, #28]
 8006366:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800636a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	4956      	ldr	r1, [pc, #344]	; (80064cc <HAL_I2C_Init+0x23c>)
 8006374:	428b      	cmp	r3, r1
 8006376:	d80d      	bhi.n	8006394 <HAL_I2C_Init+0x104>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	1e59      	subs	r1, r3, #1
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	005b      	lsls	r3, r3, #1
 8006382:	fbb1 f3f3 	udiv	r3, r1, r3
 8006386:	3301      	adds	r3, #1
 8006388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800638c:	2b04      	cmp	r3, #4
 800638e:	bf38      	it	cc
 8006390:	2304      	movcc	r3, #4
 8006392:	e04f      	b.n	8006434 <HAL_I2C_Init+0x1a4>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d111      	bne.n	80063c0 <HAL_I2C_Init+0x130>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	1e58      	subs	r0, r3, #1
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6859      	ldr	r1, [r3, #4]
 80063a4:	460b      	mov	r3, r1
 80063a6:	005b      	lsls	r3, r3, #1
 80063a8:	440b      	add	r3, r1
 80063aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80063ae:	3301      	adds	r3, #1
 80063b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	bf0c      	ite	eq
 80063b8:	2301      	moveq	r3, #1
 80063ba:	2300      	movne	r3, #0
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	e012      	b.n	80063e6 <HAL_I2C_Init+0x156>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	1e58      	subs	r0, r3, #1
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6859      	ldr	r1, [r3, #4]
 80063c8:	460b      	mov	r3, r1
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	440b      	add	r3, r1
 80063ce:	0099      	lsls	r1, r3, #2
 80063d0:	440b      	add	r3, r1
 80063d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80063d6:	3301      	adds	r3, #1
 80063d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063dc:	2b00      	cmp	r3, #0
 80063de:	bf0c      	ite	eq
 80063e0:	2301      	moveq	r3, #1
 80063e2:	2300      	movne	r3, #0
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d001      	beq.n	80063ee <HAL_I2C_Init+0x15e>
 80063ea:	2301      	movs	r3, #1
 80063ec:	e022      	b.n	8006434 <HAL_I2C_Init+0x1a4>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d10e      	bne.n	8006414 <HAL_I2C_Init+0x184>
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	1e58      	subs	r0, r3, #1
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6859      	ldr	r1, [r3, #4]
 80063fe:	460b      	mov	r3, r1
 8006400:	005b      	lsls	r3, r3, #1
 8006402:	440b      	add	r3, r1
 8006404:	fbb0 f3f3 	udiv	r3, r0, r3
 8006408:	3301      	adds	r3, #1
 800640a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800640e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006412:	e00f      	b.n	8006434 <HAL_I2C_Init+0x1a4>
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	1e58      	subs	r0, r3, #1
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6859      	ldr	r1, [r3, #4]
 800641c:	460b      	mov	r3, r1
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	440b      	add	r3, r1
 8006422:	0099      	lsls	r1, r3, #2
 8006424:	440b      	add	r3, r1
 8006426:	fbb0 f3f3 	udiv	r3, r0, r3
 800642a:	3301      	adds	r3, #1
 800642c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006430:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006434:	6879      	ldr	r1, [r7, #4]
 8006436:	6809      	ldr	r1, [r1, #0]
 8006438:	4313      	orrs	r3, r2
 800643a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	69da      	ldr	r2, [r3, #28]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	431a      	orrs	r2, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	430a      	orrs	r2, r1
 8006456:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006462:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	6911      	ldr	r1, [r2, #16]
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	68d2      	ldr	r2, [r2, #12]
 800646e:	4311      	orrs	r1, r2
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	6812      	ldr	r2, [r2, #0]
 8006474:	430b      	orrs	r3, r1
 8006476:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	695a      	ldr	r2, [r3, #20]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	699b      	ldr	r3, [r3, #24]
 800648a:	431a      	orrs	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	430a      	orrs	r2, r1
 8006492:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f042 0201 	orr.w	r2, r2, #1
 80064a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2220      	movs	r2, #32
 80064ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80064c0:	2300      	movs	r3, #0
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3710      	adds	r7, #16
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}
 80064ca:	bf00      	nop
 80064cc:	000186a0 	.word	0x000186a0
 80064d0:	001e847f 	.word	0x001e847f
 80064d4:	003d08ff 	.word	0x003d08ff
 80064d8:	431bde83 	.word	0x431bde83
 80064dc:	10624dd3 	.word	0x10624dd3

080064e0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b088      	sub	sp, #32
 80064e4:	af02      	add	r7, sp, #8
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	4608      	mov	r0, r1
 80064ea:	4611      	mov	r1, r2
 80064ec:	461a      	mov	r2, r3
 80064ee:	4603      	mov	r3, r0
 80064f0:	817b      	strh	r3, [r7, #10]
 80064f2:	460b      	mov	r3, r1
 80064f4:	813b      	strh	r3, [r7, #8]
 80064f6:	4613      	mov	r3, r2
 80064f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80064fa:	f7fe fd59 	bl	8004fb0 <HAL_GetTick>
 80064fe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006506:	b2db      	uxtb	r3, r3
 8006508:	2b20      	cmp	r3, #32
 800650a:	f040 80d9 	bne.w	80066c0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	9300      	str	r3, [sp, #0]
 8006512:	2319      	movs	r3, #25
 8006514:	2201      	movs	r2, #1
 8006516:	496d      	ldr	r1, [pc, #436]	; (80066cc <HAL_I2C_Mem_Write+0x1ec>)
 8006518:	68f8      	ldr	r0, [r7, #12]
 800651a:	f000 fc6b 	bl	8006df4 <I2C_WaitOnFlagUntilTimeout>
 800651e:	4603      	mov	r3, r0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d001      	beq.n	8006528 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006524:	2302      	movs	r3, #2
 8006526:	e0cc      	b.n	80066c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800652e:	2b01      	cmp	r3, #1
 8006530:	d101      	bne.n	8006536 <HAL_I2C_Mem_Write+0x56>
 8006532:	2302      	movs	r3, #2
 8006534:	e0c5      	b.n	80066c2 <HAL_I2C_Mem_Write+0x1e2>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0301 	and.w	r3, r3, #1
 8006548:	2b01      	cmp	r3, #1
 800654a:	d007      	beq.n	800655c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f042 0201 	orr.w	r2, r2, #1
 800655a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800656a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2221      	movs	r2, #33	; 0x21
 8006570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2240      	movs	r2, #64	; 0x40
 8006578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6a3a      	ldr	r2, [r7, #32]
 8006586:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800658c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006592:	b29a      	uxth	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	4a4d      	ldr	r2, [pc, #308]	; (80066d0 <HAL_I2C_Mem_Write+0x1f0>)
 800659c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800659e:	88f8      	ldrh	r0, [r7, #6]
 80065a0:	893a      	ldrh	r2, [r7, #8]
 80065a2:	8979      	ldrh	r1, [r7, #10]
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	9301      	str	r3, [sp, #4]
 80065a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065aa:	9300      	str	r3, [sp, #0]
 80065ac:	4603      	mov	r3, r0
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f000 fac6 	bl	8006b40 <I2C_RequestMemoryWrite>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d052      	beq.n	8006660 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e081      	b.n	80066c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065c2:	68f8      	ldr	r0, [r7, #12]
 80065c4:	f000 fcec 	bl	8006fa0 <I2C_WaitOnTXEFlagUntilTimeout>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00d      	beq.n	80065ea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d2:	2b04      	cmp	r3, #4
 80065d4:	d107      	bne.n	80065e6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e06b      	b.n	80066c2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ee:	781a      	ldrb	r2, [r3, #0]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fa:	1c5a      	adds	r2, r3, #1
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006604:	3b01      	subs	r3, #1
 8006606:	b29a      	uxth	r2, r3
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006610:	b29b      	uxth	r3, r3
 8006612:	3b01      	subs	r3, #1
 8006614:	b29a      	uxth	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	f003 0304 	and.w	r3, r3, #4
 8006624:	2b04      	cmp	r3, #4
 8006626:	d11b      	bne.n	8006660 <HAL_I2C_Mem_Write+0x180>
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800662c:	2b00      	cmp	r3, #0
 800662e:	d017      	beq.n	8006660 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006634:	781a      	ldrb	r2, [r3, #0]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006640:	1c5a      	adds	r2, r3, #1
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800664a:	3b01      	subs	r3, #1
 800664c:	b29a      	uxth	r2, r3
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006656:	b29b      	uxth	r3, r3
 8006658:	3b01      	subs	r3, #1
 800665a:	b29a      	uxth	r2, r3
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006664:	2b00      	cmp	r3, #0
 8006666:	d1aa      	bne.n	80065be <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006668:	697a      	ldr	r2, [r7, #20]
 800666a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800666c:	68f8      	ldr	r0, [r7, #12]
 800666e:	f000 fcd8 	bl	8007022 <I2C_WaitOnBTFFlagUntilTimeout>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00d      	beq.n	8006694 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800667c:	2b04      	cmp	r3, #4
 800667e:	d107      	bne.n	8006690 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800668e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	e016      	b.n	80066c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80066bc:	2300      	movs	r3, #0
 80066be:	e000      	b.n	80066c2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80066c0:	2302      	movs	r3, #2
  }
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3718      	adds	r7, #24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	00100002 	.word	0x00100002
 80066d0:	ffff0000 	.word	0xffff0000

080066d4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b08c      	sub	sp, #48	; 0x30
 80066d8:	af02      	add	r7, sp, #8
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	4608      	mov	r0, r1
 80066de:	4611      	mov	r1, r2
 80066e0:	461a      	mov	r2, r3
 80066e2:	4603      	mov	r3, r0
 80066e4:	817b      	strh	r3, [r7, #10]
 80066e6:	460b      	mov	r3, r1
 80066e8:	813b      	strh	r3, [r7, #8]
 80066ea:	4613      	mov	r3, r2
 80066ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80066ee:	f7fe fc5f 	bl	8004fb0 <HAL_GetTick>
 80066f2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	2b20      	cmp	r3, #32
 80066fe:	f040 8218 	bne.w	8006b32 <HAL_I2C_Mem_Read+0x45e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	2319      	movs	r3, #25
 8006708:	2201      	movs	r2, #1
 800670a:	4981      	ldr	r1, [pc, #516]	; (8006910 <HAL_I2C_Mem_Read+0x23c>)
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f000 fb71 	bl	8006df4 <I2C_WaitOnFlagUntilTimeout>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d001      	beq.n	800671c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006718:	2302      	movs	r3, #2
 800671a:	e20b      	b.n	8006b34 <HAL_I2C_Mem_Read+0x460>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006722:	2b01      	cmp	r3, #1
 8006724:	d101      	bne.n	800672a <HAL_I2C_Mem_Read+0x56>
 8006726:	2302      	movs	r3, #2
 8006728:	e204      	b.n	8006b34 <HAL_I2C_Mem_Read+0x460>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0301 	and.w	r3, r3, #1
 800673c:	2b01      	cmp	r3, #1
 800673e:	d007      	beq.n	8006750 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f042 0201 	orr.w	r2, r2, #1
 800674e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800675e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2222      	movs	r2, #34	; 0x22
 8006764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2240      	movs	r2, #64	; 0x40
 800676c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2200      	movs	r2, #0
 8006774:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800677a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006780:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006786:	b29a      	uxth	r2, r3
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	4a61      	ldr	r2, [pc, #388]	; (8006914 <HAL_I2C_Mem_Read+0x240>)
 8006790:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006792:	88f8      	ldrh	r0, [r7, #6]
 8006794:	893a      	ldrh	r2, [r7, #8]
 8006796:	8979      	ldrh	r1, [r7, #10]
 8006798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800679a:	9301      	str	r3, [sp, #4]
 800679c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800679e:	9300      	str	r3, [sp, #0]
 80067a0:	4603      	mov	r3, r0
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	f000 fa56 	bl	8006c54 <I2C_RequestMemoryRead>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d001      	beq.n	80067b2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e1c0      	b.n	8006b34 <HAL_I2C_Mem_Read+0x460>
    }

    if (hi2c->XferSize == 0U)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d113      	bne.n	80067e2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067ba:	2300      	movs	r3, #0
 80067bc:	623b      	str	r3, [r7, #32]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	695b      	ldr	r3, [r3, #20]
 80067c4:	623b      	str	r3, [r7, #32]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	623b      	str	r3, [r7, #32]
 80067ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067de:	601a      	str	r2, [r3, #0]
 80067e0:	e194      	b.n	8006b0c <HAL_I2C_Mem_Read+0x438>
    }
    else if (hi2c->XferSize == 1U)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d11d      	bne.n	8006826 <HAL_I2C_Mem_Read+0x152>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067f8:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80067fa:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067fc:	2300      	movs	r3, #0
 80067fe:	61fb      	str	r3, [r7, #28]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	61fb      	str	r3, [r7, #28]
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	699b      	ldr	r3, [r3, #24]
 800680e:	61fb      	str	r3, [r7, #28]
 8006810:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006820:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006822:	b662      	cpsie	i
 8006824:	e172      	b.n	8006b0c <HAL_I2C_Mem_Read+0x438>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800682a:	2b02      	cmp	r3, #2
 800682c:	d11d      	bne.n	800686a <HAL_I2C_Mem_Read+0x196>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800683c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800683e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006840:	2300      	movs	r3, #0
 8006842:	61bb      	str	r3, [r7, #24]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	61bb      	str	r3, [r7, #24]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	61bb      	str	r3, [r7, #24]
 8006854:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006864:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006866:	b662      	cpsie	i
 8006868:	e150      	b.n	8006b0c <HAL_I2C_Mem_Read+0x438>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006878:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800687a:	2300      	movs	r3, #0
 800687c:	617b      	str	r3, [r7, #20]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	695b      	ldr	r3, [r3, #20]
 8006884:	617b      	str	r3, [r7, #20]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	699b      	ldr	r3, [r3, #24]
 800688c:	617b      	str	r3, [r7, #20]
 800688e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006890:	e13c      	b.n	8006b0c <HAL_I2C_Mem_Read+0x438>
    {
      if (hi2c->XferSize <= 3U)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006896:	2b03      	cmp	r3, #3
 8006898:	f200 80f5 	bhi.w	8006a86 <HAL_I2C_Mem_Read+0x3b2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d123      	bne.n	80068ec <HAL_I2C_Mem_Read+0x218>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068a8:	68f8      	ldr	r0, [r7, #12]
 80068aa:	f000 fbfb 	bl	80070a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80068ae:	4603      	mov	r3, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d001      	beq.n	80068b8 <HAL_I2C_Mem_Read+0x1e4>
          {
            return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e13d      	b.n	8006b34 <HAL_I2C_Mem_Read+0x460>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	691a      	ldr	r2, [r3, #16]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c2:	b2d2      	uxtb	r2, r2
 80068c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ca:	1c5a      	adds	r2, r3, #1
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068d4:	3b01      	subs	r3, #1
 80068d6:	b29a      	uxth	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	3b01      	subs	r3, #1
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068ea:	e10f      	b.n	8006b0c <HAL_I2C_Mem_Read+0x438>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	d150      	bne.n	8006996 <HAL_I2C_Mem_Read+0x2c2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80068f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068fa:	2200      	movs	r2, #0
 80068fc:	4906      	ldr	r1, [pc, #24]	; (8006918 <HAL_I2C_Mem_Read+0x244>)
 80068fe:	68f8      	ldr	r0, [r7, #12]
 8006900:	f000 fa78 	bl	8006df4 <I2C_WaitOnFlagUntilTimeout>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d008      	beq.n	800691c <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	e112      	b.n	8006b34 <HAL_I2C_Mem_Read+0x460>
 800690e:	bf00      	nop
 8006910:	00100002 	.word	0x00100002
 8006914:	ffff0000 	.word	0xffff0000
 8006918:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800691c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800692c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	691a      	ldr	r2, [r3, #16]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006938:	b2d2      	uxtb	r2, r2
 800693a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006940:	1c5a      	adds	r2, r3, #1
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800694a:	3b01      	subs	r3, #1
 800694c:	b29a      	uxth	r2, r3
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006956:	b29b      	uxth	r3, r3
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006960:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	691a      	ldr	r2, [r3, #16]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800696c:	b2d2      	uxtb	r2, r2
 800696e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006974:	1c5a      	adds	r2, r3, #1
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800697e:	3b01      	subs	r3, #1
 8006980:	b29a      	uxth	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800698a:	b29b      	uxth	r3, r3
 800698c:	3b01      	subs	r3, #1
 800698e:	b29a      	uxth	r2, r3
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006994:	e0ba      	b.n	8006b0c <HAL_I2C_Mem_Read+0x438>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006998:	9300      	str	r3, [sp, #0]
 800699a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800699c:	2200      	movs	r2, #0
 800699e:	4967      	ldr	r1, [pc, #412]	; (8006b3c <HAL_I2C_Mem_Read+0x468>)
 80069a0:	68f8      	ldr	r0, [r7, #12]
 80069a2:	f000 fa27 	bl	8006df4 <I2C_WaitOnFlagUntilTimeout>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <HAL_I2C_Mem_Read+0x2dc>
          {
            return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e0c1      	b.n	8006b34 <HAL_I2C_Mem_Read+0x460>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069be:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80069c0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	691a      	ldr	r2, [r3, #16]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069cc:	b2d2      	uxtb	r2, r2
 80069ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d4:	1c5a      	adds	r2, r3, #1
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069de:	3b01      	subs	r3, #1
 80069e0:	b29a      	uxth	r2, r3
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	3b01      	subs	r3, #1
 80069ee:	b29a      	uxth	r2, r3
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069fa:	2200      	movs	r2, #0
 80069fc:	494f      	ldr	r1, [pc, #316]	; (8006b3c <HAL_I2C_Mem_Read+0x468>)
 80069fe:	68f8      	ldr	r0, [r7, #12]
 8006a00:	f000 f9f8 	bl	8006df4 <I2C_WaitOnFlagUntilTimeout>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d001      	beq.n	8006a0e <HAL_I2C_Mem_Read+0x33a>
          {
            return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e092      	b.n	8006b34 <HAL_I2C_Mem_Read+0x460>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a1c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	691a      	ldr	r2, [r3, #16]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a28:	b2d2      	uxtb	r2, r2
 8006a2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a30:	1c5a      	adds	r2, r3, #1
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	b29a      	uxth	r2, r3
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006a50:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	691a      	ldr	r2, [r3, #16]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5c:	b2d2      	uxtb	r2, r2
 8006a5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a64:	1c5a      	adds	r2, r3, #1
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	3b01      	subs	r3, #1
 8006a7e:	b29a      	uxth	r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a84:	e042      	b.n	8006b0c <HAL_I2C_Mem_Read+0x438>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a88:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006a8a:	68f8      	ldr	r0, [r7, #12]
 8006a8c:	f000 fb0a 	bl	80070a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a90:	4603      	mov	r3, r0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d001      	beq.n	8006a9a <HAL_I2C_Mem_Read+0x3c6>
        {
          return HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e04c      	b.n	8006b34 <HAL_I2C_Mem_Read+0x460>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	691a      	ldr	r2, [r3, #16]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa4:	b2d2      	uxtb	r2, r2
 8006aa6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aac:	1c5a      	adds	r2, r3, #1
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	f003 0304 	and.w	r3, r3, #4
 8006ad6:	2b04      	cmp	r3, #4
 8006ad8:	d118      	bne.n	8006b0c <HAL_I2C_Mem_Read+0x438>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	691a      	ldr	r2, [r3, #16]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae4:	b2d2      	uxtb	r2, r2
 8006ae6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aec:	1c5a      	adds	r2, r3, #1
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006af6:	3b01      	subs	r3, #1
 8006af8:	b29a      	uxth	r2, r3
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	3b01      	subs	r3, #1
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f47f aebe 	bne.w	8006892 <HAL_I2C_Mem_Read+0x1be>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2220      	movs	r2, #32
 8006b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	e000      	b.n	8006b34 <HAL_I2C_Mem_Read+0x460>
  }
  else
  {
    return HAL_BUSY;
 8006b32:	2302      	movs	r3, #2
  }
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3728      	adds	r7, #40	; 0x28
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	00010004 	.word	0x00010004

08006b40 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b088      	sub	sp, #32
 8006b44:	af02      	add	r7, sp, #8
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	4608      	mov	r0, r1
 8006b4a:	4611      	mov	r1, r2
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	4603      	mov	r3, r0
 8006b50:	817b      	strh	r3, [r7, #10]
 8006b52:	460b      	mov	r3, r1
 8006b54:	813b      	strh	r3, [r7, #8]
 8006b56:	4613      	mov	r3, r2
 8006b58:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6c:	9300      	str	r3, [sp, #0]
 8006b6e:	6a3b      	ldr	r3, [r7, #32]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b76:	68f8      	ldr	r0, [r7, #12]
 8006b78:	f000 f93c 	bl	8006df4 <I2C_WaitOnFlagUntilTimeout>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d001      	beq.n	8006b86 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e05f      	b.n	8006c46 <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006b86:	897b      	ldrh	r3, [r7, #10]
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006b94:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b98:	6a3a      	ldr	r2, [r7, #32]
 8006b9a:	492d      	ldr	r1, [pc, #180]	; (8006c50 <I2C_RequestMemoryWrite+0x110>)
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 f980 	bl	8006ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d001      	beq.n	8006bac <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e04c      	b.n	8006c46 <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bac:	2300      	movs	r3, #0
 8006bae:	617b      	str	r3, [r7, #20]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	695b      	ldr	r3, [r3, #20]
 8006bb6:	617b      	str	r3, [r7, #20]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	699b      	ldr	r3, [r3, #24]
 8006bbe:	617b      	str	r3, [r7, #20]
 8006bc0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bc4:	6a39      	ldr	r1, [r7, #32]
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f000 f9ea 	bl	8006fa0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00d      	beq.n	8006bee <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd6:	2b04      	cmp	r3, #4
 8006bd8:	d107      	bne.n	8006bea <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006be8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	e02b      	b.n	8006c46 <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006bee:	88fb      	ldrh	r3, [r7, #6]
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d105      	bne.n	8006c00 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006bf4:	893b      	ldrh	r3, [r7, #8]
 8006bf6:	b2da      	uxtb	r2, r3
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	611a      	str	r2, [r3, #16]
 8006bfe:	e021      	b.n	8006c44 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c00:	893b      	ldrh	r3, [r7, #8]
 8006c02:	0a1b      	lsrs	r3, r3, #8
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	b2da      	uxtb	r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c10:	6a39      	ldr	r1, [r7, #32]
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f000 f9c4 	bl	8006fa0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00d      	beq.n	8006c3a <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c22:	2b04      	cmp	r3, #4
 8006c24:	d107      	bne.n	8006c36 <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c34:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e005      	b.n	8006c46 <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c3a:	893b      	ldrh	r3, [r7, #8]
 8006c3c:	b2da      	uxtb	r2, r3
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006c44:	2300      	movs	r3, #0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3718      	adds	r7, #24
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	bf00      	nop
 8006c50:	00010002 	.word	0x00010002

08006c54 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b088      	sub	sp, #32
 8006c58:	af02      	add	r7, sp, #8
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	4608      	mov	r0, r1
 8006c5e:	4611      	mov	r1, r2
 8006c60:	461a      	mov	r2, r3
 8006c62:	4603      	mov	r3, r0
 8006c64:	817b      	strh	r3, [r7, #10]
 8006c66:	460b      	mov	r3, r1
 8006c68:	813b      	strh	r3, [r7, #8]
 8006c6a:	4613      	mov	r3, r2
 8006c6c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006c7c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c90:	9300      	str	r3, [sp, #0]
 8006c92:	6a3b      	ldr	r3, [r7, #32]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f000 f8aa 	bl	8006df4 <I2C_WaitOnFlagUntilTimeout>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d001      	beq.n	8006caa <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e09e      	b.n	8006de8 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006caa:	897b      	ldrh	r3, [r7, #10]
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	461a      	mov	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006cb8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cbc:	6a3a      	ldr	r2, [r7, #32]
 8006cbe:	494c      	ldr	r1, [pc, #304]	; (8006df0 <I2C_RequestMemoryRead+0x19c>)
 8006cc0:	68f8      	ldr	r0, [r7, #12]
 8006cc2:	f000 f8ee 	bl	8006ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d001      	beq.n	8006cd0 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e08b      	b.n	8006de8 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	617b      	str	r3, [r7, #20]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	695b      	ldr	r3, [r3, #20]
 8006cda:	617b      	str	r3, [r7, #20]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	699b      	ldr	r3, [r3, #24]
 8006ce2:	617b      	str	r3, [r7, #20]
 8006ce4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ce8:	6a39      	ldr	r1, [r7, #32]
 8006cea:	68f8      	ldr	r0, [r7, #12]
 8006cec:	f000 f958 	bl	8006fa0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00d      	beq.n	8006d12 <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfa:	2b04      	cmp	r3, #4
 8006cfc:	d107      	bne.n	8006d0e <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e06a      	b.n	8006de8 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d12:	88fb      	ldrh	r3, [r7, #6]
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d105      	bne.n	8006d24 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d18:	893b      	ldrh	r3, [r7, #8]
 8006d1a:	b2da      	uxtb	r2, r3
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	611a      	str	r2, [r3, #16]
 8006d22:	e021      	b.n	8006d68 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d24:	893b      	ldrh	r3, [r7, #8]
 8006d26:	0a1b      	lsrs	r3, r3, #8
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	b2da      	uxtb	r2, r3
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d34:	6a39      	ldr	r1, [r7, #32]
 8006d36:	68f8      	ldr	r0, [r7, #12]
 8006d38:	f000 f932 	bl	8006fa0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00d      	beq.n	8006d5e <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d46:	2b04      	cmp	r3, #4
 8006d48:	d107      	bne.n	8006d5a <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e044      	b.n	8006de8 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d5e:	893b      	ldrh	r3, [r7, #8]
 8006d60:	b2da      	uxtb	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d6a:	6a39      	ldr	r1, [r7, #32]
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f000 f917 	bl	8006fa0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d72:	4603      	mov	r3, r0
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00d      	beq.n	8006d94 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d7c:	2b04      	cmp	r3, #4
 8006d7e:	d107      	bne.n	8006d90 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	e029      	b.n	8006de8 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006da2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da6:	9300      	str	r3, [sp, #0]
 8006da8:	6a3b      	ldr	r3, [r7, #32]
 8006daa:	2200      	movs	r2, #0
 8006dac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f000 f81f 	bl	8006df4 <I2C_WaitOnFlagUntilTimeout>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d001      	beq.n	8006dc0 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e013      	b.n	8006de8 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006dc0:	897b      	ldrh	r3, [r7, #10]
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	f043 0301 	orr.w	r3, r3, #1
 8006dc8:	b2da      	uxtb	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd2:	6a3a      	ldr	r2, [r7, #32]
 8006dd4:	4906      	ldr	r1, [pc, #24]	; (8006df0 <I2C_RequestMemoryRead+0x19c>)
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f000 f863 	bl	8006ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d001      	beq.n	8006de6 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e000      	b.n	8006de8 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3718      	adds	r7, #24
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	00010002 	.word	0x00010002

08006df4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	60f8      	str	r0, [r7, #12]
 8006dfc:	60b9      	str	r1, [r7, #8]
 8006dfe:	603b      	str	r3, [r7, #0]
 8006e00:	4613      	mov	r3, r2
 8006e02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e04:	e025      	b.n	8006e52 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e0c:	d021      	beq.n	8006e52 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e0e:	f7fe f8cf 	bl	8004fb0 <HAL_GetTick>
 8006e12:	4602      	mov	r2, r0
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	1ad3      	subs	r3, r2, r3
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d302      	bcc.n	8006e24 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d116      	bne.n	8006e52 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2220      	movs	r2, #32
 8006e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e3e:	f043 0220 	orr.w	r2, r3, #32
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e023      	b.n	8006e9a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	0c1b      	lsrs	r3, r3, #16
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d10d      	bne.n	8006e78 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	43da      	mvns	r2, r3
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	4013      	ands	r3, r2
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	bf0c      	ite	eq
 8006e6e:	2301      	moveq	r3, #1
 8006e70:	2300      	movne	r3, #0
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	461a      	mov	r2, r3
 8006e76:	e00c      	b.n	8006e92 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	699b      	ldr	r3, [r3, #24]
 8006e7e:	43da      	mvns	r2, r3
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	4013      	ands	r3, r2
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	bf0c      	ite	eq
 8006e8a:	2301      	moveq	r3, #1
 8006e8c:	2300      	movne	r3, #0
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	461a      	mov	r2, r3
 8006e92:	79fb      	ldrb	r3, [r7, #7]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d0b6      	beq.n	8006e06 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3710      	adds	r7, #16
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}

08006ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006ea2:	b580      	push	{r7, lr}
 8006ea4:	b084      	sub	sp, #16
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	60f8      	str	r0, [r7, #12]
 8006eaa:	60b9      	str	r1, [r7, #8]
 8006eac:	607a      	str	r2, [r7, #4]
 8006eae:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006eb0:	e051      	b.n	8006f56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ebc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ec0:	d123      	bne.n	8006f0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ed0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006eda:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2220      	movs	r2, #32
 8006ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef6:	f043 0204 	orr.w	r2, r3, #4
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2200      	movs	r2, #0
 8006f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e046      	b.n	8006f98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f10:	d021      	beq.n	8006f56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f12:	f7fe f84d 	bl	8004fb0 <HAL_GetTick>
 8006f16:	4602      	mov	r2, r0
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	1ad3      	subs	r3, r2, r3
 8006f1c:	687a      	ldr	r2, [r7, #4]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d302      	bcc.n	8006f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d116      	bne.n	8006f56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2220      	movs	r2, #32
 8006f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f42:	f043 0220 	orr.w	r2, r3, #32
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	e020      	b.n	8006f98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	0c1b      	lsrs	r3, r3, #16
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d10c      	bne.n	8006f7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	695b      	ldr	r3, [r3, #20]
 8006f66:	43da      	mvns	r2, r3
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	4013      	ands	r3, r2
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	bf14      	ite	ne
 8006f72:	2301      	movne	r3, #1
 8006f74:	2300      	moveq	r3, #0
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	e00b      	b.n	8006f92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	699b      	ldr	r3, [r3, #24]
 8006f80:	43da      	mvns	r2, r3
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	4013      	ands	r3, r2
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	bf14      	ite	ne
 8006f8c:	2301      	movne	r3, #1
 8006f8e:	2300      	moveq	r3, #0
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d18d      	bne.n	8006eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006f96:	2300      	movs	r3, #0
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3710      	adds	r7, #16
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b084      	sub	sp, #16
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006fac:	e02d      	b.n	800700a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f000 f8ce 	bl	8007150 <I2C_IsAcknowledgeFailed>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d001      	beq.n	8006fbe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e02d      	b.n	800701a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fc4:	d021      	beq.n	800700a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fc6:	f7fd fff3 	bl	8004fb0 <HAL_GetTick>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	68ba      	ldr	r2, [r7, #8]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d302      	bcc.n	8006fdc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d116      	bne.n	800700a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2220      	movs	r2, #32
 8006fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff6:	f043 0220 	orr.w	r2, r3, #32
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e007      	b.n	800701a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	695b      	ldr	r3, [r3, #20]
 8007010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007014:	2b80      	cmp	r3, #128	; 0x80
 8007016:	d1ca      	bne.n	8006fae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}

08007022 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007022:	b580      	push	{r7, lr}
 8007024:	b084      	sub	sp, #16
 8007026:	af00      	add	r7, sp, #0
 8007028:	60f8      	str	r0, [r7, #12]
 800702a:	60b9      	str	r1, [r7, #8]
 800702c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800702e:	e02d      	b.n	800708c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f000 f88d 	bl	8007150 <I2C_IsAcknowledgeFailed>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d001      	beq.n	8007040 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e02d      	b.n	800709c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007046:	d021      	beq.n	800708c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007048:	f7fd ffb2 	bl	8004fb0 <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	68ba      	ldr	r2, [r7, #8]
 8007054:	429a      	cmp	r2, r3
 8007056:	d302      	bcc.n	800705e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d116      	bne.n	800708c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2200      	movs	r2, #0
 8007062:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2220      	movs	r2, #32
 8007068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2200      	movs	r2, #0
 8007070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007078:	f043 0220 	orr.w	r2, r3, #32
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2200      	movs	r2, #0
 8007084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e007      	b.n	800709c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	695b      	ldr	r3, [r3, #20]
 8007092:	f003 0304 	and.w	r3, r3, #4
 8007096:	2b04      	cmp	r3, #4
 8007098:	d1ca      	bne.n	8007030 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800709a:	2300      	movs	r3, #0
}
 800709c:	4618      	mov	r0, r3
 800709e:	3710      	adds	r7, #16
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}

080070a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b084      	sub	sp, #16
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80070b0:	e042      	b.n	8007138 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	695b      	ldr	r3, [r3, #20]
 80070b8:	f003 0310 	and.w	r3, r3, #16
 80070bc:	2b10      	cmp	r3, #16
 80070be:	d119      	bne.n	80070f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f06f 0210 	mvn.w	r2, #16
 80070c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2220      	movs	r2, #32
 80070d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e029      	b.n	8007148 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070f4:	f7fd ff5c 	bl	8004fb0 <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	68ba      	ldr	r2, [r7, #8]
 8007100:	429a      	cmp	r2, r3
 8007102:	d302      	bcc.n	800710a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d116      	bne.n	8007138 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2220      	movs	r2, #32
 8007114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2200      	movs	r2, #0
 800711c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007124:	f043 0220 	orr.w	r2, r3, #32
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2200      	movs	r2, #0
 8007130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	e007      	b.n	8007148 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007142:	2b40      	cmp	r3, #64	; 0x40
 8007144:	d1b5      	bne.n	80070b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3710      	adds	r7, #16
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007150:	b480      	push	{r7}
 8007152:	b083      	sub	sp, #12
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	695b      	ldr	r3, [r3, #20]
 800715e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007166:	d11b      	bne.n	80071a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007170:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2200      	movs	r2, #0
 8007176:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2220      	movs	r2, #32
 800717c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800718c:	f043 0204 	orr.w	r2, r3, #4
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e000      	b.n	80071a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	370c      	adds	r7, #12
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bc80      	pop	{r7}
 80071aa:	4770      	bx	lr

080071ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b086      	sub	sp, #24
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d101      	bne.n	80071be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e26c      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f003 0301 	and.w	r3, r3, #1
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f000 8087 	beq.w	80072da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80071cc:	4b92      	ldr	r3, [pc, #584]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	f003 030c 	and.w	r3, r3, #12
 80071d4:	2b04      	cmp	r3, #4
 80071d6:	d00c      	beq.n	80071f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80071d8:	4b8f      	ldr	r3, [pc, #572]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	f003 030c 	and.w	r3, r3, #12
 80071e0:	2b08      	cmp	r3, #8
 80071e2:	d112      	bne.n	800720a <HAL_RCC_OscConfig+0x5e>
 80071e4:	4b8c      	ldr	r3, [pc, #560]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071f0:	d10b      	bne.n	800720a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071f2:	4b89      	ldr	r3, [pc, #548]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d06c      	beq.n	80072d8 <HAL_RCC_OscConfig+0x12c>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d168      	bne.n	80072d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	e246      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007212:	d106      	bne.n	8007222 <HAL_RCC_OscConfig+0x76>
 8007214:	4b80      	ldr	r3, [pc, #512]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a7f      	ldr	r2, [pc, #508]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 800721a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800721e:	6013      	str	r3, [r2, #0]
 8007220:	e02e      	b.n	8007280 <HAL_RCC_OscConfig+0xd4>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d10c      	bne.n	8007244 <HAL_RCC_OscConfig+0x98>
 800722a:	4b7b      	ldr	r3, [pc, #492]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a7a      	ldr	r2, [pc, #488]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007230:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007234:	6013      	str	r3, [r2, #0]
 8007236:	4b78      	ldr	r3, [pc, #480]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a77      	ldr	r2, [pc, #476]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 800723c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007240:	6013      	str	r3, [r2, #0]
 8007242:	e01d      	b.n	8007280 <HAL_RCC_OscConfig+0xd4>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800724c:	d10c      	bne.n	8007268 <HAL_RCC_OscConfig+0xbc>
 800724e:	4b72      	ldr	r3, [pc, #456]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a71      	ldr	r2, [pc, #452]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007254:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007258:	6013      	str	r3, [r2, #0]
 800725a:	4b6f      	ldr	r3, [pc, #444]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a6e      	ldr	r2, [pc, #440]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007264:	6013      	str	r3, [r2, #0]
 8007266:	e00b      	b.n	8007280 <HAL_RCC_OscConfig+0xd4>
 8007268:	4b6b      	ldr	r3, [pc, #428]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a6a      	ldr	r2, [pc, #424]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 800726e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007272:	6013      	str	r3, [r2, #0]
 8007274:	4b68      	ldr	r3, [pc, #416]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a67      	ldr	r2, [pc, #412]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 800727a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800727e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d013      	beq.n	80072b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007288:	f7fd fe92 	bl	8004fb0 <HAL_GetTick>
 800728c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800728e:	e008      	b.n	80072a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007290:	f7fd fe8e 	bl	8004fb0 <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	2b64      	cmp	r3, #100	; 0x64
 800729c:	d901      	bls.n	80072a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	e1fa      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072a2:	4b5d      	ldr	r3, [pc, #372]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d0f0      	beq.n	8007290 <HAL_RCC_OscConfig+0xe4>
 80072ae:	e014      	b.n	80072da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072b0:	f7fd fe7e 	bl	8004fb0 <HAL_GetTick>
 80072b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072b6:	e008      	b.n	80072ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072b8:	f7fd fe7a 	bl	8004fb0 <HAL_GetTick>
 80072bc:	4602      	mov	r2, r0
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	1ad3      	subs	r3, r2, r3
 80072c2:	2b64      	cmp	r3, #100	; 0x64
 80072c4:	d901      	bls.n	80072ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e1e6      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072ca:	4b53      	ldr	r3, [pc, #332]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1f0      	bne.n	80072b8 <HAL_RCC_OscConfig+0x10c>
 80072d6:	e000      	b.n	80072da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0302 	and.w	r3, r3, #2
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d063      	beq.n	80073ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80072e6:	4b4c      	ldr	r3, [pc, #304]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	f003 030c 	and.w	r3, r3, #12
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d00b      	beq.n	800730a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80072f2:	4b49      	ldr	r3, [pc, #292]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	f003 030c 	and.w	r3, r3, #12
 80072fa:	2b08      	cmp	r3, #8
 80072fc:	d11c      	bne.n	8007338 <HAL_RCC_OscConfig+0x18c>
 80072fe:	4b46      	ldr	r3, [pc, #280]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007306:	2b00      	cmp	r3, #0
 8007308:	d116      	bne.n	8007338 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800730a:	4b43      	ldr	r3, [pc, #268]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 0302 	and.w	r3, r3, #2
 8007312:	2b00      	cmp	r3, #0
 8007314:	d005      	beq.n	8007322 <HAL_RCC_OscConfig+0x176>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	2b01      	cmp	r3, #1
 800731c:	d001      	beq.n	8007322 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e1ba      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007322:	4b3d      	ldr	r3, [pc, #244]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	695b      	ldr	r3, [r3, #20]
 800732e:	00db      	lsls	r3, r3, #3
 8007330:	4939      	ldr	r1, [pc, #228]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007332:	4313      	orrs	r3, r2
 8007334:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007336:	e03a      	b.n	80073ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	691b      	ldr	r3, [r3, #16]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d020      	beq.n	8007382 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007340:	4b36      	ldr	r3, [pc, #216]	; (800741c <HAL_RCC_OscConfig+0x270>)
 8007342:	2201      	movs	r2, #1
 8007344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007346:	f7fd fe33 	bl	8004fb0 <HAL_GetTick>
 800734a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800734c:	e008      	b.n	8007360 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800734e:	f7fd fe2f 	bl	8004fb0 <HAL_GetTick>
 8007352:	4602      	mov	r2, r0
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	1ad3      	subs	r3, r2, r3
 8007358:	2b02      	cmp	r3, #2
 800735a:	d901      	bls.n	8007360 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800735c:	2303      	movs	r3, #3
 800735e:	e19b      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007360:	4b2d      	ldr	r3, [pc, #180]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f003 0302 	and.w	r3, r3, #2
 8007368:	2b00      	cmp	r3, #0
 800736a:	d0f0      	beq.n	800734e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800736c:	4b2a      	ldr	r3, [pc, #168]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	695b      	ldr	r3, [r3, #20]
 8007378:	00db      	lsls	r3, r3, #3
 800737a:	4927      	ldr	r1, [pc, #156]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 800737c:	4313      	orrs	r3, r2
 800737e:	600b      	str	r3, [r1, #0]
 8007380:	e015      	b.n	80073ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007382:	4b26      	ldr	r3, [pc, #152]	; (800741c <HAL_RCC_OscConfig+0x270>)
 8007384:	2200      	movs	r2, #0
 8007386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007388:	f7fd fe12 	bl	8004fb0 <HAL_GetTick>
 800738c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800738e:	e008      	b.n	80073a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007390:	f7fd fe0e 	bl	8004fb0 <HAL_GetTick>
 8007394:	4602      	mov	r2, r0
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	2b02      	cmp	r3, #2
 800739c:	d901      	bls.n	80073a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800739e:	2303      	movs	r3, #3
 80073a0:	e17a      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073a2:	4b1d      	ldr	r3, [pc, #116]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f003 0302 	and.w	r3, r3, #2
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1f0      	bne.n	8007390 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 0308 	and.w	r3, r3, #8
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d03a      	beq.n	8007430 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d019      	beq.n	80073f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073c2:	4b17      	ldr	r3, [pc, #92]	; (8007420 <HAL_RCC_OscConfig+0x274>)
 80073c4:	2201      	movs	r2, #1
 80073c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073c8:	f7fd fdf2 	bl	8004fb0 <HAL_GetTick>
 80073cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073ce:	e008      	b.n	80073e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073d0:	f7fd fdee 	bl	8004fb0 <HAL_GetTick>
 80073d4:	4602      	mov	r2, r0
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	2b02      	cmp	r3, #2
 80073dc:	d901      	bls.n	80073e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80073de:	2303      	movs	r3, #3
 80073e0:	e15a      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073e2:	4b0d      	ldr	r3, [pc, #52]	; (8007418 <HAL_RCC_OscConfig+0x26c>)
 80073e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e6:	f003 0302 	and.w	r3, r3, #2
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d0f0      	beq.n	80073d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80073ee:	2001      	movs	r0, #1
 80073f0:	f000 fada 	bl	80079a8 <RCC_Delay>
 80073f4:	e01c      	b.n	8007430 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80073f6:	4b0a      	ldr	r3, [pc, #40]	; (8007420 <HAL_RCC_OscConfig+0x274>)
 80073f8:	2200      	movs	r2, #0
 80073fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073fc:	f7fd fdd8 	bl	8004fb0 <HAL_GetTick>
 8007400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007402:	e00f      	b.n	8007424 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007404:	f7fd fdd4 	bl	8004fb0 <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	2b02      	cmp	r3, #2
 8007410:	d908      	bls.n	8007424 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e140      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
 8007416:	bf00      	nop
 8007418:	40021000 	.word	0x40021000
 800741c:	42420000 	.word	0x42420000
 8007420:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007424:	4b9e      	ldr	r3, [pc, #632]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007428:	f003 0302 	and.w	r3, r3, #2
 800742c:	2b00      	cmp	r3, #0
 800742e:	d1e9      	bne.n	8007404 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 0304 	and.w	r3, r3, #4
 8007438:	2b00      	cmp	r3, #0
 800743a:	f000 80a6 	beq.w	800758a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800743e:	2300      	movs	r3, #0
 8007440:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007442:	4b97      	ldr	r3, [pc, #604]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007444:	69db      	ldr	r3, [r3, #28]
 8007446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800744a:	2b00      	cmp	r3, #0
 800744c:	d10d      	bne.n	800746a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800744e:	4b94      	ldr	r3, [pc, #592]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007450:	69db      	ldr	r3, [r3, #28]
 8007452:	4a93      	ldr	r2, [pc, #588]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007458:	61d3      	str	r3, [r2, #28]
 800745a:	4b91      	ldr	r3, [pc, #580]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 800745c:	69db      	ldr	r3, [r3, #28]
 800745e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007462:	60bb      	str	r3, [r7, #8]
 8007464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007466:	2301      	movs	r3, #1
 8007468:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800746a:	4b8e      	ldr	r3, [pc, #568]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007472:	2b00      	cmp	r3, #0
 8007474:	d118      	bne.n	80074a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007476:	4b8b      	ldr	r3, [pc, #556]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a8a      	ldr	r2, [pc, #552]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800747c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007482:	f7fd fd95 	bl	8004fb0 <HAL_GetTick>
 8007486:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007488:	e008      	b.n	800749c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800748a:	f7fd fd91 	bl	8004fb0 <HAL_GetTick>
 800748e:	4602      	mov	r2, r0
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	1ad3      	subs	r3, r2, r3
 8007494:	2b64      	cmp	r3, #100	; 0x64
 8007496:	d901      	bls.n	800749c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007498:	2303      	movs	r3, #3
 800749a:	e0fd      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800749c:	4b81      	ldr	r3, [pc, #516]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d0f0      	beq.n	800748a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d106      	bne.n	80074be <HAL_RCC_OscConfig+0x312>
 80074b0:	4b7b      	ldr	r3, [pc, #492]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80074b2:	6a1b      	ldr	r3, [r3, #32]
 80074b4:	4a7a      	ldr	r2, [pc, #488]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80074b6:	f043 0301 	orr.w	r3, r3, #1
 80074ba:	6213      	str	r3, [r2, #32]
 80074bc:	e02d      	b.n	800751a <HAL_RCC_OscConfig+0x36e>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d10c      	bne.n	80074e0 <HAL_RCC_OscConfig+0x334>
 80074c6:	4b76      	ldr	r3, [pc, #472]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80074c8:	6a1b      	ldr	r3, [r3, #32]
 80074ca:	4a75      	ldr	r2, [pc, #468]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80074cc:	f023 0301 	bic.w	r3, r3, #1
 80074d0:	6213      	str	r3, [r2, #32]
 80074d2:	4b73      	ldr	r3, [pc, #460]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80074d4:	6a1b      	ldr	r3, [r3, #32]
 80074d6:	4a72      	ldr	r2, [pc, #456]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80074d8:	f023 0304 	bic.w	r3, r3, #4
 80074dc:	6213      	str	r3, [r2, #32]
 80074de:	e01c      	b.n	800751a <HAL_RCC_OscConfig+0x36e>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	2b05      	cmp	r3, #5
 80074e6:	d10c      	bne.n	8007502 <HAL_RCC_OscConfig+0x356>
 80074e8:	4b6d      	ldr	r3, [pc, #436]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80074ea:	6a1b      	ldr	r3, [r3, #32]
 80074ec:	4a6c      	ldr	r2, [pc, #432]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80074ee:	f043 0304 	orr.w	r3, r3, #4
 80074f2:	6213      	str	r3, [r2, #32]
 80074f4:	4b6a      	ldr	r3, [pc, #424]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80074f6:	6a1b      	ldr	r3, [r3, #32]
 80074f8:	4a69      	ldr	r2, [pc, #420]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80074fa:	f043 0301 	orr.w	r3, r3, #1
 80074fe:	6213      	str	r3, [r2, #32]
 8007500:	e00b      	b.n	800751a <HAL_RCC_OscConfig+0x36e>
 8007502:	4b67      	ldr	r3, [pc, #412]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007504:	6a1b      	ldr	r3, [r3, #32]
 8007506:	4a66      	ldr	r2, [pc, #408]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007508:	f023 0301 	bic.w	r3, r3, #1
 800750c:	6213      	str	r3, [r2, #32]
 800750e:	4b64      	ldr	r3, [pc, #400]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007510:	6a1b      	ldr	r3, [r3, #32]
 8007512:	4a63      	ldr	r2, [pc, #396]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007514:	f023 0304 	bic.w	r3, r3, #4
 8007518:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d015      	beq.n	800754e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007522:	f7fd fd45 	bl	8004fb0 <HAL_GetTick>
 8007526:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007528:	e00a      	b.n	8007540 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800752a:	f7fd fd41 	bl	8004fb0 <HAL_GetTick>
 800752e:	4602      	mov	r2, r0
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	f241 3288 	movw	r2, #5000	; 0x1388
 8007538:	4293      	cmp	r3, r2
 800753a:	d901      	bls.n	8007540 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800753c:	2303      	movs	r3, #3
 800753e:	e0ab      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007540:	4b57      	ldr	r3, [pc, #348]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007542:	6a1b      	ldr	r3, [r3, #32]
 8007544:	f003 0302 	and.w	r3, r3, #2
 8007548:	2b00      	cmp	r3, #0
 800754a:	d0ee      	beq.n	800752a <HAL_RCC_OscConfig+0x37e>
 800754c:	e014      	b.n	8007578 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800754e:	f7fd fd2f 	bl	8004fb0 <HAL_GetTick>
 8007552:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007554:	e00a      	b.n	800756c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007556:	f7fd fd2b 	bl	8004fb0 <HAL_GetTick>
 800755a:	4602      	mov	r2, r0
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	1ad3      	subs	r3, r2, r3
 8007560:	f241 3288 	movw	r2, #5000	; 0x1388
 8007564:	4293      	cmp	r3, r2
 8007566:	d901      	bls.n	800756c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007568:	2303      	movs	r3, #3
 800756a:	e095      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800756c:	4b4c      	ldr	r3, [pc, #304]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 800756e:	6a1b      	ldr	r3, [r3, #32]
 8007570:	f003 0302 	and.w	r3, r3, #2
 8007574:	2b00      	cmp	r3, #0
 8007576:	d1ee      	bne.n	8007556 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007578:	7dfb      	ldrb	r3, [r7, #23]
 800757a:	2b01      	cmp	r3, #1
 800757c:	d105      	bne.n	800758a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800757e:	4b48      	ldr	r3, [pc, #288]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007580:	69db      	ldr	r3, [r3, #28]
 8007582:	4a47      	ldr	r2, [pc, #284]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007584:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007588:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	69db      	ldr	r3, [r3, #28]
 800758e:	2b00      	cmp	r3, #0
 8007590:	f000 8081 	beq.w	8007696 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007594:	4b42      	ldr	r3, [pc, #264]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	f003 030c 	and.w	r3, r3, #12
 800759c:	2b08      	cmp	r3, #8
 800759e:	d061      	beq.n	8007664 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	69db      	ldr	r3, [r3, #28]
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d146      	bne.n	8007636 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075a8:	4b3f      	ldr	r3, [pc, #252]	; (80076a8 <HAL_RCC_OscConfig+0x4fc>)
 80075aa:	2200      	movs	r2, #0
 80075ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075ae:	f7fd fcff 	bl	8004fb0 <HAL_GetTick>
 80075b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80075b4:	e008      	b.n	80075c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075b6:	f7fd fcfb 	bl	8004fb0 <HAL_GetTick>
 80075ba:	4602      	mov	r2, r0
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	1ad3      	subs	r3, r2, r3
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d901      	bls.n	80075c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80075c4:	2303      	movs	r3, #3
 80075c6:	e067      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80075c8:	4b35      	ldr	r3, [pc, #212]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d1f0      	bne.n	80075b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6a1b      	ldr	r3, [r3, #32]
 80075d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075dc:	d108      	bne.n	80075f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80075de:	4b30      	ldr	r3, [pc, #192]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	492d      	ldr	r1, [pc, #180]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80075ec:	4313      	orrs	r3, r2
 80075ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80075f0:	4b2b      	ldr	r3, [pc, #172]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a19      	ldr	r1, [r3, #32]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007600:	430b      	orrs	r3, r1
 8007602:	4927      	ldr	r1, [pc, #156]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007604:	4313      	orrs	r3, r2
 8007606:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007608:	4b27      	ldr	r3, [pc, #156]	; (80076a8 <HAL_RCC_OscConfig+0x4fc>)
 800760a:	2201      	movs	r2, #1
 800760c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800760e:	f7fd fccf 	bl	8004fb0 <HAL_GetTick>
 8007612:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007614:	e008      	b.n	8007628 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007616:	f7fd fccb 	bl	8004fb0 <HAL_GetTick>
 800761a:	4602      	mov	r2, r0
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	1ad3      	subs	r3, r2, r3
 8007620:	2b02      	cmp	r3, #2
 8007622:	d901      	bls.n	8007628 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007624:	2303      	movs	r3, #3
 8007626:	e037      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007628:	4b1d      	ldr	r3, [pc, #116]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d0f0      	beq.n	8007616 <HAL_RCC_OscConfig+0x46a>
 8007634:	e02f      	b.n	8007696 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007636:	4b1c      	ldr	r3, [pc, #112]	; (80076a8 <HAL_RCC_OscConfig+0x4fc>)
 8007638:	2200      	movs	r2, #0
 800763a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800763c:	f7fd fcb8 	bl	8004fb0 <HAL_GetTick>
 8007640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007642:	e008      	b.n	8007656 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007644:	f7fd fcb4 	bl	8004fb0 <HAL_GetTick>
 8007648:	4602      	mov	r2, r0
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	1ad3      	subs	r3, r2, r3
 800764e:	2b02      	cmp	r3, #2
 8007650:	d901      	bls.n	8007656 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007652:	2303      	movs	r3, #3
 8007654:	e020      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007656:	4b12      	ldr	r3, [pc, #72]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800765e:	2b00      	cmp	r3, #0
 8007660:	d1f0      	bne.n	8007644 <HAL_RCC_OscConfig+0x498>
 8007662:	e018      	b.n	8007696 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	69db      	ldr	r3, [r3, #28]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d101      	bne.n	8007670 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	e013      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007670:	4b0b      	ldr	r3, [pc, #44]	; (80076a0 <HAL_RCC_OscConfig+0x4f4>)
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6a1b      	ldr	r3, [r3, #32]
 8007680:	429a      	cmp	r2, r3
 8007682:	d106      	bne.n	8007692 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800768e:	429a      	cmp	r2, r3
 8007690:	d001      	beq.n	8007696 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8007692:	2301      	movs	r3, #1
 8007694:	e000      	b.n	8007698 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8007696:	2300      	movs	r3, #0
}
 8007698:	4618      	mov	r0, r3
 800769a:	3718      	adds	r7, #24
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}
 80076a0:	40021000 	.word	0x40021000
 80076a4:	40007000 	.word	0x40007000
 80076a8:	42420060 	.word	0x42420060

080076ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d101      	bne.n	80076c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	e0d0      	b.n	8007862 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80076c0:	4b6a      	ldr	r3, [pc, #424]	; (800786c <HAL_RCC_ClockConfig+0x1c0>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 0307 	and.w	r3, r3, #7
 80076c8:	683a      	ldr	r2, [r7, #0]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d910      	bls.n	80076f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076ce:	4b67      	ldr	r3, [pc, #412]	; (800786c <HAL_RCC_ClockConfig+0x1c0>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f023 0207 	bic.w	r2, r3, #7
 80076d6:	4965      	ldr	r1, [pc, #404]	; (800786c <HAL_RCC_ClockConfig+0x1c0>)
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	4313      	orrs	r3, r2
 80076dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076de:	4b63      	ldr	r3, [pc, #396]	; (800786c <HAL_RCC_ClockConfig+0x1c0>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f003 0307 	and.w	r3, r3, #7
 80076e6:	683a      	ldr	r2, [r7, #0]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d001      	beq.n	80076f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e0b8      	b.n	8007862 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d020      	beq.n	800773e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 0304 	and.w	r3, r3, #4
 8007704:	2b00      	cmp	r3, #0
 8007706:	d005      	beq.n	8007714 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007708:	4b59      	ldr	r3, [pc, #356]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	4a58      	ldr	r2, [pc, #352]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 800770e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007712:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f003 0308 	and.w	r3, r3, #8
 800771c:	2b00      	cmp	r3, #0
 800771e:	d005      	beq.n	800772c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007720:	4b53      	ldr	r3, [pc, #332]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	4a52      	ldr	r2, [pc, #328]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 8007726:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800772a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800772c:	4b50      	ldr	r3, [pc, #320]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	494d      	ldr	r1, [pc, #308]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 800773a:	4313      	orrs	r3, r2
 800773c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f003 0301 	and.w	r3, r3, #1
 8007746:	2b00      	cmp	r3, #0
 8007748:	d040      	beq.n	80077cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d107      	bne.n	8007762 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007752:	4b47      	ldr	r3, [pc, #284]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d115      	bne.n	800778a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	e07f      	b.n	8007862 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	2b02      	cmp	r3, #2
 8007768:	d107      	bne.n	800777a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800776a:	4b41      	ldr	r3, [pc, #260]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007772:	2b00      	cmp	r3, #0
 8007774:	d109      	bne.n	800778a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e073      	b.n	8007862 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800777a:	4b3d      	ldr	r3, [pc, #244]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f003 0302 	and.w	r3, r3, #2
 8007782:	2b00      	cmp	r3, #0
 8007784:	d101      	bne.n	800778a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	e06b      	b.n	8007862 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800778a:	4b39      	ldr	r3, [pc, #228]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	f023 0203 	bic.w	r2, r3, #3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	4936      	ldr	r1, [pc, #216]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 8007798:	4313      	orrs	r3, r2
 800779a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800779c:	f7fd fc08 	bl	8004fb0 <HAL_GetTick>
 80077a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077a2:	e00a      	b.n	80077ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80077a4:	f7fd fc04 	bl	8004fb0 <HAL_GetTick>
 80077a8:	4602      	mov	r2, r0
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	1ad3      	subs	r3, r2, r3
 80077ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d901      	bls.n	80077ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80077b6:	2303      	movs	r3, #3
 80077b8:	e053      	b.n	8007862 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077ba:	4b2d      	ldr	r3, [pc, #180]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	f003 020c 	and.w	r2, r3, #12
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d1eb      	bne.n	80077a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80077cc:	4b27      	ldr	r3, [pc, #156]	; (800786c <HAL_RCC_ClockConfig+0x1c0>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 0307 	and.w	r3, r3, #7
 80077d4:	683a      	ldr	r2, [r7, #0]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d210      	bcs.n	80077fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077da:	4b24      	ldr	r3, [pc, #144]	; (800786c <HAL_RCC_ClockConfig+0x1c0>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f023 0207 	bic.w	r2, r3, #7
 80077e2:	4922      	ldr	r1, [pc, #136]	; (800786c <HAL_RCC_ClockConfig+0x1c0>)
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077ea:	4b20      	ldr	r3, [pc, #128]	; (800786c <HAL_RCC_ClockConfig+0x1c0>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f003 0307 	and.w	r3, r3, #7
 80077f2:	683a      	ldr	r2, [r7, #0]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d001      	beq.n	80077fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	e032      	b.n	8007862 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f003 0304 	and.w	r3, r3, #4
 8007804:	2b00      	cmp	r3, #0
 8007806:	d008      	beq.n	800781a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007808:	4b19      	ldr	r3, [pc, #100]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	4916      	ldr	r1, [pc, #88]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 8007816:	4313      	orrs	r3, r2
 8007818:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 0308 	and.w	r3, r3, #8
 8007822:	2b00      	cmp	r3, #0
 8007824:	d009      	beq.n	800783a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007826:	4b12      	ldr	r3, [pc, #72]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	691b      	ldr	r3, [r3, #16]
 8007832:	00db      	lsls	r3, r3, #3
 8007834:	490e      	ldr	r1, [pc, #56]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 8007836:	4313      	orrs	r3, r2
 8007838:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800783a:	f000 f821 	bl	8007880 <HAL_RCC_GetSysClockFreq>
 800783e:	4601      	mov	r1, r0
 8007840:	4b0b      	ldr	r3, [pc, #44]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	091b      	lsrs	r3, r3, #4
 8007846:	f003 030f 	and.w	r3, r3, #15
 800784a:	4a0a      	ldr	r2, [pc, #40]	; (8007874 <HAL_RCC_ClockConfig+0x1c8>)
 800784c:	5cd3      	ldrb	r3, [r2, r3]
 800784e:	fa21 f303 	lsr.w	r3, r1, r3
 8007852:	4a09      	ldr	r2, [pc, #36]	; (8007878 <HAL_RCC_ClockConfig+0x1cc>)
 8007854:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007856:	4b09      	ldr	r3, [pc, #36]	; (800787c <HAL_RCC_ClockConfig+0x1d0>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4618      	mov	r0, r3
 800785c:	f7fd fb66 	bl	8004f2c <HAL_InitTick>

  return HAL_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3710      	adds	r7, #16
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	40022000 	.word	0x40022000
 8007870:	40021000 	.word	0x40021000
 8007874:	0800c75c 	.word	0x0800c75c
 8007878:	20000004 	.word	0x20000004
 800787c:	20000008 	.word	0x20000008

08007880 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007880:	b490      	push	{r4, r7}
 8007882:	b08a      	sub	sp, #40	; 0x28
 8007884:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007886:	4b2a      	ldr	r3, [pc, #168]	; (8007930 <HAL_RCC_GetSysClockFreq+0xb0>)
 8007888:	1d3c      	adds	r4, r7, #4
 800788a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800788c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007890:	4b28      	ldr	r3, [pc, #160]	; (8007934 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007892:	881b      	ldrh	r3, [r3, #0]
 8007894:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007896:	2300      	movs	r3, #0
 8007898:	61fb      	str	r3, [r7, #28]
 800789a:	2300      	movs	r3, #0
 800789c:	61bb      	str	r3, [r7, #24]
 800789e:	2300      	movs	r3, #0
 80078a0:	627b      	str	r3, [r7, #36]	; 0x24
 80078a2:	2300      	movs	r3, #0
 80078a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80078a6:	2300      	movs	r3, #0
 80078a8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80078aa:	4b23      	ldr	r3, [pc, #140]	; (8007938 <HAL_RCC_GetSysClockFreq+0xb8>)
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	f003 030c 	and.w	r3, r3, #12
 80078b6:	2b04      	cmp	r3, #4
 80078b8:	d002      	beq.n	80078c0 <HAL_RCC_GetSysClockFreq+0x40>
 80078ba:	2b08      	cmp	r3, #8
 80078bc:	d003      	beq.n	80078c6 <HAL_RCC_GetSysClockFreq+0x46>
 80078be:	e02d      	b.n	800791c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80078c0:	4b1e      	ldr	r3, [pc, #120]	; (800793c <HAL_RCC_GetSysClockFreq+0xbc>)
 80078c2:	623b      	str	r3, [r7, #32]
      break;
 80078c4:	e02d      	b.n	8007922 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	0c9b      	lsrs	r3, r3, #18
 80078ca:	f003 030f 	and.w	r3, r3, #15
 80078ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80078d2:	4413      	add	r3, r2
 80078d4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80078d8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d013      	beq.n	800790c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80078e4:	4b14      	ldr	r3, [pc, #80]	; (8007938 <HAL_RCC_GetSysClockFreq+0xb8>)
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	0c5b      	lsrs	r3, r3, #17
 80078ea:	f003 0301 	and.w	r3, r3, #1
 80078ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80078f2:	4413      	add	r3, r2
 80078f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80078f8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	4a0f      	ldr	r2, [pc, #60]	; (800793c <HAL_RCC_GetSysClockFreq+0xbc>)
 80078fe:	fb02 f203 	mul.w	r2, r2, r3
 8007902:	69bb      	ldr	r3, [r7, #24]
 8007904:	fbb2 f3f3 	udiv	r3, r2, r3
 8007908:	627b      	str	r3, [r7, #36]	; 0x24
 800790a:	e004      	b.n	8007916 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	4a0c      	ldr	r2, [pc, #48]	; (8007940 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007910:	fb02 f303 	mul.w	r3, r2, r3
 8007914:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8007916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007918:	623b      	str	r3, [r7, #32]
      break;
 800791a:	e002      	b.n	8007922 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800791c:	4b07      	ldr	r3, [pc, #28]	; (800793c <HAL_RCC_GetSysClockFreq+0xbc>)
 800791e:	623b      	str	r3, [r7, #32]
      break;
 8007920:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007922:	6a3b      	ldr	r3, [r7, #32]
}
 8007924:	4618      	mov	r0, r3
 8007926:	3728      	adds	r7, #40	; 0x28
 8007928:	46bd      	mov	sp, r7
 800792a:	bc90      	pop	{r4, r7}
 800792c:	4770      	bx	lr
 800792e:	bf00      	nop
 8007930:	0800c720 	.word	0x0800c720
 8007934:	0800c730 	.word	0x0800c730
 8007938:	40021000 	.word	0x40021000
 800793c:	007a1200 	.word	0x007a1200
 8007940:	003d0900 	.word	0x003d0900

08007944 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007944:	b480      	push	{r7}
 8007946:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007948:	4b02      	ldr	r3, [pc, #8]	; (8007954 <HAL_RCC_GetHCLKFreq+0x10>)
 800794a:	681b      	ldr	r3, [r3, #0]
}
 800794c:	4618      	mov	r0, r3
 800794e:	46bd      	mov	sp, r7
 8007950:	bc80      	pop	{r7}
 8007952:	4770      	bx	lr
 8007954:	20000004 	.word	0x20000004

08007958 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800795c:	f7ff fff2 	bl	8007944 <HAL_RCC_GetHCLKFreq>
 8007960:	4601      	mov	r1, r0
 8007962:	4b05      	ldr	r3, [pc, #20]	; (8007978 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	0a1b      	lsrs	r3, r3, #8
 8007968:	f003 0307 	and.w	r3, r3, #7
 800796c:	4a03      	ldr	r2, [pc, #12]	; (800797c <HAL_RCC_GetPCLK1Freq+0x24>)
 800796e:	5cd3      	ldrb	r3, [r2, r3]
 8007970:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007974:	4618      	mov	r0, r3
 8007976:	bd80      	pop	{r7, pc}
 8007978:	40021000 	.word	0x40021000
 800797c:	0800c76c 	.word	0x0800c76c

08007980 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007984:	f7ff ffde 	bl	8007944 <HAL_RCC_GetHCLKFreq>
 8007988:	4601      	mov	r1, r0
 800798a:	4b05      	ldr	r3, [pc, #20]	; (80079a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	0adb      	lsrs	r3, r3, #11
 8007990:	f003 0307 	and.w	r3, r3, #7
 8007994:	4a03      	ldr	r2, [pc, #12]	; (80079a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007996:	5cd3      	ldrb	r3, [r2, r3]
 8007998:	fa21 f303 	lsr.w	r3, r1, r3
}
 800799c:	4618      	mov	r0, r3
 800799e:	bd80      	pop	{r7, pc}
 80079a0:	40021000 	.word	0x40021000
 80079a4:	0800c76c 	.word	0x0800c76c

080079a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b085      	sub	sp, #20
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80079b0:	4b0a      	ldr	r3, [pc, #40]	; (80079dc <RCC_Delay+0x34>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a0a      	ldr	r2, [pc, #40]	; (80079e0 <RCC_Delay+0x38>)
 80079b6:	fba2 2303 	umull	r2, r3, r2, r3
 80079ba:	0a5b      	lsrs	r3, r3, #9
 80079bc:	687a      	ldr	r2, [r7, #4]
 80079be:	fb02 f303 	mul.w	r3, r2, r3
 80079c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80079c4:	bf00      	nop
  }
  while (Delay --);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	1e5a      	subs	r2, r3, #1
 80079ca:	60fa      	str	r2, [r7, #12]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1f9      	bne.n	80079c4 <RCC_Delay+0x1c>
}
 80079d0:	bf00      	nop
 80079d2:	3714      	adds	r7, #20
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bc80      	pop	{r7}
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop
 80079dc:	20000004 	.word	0x20000004
 80079e0:	10624dd3 	.word	0x10624dd3

080079e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b086      	sub	sp, #24
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80079ec:	2300      	movs	r3, #0
 80079ee:	613b      	str	r3, [r7, #16]
 80079f0:	2300      	movs	r3, #0
 80079f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 0301 	and.w	r3, r3, #1
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d07d      	beq.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8007a00:	2300      	movs	r3, #0
 8007a02:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a04:	4b4f      	ldr	r3, [pc, #316]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a06:	69db      	ldr	r3, [r3, #28]
 8007a08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d10d      	bne.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a10:	4b4c      	ldr	r3, [pc, #304]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a12:	69db      	ldr	r3, [r3, #28]
 8007a14:	4a4b      	ldr	r2, [pc, #300]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a1a:	61d3      	str	r3, [r2, #28]
 8007a1c:	4b49      	ldr	r3, [pc, #292]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a1e:	69db      	ldr	r3, [r3, #28]
 8007a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a24:	60bb      	str	r3, [r7, #8]
 8007a26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a2c:	4b46      	ldr	r3, [pc, #280]	; (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d118      	bne.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007a38:	4b43      	ldr	r3, [pc, #268]	; (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a42      	ldr	r2, [pc, #264]	; (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007a3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a44:	f7fd fab4 	bl	8004fb0 <HAL_GetTick>
 8007a48:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a4a:	e008      	b.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a4c:	f7fd fab0 	bl	8004fb0 <HAL_GetTick>
 8007a50:	4602      	mov	r2, r0
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	1ad3      	subs	r3, r2, r3
 8007a56:	2b64      	cmp	r3, #100	; 0x64
 8007a58:	d901      	bls.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007a5a:	2303      	movs	r3, #3
 8007a5c:	e06d      	b.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a5e:	4b3a      	ldr	r3, [pc, #232]	; (8007b48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d0f0      	beq.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007a6a:	4b36      	ldr	r3, [pc, #216]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a6c:	6a1b      	ldr	r3, [r3, #32]
 8007a6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a72:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d02e      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d027      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a88:	4b2e      	ldr	r3, [pc, #184]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a8a:	6a1b      	ldr	r3, [r3, #32]
 8007a8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a90:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007a92:	4b2e      	ldr	r3, [pc, #184]	; (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007a94:	2201      	movs	r2, #1
 8007a96:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007a98:	4b2c      	ldr	r3, [pc, #176]	; (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007a9e:	4a29      	ldr	r2, [pc, #164]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f003 0301 	and.w	r3, r3, #1
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d014      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007aae:	f7fd fa7f 	bl	8004fb0 <HAL_GetTick>
 8007ab2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ab4:	e00a      	b.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ab6:	f7fd fa7b 	bl	8004fb0 <HAL_GetTick>
 8007aba:	4602      	mov	r2, r0
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d901      	bls.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e036      	b.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007acc:	4b1d      	ldr	r3, [pc, #116]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ace:	6a1b      	ldr	r3, [r3, #32]
 8007ad0:	f003 0302 	and.w	r3, r3, #2
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d0ee      	beq.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ad8:	4b1a      	ldr	r3, [pc, #104]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ada:	6a1b      	ldr	r3, [r3, #32]
 8007adc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	4917      	ldr	r1, [pc, #92]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007aea:	7dfb      	ldrb	r3, [r7, #23]
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d105      	bne.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007af0:	4b14      	ldr	r3, [pc, #80]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007af2:	69db      	ldr	r3, [r3, #28]
 8007af4:	4a13      	ldr	r2, [pc, #76]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007af6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007afa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 0302 	and.w	r3, r3, #2
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d008      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007b08:	4b0e      	ldr	r3, [pc, #56]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	490b      	ldr	r1, [pc, #44]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b16:	4313      	orrs	r3, r2
 8007b18:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 0310 	and.w	r3, r3, #16
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d008      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b26:	4b07      	ldr	r3, [pc, #28]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	4904      	ldr	r1, [pc, #16]	; (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b34:	4313      	orrs	r3, r2
 8007b36:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3718      	adds	r7, #24
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	40021000 	.word	0x40021000
 8007b48:	40007000 	.word	0x40007000
 8007b4c:	42420440 	.word	0x42420440

08007b50 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007b50:	b590      	push	{r4, r7, lr}
 8007b52:	b08d      	sub	sp, #52	; 0x34
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007b58:	4b55      	ldr	r3, [pc, #340]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8007b5a:	f107 040c 	add.w	r4, r7, #12
 8007b5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007b60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007b64:	4b53      	ldr	r3, [pc, #332]	; (8007cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8007b66:	881b      	ldrh	r3, [r3, #0]
 8007b68:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	627b      	str	r3, [r7, #36]	; 0x24
 8007b6e:	2300      	movs	r3, #0
 8007b70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b72:	2300      	movs	r3, #0
 8007b74:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8007b76:	2300      	movs	r3, #0
 8007b78:	61fb      	str	r3, [r7, #28]
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2b02      	cmp	r3, #2
 8007b82:	d07f      	beq.n	8007c84 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8007b84:	2b10      	cmp	r3, #16
 8007b86:	d002      	beq.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d048      	beq.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8007b8c:	e08b      	b.n	8007ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8007b8e:	4b4a      	ldr	r3, [pc, #296]	; (8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007b94:	4b48      	ldr	r3, [pc, #288]	; (8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d07f      	beq.n	8007ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007ba0:	69fb      	ldr	r3, [r7, #28]
 8007ba2:	0c9b      	lsrs	r3, r3, #18
 8007ba4:	f003 030f 	and.w	r3, r3, #15
 8007ba8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8007bac:	4413      	add	r3, r2
 8007bae:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007bb2:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007bb4:	69fb      	ldr	r3, [r7, #28]
 8007bb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d018      	beq.n	8007bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007bbe:	4b3e      	ldr	r3, [pc, #248]	; (8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	0c5b      	lsrs	r3, r3, #17
 8007bc4:	f003 0301 	and.w	r3, r3, #1
 8007bc8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8007bcc:	4413      	add	r3, r2
 8007bce:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007bd2:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00d      	beq.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007bde:	4a37      	ldr	r2, [pc, #220]	; (8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8007be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be2:	fbb2 f2f3 	udiv	r2, r2, r3
 8007be6:	6a3b      	ldr	r3, [r7, #32]
 8007be8:	fb02 f303 	mul.w	r3, r2, r3
 8007bec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007bee:	e004      	b.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007bf0:	6a3b      	ldr	r3, [r7, #32]
 8007bf2:	4a33      	ldr	r2, [pc, #204]	; (8007cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8007bf4:	fb02 f303 	mul.w	r3, r2, r3
 8007bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8007bfa:	4b2f      	ldr	r3, [pc, #188]	; (8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c06:	d102      	bne.n	8007c0e <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8007c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c0a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007c0c:	e048      	b.n	8007ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8007c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c10:	005b      	lsls	r3, r3, #1
 8007c12:	4a2c      	ldr	r2, [pc, #176]	; (8007cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8007c14:	fba2 2303 	umull	r2, r3, r2, r3
 8007c18:	085b      	lsrs	r3, r3, #1
 8007c1a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007c1c:	e040      	b.n	8007ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8007c1e:	4b26      	ldr	r3, [pc, #152]	; (8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007c20:	6a1b      	ldr	r3, [r3, #32]
 8007c22:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c2e:	d108      	bne.n	8007c42 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8007c30:	69fb      	ldr	r3, [r7, #28]
 8007c32:	f003 0302 	and.w	r3, r3, #2
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d003      	beq.n	8007c42 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8007c3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c40:	e01f      	b.n	8007c82 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007c42:	69fb      	ldr	r3, [r7, #28]
 8007c44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c4c:	d109      	bne.n	8007c62 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8007c4e:	4b1a      	ldr	r3, [pc, #104]	; (8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c52:	f003 0302 	and.w	r3, r3, #2
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d003      	beq.n	8007c62 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8007c5a:	f649 4340 	movw	r3, #40000	; 0x9c40
 8007c5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c60:	e00f      	b.n	8007c82 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007c62:	69fb      	ldr	r3, [r7, #28]
 8007c64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c6c:	d11a      	bne.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8007c6e:	4b12      	ldr	r3, [pc, #72]	; (8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d014      	beq.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8007c7a:	f24f 4324 	movw	r3, #62500	; 0xf424
 8007c7e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007c80:	e010      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8007c82:	e00f      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007c84:	f7ff fe7c 	bl	8007980 <HAL_RCC_GetPCLK2Freq>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	4b0b      	ldr	r3, [pc, #44]	; (8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	0b9b      	lsrs	r3, r3, #14
 8007c90:	f003 0303 	and.w	r3, r3, #3
 8007c94:	3301      	adds	r3, #1
 8007c96:	005b      	lsls	r3, r3, #1
 8007c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c9c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007c9e:	e002      	b.n	8007ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8007ca0:	bf00      	nop
 8007ca2:	e000      	b.n	8007ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8007ca4:	bf00      	nop
    }
  }
  return (frequency);
 8007ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3734      	adds	r7, #52	; 0x34
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd90      	pop	{r4, r7, pc}
 8007cb0:	0800c734 	.word	0x0800c734
 8007cb4:	0800c744 	.word	0x0800c744
 8007cb8:	40021000 	.word	0x40021000
 8007cbc:	007a1200 	.word	0x007a1200
 8007cc0:	003d0900 	.word	0x003d0900
 8007cc4:	aaaaaaab 	.word	0xaaaaaaab

08007cc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b082      	sub	sp, #8
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d101      	bne.n	8007cda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e053      	b.n	8007d82 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d106      	bne.n	8007cfa <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f7fb fa33 	bl	8003160 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2202      	movs	r2, #2
 8007cfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d10:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	685a      	ldr	r2, [r3, #4]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	431a      	orrs	r2, r3
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	68db      	ldr	r3, [r3, #12]
 8007d20:	431a      	orrs	r2, r3
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	691b      	ldr	r3, [r3, #16]
 8007d26:	431a      	orrs	r2, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	695b      	ldr	r3, [r3, #20]
 8007d2c:	431a      	orrs	r2, r3
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d36:	431a      	orrs	r2, r3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	69db      	ldr	r3, [r3, #28]
 8007d3c:	431a      	orrs	r2, r3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a1b      	ldr	r3, [r3, #32]
 8007d42:	ea42 0103 	orr.w	r1, r2, r3
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	430a      	orrs	r2, r1
 8007d50:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	699b      	ldr	r3, [r3, #24]
 8007d56:	0c1a      	lsrs	r2, r3, #16
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f002 0204 	and.w	r2, r2, #4
 8007d60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	69da      	ldr	r2, [r3, #28]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3708      	adds	r7, #8
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}

08007d8a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d8a:	b580      	push	{r7, lr}
 8007d8c:	b082      	sub	sp, #8
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d101      	bne.n	8007d9c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e01d      	b.n	8007dd8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d106      	bne.n	8007db6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2200      	movs	r2, #0
 8007dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f7fb fa21 	bl	80031f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2202      	movs	r2, #2
 8007dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	3304      	adds	r3, #4
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	4610      	mov	r0, r2
 8007dca:	f000 fb45 	bl	8008458 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007dd6:	2300      	movs	r3, #0
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3708      	adds	r7, #8
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b085      	sub	sp, #20
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	68da      	ldr	r2, [r3, #12]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f042 0201 	orr.w	r2, r2, #1
 8007df6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f003 0307 	and.w	r3, r3, #7
 8007e02:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2b06      	cmp	r3, #6
 8007e08:	d007      	beq.n	8007e1a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f042 0201 	orr.w	r2, r2, #1
 8007e18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e1a:	2300      	movs	r3, #0
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3714      	adds	r7, #20
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bc80      	pop	{r7}
 8007e24:	4770      	bx	lr

08007e26 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007e26:	b580      	push	{r7, lr}
 8007e28:	b082      	sub	sp, #8
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d101      	bne.n	8007e38 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	e01d      	b.n	8007e74 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d106      	bne.n	8007e52 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 f815 	bl	8007e7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2202      	movs	r2, #2
 8007e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	3304      	adds	r3, #4
 8007e62:	4619      	mov	r1, r3
 8007e64:	4610      	mov	r0, r2
 8007e66:	f000 faf7 	bl	8008458 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3708      	adds	r7, #8
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007e84:	bf00      	nop
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bc80      	pop	{r7}
 8007e8c:	4770      	bx	lr
	...

08007e90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b084      	sub	sp, #16
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	6839      	ldr	r1, [r7, #0]
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f000 fd58 	bl	8008958 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a10      	ldr	r2, [pc, #64]	; (8007ef0 <HAL_TIM_PWM_Start+0x60>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d107      	bne.n	8007ec2 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ec0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	f003 0307 	and.w	r3, r3, #7
 8007ecc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2b06      	cmp	r3, #6
 8007ed2:	d007      	beq.n	8007ee4 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	681a      	ldr	r2, [r3, #0]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f042 0201 	orr.w	r2, r2, #1
 8007ee2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007ee4:	2300      	movs	r3, #0
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3710      	adds	r7, #16
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	40012c00 	.word	0x40012c00

08007ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b082      	sub	sp, #8
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	f003 0302 	and.w	r3, r3, #2
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d122      	bne.n	8007f50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	f003 0302 	and.w	r3, r3, #2
 8007f14:	2b02      	cmp	r3, #2
 8007f16:	d11b      	bne.n	8007f50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f06f 0202 	mvn.w	r2, #2
 8007f20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2201      	movs	r2, #1
 8007f26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	699b      	ldr	r3, [r3, #24]
 8007f2e:	f003 0303 	and.w	r3, r3, #3
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f000 fa73 	bl	8008422 <HAL_TIM_IC_CaptureCallback>
 8007f3c:	e005      	b.n	8007f4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 fa66 	bl	8008410 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 fa75 	bl	8008434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	f003 0304 	and.w	r3, r3, #4
 8007f5a:	2b04      	cmp	r3, #4
 8007f5c:	d122      	bne.n	8007fa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	f003 0304 	and.w	r3, r3, #4
 8007f68:	2b04      	cmp	r3, #4
 8007f6a:	d11b      	bne.n	8007fa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f06f 0204 	mvn.w	r2, #4
 8007f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2202      	movs	r2, #2
 8007f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	699b      	ldr	r3, [r3, #24]
 8007f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d003      	beq.n	8007f92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 fa49 	bl	8008422 <HAL_TIM_IC_CaptureCallback>
 8007f90:	e005      	b.n	8007f9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 fa3c 	bl	8008410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 fa4b 	bl	8008434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	f003 0308 	and.w	r3, r3, #8
 8007fae:	2b08      	cmp	r3, #8
 8007fb0:	d122      	bne.n	8007ff8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68db      	ldr	r3, [r3, #12]
 8007fb8:	f003 0308 	and.w	r3, r3, #8
 8007fbc:	2b08      	cmp	r3, #8
 8007fbe:	d11b      	bne.n	8007ff8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f06f 0208 	mvn.w	r2, #8
 8007fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2204      	movs	r2, #4
 8007fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	69db      	ldr	r3, [r3, #28]
 8007fd6:	f003 0303 	and.w	r3, r3, #3
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d003      	beq.n	8007fe6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 fa1f 	bl	8008422 <HAL_TIM_IC_CaptureCallback>
 8007fe4:	e005      	b.n	8007ff2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 fa12 	bl	8008410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f000 fa21 	bl	8008434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	691b      	ldr	r3, [r3, #16]
 8007ffe:	f003 0310 	and.w	r3, r3, #16
 8008002:	2b10      	cmp	r3, #16
 8008004:	d122      	bne.n	800804c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	f003 0310 	and.w	r3, r3, #16
 8008010:	2b10      	cmp	r3, #16
 8008012:	d11b      	bne.n	800804c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f06f 0210 	mvn.w	r2, #16
 800801c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2208      	movs	r2, #8
 8008022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	69db      	ldr	r3, [r3, #28]
 800802a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800802e:	2b00      	cmp	r3, #0
 8008030:	d003      	beq.n	800803a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 f9f5 	bl	8008422 <HAL_TIM_IC_CaptureCallback>
 8008038:	e005      	b.n	8008046 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 f9e8 	bl	8008410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f000 f9f7 	bl	8008434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2200      	movs	r2, #0
 800804a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	f003 0301 	and.w	r3, r3, #1
 8008056:	2b01      	cmp	r3, #1
 8008058:	d10e      	bne.n	8008078 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	2b01      	cmp	r3, #1
 8008066:	d107      	bne.n	8008078 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f06f 0201 	mvn.w	r2, #1
 8008070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 f9c3 	bl	80083fe <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008082:	2b80      	cmp	r3, #128	; 0x80
 8008084:	d10e      	bne.n	80080a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008090:	2b80      	cmp	r3, #128	; 0x80
 8008092:	d107      	bne.n	80080a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800809c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 fd1c 	bl	8008adc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080ae:	2b40      	cmp	r3, #64	; 0x40
 80080b0:	d10e      	bne.n	80080d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080bc:	2b40      	cmp	r3, #64	; 0x40
 80080be:	d107      	bne.n	80080d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80080c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f000 f9bb 	bl	8008446 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	f003 0320 	and.w	r3, r3, #32
 80080da:	2b20      	cmp	r3, #32
 80080dc:	d10e      	bne.n	80080fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	f003 0320 	and.w	r3, r3, #32
 80080e8:	2b20      	cmp	r3, #32
 80080ea:	d107      	bne.n	80080fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f06f 0220 	mvn.w	r2, #32
 80080f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 fce7 	bl	8008aca <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80080fc:	bf00      	nop
 80080fe:	3708      	adds	r7, #8
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}

08008104 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b084      	sub	sp, #16
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008116:	2b01      	cmp	r3, #1
 8008118:	d101      	bne.n	800811e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800811a:	2302      	movs	r3, #2
 800811c:	e0b4      	b.n	8008288 <HAL_TIM_PWM_ConfigChannel+0x184>
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2201      	movs	r2, #1
 8008122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2202      	movs	r2, #2
 800812a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2b0c      	cmp	r3, #12
 8008132:	f200 809f 	bhi.w	8008274 <HAL_TIM_PWM_ConfigChannel+0x170>
 8008136:	a201      	add	r2, pc, #4	; (adr r2, 800813c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813c:	08008171 	.word	0x08008171
 8008140:	08008275 	.word	0x08008275
 8008144:	08008275 	.word	0x08008275
 8008148:	08008275 	.word	0x08008275
 800814c:	080081b1 	.word	0x080081b1
 8008150:	08008275 	.word	0x08008275
 8008154:	08008275 	.word	0x08008275
 8008158:	08008275 	.word	0x08008275
 800815c:	080081f3 	.word	0x080081f3
 8008160:	08008275 	.word	0x08008275
 8008164:	08008275 	.word	0x08008275
 8008168:	08008275 	.word	0x08008275
 800816c:	08008233 	.word	0x08008233
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	68b9      	ldr	r1, [r7, #8]
 8008176:	4618      	mov	r0, r3
 8008178:	f000 f9d0 	bl	800851c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	699a      	ldr	r2, [r3, #24]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f042 0208 	orr.w	r2, r2, #8
 800818a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	699a      	ldr	r2, [r3, #24]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f022 0204 	bic.w	r2, r2, #4
 800819a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	6999      	ldr	r1, [r3, #24]
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	691a      	ldr	r2, [r3, #16]
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	430a      	orrs	r2, r1
 80081ac:	619a      	str	r2, [r3, #24]
      break;
 80081ae:	e062      	b.n	8008276 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	68b9      	ldr	r1, [r7, #8]
 80081b6:	4618      	mov	r0, r3
 80081b8:	f000 fa16 	bl	80085e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	699a      	ldr	r2, [r3, #24]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	699a      	ldr	r2, [r3, #24]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	6999      	ldr	r1, [r3, #24]
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	021a      	lsls	r2, r3, #8
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	430a      	orrs	r2, r1
 80081ee:	619a      	str	r2, [r3, #24]
      break;
 80081f0:	e041      	b.n	8008276 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68b9      	ldr	r1, [r7, #8]
 80081f8:	4618      	mov	r0, r3
 80081fa:	f000 fa5f 	bl	80086bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	69da      	ldr	r2, [r3, #28]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f042 0208 	orr.w	r2, r2, #8
 800820c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	69da      	ldr	r2, [r3, #28]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f022 0204 	bic.w	r2, r2, #4
 800821c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	69d9      	ldr	r1, [r3, #28]
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	691a      	ldr	r2, [r3, #16]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	430a      	orrs	r2, r1
 800822e:	61da      	str	r2, [r3, #28]
      break;
 8008230:	e021      	b.n	8008276 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	68b9      	ldr	r1, [r7, #8]
 8008238:	4618      	mov	r0, r3
 800823a:	f000 faa9 	bl	8008790 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	69da      	ldr	r2, [r3, #28]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800824c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	69da      	ldr	r2, [r3, #28]
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800825c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	69d9      	ldr	r1, [r3, #28]
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	691b      	ldr	r3, [r3, #16]
 8008268:	021a      	lsls	r2, r3, #8
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	430a      	orrs	r2, r1
 8008270:	61da      	str	r2, [r3, #28]
      break;
 8008272:	e000      	b.n	8008276 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8008274:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2201      	movs	r2, #1
 800827a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2200      	movs	r2, #0
 8008282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008286:	2300      	movs	r3, #0
}
 8008288:	4618      	mov	r0, r3
 800828a:	3710      	adds	r7, #16
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}

08008290 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b084      	sub	sp, #16
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
 8008298:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	d101      	bne.n	80082a8 <HAL_TIM_ConfigClockSource+0x18>
 80082a4:	2302      	movs	r3, #2
 80082a6:	e0a6      	b.n	80083f6 <HAL_TIM_ConfigClockSource+0x166>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2202      	movs	r2, #2
 80082b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80082c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80082ce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68fa      	ldr	r2, [r7, #12]
 80082d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2b40      	cmp	r3, #64	; 0x40
 80082de:	d067      	beq.n	80083b0 <HAL_TIM_ConfigClockSource+0x120>
 80082e0:	2b40      	cmp	r3, #64	; 0x40
 80082e2:	d80b      	bhi.n	80082fc <HAL_TIM_ConfigClockSource+0x6c>
 80082e4:	2b10      	cmp	r3, #16
 80082e6:	d073      	beq.n	80083d0 <HAL_TIM_ConfigClockSource+0x140>
 80082e8:	2b10      	cmp	r3, #16
 80082ea:	d802      	bhi.n	80082f2 <HAL_TIM_ConfigClockSource+0x62>
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d06f      	beq.n	80083d0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80082f0:	e078      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80082f2:	2b20      	cmp	r3, #32
 80082f4:	d06c      	beq.n	80083d0 <HAL_TIM_ConfigClockSource+0x140>
 80082f6:	2b30      	cmp	r3, #48	; 0x30
 80082f8:	d06a      	beq.n	80083d0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80082fa:	e073      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80082fc:	2b70      	cmp	r3, #112	; 0x70
 80082fe:	d00d      	beq.n	800831c <HAL_TIM_ConfigClockSource+0x8c>
 8008300:	2b70      	cmp	r3, #112	; 0x70
 8008302:	d804      	bhi.n	800830e <HAL_TIM_ConfigClockSource+0x7e>
 8008304:	2b50      	cmp	r3, #80	; 0x50
 8008306:	d033      	beq.n	8008370 <HAL_TIM_ConfigClockSource+0xe0>
 8008308:	2b60      	cmp	r3, #96	; 0x60
 800830a:	d041      	beq.n	8008390 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800830c:	e06a      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800830e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008312:	d066      	beq.n	80083e2 <HAL_TIM_ConfigClockSource+0x152>
 8008314:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008318:	d017      	beq.n	800834a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800831a:	e063      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6818      	ldr	r0, [r3, #0]
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	6899      	ldr	r1, [r3, #8]
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	685a      	ldr	r2, [r3, #4]
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	f000 faf5 	bl	800891a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800833e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68fa      	ldr	r2, [r7, #12]
 8008346:	609a      	str	r2, [r3, #8]
      break;
 8008348:	e04c      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6818      	ldr	r0, [r3, #0]
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	6899      	ldr	r1, [r3, #8]
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	685a      	ldr	r2, [r3, #4]
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	68db      	ldr	r3, [r3, #12]
 800835a:	f000 fade 	bl	800891a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	689a      	ldr	r2, [r3, #8]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800836c:	609a      	str	r2, [r3, #8]
      break;
 800836e:	e039      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6818      	ldr	r0, [r3, #0]
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	6859      	ldr	r1, [r3, #4]
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	68db      	ldr	r3, [r3, #12]
 800837c:	461a      	mov	r2, r3
 800837e:	f000 fa55 	bl	800882c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	2150      	movs	r1, #80	; 0x50
 8008388:	4618      	mov	r0, r3
 800838a:	f000 faac 	bl	80088e6 <TIM_ITRx_SetConfig>
      break;
 800838e:	e029      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6818      	ldr	r0, [r3, #0]
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	6859      	ldr	r1, [r3, #4]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	461a      	mov	r2, r3
 800839e:	f000 fa73 	bl	8008888 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	2160      	movs	r1, #96	; 0x60
 80083a8:	4618      	mov	r0, r3
 80083aa:	f000 fa9c 	bl	80088e6 <TIM_ITRx_SetConfig>
      break;
 80083ae:	e019      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6818      	ldr	r0, [r3, #0]
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	6859      	ldr	r1, [r3, #4]
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	68db      	ldr	r3, [r3, #12]
 80083bc:	461a      	mov	r2, r3
 80083be:	f000 fa35 	bl	800882c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	2140      	movs	r1, #64	; 0x40
 80083c8:	4618      	mov	r0, r3
 80083ca:	f000 fa8c 	bl	80088e6 <TIM_ITRx_SetConfig>
      break;
 80083ce:	e009      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681a      	ldr	r2, [r3, #0]
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4619      	mov	r1, r3
 80083da:	4610      	mov	r0, r2
 80083dc:	f000 fa83 	bl	80088e6 <TIM_ITRx_SetConfig>
      break;
 80083e0:	e000      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80083e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2201      	movs	r2, #1
 80083e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2200      	movs	r2, #0
 80083f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083f4:	2300      	movs	r3, #0
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3710      	adds	r7, #16
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}

080083fe <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80083fe:	b480      	push	{r7}
 8008400:	b083      	sub	sp, #12
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008406:	bf00      	nop
 8008408:	370c      	adds	r7, #12
 800840a:	46bd      	mov	sp, r7
 800840c:	bc80      	pop	{r7}
 800840e:	4770      	bx	lr

08008410 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008418:	bf00      	nop
 800841a:	370c      	adds	r7, #12
 800841c:	46bd      	mov	sp, r7
 800841e:	bc80      	pop	{r7}
 8008420:	4770      	bx	lr

08008422 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008422:	b480      	push	{r7}
 8008424:	b083      	sub	sp, #12
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800842a:	bf00      	nop
 800842c:	370c      	adds	r7, #12
 800842e:	46bd      	mov	sp, r7
 8008430:	bc80      	pop	{r7}
 8008432:	4770      	bx	lr

08008434 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008434:	b480      	push	{r7}
 8008436:	b083      	sub	sp, #12
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800843c:	bf00      	nop
 800843e:	370c      	adds	r7, #12
 8008440:	46bd      	mov	sp, r7
 8008442:	bc80      	pop	{r7}
 8008444:	4770      	bx	lr

08008446 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008446:	b480      	push	{r7}
 8008448:	b083      	sub	sp, #12
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800844e:	bf00      	nop
 8008450:	370c      	adds	r7, #12
 8008452:	46bd      	mov	sp, r7
 8008454:	bc80      	pop	{r7}
 8008456:	4770      	bx	lr

08008458 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	4a29      	ldr	r2, [pc, #164]	; (8008510 <TIM_Base_SetConfig+0xb8>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d00b      	beq.n	8008488 <TIM_Base_SetConfig+0x30>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008476:	d007      	beq.n	8008488 <TIM_Base_SetConfig+0x30>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4a26      	ldr	r2, [pc, #152]	; (8008514 <TIM_Base_SetConfig+0xbc>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d003      	beq.n	8008488 <TIM_Base_SetConfig+0x30>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a25      	ldr	r2, [pc, #148]	; (8008518 <TIM_Base_SetConfig+0xc0>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d108      	bne.n	800849a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800848e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	68fa      	ldr	r2, [r7, #12]
 8008496:	4313      	orrs	r3, r2
 8008498:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	4a1c      	ldr	r2, [pc, #112]	; (8008510 <TIM_Base_SetConfig+0xb8>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d00b      	beq.n	80084ba <TIM_Base_SetConfig+0x62>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084a8:	d007      	beq.n	80084ba <TIM_Base_SetConfig+0x62>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	4a19      	ldr	r2, [pc, #100]	; (8008514 <TIM_Base_SetConfig+0xbc>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d003      	beq.n	80084ba <TIM_Base_SetConfig+0x62>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	4a18      	ldr	r2, [pc, #96]	; (8008518 <TIM_Base_SetConfig+0xc0>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d108      	bne.n	80084cc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	68db      	ldr	r3, [r3, #12]
 80084c6:	68fa      	ldr	r2, [r7, #12]
 80084c8:	4313      	orrs	r3, r2
 80084ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	695b      	ldr	r3, [r3, #20]
 80084d6:	4313      	orrs	r3, r2
 80084d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	68fa      	ldr	r2, [r7, #12]
 80084de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	689a      	ldr	r2, [r3, #8]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4a07      	ldr	r2, [pc, #28]	; (8008510 <TIM_Base_SetConfig+0xb8>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d103      	bne.n	8008500 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	691a      	ldr	r2, [r3, #16]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	615a      	str	r2, [r3, #20]
}
 8008506:	bf00      	nop
 8008508:	3714      	adds	r7, #20
 800850a:	46bd      	mov	sp, r7
 800850c:	bc80      	pop	{r7}
 800850e:	4770      	bx	lr
 8008510:	40012c00 	.word	0x40012c00
 8008514:	40000400 	.word	0x40000400
 8008518:	40000800 	.word	0x40000800

0800851c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800851c:	b480      	push	{r7}
 800851e:	b087      	sub	sp, #28
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a1b      	ldr	r3, [r3, #32]
 800852a:	f023 0201 	bic.w	r2, r3, #1
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6a1b      	ldr	r3, [r3, #32]
 8008536:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	699b      	ldr	r3, [r3, #24]
 8008542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800854a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	f023 0303 	bic.w	r3, r3, #3
 8008552:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	68fa      	ldr	r2, [r7, #12]
 800855a:	4313      	orrs	r3, r2
 800855c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	f023 0302 	bic.w	r3, r3, #2
 8008564:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	697a      	ldr	r2, [r7, #20]
 800856c:	4313      	orrs	r3, r2
 800856e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	4a1c      	ldr	r2, [pc, #112]	; (80085e4 <TIM_OC1_SetConfig+0xc8>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d10c      	bne.n	8008592 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	f023 0308 	bic.w	r3, r3, #8
 800857e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	68db      	ldr	r3, [r3, #12]
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	4313      	orrs	r3, r2
 8008588:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	f023 0304 	bic.w	r3, r3, #4
 8008590:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	4a13      	ldr	r2, [pc, #76]	; (80085e4 <TIM_OC1_SetConfig+0xc8>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d111      	bne.n	80085be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80085a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	695b      	ldr	r3, [r3, #20]
 80085ae:	693a      	ldr	r2, [r7, #16]
 80085b0:	4313      	orrs	r3, r2
 80085b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	693a      	ldr	r2, [r7, #16]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	693a      	ldr	r2, [r7, #16]
 80085c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	685a      	ldr	r2, [r3, #4]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	697a      	ldr	r2, [r7, #20]
 80085d6:	621a      	str	r2, [r3, #32]
}
 80085d8:	bf00      	nop
 80085da:	371c      	adds	r7, #28
 80085dc:	46bd      	mov	sp, r7
 80085de:	bc80      	pop	{r7}
 80085e0:	4770      	bx	lr
 80085e2:	bf00      	nop
 80085e4:	40012c00 	.word	0x40012c00

080085e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b087      	sub	sp, #28
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a1b      	ldr	r3, [r3, #32]
 80085f6:	f023 0210 	bic.w	r2, r3, #16
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	699b      	ldr	r3, [r3, #24]
 800860e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800861e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	021b      	lsls	r3, r3, #8
 8008626:	68fa      	ldr	r2, [r7, #12]
 8008628:	4313      	orrs	r3, r2
 800862a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	f023 0320 	bic.w	r3, r3, #32
 8008632:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	011b      	lsls	r3, r3, #4
 800863a:	697a      	ldr	r2, [r7, #20]
 800863c:	4313      	orrs	r3, r2
 800863e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	4a1d      	ldr	r2, [pc, #116]	; (80086b8 <TIM_OC2_SetConfig+0xd0>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d10d      	bne.n	8008664 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800864e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	011b      	lsls	r3, r3, #4
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	4313      	orrs	r3, r2
 800865a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008662:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	4a14      	ldr	r2, [pc, #80]	; (80086b8 <TIM_OC2_SetConfig+0xd0>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d113      	bne.n	8008694 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008672:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800867a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	695b      	ldr	r3, [r3, #20]
 8008680:	009b      	lsls	r3, r3, #2
 8008682:	693a      	ldr	r2, [r7, #16]
 8008684:	4313      	orrs	r3, r2
 8008686:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	699b      	ldr	r3, [r3, #24]
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	693a      	ldr	r2, [r7, #16]
 8008690:	4313      	orrs	r3, r2
 8008692:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	693a      	ldr	r2, [r7, #16]
 8008698:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	68fa      	ldr	r2, [r7, #12]
 800869e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	685a      	ldr	r2, [r3, #4]
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	697a      	ldr	r2, [r7, #20]
 80086ac:	621a      	str	r2, [r3, #32]
}
 80086ae:	bf00      	nop
 80086b0:	371c      	adds	r7, #28
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bc80      	pop	{r7}
 80086b6:	4770      	bx	lr
 80086b8:	40012c00 	.word	0x40012c00

080086bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80086bc:	b480      	push	{r7}
 80086be:	b087      	sub	sp, #28
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6a1b      	ldr	r3, [r3, #32]
 80086ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6a1b      	ldr	r3, [r3, #32]
 80086d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	69db      	ldr	r3, [r3, #28]
 80086e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f023 0303 	bic.w	r3, r3, #3
 80086f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	68fa      	ldr	r2, [r7, #12]
 80086fa:	4313      	orrs	r3, r2
 80086fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008704:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	021b      	lsls	r3, r3, #8
 800870c:	697a      	ldr	r2, [r7, #20]
 800870e:	4313      	orrs	r3, r2
 8008710:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4a1d      	ldr	r2, [pc, #116]	; (800878c <TIM_OC3_SetConfig+0xd0>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d10d      	bne.n	8008736 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008720:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	68db      	ldr	r3, [r3, #12]
 8008726:	021b      	lsls	r3, r3, #8
 8008728:	697a      	ldr	r2, [r7, #20]
 800872a:	4313      	orrs	r3, r2
 800872c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008734:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	4a14      	ldr	r2, [pc, #80]	; (800878c <TIM_OC3_SetConfig+0xd0>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d113      	bne.n	8008766 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008744:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800874c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	695b      	ldr	r3, [r3, #20]
 8008752:	011b      	lsls	r3, r3, #4
 8008754:	693a      	ldr	r2, [r7, #16]
 8008756:	4313      	orrs	r3, r2
 8008758:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	699b      	ldr	r3, [r3, #24]
 800875e:	011b      	lsls	r3, r3, #4
 8008760:	693a      	ldr	r2, [r7, #16]
 8008762:	4313      	orrs	r3, r2
 8008764:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	693a      	ldr	r2, [r7, #16]
 800876a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	68fa      	ldr	r2, [r7, #12]
 8008770:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	685a      	ldr	r2, [r3, #4]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	697a      	ldr	r2, [r7, #20]
 800877e:	621a      	str	r2, [r3, #32]
}
 8008780:	bf00      	nop
 8008782:	371c      	adds	r7, #28
 8008784:	46bd      	mov	sp, r7
 8008786:	bc80      	pop	{r7}
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop
 800878c:	40012c00 	.word	0x40012c00

08008790 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008790:	b480      	push	{r7}
 8008792:	b087      	sub	sp, #28
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a1b      	ldr	r3, [r3, #32]
 800879e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a1b      	ldr	r3, [r3, #32]
 80087aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	69db      	ldr	r3, [r3, #28]
 80087b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	021b      	lsls	r3, r3, #8
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	031b      	lsls	r3, r3, #12
 80087e2:	693a      	ldr	r2, [r7, #16]
 80087e4:	4313      	orrs	r3, r2
 80087e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	4a0f      	ldr	r2, [pc, #60]	; (8008828 <TIM_OC4_SetConfig+0x98>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d109      	bne.n	8008804 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80087f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	695b      	ldr	r3, [r3, #20]
 80087fc:	019b      	lsls	r3, r3, #6
 80087fe:	697a      	ldr	r2, [r7, #20]
 8008800:	4313      	orrs	r3, r2
 8008802:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	68fa      	ldr	r2, [r7, #12]
 800880e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	685a      	ldr	r2, [r3, #4]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	693a      	ldr	r2, [r7, #16]
 800881c:	621a      	str	r2, [r3, #32]
}
 800881e:	bf00      	nop
 8008820:	371c      	adds	r7, #28
 8008822:	46bd      	mov	sp, r7
 8008824:	bc80      	pop	{r7}
 8008826:	4770      	bx	lr
 8008828:	40012c00 	.word	0x40012c00

0800882c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800882c:	b480      	push	{r7}
 800882e:	b087      	sub	sp, #28
 8008830:	af00      	add	r7, sp, #0
 8008832:	60f8      	str	r0, [r7, #12]
 8008834:	60b9      	str	r1, [r7, #8]
 8008836:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	6a1b      	ldr	r3, [r3, #32]
 800883c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6a1b      	ldr	r3, [r3, #32]
 8008842:	f023 0201 	bic.w	r2, r3, #1
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	699b      	ldr	r3, [r3, #24]
 800884e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008856:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	011b      	lsls	r3, r3, #4
 800885c:	693a      	ldr	r2, [r7, #16]
 800885e:	4313      	orrs	r3, r2
 8008860:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	f023 030a 	bic.w	r3, r3, #10
 8008868:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800886a:	697a      	ldr	r2, [r7, #20]
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	4313      	orrs	r3, r2
 8008870:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	693a      	ldr	r2, [r7, #16]
 8008876:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	697a      	ldr	r2, [r7, #20]
 800887c:	621a      	str	r2, [r3, #32]
}
 800887e:	bf00      	nop
 8008880:	371c      	adds	r7, #28
 8008882:	46bd      	mov	sp, r7
 8008884:	bc80      	pop	{r7}
 8008886:	4770      	bx	lr

08008888 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008888:	b480      	push	{r7}
 800888a:	b087      	sub	sp, #28
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6a1b      	ldr	r3, [r3, #32]
 8008898:	f023 0210 	bic.w	r2, r3, #16
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	699b      	ldr	r3, [r3, #24]
 80088a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6a1b      	ldr	r3, [r3, #32]
 80088aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80088b2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	031b      	lsls	r3, r3, #12
 80088b8:	697a      	ldr	r2, [r7, #20]
 80088ba:	4313      	orrs	r3, r2
 80088bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80088c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	011b      	lsls	r3, r3, #4
 80088ca:	693a      	ldr	r2, [r7, #16]
 80088cc:	4313      	orrs	r3, r2
 80088ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	697a      	ldr	r2, [r7, #20]
 80088d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	693a      	ldr	r2, [r7, #16]
 80088da:	621a      	str	r2, [r3, #32]
}
 80088dc:	bf00      	nop
 80088de:	371c      	adds	r7, #28
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bc80      	pop	{r7}
 80088e4:	4770      	bx	lr

080088e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80088e6:	b480      	push	{r7}
 80088e8:	b085      	sub	sp, #20
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	6078      	str	r0, [r7, #4]
 80088ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	689b      	ldr	r3, [r3, #8]
 80088f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80088fe:	683a      	ldr	r2, [r7, #0]
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	4313      	orrs	r3, r2
 8008904:	f043 0307 	orr.w	r3, r3, #7
 8008908:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	609a      	str	r2, [r3, #8]
}
 8008910:	bf00      	nop
 8008912:	3714      	adds	r7, #20
 8008914:	46bd      	mov	sp, r7
 8008916:	bc80      	pop	{r7}
 8008918:	4770      	bx	lr

0800891a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800891a:	b480      	push	{r7}
 800891c:	b087      	sub	sp, #28
 800891e:	af00      	add	r7, sp, #0
 8008920:	60f8      	str	r0, [r7, #12]
 8008922:	60b9      	str	r1, [r7, #8]
 8008924:	607a      	str	r2, [r7, #4]
 8008926:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008934:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	021a      	lsls	r2, r3, #8
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	431a      	orrs	r2, r3
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	4313      	orrs	r3, r2
 8008942:	697a      	ldr	r2, [r7, #20]
 8008944:	4313      	orrs	r3, r2
 8008946:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	697a      	ldr	r2, [r7, #20]
 800894c:	609a      	str	r2, [r3, #8]
}
 800894e:	bf00      	nop
 8008950:	371c      	adds	r7, #28
 8008952:	46bd      	mov	sp, r7
 8008954:	bc80      	pop	{r7}
 8008956:	4770      	bx	lr

08008958 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008958:	b480      	push	{r7}
 800895a:	b087      	sub	sp, #28
 800895c:	af00      	add	r7, sp, #0
 800895e:	60f8      	str	r0, [r7, #12]
 8008960:	60b9      	str	r1, [r7, #8]
 8008962:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	f003 031f 	and.w	r3, r3, #31
 800896a:	2201      	movs	r2, #1
 800896c:	fa02 f303 	lsl.w	r3, r2, r3
 8008970:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	6a1a      	ldr	r2, [r3, #32]
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	43db      	mvns	r3, r3
 800897a:	401a      	ands	r2, r3
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	6a1a      	ldr	r2, [r3, #32]
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	f003 031f 	and.w	r3, r3, #31
 800898a:	6879      	ldr	r1, [r7, #4]
 800898c:	fa01 f303 	lsl.w	r3, r1, r3
 8008990:	431a      	orrs	r2, r3
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	621a      	str	r2, [r3, #32]
}
 8008996:	bf00      	nop
 8008998:	371c      	adds	r7, #28
 800899a:	46bd      	mov	sp, r7
 800899c:	bc80      	pop	{r7}
 800899e:	4770      	bx	lr

080089a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b085      	sub	sp, #20
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089b0:	2b01      	cmp	r3, #1
 80089b2:	d101      	bne.n	80089b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80089b4:	2302      	movs	r3, #2
 80089b6:	e032      	b.n	8008a1e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2201      	movs	r2, #1
 80089bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2202      	movs	r2, #2
 80089c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	689b      	ldr	r3, [r3, #8]
 80089d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	68fa      	ldr	r2, [r7, #12]
 80089e6:	4313      	orrs	r3, r2
 80089e8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80089f0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	68ba      	ldr	r2, [r7, #8]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	68ba      	ldr	r2, [r7, #8]
 8008a0a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2201      	movs	r2, #1
 8008a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2200      	movs	r2, #0
 8008a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a1c:	2300      	movs	r3, #0
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	3714      	adds	r7, #20
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bc80      	pop	{r7}
 8008a26:	4770      	bx	lr

08008a28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008a32:	2300      	movs	r3, #0
 8008a34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a3c:	2b01      	cmp	r3, #1
 8008a3e:	d101      	bne.n	8008a44 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008a40:	2302      	movs	r3, #2
 8008a42:	e03d      	b.n	8008ac0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	68db      	ldr	r3, [r3, #12]
 8008a56:	4313      	orrs	r3, r2
 8008a58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	689b      	ldr	r3, [r3, #8]
 8008a64:	4313      	orrs	r3, r2
 8008a66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	4313      	orrs	r3, r2
 8008a74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	695b      	ldr	r3, [r3, #20]
 8008a9c:	4313      	orrs	r3, r2
 8008a9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	69db      	ldr	r3, [r3, #28]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	68fa      	ldr	r2, [r7, #12]
 8008ab4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008abe:	2300      	movs	r3, #0
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3714      	adds	r7, #20
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bc80      	pop	{r7}
 8008ac8:	4770      	bx	lr

08008aca <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008aca:	b480      	push	{r7}
 8008acc:	b083      	sub	sp, #12
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ad2:	bf00      	nop
 8008ad4:	370c      	adds	r7, #12
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bc80      	pop	{r7}
 8008ada:	4770      	bx	lr

08008adc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b083      	sub	sp, #12
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ae4:	bf00      	nop
 8008ae6:	370c      	adds	r7, #12
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bc80      	pop	{r7}
 8008aec:	4770      	bx	lr

08008aee <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b082      	sub	sp, #8
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d101      	bne.n	8008b00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008afc:	2301      	movs	r3, #1
 8008afe:	e03f      	b.n	8008b80 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d106      	bne.n	8008b1a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f7fa fbdb 	bl	80032d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2224      	movs	r2, #36	; 0x24
 8008b1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	68da      	ldr	r2, [r3, #12]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b30:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 f828 	bl	8008b88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	691a      	ldr	r2, [r3, #16]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b46:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	695a      	ldr	r2, [r3, #20]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b56:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68da      	ldr	r2, [r3, #12]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b66:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2220      	movs	r2, #32
 8008b72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2220      	movs	r2, #32
 8008b7a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008b7e:	2300      	movs	r3, #0
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3708      	adds	r7, #8
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	691b      	ldr	r3, [r3, #16]
 8008b96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	68da      	ldr	r2, [r3, #12]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	430a      	orrs	r2, r1
 8008ba4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	689a      	ldr	r2, [r3, #8]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	691b      	ldr	r3, [r3, #16]
 8008bae:	431a      	orrs	r2, r3
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	695b      	ldr	r3, [r3, #20]
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	68db      	ldr	r3, [r3, #12]
 8008bbe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008bc2:	f023 030c 	bic.w	r3, r3, #12
 8008bc6:	687a      	ldr	r2, [r7, #4]
 8008bc8:	6812      	ldr	r2, [r2, #0]
 8008bca:	68f9      	ldr	r1, [r7, #12]
 8008bcc:	430b      	orrs	r3, r1
 8008bce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	695b      	ldr	r3, [r3, #20]
 8008bd6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	699a      	ldr	r2, [r3, #24]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	430a      	orrs	r2, r1
 8008be4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a52      	ldr	r2, [pc, #328]	; (8008d34 <UART_SetConfig+0x1ac>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d14e      	bne.n	8008c8e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008bf0:	f7fe fec6 	bl	8007980 <HAL_RCC_GetPCLK2Freq>
 8008bf4:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008bf6:	68ba      	ldr	r2, [r7, #8]
 8008bf8:	4613      	mov	r3, r2
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	4413      	add	r3, r2
 8008bfe:	009a      	lsls	r2, r3, #2
 8008c00:	441a      	add	r2, r3
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c0c:	4a4a      	ldr	r2, [pc, #296]	; (8008d38 <UART_SetConfig+0x1b0>)
 8008c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c12:	095b      	lsrs	r3, r3, #5
 8008c14:	0119      	lsls	r1, r3, #4
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	4613      	mov	r3, r2
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	4413      	add	r3, r2
 8008c1e:	009a      	lsls	r2, r3, #2
 8008c20:	441a      	add	r2, r3
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	685b      	ldr	r3, [r3, #4]
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	fbb2 f2f3 	udiv	r2, r2, r3
 8008c2c:	4b42      	ldr	r3, [pc, #264]	; (8008d38 <UART_SetConfig+0x1b0>)
 8008c2e:	fba3 0302 	umull	r0, r3, r3, r2
 8008c32:	095b      	lsrs	r3, r3, #5
 8008c34:	2064      	movs	r0, #100	; 0x64
 8008c36:	fb00 f303 	mul.w	r3, r0, r3
 8008c3a:	1ad3      	subs	r3, r2, r3
 8008c3c:	011b      	lsls	r3, r3, #4
 8008c3e:	3332      	adds	r3, #50	; 0x32
 8008c40:	4a3d      	ldr	r2, [pc, #244]	; (8008d38 <UART_SetConfig+0x1b0>)
 8008c42:	fba2 2303 	umull	r2, r3, r2, r3
 8008c46:	095b      	lsrs	r3, r3, #5
 8008c48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c4c:	4419      	add	r1, r3
 8008c4e:	68ba      	ldr	r2, [r7, #8]
 8008c50:	4613      	mov	r3, r2
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	4413      	add	r3, r2
 8008c56:	009a      	lsls	r2, r3, #2
 8008c58:	441a      	add	r2, r3
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	685b      	ldr	r3, [r3, #4]
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	fbb2 f2f3 	udiv	r2, r2, r3
 8008c64:	4b34      	ldr	r3, [pc, #208]	; (8008d38 <UART_SetConfig+0x1b0>)
 8008c66:	fba3 0302 	umull	r0, r3, r3, r2
 8008c6a:	095b      	lsrs	r3, r3, #5
 8008c6c:	2064      	movs	r0, #100	; 0x64
 8008c6e:	fb00 f303 	mul.w	r3, r0, r3
 8008c72:	1ad3      	subs	r3, r2, r3
 8008c74:	011b      	lsls	r3, r3, #4
 8008c76:	3332      	adds	r3, #50	; 0x32
 8008c78:	4a2f      	ldr	r2, [pc, #188]	; (8008d38 <UART_SetConfig+0x1b0>)
 8008c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8008c7e:	095b      	lsrs	r3, r3, #5
 8008c80:	f003 020f 	and.w	r2, r3, #15
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	440a      	add	r2, r1
 8008c8a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8008c8c:	e04d      	b.n	8008d2a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8008c8e:	f7fe fe63 	bl	8007958 <HAL_RCC_GetPCLK1Freq>
 8008c92:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008c94:	68ba      	ldr	r2, [r7, #8]
 8008c96:	4613      	mov	r3, r2
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	4413      	add	r3, r2
 8008c9c:	009a      	lsls	r2, r3, #2
 8008c9e:	441a      	add	r2, r3
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	009b      	lsls	r3, r3, #2
 8008ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008caa:	4a23      	ldr	r2, [pc, #140]	; (8008d38 <UART_SetConfig+0x1b0>)
 8008cac:	fba2 2303 	umull	r2, r3, r2, r3
 8008cb0:	095b      	lsrs	r3, r3, #5
 8008cb2:	0119      	lsls	r1, r3, #4
 8008cb4:	68ba      	ldr	r2, [r7, #8]
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	4413      	add	r3, r2
 8008cbc:	009a      	lsls	r2, r3, #2
 8008cbe:	441a      	add	r2, r3
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	009b      	lsls	r3, r3, #2
 8008cc6:	fbb2 f2f3 	udiv	r2, r2, r3
 8008cca:	4b1b      	ldr	r3, [pc, #108]	; (8008d38 <UART_SetConfig+0x1b0>)
 8008ccc:	fba3 0302 	umull	r0, r3, r3, r2
 8008cd0:	095b      	lsrs	r3, r3, #5
 8008cd2:	2064      	movs	r0, #100	; 0x64
 8008cd4:	fb00 f303 	mul.w	r3, r0, r3
 8008cd8:	1ad3      	subs	r3, r2, r3
 8008cda:	011b      	lsls	r3, r3, #4
 8008cdc:	3332      	adds	r3, #50	; 0x32
 8008cde:	4a16      	ldr	r2, [pc, #88]	; (8008d38 <UART_SetConfig+0x1b0>)
 8008ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ce4:	095b      	lsrs	r3, r3, #5
 8008ce6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008cea:	4419      	add	r1, r3
 8008cec:	68ba      	ldr	r2, [r7, #8]
 8008cee:	4613      	mov	r3, r2
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	4413      	add	r3, r2
 8008cf4:	009a      	lsls	r2, r3, #2
 8008cf6:	441a      	add	r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	fbb2 f2f3 	udiv	r2, r2, r3
 8008d02:	4b0d      	ldr	r3, [pc, #52]	; (8008d38 <UART_SetConfig+0x1b0>)
 8008d04:	fba3 0302 	umull	r0, r3, r3, r2
 8008d08:	095b      	lsrs	r3, r3, #5
 8008d0a:	2064      	movs	r0, #100	; 0x64
 8008d0c:	fb00 f303 	mul.w	r3, r0, r3
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	011b      	lsls	r3, r3, #4
 8008d14:	3332      	adds	r3, #50	; 0x32
 8008d16:	4a08      	ldr	r2, [pc, #32]	; (8008d38 <UART_SetConfig+0x1b0>)
 8008d18:	fba2 2303 	umull	r2, r3, r2, r3
 8008d1c:	095b      	lsrs	r3, r3, #5
 8008d1e:	f003 020f 	and.w	r2, r3, #15
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	440a      	add	r2, r1
 8008d28:	609a      	str	r2, [r3, #8]
}
 8008d2a:	bf00      	nop
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	40013800 	.word	0x40013800
 8008d38:	51eb851f 	.word	0x51eb851f

08008d3c <__errno>:
 8008d3c:	4b01      	ldr	r3, [pc, #4]	; (8008d44 <__errno+0x8>)
 8008d3e:	6818      	ldr	r0, [r3, #0]
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	20000010 	.word	0x20000010

08008d48 <__libc_init_array>:
 8008d48:	b570      	push	{r4, r5, r6, lr}
 8008d4a:	2500      	movs	r5, #0
 8008d4c:	4e0c      	ldr	r6, [pc, #48]	; (8008d80 <__libc_init_array+0x38>)
 8008d4e:	4c0d      	ldr	r4, [pc, #52]	; (8008d84 <__libc_init_array+0x3c>)
 8008d50:	1ba4      	subs	r4, r4, r6
 8008d52:	10a4      	asrs	r4, r4, #2
 8008d54:	42a5      	cmp	r5, r4
 8008d56:	d109      	bne.n	8008d6c <__libc_init_array+0x24>
 8008d58:	f003 fb9e 	bl	800c498 <_init>
 8008d5c:	2500      	movs	r5, #0
 8008d5e:	4e0a      	ldr	r6, [pc, #40]	; (8008d88 <__libc_init_array+0x40>)
 8008d60:	4c0a      	ldr	r4, [pc, #40]	; (8008d8c <__libc_init_array+0x44>)
 8008d62:	1ba4      	subs	r4, r4, r6
 8008d64:	10a4      	asrs	r4, r4, #2
 8008d66:	42a5      	cmp	r5, r4
 8008d68:	d105      	bne.n	8008d76 <__libc_init_array+0x2e>
 8008d6a:	bd70      	pop	{r4, r5, r6, pc}
 8008d6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008d70:	4798      	blx	r3
 8008d72:	3501      	adds	r5, #1
 8008d74:	e7ee      	b.n	8008d54 <__libc_init_array+0xc>
 8008d76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008d7a:	4798      	blx	r3
 8008d7c:	3501      	adds	r5, #1
 8008d7e:	e7f2      	b.n	8008d66 <__libc_init_array+0x1e>
 8008d80:	0800cbb8 	.word	0x0800cbb8
 8008d84:	0800cbb8 	.word	0x0800cbb8
 8008d88:	0800cbb8 	.word	0x0800cbb8
 8008d8c:	0800cbbc 	.word	0x0800cbbc

08008d90 <memcpy>:
 8008d90:	b510      	push	{r4, lr}
 8008d92:	1e43      	subs	r3, r0, #1
 8008d94:	440a      	add	r2, r1
 8008d96:	4291      	cmp	r1, r2
 8008d98:	d100      	bne.n	8008d9c <memcpy+0xc>
 8008d9a:	bd10      	pop	{r4, pc}
 8008d9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008da0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008da4:	e7f7      	b.n	8008d96 <memcpy+0x6>

08008da6 <memset>:
 8008da6:	4603      	mov	r3, r0
 8008da8:	4402      	add	r2, r0
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d100      	bne.n	8008db0 <memset+0xa>
 8008dae:	4770      	bx	lr
 8008db0:	f803 1b01 	strb.w	r1, [r3], #1
 8008db4:	e7f9      	b.n	8008daa <memset+0x4>

08008db6 <__cvt>:
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dbc:	461e      	mov	r6, r3
 8008dbe:	bfbb      	ittet	lt
 8008dc0:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8008dc4:	461e      	movlt	r6, r3
 8008dc6:	2300      	movge	r3, #0
 8008dc8:	232d      	movlt	r3, #45	; 0x2d
 8008dca:	b088      	sub	sp, #32
 8008dcc:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008dce:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8008dd2:	f027 0720 	bic.w	r7, r7, #32
 8008dd6:	2f46      	cmp	r7, #70	; 0x46
 8008dd8:	4614      	mov	r4, r2
 8008dda:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008ddc:	700b      	strb	r3, [r1, #0]
 8008dde:	d004      	beq.n	8008dea <__cvt+0x34>
 8008de0:	2f45      	cmp	r7, #69	; 0x45
 8008de2:	d100      	bne.n	8008de6 <__cvt+0x30>
 8008de4:	3501      	adds	r5, #1
 8008de6:	2302      	movs	r3, #2
 8008de8:	e000      	b.n	8008dec <__cvt+0x36>
 8008dea:	2303      	movs	r3, #3
 8008dec:	aa07      	add	r2, sp, #28
 8008dee:	9204      	str	r2, [sp, #16]
 8008df0:	aa06      	add	r2, sp, #24
 8008df2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008df6:	e9cd 3500 	strd	r3, r5, [sp]
 8008dfa:	4622      	mov	r2, r4
 8008dfc:	4633      	mov	r3, r6
 8008dfe:	f000 fcd7 	bl	80097b0 <_dtoa_r>
 8008e02:	2f47      	cmp	r7, #71	; 0x47
 8008e04:	4680      	mov	r8, r0
 8008e06:	d102      	bne.n	8008e0e <__cvt+0x58>
 8008e08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e0a:	07db      	lsls	r3, r3, #31
 8008e0c:	d526      	bpl.n	8008e5c <__cvt+0xa6>
 8008e0e:	2f46      	cmp	r7, #70	; 0x46
 8008e10:	eb08 0905 	add.w	r9, r8, r5
 8008e14:	d111      	bne.n	8008e3a <__cvt+0x84>
 8008e16:	f898 3000 	ldrb.w	r3, [r8]
 8008e1a:	2b30      	cmp	r3, #48	; 0x30
 8008e1c:	d10a      	bne.n	8008e34 <__cvt+0x7e>
 8008e1e:	2200      	movs	r2, #0
 8008e20:	2300      	movs	r3, #0
 8008e22:	4620      	mov	r0, r4
 8008e24:	4631      	mov	r1, r6
 8008e26:	f7f7 fdbf 	bl	80009a8 <__aeabi_dcmpeq>
 8008e2a:	b918      	cbnz	r0, 8008e34 <__cvt+0x7e>
 8008e2c:	f1c5 0501 	rsb	r5, r5, #1
 8008e30:	f8ca 5000 	str.w	r5, [sl]
 8008e34:	f8da 3000 	ldr.w	r3, [sl]
 8008e38:	4499      	add	r9, r3
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	4620      	mov	r0, r4
 8008e40:	4631      	mov	r1, r6
 8008e42:	f7f7 fdb1 	bl	80009a8 <__aeabi_dcmpeq>
 8008e46:	b938      	cbnz	r0, 8008e58 <__cvt+0xa2>
 8008e48:	2230      	movs	r2, #48	; 0x30
 8008e4a:	9b07      	ldr	r3, [sp, #28]
 8008e4c:	454b      	cmp	r3, r9
 8008e4e:	d205      	bcs.n	8008e5c <__cvt+0xa6>
 8008e50:	1c59      	adds	r1, r3, #1
 8008e52:	9107      	str	r1, [sp, #28]
 8008e54:	701a      	strb	r2, [r3, #0]
 8008e56:	e7f8      	b.n	8008e4a <__cvt+0x94>
 8008e58:	f8cd 901c 	str.w	r9, [sp, #28]
 8008e5c:	4640      	mov	r0, r8
 8008e5e:	9b07      	ldr	r3, [sp, #28]
 8008e60:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008e62:	eba3 0308 	sub.w	r3, r3, r8
 8008e66:	6013      	str	r3, [r2, #0]
 8008e68:	b008      	add	sp, #32
 8008e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008e6e <__exponent>:
 8008e6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e70:	2900      	cmp	r1, #0
 8008e72:	bfb4      	ite	lt
 8008e74:	232d      	movlt	r3, #45	; 0x2d
 8008e76:	232b      	movge	r3, #43	; 0x2b
 8008e78:	4604      	mov	r4, r0
 8008e7a:	bfb8      	it	lt
 8008e7c:	4249      	neglt	r1, r1
 8008e7e:	2909      	cmp	r1, #9
 8008e80:	f804 2b02 	strb.w	r2, [r4], #2
 8008e84:	7043      	strb	r3, [r0, #1]
 8008e86:	dd21      	ble.n	8008ecc <__exponent+0x5e>
 8008e88:	f10d 0307 	add.w	r3, sp, #7
 8008e8c:	461f      	mov	r7, r3
 8008e8e:	260a      	movs	r6, #10
 8008e90:	fb91 f5f6 	sdiv	r5, r1, r6
 8008e94:	fb06 1115 	mls	r1, r6, r5, r1
 8008e98:	2d09      	cmp	r5, #9
 8008e9a:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8008e9e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008ea2:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8008ea6:	4629      	mov	r1, r5
 8008ea8:	dc09      	bgt.n	8008ebe <__exponent+0x50>
 8008eaa:	3130      	adds	r1, #48	; 0x30
 8008eac:	3b02      	subs	r3, #2
 8008eae:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008eb2:	42bb      	cmp	r3, r7
 8008eb4:	4622      	mov	r2, r4
 8008eb6:	d304      	bcc.n	8008ec2 <__exponent+0x54>
 8008eb8:	1a10      	subs	r0, r2, r0
 8008eba:	b003      	add	sp, #12
 8008ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ebe:	4613      	mov	r3, r2
 8008ec0:	e7e6      	b.n	8008e90 <__exponent+0x22>
 8008ec2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ec6:	f804 2b01 	strb.w	r2, [r4], #1
 8008eca:	e7f2      	b.n	8008eb2 <__exponent+0x44>
 8008ecc:	2330      	movs	r3, #48	; 0x30
 8008ece:	4419      	add	r1, r3
 8008ed0:	7083      	strb	r3, [r0, #2]
 8008ed2:	1d02      	adds	r2, r0, #4
 8008ed4:	70c1      	strb	r1, [r0, #3]
 8008ed6:	e7ef      	b.n	8008eb8 <__exponent+0x4a>

08008ed8 <_printf_float>:
 8008ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008edc:	b091      	sub	sp, #68	; 0x44
 8008ede:	460c      	mov	r4, r1
 8008ee0:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8008ee2:	4693      	mov	fp, r2
 8008ee4:	461e      	mov	r6, r3
 8008ee6:	4605      	mov	r5, r0
 8008ee8:	f001 fa16 	bl	800a318 <_localeconv_r>
 8008eec:	6803      	ldr	r3, [r0, #0]
 8008eee:	4618      	mov	r0, r3
 8008ef0:	9309      	str	r3, [sp, #36]	; 0x24
 8008ef2:	f7f7 f92d 	bl	8000150 <strlen>
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	930e      	str	r3, [sp, #56]	; 0x38
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	900a      	str	r0, [sp, #40]	; 0x28
 8008efe:	3307      	adds	r3, #7
 8008f00:	f023 0307 	bic.w	r3, r3, #7
 8008f04:	f103 0208 	add.w	r2, r3, #8
 8008f08:	f894 8018 	ldrb.w	r8, [r4, #24]
 8008f0c:	f8d4 a000 	ldr.w	sl, [r4]
 8008f10:	603a      	str	r2, [r7, #0]
 8008f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f16:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008f1a:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8008f1e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008f22:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008f28:	4ba6      	ldr	r3, [pc, #664]	; (80091c4 <_printf_float+0x2ec>)
 8008f2a:	4638      	mov	r0, r7
 8008f2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f2e:	f7f7 fd6d 	bl	8000a0c <__aeabi_dcmpun>
 8008f32:	bb68      	cbnz	r0, 8008f90 <_printf_float+0xb8>
 8008f34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008f38:	4ba2      	ldr	r3, [pc, #648]	; (80091c4 <_printf_float+0x2ec>)
 8008f3a:	4638      	mov	r0, r7
 8008f3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f3e:	f7f7 fd47 	bl	80009d0 <__aeabi_dcmple>
 8008f42:	bb28      	cbnz	r0, 8008f90 <_printf_float+0xb8>
 8008f44:	2200      	movs	r2, #0
 8008f46:	2300      	movs	r3, #0
 8008f48:	4638      	mov	r0, r7
 8008f4a:	4649      	mov	r1, r9
 8008f4c:	f7f7 fd36 	bl	80009bc <__aeabi_dcmplt>
 8008f50:	b110      	cbz	r0, 8008f58 <_printf_float+0x80>
 8008f52:	232d      	movs	r3, #45	; 0x2d
 8008f54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f58:	4f9b      	ldr	r7, [pc, #620]	; (80091c8 <_printf_float+0x2f0>)
 8008f5a:	4b9c      	ldr	r3, [pc, #624]	; (80091cc <_printf_float+0x2f4>)
 8008f5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008f60:	bf98      	it	ls
 8008f62:	461f      	movls	r7, r3
 8008f64:	2303      	movs	r3, #3
 8008f66:	f04f 0900 	mov.w	r9, #0
 8008f6a:	6123      	str	r3, [r4, #16]
 8008f6c:	f02a 0304 	bic.w	r3, sl, #4
 8008f70:	6023      	str	r3, [r4, #0]
 8008f72:	9600      	str	r6, [sp, #0]
 8008f74:	465b      	mov	r3, fp
 8008f76:	aa0f      	add	r2, sp, #60	; 0x3c
 8008f78:	4621      	mov	r1, r4
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	f000 f9e2 	bl	8009344 <_printf_common>
 8008f80:	3001      	adds	r0, #1
 8008f82:	f040 8090 	bne.w	80090a6 <_printf_float+0x1ce>
 8008f86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f8a:	b011      	add	sp, #68	; 0x44
 8008f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f90:	463a      	mov	r2, r7
 8008f92:	464b      	mov	r3, r9
 8008f94:	4638      	mov	r0, r7
 8008f96:	4649      	mov	r1, r9
 8008f98:	f7f7 fd38 	bl	8000a0c <__aeabi_dcmpun>
 8008f9c:	b110      	cbz	r0, 8008fa4 <_printf_float+0xcc>
 8008f9e:	4f8c      	ldr	r7, [pc, #560]	; (80091d0 <_printf_float+0x2f8>)
 8008fa0:	4b8c      	ldr	r3, [pc, #560]	; (80091d4 <_printf_float+0x2fc>)
 8008fa2:	e7db      	b.n	8008f5c <_printf_float+0x84>
 8008fa4:	6863      	ldr	r3, [r4, #4]
 8008fa6:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8008faa:	1c59      	adds	r1, r3, #1
 8008fac:	a80d      	add	r0, sp, #52	; 0x34
 8008fae:	a90e      	add	r1, sp, #56	; 0x38
 8008fb0:	d140      	bne.n	8009034 <_printf_float+0x15c>
 8008fb2:	2306      	movs	r3, #6
 8008fb4:	6063      	str	r3, [r4, #4]
 8008fb6:	f04f 0c00 	mov.w	ip, #0
 8008fba:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8008fbe:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8008fc2:	6863      	ldr	r3, [r4, #4]
 8008fc4:	6022      	str	r2, [r4, #0]
 8008fc6:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8008fca:	9300      	str	r3, [sp, #0]
 8008fcc:	463a      	mov	r2, r7
 8008fce:	464b      	mov	r3, r9
 8008fd0:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8008fd4:	4628      	mov	r0, r5
 8008fd6:	f7ff feee 	bl	8008db6 <__cvt>
 8008fda:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8008fde:	2b47      	cmp	r3, #71	; 0x47
 8008fe0:	4607      	mov	r7, r0
 8008fe2:	d109      	bne.n	8008ff8 <_printf_float+0x120>
 8008fe4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fe6:	1cd8      	adds	r0, r3, #3
 8008fe8:	db02      	blt.n	8008ff0 <_printf_float+0x118>
 8008fea:	6862      	ldr	r2, [r4, #4]
 8008fec:	4293      	cmp	r3, r2
 8008fee:	dd47      	ble.n	8009080 <_printf_float+0x1a8>
 8008ff0:	f1a8 0802 	sub.w	r8, r8, #2
 8008ff4:	fa5f f888 	uxtb.w	r8, r8
 8008ff8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8008ffc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008ffe:	d824      	bhi.n	800904a <_printf_float+0x172>
 8009000:	3901      	subs	r1, #1
 8009002:	4642      	mov	r2, r8
 8009004:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009008:	910d      	str	r1, [sp, #52]	; 0x34
 800900a:	f7ff ff30 	bl	8008e6e <__exponent>
 800900e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009010:	4681      	mov	r9, r0
 8009012:	1813      	adds	r3, r2, r0
 8009014:	2a01      	cmp	r2, #1
 8009016:	6123      	str	r3, [r4, #16]
 8009018:	dc02      	bgt.n	8009020 <_printf_float+0x148>
 800901a:	6822      	ldr	r2, [r4, #0]
 800901c:	07d1      	lsls	r1, r2, #31
 800901e:	d501      	bpl.n	8009024 <_printf_float+0x14c>
 8009020:	3301      	adds	r3, #1
 8009022:	6123      	str	r3, [r4, #16]
 8009024:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009028:	2b00      	cmp	r3, #0
 800902a:	d0a2      	beq.n	8008f72 <_printf_float+0x9a>
 800902c:	232d      	movs	r3, #45	; 0x2d
 800902e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009032:	e79e      	b.n	8008f72 <_printf_float+0x9a>
 8009034:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8009038:	f000 816e 	beq.w	8009318 <_printf_float+0x440>
 800903c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009040:	d1b9      	bne.n	8008fb6 <_printf_float+0xde>
 8009042:	2b00      	cmp	r3, #0
 8009044:	d1b7      	bne.n	8008fb6 <_printf_float+0xde>
 8009046:	2301      	movs	r3, #1
 8009048:	e7b4      	b.n	8008fb4 <_printf_float+0xdc>
 800904a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800904e:	d119      	bne.n	8009084 <_printf_float+0x1ac>
 8009050:	2900      	cmp	r1, #0
 8009052:	6863      	ldr	r3, [r4, #4]
 8009054:	dd0c      	ble.n	8009070 <_printf_float+0x198>
 8009056:	6121      	str	r1, [r4, #16]
 8009058:	b913      	cbnz	r3, 8009060 <_printf_float+0x188>
 800905a:	6822      	ldr	r2, [r4, #0]
 800905c:	07d2      	lsls	r2, r2, #31
 800905e:	d502      	bpl.n	8009066 <_printf_float+0x18e>
 8009060:	3301      	adds	r3, #1
 8009062:	440b      	add	r3, r1
 8009064:	6123      	str	r3, [r4, #16]
 8009066:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009068:	f04f 0900 	mov.w	r9, #0
 800906c:	65a3      	str	r3, [r4, #88]	; 0x58
 800906e:	e7d9      	b.n	8009024 <_printf_float+0x14c>
 8009070:	b913      	cbnz	r3, 8009078 <_printf_float+0x1a0>
 8009072:	6822      	ldr	r2, [r4, #0]
 8009074:	07d0      	lsls	r0, r2, #31
 8009076:	d501      	bpl.n	800907c <_printf_float+0x1a4>
 8009078:	3302      	adds	r3, #2
 800907a:	e7f3      	b.n	8009064 <_printf_float+0x18c>
 800907c:	2301      	movs	r3, #1
 800907e:	e7f1      	b.n	8009064 <_printf_float+0x18c>
 8009080:	f04f 0867 	mov.w	r8, #103	; 0x67
 8009084:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8009088:	4293      	cmp	r3, r2
 800908a:	db05      	blt.n	8009098 <_printf_float+0x1c0>
 800908c:	6822      	ldr	r2, [r4, #0]
 800908e:	6123      	str	r3, [r4, #16]
 8009090:	07d1      	lsls	r1, r2, #31
 8009092:	d5e8      	bpl.n	8009066 <_printf_float+0x18e>
 8009094:	3301      	adds	r3, #1
 8009096:	e7e5      	b.n	8009064 <_printf_float+0x18c>
 8009098:	2b00      	cmp	r3, #0
 800909a:	bfcc      	ite	gt
 800909c:	2301      	movgt	r3, #1
 800909e:	f1c3 0302 	rsble	r3, r3, #2
 80090a2:	4413      	add	r3, r2
 80090a4:	e7de      	b.n	8009064 <_printf_float+0x18c>
 80090a6:	6823      	ldr	r3, [r4, #0]
 80090a8:	055a      	lsls	r2, r3, #21
 80090aa:	d407      	bmi.n	80090bc <_printf_float+0x1e4>
 80090ac:	6923      	ldr	r3, [r4, #16]
 80090ae:	463a      	mov	r2, r7
 80090b0:	4659      	mov	r1, fp
 80090b2:	4628      	mov	r0, r5
 80090b4:	47b0      	blx	r6
 80090b6:	3001      	adds	r0, #1
 80090b8:	d129      	bne.n	800910e <_printf_float+0x236>
 80090ba:	e764      	b.n	8008f86 <_printf_float+0xae>
 80090bc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80090c0:	f240 80d7 	bls.w	8009272 <_printf_float+0x39a>
 80090c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80090c8:	2200      	movs	r2, #0
 80090ca:	2300      	movs	r3, #0
 80090cc:	f7f7 fc6c 	bl	80009a8 <__aeabi_dcmpeq>
 80090d0:	b388      	cbz	r0, 8009136 <_printf_float+0x25e>
 80090d2:	2301      	movs	r3, #1
 80090d4:	4a40      	ldr	r2, [pc, #256]	; (80091d8 <_printf_float+0x300>)
 80090d6:	4659      	mov	r1, fp
 80090d8:	4628      	mov	r0, r5
 80090da:	47b0      	blx	r6
 80090dc:	3001      	adds	r0, #1
 80090de:	f43f af52 	beq.w	8008f86 <_printf_float+0xae>
 80090e2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80090e6:	429a      	cmp	r2, r3
 80090e8:	db02      	blt.n	80090f0 <_printf_float+0x218>
 80090ea:	6823      	ldr	r3, [r4, #0]
 80090ec:	07d8      	lsls	r0, r3, #31
 80090ee:	d50e      	bpl.n	800910e <_printf_float+0x236>
 80090f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090f4:	4659      	mov	r1, fp
 80090f6:	4628      	mov	r0, r5
 80090f8:	47b0      	blx	r6
 80090fa:	3001      	adds	r0, #1
 80090fc:	f43f af43 	beq.w	8008f86 <_printf_float+0xae>
 8009100:	2700      	movs	r7, #0
 8009102:	f104 081a 	add.w	r8, r4, #26
 8009106:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009108:	3b01      	subs	r3, #1
 800910a:	42bb      	cmp	r3, r7
 800910c:	dc09      	bgt.n	8009122 <_printf_float+0x24a>
 800910e:	6823      	ldr	r3, [r4, #0]
 8009110:	079f      	lsls	r7, r3, #30
 8009112:	f100 80fd 	bmi.w	8009310 <_printf_float+0x438>
 8009116:	68e0      	ldr	r0, [r4, #12]
 8009118:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800911a:	4298      	cmp	r0, r3
 800911c:	bfb8      	it	lt
 800911e:	4618      	movlt	r0, r3
 8009120:	e733      	b.n	8008f8a <_printf_float+0xb2>
 8009122:	2301      	movs	r3, #1
 8009124:	4642      	mov	r2, r8
 8009126:	4659      	mov	r1, fp
 8009128:	4628      	mov	r0, r5
 800912a:	47b0      	blx	r6
 800912c:	3001      	adds	r0, #1
 800912e:	f43f af2a 	beq.w	8008f86 <_printf_float+0xae>
 8009132:	3701      	adds	r7, #1
 8009134:	e7e7      	b.n	8009106 <_printf_float+0x22e>
 8009136:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009138:	2b00      	cmp	r3, #0
 800913a:	dc2b      	bgt.n	8009194 <_printf_float+0x2bc>
 800913c:	2301      	movs	r3, #1
 800913e:	4a26      	ldr	r2, [pc, #152]	; (80091d8 <_printf_float+0x300>)
 8009140:	4659      	mov	r1, fp
 8009142:	4628      	mov	r0, r5
 8009144:	47b0      	blx	r6
 8009146:	3001      	adds	r0, #1
 8009148:	f43f af1d 	beq.w	8008f86 <_printf_float+0xae>
 800914c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800914e:	b923      	cbnz	r3, 800915a <_printf_float+0x282>
 8009150:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009152:	b913      	cbnz	r3, 800915a <_printf_float+0x282>
 8009154:	6823      	ldr	r3, [r4, #0]
 8009156:	07d9      	lsls	r1, r3, #31
 8009158:	d5d9      	bpl.n	800910e <_printf_float+0x236>
 800915a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800915e:	4659      	mov	r1, fp
 8009160:	4628      	mov	r0, r5
 8009162:	47b0      	blx	r6
 8009164:	3001      	adds	r0, #1
 8009166:	f43f af0e 	beq.w	8008f86 <_printf_float+0xae>
 800916a:	f04f 0800 	mov.w	r8, #0
 800916e:	f104 091a 	add.w	r9, r4, #26
 8009172:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009174:	425b      	negs	r3, r3
 8009176:	4543      	cmp	r3, r8
 8009178:	dc01      	bgt.n	800917e <_printf_float+0x2a6>
 800917a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800917c:	e797      	b.n	80090ae <_printf_float+0x1d6>
 800917e:	2301      	movs	r3, #1
 8009180:	464a      	mov	r2, r9
 8009182:	4659      	mov	r1, fp
 8009184:	4628      	mov	r0, r5
 8009186:	47b0      	blx	r6
 8009188:	3001      	adds	r0, #1
 800918a:	f43f aefc 	beq.w	8008f86 <_printf_float+0xae>
 800918e:	f108 0801 	add.w	r8, r8, #1
 8009192:	e7ee      	b.n	8009172 <_printf_float+0x29a>
 8009194:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009196:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009198:	429a      	cmp	r2, r3
 800919a:	bfa8      	it	ge
 800919c:	461a      	movge	r2, r3
 800919e:	2a00      	cmp	r2, #0
 80091a0:	4690      	mov	r8, r2
 80091a2:	dd07      	ble.n	80091b4 <_printf_float+0x2dc>
 80091a4:	4613      	mov	r3, r2
 80091a6:	4659      	mov	r1, fp
 80091a8:	463a      	mov	r2, r7
 80091aa:	4628      	mov	r0, r5
 80091ac:	47b0      	blx	r6
 80091ae:	3001      	adds	r0, #1
 80091b0:	f43f aee9 	beq.w	8008f86 <_printf_float+0xae>
 80091b4:	f104 031a 	add.w	r3, r4, #26
 80091b8:	f04f 0a00 	mov.w	sl, #0
 80091bc:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80091c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80091c2:	e015      	b.n	80091f0 <_printf_float+0x318>
 80091c4:	7fefffff 	.word	0x7fefffff
 80091c8:	0800c778 	.word	0x0800c778
 80091cc:	0800c774 	.word	0x0800c774
 80091d0:	0800c780 	.word	0x0800c780
 80091d4:	0800c77c 	.word	0x0800c77c
 80091d8:	0800c784 	.word	0x0800c784
 80091dc:	2301      	movs	r3, #1
 80091de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091e0:	4659      	mov	r1, fp
 80091e2:	4628      	mov	r0, r5
 80091e4:	47b0      	blx	r6
 80091e6:	3001      	adds	r0, #1
 80091e8:	f43f aecd 	beq.w	8008f86 <_printf_float+0xae>
 80091ec:	f10a 0a01 	add.w	sl, sl, #1
 80091f0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80091f4:	eba9 0308 	sub.w	r3, r9, r8
 80091f8:	4553      	cmp	r3, sl
 80091fa:	dcef      	bgt.n	80091dc <_printf_float+0x304>
 80091fc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009200:	429a      	cmp	r2, r3
 8009202:	444f      	add	r7, r9
 8009204:	db14      	blt.n	8009230 <_printf_float+0x358>
 8009206:	6823      	ldr	r3, [r4, #0]
 8009208:	07da      	lsls	r2, r3, #31
 800920a:	d411      	bmi.n	8009230 <_printf_float+0x358>
 800920c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800920e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009210:	eba3 0209 	sub.w	r2, r3, r9
 8009214:	eba3 0901 	sub.w	r9, r3, r1
 8009218:	4591      	cmp	r9, r2
 800921a:	bfa8      	it	ge
 800921c:	4691      	movge	r9, r2
 800921e:	f1b9 0f00 	cmp.w	r9, #0
 8009222:	dc0d      	bgt.n	8009240 <_printf_float+0x368>
 8009224:	2700      	movs	r7, #0
 8009226:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800922a:	f104 081a 	add.w	r8, r4, #26
 800922e:	e018      	b.n	8009262 <_printf_float+0x38a>
 8009230:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009234:	4659      	mov	r1, fp
 8009236:	4628      	mov	r0, r5
 8009238:	47b0      	blx	r6
 800923a:	3001      	adds	r0, #1
 800923c:	d1e6      	bne.n	800920c <_printf_float+0x334>
 800923e:	e6a2      	b.n	8008f86 <_printf_float+0xae>
 8009240:	464b      	mov	r3, r9
 8009242:	463a      	mov	r2, r7
 8009244:	4659      	mov	r1, fp
 8009246:	4628      	mov	r0, r5
 8009248:	47b0      	blx	r6
 800924a:	3001      	adds	r0, #1
 800924c:	d1ea      	bne.n	8009224 <_printf_float+0x34c>
 800924e:	e69a      	b.n	8008f86 <_printf_float+0xae>
 8009250:	2301      	movs	r3, #1
 8009252:	4642      	mov	r2, r8
 8009254:	4659      	mov	r1, fp
 8009256:	4628      	mov	r0, r5
 8009258:	47b0      	blx	r6
 800925a:	3001      	adds	r0, #1
 800925c:	f43f ae93 	beq.w	8008f86 <_printf_float+0xae>
 8009260:	3701      	adds	r7, #1
 8009262:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009266:	1a9b      	subs	r3, r3, r2
 8009268:	eba3 0309 	sub.w	r3, r3, r9
 800926c:	42bb      	cmp	r3, r7
 800926e:	dcef      	bgt.n	8009250 <_printf_float+0x378>
 8009270:	e74d      	b.n	800910e <_printf_float+0x236>
 8009272:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009274:	2a01      	cmp	r2, #1
 8009276:	dc01      	bgt.n	800927c <_printf_float+0x3a4>
 8009278:	07db      	lsls	r3, r3, #31
 800927a:	d538      	bpl.n	80092ee <_printf_float+0x416>
 800927c:	2301      	movs	r3, #1
 800927e:	463a      	mov	r2, r7
 8009280:	4659      	mov	r1, fp
 8009282:	4628      	mov	r0, r5
 8009284:	47b0      	blx	r6
 8009286:	3001      	adds	r0, #1
 8009288:	f43f ae7d 	beq.w	8008f86 <_printf_float+0xae>
 800928c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009290:	4659      	mov	r1, fp
 8009292:	4628      	mov	r0, r5
 8009294:	47b0      	blx	r6
 8009296:	3001      	adds	r0, #1
 8009298:	f107 0701 	add.w	r7, r7, #1
 800929c:	f43f ae73 	beq.w	8008f86 <_printf_float+0xae>
 80092a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80092a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80092a6:	2200      	movs	r2, #0
 80092a8:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80092ac:	2300      	movs	r3, #0
 80092ae:	f7f7 fb7b 	bl	80009a8 <__aeabi_dcmpeq>
 80092b2:	b9c0      	cbnz	r0, 80092e6 <_printf_float+0x40e>
 80092b4:	4643      	mov	r3, r8
 80092b6:	463a      	mov	r2, r7
 80092b8:	4659      	mov	r1, fp
 80092ba:	4628      	mov	r0, r5
 80092bc:	47b0      	blx	r6
 80092be:	3001      	adds	r0, #1
 80092c0:	d10d      	bne.n	80092de <_printf_float+0x406>
 80092c2:	e660      	b.n	8008f86 <_printf_float+0xae>
 80092c4:	2301      	movs	r3, #1
 80092c6:	4642      	mov	r2, r8
 80092c8:	4659      	mov	r1, fp
 80092ca:	4628      	mov	r0, r5
 80092cc:	47b0      	blx	r6
 80092ce:	3001      	adds	r0, #1
 80092d0:	f43f ae59 	beq.w	8008f86 <_printf_float+0xae>
 80092d4:	3701      	adds	r7, #1
 80092d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80092d8:	3b01      	subs	r3, #1
 80092da:	42bb      	cmp	r3, r7
 80092dc:	dcf2      	bgt.n	80092c4 <_printf_float+0x3ec>
 80092de:	464b      	mov	r3, r9
 80092e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80092e4:	e6e4      	b.n	80090b0 <_printf_float+0x1d8>
 80092e6:	2700      	movs	r7, #0
 80092e8:	f104 081a 	add.w	r8, r4, #26
 80092ec:	e7f3      	b.n	80092d6 <_printf_float+0x3fe>
 80092ee:	2301      	movs	r3, #1
 80092f0:	e7e1      	b.n	80092b6 <_printf_float+0x3de>
 80092f2:	2301      	movs	r3, #1
 80092f4:	4642      	mov	r2, r8
 80092f6:	4659      	mov	r1, fp
 80092f8:	4628      	mov	r0, r5
 80092fa:	47b0      	blx	r6
 80092fc:	3001      	adds	r0, #1
 80092fe:	f43f ae42 	beq.w	8008f86 <_printf_float+0xae>
 8009302:	3701      	adds	r7, #1
 8009304:	68e3      	ldr	r3, [r4, #12]
 8009306:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009308:	1a9b      	subs	r3, r3, r2
 800930a:	42bb      	cmp	r3, r7
 800930c:	dcf1      	bgt.n	80092f2 <_printf_float+0x41a>
 800930e:	e702      	b.n	8009116 <_printf_float+0x23e>
 8009310:	2700      	movs	r7, #0
 8009312:	f104 0819 	add.w	r8, r4, #25
 8009316:	e7f5      	b.n	8009304 <_printf_float+0x42c>
 8009318:	2b00      	cmp	r3, #0
 800931a:	f43f ae94 	beq.w	8009046 <_printf_float+0x16e>
 800931e:	f04f 0c00 	mov.w	ip, #0
 8009322:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8009326:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800932a:	6022      	str	r2, [r4, #0]
 800932c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8009330:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8009334:	9300      	str	r3, [sp, #0]
 8009336:	463a      	mov	r2, r7
 8009338:	464b      	mov	r3, r9
 800933a:	4628      	mov	r0, r5
 800933c:	f7ff fd3b 	bl	8008db6 <__cvt>
 8009340:	4607      	mov	r7, r0
 8009342:	e64f      	b.n	8008fe4 <_printf_float+0x10c>

08009344 <_printf_common>:
 8009344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009348:	4691      	mov	r9, r2
 800934a:	461f      	mov	r7, r3
 800934c:	688a      	ldr	r2, [r1, #8]
 800934e:	690b      	ldr	r3, [r1, #16]
 8009350:	4606      	mov	r6, r0
 8009352:	4293      	cmp	r3, r2
 8009354:	bfb8      	it	lt
 8009356:	4613      	movlt	r3, r2
 8009358:	f8c9 3000 	str.w	r3, [r9]
 800935c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009360:	460c      	mov	r4, r1
 8009362:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009366:	b112      	cbz	r2, 800936e <_printf_common+0x2a>
 8009368:	3301      	adds	r3, #1
 800936a:	f8c9 3000 	str.w	r3, [r9]
 800936e:	6823      	ldr	r3, [r4, #0]
 8009370:	0699      	lsls	r1, r3, #26
 8009372:	bf42      	ittt	mi
 8009374:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009378:	3302      	addmi	r3, #2
 800937a:	f8c9 3000 	strmi.w	r3, [r9]
 800937e:	6825      	ldr	r5, [r4, #0]
 8009380:	f015 0506 	ands.w	r5, r5, #6
 8009384:	d107      	bne.n	8009396 <_printf_common+0x52>
 8009386:	f104 0a19 	add.w	sl, r4, #25
 800938a:	68e3      	ldr	r3, [r4, #12]
 800938c:	f8d9 2000 	ldr.w	r2, [r9]
 8009390:	1a9b      	subs	r3, r3, r2
 8009392:	42ab      	cmp	r3, r5
 8009394:	dc29      	bgt.n	80093ea <_printf_common+0xa6>
 8009396:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800939a:	6822      	ldr	r2, [r4, #0]
 800939c:	3300      	adds	r3, #0
 800939e:	bf18      	it	ne
 80093a0:	2301      	movne	r3, #1
 80093a2:	0692      	lsls	r2, r2, #26
 80093a4:	d42e      	bmi.n	8009404 <_printf_common+0xc0>
 80093a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80093aa:	4639      	mov	r1, r7
 80093ac:	4630      	mov	r0, r6
 80093ae:	47c0      	blx	r8
 80093b0:	3001      	adds	r0, #1
 80093b2:	d021      	beq.n	80093f8 <_printf_common+0xb4>
 80093b4:	6823      	ldr	r3, [r4, #0]
 80093b6:	68e5      	ldr	r5, [r4, #12]
 80093b8:	f003 0306 	and.w	r3, r3, #6
 80093bc:	2b04      	cmp	r3, #4
 80093be:	bf18      	it	ne
 80093c0:	2500      	movne	r5, #0
 80093c2:	f8d9 2000 	ldr.w	r2, [r9]
 80093c6:	f04f 0900 	mov.w	r9, #0
 80093ca:	bf08      	it	eq
 80093cc:	1aad      	subeq	r5, r5, r2
 80093ce:	68a3      	ldr	r3, [r4, #8]
 80093d0:	6922      	ldr	r2, [r4, #16]
 80093d2:	bf08      	it	eq
 80093d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80093d8:	4293      	cmp	r3, r2
 80093da:	bfc4      	itt	gt
 80093dc:	1a9b      	subgt	r3, r3, r2
 80093de:	18ed      	addgt	r5, r5, r3
 80093e0:	341a      	adds	r4, #26
 80093e2:	454d      	cmp	r5, r9
 80093e4:	d11a      	bne.n	800941c <_printf_common+0xd8>
 80093e6:	2000      	movs	r0, #0
 80093e8:	e008      	b.n	80093fc <_printf_common+0xb8>
 80093ea:	2301      	movs	r3, #1
 80093ec:	4652      	mov	r2, sl
 80093ee:	4639      	mov	r1, r7
 80093f0:	4630      	mov	r0, r6
 80093f2:	47c0      	blx	r8
 80093f4:	3001      	adds	r0, #1
 80093f6:	d103      	bne.n	8009400 <_printf_common+0xbc>
 80093f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009400:	3501      	adds	r5, #1
 8009402:	e7c2      	b.n	800938a <_printf_common+0x46>
 8009404:	2030      	movs	r0, #48	; 0x30
 8009406:	18e1      	adds	r1, r4, r3
 8009408:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800940c:	1c5a      	adds	r2, r3, #1
 800940e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009412:	4422      	add	r2, r4
 8009414:	3302      	adds	r3, #2
 8009416:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800941a:	e7c4      	b.n	80093a6 <_printf_common+0x62>
 800941c:	2301      	movs	r3, #1
 800941e:	4622      	mov	r2, r4
 8009420:	4639      	mov	r1, r7
 8009422:	4630      	mov	r0, r6
 8009424:	47c0      	blx	r8
 8009426:	3001      	adds	r0, #1
 8009428:	d0e6      	beq.n	80093f8 <_printf_common+0xb4>
 800942a:	f109 0901 	add.w	r9, r9, #1
 800942e:	e7d8      	b.n	80093e2 <_printf_common+0x9e>

08009430 <_printf_i>:
 8009430:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009434:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009438:	460c      	mov	r4, r1
 800943a:	7e09      	ldrb	r1, [r1, #24]
 800943c:	b085      	sub	sp, #20
 800943e:	296e      	cmp	r1, #110	; 0x6e
 8009440:	4617      	mov	r7, r2
 8009442:	4606      	mov	r6, r0
 8009444:	4698      	mov	r8, r3
 8009446:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009448:	f000 80b3 	beq.w	80095b2 <_printf_i+0x182>
 800944c:	d822      	bhi.n	8009494 <_printf_i+0x64>
 800944e:	2963      	cmp	r1, #99	; 0x63
 8009450:	d036      	beq.n	80094c0 <_printf_i+0x90>
 8009452:	d80a      	bhi.n	800946a <_printf_i+0x3a>
 8009454:	2900      	cmp	r1, #0
 8009456:	f000 80b9 	beq.w	80095cc <_printf_i+0x19c>
 800945a:	2958      	cmp	r1, #88	; 0x58
 800945c:	f000 8083 	beq.w	8009566 <_printf_i+0x136>
 8009460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009464:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009468:	e032      	b.n	80094d0 <_printf_i+0xa0>
 800946a:	2964      	cmp	r1, #100	; 0x64
 800946c:	d001      	beq.n	8009472 <_printf_i+0x42>
 800946e:	2969      	cmp	r1, #105	; 0x69
 8009470:	d1f6      	bne.n	8009460 <_printf_i+0x30>
 8009472:	6820      	ldr	r0, [r4, #0]
 8009474:	6813      	ldr	r3, [r2, #0]
 8009476:	0605      	lsls	r5, r0, #24
 8009478:	f103 0104 	add.w	r1, r3, #4
 800947c:	d52a      	bpl.n	80094d4 <_printf_i+0xa4>
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	6011      	str	r1, [r2, #0]
 8009482:	2b00      	cmp	r3, #0
 8009484:	da03      	bge.n	800948e <_printf_i+0x5e>
 8009486:	222d      	movs	r2, #45	; 0x2d
 8009488:	425b      	negs	r3, r3
 800948a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800948e:	486f      	ldr	r0, [pc, #444]	; (800964c <_printf_i+0x21c>)
 8009490:	220a      	movs	r2, #10
 8009492:	e039      	b.n	8009508 <_printf_i+0xd8>
 8009494:	2973      	cmp	r1, #115	; 0x73
 8009496:	f000 809d 	beq.w	80095d4 <_printf_i+0x1a4>
 800949a:	d808      	bhi.n	80094ae <_printf_i+0x7e>
 800949c:	296f      	cmp	r1, #111	; 0x6f
 800949e:	d020      	beq.n	80094e2 <_printf_i+0xb2>
 80094a0:	2970      	cmp	r1, #112	; 0x70
 80094a2:	d1dd      	bne.n	8009460 <_printf_i+0x30>
 80094a4:	6823      	ldr	r3, [r4, #0]
 80094a6:	f043 0320 	orr.w	r3, r3, #32
 80094aa:	6023      	str	r3, [r4, #0]
 80094ac:	e003      	b.n	80094b6 <_printf_i+0x86>
 80094ae:	2975      	cmp	r1, #117	; 0x75
 80094b0:	d017      	beq.n	80094e2 <_printf_i+0xb2>
 80094b2:	2978      	cmp	r1, #120	; 0x78
 80094b4:	d1d4      	bne.n	8009460 <_printf_i+0x30>
 80094b6:	2378      	movs	r3, #120	; 0x78
 80094b8:	4865      	ldr	r0, [pc, #404]	; (8009650 <_printf_i+0x220>)
 80094ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80094be:	e055      	b.n	800956c <_printf_i+0x13c>
 80094c0:	6813      	ldr	r3, [r2, #0]
 80094c2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094c6:	1d19      	adds	r1, r3, #4
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	6011      	str	r1, [r2, #0]
 80094cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80094d0:	2301      	movs	r3, #1
 80094d2:	e08c      	b.n	80095ee <_printf_i+0x1be>
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80094da:	6011      	str	r1, [r2, #0]
 80094dc:	bf18      	it	ne
 80094de:	b21b      	sxthne	r3, r3
 80094e0:	e7cf      	b.n	8009482 <_printf_i+0x52>
 80094e2:	6813      	ldr	r3, [r2, #0]
 80094e4:	6825      	ldr	r5, [r4, #0]
 80094e6:	1d18      	adds	r0, r3, #4
 80094e8:	6010      	str	r0, [r2, #0]
 80094ea:	0628      	lsls	r0, r5, #24
 80094ec:	d501      	bpl.n	80094f2 <_printf_i+0xc2>
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	e002      	b.n	80094f8 <_printf_i+0xc8>
 80094f2:	0668      	lsls	r0, r5, #25
 80094f4:	d5fb      	bpl.n	80094ee <_printf_i+0xbe>
 80094f6:	881b      	ldrh	r3, [r3, #0]
 80094f8:	296f      	cmp	r1, #111	; 0x6f
 80094fa:	bf14      	ite	ne
 80094fc:	220a      	movne	r2, #10
 80094fe:	2208      	moveq	r2, #8
 8009500:	4852      	ldr	r0, [pc, #328]	; (800964c <_printf_i+0x21c>)
 8009502:	2100      	movs	r1, #0
 8009504:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009508:	6865      	ldr	r5, [r4, #4]
 800950a:	2d00      	cmp	r5, #0
 800950c:	60a5      	str	r5, [r4, #8]
 800950e:	f2c0 8095 	blt.w	800963c <_printf_i+0x20c>
 8009512:	6821      	ldr	r1, [r4, #0]
 8009514:	f021 0104 	bic.w	r1, r1, #4
 8009518:	6021      	str	r1, [r4, #0]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d13d      	bne.n	800959a <_printf_i+0x16a>
 800951e:	2d00      	cmp	r5, #0
 8009520:	f040 808e 	bne.w	8009640 <_printf_i+0x210>
 8009524:	4665      	mov	r5, ip
 8009526:	2a08      	cmp	r2, #8
 8009528:	d10b      	bne.n	8009542 <_printf_i+0x112>
 800952a:	6823      	ldr	r3, [r4, #0]
 800952c:	07db      	lsls	r3, r3, #31
 800952e:	d508      	bpl.n	8009542 <_printf_i+0x112>
 8009530:	6923      	ldr	r3, [r4, #16]
 8009532:	6862      	ldr	r2, [r4, #4]
 8009534:	429a      	cmp	r2, r3
 8009536:	bfde      	ittt	le
 8009538:	2330      	movle	r3, #48	; 0x30
 800953a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800953e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009542:	ebac 0305 	sub.w	r3, ip, r5
 8009546:	6123      	str	r3, [r4, #16]
 8009548:	f8cd 8000 	str.w	r8, [sp]
 800954c:	463b      	mov	r3, r7
 800954e:	aa03      	add	r2, sp, #12
 8009550:	4621      	mov	r1, r4
 8009552:	4630      	mov	r0, r6
 8009554:	f7ff fef6 	bl	8009344 <_printf_common>
 8009558:	3001      	adds	r0, #1
 800955a:	d14d      	bne.n	80095f8 <_printf_i+0x1c8>
 800955c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009560:	b005      	add	sp, #20
 8009562:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009566:	4839      	ldr	r0, [pc, #228]	; (800964c <_printf_i+0x21c>)
 8009568:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800956c:	6813      	ldr	r3, [r2, #0]
 800956e:	6821      	ldr	r1, [r4, #0]
 8009570:	1d1d      	adds	r5, r3, #4
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	6015      	str	r5, [r2, #0]
 8009576:	060a      	lsls	r2, r1, #24
 8009578:	d50b      	bpl.n	8009592 <_printf_i+0x162>
 800957a:	07ca      	lsls	r2, r1, #31
 800957c:	bf44      	itt	mi
 800957e:	f041 0120 	orrmi.w	r1, r1, #32
 8009582:	6021      	strmi	r1, [r4, #0]
 8009584:	b91b      	cbnz	r3, 800958e <_printf_i+0x15e>
 8009586:	6822      	ldr	r2, [r4, #0]
 8009588:	f022 0220 	bic.w	r2, r2, #32
 800958c:	6022      	str	r2, [r4, #0]
 800958e:	2210      	movs	r2, #16
 8009590:	e7b7      	b.n	8009502 <_printf_i+0xd2>
 8009592:	064d      	lsls	r5, r1, #25
 8009594:	bf48      	it	mi
 8009596:	b29b      	uxthmi	r3, r3
 8009598:	e7ef      	b.n	800957a <_printf_i+0x14a>
 800959a:	4665      	mov	r5, ip
 800959c:	fbb3 f1f2 	udiv	r1, r3, r2
 80095a0:	fb02 3311 	mls	r3, r2, r1, r3
 80095a4:	5cc3      	ldrb	r3, [r0, r3]
 80095a6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80095aa:	460b      	mov	r3, r1
 80095ac:	2900      	cmp	r1, #0
 80095ae:	d1f5      	bne.n	800959c <_printf_i+0x16c>
 80095b0:	e7b9      	b.n	8009526 <_printf_i+0xf6>
 80095b2:	6813      	ldr	r3, [r2, #0]
 80095b4:	6825      	ldr	r5, [r4, #0]
 80095b6:	1d18      	adds	r0, r3, #4
 80095b8:	6961      	ldr	r1, [r4, #20]
 80095ba:	6010      	str	r0, [r2, #0]
 80095bc:	0628      	lsls	r0, r5, #24
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	d501      	bpl.n	80095c6 <_printf_i+0x196>
 80095c2:	6019      	str	r1, [r3, #0]
 80095c4:	e002      	b.n	80095cc <_printf_i+0x19c>
 80095c6:	066a      	lsls	r2, r5, #25
 80095c8:	d5fb      	bpl.n	80095c2 <_printf_i+0x192>
 80095ca:	8019      	strh	r1, [r3, #0]
 80095cc:	2300      	movs	r3, #0
 80095ce:	4665      	mov	r5, ip
 80095d0:	6123      	str	r3, [r4, #16]
 80095d2:	e7b9      	b.n	8009548 <_printf_i+0x118>
 80095d4:	6813      	ldr	r3, [r2, #0]
 80095d6:	1d19      	adds	r1, r3, #4
 80095d8:	6011      	str	r1, [r2, #0]
 80095da:	681d      	ldr	r5, [r3, #0]
 80095dc:	6862      	ldr	r2, [r4, #4]
 80095de:	2100      	movs	r1, #0
 80095e0:	4628      	mov	r0, r5
 80095e2:	f000 feaf 	bl	800a344 <memchr>
 80095e6:	b108      	cbz	r0, 80095ec <_printf_i+0x1bc>
 80095e8:	1b40      	subs	r0, r0, r5
 80095ea:	6060      	str	r0, [r4, #4]
 80095ec:	6863      	ldr	r3, [r4, #4]
 80095ee:	6123      	str	r3, [r4, #16]
 80095f0:	2300      	movs	r3, #0
 80095f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095f6:	e7a7      	b.n	8009548 <_printf_i+0x118>
 80095f8:	6923      	ldr	r3, [r4, #16]
 80095fa:	462a      	mov	r2, r5
 80095fc:	4639      	mov	r1, r7
 80095fe:	4630      	mov	r0, r6
 8009600:	47c0      	blx	r8
 8009602:	3001      	adds	r0, #1
 8009604:	d0aa      	beq.n	800955c <_printf_i+0x12c>
 8009606:	6823      	ldr	r3, [r4, #0]
 8009608:	079b      	lsls	r3, r3, #30
 800960a:	d413      	bmi.n	8009634 <_printf_i+0x204>
 800960c:	68e0      	ldr	r0, [r4, #12]
 800960e:	9b03      	ldr	r3, [sp, #12]
 8009610:	4298      	cmp	r0, r3
 8009612:	bfb8      	it	lt
 8009614:	4618      	movlt	r0, r3
 8009616:	e7a3      	b.n	8009560 <_printf_i+0x130>
 8009618:	2301      	movs	r3, #1
 800961a:	464a      	mov	r2, r9
 800961c:	4639      	mov	r1, r7
 800961e:	4630      	mov	r0, r6
 8009620:	47c0      	blx	r8
 8009622:	3001      	adds	r0, #1
 8009624:	d09a      	beq.n	800955c <_printf_i+0x12c>
 8009626:	3501      	adds	r5, #1
 8009628:	68e3      	ldr	r3, [r4, #12]
 800962a:	9a03      	ldr	r2, [sp, #12]
 800962c:	1a9b      	subs	r3, r3, r2
 800962e:	42ab      	cmp	r3, r5
 8009630:	dcf2      	bgt.n	8009618 <_printf_i+0x1e8>
 8009632:	e7eb      	b.n	800960c <_printf_i+0x1dc>
 8009634:	2500      	movs	r5, #0
 8009636:	f104 0919 	add.w	r9, r4, #25
 800963a:	e7f5      	b.n	8009628 <_printf_i+0x1f8>
 800963c:	2b00      	cmp	r3, #0
 800963e:	d1ac      	bne.n	800959a <_printf_i+0x16a>
 8009640:	7803      	ldrb	r3, [r0, #0]
 8009642:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009646:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800964a:	e76c      	b.n	8009526 <_printf_i+0xf6>
 800964c:	0800c786 	.word	0x0800c786
 8009650:	0800c797 	.word	0x0800c797

08009654 <siprintf>:
 8009654:	b40e      	push	{r1, r2, r3}
 8009656:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800965a:	b500      	push	{lr}
 800965c:	b09c      	sub	sp, #112	; 0x70
 800965e:	ab1d      	add	r3, sp, #116	; 0x74
 8009660:	9002      	str	r0, [sp, #8]
 8009662:	9006      	str	r0, [sp, #24]
 8009664:	9107      	str	r1, [sp, #28]
 8009666:	9104      	str	r1, [sp, #16]
 8009668:	4808      	ldr	r0, [pc, #32]	; (800968c <siprintf+0x38>)
 800966a:	4909      	ldr	r1, [pc, #36]	; (8009690 <siprintf+0x3c>)
 800966c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009670:	9105      	str	r1, [sp, #20]
 8009672:	6800      	ldr	r0, [r0, #0]
 8009674:	a902      	add	r1, sp, #8
 8009676:	9301      	str	r3, [sp, #4]
 8009678:	f001 fa5c 	bl	800ab34 <_svfiprintf_r>
 800967c:	2200      	movs	r2, #0
 800967e:	9b02      	ldr	r3, [sp, #8]
 8009680:	701a      	strb	r2, [r3, #0]
 8009682:	b01c      	add	sp, #112	; 0x70
 8009684:	f85d eb04 	ldr.w	lr, [sp], #4
 8009688:	b003      	add	sp, #12
 800968a:	4770      	bx	lr
 800968c:	20000010 	.word	0x20000010
 8009690:	ffff0208 	.word	0xffff0208

08009694 <quorem>:
 8009694:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009698:	6903      	ldr	r3, [r0, #16]
 800969a:	690c      	ldr	r4, [r1, #16]
 800969c:	4680      	mov	r8, r0
 800969e:	42a3      	cmp	r3, r4
 80096a0:	f2c0 8084 	blt.w	80097ac <quorem+0x118>
 80096a4:	3c01      	subs	r4, #1
 80096a6:	f101 0714 	add.w	r7, r1, #20
 80096aa:	f100 0614 	add.w	r6, r0, #20
 80096ae:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80096b2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80096b6:	3501      	adds	r5, #1
 80096b8:	fbb0 f5f5 	udiv	r5, r0, r5
 80096bc:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80096c0:	eb06 030c 	add.w	r3, r6, ip
 80096c4:	eb07 090c 	add.w	r9, r7, ip
 80096c8:	9301      	str	r3, [sp, #4]
 80096ca:	b39d      	cbz	r5, 8009734 <quorem+0xa0>
 80096cc:	f04f 0a00 	mov.w	sl, #0
 80096d0:	4638      	mov	r0, r7
 80096d2:	46b6      	mov	lr, r6
 80096d4:	46d3      	mov	fp, sl
 80096d6:	f850 2b04 	ldr.w	r2, [r0], #4
 80096da:	b293      	uxth	r3, r2
 80096dc:	fb05 a303 	mla	r3, r5, r3, sl
 80096e0:	0c12      	lsrs	r2, r2, #16
 80096e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80096e6:	fb05 a202 	mla	r2, r5, r2, sl
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	ebab 0303 	sub.w	r3, fp, r3
 80096f0:	f8de b000 	ldr.w	fp, [lr]
 80096f4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80096f8:	fa1f fb8b 	uxth.w	fp, fp
 80096fc:	445b      	add	r3, fp
 80096fe:	fa1f fb82 	uxth.w	fp, r2
 8009702:	f8de 2000 	ldr.w	r2, [lr]
 8009706:	4581      	cmp	r9, r0
 8009708:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800970c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009710:	b29b      	uxth	r3, r3
 8009712:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009716:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800971a:	f84e 3b04 	str.w	r3, [lr], #4
 800971e:	d2da      	bcs.n	80096d6 <quorem+0x42>
 8009720:	f856 300c 	ldr.w	r3, [r6, ip]
 8009724:	b933      	cbnz	r3, 8009734 <quorem+0xa0>
 8009726:	9b01      	ldr	r3, [sp, #4]
 8009728:	3b04      	subs	r3, #4
 800972a:	429e      	cmp	r6, r3
 800972c:	461a      	mov	r2, r3
 800972e:	d331      	bcc.n	8009794 <quorem+0x100>
 8009730:	f8c8 4010 	str.w	r4, [r8, #16]
 8009734:	4640      	mov	r0, r8
 8009736:	f001 f827 	bl	800a788 <__mcmp>
 800973a:	2800      	cmp	r0, #0
 800973c:	db26      	blt.n	800978c <quorem+0xf8>
 800973e:	4630      	mov	r0, r6
 8009740:	f04f 0c00 	mov.w	ip, #0
 8009744:	3501      	adds	r5, #1
 8009746:	f857 1b04 	ldr.w	r1, [r7], #4
 800974a:	f8d0 e000 	ldr.w	lr, [r0]
 800974e:	b28b      	uxth	r3, r1
 8009750:	ebac 0303 	sub.w	r3, ip, r3
 8009754:	fa1f f28e 	uxth.w	r2, lr
 8009758:	4413      	add	r3, r2
 800975a:	0c0a      	lsrs	r2, r1, #16
 800975c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009760:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009764:	b29b      	uxth	r3, r3
 8009766:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800976a:	45b9      	cmp	r9, r7
 800976c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009770:	f840 3b04 	str.w	r3, [r0], #4
 8009774:	d2e7      	bcs.n	8009746 <quorem+0xb2>
 8009776:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800977a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800977e:	b92a      	cbnz	r2, 800978c <quorem+0xf8>
 8009780:	3b04      	subs	r3, #4
 8009782:	429e      	cmp	r6, r3
 8009784:	461a      	mov	r2, r3
 8009786:	d30b      	bcc.n	80097a0 <quorem+0x10c>
 8009788:	f8c8 4010 	str.w	r4, [r8, #16]
 800978c:	4628      	mov	r0, r5
 800978e:	b003      	add	sp, #12
 8009790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009794:	6812      	ldr	r2, [r2, #0]
 8009796:	3b04      	subs	r3, #4
 8009798:	2a00      	cmp	r2, #0
 800979a:	d1c9      	bne.n	8009730 <quorem+0x9c>
 800979c:	3c01      	subs	r4, #1
 800979e:	e7c4      	b.n	800972a <quorem+0x96>
 80097a0:	6812      	ldr	r2, [r2, #0]
 80097a2:	3b04      	subs	r3, #4
 80097a4:	2a00      	cmp	r2, #0
 80097a6:	d1ef      	bne.n	8009788 <quorem+0xf4>
 80097a8:	3c01      	subs	r4, #1
 80097aa:	e7ea      	b.n	8009782 <quorem+0xee>
 80097ac:	2000      	movs	r0, #0
 80097ae:	e7ee      	b.n	800978e <quorem+0xfa>

080097b0 <_dtoa_r>:
 80097b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097b4:	4616      	mov	r6, r2
 80097b6:	461f      	mov	r7, r3
 80097b8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80097ba:	b095      	sub	sp, #84	; 0x54
 80097bc:	4604      	mov	r4, r0
 80097be:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 80097c2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80097c6:	b93d      	cbnz	r5, 80097d8 <_dtoa_r+0x28>
 80097c8:	2010      	movs	r0, #16
 80097ca:	f000 fdb3 	bl	800a334 <malloc>
 80097ce:	6260      	str	r0, [r4, #36]	; 0x24
 80097d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80097d4:	6005      	str	r5, [r0, #0]
 80097d6:	60c5      	str	r5, [r0, #12]
 80097d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80097da:	6819      	ldr	r1, [r3, #0]
 80097dc:	b151      	cbz	r1, 80097f4 <_dtoa_r+0x44>
 80097de:	685a      	ldr	r2, [r3, #4]
 80097e0:	2301      	movs	r3, #1
 80097e2:	4093      	lsls	r3, r2
 80097e4:	604a      	str	r2, [r1, #4]
 80097e6:	608b      	str	r3, [r1, #8]
 80097e8:	4620      	mov	r0, r4
 80097ea:	f000 fded 	bl	800a3c8 <_Bfree>
 80097ee:	2200      	movs	r2, #0
 80097f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80097f2:	601a      	str	r2, [r3, #0]
 80097f4:	1e3b      	subs	r3, r7, #0
 80097f6:	bfaf      	iteee	ge
 80097f8:	2300      	movge	r3, #0
 80097fa:	2201      	movlt	r2, #1
 80097fc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009800:	9303      	strlt	r3, [sp, #12]
 8009802:	bfac      	ite	ge
 8009804:	f8c8 3000 	strge.w	r3, [r8]
 8009808:	f8c8 2000 	strlt.w	r2, [r8]
 800980c:	4bae      	ldr	r3, [pc, #696]	; (8009ac8 <_dtoa_r+0x318>)
 800980e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009812:	ea33 0308 	bics.w	r3, r3, r8
 8009816:	d11b      	bne.n	8009850 <_dtoa_r+0xa0>
 8009818:	f242 730f 	movw	r3, #9999	; 0x270f
 800981c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800981e:	6013      	str	r3, [r2, #0]
 8009820:	9b02      	ldr	r3, [sp, #8]
 8009822:	b923      	cbnz	r3, 800982e <_dtoa_r+0x7e>
 8009824:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009828:	2800      	cmp	r0, #0
 800982a:	f000 8545 	beq.w	800a2b8 <_dtoa_r+0xb08>
 800982e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009830:	b953      	cbnz	r3, 8009848 <_dtoa_r+0x98>
 8009832:	4ba6      	ldr	r3, [pc, #664]	; (8009acc <_dtoa_r+0x31c>)
 8009834:	e021      	b.n	800987a <_dtoa_r+0xca>
 8009836:	4ba6      	ldr	r3, [pc, #664]	; (8009ad0 <_dtoa_r+0x320>)
 8009838:	9306      	str	r3, [sp, #24]
 800983a:	3308      	adds	r3, #8
 800983c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800983e:	6013      	str	r3, [r2, #0]
 8009840:	9806      	ldr	r0, [sp, #24]
 8009842:	b015      	add	sp, #84	; 0x54
 8009844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009848:	4ba0      	ldr	r3, [pc, #640]	; (8009acc <_dtoa_r+0x31c>)
 800984a:	9306      	str	r3, [sp, #24]
 800984c:	3303      	adds	r3, #3
 800984e:	e7f5      	b.n	800983c <_dtoa_r+0x8c>
 8009850:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009854:	2200      	movs	r2, #0
 8009856:	2300      	movs	r3, #0
 8009858:	4630      	mov	r0, r6
 800985a:	4639      	mov	r1, r7
 800985c:	f7f7 f8a4 	bl	80009a8 <__aeabi_dcmpeq>
 8009860:	4682      	mov	sl, r0
 8009862:	b160      	cbz	r0, 800987e <_dtoa_r+0xce>
 8009864:	2301      	movs	r3, #1
 8009866:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009868:	6013      	str	r3, [r2, #0]
 800986a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800986c:	2b00      	cmp	r3, #0
 800986e:	f000 8520 	beq.w	800a2b2 <_dtoa_r+0xb02>
 8009872:	4b98      	ldr	r3, [pc, #608]	; (8009ad4 <_dtoa_r+0x324>)
 8009874:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009876:	6013      	str	r3, [r2, #0]
 8009878:	3b01      	subs	r3, #1
 800987a:	9306      	str	r3, [sp, #24]
 800987c:	e7e0      	b.n	8009840 <_dtoa_r+0x90>
 800987e:	ab12      	add	r3, sp, #72	; 0x48
 8009880:	9301      	str	r3, [sp, #4]
 8009882:	ab13      	add	r3, sp, #76	; 0x4c
 8009884:	9300      	str	r3, [sp, #0]
 8009886:	4632      	mov	r2, r6
 8009888:	463b      	mov	r3, r7
 800988a:	4620      	mov	r0, r4
 800988c:	f000 fff4 	bl	800a878 <__d2b>
 8009890:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009894:	4683      	mov	fp, r0
 8009896:	2d00      	cmp	r5, #0
 8009898:	d07d      	beq.n	8009996 <_dtoa_r+0x1e6>
 800989a:	46b0      	mov	r8, r6
 800989c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098a0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80098a4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80098a8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80098ac:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80098b0:	2200      	movs	r2, #0
 80098b2:	4b89      	ldr	r3, [pc, #548]	; (8009ad8 <_dtoa_r+0x328>)
 80098b4:	4640      	mov	r0, r8
 80098b6:	4649      	mov	r1, r9
 80098b8:	f7f6 fc56 	bl	8000168 <__aeabi_dsub>
 80098bc:	a37c      	add	r3, pc, #496	; (adr r3, 8009ab0 <_dtoa_r+0x300>)
 80098be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c2:	f7f6 fe09 	bl	80004d8 <__aeabi_dmul>
 80098c6:	a37c      	add	r3, pc, #496	; (adr r3, 8009ab8 <_dtoa_r+0x308>)
 80098c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098cc:	f7f6 fc4e 	bl	800016c <__adddf3>
 80098d0:	4606      	mov	r6, r0
 80098d2:	4628      	mov	r0, r5
 80098d4:	460f      	mov	r7, r1
 80098d6:	f7f6 fd95 	bl	8000404 <__aeabi_i2d>
 80098da:	a379      	add	r3, pc, #484	; (adr r3, 8009ac0 <_dtoa_r+0x310>)
 80098dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e0:	f7f6 fdfa 	bl	80004d8 <__aeabi_dmul>
 80098e4:	4602      	mov	r2, r0
 80098e6:	460b      	mov	r3, r1
 80098e8:	4630      	mov	r0, r6
 80098ea:	4639      	mov	r1, r7
 80098ec:	f7f6 fc3e 	bl	800016c <__adddf3>
 80098f0:	4606      	mov	r6, r0
 80098f2:	460f      	mov	r7, r1
 80098f4:	f7f7 f8a0 	bl	8000a38 <__aeabi_d2iz>
 80098f8:	2200      	movs	r2, #0
 80098fa:	4682      	mov	sl, r0
 80098fc:	2300      	movs	r3, #0
 80098fe:	4630      	mov	r0, r6
 8009900:	4639      	mov	r1, r7
 8009902:	f7f7 f85b 	bl	80009bc <__aeabi_dcmplt>
 8009906:	b148      	cbz	r0, 800991c <_dtoa_r+0x16c>
 8009908:	4650      	mov	r0, sl
 800990a:	f7f6 fd7b 	bl	8000404 <__aeabi_i2d>
 800990e:	4632      	mov	r2, r6
 8009910:	463b      	mov	r3, r7
 8009912:	f7f7 f849 	bl	80009a8 <__aeabi_dcmpeq>
 8009916:	b908      	cbnz	r0, 800991c <_dtoa_r+0x16c>
 8009918:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800991c:	f1ba 0f16 	cmp.w	sl, #22
 8009920:	d85a      	bhi.n	80099d8 <_dtoa_r+0x228>
 8009922:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009926:	496d      	ldr	r1, [pc, #436]	; (8009adc <_dtoa_r+0x32c>)
 8009928:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800992c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009930:	f7f7 f862 	bl	80009f8 <__aeabi_dcmpgt>
 8009934:	2800      	cmp	r0, #0
 8009936:	d051      	beq.n	80099dc <_dtoa_r+0x22c>
 8009938:	2300      	movs	r3, #0
 800993a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800993e:	930d      	str	r3, [sp, #52]	; 0x34
 8009940:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009942:	1b5d      	subs	r5, r3, r5
 8009944:	1e6b      	subs	r3, r5, #1
 8009946:	9307      	str	r3, [sp, #28]
 8009948:	bf43      	ittte	mi
 800994a:	2300      	movmi	r3, #0
 800994c:	f1c5 0901 	rsbmi	r9, r5, #1
 8009950:	9307      	strmi	r3, [sp, #28]
 8009952:	f04f 0900 	movpl.w	r9, #0
 8009956:	f1ba 0f00 	cmp.w	sl, #0
 800995a:	db41      	blt.n	80099e0 <_dtoa_r+0x230>
 800995c:	9b07      	ldr	r3, [sp, #28]
 800995e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8009962:	4453      	add	r3, sl
 8009964:	9307      	str	r3, [sp, #28]
 8009966:	2300      	movs	r3, #0
 8009968:	9308      	str	r3, [sp, #32]
 800996a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800996c:	2b09      	cmp	r3, #9
 800996e:	f200 808f 	bhi.w	8009a90 <_dtoa_r+0x2e0>
 8009972:	2b05      	cmp	r3, #5
 8009974:	bfc4      	itt	gt
 8009976:	3b04      	subgt	r3, #4
 8009978:	931e      	strgt	r3, [sp, #120]	; 0x78
 800997a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800997c:	bfc8      	it	gt
 800997e:	2500      	movgt	r5, #0
 8009980:	f1a3 0302 	sub.w	r3, r3, #2
 8009984:	bfd8      	it	le
 8009986:	2501      	movle	r5, #1
 8009988:	2b03      	cmp	r3, #3
 800998a:	f200 808d 	bhi.w	8009aa8 <_dtoa_r+0x2f8>
 800998e:	e8df f003 	tbb	[pc, r3]
 8009992:	7d7b      	.short	0x7d7b
 8009994:	6f2f      	.short	0x6f2f
 8009996:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800999a:	441d      	add	r5, r3
 800999c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80099a0:	2820      	cmp	r0, #32
 80099a2:	dd13      	ble.n	80099cc <_dtoa_r+0x21c>
 80099a4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80099a8:	9b02      	ldr	r3, [sp, #8]
 80099aa:	fa08 f800 	lsl.w	r8, r8, r0
 80099ae:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80099b2:	fa23 f000 	lsr.w	r0, r3, r0
 80099b6:	ea48 0000 	orr.w	r0, r8, r0
 80099ba:	f7f6 fd13 	bl	80003e4 <__aeabi_ui2d>
 80099be:	2301      	movs	r3, #1
 80099c0:	4680      	mov	r8, r0
 80099c2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80099c6:	3d01      	subs	r5, #1
 80099c8:	9310      	str	r3, [sp, #64]	; 0x40
 80099ca:	e771      	b.n	80098b0 <_dtoa_r+0x100>
 80099cc:	9b02      	ldr	r3, [sp, #8]
 80099ce:	f1c0 0020 	rsb	r0, r0, #32
 80099d2:	fa03 f000 	lsl.w	r0, r3, r0
 80099d6:	e7f0      	b.n	80099ba <_dtoa_r+0x20a>
 80099d8:	2301      	movs	r3, #1
 80099da:	e7b0      	b.n	800993e <_dtoa_r+0x18e>
 80099dc:	900d      	str	r0, [sp, #52]	; 0x34
 80099de:	e7af      	b.n	8009940 <_dtoa_r+0x190>
 80099e0:	f1ca 0300 	rsb	r3, sl, #0
 80099e4:	9308      	str	r3, [sp, #32]
 80099e6:	2300      	movs	r3, #0
 80099e8:	eba9 090a 	sub.w	r9, r9, sl
 80099ec:	930c      	str	r3, [sp, #48]	; 0x30
 80099ee:	e7bc      	b.n	800996a <_dtoa_r+0x1ba>
 80099f0:	2301      	movs	r3, #1
 80099f2:	9309      	str	r3, [sp, #36]	; 0x24
 80099f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	dd74      	ble.n	8009ae4 <_dtoa_r+0x334>
 80099fa:	4698      	mov	r8, r3
 80099fc:	9304      	str	r3, [sp, #16]
 80099fe:	2200      	movs	r2, #0
 8009a00:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009a02:	6072      	str	r2, [r6, #4]
 8009a04:	2204      	movs	r2, #4
 8009a06:	f102 0014 	add.w	r0, r2, #20
 8009a0a:	4298      	cmp	r0, r3
 8009a0c:	6871      	ldr	r1, [r6, #4]
 8009a0e:	d96e      	bls.n	8009aee <_dtoa_r+0x33e>
 8009a10:	4620      	mov	r0, r4
 8009a12:	f000 fca5 	bl	800a360 <_Balloc>
 8009a16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a18:	6030      	str	r0, [r6, #0]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f1b8 0f0e 	cmp.w	r8, #14
 8009a20:	9306      	str	r3, [sp, #24]
 8009a22:	f200 80ed 	bhi.w	8009c00 <_dtoa_r+0x450>
 8009a26:	2d00      	cmp	r5, #0
 8009a28:	f000 80ea 	beq.w	8009c00 <_dtoa_r+0x450>
 8009a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a30:	f1ba 0f00 	cmp.w	sl, #0
 8009a34:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009a38:	dd77      	ble.n	8009b2a <_dtoa_r+0x37a>
 8009a3a:	4a28      	ldr	r2, [pc, #160]	; (8009adc <_dtoa_r+0x32c>)
 8009a3c:	f00a 030f 	and.w	r3, sl, #15
 8009a40:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009a44:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009a48:	06f0      	lsls	r0, r6, #27
 8009a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009a52:	d568      	bpl.n	8009b26 <_dtoa_r+0x376>
 8009a54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009a58:	4b21      	ldr	r3, [pc, #132]	; (8009ae0 <_dtoa_r+0x330>)
 8009a5a:	2503      	movs	r5, #3
 8009a5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a60:	f7f6 fe64 	bl	800072c <__aeabi_ddiv>
 8009a64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a68:	f006 060f 	and.w	r6, r6, #15
 8009a6c:	4f1c      	ldr	r7, [pc, #112]	; (8009ae0 <_dtoa_r+0x330>)
 8009a6e:	e04f      	b.n	8009b10 <_dtoa_r+0x360>
 8009a70:	2301      	movs	r3, #1
 8009a72:	9309      	str	r3, [sp, #36]	; 0x24
 8009a74:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a76:	4453      	add	r3, sl
 8009a78:	f103 0801 	add.w	r8, r3, #1
 8009a7c:	9304      	str	r3, [sp, #16]
 8009a7e:	4643      	mov	r3, r8
 8009a80:	2b01      	cmp	r3, #1
 8009a82:	bfb8      	it	lt
 8009a84:	2301      	movlt	r3, #1
 8009a86:	e7ba      	b.n	80099fe <_dtoa_r+0x24e>
 8009a88:	2300      	movs	r3, #0
 8009a8a:	e7b2      	b.n	80099f2 <_dtoa_r+0x242>
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	e7f0      	b.n	8009a72 <_dtoa_r+0x2c2>
 8009a90:	2501      	movs	r5, #1
 8009a92:	2300      	movs	r3, #0
 8009a94:	9509      	str	r5, [sp, #36]	; 0x24
 8009a96:	931e      	str	r3, [sp, #120]	; 0x78
 8009a98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	9304      	str	r3, [sp, #16]
 8009aa0:	4698      	mov	r8, r3
 8009aa2:	2312      	movs	r3, #18
 8009aa4:	921f      	str	r2, [sp, #124]	; 0x7c
 8009aa6:	e7aa      	b.n	80099fe <_dtoa_r+0x24e>
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	9309      	str	r3, [sp, #36]	; 0x24
 8009aac:	e7f4      	b.n	8009a98 <_dtoa_r+0x2e8>
 8009aae:	bf00      	nop
 8009ab0:	636f4361 	.word	0x636f4361
 8009ab4:	3fd287a7 	.word	0x3fd287a7
 8009ab8:	8b60c8b3 	.word	0x8b60c8b3
 8009abc:	3fc68a28 	.word	0x3fc68a28
 8009ac0:	509f79fb 	.word	0x509f79fb
 8009ac4:	3fd34413 	.word	0x3fd34413
 8009ac8:	7ff00000 	.word	0x7ff00000
 8009acc:	0800c7b1 	.word	0x0800c7b1
 8009ad0:	0800c7a8 	.word	0x0800c7a8
 8009ad4:	0800c785 	.word	0x0800c785
 8009ad8:	3ff80000 	.word	0x3ff80000
 8009adc:	0800c7e0 	.word	0x0800c7e0
 8009ae0:	0800c7b8 	.word	0x0800c7b8
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	9304      	str	r3, [sp, #16]
 8009ae8:	4698      	mov	r8, r3
 8009aea:	461a      	mov	r2, r3
 8009aec:	e7da      	b.n	8009aa4 <_dtoa_r+0x2f4>
 8009aee:	3101      	adds	r1, #1
 8009af0:	6071      	str	r1, [r6, #4]
 8009af2:	0052      	lsls	r2, r2, #1
 8009af4:	e787      	b.n	8009a06 <_dtoa_r+0x256>
 8009af6:	07f1      	lsls	r1, r6, #31
 8009af8:	d508      	bpl.n	8009b0c <_dtoa_r+0x35c>
 8009afa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009afe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b02:	f7f6 fce9 	bl	80004d8 <__aeabi_dmul>
 8009b06:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009b0a:	3501      	adds	r5, #1
 8009b0c:	1076      	asrs	r6, r6, #1
 8009b0e:	3708      	adds	r7, #8
 8009b10:	2e00      	cmp	r6, #0
 8009b12:	d1f0      	bne.n	8009af6 <_dtoa_r+0x346>
 8009b14:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009b18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b1c:	f7f6 fe06 	bl	800072c <__aeabi_ddiv>
 8009b20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b24:	e01b      	b.n	8009b5e <_dtoa_r+0x3ae>
 8009b26:	2502      	movs	r5, #2
 8009b28:	e7a0      	b.n	8009a6c <_dtoa_r+0x2bc>
 8009b2a:	f000 80a4 	beq.w	8009c76 <_dtoa_r+0x4c6>
 8009b2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009b32:	f1ca 0600 	rsb	r6, sl, #0
 8009b36:	4ba0      	ldr	r3, [pc, #640]	; (8009db8 <_dtoa_r+0x608>)
 8009b38:	f006 020f 	and.w	r2, r6, #15
 8009b3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b44:	f7f6 fcc8 	bl	80004d8 <__aeabi_dmul>
 8009b48:	2502      	movs	r5, #2
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b50:	4f9a      	ldr	r7, [pc, #616]	; (8009dbc <_dtoa_r+0x60c>)
 8009b52:	1136      	asrs	r6, r6, #4
 8009b54:	2e00      	cmp	r6, #0
 8009b56:	f040 8083 	bne.w	8009c60 <_dtoa_r+0x4b0>
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d1e0      	bne.n	8009b20 <_dtoa_r+0x370>
 8009b5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	f000 808a 	beq.w	8009c7a <_dtoa_r+0x4ca>
 8009b66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b6a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009b6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009b72:	2200      	movs	r2, #0
 8009b74:	4b92      	ldr	r3, [pc, #584]	; (8009dc0 <_dtoa_r+0x610>)
 8009b76:	f7f6 ff21 	bl	80009bc <__aeabi_dcmplt>
 8009b7a:	2800      	cmp	r0, #0
 8009b7c:	d07d      	beq.n	8009c7a <_dtoa_r+0x4ca>
 8009b7e:	f1b8 0f00 	cmp.w	r8, #0
 8009b82:	d07a      	beq.n	8009c7a <_dtoa_r+0x4ca>
 8009b84:	9b04      	ldr	r3, [sp, #16]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	dd36      	ble.n	8009bf8 <_dtoa_r+0x448>
 8009b8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009b8e:	2200      	movs	r2, #0
 8009b90:	4b8c      	ldr	r3, [pc, #560]	; (8009dc4 <_dtoa_r+0x614>)
 8009b92:	f7f6 fca1 	bl	80004d8 <__aeabi_dmul>
 8009b96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b9a:	9e04      	ldr	r6, [sp, #16]
 8009b9c:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 8009ba0:	3501      	adds	r5, #1
 8009ba2:	4628      	mov	r0, r5
 8009ba4:	f7f6 fc2e 	bl	8000404 <__aeabi_i2d>
 8009ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009bac:	f7f6 fc94 	bl	80004d8 <__aeabi_dmul>
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	4b85      	ldr	r3, [pc, #532]	; (8009dc8 <_dtoa_r+0x618>)
 8009bb4:	f7f6 fada 	bl	800016c <__adddf3>
 8009bb8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8009bbc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009bc0:	950b      	str	r5, [sp, #44]	; 0x2c
 8009bc2:	2e00      	cmp	r6, #0
 8009bc4:	d15c      	bne.n	8009c80 <_dtoa_r+0x4d0>
 8009bc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	4b7f      	ldr	r3, [pc, #508]	; (8009dcc <_dtoa_r+0x61c>)
 8009bce:	f7f6 facb 	bl	8000168 <__aeabi_dsub>
 8009bd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bd4:	462b      	mov	r3, r5
 8009bd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009bda:	f7f6 ff0d 	bl	80009f8 <__aeabi_dcmpgt>
 8009bde:	2800      	cmp	r0, #0
 8009be0:	f040 8281 	bne.w	800a0e6 <_dtoa_r+0x936>
 8009be4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009be8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bea:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009bee:	f7f6 fee5 	bl	80009bc <__aeabi_dcmplt>
 8009bf2:	2800      	cmp	r0, #0
 8009bf4:	f040 8275 	bne.w	800a0e2 <_dtoa_r+0x932>
 8009bf8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009bfc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009c00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	f2c0 814b 	blt.w	8009e9e <_dtoa_r+0x6ee>
 8009c08:	f1ba 0f0e 	cmp.w	sl, #14
 8009c0c:	f300 8147 	bgt.w	8009e9e <_dtoa_r+0x6ee>
 8009c10:	4b69      	ldr	r3, [pc, #420]	; (8009db8 <_dtoa_r+0x608>)
 8009c12:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c1e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	f280 80d7 	bge.w	8009dd4 <_dtoa_r+0x624>
 8009c26:	f1b8 0f00 	cmp.w	r8, #0
 8009c2a:	f300 80d3 	bgt.w	8009dd4 <_dtoa_r+0x624>
 8009c2e:	f040 8257 	bne.w	800a0e0 <_dtoa_r+0x930>
 8009c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c36:	2200      	movs	r2, #0
 8009c38:	4b64      	ldr	r3, [pc, #400]	; (8009dcc <_dtoa_r+0x61c>)
 8009c3a:	f7f6 fc4d 	bl	80004d8 <__aeabi_dmul>
 8009c3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c42:	f7f6 fecf 	bl	80009e4 <__aeabi_dcmpge>
 8009c46:	4646      	mov	r6, r8
 8009c48:	4647      	mov	r7, r8
 8009c4a:	2800      	cmp	r0, #0
 8009c4c:	f040 822d 	bne.w	800a0aa <_dtoa_r+0x8fa>
 8009c50:	9b06      	ldr	r3, [sp, #24]
 8009c52:	9a06      	ldr	r2, [sp, #24]
 8009c54:	1c5d      	adds	r5, r3, #1
 8009c56:	2331      	movs	r3, #49	; 0x31
 8009c58:	f10a 0a01 	add.w	sl, sl, #1
 8009c5c:	7013      	strb	r3, [r2, #0]
 8009c5e:	e228      	b.n	800a0b2 <_dtoa_r+0x902>
 8009c60:	07f2      	lsls	r2, r6, #31
 8009c62:	d505      	bpl.n	8009c70 <_dtoa_r+0x4c0>
 8009c64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c68:	f7f6 fc36 	bl	80004d8 <__aeabi_dmul>
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	3501      	adds	r5, #1
 8009c70:	1076      	asrs	r6, r6, #1
 8009c72:	3708      	adds	r7, #8
 8009c74:	e76e      	b.n	8009b54 <_dtoa_r+0x3a4>
 8009c76:	2502      	movs	r5, #2
 8009c78:	e771      	b.n	8009b5e <_dtoa_r+0x3ae>
 8009c7a:	4657      	mov	r7, sl
 8009c7c:	4646      	mov	r6, r8
 8009c7e:	e790      	b.n	8009ba2 <_dtoa_r+0x3f2>
 8009c80:	4b4d      	ldr	r3, [pc, #308]	; (8009db8 <_dtoa_r+0x608>)
 8009c82:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009c86:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8009c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d048      	beq.n	8009d22 <_dtoa_r+0x572>
 8009c90:	4602      	mov	r2, r0
 8009c92:	460b      	mov	r3, r1
 8009c94:	2000      	movs	r0, #0
 8009c96:	494e      	ldr	r1, [pc, #312]	; (8009dd0 <_dtoa_r+0x620>)
 8009c98:	f7f6 fd48 	bl	800072c <__aeabi_ddiv>
 8009c9c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009ca0:	f7f6 fa62 	bl	8000168 <__aeabi_dsub>
 8009ca4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009ca8:	9d06      	ldr	r5, [sp, #24]
 8009caa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cae:	f7f6 fec3 	bl	8000a38 <__aeabi_d2iz>
 8009cb2:	9011      	str	r0, [sp, #68]	; 0x44
 8009cb4:	f7f6 fba6 	bl	8000404 <__aeabi_i2d>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cc0:	f7f6 fa52 	bl	8000168 <__aeabi_dsub>
 8009cc4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009cc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cca:	3330      	adds	r3, #48	; 0x30
 8009ccc:	f805 3b01 	strb.w	r3, [r5], #1
 8009cd0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009cd4:	f7f6 fe72 	bl	80009bc <__aeabi_dcmplt>
 8009cd8:	2800      	cmp	r0, #0
 8009cda:	d163      	bne.n	8009da4 <_dtoa_r+0x5f4>
 8009cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ce0:	2000      	movs	r0, #0
 8009ce2:	4937      	ldr	r1, [pc, #220]	; (8009dc0 <_dtoa_r+0x610>)
 8009ce4:	f7f6 fa40 	bl	8000168 <__aeabi_dsub>
 8009ce8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009cec:	f7f6 fe66 	bl	80009bc <__aeabi_dcmplt>
 8009cf0:	2800      	cmp	r0, #0
 8009cf2:	f040 80b5 	bne.w	8009e60 <_dtoa_r+0x6b0>
 8009cf6:	9b06      	ldr	r3, [sp, #24]
 8009cf8:	1aeb      	subs	r3, r5, r3
 8009cfa:	429e      	cmp	r6, r3
 8009cfc:	f77f af7c 	ble.w	8009bf8 <_dtoa_r+0x448>
 8009d00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009d04:	2200      	movs	r2, #0
 8009d06:	4b2f      	ldr	r3, [pc, #188]	; (8009dc4 <_dtoa_r+0x614>)
 8009d08:	f7f6 fbe6 	bl	80004d8 <__aeabi_dmul>
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009d12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d16:	4b2b      	ldr	r3, [pc, #172]	; (8009dc4 <_dtoa_r+0x614>)
 8009d18:	f7f6 fbde 	bl	80004d8 <__aeabi_dmul>
 8009d1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d20:	e7c3      	b.n	8009caa <_dtoa_r+0x4fa>
 8009d22:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009d26:	f7f6 fbd7 	bl	80004d8 <__aeabi_dmul>
 8009d2a:	9b06      	ldr	r3, [sp, #24]
 8009d2c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009d30:	199d      	adds	r5, r3, r6
 8009d32:	461e      	mov	r6, r3
 8009d34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d38:	f7f6 fe7e 	bl	8000a38 <__aeabi_d2iz>
 8009d3c:	9011      	str	r0, [sp, #68]	; 0x44
 8009d3e:	f7f6 fb61 	bl	8000404 <__aeabi_i2d>
 8009d42:	4602      	mov	r2, r0
 8009d44:	460b      	mov	r3, r1
 8009d46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d4a:	f7f6 fa0d 	bl	8000168 <__aeabi_dsub>
 8009d4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009d50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d54:	3330      	adds	r3, #48	; 0x30
 8009d56:	f806 3b01 	strb.w	r3, [r6], #1
 8009d5a:	42ae      	cmp	r6, r5
 8009d5c:	f04f 0200 	mov.w	r2, #0
 8009d60:	d124      	bne.n	8009dac <_dtoa_r+0x5fc>
 8009d62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009d66:	4b1a      	ldr	r3, [pc, #104]	; (8009dd0 <_dtoa_r+0x620>)
 8009d68:	f7f6 fa00 	bl	800016c <__adddf3>
 8009d6c:	4602      	mov	r2, r0
 8009d6e:	460b      	mov	r3, r1
 8009d70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d74:	f7f6 fe40 	bl	80009f8 <__aeabi_dcmpgt>
 8009d78:	2800      	cmp	r0, #0
 8009d7a:	d171      	bne.n	8009e60 <_dtoa_r+0x6b0>
 8009d7c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009d80:	2000      	movs	r0, #0
 8009d82:	4913      	ldr	r1, [pc, #76]	; (8009dd0 <_dtoa_r+0x620>)
 8009d84:	f7f6 f9f0 	bl	8000168 <__aeabi_dsub>
 8009d88:	4602      	mov	r2, r0
 8009d8a:	460b      	mov	r3, r1
 8009d8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d90:	f7f6 fe14 	bl	80009bc <__aeabi_dcmplt>
 8009d94:	2800      	cmp	r0, #0
 8009d96:	f43f af2f 	beq.w	8009bf8 <_dtoa_r+0x448>
 8009d9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009d9e:	1e6a      	subs	r2, r5, #1
 8009da0:	2b30      	cmp	r3, #48	; 0x30
 8009da2:	d001      	beq.n	8009da8 <_dtoa_r+0x5f8>
 8009da4:	46ba      	mov	sl, r7
 8009da6:	e04a      	b.n	8009e3e <_dtoa_r+0x68e>
 8009da8:	4615      	mov	r5, r2
 8009daa:	e7f6      	b.n	8009d9a <_dtoa_r+0x5ea>
 8009dac:	4b05      	ldr	r3, [pc, #20]	; (8009dc4 <_dtoa_r+0x614>)
 8009dae:	f7f6 fb93 	bl	80004d8 <__aeabi_dmul>
 8009db2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009db6:	e7bd      	b.n	8009d34 <_dtoa_r+0x584>
 8009db8:	0800c7e0 	.word	0x0800c7e0
 8009dbc:	0800c7b8 	.word	0x0800c7b8
 8009dc0:	3ff00000 	.word	0x3ff00000
 8009dc4:	40240000 	.word	0x40240000
 8009dc8:	401c0000 	.word	0x401c0000
 8009dcc:	40140000 	.word	0x40140000
 8009dd0:	3fe00000 	.word	0x3fe00000
 8009dd4:	9d06      	ldr	r5, [sp, #24]
 8009dd6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009dda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dde:	4630      	mov	r0, r6
 8009de0:	4639      	mov	r1, r7
 8009de2:	f7f6 fca3 	bl	800072c <__aeabi_ddiv>
 8009de6:	f7f6 fe27 	bl	8000a38 <__aeabi_d2iz>
 8009dea:	4681      	mov	r9, r0
 8009dec:	f7f6 fb0a 	bl	8000404 <__aeabi_i2d>
 8009df0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009df4:	f7f6 fb70 	bl	80004d8 <__aeabi_dmul>
 8009df8:	4602      	mov	r2, r0
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	4630      	mov	r0, r6
 8009dfe:	4639      	mov	r1, r7
 8009e00:	f7f6 f9b2 	bl	8000168 <__aeabi_dsub>
 8009e04:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8009e08:	f805 6b01 	strb.w	r6, [r5], #1
 8009e0c:	9e06      	ldr	r6, [sp, #24]
 8009e0e:	4602      	mov	r2, r0
 8009e10:	1bae      	subs	r6, r5, r6
 8009e12:	45b0      	cmp	r8, r6
 8009e14:	460b      	mov	r3, r1
 8009e16:	d135      	bne.n	8009e84 <_dtoa_r+0x6d4>
 8009e18:	f7f6 f9a8 	bl	800016c <__adddf3>
 8009e1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e20:	4606      	mov	r6, r0
 8009e22:	460f      	mov	r7, r1
 8009e24:	f7f6 fde8 	bl	80009f8 <__aeabi_dcmpgt>
 8009e28:	b9c8      	cbnz	r0, 8009e5e <_dtoa_r+0x6ae>
 8009e2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e2e:	4630      	mov	r0, r6
 8009e30:	4639      	mov	r1, r7
 8009e32:	f7f6 fdb9 	bl	80009a8 <__aeabi_dcmpeq>
 8009e36:	b110      	cbz	r0, 8009e3e <_dtoa_r+0x68e>
 8009e38:	f019 0f01 	tst.w	r9, #1
 8009e3c:	d10f      	bne.n	8009e5e <_dtoa_r+0x6ae>
 8009e3e:	4659      	mov	r1, fp
 8009e40:	4620      	mov	r0, r4
 8009e42:	f000 fac1 	bl	800a3c8 <_Bfree>
 8009e46:	2300      	movs	r3, #0
 8009e48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009e4a:	702b      	strb	r3, [r5, #0]
 8009e4c:	f10a 0301 	add.w	r3, sl, #1
 8009e50:	6013      	str	r3, [r2, #0]
 8009e52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	f43f acf3 	beq.w	8009840 <_dtoa_r+0x90>
 8009e5a:	601d      	str	r5, [r3, #0]
 8009e5c:	e4f0      	b.n	8009840 <_dtoa_r+0x90>
 8009e5e:	4657      	mov	r7, sl
 8009e60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009e64:	1e6b      	subs	r3, r5, #1
 8009e66:	2a39      	cmp	r2, #57	; 0x39
 8009e68:	d106      	bne.n	8009e78 <_dtoa_r+0x6c8>
 8009e6a:	9a06      	ldr	r2, [sp, #24]
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d107      	bne.n	8009e80 <_dtoa_r+0x6d0>
 8009e70:	2330      	movs	r3, #48	; 0x30
 8009e72:	7013      	strb	r3, [r2, #0]
 8009e74:	4613      	mov	r3, r2
 8009e76:	3701      	adds	r7, #1
 8009e78:	781a      	ldrb	r2, [r3, #0]
 8009e7a:	3201      	adds	r2, #1
 8009e7c:	701a      	strb	r2, [r3, #0]
 8009e7e:	e791      	b.n	8009da4 <_dtoa_r+0x5f4>
 8009e80:	461d      	mov	r5, r3
 8009e82:	e7ed      	b.n	8009e60 <_dtoa_r+0x6b0>
 8009e84:	2200      	movs	r2, #0
 8009e86:	4b99      	ldr	r3, [pc, #612]	; (800a0ec <_dtoa_r+0x93c>)
 8009e88:	f7f6 fb26 	bl	80004d8 <__aeabi_dmul>
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	2300      	movs	r3, #0
 8009e90:	4606      	mov	r6, r0
 8009e92:	460f      	mov	r7, r1
 8009e94:	f7f6 fd88 	bl	80009a8 <__aeabi_dcmpeq>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	d09e      	beq.n	8009dda <_dtoa_r+0x62a>
 8009e9c:	e7cf      	b.n	8009e3e <_dtoa_r+0x68e>
 8009e9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ea0:	2a00      	cmp	r2, #0
 8009ea2:	f000 8088 	beq.w	8009fb6 <_dtoa_r+0x806>
 8009ea6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009ea8:	2a01      	cmp	r2, #1
 8009eaa:	dc6d      	bgt.n	8009f88 <_dtoa_r+0x7d8>
 8009eac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009eae:	2a00      	cmp	r2, #0
 8009eb0:	d066      	beq.n	8009f80 <_dtoa_r+0x7d0>
 8009eb2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009eb6:	464d      	mov	r5, r9
 8009eb8:	9e08      	ldr	r6, [sp, #32]
 8009eba:	9a07      	ldr	r2, [sp, #28]
 8009ebc:	2101      	movs	r1, #1
 8009ebe:	441a      	add	r2, r3
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	4499      	add	r9, r3
 8009ec4:	9207      	str	r2, [sp, #28]
 8009ec6:	f000 fb1f 	bl	800a508 <__i2b>
 8009eca:	4607      	mov	r7, r0
 8009ecc:	2d00      	cmp	r5, #0
 8009ece:	dd0b      	ble.n	8009ee8 <_dtoa_r+0x738>
 8009ed0:	9b07      	ldr	r3, [sp, #28]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	dd08      	ble.n	8009ee8 <_dtoa_r+0x738>
 8009ed6:	42ab      	cmp	r3, r5
 8009ed8:	bfa8      	it	ge
 8009eda:	462b      	movge	r3, r5
 8009edc:	9a07      	ldr	r2, [sp, #28]
 8009ede:	eba9 0903 	sub.w	r9, r9, r3
 8009ee2:	1aed      	subs	r5, r5, r3
 8009ee4:	1ad3      	subs	r3, r2, r3
 8009ee6:	9307      	str	r3, [sp, #28]
 8009ee8:	9b08      	ldr	r3, [sp, #32]
 8009eea:	b1eb      	cbz	r3, 8009f28 <_dtoa_r+0x778>
 8009eec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d065      	beq.n	8009fbe <_dtoa_r+0x80e>
 8009ef2:	b18e      	cbz	r6, 8009f18 <_dtoa_r+0x768>
 8009ef4:	4639      	mov	r1, r7
 8009ef6:	4632      	mov	r2, r6
 8009ef8:	4620      	mov	r0, r4
 8009efa:	f000 fba3 	bl	800a644 <__pow5mult>
 8009efe:	465a      	mov	r2, fp
 8009f00:	4601      	mov	r1, r0
 8009f02:	4607      	mov	r7, r0
 8009f04:	4620      	mov	r0, r4
 8009f06:	f000 fb08 	bl	800a51a <__multiply>
 8009f0a:	4659      	mov	r1, fp
 8009f0c:	900a      	str	r0, [sp, #40]	; 0x28
 8009f0e:	4620      	mov	r0, r4
 8009f10:	f000 fa5a 	bl	800a3c8 <_Bfree>
 8009f14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f16:	469b      	mov	fp, r3
 8009f18:	9b08      	ldr	r3, [sp, #32]
 8009f1a:	1b9a      	subs	r2, r3, r6
 8009f1c:	d004      	beq.n	8009f28 <_dtoa_r+0x778>
 8009f1e:	4659      	mov	r1, fp
 8009f20:	4620      	mov	r0, r4
 8009f22:	f000 fb8f 	bl	800a644 <__pow5mult>
 8009f26:	4683      	mov	fp, r0
 8009f28:	2101      	movs	r1, #1
 8009f2a:	4620      	mov	r0, r4
 8009f2c:	f000 faec 	bl	800a508 <__i2b>
 8009f30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f32:	4606      	mov	r6, r0
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	f000 81c6 	beq.w	800a2c6 <_dtoa_r+0xb16>
 8009f3a:	461a      	mov	r2, r3
 8009f3c:	4601      	mov	r1, r0
 8009f3e:	4620      	mov	r0, r4
 8009f40:	f000 fb80 	bl	800a644 <__pow5mult>
 8009f44:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009f46:	4606      	mov	r6, r0
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	dc3e      	bgt.n	8009fca <_dtoa_r+0x81a>
 8009f4c:	9b02      	ldr	r3, [sp, #8]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d137      	bne.n	8009fc2 <_dtoa_r+0x812>
 8009f52:	9b03      	ldr	r3, [sp, #12]
 8009f54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d134      	bne.n	8009fc6 <_dtoa_r+0x816>
 8009f5c:	9b03      	ldr	r3, [sp, #12]
 8009f5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009f62:	0d1b      	lsrs	r3, r3, #20
 8009f64:	051b      	lsls	r3, r3, #20
 8009f66:	b12b      	cbz	r3, 8009f74 <_dtoa_r+0x7c4>
 8009f68:	9b07      	ldr	r3, [sp, #28]
 8009f6a:	f109 0901 	add.w	r9, r9, #1
 8009f6e:	3301      	adds	r3, #1
 8009f70:	9307      	str	r3, [sp, #28]
 8009f72:	2301      	movs	r3, #1
 8009f74:	9308      	str	r3, [sp, #32]
 8009f76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d128      	bne.n	8009fce <_dtoa_r+0x81e>
 8009f7c:	2001      	movs	r0, #1
 8009f7e:	e02e      	b.n	8009fde <_dtoa_r+0x82e>
 8009f80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009f82:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009f86:	e796      	b.n	8009eb6 <_dtoa_r+0x706>
 8009f88:	9b08      	ldr	r3, [sp, #32]
 8009f8a:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8009f8e:	42b3      	cmp	r3, r6
 8009f90:	bfb7      	itett	lt
 8009f92:	9b08      	ldrlt	r3, [sp, #32]
 8009f94:	1b9e      	subge	r6, r3, r6
 8009f96:	1af2      	sublt	r2, r6, r3
 8009f98:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8009f9a:	bfbf      	itttt	lt
 8009f9c:	9608      	strlt	r6, [sp, #32]
 8009f9e:	189b      	addlt	r3, r3, r2
 8009fa0:	930c      	strlt	r3, [sp, #48]	; 0x30
 8009fa2:	2600      	movlt	r6, #0
 8009fa4:	f1b8 0f00 	cmp.w	r8, #0
 8009fa8:	bfb9      	ittee	lt
 8009faa:	eba9 0508 	sublt.w	r5, r9, r8
 8009fae:	2300      	movlt	r3, #0
 8009fb0:	464d      	movge	r5, r9
 8009fb2:	4643      	movge	r3, r8
 8009fb4:	e781      	b.n	8009eba <_dtoa_r+0x70a>
 8009fb6:	9e08      	ldr	r6, [sp, #32]
 8009fb8:	464d      	mov	r5, r9
 8009fba:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009fbc:	e786      	b.n	8009ecc <_dtoa_r+0x71c>
 8009fbe:	9a08      	ldr	r2, [sp, #32]
 8009fc0:	e7ad      	b.n	8009f1e <_dtoa_r+0x76e>
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	e7d6      	b.n	8009f74 <_dtoa_r+0x7c4>
 8009fc6:	9b02      	ldr	r3, [sp, #8]
 8009fc8:	e7d4      	b.n	8009f74 <_dtoa_r+0x7c4>
 8009fca:	2300      	movs	r3, #0
 8009fcc:	9308      	str	r3, [sp, #32]
 8009fce:	6933      	ldr	r3, [r6, #16]
 8009fd0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009fd4:	6918      	ldr	r0, [r3, #16]
 8009fd6:	f000 fa49 	bl	800a46c <__hi0bits>
 8009fda:	f1c0 0020 	rsb	r0, r0, #32
 8009fde:	9b07      	ldr	r3, [sp, #28]
 8009fe0:	4418      	add	r0, r3
 8009fe2:	f010 001f 	ands.w	r0, r0, #31
 8009fe6:	d047      	beq.n	800a078 <_dtoa_r+0x8c8>
 8009fe8:	f1c0 0320 	rsb	r3, r0, #32
 8009fec:	2b04      	cmp	r3, #4
 8009fee:	dd3b      	ble.n	800a068 <_dtoa_r+0x8b8>
 8009ff0:	9b07      	ldr	r3, [sp, #28]
 8009ff2:	f1c0 001c 	rsb	r0, r0, #28
 8009ff6:	4481      	add	r9, r0
 8009ff8:	4405      	add	r5, r0
 8009ffa:	4403      	add	r3, r0
 8009ffc:	9307      	str	r3, [sp, #28]
 8009ffe:	f1b9 0f00 	cmp.w	r9, #0
 800a002:	dd05      	ble.n	800a010 <_dtoa_r+0x860>
 800a004:	4659      	mov	r1, fp
 800a006:	464a      	mov	r2, r9
 800a008:	4620      	mov	r0, r4
 800a00a:	f000 fb69 	bl	800a6e0 <__lshift>
 800a00e:	4683      	mov	fp, r0
 800a010:	9b07      	ldr	r3, [sp, #28]
 800a012:	2b00      	cmp	r3, #0
 800a014:	dd05      	ble.n	800a022 <_dtoa_r+0x872>
 800a016:	4631      	mov	r1, r6
 800a018:	461a      	mov	r2, r3
 800a01a:	4620      	mov	r0, r4
 800a01c:	f000 fb60 	bl	800a6e0 <__lshift>
 800a020:	4606      	mov	r6, r0
 800a022:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a024:	b353      	cbz	r3, 800a07c <_dtoa_r+0x8cc>
 800a026:	4631      	mov	r1, r6
 800a028:	4658      	mov	r0, fp
 800a02a:	f000 fbad 	bl	800a788 <__mcmp>
 800a02e:	2800      	cmp	r0, #0
 800a030:	da24      	bge.n	800a07c <_dtoa_r+0x8cc>
 800a032:	2300      	movs	r3, #0
 800a034:	4659      	mov	r1, fp
 800a036:	220a      	movs	r2, #10
 800a038:	4620      	mov	r0, r4
 800a03a:	f000 f9dc 	bl	800a3f6 <__multadd>
 800a03e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a040:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a044:	4683      	mov	fp, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	f000 8144 	beq.w	800a2d4 <_dtoa_r+0xb24>
 800a04c:	2300      	movs	r3, #0
 800a04e:	4639      	mov	r1, r7
 800a050:	220a      	movs	r2, #10
 800a052:	4620      	mov	r0, r4
 800a054:	f000 f9cf 	bl	800a3f6 <__multadd>
 800a058:	9b04      	ldr	r3, [sp, #16]
 800a05a:	4607      	mov	r7, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	dc4d      	bgt.n	800a0fc <_dtoa_r+0x94c>
 800a060:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a062:	2b02      	cmp	r3, #2
 800a064:	dd4a      	ble.n	800a0fc <_dtoa_r+0x94c>
 800a066:	e011      	b.n	800a08c <_dtoa_r+0x8dc>
 800a068:	d0c9      	beq.n	8009ffe <_dtoa_r+0x84e>
 800a06a:	9a07      	ldr	r2, [sp, #28]
 800a06c:	331c      	adds	r3, #28
 800a06e:	441a      	add	r2, r3
 800a070:	4499      	add	r9, r3
 800a072:	441d      	add	r5, r3
 800a074:	4613      	mov	r3, r2
 800a076:	e7c1      	b.n	8009ffc <_dtoa_r+0x84c>
 800a078:	4603      	mov	r3, r0
 800a07a:	e7f6      	b.n	800a06a <_dtoa_r+0x8ba>
 800a07c:	f1b8 0f00 	cmp.w	r8, #0
 800a080:	dc36      	bgt.n	800a0f0 <_dtoa_r+0x940>
 800a082:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a084:	2b02      	cmp	r3, #2
 800a086:	dd33      	ble.n	800a0f0 <_dtoa_r+0x940>
 800a088:	f8cd 8010 	str.w	r8, [sp, #16]
 800a08c:	9b04      	ldr	r3, [sp, #16]
 800a08e:	b963      	cbnz	r3, 800a0aa <_dtoa_r+0x8fa>
 800a090:	4631      	mov	r1, r6
 800a092:	2205      	movs	r2, #5
 800a094:	4620      	mov	r0, r4
 800a096:	f000 f9ae 	bl	800a3f6 <__multadd>
 800a09a:	4601      	mov	r1, r0
 800a09c:	4606      	mov	r6, r0
 800a09e:	4658      	mov	r0, fp
 800a0a0:	f000 fb72 	bl	800a788 <__mcmp>
 800a0a4:	2800      	cmp	r0, #0
 800a0a6:	f73f add3 	bgt.w	8009c50 <_dtoa_r+0x4a0>
 800a0aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a0ac:	9d06      	ldr	r5, [sp, #24]
 800a0ae:	ea6f 0a03 	mvn.w	sl, r3
 800a0b2:	f04f 0900 	mov.w	r9, #0
 800a0b6:	4631      	mov	r1, r6
 800a0b8:	4620      	mov	r0, r4
 800a0ba:	f000 f985 	bl	800a3c8 <_Bfree>
 800a0be:	2f00      	cmp	r7, #0
 800a0c0:	f43f aebd 	beq.w	8009e3e <_dtoa_r+0x68e>
 800a0c4:	f1b9 0f00 	cmp.w	r9, #0
 800a0c8:	d005      	beq.n	800a0d6 <_dtoa_r+0x926>
 800a0ca:	45b9      	cmp	r9, r7
 800a0cc:	d003      	beq.n	800a0d6 <_dtoa_r+0x926>
 800a0ce:	4649      	mov	r1, r9
 800a0d0:	4620      	mov	r0, r4
 800a0d2:	f000 f979 	bl	800a3c8 <_Bfree>
 800a0d6:	4639      	mov	r1, r7
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f000 f975 	bl	800a3c8 <_Bfree>
 800a0de:	e6ae      	b.n	8009e3e <_dtoa_r+0x68e>
 800a0e0:	2600      	movs	r6, #0
 800a0e2:	4637      	mov	r7, r6
 800a0e4:	e7e1      	b.n	800a0aa <_dtoa_r+0x8fa>
 800a0e6:	46ba      	mov	sl, r7
 800a0e8:	4637      	mov	r7, r6
 800a0ea:	e5b1      	b.n	8009c50 <_dtoa_r+0x4a0>
 800a0ec:	40240000 	.word	0x40240000
 800a0f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0f2:	f8cd 8010 	str.w	r8, [sp, #16]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	f000 80f3 	beq.w	800a2e2 <_dtoa_r+0xb32>
 800a0fc:	2d00      	cmp	r5, #0
 800a0fe:	dd05      	ble.n	800a10c <_dtoa_r+0x95c>
 800a100:	4639      	mov	r1, r7
 800a102:	462a      	mov	r2, r5
 800a104:	4620      	mov	r0, r4
 800a106:	f000 faeb 	bl	800a6e0 <__lshift>
 800a10a:	4607      	mov	r7, r0
 800a10c:	9b08      	ldr	r3, [sp, #32]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d04c      	beq.n	800a1ac <_dtoa_r+0x9fc>
 800a112:	6879      	ldr	r1, [r7, #4]
 800a114:	4620      	mov	r0, r4
 800a116:	f000 f923 	bl	800a360 <_Balloc>
 800a11a:	4605      	mov	r5, r0
 800a11c:	693a      	ldr	r2, [r7, #16]
 800a11e:	f107 010c 	add.w	r1, r7, #12
 800a122:	3202      	adds	r2, #2
 800a124:	0092      	lsls	r2, r2, #2
 800a126:	300c      	adds	r0, #12
 800a128:	f7fe fe32 	bl	8008d90 <memcpy>
 800a12c:	2201      	movs	r2, #1
 800a12e:	4629      	mov	r1, r5
 800a130:	4620      	mov	r0, r4
 800a132:	f000 fad5 	bl	800a6e0 <__lshift>
 800a136:	46b9      	mov	r9, r7
 800a138:	4607      	mov	r7, r0
 800a13a:	9b06      	ldr	r3, [sp, #24]
 800a13c:	9307      	str	r3, [sp, #28]
 800a13e:	9b02      	ldr	r3, [sp, #8]
 800a140:	f003 0301 	and.w	r3, r3, #1
 800a144:	9308      	str	r3, [sp, #32]
 800a146:	4631      	mov	r1, r6
 800a148:	4658      	mov	r0, fp
 800a14a:	f7ff faa3 	bl	8009694 <quorem>
 800a14e:	4649      	mov	r1, r9
 800a150:	4605      	mov	r5, r0
 800a152:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a156:	4658      	mov	r0, fp
 800a158:	f000 fb16 	bl	800a788 <__mcmp>
 800a15c:	463a      	mov	r2, r7
 800a15e:	9002      	str	r0, [sp, #8]
 800a160:	4631      	mov	r1, r6
 800a162:	4620      	mov	r0, r4
 800a164:	f000 fb2a 	bl	800a7bc <__mdiff>
 800a168:	68c3      	ldr	r3, [r0, #12]
 800a16a:	4602      	mov	r2, r0
 800a16c:	bb03      	cbnz	r3, 800a1b0 <_dtoa_r+0xa00>
 800a16e:	4601      	mov	r1, r0
 800a170:	9009      	str	r0, [sp, #36]	; 0x24
 800a172:	4658      	mov	r0, fp
 800a174:	f000 fb08 	bl	800a788 <__mcmp>
 800a178:	4603      	mov	r3, r0
 800a17a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a17c:	4611      	mov	r1, r2
 800a17e:	4620      	mov	r0, r4
 800a180:	9309      	str	r3, [sp, #36]	; 0x24
 800a182:	f000 f921 	bl	800a3c8 <_Bfree>
 800a186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a188:	b9a3      	cbnz	r3, 800a1b4 <_dtoa_r+0xa04>
 800a18a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a18c:	b992      	cbnz	r2, 800a1b4 <_dtoa_r+0xa04>
 800a18e:	9a08      	ldr	r2, [sp, #32]
 800a190:	b982      	cbnz	r2, 800a1b4 <_dtoa_r+0xa04>
 800a192:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a196:	d029      	beq.n	800a1ec <_dtoa_r+0xa3c>
 800a198:	9b02      	ldr	r3, [sp, #8]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	dd01      	ble.n	800a1a2 <_dtoa_r+0x9f2>
 800a19e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a1a2:	9b07      	ldr	r3, [sp, #28]
 800a1a4:	1c5d      	adds	r5, r3, #1
 800a1a6:	f883 8000 	strb.w	r8, [r3]
 800a1aa:	e784      	b.n	800a0b6 <_dtoa_r+0x906>
 800a1ac:	4638      	mov	r0, r7
 800a1ae:	e7c2      	b.n	800a136 <_dtoa_r+0x986>
 800a1b0:	2301      	movs	r3, #1
 800a1b2:	e7e3      	b.n	800a17c <_dtoa_r+0x9cc>
 800a1b4:	9a02      	ldr	r2, [sp, #8]
 800a1b6:	2a00      	cmp	r2, #0
 800a1b8:	db04      	blt.n	800a1c4 <_dtoa_r+0xa14>
 800a1ba:	d123      	bne.n	800a204 <_dtoa_r+0xa54>
 800a1bc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a1be:	bb0a      	cbnz	r2, 800a204 <_dtoa_r+0xa54>
 800a1c0:	9a08      	ldr	r2, [sp, #32]
 800a1c2:	b9fa      	cbnz	r2, 800a204 <_dtoa_r+0xa54>
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	ddec      	ble.n	800a1a2 <_dtoa_r+0x9f2>
 800a1c8:	4659      	mov	r1, fp
 800a1ca:	2201      	movs	r2, #1
 800a1cc:	4620      	mov	r0, r4
 800a1ce:	f000 fa87 	bl	800a6e0 <__lshift>
 800a1d2:	4631      	mov	r1, r6
 800a1d4:	4683      	mov	fp, r0
 800a1d6:	f000 fad7 	bl	800a788 <__mcmp>
 800a1da:	2800      	cmp	r0, #0
 800a1dc:	dc03      	bgt.n	800a1e6 <_dtoa_r+0xa36>
 800a1de:	d1e0      	bne.n	800a1a2 <_dtoa_r+0x9f2>
 800a1e0:	f018 0f01 	tst.w	r8, #1
 800a1e4:	d0dd      	beq.n	800a1a2 <_dtoa_r+0x9f2>
 800a1e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a1ea:	d1d8      	bne.n	800a19e <_dtoa_r+0x9ee>
 800a1ec:	9b07      	ldr	r3, [sp, #28]
 800a1ee:	9a07      	ldr	r2, [sp, #28]
 800a1f0:	1c5d      	adds	r5, r3, #1
 800a1f2:	2339      	movs	r3, #57	; 0x39
 800a1f4:	7013      	strb	r3, [r2, #0]
 800a1f6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a1fa:	1e6a      	subs	r2, r5, #1
 800a1fc:	2b39      	cmp	r3, #57	; 0x39
 800a1fe:	d04d      	beq.n	800a29c <_dtoa_r+0xaec>
 800a200:	3301      	adds	r3, #1
 800a202:	e052      	b.n	800a2aa <_dtoa_r+0xafa>
 800a204:	9a07      	ldr	r2, [sp, #28]
 800a206:	2b00      	cmp	r3, #0
 800a208:	f102 0501 	add.w	r5, r2, #1
 800a20c:	dd06      	ble.n	800a21c <_dtoa_r+0xa6c>
 800a20e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a212:	d0eb      	beq.n	800a1ec <_dtoa_r+0xa3c>
 800a214:	f108 0801 	add.w	r8, r8, #1
 800a218:	9b07      	ldr	r3, [sp, #28]
 800a21a:	e7c4      	b.n	800a1a6 <_dtoa_r+0x9f6>
 800a21c:	9b06      	ldr	r3, [sp, #24]
 800a21e:	9a04      	ldr	r2, [sp, #16]
 800a220:	1aeb      	subs	r3, r5, r3
 800a222:	4293      	cmp	r3, r2
 800a224:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a228:	d021      	beq.n	800a26e <_dtoa_r+0xabe>
 800a22a:	4659      	mov	r1, fp
 800a22c:	2300      	movs	r3, #0
 800a22e:	220a      	movs	r2, #10
 800a230:	4620      	mov	r0, r4
 800a232:	f000 f8e0 	bl	800a3f6 <__multadd>
 800a236:	45b9      	cmp	r9, r7
 800a238:	4683      	mov	fp, r0
 800a23a:	f04f 0300 	mov.w	r3, #0
 800a23e:	f04f 020a 	mov.w	r2, #10
 800a242:	4649      	mov	r1, r9
 800a244:	4620      	mov	r0, r4
 800a246:	d105      	bne.n	800a254 <_dtoa_r+0xaa4>
 800a248:	f000 f8d5 	bl	800a3f6 <__multadd>
 800a24c:	4681      	mov	r9, r0
 800a24e:	4607      	mov	r7, r0
 800a250:	9507      	str	r5, [sp, #28]
 800a252:	e778      	b.n	800a146 <_dtoa_r+0x996>
 800a254:	f000 f8cf 	bl	800a3f6 <__multadd>
 800a258:	4639      	mov	r1, r7
 800a25a:	4681      	mov	r9, r0
 800a25c:	2300      	movs	r3, #0
 800a25e:	220a      	movs	r2, #10
 800a260:	4620      	mov	r0, r4
 800a262:	f000 f8c8 	bl	800a3f6 <__multadd>
 800a266:	4607      	mov	r7, r0
 800a268:	e7f2      	b.n	800a250 <_dtoa_r+0xaa0>
 800a26a:	f04f 0900 	mov.w	r9, #0
 800a26e:	4659      	mov	r1, fp
 800a270:	2201      	movs	r2, #1
 800a272:	4620      	mov	r0, r4
 800a274:	f000 fa34 	bl	800a6e0 <__lshift>
 800a278:	4631      	mov	r1, r6
 800a27a:	4683      	mov	fp, r0
 800a27c:	f000 fa84 	bl	800a788 <__mcmp>
 800a280:	2800      	cmp	r0, #0
 800a282:	dcb8      	bgt.n	800a1f6 <_dtoa_r+0xa46>
 800a284:	d102      	bne.n	800a28c <_dtoa_r+0xadc>
 800a286:	f018 0f01 	tst.w	r8, #1
 800a28a:	d1b4      	bne.n	800a1f6 <_dtoa_r+0xa46>
 800a28c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a290:	1e6a      	subs	r2, r5, #1
 800a292:	2b30      	cmp	r3, #48	; 0x30
 800a294:	f47f af0f 	bne.w	800a0b6 <_dtoa_r+0x906>
 800a298:	4615      	mov	r5, r2
 800a29a:	e7f7      	b.n	800a28c <_dtoa_r+0xadc>
 800a29c:	9b06      	ldr	r3, [sp, #24]
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d105      	bne.n	800a2ae <_dtoa_r+0xafe>
 800a2a2:	2331      	movs	r3, #49	; 0x31
 800a2a4:	9a06      	ldr	r2, [sp, #24]
 800a2a6:	f10a 0a01 	add.w	sl, sl, #1
 800a2aa:	7013      	strb	r3, [r2, #0]
 800a2ac:	e703      	b.n	800a0b6 <_dtoa_r+0x906>
 800a2ae:	4615      	mov	r5, r2
 800a2b0:	e7a1      	b.n	800a1f6 <_dtoa_r+0xa46>
 800a2b2:	4b17      	ldr	r3, [pc, #92]	; (800a310 <_dtoa_r+0xb60>)
 800a2b4:	f7ff bae1 	b.w	800987a <_dtoa_r+0xca>
 800a2b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	f47f aabb 	bne.w	8009836 <_dtoa_r+0x86>
 800a2c0:	4b14      	ldr	r3, [pc, #80]	; (800a314 <_dtoa_r+0xb64>)
 800a2c2:	f7ff bada 	b.w	800987a <_dtoa_r+0xca>
 800a2c6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	f77f ae3f 	ble.w	8009f4c <_dtoa_r+0x79c>
 800a2ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2d0:	9308      	str	r3, [sp, #32]
 800a2d2:	e653      	b.n	8009f7c <_dtoa_r+0x7cc>
 800a2d4:	9b04      	ldr	r3, [sp, #16]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	dc03      	bgt.n	800a2e2 <_dtoa_r+0xb32>
 800a2da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a2dc:	2b02      	cmp	r3, #2
 800a2de:	f73f aed5 	bgt.w	800a08c <_dtoa_r+0x8dc>
 800a2e2:	9d06      	ldr	r5, [sp, #24]
 800a2e4:	4631      	mov	r1, r6
 800a2e6:	4658      	mov	r0, fp
 800a2e8:	f7ff f9d4 	bl	8009694 <quorem>
 800a2ec:	9b06      	ldr	r3, [sp, #24]
 800a2ee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a2f2:	f805 8b01 	strb.w	r8, [r5], #1
 800a2f6:	9a04      	ldr	r2, [sp, #16]
 800a2f8:	1aeb      	subs	r3, r5, r3
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	ddb5      	ble.n	800a26a <_dtoa_r+0xaba>
 800a2fe:	4659      	mov	r1, fp
 800a300:	2300      	movs	r3, #0
 800a302:	220a      	movs	r2, #10
 800a304:	4620      	mov	r0, r4
 800a306:	f000 f876 	bl	800a3f6 <__multadd>
 800a30a:	4683      	mov	fp, r0
 800a30c:	e7ea      	b.n	800a2e4 <_dtoa_r+0xb34>
 800a30e:	bf00      	nop
 800a310:	0800c784 	.word	0x0800c784
 800a314:	0800c7a8 	.word	0x0800c7a8

0800a318 <_localeconv_r>:
 800a318:	4b04      	ldr	r3, [pc, #16]	; (800a32c <_localeconv_r+0x14>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	6a18      	ldr	r0, [r3, #32]
 800a31e:	4b04      	ldr	r3, [pc, #16]	; (800a330 <_localeconv_r+0x18>)
 800a320:	2800      	cmp	r0, #0
 800a322:	bf08      	it	eq
 800a324:	4618      	moveq	r0, r3
 800a326:	30f0      	adds	r0, #240	; 0xf0
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop
 800a32c:	20000010 	.word	0x20000010
 800a330:	20000074 	.word	0x20000074

0800a334 <malloc>:
 800a334:	4b02      	ldr	r3, [pc, #8]	; (800a340 <malloc+0xc>)
 800a336:	4601      	mov	r1, r0
 800a338:	6818      	ldr	r0, [r3, #0]
 800a33a:	f000 bb47 	b.w	800a9cc <_malloc_r>
 800a33e:	bf00      	nop
 800a340:	20000010 	.word	0x20000010

0800a344 <memchr>:
 800a344:	b510      	push	{r4, lr}
 800a346:	b2c9      	uxtb	r1, r1
 800a348:	4402      	add	r2, r0
 800a34a:	4290      	cmp	r0, r2
 800a34c:	4603      	mov	r3, r0
 800a34e:	d101      	bne.n	800a354 <memchr+0x10>
 800a350:	2300      	movs	r3, #0
 800a352:	e003      	b.n	800a35c <memchr+0x18>
 800a354:	781c      	ldrb	r4, [r3, #0]
 800a356:	3001      	adds	r0, #1
 800a358:	428c      	cmp	r4, r1
 800a35a:	d1f6      	bne.n	800a34a <memchr+0x6>
 800a35c:	4618      	mov	r0, r3
 800a35e:	bd10      	pop	{r4, pc}

0800a360 <_Balloc>:
 800a360:	b570      	push	{r4, r5, r6, lr}
 800a362:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a364:	4604      	mov	r4, r0
 800a366:	460e      	mov	r6, r1
 800a368:	b93d      	cbnz	r5, 800a37a <_Balloc+0x1a>
 800a36a:	2010      	movs	r0, #16
 800a36c:	f7ff ffe2 	bl	800a334 <malloc>
 800a370:	6260      	str	r0, [r4, #36]	; 0x24
 800a372:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a376:	6005      	str	r5, [r0, #0]
 800a378:	60c5      	str	r5, [r0, #12]
 800a37a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a37c:	68eb      	ldr	r3, [r5, #12]
 800a37e:	b183      	cbz	r3, 800a3a2 <_Balloc+0x42>
 800a380:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a388:	b9b8      	cbnz	r0, 800a3ba <_Balloc+0x5a>
 800a38a:	2101      	movs	r1, #1
 800a38c:	fa01 f506 	lsl.w	r5, r1, r6
 800a390:	1d6a      	adds	r2, r5, #5
 800a392:	0092      	lsls	r2, r2, #2
 800a394:	4620      	mov	r0, r4
 800a396:	f000 fabe 	bl	800a916 <_calloc_r>
 800a39a:	b160      	cbz	r0, 800a3b6 <_Balloc+0x56>
 800a39c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a3a0:	e00e      	b.n	800a3c0 <_Balloc+0x60>
 800a3a2:	2221      	movs	r2, #33	; 0x21
 800a3a4:	2104      	movs	r1, #4
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	f000 fab5 	bl	800a916 <_calloc_r>
 800a3ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3ae:	60e8      	str	r0, [r5, #12]
 800a3b0:	68db      	ldr	r3, [r3, #12]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d1e4      	bne.n	800a380 <_Balloc+0x20>
 800a3b6:	2000      	movs	r0, #0
 800a3b8:	bd70      	pop	{r4, r5, r6, pc}
 800a3ba:	6802      	ldr	r2, [r0, #0]
 800a3bc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a3c6:	e7f7      	b.n	800a3b8 <_Balloc+0x58>

0800a3c8 <_Bfree>:
 800a3c8:	b570      	push	{r4, r5, r6, lr}
 800a3ca:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a3cc:	4606      	mov	r6, r0
 800a3ce:	460d      	mov	r5, r1
 800a3d0:	b93c      	cbnz	r4, 800a3e2 <_Bfree+0x1a>
 800a3d2:	2010      	movs	r0, #16
 800a3d4:	f7ff ffae 	bl	800a334 <malloc>
 800a3d8:	6270      	str	r0, [r6, #36]	; 0x24
 800a3da:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a3de:	6004      	str	r4, [r0, #0]
 800a3e0:	60c4      	str	r4, [r0, #12]
 800a3e2:	b13d      	cbz	r5, 800a3f4 <_Bfree+0x2c>
 800a3e4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a3e6:	686a      	ldr	r2, [r5, #4]
 800a3e8:	68db      	ldr	r3, [r3, #12]
 800a3ea:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3ee:	6029      	str	r1, [r5, #0]
 800a3f0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a3f4:	bd70      	pop	{r4, r5, r6, pc}

0800a3f6 <__multadd>:
 800a3f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3fa:	461f      	mov	r7, r3
 800a3fc:	4606      	mov	r6, r0
 800a3fe:	460c      	mov	r4, r1
 800a400:	2300      	movs	r3, #0
 800a402:	690d      	ldr	r5, [r1, #16]
 800a404:	f101 0c14 	add.w	ip, r1, #20
 800a408:	f8dc 0000 	ldr.w	r0, [ip]
 800a40c:	3301      	adds	r3, #1
 800a40e:	b281      	uxth	r1, r0
 800a410:	fb02 7101 	mla	r1, r2, r1, r7
 800a414:	0c00      	lsrs	r0, r0, #16
 800a416:	0c0f      	lsrs	r7, r1, #16
 800a418:	fb02 7000 	mla	r0, r2, r0, r7
 800a41c:	b289      	uxth	r1, r1
 800a41e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a422:	429d      	cmp	r5, r3
 800a424:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a428:	f84c 1b04 	str.w	r1, [ip], #4
 800a42c:	dcec      	bgt.n	800a408 <__multadd+0x12>
 800a42e:	b1d7      	cbz	r7, 800a466 <__multadd+0x70>
 800a430:	68a3      	ldr	r3, [r4, #8]
 800a432:	42ab      	cmp	r3, r5
 800a434:	dc12      	bgt.n	800a45c <__multadd+0x66>
 800a436:	6861      	ldr	r1, [r4, #4]
 800a438:	4630      	mov	r0, r6
 800a43a:	3101      	adds	r1, #1
 800a43c:	f7ff ff90 	bl	800a360 <_Balloc>
 800a440:	4680      	mov	r8, r0
 800a442:	6922      	ldr	r2, [r4, #16]
 800a444:	f104 010c 	add.w	r1, r4, #12
 800a448:	3202      	adds	r2, #2
 800a44a:	0092      	lsls	r2, r2, #2
 800a44c:	300c      	adds	r0, #12
 800a44e:	f7fe fc9f 	bl	8008d90 <memcpy>
 800a452:	4621      	mov	r1, r4
 800a454:	4630      	mov	r0, r6
 800a456:	f7ff ffb7 	bl	800a3c8 <_Bfree>
 800a45a:	4644      	mov	r4, r8
 800a45c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a460:	3501      	adds	r5, #1
 800a462:	615f      	str	r7, [r3, #20]
 800a464:	6125      	str	r5, [r4, #16]
 800a466:	4620      	mov	r0, r4
 800a468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a46c <__hi0bits>:
 800a46c:	0c02      	lsrs	r2, r0, #16
 800a46e:	0412      	lsls	r2, r2, #16
 800a470:	4603      	mov	r3, r0
 800a472:	b9b2      	cbnz	r2, 800a4a2 <__hi0bits+0x36>
 800a474:	0403      	lsls	r3, r0, #16
 800a476:	2010      	movs	r0, #16
 800a478:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a47c:	bf04      	itt	eq
 800a47e:	021b      	lsleq	r3, r3, #8
 800a480:	3008      	addeq	r0, #8
 800a482:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a486:	bf04      	itt	eq
 800a488:	011b      	lsleq	r3, r3, #4
 800a48a:	3004      	addeq	r0, #4
 800a48c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a490:	bf04      	itt	eq
 800a492:	009b      	lsleq	r3, r3, #2
 800a494:	3002      	addeq	r0, #2
 800a496:	2b00      	cmp	r3, #0
 800a498:	db06      	blt.n	800a4a8 <__hi0bits+0x3c>
 800a49a:	005b      	lsls	r3, r3, #1
 800a49c:	d503      	bpl.n	800a4a6 <__hi0bits+0x3a>
 800a49e:	3001      	adds	r0, #1
 800a4a0:	4770      	bx	lr
 800a4a2:	2000      	movs	r0, #0
 800a4a4:	e7e8      	b.n	800a478 <__hi0bits+0xc>
 800a4a6:	2020      	movs	r0, #32
 800a4a8:	4770      	bx	lr

0800a4aa <__lo0bits>:
 800a4aa:	6803      	ldr	r3, [r0, #0]
 800a4ac:	4601      	mov	r1, r0
 800a4ae:	f013 0207 	ands.w	r2, r3, #7
 800a4b2:	d00b      	beq.n	800a4cc <__lo0bits+0x22>
 800a4b4:	07da      	lsls	r2, r3, #31
 800a4b6:	d423      	bmi.n	800a500 <__lo0bits+0x56>
 800a4b8:	0798      	lsls	r0, r3, #30
 800a4ba:	bf49      	itett	mi
 800a4bc:	085b      	lsrmi	r3, r3, #1
 800a4be:	089b      	lsrpl	r3, r3, #2
 800a4c0:	2001      	movmi	r0, #1
 800a4c2:	600b      	strmi	r3, [r1, #0]
 800a4c4:	bf5c      	itt	pl
 800a4c6:	600b      	strpl	r3, [r1, #0]
 800a4c8:	2002      	movpl	r0, #2
 800a4ca:	4770      	bx	lr
 800a4cc:	b298      	uxth	r0, r3
 800a4ce:	b9a8      	cbnz	r0, 800a4fc <__lo0bits+0x52>
 800a4d0:	2010      	movs	r0, #16
 800a4d2:	0c1b      	lsrs	r3, r3, #16
 800a4d4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a4d8:	bf04      	itt	eq
 800a4da:	0a1b      	lsreq	r3, r3, #8
 800a4dc:	3008      	addeq	r0, #8
 800a4de:	071a      	lsls	r2, r3, #28
 800a4e0:	bf04      	itt	eq
 800a4e2:	091b      	lsreq	r3, r3, #4
 800a4e4:	3004      	addeq	r0, #4
 800a4e6:	079a      	lsls	r2, r3, #30
 800a4e8:	bf04      	itt	eq
 800a4ea:	089b      	lsreq	r3, r3, #2
 800a4ec:	3002      	addeq	r0, #2
 800a4ee:	07da      	lsls	r2, r3, #31
 800a4f0:	d402      	bmi.n	800a4f8 <__lo0bits+0x4e>
 800a4f2:	085b      	lsrs	r3, r3, #1
 800a4f4:	d006      	beq.n	800a504 <__lo0bits+0x5a>
 800a4f6:	3001      	adds	r0, #1
 800a4f8:	600b      	str	r3, [r1, #0]
 800a4fa:	4770      	bx	lr
 800a4fc:	4610      	mov	r0, r2
 800a4fe:	e7e9      	b.n	800a4d4 <__lo0bits+0x2a>
 800a500:	2000      	movs	r0, #0
 800a502:	4770      	bx	lr
 800a504:	2020      	movs	r0, #32
 800a506:	4770      	bx	lr

0800a508 <__i2b>:
 800a508:	b510      	push	{r4, lr}
 800a50a:	460c      	mov	r4, r1
 800a50c:	2101      	movs	r1, #1
 800a50e:	f7ff ff27 	bl	800a360 <_Balloc>
 800a512:	2201      	movs	r2, #1
 800a514:	6144      	str	r4, [r0, #20]
 800a516:	6102      	str	r2, [r0, #16]
 800a518:	bd10      	pop	{r4, pc}

0800a51a <__multiply>:
 800a51a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a51e:	4614      	mov	r4, r2
 800a520:	690a      	ldr	r2, [r1, #16]
 800a522:	6923      	ldr	r3, [r4, #16]
 800a524:	4688      	mov	r8, r1
 800a526:	429a      	cmp	r2, r3
 800a528:	bfbe      	ittt	lt
 800a52a:	460b      	movlt	r3, r1
 800a52c:	46a0      	movlt	r8, r4
 800a52e:	461c      	movlt	r4, r3
 800a530:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a534:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a538:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a53c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a540:	eb07 0609 	add.w	r6, r7, r9
 800a544:	42b3      	cmp	r3, r6
 800a546:	bfb8      	it	lt
 800a548:	3101      	addlt	r1, #1
 800a54a:	f7ff ff09 	bl	800a360 <_Balloc>
 800a54e:	f100 0514 	add.w	r5, r0, #20
 800a552:	462b      	mov	r3, r5
 800a554:	2200      	movs	r2, #0
 800a556:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a55a:	4573      	cmp	r3, lr
 800a55c:	d316      	bcc.n	800a58c <__multiply+0x72>
 800a55e:	f104 0214 	add.w	r2, r4, #20
 800a562:	f108 0114 	add.w	r1, r8, #20
 800a566:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a56a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a56e:	9300      	str	r3, [sp, #0]
 800a570:	9b00      	ldr	r3, [sp, #0]
 800a572:	9201      	str	r2, [sp, #4]
 800a574:	4293      	cmp	r3, r2
 800a576:	d80c      	bhi.n	800a592 <__multiply+0x78>
 800a578:	2e00      	cmp	r6, #0
 800a57a:	dd03      	ble.n	800a584 <__multiply+0x6a>
 800a57c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a580:	2b00      	cmp	r3, #0
 800a582:	d05d      	beq.n	800a640 <__multiply+0x126>
 800a584:	6106      	str	r6, [r0, #16]
 800a586:	b003      	add	sp, #12
 800a588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a58c:	f843 2b04 	str.w	r2, [r3], #4
 800a590:	e7e3      	b.n	800a55a <__multiply+0x40>
 800a592:	f8b2 b000 	ldrh.w	fp, [r2]
 800a596:	f1bb 0f00 	cmp.w	fp, #0
 800a59a:	d023      	beq.n	800a5e4 <__multiply+0xca>
 800a59c:	4689      	mov	r9, r1
 800a59e:	46ac      	mov	ip, r5
 800a5a0:	f04f 0800 	mov.w	r8, #0
 800a5a4:	f859 4b04 	ldr.w	r4, [r9], #4
 800a5a8:	f8dc a000 	ldr.w	sl, [ip]
 800a5ac:	b2a3      	uxth	r3, r4
 800a5ae:	fa1f fa8a 	uxth.w	sl, sl
 800a5b2:	fb0b a303 	mla	r3, fp, r3, sl
 800a5b6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a5ba:	f8dc 4000 	ldr.w	r4, [ip]
 800a5be:	4443      	add	r3, r8
 800a5c0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a5c4:	fb0b 840a 	mla	r4, fp, sl, r8
 800a5c8:	46e2      	mov	sl, ip
 800a5ca:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a5ce:	b29b      	uxth	r3, r3
 800a5d0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a5d4:	454f      	cmp	r7, r9
 800a5d6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a5da:	f84a 3b04 	str.w	r3, [sl], #4
 800a5de:	d82b      	bhi.n	800a638 <__multiply+0x11e>
 800a5e0:	f8cc 8004 	str.w	r8, [ip, #4]
 800a5e4:	9b01      	ldr	r3, [sp, #4]
 800a5e6:	3204      	adds	r2, #4
 800a5e8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a5ec:	f1ba 0f00 	cmp.w	sl, #0
 800a5f0:	d020      	beq.n	800a634 <__multiply+0x11a>
 800a5f2:	4689      	mov	r9, r1
 800a5f4:	46a8      	mov	r8, r5
 800a5f6:	f04f 0b00 	mov.w	fp, #0
 800a5fa:	682b      	ldr	r3, [r5, #0]
 800a5fc:	f8b9 c000 	ldrh.w	ip, [r9]
 800a600:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a604:	b29b      	uxth	r3, r3
 800a606:	fb0a 440c 	mla	r4, sl, ip, r4
 800a60a:	46c4      	mov	ip, r8
 800a60c:	445c      	add	r4, fp
 800a60e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a612:	f84c 3b04 	str.w	r3, [ip], #4
 800a616:	f859 3b04 	ldr.w	r3, [r9], #4
 800a61a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a61e:	0c1b      	lsrs	r3, r3, #16
 800a620:	fb0a b303 	mla	r3, sl, r3, fp
 800a624:	454f      	cmp	r7, r9
 800a626:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a62a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a62e:	d805      	bhi.n	800a63c <__multiply+0x122>
 800a630:	f8c8 3004 	str.w	r3, [r8, #4]
 800a634:	3504      	adds	r5, #4
 800a636:	e79b      	b.n	800a570 <__multiply+0x56>
 800a638:	46d4      	mov	ip, sl
 800a63a:	e7b3      	b.n	800a5a4 <__multiply+0x8a>
 800a63c:	46e0      	mov	r8, ip
 800a63e:	e7dd      	b.n	800a5fc <__multiply+0xe2>
 800a640:	3e01      	subs	r6, #1
 800a642:	e799      	b.n	800a578 <__multiply+0x5e>

0800a644 <__pow5mult>:
 800a644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a648:	4615      	mov	r5, r2
 800a64a:	f012 0203 	ands.w	r2, r2, #3
 800a64e:	4606      	mov	r6, r0
 800a650:	460f      	mov	r7, r1
 800a652:	d007      	beq.n	800a664 <__pow5mult+0x20>
 800a654:	4c21      	ldr	r4, [pc, #132]	; (800a6dc <__pow5mult+0x98>)
 800a656:	3a01      	subs	r2, #1
 800a658:	2300      	movs	r3, #0
 800a65a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a65e:	f7ff feca 	bl	800a3f6 <__multadd>
 800a662:	4607      	mov	r7, r0
 800a664:	10ad      	asrs	r5, r5, #2
 800a666:	d035      	beq.n	800a6d4 <__pow5mult+0x90>
 800a668:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a66a:	b93c      	cbnz	r4, 800a67c <__pow5mult+0x38>
 800a66c:	2010      	movs	r0, #16
 800a66e:	f7ff fe61 	bl	800a334 <malloc>
 800a672:	6270      	str	r0, [r6, #36]	; 0x24
 800a674:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a678:	6004      	str	r4, [r0, #0]
 800a67a:	60c4      	str	r4, [r0, #12]
 800a67c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a680:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a684:	b94c      	cbnz	r4, 800a69a <__pow5mult+0x56>
 800a686:	f240 2171 	movw	r1, #625	; 0x271
 800a68a:	4630      	mov	r0, r6
 800a68c:	f7ff ff3c 	bl	800a508 <__i2b>
 800a690:	2300      	movs	r3, #0
 800a692:	4604      	mov	r4, r0
 800a694:	f8c8 0008 	str.w	r0, [r8, #8]
 800a698:	6003      	str	r3, [r0, #0]
 800a69a:	f04f 0800 	mov.w	r8, #0
 800a69e:	07eb      	lsls	r3, r5, #31
 800a6a0:	d50a      	bpl.n	800a6b8 <__pow5mult+0x74>
 800a6a2:	4639      	mov	r1, r7
 800a6a4:	4622      	mov	r2, r4
 800a6a6:	4630      	mov	r0, r6
 800a6a8:	f7ff ff37 	bl	800a51a <__multiply>
 800a6ac:	4681      	mov	r9, r0
 800a6ae:	4639      	mov	r1, r7
 800a6b0:	4630      	mov	r0, r6
 800a6b2:	f7ff fe89 	bl	800a3c8 <_Bfree>
 800a6b6:	464f      	mov	r7, r9
 800a6b8:	106d      	asrs	r5, r5, #1
 800a6ba:	d00b      	beq.n	800a6d4 <__pow5mult+0x90>
 800a6bc:	6820      	ldr	r0, [r4, #0]
 800a6be:	b938      	cbnz	r0, 800a6d0 <__pow5mult+0x8c>
 800a6c0:	4622      	mov	r2, r4
 800a6c2:	4621      	mov	r1, r4
 800a6c4:	4630      	mov	r0, r6
 800a6c6:	f7ff ff28 	bl	800a51a <__multiply>
 800a6ca:	6020      	str	r0, [r4, #0]
 800a6cc:	f8c0 8000 	str.w	r8, [r0]
 800a6d0:	4604      	mov	r4, r0
 800a6d2:	e7e4      	b.n	800a69e <__pow5mult+0x5a>
 800a6d4:	4638      	mov	r0, r7
 800a6d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6da:	bf00      	nop
 800a6dc:	0800c8a8 	.word	0x0800c8a8

0800a6e0 <__lshift>:
 800a6e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6e4:	460c      	mov	r4, r1
 800a6e6:	4607      	mov	r7, r0
 800a6e8:	4616      	mov	r6, r2
 800a6ea:	6923      	ldr	r3, [r4, #16]
 800a6ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a6f0:	eb0a 0903 	add.w	r9, sl, r3
 800a6f4:	6849      	ldr	r1, [r1, #4]
 800a6f6:	68a3      	ldr	r3, [r4, #8]
 800a6f8:	f109 0501 	add.w	r5, r9, #1
 800a6fc:	42ab      	cmp	r3, r5
 800a6fe:	db32      	blt.n	800a766 <__lshift+0x86>
 800a700:	4638      	mov	r0, r7
 800a702:	f7ff fe2d 	bl	800a360 <_Balloc>
 800a706:	2300      	movs	r3, #0
 800a708:	4680      	mov	r8, r0
 800a70a:	461a      	mov	r2, r3
 800a70c:	f100 0114 	add.w	r1, r0, #20
 800a710:	4553      	cmp	r3, sl
 800a712:	db2b      	blt.n	800a76c <__lshift+0x8c>
 800a714:	6920      	ldr	r0, [r4, #16]
 800a716:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a71a:	f104 0314 	add.w	r3, r4, #20
 800a71e:	f016 021f 	ands.w	r2, r6, #31
 800a722:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a726:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a72a:	d025      	beq.n	800a778 <__lshift+0x98>
 800a72c:	2000      	movs	r0, #0
 800a72e:	f1c2 0e20 	rsb	lr, r2, #32
 800a732:	468a      	mov	sl, r1
 800a734:	681e      	ldr	r6, [r3, #0]
 800a736:	4096      	lsls	r6, r2
 800a738:	4330      	orrs	r0, r6
 800a73a:	f84a 0b04 	str.w	r0, [sl], #4
 800a73e:	f853 0b04 	ldr.w	r0, [r3], #4
 800a742:	459c      	cmp	ip, r3
 800a744:	fa20 f00e 	lsr.w	r0, r0, lr
 800a748:	d814      	bhi.n	800a774 <__lshift+0x94>
 800a74a:	6048      	str	r0, [r1, #4]
 800a74c:	b108      	cbz	r0, 800a752 <__lshift+0x72>
 800a74e:	f109 0502 	add.w	r5, r9, #2
 800a752:	3d01      	subs	r5, #1
 800a754:	4638      	mov	r0, r7
 800a756:	f8c8 5010 	str.w	r5, [r8, #16]
 800a75a:	4621      	mov	r1, r4
 800a75c:	f7ff fe34 	bl	800a3c8 <_Bfree>
 800a760:	4640      	mov	r0, r8
 800a762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a766:	3101      	adds	r1, #1
 800a768:	005b      	lsls	r3, r3, #1
 800a76a:	e7c7      	b.n	800a6fc <__lshift+0x1c>
 800a76c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a770:	3301      	adds	r3, #1
 800a772:	e7cd      	b.n	800a710 <__lshift+0x30>
 800a774:	4651      	mov	r1, sl
 800a776:	e7dc      	b.n	800a732 <__lshift+0x52>
 800a778:	3904      	subs	r1, #4
 800a77a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a77e:	459c      	cmp	ip, r3
 800a780:	f841 2f04 	str.w	r2, [r1, #4]!
 800a784:	d8f9      	bhi.n	800a77a <__lshift+0x9a>
 800a786:	e7e4      	b.n	800a752 <__lshift+0x72>

0800a788 <__mcmp>:
 800a788:	6903      	ldr	r3, [r0, #16]
 800a78a:	690a      	ldr	r2, [r1, #16]
 800a78c:	b530      	push	{r4, r5, lr}
 800a78e:	1a9b      	subs	r3, r3, r2
 800a790:	d10c      	bne.n	800a7ac <__mcmp+0x24>
 800a792:	0092      	lsls	r2, r2, #2
 800a794:	3014      	adds	r0, #20
 800a796:	3114      	adds	r1, #20
 800a798:	1884      	adds	r4, r0, r2
 800a79a:	4411      	add	r1, r2
 800a79c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a7a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a7a4:	4295      	cmp	r5, r2
 800a7a6:	d003      	beq.n	800a7b0 <__mcmp+0x28>
 800a7a8:	d305      	bcc.n	800a7b6 <__mcmp+0x2e>
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	bd30      	pop	{r4, r5, pc}
 800a7b0:	42a0      	cmp	r0, r4
 800a7b2:	d3f3      	bcc.n	800a79c <__mcmp+0x14>
 800a7b4:	e7fa      	b.n	800a7ac <__mcmp+0x24>
 800a7b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a7ba:	e7f7      	b.n	800a7ac <__mcmp+0x24>

0800a7bc <__mdiff>:
 800a7bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7c0:	460d      	mov	r5, r1
 800a7c2:	4607      	mov	r7, r0
 800a7c4:	4611      	mov	r1, r2
 800a7c6:	4628      	mov	r0, r5
 800a7c8:	4614      	mov	r4, r2
 800a7ca:	f7ff ffdd 	bl	800a788 <__mcmp>
 800a7ce:	1e06      	subs	r6, r0, #0
 800a7d0:	d108      	bne.n	800a7e4 <__mdiff+0x28>
 800a7d2:	4631      	mov	r1, r6
 800a7d4:	4638      	mov	r0, r7
 800a7d6:	f7ff fdc3 	bl	800a360 <_Balloc>
 800a7da:	2301      	movs	r3, #1
 800a7dc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a7e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7e4:	bfa4      	itt	ge
 800a7e6:	4623      	movge	r3, r4
 800a7e8:	462c      	movge	r4, r5
 800a7ea:	4638      	mov	r0, r7
 800a7ec:	6861      	ldr	r1, [r4, #4]
 800a7ee:	bfa6      	itte	ge
 800a7f0:	461d      	movge	r5, r3
 800a7f2:	2600      	movge	r6, #0
 800a7f4:	2601      	movlt	r6, #1
 800a7f6:	f7ff fdb3 	bl	800a360 <_Balloc>
 800a7fa:	f04f 0e00 	mov.w	lr, #0
 800a7fe:	60c6      	str	r6, [r0, #12]
 800a800:	692b      	ldr	r3, [r5, #16]
 800a802:	6926      	ldr	r6, [r4, #16]
 800a804:	f104 0214 	add.w	r2, r4, #20
 800a808:	f105 0914 	add.w	r9, r5, #20
 800a80c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a810:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a814:	f100 0114 	add.w	r1, r0, #20
 800a818:	f852 ab04 	ldr.w	sl, [r2], #4
 800a81c:	f859 5b04 	ldr.w	r5, [r9], #4
 800a820:	fa1f f38a 	uxth.w	r3, sl
 800a824:	4473      	add	r3, lr
 800a826:	b2ac      	uxth	r4, r5
 800a828:	1b1b      	subs	r3, r3, r4
 800a82a:	0c2c      	lsrs	r4, r5, #16
 800a82c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800a830:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800a834:	b29b      	uxth	r3, r3
 800a836:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800a83a:	45c8      	cmp	r8, r9
 800a83c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800a840:	4694      	mov	ip, r2
 800a842:	f841 4b04 	str.w	r4, [r1], #4
 800a846:	d8e7      	bhi.n	800a818 <__mdiff+0x5c>
 800a848:	45bc      	cmp	ip, r7
 800a84a:	d304      	bcc.n	800a856 <__mdiff+0x9a>
 800a84c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a850:	b183      	cbz	r3, 800a874 <__mdiff+0xb8>
 800a852:	6106      	str	r6, [r0, #16]
 800a854:	e7c4      	b.n	800a7e0 <__mdiff+0x24>
 800a856:	f85c 4b04 	ldr.w	r4, [ip], #4
 800a85a:	b2a2      	uxth	r2, r4
 800a85c:	4472      	add	r2, lr
 800a85e:	1413      	asrs	r3, r2, #16
 800a860:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a864:	b292      	uxth	r2, r2
 800a866:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a86a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a86e:	f841 2b04 	str.w	r2, [r1], #4
 800a872:	e7e9      	b.n	800a848 <__mdiff+0x8c>
 800a874:	3e01      	subs	r6, #1
 800a876:	e7e9      	b.n	800a84c <__mdiff+0x90>

0800a878 <__d2b>:
 800a878:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a87c:	461c      	mov	r4, r3
 800a87e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800a882:	2101      	movs	r1, #1
 800a884:	4690      	mov	r8, r2
 800a886:	f7ff fd6b 	bl	800a360 <_Balloc>
 800a88a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800a88e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800a892:	4607      	mov	r7, r0
 800a894:	bb34      	cbnz	r4, 800a8e4 <__d2b+0x6c>
 800a896:	9201      	str	r2, [sp, #4]
 800a898:	f1b8 0200 	subs.w	r2, r8, #0
 800a89c:	d027      	beq.n	800a8ee <__d2b+0x76>
 800a89e:	a802      	add	r0, sp, #8
 800a8a0:	f840 2d08 	str.w	r2, [r0, #-8]!
 800a8a4:	f7ff fe01 	bl	800a4aa <__lo0bits>
 800a8a8:	9900      	ldr	r1, [sp, #0]
 800a8aa:	b1f0      	cbz	r0, 800a8ea <__d2b+0x72>
 800a8ac:	9a01      	ldr	r2, [sp, #4]
 800a8ae:	f1c0 0320 	rsb	r3, r0, #32
 800a8b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a8b6:	430b      	orrs	r3, r1
 800a8b8:	40c2      	lsrs	r2, r0
 800a8ba:	617b      	str	r3, [r7, #20]
 800a8bc:	9201      	str	r2, [sp, #4]
 800a8be:	9b01      	ldr	r3, [sp, #4]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	bf14      	ite	ne
 800a8c4:	2102      	movne	r1, #2
 800a8c6:	2101      	moveq	r1, #1
 800a8c8:	61bb      	str	r3, [r7, #24]
 800a8ca:	6139      	str	r1, [r7, #16]
 800a8cc:	b1c4      	cbz	r4, 800a900 <__d2b+0x88>
 800a8ce:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a8d2:	4404      	add	r4, r0
 800a8d4:	6034      	str	r4, [r6, #0]
 800a8d6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a8da:	6028      	str	r0, [r5, #0]
 800a8dc:	4638      	mov	r0, r7
 800a8de:	b002      	add	sp, #8
 800a8e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8e4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a8e8:	e7d5      	b.n	800a896 <__d2b+0x1e>
 800a8ea:	6179      	str	r1, [r7, #20]
 800a8ec:	e7e7      	b.n	800a8be <__d2b+0x46>
 800a8ee:	a801      	add	r0, sp, #4
 800a8f0:	f7ff fddb 	bl	800a4aa <__lo0bits>
 800a8f4:	2101      	movs	r1, #1
 800a8f6:	9b01      	ldr	r3, [sp, #4]
 800a8f8:	6139      	str	r1, [r7, #16]
 800a8fa:	617b      	str	r3, [r7, #20]
 800a8fc:	3020      	adds	r0, #32
 800a8fe:	e7e5      	b.n	800a8cc <__d2b+0x54>
 800a900:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a904:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a908:	6030      	str	r0, [r6, #0]
 800a90a:	6918      	ldr	r0, [r3, #16]
 800a90c:	f7ff fdae 	bl	800a46c <__hi0bits>
 800a910:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a914:	e7e1      	b.n	800a8da <__d2b+0x62>

0800a916 <_calloc_r>:
 800a916:	b538      	push	{r3, r4, r5, lr}
 800a918:	fb02 f401 	mul.w	r4, r2, r1
 800a91c:	4621      	mov	r1, r4
 800a91e:	f000 f855 	bl	800a9cc <_malloc_r>
 800a922:	4605      	mov	r5, r0
 800a924:	b118      	cbz	r0, 800a92e <_calloc_r+0x18>
 800a926:	4622      	mov	r2, r4
 800a928:	2100      	movs	r1, #0
 800a92a:	f7fe fa3c 	bl	8008da6 <memset>
 800a92e:	4628      	mov	r0, r5
 800a930:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a934 <_free_r>:
 800a934:	b538      	push	{r3, r4, r5, lr}
 800a936:	4605      	mov	r5, r0
 800a938:	2900      	cmp	r1, #0
 800a93a:	d043      	beq.n	800a9c4 <_free_r+0x90>
 800a93c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a940:	1f0c      	subs	r4, r1, #4
 800a942:	2b00      	cmp	r3, #0
 800a944:	bfb8      	it	lt
 800a946:	18e4      	addlt	r4, r4, r3
 800a948:	f000 fa27 	bl	800ad9a <__malloc_lock>
 800a94c:	4a1e      	ldr	r2, [pc, #120]	; (800a9c8 <_free_r+0x94>)
 800a94e:	6813      	ldr	r3, [r2, #0]
 800a950:	4610      	mov	r0, r2
 800a952:	b933      	cbnz	r3, 800a962 <_free_r+0x2e>
 800a954:	6063      	str	r3, [r4, #4]
 800a956:	6014      	str	r4, [r2, #0]
 800a958:	4628      	mov	r0, r5
 800a95a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a95e:	f000 ba1d 	b.w	800ad9c <__malloc_unlock>
 800a962:	42a3      	cmp	r3, r4
 800a964:	d90b      	bls.n	800a97e <_free_r+0x4a>
 800a966:	6821      	ldr	r1, [r4, #0]
 800a968:	1862      	adds	r2, r4, r1
 800a96a:	4293      	cmp	r3, r2
 800a96c:	bf01      	itttt	eq
 800a96e:	681a      	ldreq	r2, [r3, #0]
 800a970:	685b      	ldreq	r3, [r3, #4]
 800a972:	1852      	addeq	r2, r2, r1
 800a974:	6022      	streq	r2, [r4, #0]
 800a976:	6063      	str	r3, [r4, #4]
 800a978:	6004      	str	r4, [r0, #0]
 800a97a:	e7ed      	b.n	800a958 <_free_r+0x24>
 800a97c:	4613      	mov	r3, r2
 800a97e:	685a      	ldr	r2, [r3, #4]
 800a980:	b10a      	cbz	r2, 800a986 <_free_r+0x52>
 800a982:	42a2      	cmp	r2, r4
 800a984:	d9fa      	bls.n	800a97c <_free_r+0x48>
 800a986:	6819      	ldr	r1, [r3, #0]
 800a988:	1858      	adds	r0, r3, r1
 800a98a:	42a0      	cmp	r0, r4
 800a98c:	d10b      	bne.n	800a9a6 <_free_r+0x72>
 800a98e:	6820      	ldr	r0, [r4, #0]
 800a990:	4401      	add	r1, r0
 800a992:	1858      	adds	r0, r3, r1
 800a994:	4282      	cmp	r2, r0
 800a996:	6019      	str	r1, [r3, #0]
 800a998:	d1de      	bne.n	800a958 <_free_r+0x24>
 800a99a:	6810      	ldr	r0, [r2, #0]
 800a99c:	6852      	ldr	r2, [r2, #4]
 800a99e:	4401      	add	r1, r0
 800a9a0:	6019      	str	r1, [r3, #0]
 800a9a2:	605a      	str	r2, [r3, #4]
 800a9a4:	e7d8      	b.n	800a958 <_free_r+0x24>
 800a9a6:	d902      	bls.n	800a9ae <_free_r+0x7a>
 800a9a8:	230c      	movs	r3, #12
 800a9aa:	602b      	str	r3, [r5, #0]
 800a9ac:	e7d4      	b.n	800a958 <_free_r+0x24>
 800a9ae:	6820      	ldr	r0, [r4, #0]
 800a9b0:	1821      	adds	r1, r4, r0
 800a9b2:	428a      	cmp	r2, r1
 800a9b4:	bf01      	itttt	eq
 800a9b6:	6811      	ldreq	r1, [r2, #0]
 800a9b8:	6852      	ldreq	r2, [r2, #4]
 800a9ba:	1809      	addeq	r1, r1, r0
 800a9bc:	6021      	streq	r1, [r4, #0]
 800a9be:	6062      	str	r2, [r4, #4]
 800a9c0:	605c      	str	r4, [r3, #4]
 800a9c2:	e7c9      	b.n	800a958 <_free_r+0x24>
 800a9c4:	bd38      	pop	{r3, r4, r5, pc}
 800a9c6:	bf00      	nop
 800a9c8:	20000270 	.word	0x20000270

0800a9cc <_malloc_r>:
 800a9cc:	b570      	push	{r4, r5, r6, lr}
 800a9ce:	1ccd      	adds	r5, r1, #3
 800a9d0:	f025 0503 	bic.w	r5, r5, #3
 800a9d4:	3508      	adds	r5, #8
 800a9d6:	2d0c      	cmp	r5, #12
 800a9d8:	bf38      	it	cc
 800a9da:	250c      	movcc	r5, #12
 800a9dc:	2d00      	cmp	r5, #0
 800a9de:	4606      	mov	r6, r0
 800a9e0:	db01      	blt.n	800a9e6 <_malloc_r+0x1a>
 800a9e2:	42a9      	cmp	r1, r5
 800a9e4:	d903      	bls.n	800a9ee <_malloc_r+0x22>
 800a9e6:	230c      	movs	r3, #12
 800a9e8:	6033      	str	r3, [r6, #0]
 800a9ea:	2000      	movs	r0, #0
 800a9ec:	bd70      	pop	{r4, r5, r6, pc}
 800a9ee:	f000 f9d4 	bl	800ad9a <__malloc_lock>
 800a9f2:	4a21      	ldr	r2, [pc, #132]	; (800aa78 <_malloc_r+0xac>)
 800a9f4:	6814      	ldr	r4, [r2, #0]
 800a9f6:	4621      	mov	r1, r4
 800a9f8:	b991      	cbnz	r1, 800aa20 <_malloc_r+0x54>
 800a9fa:	4c20      	ldr	r4, [pc, #128]	; (800aa7c <_malloc_r+0xb0>)
 800a9fc:	6823      	ldr	r3, [r4, #0]
 800a9fe:	b91b      	cbnz	r3, 800aa08 <_malloc_r+0x3c>
 800aa00:	4630      	mov	r0, r6
 800aa02:	f000 f98f 	bl	800ad24 <_sbrk_r>
 800aa06:	6020      	str	r0, [r4, #0]
 800aa08:	4629      	mov	r1, r5
 800aa0a:	4630      	mov	r0, r6
 800aa0c:	f000 f98a 	bl	800ad24 <_sbrk_r>
 800aa10:	1c43      	adds	r3, r0, #1
 800aa12:	d124      	bne.n	800aa5e <_malloc_r+0x92>
 800aa14:	230c      	movs	r3, #12
 800aa16:	4630      	mov	r0, r6
 800aa18:	6033      	str	r3, [r6, #0]
 800aa1a:	f000 f9bf 	bl	800ad9c <__malloc_unlock>
 800aa1e:	e7e4      	b.n	800a9ea <_malloc_r+0x1e>
 800aa20:	680b      	ldr	r3, [r1, #0]
 800aa22:	1b5b      	subs	r3, r3, r5
 800aa24:	d418      	bmi.n	800aa58 <_malloc_r+0x8c>
 800aa26:	2b0b      	cmp	r3, #11
 800aa28:	d90f      	bls.n	800aa4a <_malloc_r+0x7e>
 800aa2a:	600b      	str	r3, [r1, #0]
 800aa2c:	18cc      	adds	r4, r1, r3
 800aa2e:	50cd      	str	r5, [r1, r3]
 800aa30:	4630      	mov	r0, r6
 800aa32:	f000 f9b3 	bl	800ad9c <__malloc_unlock>
 800aa36:	f104 000b 	add.w	r0, r4, #11
 800aa3a:	1d23      	adds	r3, r4, #4
 800aa3c:	f020 0007 	bic.w	r0, r0, #7
 800aa40:	1ac3      	subs	r3, r0, r3
 800aa42:	d0d3      	beq.n	800a9ec <_malloc_r+0x20>
 800aa44:	425a      	negs	r2, r3
 800aa46:	50e2      	str	r2, [r4, r3]
 800aa48:	e7d0      	b.n	800a9ec <_malloc_r+0x20>
 800aa4a:	684b      	ldr	r3, [r1, #4]
 800aa4c:	428c      	cmp	r4, r1
 800aa4e:	bf16      	itet	ne
 800aa50:	6063      	strne	r3, [r4, #4]
 800aa52:	6013      	streq	r3, [r2, #0]
 800aa54:	460c      	movne	r4, r1
 800aa56:	e7eb      	b.n	800aa30 <_malloc_r+0x64>
 800aa58:	460c      	mov	r4, r1
 800aa5a:	6849      	ldr	r1, [r1, #4]
 800aa5c:	e7cc      	b.n	800a9f8 <_malloc_r+0x2c>
 800aa5e:	1cc4      	adds	r4, r0, #3
 800aa60:	f024 0403 	bic.w	r4, r4, #3
 800aa64:	42a0      	cmp	r0, r4
 800aa66:	d005      	beq.n	800aa74 <_malloc_r+0xa8>
 800aa68:	1a21      	subs	r1, r4, r0
 800aa6a:	4630      	mov	r0, r6
 800aa6c:	f000 f95a 	bl	800ad24 <_sbrk_r>
 800aa70:	3001      	adds	r0, #1
 800aa72:	d0cf      	beq.n	800aa14 <_malloc_r+0x48>
 800aa74:	6025      	str	r5, [r4, #0]
 800aa76:	e7db      	b.n	800aa30 <_malloc_r+0x64>
 800aa78:	20000270 	.word	0x20000270
 800aa7c:	20000274 	.word	0x20000274

0800aa80 <__ssputs_r>:
 800aa80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa84:	688e      	ldr	r6, [r1, #8]
 800aa86:	4682      	mov	sl, r0
 800aa88:	429e      	cmp	r6, r3
 800aa8a:	460c      	mov	r4, r1
 800aa8c:	4690      	mov	r8, r2
 800aa8e:	4699      	mov	r9, r3
 800aa90:	d837      	bhi.n	800ab02 <__ssputs_r+0x82>
 800aa92:	898a      	ldrh	r2, [r1, #12]
 800aa94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aa98:	d031      	beq.n	800aafe <__ssputs_r+0x7e>
 800aa9a:	2302      	movs	r3, #2
 800aa9c:	6825      	ldr	r5, [r4, #0]
 800aa9e:	6909      	ldr	r1, [r1, #16]
 800aaa0:	1a6f      	subs	r7, r5, r1
 800aaa2:	6965      	ldr	r5, [r4, #20]
 800aaa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aaa8:	fb95 f5f3 	sdiv	r5, r5, r3
 800aaac:	f109 0301 	add.w	r3, r9, #1
 800aab0:	443b      	add	r3, r7
 800aab2:	429d      	cmp	r5, r3
 800aab4:	bf38      	it	cc
 800aab6:	461d      	movcc	r5, r3
 800aab8:	0553      	lsls	r3, r2, #21
 800aaba:	d530      	bpl.n	800ab1e <__ssputs_r+0x9e>
 800aabc:	4629      	mov	r1, r5
 800aabe:	f7ff ff85 	bl	800a9cc <_malloc_r>
 800aac2:	4606      	mov	r6, r0
 800aac4:	b950      	cbnz	r0, 800aadc <__ssputs_r+0x5c>
 800aac6:	230c      	movs	r3, #12
 800aac8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aacc:	f8ca 3000 	str.w	r3, [sl]
 800aad0:	89a3      	ldrh	r3, [r4, #12]
 800aad2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aad6:	81a3      	strh	r3, [r4, #12]
 800aad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aadc:	463a      	mov	r2, r7
 800aade:	6921      	ldr	r1, [r4, #16]
 800aae0:	f7fe f956 	bl	8008d90 <memcpy>
 800aae4:	89a3      	ldrh	r3, [r4, #12]
 800aae6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aaea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aaee:	81a3      	strh	r3, [r4, #12]
 800aaf0:	6126      	str	r6, [r4, #16]
 800aaf2:	443e      	add	r6, r7
 800aaf4:	6026      	str	r6, [r4, #0]
 800aaf6:	464e      	mov	r6, r9
 800aaf8:	6165      	str	r5, [r4, #20]
 800aafa:	1bed      	subs	r5, r5, r7
 800aafc:	60a5      	str	r5, [r4, #8]
 800aafe:	454e      	cmp	r6, r9
 800ab00:	d900      	bls.n	800ab04 <__ssputs_r+0x84>
 800ab02:	464e      	mov	r6, r9
 800ab04:	4632      	mov	r2, r6
 800ab06:	4641      	mov	r1, r8
 800ab08:	6820      	ldr	r0, [r4, #0]
 800ab0a:	f000 f92d 	bl	800ad68 <memmove>
 800ab0e:	68a3      	ldr	r3, [r4, #8]
 800ab10:	2000      	movs	r0, #0
 800ab12:	1b9b      	subs	r3, r3, r6
 800ab14:	60a3      	str	r3, [r4, #8]
 800ab16:	6823      	ldr	r3, [r4, #0]
 800ab18:	441e      	add	r6, r3
 800ab1a:	6026      	str	r6, [r4, #0]
 800ab1c:	e7dc      	b.n	800aad8 <__ssputs_r+0x58>
 800ab1e:	462a      	mov	r2, r5
 800ab20:	f000 f93d 	bl	800ad9e <_realloc_r>
 800ab24:	4606      	mov	r6, r0
 800ab26:	2800      	cmp	r0, #0
 800ab28:	d1e2      	bne.n	800aaf0 <__ssputs_r+0x70>
 800ab2a:	6921      	ldr	r1, [r4, #16]
 800ab2c:	4650      	mov	r0, sl
 800ab2e:	f7ff ff01 	bl	800a934 <_free_r>
 800ab32:	e7c8      	b.n	800aac6 <__ssputs_r+0x46>

0800ab34 <_svfiprintf_r>:
 800ab34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab38:	461d      	mov	r5, r3
 800ab3a:	898b      	ldrh	r3, [r1, #12]
 800ab3c:	b09d      	sub	sp, #116	; 0x74
 800ab3e:	061f      	lsls	r7, r3, #24
 800ab40:	4680      	mov	r8, r0
 800ab42:	460c      	mov	r4, r1
 800ab44:	4616      	mov	r6, r2
 800ab46:	d50f      	bpl.n	800ab68 <_svfiprintf_r+0x34>
 800ab48:	690b      	ldr	r3, [r1, #16]
 800ab4a:	b96b      	cbnz	r3, 800ab68 <_svfiprintf_r+0x34>
 800ab4c:	2140      	movs	r1, #64	; 0x40
 800ab4e:	f7ff ff3d 	bl	800a9cc <_malloc_r>
 800ab52:	6020      	str	r0, [r4, #0]
 800ab54:	6120      	str	r0, [r4, #16]
 800ab56:	b928      	cbnz	r0, 800ab64 <_svfiprintf_r+0x30>
 800ab58:	230c      	movs	r3, #12
 800ab5a:	f8c8 3000 	str.w	r3, [r8]
 800ab5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ab62:	e0c8      	b.n	800acf6 <_svfiprintf_r+0x1c2>
 800ab64:	2340      	movs	r3, #64	; 0x40
 800ab66:	6163      	str	r3, [r4, #20]
 800ab68:	2300      	movs	r3, #0
 800ab6a:	9309      	str	r3, [sp, #36]	; 0x24
 800ab6c:	2320      	movs	r3, #32
 800ab6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab72:	2330      	movs	r3, #48	; 0x30
 800ab74:	f04f 0b01 	mov.w	fp, #1
 800ab78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab7c:	9503      	str	r5, [sp, #12]
 800ab7e:	4637      	mov	r7, r6
 800ab80:	463d      	mov	r5, r7
 800ab82:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ab86:	b10b      	cbz	r3, 800ab8c <_svfiprintf_r+0x58>
 800ab88:	2b25      	cmp	r3, #37	; 0x25
 800ab8a:	d13e      	bne.n	800ac0a <_svfiprintf_r+0xd6>
 800ab8c:	ebb7 0a06 	subs.w	sl, r7, r6
 800ab90:	d00b      	beq.n	800abaa <_svfiprintf_r+0x76>
 800ab92:	4653      	mov	r3, sl
 800ab94:	4632      	mov	r2, r6
 800ab96:	4621      	mov	r1, r4
 800ab98:	4640      	mov	r0, r8
 800ab9a:	f7ff ff71 	bl	800aa80 <__ssputs_r>
 800ab9e:	3001      	adds	r0, #1
 800aba0:	f000 80a4 	beq.w	800acec <_svfiprintf_r+0x1b8>
 800aba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aba6:	4453      	add	r3, sl
 800aba8:	9309      	str	r3, [sp, #36]	; 0x24
 800abaa:	783b      	ldrb	r3, [r7, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	f000 809d 	beq.w	800acec <_svfiprintf_r+0x1b8>
 800abb2:	2300      	movs	r3, #0
 800abb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800abb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abbc:	9304      	str	r3, [sp, #16]
 800abbe:	9307      	str	r3, [sp, #28]
 800abc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800abc4:	931a      	str	r3, [sp, #104]	; 0x68
 800abc6:	462f      	mov	r7, r5
 800abc8:	2205      	movs	r2, #5
 800abca:	f817 1b01 	ldrb.w	r1, [r7], #1
 800abce:	4850      	ldr	r0, [pc, #320]	; (800ad10 <_svfiprintf_r+0x1dc>)
 800abd0:	f7ff fbb8 	bl	800a344 <memchr>
 800abd4:	9b04      	ldr	r3, [sp, #16]
 800abd6:	b9d0      	cbnz	r0, 800ac0e <_svfiprintf_r+0xda>
 800abd8:	06d9      	lsls	r1, r3, #27
 800abda:	bf44      	itt	mi
 800abdc:	2220      	movmi	r2, #32
 800abde:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800abe2:	071a      	lsls	r2, r3, #28
 800abe4:	bf44      	itt	mi
 800abe6:	222b      	movmi	r2, #43	; 0x2b
 800abe8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800abec:	782a      	ldrb	r2, [r5, #0]
 800abee:	2a2a      	cmp	r2, #42	; 0x2a
 800abf0:	d015      	beq.n	800ac1e <_svfiprintf_r+0xea>
 800abf2:	462f      	mov	r7, r5
 800abf4:	2000      	movs	r0, #0
 800abf6:	250a      	movs	r5, #10
 800abf8:	9a07      	ldr	r2, [sp, #28]
 800abfa:	4639      	mov	r1, r7
 800abfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac00:	3b30      	subs	r3, #48	; 0x30
 800ac02:	2b09      	cmp	r3, #9
 800ac04:	d94d      	bls.n	800aca2 <_svfiprintf_r+0x16e>
 800ac06:	b1b8      	cbz	r0, 800ac38 <_svfiprintf_r+0x104>
 800ac08:	e00f      	b.n	800ac2a <_svfiprintf_r+0xf6>
 800ac0a:	462f      	mov	r7, r5
 800ac0c:	e7b8      	b.n	800ab80 <_svfiprintf_r+0x4c>
 800ac0e:	4a40      	ldr	r2, [pc, #256]	; (800ad10 <_svfiprintf_r+0x1dc>)
 800ac10:	463d      	mov	r5, r7
 800ac12:	1a80      	subs	r0, r0, r2
 800ac14:	fa0b f000 	lsl.w	r0, fp, r0
 800ac18:	4318      	orrs	r0, r3
 800ac1a:	9004      	str	r0, [sp, #16]
 800ac1c:	e7d3      	b.n	800abc6 <_svfiprintf_r+0x92>
 800ac1e:	9a03      	ldr	r2, [sp, #12]
 800ac20:	1d11      	adds	r1, r2, #4
 800ac22:	6812      	ldr	r2, [r2, #0]
 800ac24:	9103      	str	r1, [sp, #12]
 800ac26:	2a00      	cmp	r2, #0
 800ac28:	db01      	blt.n	800ac2e <_svfiprintf_r+0xfa>
 800ac2a:	9207      	str	r2, [sp, #28]
 800ac2c:	e004      	b.n	800ac38 <_svfiprintf_r+0x104>
 800ac2e:	4252      	negs	r2, r2
 800ac30:	f043 0302 	orr.w	r3, r3, #2
 800ac34:	9207      	str	r2, [sp, #28]
 800ac36:	9304      	str	r3, [sp, #16]
 800ac38:	783b      	ldrb	r3, [r7, #0]
 800ac3a:	2b2e      	cmp	r3, #46	; 0x2e
 800ac3c:	d10c      	bne.n	800ac58 <_svfiprintf_r+0x124>
 800ac3e:	787b      	ldrb	r3, [r7, #1]
 800ac40:	2b2a      	cmp	r3, #42	; 0x2a
 800ac42:	d133      	bne.n	800acac <_svfiprintf_r+0x178>
 800ac44:	9b03      	ldr	r3, [sp, #12]
 800ac46:	3702      	adds	r7, #2
 800ac48:	1d1a      	adds	r2, r3, #4
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	9203      	str	r2, [sp, #12]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	bfb8      	it	lt
 800ac52:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ac56:	9305      	str	r3, [sp, #20]
 800ac58:	4d2e      	ldr	r5, [pc, #184]	; (800ad14 <_svfiprintf_r+0x1e0>)
 800ac5a:	2203      	movs	r2, #3
 800ac5c:	7839      	ldrb	r1, [r7, #0]
 800ac5e:	4628      	mov	r0, r5
 800ac60:	f7ff fb70 	bl	800a344 <memchr>
 800ac64:	b138      	cbz	r0, 800ac76 <_svfiprintf_r+0x142>
 800ac66:	2340      	movs	r3, #64	; 0x40
 800ac68:	1b40      	subs	r0, r0, r5
 800ac6a:	fa03 f000 	lsl.w	r0, r3, r0
 800ac6e:	9b04      	ldr	r3, [sp, #16]
 800ac70:	3701      	adds	r7, #1
 800ac72:	4303      	orrs	r3, r0
 800ac74:	9304      	str	r3, [sp, #16]
 800ac76:	7839      	ldrb	r1, [r7, #0]
 800ac78:	2206      	movs	r2, #6
 800ac7a:	4827      	ldr	r0, [pc, #156]	; (800ad18 <_svfiprintf_r+0x1e4>)
 800ac7c:	1c7e      	adds	r6, r7, #1
 800ac7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac82:	f7ff fb5f 	bl	800a344 <memchr>
 800ac86:	2800      	cmp	r0, #0
 800ac88:	d038      	beq.n	800acfc <_svfiprintf_r+0x1c8>
 800ac8a:	4b24      	ldr	r3, [pc, #144]	; (800ad1c <_svfiprintf_r+0x1e8>)
 800ac8c:	bb13      	cbnz	r3, 800acd4 <_svfiprintf_r+0x1a0>
 800ac8e:	9b03      	ldr	r3, [sp, #12]
 800ac90:	3307      	adds	r3, #7
 800ac92:	f023 0307 	bic.w	r3, r3, #7
 800ac96:	3308      	adds	r3, #8
 800ac98:	9303      	str	r3, [sp, #12]
 800ac9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac9c:	444b      	add	r3, r9
 800ac9e:	9309      	str	r3, [sp, #36]	; 0x24
 800aca0:	e76d      	b.n	800ab7e <_svfiprintf_r+0x4a>
 800aca2:	fb05 3202 	mla	r2, r5, r2, r3
 800aca6:	2001      	movs	r0, #1
 800aca8:	460f      	mov	r7, r1
 800acaa:	e7a6      	b.n	800abfa <_svfiprintf_r+0xc6>
 800acac:	2300      	movs	r3, #0
 800acae:	250a      	movs	r5, #10
 800acb0:	4619      	mov	r1, r3
 800acb2:	3701      	adds	r7, #1
 800acb4:	9305      	str	r3, [sp, #20]
 800acb6:	4638      	mov	r0, r7
 800acb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acbc:	3a30      	subs	r2, #48	; 0x30
 800acbe:	2a09      	cmp	r2, #9
 800acc0:	d903      	bls.n	800acca <_svfiprintf_r+0x196>
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d0c8      	beq.n	800ac58 <_svfiprintf_r+0x124>
 800acc6:	9105      	str	r1, [sp, #20]
 800acc8:	e7c6      	b.n	800ac58 <_svfiprintf_r+0x124>
 800acca:	fb05 2101 	mla	r1, r5, r1, r2
 800acce:	2301      	movs	r3, #1
 800acd0:	4607      	mov	r7, r0
 800acd2:	e7f0      	b.n	800acb6 <_svfiprintf_r+0x182>
 800acd4:	ab03      	add	r3, sp, #12
 800acd6:	9300      	str	r3, [sp, #0]
 800acd8:	4622      	mov	r2, r4
 800acda:	4b11      	ldr	r3, [pc, #68]	; (800ad20 <_svfiprintf_r+0x1ec>)
 800acdc:	a904      	add	r1, sp, #16
 800acde:	4640      	mov	r0, r8
 800ace0:	f7fe f8fa 	bl	8008ed8 <_printf_float>
 800ace4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800ace8:	4681      	mov	r9, r0
 800acea:	d1d6      	bne.n	800ac9a <_svfiprintf_r+0x166>
 800acec:	89a3      	ldrh	r3, [r4, #12]
 800acee:	065b      	lsls	r3, r3, #25
 800acf0:	f53f af35 	bmi.w	800ab5e <_svfiprintf_r+0x2a>
 800acf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800acf6:	b01d      	add	sp, #116	; 0x74
 800acf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acfc:	ab03      	add	r3, sp, #12
 800acfe:	9300      	str	r3, [sp, #0]
 800ad00:	4622      	mov	r2, r4
 800ad02:	4b07      	ldr	r3, [pc, #28]	; (800ad20 <_svfiprintf_r+0x1ec>)
 800ad04:	a904      	add	r1, sp, #16
 800ad06:	4640      	mov	r0, r8
 800ad08:	f7fe fb92 	bl	8009430 <_printf_i>
 800ad0c:	e7ea      	b.n	800ace4 <_svfiprintf_r+0x1b0>
 800ad0e:	bf00      	nop
 800ad10:	0800c8b4 	.word	0x0800c8b4
 800ad14:	0800c8ba 	.word	0x0800c8ba
 800ad18:	0800c8be 	.word	0x0800c8be
 800ad1c:	08008ed9 	.word	0x08008ed9
 800ad20:	0800aa81 	.word	0x0800aa81

0800ad24 <_sbrk_r>:
 800ad24:	b538      	push	{r3, r4, r5, lr}
 800ad26:	2300      	movs	r3, #0
 800ad28:	4c05      	ldr	r4, [pc, #20]	; (800ad40 <_sbrk_r+0x1c>)
 800ad2a:	4605      	mov	r5, r0
 800ad2c:	4608      	mov	r0, r1
 800ad2e:	6023      	str	r3, [r4, #0]
 800ad30:	f7fa f860 	bl	8004df4 <_sbrk>
 800ad34:	1c43      	adds	r3, r0, #1
 800ad36:	d102      	bne.n	800ad3e <_sbrk_r+0x1a>
 800ad38:	6823      	ldr	r3, [r4, #0]
 800ad3a:	b103      	cbz	r3, 800ad3e <_sbrk_r+0x1a>
 800ad3c:	602b      	str	r3, [r5, #0]
 800ad3e:	bd38      	pop	{r3, r4, r5, pc}
 800ad40:	20000810 	.word	0x20000810

0800ad44 <__ascii_mbtowc>:
 800ad44:	b082      	sub	sp, #8
 800ad46:	b901      	cbnz	r1, 800ad4a <__ascii_mbtowc+0x6>
 800ad48:	a901      	add	r1, sp, #4
 800ad4a:	b142      	cbz	r2, 800ad5e <__ascii_mbtowc+0x1a>
 800ad4c:	b14b      	cbz	r3, 800ad62 <__ascii_mbtowc+0x1e>
 800ad4e:	7813      	ldrb	r3, [r2, #0]
 800ad50:	600b      	str	r3, [r1, #0]
 800ad52:	7812      	ldrb	r2, [r2, #0]
 800ad54:	1c10      	adds	r0, r2, #0
 800ad56:	bf18      	it	ne
 800ad58:	2001      	movne	r0, #1
 800ad5a:	b002      	add	sp, #8
 800ad5c:	4770      	bx	lr
 800ad5e:	4610      	mov	r0, r2
 800ad60:	e7fb      	b.n	800ad5a <__ascii_mbtowc+0x16>
 800ad62:	f06f 0001 	mvn.w	r0, #1
 800ad66:	e7f8      	b.n	800ad5a <__ascii_mbtowc+0x16>

0800ad68 <memmove>:
 800ad68:	4288      	cmp	r0, r1
 800ad6a:	b510      	push	{r4, lr}
 800ad6c:	eb01 0302 	add.w	r3, r1, r2
 800ad70:	d807      	bhi.n	800ad82 <memmove+0x1a>
 800ad72:	1e42      	subs	r2, r0, #1
 800ad74:	4299      	cmp	r1, r3
 800ad76:	d00a      	beq.n	800ad8e <memmove+0x26>
 800ad78:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad7c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ad80:	e7f8      	b.n	800ad74 <memmove+0xc>
 800ad82:	4283      	cmp	r3, r0
 800ad84:	d9f5      	bls.n	800ad72 <memmove+0xa>
 800ad86:	1881      	adds	r1, r0, r2
 800ad88:	1ad2      	subs	r2, r2, r3
 800ad8a:	42d3      	cmn	r3, r2
 800ad8c:	d100      	bne.n	800ad90 <memmove+0x28>
 800ad8e:	bd10      	pop	{r4, pc}
 800ad90:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad94:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ad98:	e7f7      	b.n	800ad8a <memmove+0x22>

0800ad9a <__malloc_lock>:
 800ad9a:	4770      	bx	lr

0800ad9c <__malloc_unlock>:
 800ad9c:	4770      	bx	lr

0800ad9e <_realloc_r>:
 800ad9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ada0:	4607      	mov	r7, r0
 800ada2:	4614      	mov	r4, r2
 800ada4:	460e      	mov	r6, r1
 800ada6:	b921      	cbnz	r1, 800adb2 <_realloc_r+0x14>
 800ada8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800adac:	4611      	mov	r1, r2
 800adae:	f7ff be0d 	b.w	800a9cc <_malloc_r>
 800adb2:	b922      	cbnz	r2, 800adbe <_realloc_r+0x20>
 800adb4:	f7ff fdbe 	bl	800a934 <_free_r>
 800adb8:	4625      	mov	r5, r4
 800adba:	4628      	mov	r0, r5
 800adbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800adbe:	f000 f821 	bl	800ae04 <_malloc_usable_size_r>
 800adc2:	42a0      	cmp	r0, r4
 800adc4:	d20f      	bcs.n	800ade6 <_realloc_r+0x48>
 800adc6:	4621      	mov	r1, r4
 800adc8:	4638      	mov	r0, r7
 800adca:	f7ff fdff 	bl	800a9cc <_malloc_r>
 800adce:	4605      	mov	r5, r0
 800add0:	2800      	cmp	r0, #0
 800add2:	d0f2      	beq.n	800adba <_realloc_r+0x1c>
 800add4:	4631      	mov	r1, r6
 800add6:	4622      	mov	r2, r4
 800add8:	f7fd ffda 	bl	8008d90 <memcpy>
 800addc:	4631      	mov	r1, r6
 800adde:	4638      	mov	r0, r7
 800ade0:	f7ff fda8 	bl	800a934 <_free_r>
 800ade4:	e7e9      	b.n	800adba <_realloc_r+0x1c>
 800ade6:	4635      	mov	r5, r6
 800ade8:	e7e7      	b.n	800adba <_realloc_r+0x1c>

0800adea <__ascii_wctomb>:
 800adea:	b149      	cbz	r1, 800ae00 <__ascii_wctomb+0x16>
 800adec:	2aff      	cmp	r2, #255	; 0xff
 800adee:	bf8b      	itete	hi
 800adf0:	238a      	movhi	r3, #138	; 0x8a
 800adf2:	700a      	strbls	r2, [r1, #0]
 800adf4:	6003      	strhi	r3, [r0, #0]
 800adf6:	2001      	movls	r0, #1
 800adf8:	bf88      	it	hi
 800adfa:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800adfe:	4770      	bx	lr
 800ae00:	4608      	mov	r0, r1
 800ae02:	4770      	bx	lr

0800ae04 <_malloc_usable_size_r>:
 800ae04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae08:	1f18      	subs	r0, r3, #4
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	bfbc      	itt	lt
 800ae0e:	580b      	ldrlt	r3, [r1, r0]
 800ae10:	18c0      	addlt	r0, r0, r3
 800ae12:	4770      	bx	lr

0800ae14 <sin>:
 800ae14:	b530      	push	{r4, r5, lr}
 800ae16:	4a1a      	ldr	r2, [pc, #104]	; (800ae80 <sin+0x6c>)
 800ae18:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	b087      	sub	sp, #28
 800ae20:	dc06      	bgt.n	800ae30 <sin+0x1c>
 800ae22:	2300      	movs	r3, #0
 800ae24:	2200      	movs	r2, #0
 800ae26:	9300      	str	r3, [sp, #0]
 800ae28:	2300      	movs	r3, #0
 800ae2a:	f001 f975 	bl	800c118 <__kernel_sin>
 800ae2e:	e006      	b.n	800ae3e <sin+0x2a>
 800ae30:	4a14      	ldr	r2, [pc, #80]	; (800ae84 <sin+0x70>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	dd05      	ble.n	800ae42 <sin+0x2e>
 800ae36:	4602      	mov	r2, r0
 800ae38:	460b      	mov	r3, r1
 800ae3a:	f7f5 f995 	bl	8000168 <__aeabi_dsub>
 800ae3e:	b007      	add	sp, #28
 800ae40:	bd30      	pop	{r4, r5, pc}
 800ae42:	aa02      	add	r2, sp, #8
 800ae44:	f000 fac4 	bl	800b3d0 <__ieee754_rem_pio2>
 800ae48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae4c:	f000 0403 	and.w	r4, r0, #3
 800ae50:	2c01      	cmp	r4, #1
 800ae52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae56:	d005      	beq.n	800ae64 <sin+0x50>
 800ae58:	2c02      	cmp	r4, #2
 800ae5a:	d006      	beq.n	800ae6a <sin+0x56>
 800ae5c:	b964      	cbnz	r4, 800ae78 <sin+0x64>
 800ae5e:	2401      	movs	r4, #1
 800ae60:	9400      	str	r4, [sp, #0]
 800ae62:	e7e2      	b.n	800ae2a <sin+0x16>
 800ae64:	f000 fd50 	bl	800b908 <__kernel_cos>
 800ae68:	e7e9      	b.n	800ae3e <sin+0x2a>
 800ae6a:	2401      	movs	r4, #1
 800ae6c:	9400      	str	r4, [sp, #0]
 800ae6e:	f001 f953 	bl	800c118 <__kernel_sin>
 800ae72:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800ae76:	e7e2      	b.n	800ae3e <sin+0x2a>
 800ae78:	f000 fd46 	bl	800b908 <__kernel_cos>
 800ae7c:	e7f9      	b.n	800ae72 <sin+0x5e>
 800ae7e:	bf00      	nop
 800ae80:	3fe921fb 	.word	0x3fe921fb
 800ae84:	7fefffff 	.word	0x7fefffff

0800ae88 <asin>:
 800ae88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ae8c:	b08b      	sub	sp, #44	; 0x2c
 800ae8e:	4604      	mov	r4, r0
 800ae90:	460d      	mov	r5, r1
 800ae92:	f000 f8a1 	bl	800afd8 <__ieee754_asin>
 800ae96:	f8df 8094 	ldr.w	r8, [pc, #148]	; 800af2c <asin+0xa4>
 800ae9a:	4606      	mov	r6, r0
 800ae9c:	f998 3000 	ldrsb.w	r3, [r8]
 800aea0:	460f      	mov	r7, r1
 800aea2:	3301      	adds	r3, #1
 800aea4:	d036      	beq.n	800af14 <asin+0x8c>
 800aea6:	4622      	mov	r2, r4
 800aea8:	462b      	mov	r3, r5
 800aeaa:	4620      	mov	r0, r4
 800aeac:	4629      	mov	r1, r5
 800aeae:	f7f5 fdad 	bl	8000a0c <__aeabi_dcmpun>
 800aeb2:	4681      	mov	r9, r0
 800aeb4:	2800      	cmp	r0, #0
 800aeb6:	d12d      	bne.n	800af14 <asin+0x8c>
 800aeb8:	4620      	mov	r0, r4
 800aeba:	4629      	mov	r1, r5
 800aebc:	f001 f9e2 	bl	800c284 <fabs>
 800aec0:	2200      	movs	r2, #0
 800aec2:	4b17      	ldr	r3, [pc, #92]	; (800af20 <asin+0x98>)
 800aec4:	f7f5 fd98 	bl	80009f8 <__aeabi_dcmpgt>
 800aec8:	b320      	cbz	r0, 800af14 <asin+0x8c>
 800aeca:	2301      	movs	r3, #1
 800aecc:	9300      	str	r3, [sp, #0]
 800aece:	4b15      	ldr	r3, [pc, #84]	; (800af24 <asin+0x9c>)
 800aed0:	4815      	ldr	r0, [pc, #84]	; (800af28 <asin+0xa0>)
 800aed2:	9301      	str	r3, [sp, #4]
 800aed4:	f8cd 9020 	str.w	r9, [sp, #32]
 800aed8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800aedc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800aee0:	f001 fa5c 	bl	800c39c <nan>
 800aee4:	f998 3000 	ldrsb.w	r3, [r8]
 800aee8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800aeec:	2b02      	cmp	r3, #2
 800aeee:	d104      	bne.n	800aefa <asin+0x72>
 800aef0:	f7fd ff24 	bl	8008d3c <__errno>
 800aef4:	2321      	movs	r3, #33	; 0x21
 800aef6:	6003      	str	r3, [r0, #0]
 800aef8:	e004      	b.n	800af04 <asin+0x7c>
 800aefa:	4668      	mov	r0, sp
 800aefc:	f001 fa4c 	bl	800c398 <matherr>
 800af00:	2800      	cmp	r0, #0
 800af02:	d0f5      	beq.n	800aef0 <asin+0x68>
 800af04:	9b08      	ldr	r3, [sp, #32]
 800af06:	b11b      	cbz	r3, 800af10 <asin+0x88>
 800af08:	f7fd ff18 	bl	8008d3c <__errno>
 800af0c:	9b08      	ldr	r3, [sp, #32]
 800af0e:	6003      	str	r3, [r0, #0]
 800af10:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 800af14:	4630      	mov	r0, r6
 800af16:	4639      	mov	r1, r7
 800af18:	b00b      	add	sp, #44	; 0x2c
 800af1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af1e:	bf00      	nop
 800af20:	3ff00000 	.word	0x3ff00000
 800af24:	0800c9d0 	.word	0x0800c9d0
 800af28:	0800c8b9 	.word	0x0800c8b9
 800af2c:	200001e0 	.word	0x200001e0

0800af30 <sqrt>:
 800af30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af34:	b08b      	sub	sp, #44	; 0x2c
 800af36:	4604      	mov	r4, r0
 800af38:	460d      	mov	r5, r1
 800af3a:	f000 fc39 	bl	800b7b0 <__ieee754_sqrt>
 800af3e:	4b24      	ldr	r3, [pc, #144]	; (800afd0 <sqrt+0xa0>)
 800af40:	4680      	mov	r8, r0
 800af42:	f993 a000 	ldrsb.w	sl, [r3]
 800af46:	4689      	mov	r9, r1
 800af48:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800af4c:	d02b      	beq.n	800afa6 <sqrt+0x76>
 800af4e:	4622      	mov	r2, r4
 800af50:	462b      	mov	r3, r5
 800af52:	4620      	mov	r0, r4
 800af54:	4629      	mov	r1, r5
 800af56:	f7f5 fd59 	bl	8000a0c <__aeabi_dcmpun>
 800af5a:	4683      	mov	fp, r0
 800af5c:	bb18      	cbnz	r0, 800afa6 <sqrt+0x76>
 800af5e:	2600      	movs	r6, #0
 800af60:	2700      	movs	r7, #0
 800af62:	4632      	mov	r2, r6
 800af64:	463b      	mov	r3, r7
 800af66:	4620      	mov	r0, r4
 800af68:	4629      	mov	r1, r5
 800af6a:	f7f5 fd27 	bl	80009bc <__aeabi_dcmplt>
 800af6e:	b1d0      	cbz	r0, 800afa6 <sqrt+0x76>
 800af70:	2301      	movs	r3, #1
 800af72:	9300      	str	r3, [sp, #0]
 800af74:	4b17      	ldr	r3, [pc, #92]	; (800afd4 <sqrt+0xa4>)
 800af76:	f8cd b020 	str.w	fp, [sp, #32]
 800af7a:	9301      	str	r3, [sp, #4]
 800af7c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800af80:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800af84:	f1ba 0f00 	cmp.w	sl, #0
 800af88:	d112      	bne.n	800afb0 <sqrt+0x80>
 800af8a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800af8e:	4668      	mov	r0, sp
 800af90:	f001 fa02 	bl	800c398 <matherr>
 800af94:	b1b8      	cbz	r0, 800afc6 <sqrt+0x96>
 800af96:	9b08      	ldr	r3, [sp, #32]
 800af98:	b11b      	cbz	r3, 800afa2 <sqrt+0x72>
 800af9a:	f7fd fecf 	bl	8008d3c <__errno>
 800af9e:	9b08      	ldr	r3, [sp, #32]
 800afa0:	6003      	str	r3, [r0, #0]
 800afa2:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800afa6:	4640      	mov	r0, r8
 800afa8:	4649      	mov	r1, r9
 800afaa:	b00b      	add	sp, #44	; 0x2c
 800afac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afb0:	4632      	mov	r2, r6
 800afb2:	463b      	mov	r3, r7
 800afb4:	4630      	mov	r0, r6
 800afb6:	4639      	mov	r1, r7
 800afb8:	f7f5 fbb8 	bl	800072c <__aeabi_ddiv>
 800afbc:	f1ba 0f02 	cmp.w	sl, #2
 800afc0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800afc4:	d1e3      	bne.n	800af8e <sqrt+0x5e>
 800afc6:	f7fd feb9 	bl	8008d3c <__errno>
 800afca:	2321      	movs	r3, #33	; 0x21
 800afcc:	6003      	str	r3, [r0, #0]
 800afce:	e7e2      	b.n	800af96 <sqrt+0x66>
 800afd0:	200001e0 	.word	0x200001e0
 800afd4:	0800c9d5 	.word	0x0800c9d5

0800afd8 <__ieee754_asin>:
 800afd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afdc:	4bc4      	ldr	r3, [pc, #784]	; (800b2f0 <__ieee754_asin+0x318>)
 800afde:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800afe2:	b087      	sub	sp, #28
 800afe4:	429f      	cmp	r7, r3
 800afe6:	4604      	mov	r4, r0
 800afe8:	460d      	mov	r5, r1
 800afea:	9103      	str	r1, [sp, #12]
 800afec:	dd2a      	ble.n	800b044 <__ieee754_asin+0x6c>
 800afee:	4603      	mov	r3, r0
 800aff0:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 800aff4:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 800aff8:	433b      	orrs	r3, r7
 800affa:	d114      	bne.n	800b026 <__ieee754_asin+0x4e>
 800affc:	a3a2      	add	r3, pc, #648	; (adr r3, 800b288 <__ieee754_asin+0x2b0>)
 800affe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b002:	f7f5 fa69 	bl	80004d8 <__aeabi_dmul>
 800b006:	a3a2      	add	r3, pc, #648	; (adr r3, 800b290 <__ieee754_asin+0x2b8>)
 800b008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b00c:	4606      	mov	r6, r0
 800b00e:	460f      	mov	r7, r1
 800b010:	4620      	mov	r0, r4
 800b012:	4629      	mov	r1, r5
 800b014:	f7f5 fa60 	bl	80004d8 <__aeabi_dmul>
 800b018:	4602      	mov	r2, r0
 800b01a:	460b      	mov	r3, r1
 800b01c:	4630      	mov	r0, r6
 800b01e:	4639      	mov	r1, r7
 800b020:	f7f5 f8a4 	bl	800016c <__adddf3>
 800b024:	e007      	b.n	800b036 <__ieee754_asin+0x5e>
 800b026:	4602      	mov	r2, r0
 800b028:	460b      	mov	r3, r1
 800b02a:	f7f5 f89d 	bl	8000168 <__aeabi_dsub>
 800b02e:	4602      	mov	r2, r0
 800b030:	460b      	mov	r3, r1
 800b032:	f7f5 fb7b 	bl	800072c <__aeabi_ddiv>
 800b036:	4604      	mov	r4, r0
 800b038:	460d      	mov	r5, r1
 800b03a:	4620      	mov	r0, r4
 800b03c:	4629      	mov	r1, r5
 800b03e:	b007      	add	sp, #28
 800b040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b044:	4bab      	ldr	r3, [pc, #684]	; (800b2f4 <__ieee754_asin+0x31c>)
 800b046:	429f      	cmp	r7, r3
 800b048:	dc0e      	bgt.n	800b068 <__ieee754_asin+0x90>
 800b04a:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800b04e:	f280 80ab 	bge.w	800b1a8 <__ieee754_asin+0x1d0>
 800b052:	a391      	add	r3, pc, #580	; (adr r3, 800b298 <__ieee754_asin+0x2c0>)
 800b054:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b058:	f7f5 f888 	bl	800016c <__adddf3>
 800b05c:	2200      	movs	r2, #0
 800b05e:	4ba6      	ldr	r3, [pc, #664]	; (800b2f8 <__ieee754_asin+0x320>)
 800b060:	f7f5 fcca 	bl	80009f8 <__aeabi_dcmpgt>
 800b064:	2800      	cmp	r0, #0
 800b066:	d1e8      	bne.n	800b03a <__ieee754_asin+0x62>
 800b068:	4620      	mov	r0, r4
 800b06a:	4629      	mov	r1, r5
 800b06c:	f001 f90a 	bl	800c284 <fabs>
 800b070:	4602      	mov	r2, r0
 800b072:	460b      	mov	r3, r1
 800b074:	2000      	movs	r0, #0
 800b076:	49a0      	ldr	r1, [pc, #640]	; (800b2f8 <__ieee754_asin+0x320>)
 800b078:	f7f5 f876 	bl	8000168 <__aeabi_dsub>
 800b07c:	2200      	movs	r2, #0
 800b07e:	4b9f      	ldr	r3, [pc, #636]	; (800b2fc <__ieee754_asin+0x324>)
 800b080:	f7f5 fa2a 	bl	80004d8 <__aeabi_dmul>
 800b084:	a386      	add	r3, pc, #536	; (adr r3, 800b2a0 <__ieee754_asin+0x2c8>)
 800b086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b08a:	4604      	mov	r4, r0
 800b08c:	460d      	mov	r5, r1
 800b08e:	f7f5 fa23 	bl	80004d8 <__aeabi_dmul>
 800b092:	a385      	add	r3, pc, #532	; (adr r3, 800b2a8 <__ieee754_asin+0x2d0>)
 800b094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b098:	f7f5 f868 	bl	800016c <__adddf3>
 800b09c:	4622      	mov	r2, r4
 800b09e:	462b      	mov	r3, r5
 800b0a0:	f7f5 fa1a 	bl	80004d8 <__aeabi_dmul>
 800b0a4:	a382      	add	r3, pc, #520	; (adr r3, 800b2b0 <__ieee754_asin+0x2d8>)
 800b0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0aa:	f7f5 f85d 	bl	8000168 <__aeabi_dsub>
 800b0ae:	4622      	mov	r2, r4
 800b0b0:	462b      	mov	r3, r5
 800b0b2:	f7f5 fa11 	bl	80004d8 <__aeabi_dmul>
 800b0b6:	a380      	add	r3, pc, #512	; (adr r3, 800b2b8 <__ieee754_asin+0x2e0>)
 800b0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0bc:	f7f5 f856 	bl	800016c <__adddf3>
 800b0c0:	4622      	mov	r2, r4
 800b0c2:	462b      	mov	r3, r5
 800b0c4:	f7f5 fa08 	bl	80004d8 <__aeabi_dmul>
 800b0c8:	a37d      	add	r3, pc, #500	; (adr r3, 800b2c0 <__ieee754_asin+0x2e8>)
 800b0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ce:	f7f5 f84b 	bl	8000168 <__aeabi_dsub>
 800b0d2:	4622      	mov	r2, r4
 800b0d4:	462b      	mov	r3, r5
 800b0d6:	f7f5 f9ff 	bl	80004d8 <__aeabi_dmul>
 800b0da:	a37b      	add	r3, pc, #492	; (adr r3, 800b2c8 <__ieee754_asin+0x2f0>)
 800b0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0e0:	f7f5 f844 	bl	800016c <__adddf3>
 800b0e4:	4622      	mov	r2, r4
 800b0e6:	462b      	mov	r3, r5
 800b0e8:	f7f5 f9f6 	bl	80004d8 <__aeabi_dmul>
 800b0ec:	a378      	add	r3, pc, #480	; (adr r3, 800b2d0 <__ieee754_asin+0x2f8>)
 800b0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f2:	4680      	mov	r8, r0
 800b0f4:	4689      	mov	r9, r1
 800b0f6:	4620      	mov	r0, r4
 800b0f8:	4629      	mov	r1, r5
 800b0fa:	f7f5 f9ed 	bl	80004d8 <__aeabi_dmul>
 800b0fe:	a376      	add	r3, pc, #472	; (adr r3, 800b2d8 <__ieee754_asin+0x300>)
 800b100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b104:	f7f5 f830 	bl	8000168 <__aeabi_dsub>
 800b108:	4622      	mov	r2, r4
 800b10a:	462b      	mov	r3, r5
 800b10c:	f7f5 f9e4 	bl	80004d8 <__aeabi_dmul>
 800b110:	a373      	add	r3, pc, #460	; (adr r3, 800b2e0 <__ieee754_asin+0x308>)
 800b112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b116:	f7f5 f829 	bl	800016c <__adddf3>
 800b11a:	4622      	mov	r2, r4
 800b11c:	462b      	mov	r3, r5
 800b11e:	f7f5 f9db 	bl	80004d8 <__aeabi_dmul>
 800b122:	a371      	add	r3, pc, #452	; (adr r3, 800b2e8 <__ieee754_asin+0x310>)
 800b124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b128:	f7f5 f81e 	bl	8000168 <__aeabi_dsub>
 800b12c:	4622      	mov	r2, r4
 800b12e:	462b      	mov	r3, r5
 800b130:	f7f5 f9d2 	bl	80004d8 <__aeabi_dmul>
 800b134:	4b70      	ldr	r3, [pc, #448]	; (800b2f8 <__ieee754_asin+0x320>)
 800b136:	2200      	movs	r2, #0
 800b138:	f7f5 f818 	bl	800016c <__adddf3>
 800b13c:	e9cd 0100 	strd	r0, r1, [sp]
 800b140:	4620      	mov	r0, r4
 800b142:	4629      	mov	r1, r5
 800b144:	f000 fb34 	bl	800b7b0 <__ieee754_sqrt>
 800b148:	4b6d      	ldr	r3, [pc, #436]	; (800b300 <__ieee754_asin+0x328>)
 800b14a:	4682      	mov	sl, r0
 800b14c:	429f      	cmp	r7, r3
 800b14e:	468b      	mov	fp, r1
 800b150:	f340 80d8 	ble.w	800b304 <__ieee754_asin+0x32c>
 800b154:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b158:	4640      	mov	r0, r8
 800b15a:	4649      	mov	r1, r9
 800b15c:	f7f5 fae6 	bl	800072c <__aeabi_ddiv>
 800b160:	4652      	mov	r2, sl
 800b162:	465b      	mov	r3, fp
 800b164:	f7f5 f9b8 	bl	80004d8 <__aeabi_dmul>
 800b168:	4652      	mov	r2, sl
 800b16a:	465b      	mov	r3, fp
 800b16c:	f7f4 fffe 	bl	800016c <__adddf3>
 800b170:	4602      	mov	r2, r0
 800b172:	460b      	mov	r3, r1
 800b174:	f7f4 fffa 	bl	800016c <__adddf3>
 800b178:	a345      	add	r3, pc, #276	; (adr r3, 800b290 <__ieee754_asin+0x2b8>)
 800b17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17e:	f7f4 fff3 	bl	8000168 <__aeabi_dsub>
 800b182:	4602      	mov	r2, r0
 800b184:	460b      	mov	r3, r1
 800b186:	a140      	add	r1, pc, #256	; (adr r1, 800b288 <__ieee754_asin+0x2b0>)
 800b188:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b18c:	f7f4 ffec 	bl	8000168 <__aeabi_dsub>
 800b190:	9b03      	ldr	r3, [sp, #12]
 800b192:	4604      	mov	r4, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	bfdc      	itt	le
 800b198:	4602      	movle	r2, r0
 800b19a:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800b19e:	460d      	mov	r5, r1
 800b1a0:	bfdc      	itt	le
 800b1a2:	4614      	movle	r4, r2
 800b1a4:	461d      	movle	r5, r3
 800b1a6:	e748      	b.n	800b03a <__ieee754_asin+0x62>
 800b1a8:	4602      	mov	r2, r0
 800b1aa:	460b      	mov	r3, r1
 800b1ac:	f7f5 f994 	bl	80004d8 <__aeabi_dmul>
 800b1b0:	a33b      	add	r3, pc, #236	; (adr r3, 800b2a0 <__ieee754_asin+0x2c8>)
 800b1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b6:	4606      	mov	r6, r0
 800b1b8:	460f      	mov	r7, r1
 800b1ba:	f7f5 f98d 	bl	80004d8 <__aeabi_dmul>
 800b1be:	a33a      	add	r3, pc, #232	; (adr r3, 800b2a8 <__ieee754_asin+0x2d0>)
 800b1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c4:	f7f4 ffd2 	bl	800016c <__adddf3>
 800b1c8:	4632      	mov	r2, r6
 800b1ca:	463b      	mov	r3, r7
 800b1cc:	f7f5 f984 	bl	80004d8 <__aeabi_dmul>
 800b1d0:	a337      	add	r3, pc, #220	; (adr r3, 800b2b0 <__ieee754_asin+0x2d8>)
 800b1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d6:	f7f4 ffc7 	bl	8000168 <__aeabi_dsub>
 800b1da:	4632      	mov	r2, r6
 800b1dc:	463b      	mov	r3, r7
 800b1de:	f7f5 f97b 	bl	80004d8 <__aeabi_dmul>
 800b1e2:	a335      	add	r3, pc, #212	; (adr r3, 800b2b8 <__ieee754_asin+0x2e0>)
 800b1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e8:	f7f4 ffc0 	bl	800016c <__adddf3>
 800b1ec:	4632      	mov	r2, r6
 800b1ee:	463b      	mov	r3, r7
 800b1f0:	f7f5 f972 	bl	80004d8 <__aeabi_dmul>
 800b1f4:	a332      	add	r3, pc, #200	; (adr r3, 800b2c0 <__ieee754_asin+0x2e8>)
 800b1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1fa:	f7f4 ffb5 	bl	8000168 <__aeabi_dsub>
 800b1fe:	4632      	mov	r2, r6
 800b200:	463b      	mov	r3, r7
 800b202:	f7f5 f969 	bl	80004d8 <__aeabi_dmul>
 800b206:	a330      	add	r3, pc, #192	; (adr r3, 800b2c8 <__ieee754_asin+0x2f0>)
 800b208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20c:	f7f4 ffae 	bl	800016c <__adddf3>
 800b210:	4632      	mov	r2, r6
 800b212:	463b      	mov	r3, r7
 800b214:	f7f5 f960 	bl	80004d8 <__aeabi_dmul>
 800b218:	a32d      	add	r3, pc, #180	; (adr r3, 800b2d0 <__ieee754_asin+0x2f8>)
 800b21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b21e:	4680      	mov	r8, r0
 800b220:	4689      	mov	r9, r1
 800b222:	4630      	mov	r0, r6
 800b224:	4639      	mov	r1, r7
 800b226:	f7f5 f957 	bl	80004d8 <__aeabi_dmul>
 800b22a:	a32b      	add	r3, pc, #172	; (adr r3, 800b2d8 <__ieee754_asin+0x300>)
 800b22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b230:	f7f4 ff9a 	bl	8000168 <__aeabi_dsub>
 800b234:	4632      	mov	r2, r6
 800b236:	463b      	mov	r3, r7
 800b238:	f7f5 f94e 	bl	80004d8 <__aeabi_dmul>
 800b23c:	a328      	add	r3, pc, #160	; (adr r3, 800b2e0 <__ieee754_asin+0x308>)
 800b23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b242:	f7f4 ff93 	bl	800016c <__adddf3>
 800b246:	4632      	mov	r2, r6
 800b248:	463b      	mov	r3, r7
 800b24a:	f7f5 f945 	bl	80004d8 <__aeabi_dmul>
 800b24e:	a326      	add	r3, pc, #152	; (adr r3, 800b2e8 <__ieee754_asin+0x310>)
 800b250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b254:	f7f4 ff88 	bl	8000168 <__aeabi_dsub>
 800b258:	4632      	mov	r2, r6
 800b25a:	463b      	mov	r3, r7
 800b25c:	f7f5 f93c 	bl	80004d8 <__aeabi_dmul>
 800b260:	2200      	movs	r2, #0
 800b262:	4b25      	ldr	r3, [pc, #148]	; (800b2f8 <__ieee754_asin+0x320>)
 800b264:	f7f4 ff82 	bl	800016c <__adddf3>
 800b268:	4602      	mov	r2, r0
 800b26a:	460b      	mov	r3, r1
 800b26c:	4640      	mov	r0, r8
 800b26e:	4649      	mov	r1, r9
 800b270:	f7f5 fa5c 	bl	800072c <__aeabi_ddiv>
 800b274:	4622      	mov	r2, r4
 800b276:	462b      	mov	r3, r5
 800b278:	f7f5 f92e 	bl	80004d8 <__aeabi_dmul>
 800b27c:	4602      	mov	r2, r0
 800b27e:	460b      	mov	r3, r1
 800b280:	4620      	mov	r0, r4
 800b282:	4629      	mov	r1, r5
 800b284:	e6cc      	b.n	800b020 <__ieee754_asin+0x48>
 800b286:	bf00      	nop
 800b288:	54442d18 	.word	0x54442d18
 800b28c:	3ff921fb 	.word	0x3ff921fb
 800b290:	33145c07 	.word	0x33145c07
 800b294:	3c91a626 	.word	0x3c91a626
 800b298:	8800759c 	.word	0x8800759c
 800b29c:	7e37e43c 	.word	0x7e37e43c
 800b2a0:	0dfdf709 	.word	0x0dfdf709
 800b2a4:	3f023de1 	.word	0x3f023de1
 800b2a8:	7501b288 	.word	0x7501b288
 800b2ac:	3f49efe0 	.word	0x3f49efe0
 800b2b0:	b5688f3b 	.word	0xb5688f3b
 800b2b4:	3fa48228 	.word	0x3fa48228
 800b2b8:	0e884455 	.word	0x0e884455
 800b2bc:	3fc9c155 	.word	0x3fc9c155
 800b2c0:	03eb6f7d 	.word	0x03eb6f7d
 800b2c4:	3fd4d612 	.word	0x3fd4d612
 800b2c8:	55555555 	.word	0x55555555
 800b2cc:	3fc55555 	.word	0x3fc55555
 800b2d0:	b12e9282 	.word	0xb12e9282
 800b2d4:	3fb3b8c5 	.word	0x3fb3b8c5
 800b2d8:	1b8d0159 	.word	0x1b8d0159
 800b2dc:	3fe6066c 	.word	0x3fe6066c
 800b2e0:	9c598ac8 	.word	0x9c598ac8
 800b2e4:	40002ae5 	.word	0x40002ae5
 800b2e8:	1c8a2d4b 	.word	0x1c8a2d4b
 800b2ec:	40033a27 	.word	0x40033a27
 800b2f0:	3fefffff 	.word	0x3fefffff
 800b2f4:	3fdfffff 	.word	0x3fdfffff
 800b2f8:	3ff00000 	.word	0x3ff00000
 800b2fc:	3fe00000 	.word	0x3fe00000
 800b300:	3fef3332 	.word	0x3fef3332
 800b304:	4602      	mov	r2, r0
 800b306:	460b      	mov	r3, r1
 800b308:	460f      	mov	r7, r1
 800b30a:	f7f4 ff2f 	bl	800016c <__adddf3>
 800b30e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b312:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b316:	4640      	mov	r0, r8
 800b318:	4649      	mov	r1, r9
 800b31a:	f7f5 fa07 	bl	800072c <__aeabi_ddiv>
 800b31e:	4602      	mov	r2, r0
 800b320:	460b      	mov	r3, r1
 800b322:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b326:	f7f5 f8d7 	bl	80004d8 <__aeabi_dmul>
 800b32a:	2600      	movs	r6, #0
 800b32c:	4680      	mov	r8, r0
 800b32e:	4689      	mov	r9, r1
 800b330:	4632      	mov	r2, r6
 800b332:	465b      	mov	r3, fp
 800b334:	4630      	mov	r0, r6
 800b336:	4659      	mov	r1, fp
 800b338:	f7f5 f8ce 	bl	80004d8 <__aeabi_dmul>
 800b33c:	4602      	mov	r2, r0
 800b33e:	460b      	mov	r3, r1
 800b340:	4620      	mov	r0, r4
 800b342:	4629      	mov	r1, r5
 800b344:	f7f4 ff10 	bl	8000168 <__aeabi_dsub>
 800b348:	4632      	mov	r2, r6
 800b34a:	4604      	mov	r4, r0
 800b34c:	460d      	mov	r5, r1
 800b34e:	465b      	mov	r3, fp
 800b350:	4650      	mov	r0, sl
 800b352:	4659      	mov	r1, fp
 800b354:	f7f4 ff0a 	bl	800016c <__adddf3>
 800b358:	4602      	mov	r2, r0
 800b35a:	460b      	mov	r3, r1
 800b35c:	4620      	mov	r0, r4
 800b35e:	4629      	mov	r1, r5
 800b360:	f7f5 f9e4 	bl	800072c <__aeabi_ddiv>
 800b364:	4602      	mov	r2, r0
 800b366:	460b      	mov	r3, r1
 800b368:	f7f4 ff00 	bl	800016c <__adddf3>
 800b36c:	4602      	mov	r2, r0
 800b36e:	460b      	mov	r3, r1
 800b370:	a113      	add	r1, pc, #76	; (adr r1, 800b3c0 <__ieee754_asin+0x3e8>)
 800b372:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b376:	f7f4 fef7 	bl	8000168 <__aeabi_dsub>
 800b37a:	4602      	mov	r2, r0
 800b37c:	460b      	mov	r3, r1
 800b37e:	4640      	mov	r0, r8
 800b380:	4649      	mov	r1, r9
 800b382:	f7f4 fef1 	bl	8000168 <__aeabi_dsub>
 800b386:	4632      	mov	r2, r6
 800b388:	4604      	mov	r4, r0
 800b38a:	460d      	mov	r5, r1
 800b38c:	465b      	mov	r3, fp
 800b38e:	4630      	mov	r0, r6
 800b390:	4639      	mov	r1, r7
 800b392:	f7f4 feeb 	bl	800016c <__adddf3>
 800b396:	4602      	mov	r2, r0
 800b398:	460b      	mov	r3, r1
 800b39a:	a10b      	add	r1, pc, #44	; (adr r1, 800b3c8 <__ieee754_asin+0x3f0>)
 800b39c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3a0:	f7f4 fee2 	bl	8000168 <__aeabi_dsub>
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	460b      	mov	r3, r1
 800b3a8:	4620      	mov	r0, r4
 800b3aa:	4629      	mov	r1, r5
 800b3ac:	f7f4 fedc 	bl	8000168 <__aeabi_dsub>
 800b3b0:	4602      	mov	r2, r0
 800b3b2:	460b      	mov	r3, r1
 800b3b4:	a104      	add	r1, pc, #16	; (adr r1, 800b3c8 <__ieee754_asin+0x3f0>)
 800b3b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3ba:	e6e7      	b.n	800b18c <__ieee754_asin+0x1b4>
 800b3bc:	f3af 8000 	nop.w
 800b3c0:	33145c07 	.word	0x33145c07
 800b3c4:	3c91a626 	.word	0x3c91a626
 800b3c8:	54442d18 	.word	0x54442d18
 800b3cc:	3fe921fb 	.word	0x3fe921fb

0800b3d0 <__ieee754_rem_pio2>:
 800b3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3d4:	4614      	mov	r4, r2
 800b3d6:	4ac2      	ldr	r2, [pc, #776]	; (800b6e0 <__ieee754_rem_pio2+0x310>)
 800b3d8:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800b3dc:	4592      	cmp	sl, r2
 800b3de:	b08d      	sub	sp, #52	; 0x34
 800b3e0:	468b      	mov	fp, r1
 800b3e2:	dc07      	bgt.n	800b3f4 <__ieee754_rem_pio2+0x24>
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	e9c4 0100 	strd	r0, r1, [r4]
 800b3ec:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800b3f0:	2500      	movs	r5, #0
 800b3f2:	e023      	b.n	800b43c <__ieee754_rem_pio2+0x6c>
 800b3f4:	4abb      	ldr	r2, [pc, #748]	; (800b6e4 <__ieee754_rem_pio2+0x314>)
 800b3f6:	4592      	cmp	sl, r2
 800b3f8:	dc71      	bgt.n	800b4de <__ieee754_rem_pio2+0x10e>
 800b3fa:	a3ab      	add	r3, pc, #684	; (adr r3, 800b6a8 <__ieee754_rem_pio2+0x2d8>)
 800b3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b400:	2900      	cmp	r1, #0
 800b402:	4db9      	ldr	r5, [pc, #740]	; (800b6e8 <__ieee754_rem_pio2+0x318>)
 800b404:	dd36      	ble.n	800b474 <__ieee754_rem_pio2+0xa4>
 800b406:	f7f4 feaf 	bl	8000168 <__aeabi_dsub>
 800b40a:	45aa      	cmp	sl, r5
 800b40c:	4606      	mov	r6, r0
 800b40e:	460f      	mov	r7, r1
 800b410:	d018      	beq.n	800b444 <__ieee754_rem_pio2+0x74>
 800b412:	a3a7      	add	r3, pc, #668	; (adr r3, 800b6b0 <__ieee754_rem_pio2+0x2e0>)
 800b414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b418:	f7f4 fea6 	bl	8000168 <__aeabi_dsub>
 800b41c:	4602      	mov	r2, r0
 800b41e:	460b      	mov	r3, r1
 800b420:	4630      	mov	r0, r6
 800b422:	e9c4 2300 	strd	r2, r3, [r4]
 800b426:	4639      	mov	r1, r7
 800b428:	f7f4 fe9e 	bl	8000168 <__aeabi_dsub>
 800b42c:	a3a0      	add	r3, pc, #640	; (adr r3, 800b6b0 <__ieee754_rem_pio2+0x2e0>)
 800b42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b432:	f7f4 fe99 	bl	8000168 <__aeabi_dsub>
 800b436:	2501      	movs	r5, #1
 800b438:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b43c:	4628      	mov	r0, r5
 800b43e:	b00d      	add	sp, #52	; 0x34
 800b440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b444:	a39c      	add	r3, pc, #624	; (adr r3, 800b6b8 <__ieee754_rem_pio2+0x2e8>)
 800b446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b44a:	f7f4 fe8d 	bl	8000168 <__aeabi_dsub>
 800b44e:	a39c      	add	r3, pc, #624	; (adr r3, 800b6c0 <__ieee754_rem_pio2+0x2f0>)
 800b450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b454:	4606      	mov	r6, r0
 800b456:	460f      	mov	r7, r1
 800b458:	f7f4 fe86 	bl	8000168 <__aeabi_dsub>
 800b45c:	4602      	mov	r2, r0
 800b45e:	460b      	mov	r3, r1
 800b460:	4630      	mov	r0, r6
 800b462:	e9c4 2300 	strd	r2, r3, [r4]
 800b466:	4639      	mov	r1, r7
 800b468:	f7f4 fe7e 	bl	8000168 <__aeabi_dsub>
 800b46c:	a394      	add	r3, pc, #592	; (adr r3, 800b6c0 <__ieee754_rem_pio2+0x2f0>)
 800b46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b472:	e7de      	b.n	800b432 <__ieee754_rem_pio2+0x62>
 800b474:	f7f4 fe7a 	bl	800016c <__adddf3>
 800b478:	45aa      	cmp	sl, r5
 800b47a:	4606      	mov	r6, r0
 800b47c:	460f      	mov	r7, r1
 800b47e:	d016      	beq.n	800b4ae <__ieee754_rem_pio2+0xde>
 800b480:	a38b      	add	r3, pc, #556	; (adr r3, 800b6b0 <__ieee754_rem_pio2+0x2e0>)
 800b482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b486:	f7f4 fe71 	bl	800016c <__adddf3>
 800b48a:	4602      	mov	r2, r0
 800b48c:	460b      	mov	r3, r1
 800b48e:	4630      	mov	r0, r6
 800b490:	e9c4 2300 	strd	r2, r3, [r4]
 800b494:	4639      	mov	r1, r7
 800b496:	f7f4 fe67 	bl	8000168 <__aeabi_dsub>
 800b49a:	a385      	add	r3, pc, #532	; (adr r3, 800b6b0 <__ieee754_rem_pio2+0x2e0>)
 800b49c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a0:	f7f4 fe64 	bl	800016c <__adddf3>
 800b4a4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800b4a8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b4ac:	e7c6      	b.n	800b43c <__ieee754_rem_pio2+0x6c>
 800b4ae:	a382      	add	r3, pc, #520	; (adr r3, 800b6b8 <__ieee754_rem_pio2+0x2e8>)
 800b4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b4:	f7f4 fe5a 	bl	800016c <__adddf3>
 800b4b8:	a381      	add	r3, pc, #516	; (adr r3, 800b6c0 <__ieee754_rem_pio2+0x2f0>)
 800b4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4be:	4606      	mov	r6, r0
 800b4c0:	460f      	mov	r7, r1
 800b4c2:	f7f4 fe53 	bl	800016c <__adddf3>
 800b4c6:	4602      	mov	r2, r0
 800b4c8:	460b      	mov	r3, r1
 800b4ca:	4630      	mov	r0, r6
 800b4cc:	e9c4 2300 	strd	r2, r3, [r4]
 800b4d0:	4639      	mov	r1, r7
 800b4d2:	f7f4 fe49 	bl	8000168 <__aeabi_dsub>
 800b4d6:	a37a      	add	r3, pc, #488	; (adr r3, 800b6c0 <__ieee754_rem_pio2+0x2f0>)
 800b4d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4dc:	e7e0      	b.n	800b4a0 <__ieee754_rem_pio2+0xd0>
 800b4de:	4a83      	ldr	r2, [pc, #524]	; (800b6ec <__ieee754_rem_pio2+0x31c>)
 800b4e0:	4592      	cmp	sl, r2
 800b4e2:	f300 80d2 	bgt.w	800b68a <__ieee754_rem_pio2+0x2ba>
 800b4e6:	f000 fecd 	bl	800c284 <fabs>
 800b4ea:	a377      	add	r3, pc, #476	; (adr r3, 800b6c8 <__ieee754_rem_pio2+0x2f8>)
 800b4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f0:	4606      	mov	r6, r0
 800b4f2:	460f      	mov	r7, r1
 800b4f4:	f7f4 fff0 	bl	80004d8 <__aeabi_dmul>
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	4b7d      	ldr	r3, [pc, #500]	; (800b6f0 <__ieee754_rem_pio2+0x320>)
 800b4fc:	f7f4 fe36 	bl	800016c <__adddf3>
 800b500:	f7f5 fa9a 	bl	8000a38 <__aeabi_d2iz>
 800b504:	4605      	mov	r5, r0
 800b506:	f7f4 ff7d 	bl	8000404 <__aeabi_i2d>
 800b50a:	a367      	add	r3, pc, #412	; (adr r3, 800b6a8 <__ieee754_rem_pio2+0x2d8>)
 800b50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b510:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b514:	f7f4 ffe0 	bl	80004d8 <__aeabi_dmul>
 800b518:	4602      	mov	r2, r0
 800b51a:	460b      	mov	r3, r1
 800b51c:	4630      	mov	r0, r6
 800b51e:	4639      	mov	r1, r7
 800b520:	f7f4 fe22 	bl	8000168 <__aeabi_dsub>
 800b524:	a362      	add	r3, pc, #392	; (adr r3, 800b6b0 <__ieee754_rem_pio2+0x2e0>)
 800b526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b52a:	4606      	mov	r6, r0
 800b52c:	460f      	mov	r7, r1
 800b52e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b532:	f7f4 ffd1 	bl	80004d8 <__aeabi_dmul>
 800b536:	2d1f      	cmp	r5, #31
 800b538:	4680      	mov	r8, r0
 800b53a:	4689      	mov	r9, r1
 800b53c:	dc0e      	bgt.n	800b55c <__ieee754_rem_pio2+0x18c>
 800b53e:	4b6d      	ldr	r3, [pc, #436]	; (800b6f4 <__ieee754_rem_pio2+0x324>)
 800b540:	1e6a      	subs	r2, r5, #1
 800b542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b546:	4553      	cmp	r3, sl
 800b548:	d008      	beq.n	800b55c <__ieee754_rem_pio2+0x18c>
 800b54a:	4642      	mov	r2, r8
 800b54c:	464b      	mov	r3, r9
 800b54e:	4630      	mov	r0, r6
 800b550:	4639      	mov	r1, r7
 800b552:	f7f4 fe09 	bl	8000168 <__aeabi_dsub>
 800b556:	e9c4 0100 	strd	r0, r1, [r4]
 800b55a:	e011      	b.n	800b580 <__ieee754_rem_pio2+0x1b0>
 800b55c:	464b      	mov	r3, r9
 800b55e:	4642      	mov	r2, r8
 800b560:	4630      	mov	r0, r6
 800b562:	4639      	mov	r1, r7
 800b564:	f7f4 fe00 	bl	8000168 <__aeabi_dsub>
 800b568:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800b56c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b570:	ebaa 0303 	sub.w	r3, sl, r3
 800b574:	2b10      	cmp	r3, #16
 800b576:	dc1f      	bgt.n	800b5b8 <__ieee754_rem_pio2+0x1e8>
 800b578:	4602      	mov	r2, r0
 800b57a:	460b      	mov	r3, r1
 800b57c:	e9c4 2300 	strd	r2, r3, [r4]
 800b580:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800b584:	4630      	mov	r0, r6
 800b586:	4653      	mov	r3, sl
 800b588:	4639      	mov	r1, r7
 800b58a:	f7f4 fded 	bl	8000168 <__aeabi_dsub>
 800b58e:	4642      	mov	r2, r8
 800b590:	464b      	mov	r3, r9
 800b592:	f7f4 fde9 	bl	8000168 <__aeabi_dsub>
 800b596:	4602      	mov	r2, r0
 800b598:	460b      	mov	r3, r1
 800b59a:	f1bb 0f00 	cmp.w	fp, #0
 800b59e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800b5a2:	f6bf af4b 	bge.w	800b43c <__ieee754_rem_pio2+0x6c>
 800b5a6:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 800b5aa:	e9c4 3001 	strd	r3, r0, [r4, #4]
 800b5ae:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b5b2:	60e1      	str	r1, [r4, #12]
 800b5b4:	426d      	negs	r5, r5
 800b5b6:	e741      	b.n	800b43c <__ieee754_rem_pio2+0x6c>
 800b5b8:	a33f      	add	r3, pc, #252	; (adr r3, 800b6b8 <__ieee754_rem_pio2+0x2e8>)
 800b5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5c2:	f7f4 ff89 	bl	80004d8 <__aeabi_dmul>
 800b5c6:	4680      	mov	r8, r0
 800b5c8:	4689      	mov	r9, r1
 800b5ca:	4602      	mov	r2, r0
 800b5cc:	460b      	mov	r3, r1
 800b5ce:	4630      	mov	r0, r6
 800b5d0:	4639      	mov	r1, r7
 800b5d2:	f7f4 fdc9 	bl	8000168 <__aeabi_dsub>
 800b5d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5da:	4602      	mov	r2, r0
 800b5dc:	460b      	mov	r3, r1
 800b5de:	4630      	mov	r0, r6
 800b5e0:	4639      	mov	r1, r7
 800b5e2:	f7f4 fdc1 	bl	8000168 <__aeabi_dsub>
 800b5e6:	4642      	mov	r2, r8
 800b5e8:	464b      	mov	r3, r9
 800b5ea:	f7f4 fdbd 	bl	8000168 <__aeabi_dsub>
 800b5ee:	a334      	add	r3, pc, #208	; (adr r3, 800b6c0 <__ieee754_rem_pio2+0x2f0>)
 800b5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f4:	4606      	mov	r6, r0
 800b5f6:	460f      	mov	r7, r1
 800b5f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5fc:	f7f4 ff6c 	bl	80004d8 <__aeabi_dmul>
 800b600:	4632      	mov	r2, r6
 800b602:	463b      	mov	r3, r7
 800b604:	f7f4 fdb0 	bl	8000168 <__aeabi_dsub>
 800b608:	460b      	mov	r3, r1
 800b60a:	4602      	mov	r2, r0
 800b60c:	4680      	mov	r8, r0
 800b60e:	4689      	mov	r9, r1
 800b610:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b614:	f7f4 fda8 	bl	8000168 <__aeabi_dsub>
 800b618:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b61c:	ebaa 0a03 	sub.w	sl, sl, r3
 800b620:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 800b624:	dc06      	bgt.n	800b634 <__ieee754_rem_pio2+0x264>
 800b626:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 800b62a:	4602      	mov	r2, r0
 800b62c:	460b      	mov	r3, r1
 800b62e:	e9c4 2300 	strd	r2, r3, [r4]
 800b632:	e7a5      	b.n	800b580 <__ieee754_rem_pio2+0x1b0>
 800b634:	a326      	add	r3, pc, #152	; (adr r3, 800b6d0 <__ieee754_rem_pio2+0x300>)
 800b636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b63a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b63e:	f7f4 ff4b 	bl	80004d8 <__aeabi_dmul>
 800b642:	4680      	mov	r8, r0
 800b644:	4689      	mov	r9, r1
 800b646:	4602      	mov	r2, r0
 800b648:	460b      	mov	r3, r1
 800b64a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b64e:	f7f4 fd8b 	bl	8000168 <__aeabi_dsub>
 800b652:	4602      	mov	r2, r0
 800b654:	460b      	mov	r3, r1
 800b656:	4606      	mov	r6, r0
 800b658:	460f      	mov	r7, r1
 800b65a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b65e:	f7f4 fd83 	bl	8000168 <__aeabi_dsub>
 800b662:	4642      	mov	r2, r8
 800b664:	464b      	mov	r3, r9
 800b666:	f7f4 fd7f 	bl	8000168 <__aeabi_dsub>
 800b66a:	a31b      	add	r3, pc, #108	; (adr r3, 800b6d8 <__ieee754_rem_pio2+0x308>)
 800b66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b670:	4680      	mov	r8, r0
 800b672:	4689      	mov	r9, r1
 800b674:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b678:	f7f4 ff2e 	bl	80004d8 <__aeabi_dmul>
 800b67c:	4642      	mov	r2, r8
 800b67e:	464b      	mov	r3, r9
 800b680:	f7f4 fd72 	bl	8000168 <__aeabi_dsub>
 800b684:	4680      	mov	r8, r0
 800b686:	4689      	mov	r9, r1
 800b688:	e75f      	b.n	800b54a <__ieee754_rem_pio2+0x17a>
 800b68a:	4a1b      	ldr	r2, [pc, #108]	; (800b6f8 <__ieee754_rem_pio2+0x328>)
 800b68c:	4592      	cmp	sl, r2
 800b68e:	dd35      	ble.n	800b6fc <__ieee754_rem_pio2+0x32c>
 800b690:	4602      	mov	r2, r0
 800b692:	460b      	mov	r3, r1
 800b694:	f7f4 fd68 	bl	8000168 <__aeabi_dsub>
 800b698:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b69c:	e9c4 0100 	strd	r0, r1, [r4]
 800b6a0:	e6a6      	b.n	800b3f0 <__ieee754_rem_pio2+0x20>
 800b6a2:	bf00      	nop
 800b6a4:	f3af 8000 	nop.w
 800b6a8:	54400000 	.word	0x54400000
 800b6ac:	3ff921fb 	.word	0x3ff921fb
 800b6b0:	1a626331 	.word	0x1a626331
 800b6b4:	3dd0b461 	.word	0x3dd0b461
 800b6b8:	1a600000 	.word	0x1a600000
 800b6bc:	3dd0b461 	.word	0x3dd0b461
 800b6c0:	2e037073 	.word	0x2e037073
 800b6c4:	3ba3198a 	.word	0x3ba3198a
 800b6c8:	6dc9c883 	.word	0x6dc9c883
 800b6cc:	3fe45f30 	.word	0x3fe45f30
 800b6d0:	2e000000 	.word	0x2e000000
 800b6d4:	3ba3198a 	.word	0x3ba3198a
 800b6d8:	252049c1 	.word	0x252049c1
 800b6dc:	397b839a 	.word	0x397b839a
 800b6e0:	3fe921fb 	.word	0x3fe921fb
 800b6e4:	4002d97b 	.word	0x4002d97b
 800b6e8:	3ff921fb 	.word	0x3ff921fb
 800b6ec:	413921fb 	.word	0x413921fb
 800b6f0:	3fe00000 	.word	0x3fe00000
 800b6f4:	0800c9dc 	.word	0x0800c9dc
 800b6f8:	7fefffff 	.word	0x7fefffff
 800b6fc:	ea4f 552a 	mov.w	r5, sl, asr #20
 800b700:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800b704:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800b708:	460f      	mov	r7, r1
 800b70a:	4606      	mov	r6, r0
 800b70c:	f7f5 f994 	bl	8000a38 <__aeabi_d2iz>
 800b710:	f7f4 fe78 	bl	8000404 <__aeabi_i2d>
 800b714:	4602      	mov	r2, r0
 800b716:	460b      	mov	r3, r1
 800b718:	4630      	mov	r0, r6
 800b71a:	4639      	mov	r1, r7
 800b71c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b720:	f7f4 fd22 	bl	8000168 <__aeabi_dsub>
 800b724:	2200      	movs	r2, #0
 800b726:	4b20      	ldr	r3, [pc, #128]	; (800b7a8 <__ieee754_rem_pio2+0x3d8>)
 800b728:	f7f4 fed6 	bl	80004d8 <__aeabi_dmul>
 800b72c:	460f      	mov	r7, r1
 800b72e:	4606      	mov	r6, r0
 800b730:	f7f5 f982 	bl	8000a38 <__aeabi_d2iz>
 800b734:	f7f4 fe66 	bl	8000404 <__aeabi_i2d>
 800b738:	4602      	mov	r2, r0
 800b73a:	460b      	mov	r3, r1
 800b73c:	4630      	mov	r0, r6
 800b73e:	4639      	mov	r1, r7
 800b740:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b744:	f7f4 fd10 	bl	8000168 <__aeabi_dsub>
 800b748:	2200      	movs	r2, #0
 800b74a:	4b17      	ldr	r3, [pc, #92]	; (800b7a8 <__ieee754_rem_pio2+0x3d8>)
 800b74c:	f7f4 fec4 	bl	80004d8 <__aeabi_dmul>
 800b750:	f04f 0803 	mov.w	r8, #3
 800b754:	2600      	movs	r6, #0
 800b756:	2700      	movs	r7, #0
 800b758:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b75c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800b760:	4632      	mov	r2, r6
 800b762:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800b766:	463b      	mov	r3, r7
 800b768:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800b76c:	f7f5 f91c 	bl	80009a8 <__aeabi_dcmpeq>
 800b770:	b9b8      	cbnz	r0, 800b7a2 <__ieee754_rem_pio2+0x3d2>
 800b772:	4b0e      	ldr	r3, [pc, #56]	; (800b7ac <__ieee754_rem_pio2+0x3dc>)
 800b774:	462a      	mov	r2, r5
 800b776:	9301      	str	r3, [sp, #4]
 800b778:	2302      	movs	r3, #2
 800b77a:	4621      	mov	r1, r4
 800b77c:	9300      	str	r3, [sp, #0]
 800b77e:	a806      	add	r0, sp, #24
 800b780:	4643      	mov	r3, r8
 800b782:	f000 f97f 	bl	800ba84 <__kernel_rem_pio2>
 800b786:	f1bb 0f00 	cmp.w	fp, #0
 800b78a:	4605      	mov	r5, r0
 800b78c:	f6bf ae56 	bge.w	800b43c <__ieee754_rem_pio2+0x6c>
 800b790:	6863      	ldr	r3, [r4, #4]
 800b792:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b796:	6063      	str	r3, [r4, #4]
 800b798:	68e3      	ldr	r3, [r4, #12]
 800b79a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b79e:	60e3      	str	r3, [r4, #12]
 800b7a0:	e708      	b.n	800b5b4 <__ieee754_rem_pio2+0x1e4>
 800b7a2:	46d0      	mov	r8, sl
 800b7a4:	e7dc      	b.n	800b760 <__ieee754_rem_pio2+0x390>
 800b7a6:	bf00      	nop
 800b7a8:	41700000 	.word	0x41700000
 800b7ac:	0800ca5c 	.word	0x0800ca5c

0800b7b0 <__ieee754_sqrt>:
 800b7b0:	4b54      	ldr	r3, [pc, #336]	; (800b904 <__ieee754_sqrt+0x154>)
 800b7b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b6:	438b      	bics	r3, r1
 800b7b8:	4606      	mov	r6, r0
 800b7ba:	460d      	mov	r5, r1
 800b7bc:	460a      	mov	r2, r1
 800b7be:	460c      	mov	r4, r1
 800b7c0:	d10f      	bne.n	800b7e2 <__ieee754_sqrt+0x32>
 800b7c2:	4602      	mov	r2, r0
 800b7c4:	460b      	mov	r3, r1
 800b7c6:	f7f4 fe87 	bl	80004d8 <__aeabi_dmul>
 800b7ca:	4602      	mov	r2, r0
 800b7cc:	460b      	mov	r3, r1
 800b7ce:	4630      	mov	r0, r6
 800b7d0:	4629      	mov	r1, r5
 800b7d2:	f7f4 fccb 	bl	800016c <__adddf3>
 800b7d6:	4606      	mov	r6, r0
 800b7d8:	460d      	mov	r5, r1
 800b7da:	4630      	mov	r0, r6
 800b7dc:	4629      	mov	r1, r5
 800b7de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7e2:	2900      	cmp	r1, #0
 800b7e4:	4607      	mov	r7, r0
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	dc0e      	bgt.n	800b808 <__ieee754_sqrt+0x58>
 800b7ea:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800b7ee:	ea5c 0707 	orrs.w	r7, ip, r7
 800b7f2:	d0f2      	beq.n	800b7da <__ieee754_sqrt+0x2a>
 800b7f4:	b141      	cbz	r1, 800b808 <__ieee754_sqrt+0x58>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	460b      	mov	r3, r1
 800b7fa:	f7f4 fcb5 	bl	8000168 <__aeabi_dsub>
 800b7fe:	4602      	mov	r2, r0
 800b800:	460b      	mov	r3, r1
 800b802:	f7f4 ff93 	bl	800072c <__aeabi_ddiv>
 800b806:	e7e6      	b.n	800b7d6 <__ieee754_sqrt+0x26>
 800b808:	1512      	asrs	r2, r2, #20
 800b80a:	d074      	beq.n	800b8f6 <__ieee754_sqrt+0x146>
 800b80c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b810:	07d5      	lsls	r5, r2, #31
 800b812:	f04f 0500 	mov.w	r5, #0
 800b816:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b81a:	bf48      	it	mi
 800b81c:	0fd9      	lsrmi	r1, r3, #31
 800b81e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800b822:	bf44      	itt	mi
 800b824:	005b      	lslmi	r3, r3, #1
 800b826:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 800b82a:	1051      	asrs	r1, r2, #1
 800b82c:	0fda      	lsrs	r2, r3, #31
 800b82e:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800b832:	4628      	mov	r0, r5
 800b834:	2216      	movs	r2, #22
 800b836:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800b83a:	005b      	lsls	r3, r3, #1
 800b83c:	1987      	adds	r7, r0, r6
 800b83e:	42a7      	cmp	r7, r4
 800b840:	bfde      	ittt	le
 800b842:	19b8      	addle	r0, r7, r6
 800b844:	1be4      	suble	r4, r4, r7
 800b846:	19ad      	addle	r5, r5, r6
 800b848:	0fdf      	lsrs	r7, r3, #31
 800b84a:	3a01      	subs	r2, #1
 800b84c:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 800b850:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b854:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b858:	d1f0      	bne.n	800b83c <__ieee754_sqrt+0x8c>
 800b85a:	f04f 0c20 	mov.w	ip, #32
 800b85e:	4696      	mov	lr, r2
 800b860:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b864:	4284      	cmp	r4, r0
 800b866:	eb06 070e 	add.w	r7, r6, lr
 800b86a:	dc02      	bgt.n	800b872 <__ieee754_sqrt+0xc2>
 800b86c:	d112      	bne.n	800b894 <__ieee754_sqrt+0xe4>
 800b86e:	429f      	cmp	r7, r3
 800b870:	d810      	bhi.n	800b894 <__ieee754_sqrt+0xe4>
 800b872:	2f00      	cmp	r7, #0
 800b874:	eb07 0e06 	add.w	lr, r7, r6
 800b878:	da42      	bge.n	800b900 <__ieee754_sqrt+0x150>
 800b87a:	f1be 0f00 	cmp.w	lr, #0
 800b87e:	db3f      	blt.n	800b900 <__ieee754_sqrt+0x150>
 800b880:	f100 0801 	add.w	r8, r0, #1
 800b884:	1a24      	subs	r4, r4, r0
 800b886:	4640      	mov	r0, r8
 800b888:	429f      	cmp	r7, r3
 800b88a:	bf88      	it	hi
 800b88c:	f104 34ff 	addhi.w	r4, r4, #4294967295	; 0xffffffff
 800b890:	1bdb      	subs	r3, r3, r7
 800b892:	4432      	add	r2, r6
 800b894:	0064      	lsls	r4, r4, #1
 800b896:	f1bc 0c01 	subs.w	ip, ip, #1
 800b89a:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 800b89e:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b8a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b8a6:	d1dd      	bne.n	800b864 <__ieee754_sqrt+0xb4>
 800b8a8:	4323      	orrs	r3, r4
 800b8aa:	d006      	beq.n	800b8ba <__ieee754_sqrt+0x10a>
 800b8ac:	1c54      	adds	r4, r2, #1
 800b8ae:	bf0b      	itete	eq
 800b8b0:	4662      	moveq	r2, ip
 800b8b2:	3201      	addne	r2, #1
 800b8b4:	3501      	addeq	r5, #1
 800b8b6:	f022 0201 	bicne.w	r2, r2, #1
 800b8ba:	106b      	asrs	r3, r5, #1
 800b8bc:	0852      	lsrs	r2, r2, #1
 800b8be:	07e8      	lsls	r0, r5, #31
 800b8c0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b8c4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b8c8:	bf48      	it	mi
 800b8ca:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800b8ce:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 800b8d2:	4616      	mov	r6, r2
 800b8d4:	e781      	b.n	800b7da <__ieee754_sqrt+0x2a>
 800b8d6:	0adc      	lsrs	r4, r3, #11
 800b8d8:	3915      	subs	r1, #21
 800b8da:	055b      	lsls	r3, r3, #21
 800b8dc:	2c00      	cmp	r4, #0
 800b8de:	d0fa      	beq.n	800b8d6 <__ieee754_sqrt+0x126>
 800b8e0:	02e6      	lsls	r6, r4, #11
 800b8e2:	d50a      	bpl.n	800b8fa <__ieee754_sqrt+0x14a>
 800b8e4:	f1c2 0020 	rsb	r0, r2, #32
 800b8e8:	fa23 f000 	lsr.w	r0, r3, r0
 800b8ec:	1e55      	subs	r5, r2, #1
 800b8ee:	4093      	lsls	r3, r2
 800b8f0:	4304      	orrs	r4, r0
 800b8f2:	1b4a      	subs	r2, r1, r5
 800b8f4:	e78a      	b.n	800b80c <__ieee754_sqrt+0x5c>
 800b8f6:	4611      	mov	r1, r2
 800b8f8:	e7f0      	b.n	800b8dc <__ieee754_sqrt+0x12c>
 800b8fa:	0064      	lsls	r4, r4, #1
 800b8fc:	3201      	adds	r2, #1
 800b8fe:	e7ef      	b.n	800b8e0 <__ieee754_sqrt+0x130>
 800b900:	4680      	mov	r8, r0
 800b902:	e7bf      	b.n	800b884 <__ieee754_sqrt+0xd4>
 800b904:	7ff00000 	.word	0x7ff00000

0800b908 <__kernel_cos>:
 800b908:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b90c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b910:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800b914:	4680      	mov	r8, r0
 800b916:	460f      	mov	r7, r1
 800b918:	e9cd 2300 	strd	r2, r3, [sp]
 800b91c:	da04      	bge.n	800b928 <__kernel_cos+0x20>
 800b91e:	f7f5 f88b 	bl	8000a38 <__aeabi_d2iz>
 800b922:	2800      	cmp	r0, #0
 800b924:	f000 8086 	beq.w	800ba34 <__kernel_cos+0x12c>
 800b928:	4642      	mov	r2, r8
 800b92a:	463b      	mov	r3, r7
 800b92c:	4640      	mov	r0, r8
 800b92e:	4639      	mov	r1, r7
 800b930:	f7f4 fdd2 	bl	80004d8 <__aeabi_dmul>
 800b934:	2200      	movs	r2, #0
 800b936:	4b4e      	ldr	r3, [pc, #312]	; (800ba70 <__kernel_cos+0x168>)
 800b938:	4604      	mov	r4, r0
 800b93a:	460d      	mov	r5, r1
 800b93c:	f7f4 fdcc 	bl	80004d8 <__aeabi_dmul>
 800b940:	a33f      	add	r3, pc, #252	; (adr r3, 800ba40 <__kernel_cos+0x138>)
 800b942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b946:	4682      	mov	sl, r0
 800b948:	468b      	mov	fp, r1
 800b94a:	4620      	mov	r0, r4
 800b94c:	4629      	mov	r1, r5
 800b94e:	f7f4 fdc3 	bl	80004d8 <__aeabi_dmul>
 800b952:	a33d      	add	r3, pc, #244	; (adr r3, 800ba48 <__kernel_cos+0x140>)
 800b954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b958:	f7f4 fc08 	bl	800016c <__adddf3>
 800b95c:	4622      	mov	r2, r4
 800b95e:	462b      	mov	r3, r5
 800b960:	f7f4 fdba 	bl	80004d8 <__aeabi_dmul>
 800b964:	a33a      	add	r3, pc, #232	; (adr r3, 800ba50 <__kernel_cos+0x148>)
 800b966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96a:	f7f4 fbfd 	bl	8000168 <__aeabi_dsub>
 800b96e:	4622      	mov	r2, r4
 800b970:	462b      	mov	r3, r5
 800b972:	f7f4 fdb1 	bl	80004d8 <__aeabi_dmul>
 800b976:	a338      	add	r3, pc, #224	; (adr r3, 800ba58 <__kernel_cos+0x150>)
 800b978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97c:	f7f4 fbf6 	bl	800016c <__adddf3>
 800b980:	4622      	mov	r2, r4
 800b982:	462b      	mov	r3, r5
 800b984:	f7f4 fda8 	bl	80004d8 <__aeabi_dmul>
 800b988:	a335      	add	r3, pc, #212	; (adr r3, 800ba60 <__kernel_cos+0x158>)
 800b98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b98e:	f7f4 fbeb 	bl	8000168 <__aeabi_dsub>
 800b992:	4622      	mov	r2, r4
 800b994:	462b      	mov	r3, r5
 800b996:	f7f4 fd9f 	bl	80004d8 <__aeabi_dmul>
 800b99a:	a333      	add	r3, pc, #204	; (adr r3, 800ba68 <__kernel_cos+0x160>)
 800b99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a0:	f7f4 fbe4 	bl	800016c <__adddf3>
 800b9a4:	4622      	mov	r2, r4
 800b9a6:	462b      	mov	r3, r5
 800b9a8:	f7f4 fd96 	bl	80004d8 <__aeabi_dmul>
 800b9ac:	4622      	mov	r2, r4
 800b9ae:	462b      	mov	r3, r5
 800b9b0:	f7f4 fd92 	bl	80004d8 <__aeabi_dmul>
 800b9b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9b8:	4604      	mov	r4, r0
 800b9ba:	460d      	mov	r5, r1
 800b9bc:	4640      	mov	r0, r8
 800b9be:	4639      	mov	r1, r7
 800b9c0:	f7f4 fd8a 	bl	80004d8 <__aeabi_dmul>
 800b9c4:	460b      	mov	r3, r1
 800b9c6:	4602      	mov	r2, r0
 800b9c8:	4629      	mov	r1, r5
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	f7f4 fbcc 	bl	8000168 <__aeabi_dsub>
 800b9d0:	4b28      	ldr	r3, [pc, #160]	; (800ba74 <__kernel_cos+0x16c>)
 800b9d2:	4680      	mov	r8, r0
 800b9d4:	429e      	cmp	r6, r3
 800b9d6:	4689      	mov	r9, r1
 800b9d8:	dc0e      	bgt.n	800b9f8 <__kernel_cos+0xf0>
 800b9da:	4602      	mov	r2, r0
 800b9dc:	460b      	mov	r3, r1
 800b9de:	4650      	mov	r0, sl
 800b9e0:	4659      	mov	r1, fp
 800b9e2:	f7f4 fbc1 	bl	8000168 <__aeabi_dsub>
 800b9e6:	4602      	mov	r2, r0
 800b9e8:	2000      	movs	r0, #0
 800b9ea:	460b      	mov	r3, r1
 800b9ec:	4922      	ldr	r1, [pc, #136]	; (800ba78 <__kernel_cos+0x170>)
 800b9ee:	f7f4 fbbb 	bl	8000168 <__aeabi_dsub>
 800b9f2:	b003      	add	sp, #12
 800b9f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9f8:	2400      	movs	r4, #0
 800b9fa:	4b20      	ldr	r3, [pc, #128]	; (800ba7c <__kernel_cos+0x174>)
 800b9fc:	4622      	mov	r2, r4
 800b9fe:	429e      	cmp	r6, r3
 800ba00:	bfcc      	ite	gt
 800ba02:	4d1f      	ldrgt	r5, [pc, #124]	; (800ba80 <__kernel_cos+0x178>)
 800ba04:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800ba08:	462b      	mov	r3, r5
 800ba0a:	2000      	movs	r0, #0
 800ba0c:	491a      	ldr	r1, [pc, #104]	; (800ba78 <__kernel_cos+0x170>)
 800ba0e:	f7f4 fbab 	bl	8000168 <__aeabi_dsub>
 800ba12:	4622      	mov	r2, r4
 800ba14:	4606      	mov	r6, r0
 800ba16:	460f      	mov	r7, r1
 800ba18:	462b      	mov	r3, r5
 800ba1a:	4650      	mov	r0, sl
 800ba1c:	4659      	mov	r1, fp
 800ba1e:	f7f4 fba3 	bl	8000168 <__aeabi_dsub>
 800ba22:	4642      	mov	r2, r8
 800ba24:	464b      	mov	r3, r9
 800ba26:	f7f4 fb9f 	bl	8000168 <__aeabi_dsub>
 800ba2a:	4602      	mov	r2, r0
 800ba2c:	460b      	mov	r3, r1
 800ba2e:	4630      	mov	r0, r6
 800ba30:	4639      	mov	r1, r7
 800ba32:	e7dc      	b.n	800b9ee <__kernel_cos+0xe6>
 800ba34:	2000      	movs	r0, #0
 800ba36:	4910      	ldr	r1, [pc, #64]	; (800ba78 <__kernel_cos+0x170>)
 800ba38:	e7db      	b.n	800b9f2 <__kernel_cos+0xea>
 800ba3a:	bf00      	nop
 800ba3c:	f3af 8000 	nop.w
 800ba40:	be8838d4 	.word	0xbe8838d4
 800ba44:	bda8fae9 	.word	0xbda8fae9
 800ba48:	bdb4b1c4 	.word	0xbdb4b1c4
 800ba4c:	3e21ee9e 	.word	0x3e21ee9e
 800ba50:	809c52ad 	.word	0x809c52ad
 800ba54:	3e927e4f 	.word	0x3e927e4f
 800ba58:	19cb1590 	.word	0x19cb1590
 800ba5c:	3efa01a0 	.word	0x3efa01a0
 800ba60:	16c15177 	.word	0x16c15177
 800ba64:	3f56c16c 	.word	0x3f56c16c
 800ba68:	5555554c 	.word	0x5555554c
 800ba6c:	3fa55555 	.word	0x3fa55555
 800ba70:	3fe00000 	.word	0x3fe00000
 800ba74:	3fd33332 	.word	0x3fd33332
 800ba78:	3ff00000 	.word	0x3ff00000
 800ba7c:	3fe90000 	.word	0x3fe90000
 800ba80:	3fd20000 	.word	0x3fd20000

0800ba84 <__kernel_rem_pio2>:
 800ba84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba88:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800ba8c:	9307      	str	r3, [sp, #28]
 800ba8e:	9104      	str	r1, [sp, #16]
 800ba90:	4bbf      	ldr	r3, [pc, #764]	; (800bd90 <__kernel_rem_pio2+0x30c>)
 800ba92:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800ba94:	1ed4      	subs	r4, r2, #3
 800ba96:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ba9a:	2500      	movs	r5, #0
 800ba9c:	9302      	str	r3, [sp, #8]
 800ba9e:	9b07      	ldr	r3, [sp, #28]
 800baa0:	9008      	str	r0, [sp, #32]
 800baa2:	3b01      	subs	r3, #1
 800baa4:	9306      	str	r3, [sp, #24]
 800baa6:	2318      	movs	r3, #24
 800baa8:	fb94 f4f3 	sdiv	r4, r4, r3
 800baac:	f06f 0317 	mvn.w	r3, #23
 800bab0:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800bab4:	fb04 3303 	mla	r3, r4, r3, r3
 800bab8:	eb03 0a02 	add.w	sl, r3, r2
 800babc:	9a06      	ldr	r2, [sp, #24]
 800babe:	9b02      	ldr	r3, [sp, #8]
 800bac0:	1aa7      	subs	r7, r4, r2
 800bac2:	eb03 0802 	add.w	r8, r3, r2
 800bac6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800bac8:	2200      	movs	r2, #0
 800baca:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800bace:	2300      	movs	r3, #0
 800bad0:	ae1e      	add	r6, sp, #120	; 0x78
 800bad2:	4545      	cmp	r5, r8
 800bad4:	dd14      	ble.n	800bb00 <__kernel_rem_pio2+0x7c>
 800bad6:	2600      	movs	r6, #0
 800bad8:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 800badc:	9b02      	ldr	r3, [sp, #8]
 800bade:	429e      	cmp	r6, r3
 800bae0:	dc39      	bgt.n	800bb56 <__kernel_rem_pio2+0xd2>
 800bae2:	9b08      	ldr	r3, [sp, #32]
 800bae4:	f04f 0800 	mov.w	r8, #0
 800bae8:	3b08      	subs	r3, #8
 800baea:	9300      	str	r3, [sp, #0]
 800baec:	9b07      	ldr	r3, [sp, #28]
 800baee:	f04f 0900 	mov.w	r9, #0
 800baf2:	199d      	adds	r5, r3, r6
 800baf4:	ab20      	add	r3, sp, #128	; 0x80
 800baf6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bafa:	9305      	str	r3, [sp, #20]
 800bafc:	2700      	movs	r7, #0
 800bafe:	e023      	b.n	800bb48 <__kernel_rem_pio2+0xc4>
 800bb00:	42ef      	cmn	r7, r5
 800bb02:	d40b      	bmi.n	800bb1c <__kernel_rem_pio2+0x98>
 800bb04:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800bb08:	e9cd 2300 	strd	r2, r3, [sp]
 800bb0c:	f7f4 fc7a 	bl	8000404 <__aeabi_i2d>
 800bb10:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb14:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 800bb18:	3501      	adds	r5, #1
 800bb1a:	e7da      	b.n	800bad2 <__kernel_rem_pio2+0x4e>
 800bb1c:	4610      	mov	r0, r2
 800bb1e:	4619      	mov	r1, r3
 800bb20:	e7f8      	b.n	800bb14 <__kernel_rem_pio2+0x90>
 800bb22:	9905      	ldr	r1, [sp, #20]
 800bb24:	9d00      	ldr	r5, [sp, #0]
 800bb26:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800bb2a:	9105      	str	r1, [sp, #20]
 800bb2c:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800bb30:	9500      	str	r5, [sp, #0]
 800bb32:	f7f4 fcd1 	bl	80004d8 <__aeabi_dmul>
 800bb36:	4602      	mov	r2, r0
 800bb38:	460b      	mov	r3, r1
 800bb3a:	4640      	mov	r0, r8
 800bb3c:	4649      	mov	r1, r9
 800bb3e:	f7f4 fb15 	bl	800016c <__adddf3>
 800bb42:	4680      	mov	r8, r0
 800bb44:	4689      	mov	r9, r1
 800bb46:	3701      	adds	r7, #1
 800bb48:	9b06      	ldr	r3, [sp, #24]
 800bb4a:	429f      	cmp	r7, r3
 800bb4c:	dde9      	ble.n	800bb22 <__kernel_rem_pio2+0x9e>
 800bb4e:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800bb52:	3601      	adds	r6, #1
 800bb54:	e7c2      	b.n	800badc <__kernel_rem_pio2+0x58>
 800bb56:	9b02      	ldr	r3, [sp, #8]
 800bb58:	aa0c      	add	r2, sp, #48	; 0x30
 800bb5a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bb5e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb60:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800bb62:	9f02      	ldr	r7, [sp, #8]
 800bb64:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bb68:	930a      	str	r3, [sp, #40]	; 0x28
 800bb6a:	2600      	movs	r6, #0
 800bb6c:	ab98      	add	r3, sp, #608	; 0x260
 800bb6e:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800bb72:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bb76:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800bb7a:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800bb7e:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800bb82:	ab98      	add	r3, sp, #608	; 0x260
 800bb84:	445b      	add	r3, fp
 800bb86:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 800bb8a:	1bbb      	subs	r3, r7, r6
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	dc71      	bgt.n	800bc74 <__kernel_rem_pio2+0x1f0>
 800bb90:	4652      	mov	r2, sl
 800bb92:	4640      	mov	r0, r8
 800bb94:	4649      	mov	r1, r9
 800bb96:	f000 fc07 	bl	800c3a8 <scalbn>
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800bba0:	4604      	mov	r4, r0
 800bba2:	460d      	mov	r5, r1
 800bba4:	f7f4 fc98 	bl	80004d8 <__aeabi_dmul>
 800bba8:	f000 fb72 	bl	800c290 <floor>
 800bbac:	2200      	movs	r2, #0
 800bbae:	4b79      	ldr	r3, [pc, #484]	; (800bd94 <__kernel_rem_pio2+0x310>)
 800bbb0:	f7f4 fc92 	bl	80004d8 <__aeabi_dmul>
 800bbb4:	4602      	mov	r2, r0
 800bbb6:	460b      	mov	r3, r1
 800bbb8:	4620      	mov	r0, r4
 800bbba:	4629      	mov	r1, r5
 800bbbc:	f7f4 fad4 	bl	8000168 <__aeabi_dsub>
 800bbc0:	460d      	mov	r5, r1
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	f7f4 ff38 	bl	8000a38 <__aeabi_d2iz>
 800bbc8:	9005      	str	r0, [sp, #20]
 800bbca:	f7f4 fc1b 	bl	8000404 <__aeabi_i2d>
 800bbce:	4602      	mov	r2, r0
 800bbd0:	460b      	mov	r3, r1
 800bbd2:	4620      	mov	r0, r4
 800bbd4:	4629      	mov	r1, r5
 800bbd6:	f7f4 fac7 	bl	8000168 <__aeabi_dsub>
 800bbda:	f1ba 0f00 	cmp.w	sl, #0
 800bbde:	4680      	mov	r8, r0
 800bbe0:	4689      	mov	r9, r1
 800bbe2:	dd6c      	ble.n	800bcbe <__kernel_rem_pio2+0x23a>
 800bbe4:	1e7a      	subs	r2, r7, #1
 800bbe6:	ab0c      	add	r3, sp, #48	; 0x30
 800bbe8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bbec:	f1ca 0118 	rsb	r1, sl, #24
 800bbf0:	9c05      	ldr	r4, [sp, #20]
 800bbf2:	fa40 f301 	asr.w	r3, r0, r1
 800bbf6:	441c      	add	r4, r3
 800bbf8:	408b      	lsls	r3, r1
 800bbfa:	1ac0      	subs	r0, r0, r3
 800bbfc:	ab0c      	add	r3, sp, #48	; 0x30
 800bbfe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800bc02:	f1ca 0317 	rsb	r3, sl, #23
 800bc06:	9405      	str	r4, [sp, #20]
 800bc08:	fa40 f303 	asr.w	r3, r0, r3
 800bc0c:	9300      	str	r3, [sp, #0]
 800bc0e:	9b00      	ldr	r3, [sp, #0]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	dd62      	ble.n	800bcda <__kernel_rem_pio2+0x256>
 800bc14:	2200      	movs	r2, #0
 800bc16:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800bc1a:	4614      	mov	r4, r2
 800bc1c:	9b05      	ldr	r3, [sp, #20]
 800bc1e:	3301      	adds	r3, #1
 800bc20:	9305      	str	r3, [sp, #20]
 800bc22:	4297      	cmp	r7, r2
 800bc24:	f300 809f 	bgt.w	800bd66 <__kernel_rem_pio2+0x2e2>
 800bc28:	f1ba 0f00 	cmp.w	sl, #0
 800bc2c:	dd07      	ble.n	800bc3e <__kernel_rem_pio2+0x1ba>
 800bc2e:	f1ba 0f01 	cmp.w	sl, #1
 800bc32:	f000 80bb 	beq.w	800bdac <__kernel_rem_pio2+0x328>
 800bc36:	f1ba 0f02 	cmp.w	sl, #2
 800bc3a:	f000 80c1 	beq.w	800bdc0 <__kernel_rem_pio2+0x33c>
 800bc3e:	9b00      	ldr	r3, [sp, #0]
 800bc40:	2b02      	cmp	r3, #2
 800bc42:	d14a      	bne.n	800bcda <__kernel_rem_pio2+0x256>
 800bc44:	4642      	mov	r2, r8
 800bc46:	464b      	mov	r3, r9
 800bc48:	2000      	movs	r0, #0
 800bc4a:	4953      	ldr	r1, [pc, #332]	; (800bd98 <__kernel_rem_pio2+0x314>)
 800bc4c:	f7f4 fa8c 	bl	8000168 <__aeabi_dsub>
 800bc50:	4680      	mov	r8, r0
 800bc52:	4689      	mov	r9, r1
 800bc54:	2c00      	cmp	r4, #0
 800bc56:	d040      	beq.n	800bcda <__kernel_rem_pio2+0x256>
 800bc58:	4652      	mov	r2, sl
 800bc5a:	2000      	movs	r0, #0
 800bc5c:	494e      	ldr	r1, [pc, #312]	; (800bd98 <__kernel_rem_pio2+0x314>)
 800bc5e:	f000 fba3 	bl	800c3a8 <scalbn>
 800bc62:	4602      	mov	r2, r0
 800bc64:	460b      	mov	r3, r1
 800bc66:	4640      	mov	r0, r8
 800bc68:	4649      	mov	r1, r9
 800bc6a:	f7f4 fa7d 	bl	8000168 <__aeabi_dsub>
 800bc6e:	4680      	mov	r8, r0
 800bc70:	4689      	mov	r9, r1
 800bc72:	e032      	b.n	800bcda <__kernel_rem_pio2+0x256>
 800bc74:	2200      	movs	r2, #0
 800bc76:	4b49      	ldr	r3, [pc, #292]	; (800bd9c <__kernel_rem_pio2+0x318>)
 800bc78:	4640      	mov	r0, r8
 800bc7a:	4649      	mov	r1, r9
 800bc7c:	f7f4 fc2c 	bl	80004d8 <__aeabi_dmul>
 800bc80:	f7f4 feda 	bl	8000a38 <__aeabi_d2iz>
 800bc84:	f7f4 fbbe 	bl	8000404 <__aeabi_i2d>
 800bc88:	2200      	movs	r2, #0
 800bc8a:	4b45      	ldr	r3, [pc, #276]	; (800bda0 <__kernel_rem_pio2+0x31c>)
 800bc8c:	e9cd 0100 	strd	r0, r1, [sp]
 800bc90:	f7f4 fc22 	bl	80004d8 <__aeabi_dmul>
 800bc94:	4602      	mov	r2, r0
 800bc96:	460b      	mov	r3, r1
 800bc98:	4640      	mov	r0, r8
 800bc9a:	4649      	mov	r1, r9
 800bc9c:	f7f4 fa64 	bl	8000168 <__aeabi_dsub>
 800bca0:	f7f4 feca 	bl	8000a38 <__aeabi_d2iz>
 800bca4:	ab0c      	add	r3, sp, #48	; 0x30
 800bca6:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800bcaa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bcae:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bcb2:	f7f4 fa5b 	bl	800016c <__adddf3>
 800bcb6:	3601      	adds	r6, #1
 800bcb8:	4680      	mov	r8, r0
 800bcba:	4689      	mov	r9, r1
 800bcbc:	e765      	b.n	800bb8a <__kernel_rem_pio2+0x106>
 800bcbe:	d105      	bne.n	800bccc <__kernel_rem_pio2+0x248>
 800bcc0:	1e7b      	subs	r3, r7, #1
 800bcc2:	aa0c      	add	r2, sp, #48	; 0x30
 800bcc4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800bcc8:	15c3      	asrs	r3, r0, #23
 800bcca:	e79f      	b.n	800bc0c <__kernel_rem_pio2+0x188>
 800bccc:	2200      	movs	r2, #0
 800bcce:	4b35      	ldr	r3, [pc, #212]	; (800bda4 <__kernel_rem_pio2+0x320>)
 800bcd0:	f7f4 fe88 	bl	80009e4 <__aeabi_dcmpge>
 800bcd4:	2800      	cmp	r0, #0
 800bcd6:	d143      	bne.n	800bd60 <__kernel_rem_pio2+0x2dc>
 800bcd8:	9000      	str	r0, [sp, #0]
 800bcda:	2200      	movs	r2, #0
 800bcdc:	2300      	movs	r3, #0
 800bcde:	4640      	mov	r0, r8
 800bce0:	4649      	mov	r1, r9
 800bce2:	f7f4 fe61 	bl	80009a8 <__aeabi_dcmpeq>
 800bce6:	2800      	cmp	r0, #0
 800bce8:	f000 80c3 	beq.w	800be72 <__kernel_rem_pio2+0x3ee>
 800bcec:	1e7c      	subs	r4, r7, #1
 800bcee:	4623      	mov	r3, r4
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	9902      	ldr	r1, [sp, #8]
 800bcf4:	428b      	cmp	r3, r1
 800bcf6:	da6a      	bge.n	800bdce <__kernel_rem_pio2+0x34a>
 800bcf8:	2a00      	cmp	r2, #0
 800bcfa:	f000 8084 	beq.w	800be06 <__kernel_rem_pio2+0x382>
 800bcfe:	ab0c      	add	r3, sp, #48	; 0x30
 800bd00:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800bd04:	f1aa 0a18 	sub.w	sl, sl, #24
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	f000 80b0 	beq.w	800be6e <__kernel_rem_pio2+0x3ea>
 800bd0e:	4652      	mov	r2, sl
 800bd10:	2000      	movs	r0, #0
 800bd12:	4921      	ldr	r1, [pc, #132]	; (800bd98 <__kernel_rem_pio2+0x314>)
 800bd14:	f000 fb48 	bl	800c3a8 <scalbn>
 800bd18:	4625      	mov	r5, r4
 800bd1a:	4606      	mov	r6, r0
 800bd1c:	460f      	mov	r7, r1
 800bd1e:	f04f 0a00 	mov.w	sl, #0
 800bd22:	00e3      	lsls	r3, r4, #3
 800bd24:	aa98      	add	r2, sp, #608	; 0x260
 800bd26:	eb02 0803 	add.w	r8, r2, r3
 800bd2a:	f8df b070 	ldr.w	fp, [pc, #112]	; 800bd9c <__kernel_rem_pio2+0x318>
 800bd2e:	9306      	str	r3, [sp, #24]
 800bd30:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 800bd34:	2d00      	cmp	r5, #0
 800bd36:	f280 80d2 	bge.w	800bede <__kernel_rem_pio2+0x45a>
 800bd3a:	2500      	movs	r5, #0
 800bd3c:	9a06      	ldr	r2, [sp, #24]
 800bd3e:	ab98      	add	r3, sp, #608	; 0x260
 800bd40:	189e      	adds	r6, r3, r2
 800bd42:	3ea8      	subs	r6, #168	; 0xa8
 800bd44:	1b63      	subs	r3, r4, r5
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	f2c0 80f9 	blt.w	800bf3e <__kernel_rem_pio2+0x4ba>
 800bd4c:	f8df 9058 	ldr.w	r9, [pc, #88]	; 800bda8 <__kernel_rem_pio2+0x324>
 800bd50:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 800bd54:	f04f 0a00 	mov.w	sl, #0
 800bd58:	f04f 0b00 	mov.w	fp, #0
 800bd5c:	2700      	movs	r7, #0
 800bd5e:	e0e2      	b.n	800bf26 <__kernel_rem_pio2+0x4a2>
 800bd60:	2302      	movs	r3, #2
 800bd62:	9300      	str	r3, [sp, #0]
 800bd64:	e756      	b.n	800bc14 <__kernel_rem_pio2+0x190>
 800bd66:	ab0c      	add	r3, sp, #48	; 0x30
 800bd68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd6c:	b94c      	cbnz	r4, 800bd82 <__kernel_rem_pio2+0x2fe>
 800bd6e:	b12b      	cbz	r3, 800bd7c <__kernel_rem_pio2+0x2f8>
 800bd70:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800bd74:	a80c      	add	r0, sp, #48	; 0x30
 800bd76:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	3201      	adds	r2, #1
 800bd7e:	461c      	mov	r4, r3
 800bd80:	e74f      	b.n	800bc22 <__kernel_rem_pio2+0x19e>
 800bd82:	1acb      	subs	r3, r1, r3
 800bd84:	a80c      	add	r0, sp, #48	; 0x30
 800bd86:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800bd8a:	4623      	mov	r3, r4
 800bd8c:	e7f6      	b.n	800bd7c <__kernel_rem_pio2+0x2f8>
 800bd8e:	bf00      	nop
 800bd90:	0800cba8 	.word	0x0800cba8
 800bd94:	40200000 	.word	0x40200000
 800bd98:	3ff00000 	.word	0x3ff00000
 800bd9c:	3e700000 	.word	0x3e700000
 800bda0:	41700000 	.word	0x41700000
 800bda4:	3fe00000 	.word	0x3fe00000
 800bda8:	0800cb60 	.word	0x0800cb60
 800bdac:	1e7a      	subs	r2, r7, #1
 800bdae:	ab0c      	add	r3, sp, #48	; 0x30
 800bdb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdb4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800bdb8:	a90c      	add	r1, sp, #48	; 0x30
 800bdba:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800bdbe:	e73e      	b.n	800bc3e <__kernel_rem_pio2+0x1ba>
 800bdc0:	1e7a      	subs	r2, r7, #1
 800bdc2:	ab0c      	add	r3, sp, #48	; 0x30
 800bdc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdc8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800bdcc:	e7f4      	b.n	800bdb8 <__kernel_rem_pio2+0x334>
 800bdce:	a90c      	add	r1, sp, #48	; 0x30
 800bdd0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800bdd4:	3b01      	subs	r3, #1
 800bdd6:	430a      	orrs	r2, r1
 800bdd8:	e78b      	b.n	800bcf2 <__kernel_rem_pio2+0x26e>
 800bdda:	3401      	adds	r4, #1
 800bddc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bde0:	2a00      	cmp	r2, #0
 800bde2:	d0fa      	beq.n	800bdda <__kernel_rem_pio2+0x356>
 800bde4:	ab98      	add	r3, sp, #608	; 0x260
 800bde6:	449b      	add	fp, r3
 800bde8:	9b07      	ldr	r3, [sp, #28]
 800bdea:	1c7e      	adds	r6, r7, #1
 800bdec:	19dd      	adds	r5, r3, r7
 800bdee:	ab98      	add	r3, sp, #608	; 0x260
 800bdf0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800bdf4:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 800bdf8:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 800bdfc:	443c      	add	r4, r7
 800bdfe:	42b4      	cmp	r4, r6
 800be00:	da04      	bge.n	800be0c <__kernel_rem_pio2+0x388>
 800be02:	4627      	mov	r7, r4
 800be04:	e6b1      	b.n	800bb6a <__kernel_rem_pio2+0xe6>
 800be06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be08:	2401      	movs	r4, #1
 800be0a:	e7e7      	b.n	800bddc <__kernel_rem_pio2+0x358>
 800be0c:	f105 0308 	add.w	r3, r5, #8
 800be10:	9309      	str	r3, [sp, #36]	; 0x24
 800be12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be14:	2700      	movs	r7, #0
 800be16:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800be1a:	f7f4 faf3 	bl	8000404 <__aeabi_i2d>
 800be1e:	f04f 0800 	mov.w	r8, #0
 800be22:	f04f 0900 	mov.w	r9, #0
 800be26:	9b08      	ldr	r3, [sp, #32]
 800be28:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800be2c:	3b08      	subs	r3, #8
 800be2e:	9300      	str	r3, [sp, #0]
 800be30:	f105 0310 	add.w	r3, r5, #16
 800be34:	9305      	str	r3, [sp, #20]
 800be36:	9b06      	ldr	r3, [sp, #24]
 800be38:	429f      	cmp	r7, r3
 800be3a:	dd04      	ble.n	800be46 <__kernel_rem_pio2+0x3c2>
 800be3c:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800be40:	3601      	adds	r6, #1
 800be42:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800be44:	e7db      	b.n	800bdfe <__kernel_rem_pio2+0x37a>
 800be46:	9905      	ldr	r1, [sp, #20]
 800be48:	9d00      	ldr	r5, [sp, #0]
 800be4a:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800be4e:	9105      	str	r1, [sp, #20]
 800be50:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800be54:	9500      	str	r5, [sp, #0]
 800be56:	f7f4 fb3f 	bl	80004d8 <__aeabi_dmul>
 800be5a:	4602      	mov	r2, r0
 800be5c:	460b      	mov	r3, r1
 800be5e:	4640      	mov	r0, r8
 800be60:	4649      	mov	r1, r9
 800be62:	f7f4 f983 	bl	800016c <__adddf3>
 800be66:	3701      	adds	r7, #1
 800be68:	4680      	mov	r8, r0
 800be6a:	4689      	mov	r9, r1
 800be6c:	e7e3      	b.n	800be36 <__kernel_rem_pio2+0x3b2>
 800be6e:	3c01      	subs	r4, #1
 800be70:	e745      	b.n	800bcfe <__kernel_rem_pio2+0x27a>
 800be72:	f1ca 0200 	rsb	r2, sl, #0
 800be76:	4640      	mov	r0, r8
 800be78:	4649      	mov	r1, r9
 800be7a:	f000 fa95 	bl	800c3a8 <scalbn>
 800be7e:	2200      	movs	r2, #0
 800be80:	4ba3      	ldr	r3, [pc, #652]	; (800c110 <__kernel_rem_pio2+0x68c>)
 800be82:	4604      	mov	r4, r0
 800be84:	460d      	mov	r5, r1
 800be86:	f7f4 fdad 	bl	80009e4 <__aeabi_dcmpge>
 800be8a:	b1f8      	cbz	r0, 800becc <__kernel_rem_pio2+0x448>
 800be8c:	2200      	movs	r2, #0
 800be8e:	4ba1      	ldr	r3, [pc, #644]	; (800c114 <__kernel_rem_pio2+0x690>)
 800be90:	4620      	mov	r0, r4
 800be92:	4629      	mov	r1, r5
 800be94:	f7f4 fb20 	bl	80004d8 <__aeabi_dmul>
 800be98:	f7f4 fdce 	bl	8000a38 <__aeabi_d2iz>
 800be9c:	4606      	mov	r6, r0
 800be9e:	f7f4 fab1 	bl	8000404 <__aeabi_i2d>
 800bea2:	2200      	movs	r2, #0
 800bea4:	4b9a      	ldr	r3, [pc, #616]	; (800c110 <__kernel_rem_pio2+0x68c>)
 800bea6:	f7f4 fb17 	bl	80004d8 <__aeabi_dmul>
 800beaa:	460b      	mov	r3, r1
 800beac:	4602      	mov	r2, r0
 800beae:	4629      	mov	r1, r5
 800beb0:	4620      	mov	r0, r4
 800beb2:	f7f4 f959 	bl	8000168 <__aeabi_dsub>
 800beb6:	f7f4 fdbf 	bl	8000a38 <__aeabi_d2iz>
 800beba:	1c7c      	adds	r4, r7, #1
 800bebc:	ab0c      	add	r3, sp, #48	; 0x30
 800bebe:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800bec2:	f10a 0a18 	add.w	sl, sl, #24
 800bec6:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800beca:	e720      	b.n	800bd0e <__kernel_rem_pio2+0x28a>
 800becc:	4620      	mov	r0, r4
 800bece:	4629      	mov	r1, r5
 800bed0:	f7f4 fdb2 	bl	8000a38 <__aeabi_d2iz>
 800bed4:	ab0c      	add	r3, sp, #48	; 0x30
 800bed6:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800beda:	463c      	mov	r4, r7
 800bedc:	e717      	b.n	800bd0e <__kernel_rem_pio2+0x28a>
 800bede:	ab0c      	add	r3, sp, #48	; 0x30
 800bee0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bee4:	f7f4 fa8e 	bl	8000404 <__aeabi_i2d>
 800bee8:	4632      	mov	r2, r6
 800beea:	463b      	mov	r3, r7
 800beec:	f7f4 faf4 	bl	80004d8 <__aeabi_dmul>
 800bef0:	4652      	mov	r2, sl
 800bef2:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800bef6:	465b      	mov	r3, fp
 800bef8:	4630      	mov	r0, r6
 800befa:	4639      	mov	r1, r7
 800befc:	f7f4 faec 	bl	80004d8 <__aeabi_dmul>
 800bf00:	3d01      	subs	r5, #1
 800bf02:	4606      	mov	r6, r0
 800bf04:	460f      	mov	r7, r1
 800bf06:	e715      	b.n	800bd34 <__kernel_rem_pio2+0x2b0>
 800bf08:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 800bf0c:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800bf10:	f7f4 fae2 	bl	80004d8 <__aeabi_dmul>
 800bf14:	4602      	mov	r2, r0
 800bf16:	460b      	mov	r3, r1
 800bf18:	4650      	mov	r0, sl
 800bf1a:	4659      	mov	r1, fp
 800bf1c:	f7f4 f926 	bl	800016c <__adddf3>
 800bf20:	4682      	mov	sl, r0
 800bf22:	468b      	mov	fp, r1
 800bf24:	3701      	adds	r7, #1
 800bf26:	9b02      	ldr	r3, [sp, #8]
 800bf28:	429f      	cmp	r7, r3
 800bf2a:	dc01      	bgt.n	800bf30 <__kernel_rem_pio2+0x4ac>
 800bf2c:	42bd      	cmp	r5, r7
 800bf2e:	daeb      	bge.n	800bf08 <__kernel_rem_pio2+0x484>
 800bf30:	ab48      	add	r3, sp, #288	; 0x120
 800bf32:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bf36:	e9c3 ab00 	strd	sl, fp, [r3]
 800bf3a:	3501      	adds	r5, #1
 800bf3c:	e702      	b.n	800bd44 <__kernel_rem_pio2+0x2c0>
 800bf3e:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800bf40:	2b03      	cmp	r3, #3
 800bf42:	d86c      	bhi.n	800c01e <__kernel_rem_pio2+0x59a>
 800bf44:	e8df f003 	tbb	[pc, r3]
 800bf48:	022f2f59 	.word	0x022f2f59
 800bf4c:	9a06      	ldr	r2, [sp, #24]
 800bf4e:	ab48      	add	r3, sp, #288	; 0x120
 800bf50:	189d      	adds	r5, r3, r2
 800bf52:	46aa      	mov	sl, r5
 800bf54:	46a3      	mov	fp, r4
 800bf56:	f1bb 0f00 	cmp.w	fp, #0
 800bf5a:	f300 8087 	bgt.w	800c06c <__kernel_rem_pio2+0x5e8>
 800bf5e:	46a2      	mov	sl, r4
 800bf60:	f1ba 0f01 	cmp.w	sl, #1
 800bf64:	f300 809f 	bgt.w	800c0a6 <__kernel_rem_pio2+0x622>
 800bf68:	2700      	movs	r7, #0
 800bf6a:	463e      	mov	r6, r7
 800bf6c:	9d06      	ldr	r5, [sp, #24]
 800bf6e:	ab48      	add	r3, sp, #288	; 0x120
 800bf70:	3508      	adds	r5, #8
 800bf72:	441d      	add	r5, r3
 800bf74:	2c01      	cmp	r4, #1
 800bf76:	f300 80b3 	bgt.w	800c0e0 <__kernel_rem_pio2+0x65c>
 800bf7a:	9b00      	ldr	r3, [sp, #0]
 800bf7c:	9d48      	ldr	r5, [sp, #288]	; 0x120
 800bf7e:	9849      	ldr	r0, [sp, #292]	; 0x124
 800bf80:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 800bf82:	994b      	ldr	r1, [sp, #300]	; 0x12c
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	f040 80b5 	bne.w	800c0f4 <__kernel_rem_pio2+0x670>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	462a      	mov	r2, r5
 800bf8e:	9804      	ldr	r0, [sp, #16]
 800bf90:	e9c0 2300 	strd	r2, r3, [r0]
 800bf94:	4622      	mov	r2, r4
 800bf96:	460b      	mov	r3, r1
 800bf98:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bf9c:	463a      	mov	r2, r7
 800bf9e:	4633      	mov	r3, r6
 800bfa0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800bfa4:	e03b      	b.n	800c01e <__kernel_rem_pio2+0x59a>
 800bfa6:	f04f 0c00 	mov.w	ip, #0
 800bfaa:	4626      	mov	r6, r4
 800bfac:	4667      	mov	r7, ip
 800bfae:	9d06      	ldr	r5, [sp, #24]
 800bfb0:	ab48      	add	r3, sp, #288	; 0x120
 800bfb2:	3508      	adds	r5, #8
 800bfb4:	441d      	add	r5, r3
 800bfb6:	2e00      	cmp	r6, #0
 800bfb8:	da42      	bge.n	800c040 <__kernel_rem_pio2+0x5bc>
 800bfba:	9b00      	ldr	r3, [sp, #0]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d049      	beq.n	800c054 <__kernel_rem_pio2+0x5d0>
 800bfc0:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 800bfc4:	4662      	mov	r2, ip
 800bfc6:	460b      	mov	r3, r1
 800bfc8:	9904      	ldr	r1, [sp, #16]
 800bfca:	2601      	movs	r6, #1
 800bfcc:	e9c1 2300 	strd	r2, r3, [r1]
 800bfd0:	a948      	add	r1, sp, #288	; 0x120
 800bfd2:	463b      	mov	r3, r7
 800bfd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bfd8:	f7f4 f8c6 	bl	8000168 <__aeabi_dsub>
 800bfdc:	4684      	mov	ip, r0
 800bfde:	460f      	mov	r7, r1
 800bfe0:	ad48      	add	r5, sp, #288	; 0x120
 800bfe2:	42b4      	cmp	r4, r6
 800bfe4:	da38      	bge.n	800c058 <__kernel_rem_pio2+0x5d4>
 800bfe6:	9b00      	ldr	r3, [sp, #0]
 800bfe8:	b10b      	cbz	r3, 800bfee <__kernel_rem_pio2+0x56a>
 800bfea:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800bfee:	4662      	mov	r2, ip
 800bff0:	463b      	mov	r3, r7
 800bff2:	9904      	ldr	r1, [sp, #16]
 800bff4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800bff8:	e011      	b.n	800c01e <__kernel_rem_pio2+0x59a>
 800bffa:	2700      	movs	r7, #0
 800bffc:	463d      	mov	r5, r7
 800bffe:	9b06      	ldr	r3, [sp, #24]
 800c000:	aa98      	add	r2, sp, #608	; 0x260
 800c002:	4413      	add	r3, r2
 800c004:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 800c008:	2c00      	cmp	r4, #0
 800c00a:	da0f      	bge.n	800c02c <__kernel_rem_pio2+0x5a8>
 800c00c:	9b00      	ldr	r3, [sp, #0]
 800c00e:	b10b      	cbz	r3, 800c014 <__kernel_rem_pio2+0x590>
 800c010:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800c014:	463a      	mov	r2, r7
 800c016:	462b      	mov	r3, r5
 800c018:	9904      	ldr	r1, [sp, #16]
 800c01a:	e9c1 2300 	strd	r2, r3, [r1]
 800c01e:	9b05      	ldr	r3, [sp, #20]
 800c020:	f003 0007 	and.w	r0, r3, #7
 800c024:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800c028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c02c:	4638      	mov	r0, r7
 800c02e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800c032:	4629      	mov	r1, r5
 800c034:	f7f4 f89a 	bl	800016c <__adddf3>
 800c038:	3c01      	subs	r4, #1
 800c03a:	4607      	mov	r7, r0
 800c03c:	460d      	mov	r5, r1
 800c03e:	e7e3      	b.n	800c008 <__kernel_rem_pio2+0x584>
 800c040:	4660      	mov	r0, ip
 800c042:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c046:	4639      	mov	r1, r7
 800c048:	f7f4 f890 	bl	800016c <__adddf3>
 800c04c:	3e01      	subs	r6, #1
 800c04e:	4684      	mov	ip, r0
 800c050:	460f      	mov	r7, r1
 800c052:	e7b0      	b.n	800bfb6 <__kernel_rem_pio2+0x532>
 800c054:	4639      	mov	r1, r7
 800c056:	e7b5      	b.n	800bfc4 <__kernel_rem_pio2+0x540>
 800c058:	4660      	mov	r0, ip
 800c05a:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800c05e:	4639      	mov	r1, r7
 800c060:	f7f4 f884 	bl	800016c <__adddf3>
 800c064:	3601      	adds	r6, #1
 800c066:	4684      	mov	ip, r0
 800c068:	460f      	mov	r7, r1
 800c06a:	e7ba      	b.n	800bfe2 <__kernel_rem_pio2+0x55e>
 800c06c:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 800c070:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 800c074:	4640      	mov	r0, r8
 800c076:	4649      	mov	r1, r9
 800c078:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c07c:	f7f4 f876 	bl	800016c <__adddf3>
 800c080:	4602      	mov	r2, r0
 800c082:	460b      	mov	r3, r1
 800c084:	4606      	mov	r6, r0
 800c086:	460f      	mov	r7, r1
 800c088:	4640      	mov	r0, r8
 800c08a:	4649      	mov	r1, r9
 800c08c:	f7f4 f86c 	bl	8000168 <__aeabi_dsub>
 800c090:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c094:	f7f4 f86a 	bl	800016c <__adddf3>
 800c098:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c09c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c0a0:	e9ca 6700 	strd	r6, r7, [sl]
 800c0a4:	e757      	b.n	800bf56 <__kernel_rem_pio2+0x4d2>
 800c0a6:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 800c0aa:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 800c0ae:	4630      	mov	r0, r6
 800c0b0:	4639      	mov	r1, r7
 800c0b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c0b6:	f7f4 f859 	bl	800016c <__adddf3>
 800c0ba:	4602      	mov	r2, r0
 800c0bc:	460b      	mov	r3, r1
 800c0be:	4680      	mov	r8, r0
 800c0c0:	4689      	mov	r9, r1
 800c0c2:	4630      	mov	r0, r6
 800c0c4:	4639      	mov	r1, r7
 800c0c6:	f7f4 f84f 	bl	8000168 <__aeabi_dsub>
 800c0ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c0ce:	f7f4 f84d 	bl	800016c <__adddf3>
 800c0d2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800c0d6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c0da:	e9c5 8900 	strd	r8, r9, [r5]
 800c0de:	e73f      	b.n	800bf60 <__kernel_rem_pio2+0x4dc>
 800c0e0:	4638      	mov	r0, r7
 800c0e2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c0e6:	4631      	mov	r1, r6
 800c0e8:	f7f4 f840 	bl	800016c <__adddf3>
 800c0ec:	3c01      	subs	r4, #1
 800c0ee:	4607      	mov	r7, r0
 800c0f0:	460e      	mov	r6, r1
 800c0f2:	e73f      	b.n	800bf74 <__kernel_rem_pio2+0x4f0>
 800c0f4:	9b04      	ldr	r3, [sp, #16]
 800c0f6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800c0fa:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c0fe:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800c102:	601d      	str	r5, [r3, #0]
 800c104:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800c108:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800c10c:	615e      	str	r6, [r3, #20]
 800c10e:	e786      	b.n	800c01e <__kernel_rem_pio2+0x59a>
 800c110:	41700000 	.word	0x41700000
 800c114:	3e700000 	.word	0x3e700000

0800c118 <__kernel_sin>:
 800c118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c11c:	b086      	sub	sp, #24
 800c11e:	e9cd 2300 	strd	r2, r3, [sp]
 800c122:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c126:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c12a:	4682      	mov	sl, r0
 800c12c:	460c      	mov	r4, r1
 800c12e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800c130:	da03      	bge.n	800c13a <__kernel_sin+0x22>
 800c132:	f7f4 fc81 	bl	8000a38 <__aeabi_d2iz>
 800c136:	2800      	cmp	r0, #0
 800c138:	d050      	beq.n	800c1dc <__kernel_sin+0xc4>
 800c13a:	4652      	mov	r2, sl
 800c13c:	4623      	mov	r3, r4
 800c13e:	4650      	mov	r0, sl
 800c140:	4621      	mov	r1, r4
 800c142:	f7f4 f9c9 	bl	80004d8 <__aeabi_dmul>
 800c146:	4606      	mov	r6, r0
 800c148:	460f      	mov	r7, r1
 800c14a:	4602      	mov	r2, r0
 800c14c:	460b      	mov	r3, r1
 800c14e:	4650      	mov	r0, sl
 800c150:	4621      	mov	r1, r4
 800c152:	f7f4 f9c1 	bl	80004d8 <__aeabi_dmul>
 800c156:	a33e      	add	r3, pc, #248	; (adr r3, 800c250 <__kernel_sin+0x138>)
 800c158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c15c:	4680      	mov	r8, r0
 800c15e:	4689      	mov	r9, r1
 800c160:	4630      	mov	r0, r6
 800c162:	4639      	mov	r1, r7
 800c164:	f7f4 f9b8 	bl	80004d8 <__aeabi_dmul>
 800c168:	a33b      	add	r3, pc, #236	; (adr r3, 800c258 <__kernel_sin+0x140>)
 800c16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16e:	f7f3 fffb 	bl	8000168 <__aeabi_dsub>
 800c172:	4632      	mov	r2, r6
 800c174:	463b      	mov	r3, r7
 800c176:	f7f4 f9af 	bl	80004d8 <__aeabi_dmul>
 800c17a:	a339      	add	r3, pc, #228	; (adr r3, 800c260 <__kernel_sin+0x148>)
 800c17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c180:	f7f3 fff4 	bl	800016c <__adddf3>
 800c184:	4632      	mov	r2, r6
 800c186:	463b      	mov	r3, r7
 800c188:	f7f4 f9a6 	bl	80004d8 <__aeabi_dmul>
 800c18c:	a336      	add	r3, pc, #216	; (adr r3, 800c268 <__kernel_sin+0x150>)
 800c18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c192:	f7f3 ffe9 	bl	8000168 <__aeabi_dsub>
 800c196:	4632      	mov	r2, r6
 800c198:	463b      	mov	r3, r7
 800c19a:	f7f4 f99d 	bl	80004d8 <__aeabi_dmul>
 800c19e:	a334      	add	r3, pc, #208	; (adr r3, 800c270 <__kernel_sin+0x158>)
 800c1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a4:	f7f3 ffe2 	bl	800016c <__adddf3>
 800c1a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1ac:	b9dd      	cbnz	r5, 800c1e6 <__kernel_sin+0xce>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	460b      	mov	r3, r1
 800c1b2:	4630      	mov	r0, r6
 800c1b4:	4639      	mov	r1, r7
 800c1b6:	f7f4 f98f 	bl	80004d8 <__aeabi_dmul>
 800c1ba:	a32f      	add	r3, pc, #188	; (adr r3, 800c278 <__kernel_sin+0x160>)
 800c1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c0:	f7f3 ffd2 	bl	8000168 <__aeabi_dsub>
 800c1c4:	4642      	mov	r2, r8
 800c1c6:	464b      	mov	r3, r9
 800c1c8:	f7f4 f986 	bl	80004d8 <__aeabi_dmul>
 800c1cc:	4602      	mov	r2, r0
 800c1ce:	460b      	mov	r3, r1
 800c1d0:	4650      	mov	r0, sl
 800c1d2:	4621      	mov	r1, r4
 800c1d4:	f7f3 ffca 	bl	800016c <__adddf3>
 800c1d8:	4682      	mov	sl, r0
 800c1da:	460c      	mov	r4, r1
 800c1dc:	4650      	mov	r0, sl
 800c1de:	4621      	mov	r1, r4
 800c1e0:	b006      	add	sp, #24
 800c1e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1ec:	4b24      	ldr	r3, [pc, #144]	; (800c280 <__kernel_sin+0x168>)
 800c1ee:	f7f4 f973 	bl	80004d8 <__aeabi_dmul>
 800c1f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1fa:	4640      	mov	r0, r8
 800c1fc:	4649      	mov	r1, r9
 800c1fe:	f7f4 f96b 	bl	80004d8 <__aeabi_dmul>
 800c202:	4602      	mov	r2, r0
 800c204:	460b      	mov	r3, r1
 800c206:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c20a:	f7f3 ffad 	bl	8000168 <__aeabi_dsub>
 800c20e:	4632      	mov	r2, r6
 800c210:	463b      	mov	r3, r7
 800c212:	f7f4 f961 	bl	80004d8 <__aeabi_dmul>
 800c216:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c21a:	f7f3 ffa5 	bl	8000168 <__aeabi_dsub>
 800c21e:	a316      	add	r3, pc, #88	; (adr r3, 800c278 <__kernel_sin+0x160>)
 800c220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c224:	4606      	mov	r6, r0
 800c226:	460f      	mov	r7, r1
 800c228:	4640      	mov	r0, r8
 800c22a:	4649      	mov	r1, r9
 800c22c:	f7f4 f954 	bl	80004d8 <__aeabi_dmul>
 800c230:	4602      	mov	r2, r0
 800c232:	460b      	mov	r3, r1
 800c234:	4630      	mov	r0, r6
 800c236:	4639      	mov	r1, r7
 800c238:	f7f3 ff98 	bl	800016c <__adddf3>
 800c23c:	4602      	mov	r2, r0
 800c23e:	460b      	mov	r3, r1
 800c240:	4650      	mov	r0, sl
 800c242:	4621      	mov	r1, r4
 800c244:	f7f3 ff90 	bl	8000168 <__aeabi_dsub>
 800c248:	e7c6      	b.n	800c1d8 <__kernel_sin+0xc0>
 800c24a:	bf00      	nop
 800c24c:	f3af 8000 	nop.w
 800c250:	5acfd57c 	.word	0x5acfd57c
 800c254:	3de5d93a 	.word	0x3de5d93a
 800c258:	8a2b9ceb 	.word	0x8a2b9ceb
 800c25c:	3e5ae5e6 	.word	0x3e5ae5e6
 800c260:	57b1fe7d 	.word	0x57b1fe7d
 800c264:	3ec71de3 	.word	0x3ec71de3
 800c268:	19c161d5 	.word	0x19c161d5
 800c26c:	3f2a01a0 	.word	0x3f2a01a0
 800c270:	1110f8a6 	.word	0x1110f8a6
 800c274:	3f811111 	.word	0x3f811111
 800c278:	55555549 	.word	0x55555549
 800c27c:	3fc55555 	.word	0x3fc55555
 800c280:	3fe00000 	.word	0x3fe00000

0800c284 <fabs>:
 800c284:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c288:	4619      	mov	r1, r3
 800c28a:	4770      	bx	lr
 800c28c:	0000      	movs	r0, r0
	...

0800c290 <floor>:
 800c290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c294:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800c298:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800c29c:	2e13      	cmp	r6, #19
 800c29e:	4607      	mov	r7, r0
 800c2a0:	460b      	mov	r3, r1
 800c2a2:	460c      	mov	r4, r1
 800c2a4:	4605      	mov	r5, r0
 800c2a6:	dc35      	bgt.n	800c314 <floor+0x84>
 800c2a8:	2e00      	cmp	r6, #0
 800c2aa:	da16      	bge.n	800c2da <floor+0x4a>
 800c2ac:	a336      	add	r3, pc, #216	; (adr r3, 800c388 <floor+0xf8>)
 800c2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b2:	f7f3 ff5b 	bl	800016c <__adddf3>
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	f7f4 fb9d 	bl	80009f8 <__aeabi_dcmpgt>
 800c2be:	b148      	cbz	r0, 800c2d4 <floor+0x44>
 800c2c0:	2c00      	cmp	r4, #0
 800c2c2:	da5b      	bge.n	800c37c <floor+0xec>
 800c2c4:	2500      	movs	r5, #0
 800c2c6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c2ca:	4a31      	ldr	r2, [pc, #196]	; (800c390 <floor+0x100>)
 800c2cc:	433b      	orrs	r3, r7
 800c2ce:	42ab      	cmp	r3, r5
 800c2d0:	bf18      	it	ne
 800c2d2:	4614      	movne	r4, r2
 800c2d4:	4623      	mov	r3, r4
 800c2d6:	462f      	mov	r7, r5
 800c2d8:	e026      	b.n	800c328 <floor+0x98>
 800c2da:	4a2e      	ldr	r2, [pc, #184]	; (800c394 <floor+0x104>)
 800c2dc:	fa42 f806 	asr.w	r8, r2, r6
 800c2e0:	ea01 0208 	and.w	r2, r1, r8
 800c2e4:	4302      	orrs	r2, r0
 800c2e6:	d01f      	beq.n	800c328 <floor+0x98>
 800c2e8:	a327      	add	r3, pc, #156	; (adr r3, 800c388 <floor+0xf8>)
 800c2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ee:	f7f3 ff3d 	bl	800016c <__adddf3>
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	f7f4 fb7f 	bl	80009f8 <__aeabi_dcmpgt>
 800c2fa:	2800      	cmp	r0, #0
 800c2fc:	d0ea      	beq.n	800c2d4 <floor+0x44>
 800c2fe:	2c00      	cmp	r4, #0
 800c300:	bfbe      	ittt	lt
 800c302:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c306:	fa43 f606 	asrlt.w	r6, r3, r6
 800c30a:	19a4      	addlt	r4, r4, r6
 800c30c:	ea24 0408 	bic.w	r4, r4, r8
 800c310:	2500      	movs	r5, #0
 800c312:	e7df      	b.n	800c2d4 <floor+0x44>
 800c314:	2e33      	cmp	r6, #51	; 0x33
 800c316:	dd0b      	ble.n	800c330 <floor+0xa0>
 800c318:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c31c:	d104      	bne.n	800c328 <floor+0x98>
 800c31e:	4602      	mov	r2, r0
 800c320:	f7f3 ff24 	bl	800016c <__adddf3>
 800c324:	4607      	mov	r7, r0
 800c326:	460b      	mov	r3, r1
 800c328:	4638      	mov	r0, r7
 800c32a:	4619      	mov	r1, r3
 800c32c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c330:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c334:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800c338:	fa22 f808 	lsr.w	r8, r2, r8
 800c33c:	ea18 0f00 	tst.w	r8, r0
 800c340:	d0f2      	beq.n	800c328 <floor+0x98>
 800c342:	a311      	add	r3, pc, #68	; (adr r3, 800c388 <floor+0xf8>)
 800c344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c348:	f7f3 ff10 	bl	800016c <__adddf3>
 800c34c:	2200      	movs	r2, #0
 800c34e:	2300      	movs	r3, #0
 800c350:	f7f4 fb52 	bl	80009f8 <__aeabi_dcmpgt>
 800c354:	2800      	cmp	r0, #0
 800c356:	d0bd      	beq.n	800c2d4 <floor+0x44>
 800c358:	2c00      	cmp	r4, #0
 800c35a:	da02      	bge.n	800c362 <floor+0xd2>
 800c35c:	2e14      	cmp	r6, #20
 800c35e:	d103      	bne.n	800c368 <floor+0xd8>
 800c360:	3401      	adds	r4, #1
 800c362:	ea25 0508 	bic.w	r5, r5, r8
 800c366:	e7b5      	b.n	800c2d4 <floor+0x44>
 800c368:	2301      	movs	r3, #1
 800c36a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c36e:	fa03 f606 	lsl.w	r6, r3, r6
 800c372:	4435      	add	r5, r6
 800c374:	42bd      	cmp	r5, r7
 800c376:	bf38      	it	cc
 800c378:	18e4      	addcc	r4, r4, r3
 800c37a:	e7f2      	b.n	800c362 <floor+0xd2>
 800c37c:	2500      	movs	r5, #0
 800c37e:	462c      	mov	r4, r5
 800c380:	e7a8      	b.n	800c2d4 <floor+0x44>
 800c382:	bf00      	nop
 800c384:	f3af 8000 	nop.w
 800c388:	8800759c 	.word	0x8800759c
 800c38c:	7e37e43c 	.word	0x7e37e43c
 800c390:	bff00000 	.word	0xbff00000
 800c394:	000fffff 	.word	0x000fffff

0800c398 <matherr>:
 800c398:	2000      	movs	r0, #0
 800c39a:	4770      	bx	lr

0800c39c <nan>:
 800c39c:	2000      	movs	r0, #0
 800c39e:	4901      	ldr	r1, [pc, #4]	; (800c3a4 <nan+0x8>)
 800c3a0:	4770      	bx	lr
 800c3a2:	bf00      	nop
 800c3a4:	7ff80000 	.word	0x7ff80000

0800c3a8 <scalbn>:
 800c3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3aa:	4616      	mov	r6, r2
 800c3ac:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c3b0:	4604      	mov	r4, r0
 800c3b2:	460d      	mov	r5, r1
 800c3b4:	460b      	mov	r3, r1
 800c3b6:	b982      	cbnz	r2, 800c3da <scalbn+0x32>
 800c3b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c3bc:	4303      	orrs	r3, r0
 800c3be:	d034      	beq.n	800c42a <scalbn+0x82>
 800c3c0:	4b2d      	ldr	r3, [pc, #180]	; (800c478 <scalbn+0xd0>)
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	f7f4 f888 	bl	80004d8 <__aeabi_dmul>
 800c3c8:	4b2c      	ldr	r3, [pc, #176]	; (800c47c <scalbn+0xd4>)
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	429e      	cmp	r6, r3
 800c3ce:	460d      	mov	r5, r1
 800c3d0:	da0d      	bge.n	800c3ee <scalbn+0x46>
 800c3d2:	a325      	add	r3, pc, #148	; (adr r3, 800c468 <scalbn+0xc0>)
 800c3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d8:	e01c      	b.n	800c414 <scalbn+0x6c>
 800c3da:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800c3de:	42ba      	cmp	r2, r7
 800c3e0:	d109      	bne.n	800c3f6 <scalbn+0x4e>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	f7f3 fec2 	bl	800016c <__adddf3>
 800c3e8:	4604      	mov	r4, r0
 800c3ea:	460d      	mov	r5, r1
 800c3ec:	e01d      	b.n	800c42a <scalbn+0x82>
 800c3ee:	460b      	mov	r3, r1
 800c3f0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c3f4:	3a36      	subs	r2, #54	; 0x36
 800c3f6:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c3fa:	4432      	add	r2, r6
 800c3fc:	428a      	cmp	r2, r1
 800c3fe:	dd0c      	ble.n	800c41a <scalbn+0x72>
 800c400:	4622      	mov	r2, r4
 800c402:	462b      	mov	r3, r5
 800c404:	a11a      	add	r1, pc, #104	; (adr r1, 800c470 <scalbn+0xc8>)
 800c406:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c40a:	f000 f83b 	bl	800c484 <copysign>
 800c40e:	a318      	add	r3, pc, #96	; (adr r3, 800c470 <scalbn+0xc8>)
 800c410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c414:	f7f4 f860 	bl	80004d8 <__aeabi_dmul>
 800c418:	e7e6      	b.n	800c3e8 <scalbn+0x40>
 800c41a:	2a00      	cmp	r2, #0
 800c41c:	dd08      	ble.n	800c430 <scalbn+0x88>
 800c41e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c422:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c426:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c42a:	4620      	mov	r0, r4
 800c42c:	4629      	mov	r1, r5
 800c42e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c430:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c434:	da0b      	bge.n	800c44e <scalbn+0xa6>
 800c436:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c43a:	429e      	cmp	r6, r3
 800c43c:	4622      	mov	r2, r4
 800c43e:	462b      	mov	r3, r5
 800c440:	dce0      	bgt.n	800c404 <scalbn+0x5c>
 800c442:	a109      	add	r1, pc, #36	; (adr r1, 800c468 <scalbn+0xc0>)
 800c444:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c448:	f000 f81c 	bl	800c484 <copysign>
 800c44c:	e7c1      	b.n	800c3d2 <scalbn+0x2a>
 800c44e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c452:	3236      	adds	r2, #54	; 0x36
 800c454:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c458:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c45c:	4620      	mov	r0, r4
 800c45e:	4629      	mov	r1, r5
 800c460:	2200      	movs	r2, #0
 800c462:	4b07      	ldr	r3, [pc, #28]	; (800c480 <scalbn+0xd8>)
 800c464:	e7d6      	b.n	800c414 <scalbn+0x6c>
 800c466:	bf00      	nop
 800c468:	c2f8f359 	.word	0xc2f8f359
 800c46c:	01a56e1f 	.word	0x01a56e1f
 800c470:	8800759c 	.word	0x8800759c
 800c474:	7e37e43c 	.word	0x7e37e43c
 800c478:	43500000 	.word	0x43500000
 800c47c:	ffff3cb0 	.word	0xffff3cb0
 800c480:	3c900000 	.word	0x3c900000

0800c484 <copysign>:
 800c484:	b530      	push	{r4, r5, lr}
 800c486:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800c48a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c48e:	ea42 0503 	orr.w	r5, r2, r3
 800c492:	4629      	mov	r1, r5
 800c494:	bd30      	pop	{r4, r5, pc}
	...

0800c498 <_init>:
 800c498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c49a:	bf00      	nop
 800c49c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c49e:	bc08      	pop	{r3}
 800c4a0:	469e      	mov	lr, r3
 800c4a2:	4770      	bx	lr

0800c4a4 <_fini>:
 800c4a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4a6:	bf00      	nop
 800c4a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4aa:	bc08      	pop	{r3}
 800c4ac:	469e      	mov	lr, r3
 800c4ae:	4770      	bx	lr
