Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 12:35:21 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.842        0.000                      0                 1092        0.106        0.000                      0                 1092        3.000        0.000                       0                   510  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
cClk/inst/Clk100MHz        {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard  {0.000 19.863}     39.725          25.173          
  clkfbout_ClockingWizard  {0.000 20.000}     40.000          25.000          
sys_clk_pin                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cClk/inst/Clk100MHz                                                                                                                                                          3.000        0.000                       0                     1  
  PixelClk_ClockingWizard       28.197        0.000                      0                  798        0.106        0.000                      0                  798       19.363        0.000                       0                   387  
  clkfbout_ClockingWizard                                                                                                                                                   37.845        0.000                       0                     3  
sys_clk_pin                      5.842        0.000                      0                  294        0.112        0.000                      0                  294        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cClk/inst/Clk100MHz
  To Clock:  cClk/inst/Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cClk/inst/Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cClk/inst/Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       28.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.197ns  (required time - arrival time)
  Source:                 cFramer/cBres/p1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/err_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 4.397ns (39.014%)  route 6.873ns (60.986%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.220 - 39.725 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.697     1.699    cFramer/cBres/PixelClk
    SLICE_X77Y73         FDRE                                         r  cFramer/cBres/p1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  cFramer/cBres/p1_reg[0][0]/Q
                         net (fo=4, routed)           1.226     3.345    cFramer/cBres/p1_reg[0]_0[0]
    SLICE_X71Y73         LUT2 (Prop_lut2_I1_O)        0.299     3.644 r  cFramer/cBres/dx2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.644    cFramer/cBres/dx2_carry_i_4_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.176 r  cFramer/cBres/dx2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.176    cFramer/cBres/dx2_carry_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.290 r  cFramer/cBres/dx2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.299    cFramer/cBres/dx2_carry__0_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.538 f  cFramer/cBres/dx2_carry__1/O[2]
                         net (fo=7, routed)           1.136     5.674    cFramer/cBres/dx2_carry__1_n_5
    SLICE_X70Y76         LUT2 (Prop_lut2_I0_O)        0.302     5.976 r  cFramer/cBres/dx1__4_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.976    cFramer/cBres/dx1__4_carry__0_i_7_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.509 r  cFramer/cBres/dx1__4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    cFramer/cBres/dx1__4_carry__0_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  cFramer/cBres/dx1__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    cFramer/cBres/dx1__4_carry__1_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  cFramer/cBres/dx1__4_carry__2/CO[3]
                         net (fo=93, routed)          2.497     9.239    cFramer/cBres/dx1
    SLICE_X72Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  cFramer/cBres/err0_carry_i_4/O
                         net (fo=1, routed)           0.604     9.968    cFramer/cBres/err1[0]
    SLICE_X72Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.494 r  cFramer/cBres/err0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.494    cFramer/cBres/err0_carry_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  cFramer/cBres/err0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    cFramer/cBres/err0_carry__0_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  cFramer/cBres/err0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.722    cFramer/cBres/err0_carry__1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  cFramer/cBres/err0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.845    cFramer/cBres/err0_carry__2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  cFramer/cBres/err0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.959    cFramer/cBres/err0_carry__3_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.272 r  cFramer/cBres/err0_carry__4/O[3]
                         net (fo=1, routed)           1.392    12.664    cFramer/cBres/in8[23]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.306    12.970 r  cFramer/cBres/err[23]_i_1/O
                         net (fo=1, routed)           0.000    12.970    cFramer/cBres/err[23]_i_1_n_0
    SLICE_X64Y74         FDSE                                         r  cFramer/cBres/err_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    41.408    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.492    41.220    cFramer/cBres/PixelClk
    SLICE_X64Y74         FDSE                                         r  cFramer/cBres/err_reg[23]/C
                         clock pessimism              0.079    41.299    
                         clock uncertainty           -0.164    41.136    
    SLICE_X64Y74         FDSE (Setup_fdse_C_D)        0.031    41.167    cFramer/cBres/err_reg[23]
  -------------------------------------------------------------------
                         required time                         41.167    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                 28.197    

Slack (MET) :             28.452ns  (required time - arrival time)
  Source:                 cFramer/cBres/p1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/err_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.017ns  (logic 4.301ns (39.040%)  route 6.716ns (60.960%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.221 - 39.725 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.697     1.699    cFramer/cBres/PixelClk
    SLICE_X77Y73         FDRE                                         r  cFramer/cBres/p1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  cFramer/cBres/p1_reg[0][0]/Q
                         net (fo=4, routed)           1.226     3.345    cFramer/cBres/p1_reg[0]_0[0]
    SLICE_X71Y73         LUT2 (Prop_lut2_I1_O)        0.299     3.644 r  cFramer/cBres/dx2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.644    cFramer/cBres/dx2_carry_i_4_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.176 r  cFramer/cBres/dx2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.176    cFramer/cBres/dx2_carry_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.290 r  cFramer/cBres/dx2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.299    cFramer/cBres/dx2_carry__0_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.538 f  cFramer/cBres/dx2_carry__1/O[2]
                         net (fo=7, routed)           1.136     5.674    cFramer/cBres/dx2_carry__1_n_5
    SLICE_X70Y76         LUT2 (Prop_lut2_I0_O)        0.302     5.976 r  cFramer/cBres/dx1__4_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.976    cFramer/cBres/dx1__4_carry__0_i_7_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.509 r  cFramer/cBres/dx1__4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    cFramer/cBres/dx1__4_carry__0_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  cFramer/cBres/dx1__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    cFramer/cBres/dx1__4_carry__1_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  cFramer/cBres/dx1__4_carry__2/CO[3]
                         net (fo=93, routed)          2.497     9.239    cFramer/cBres/dx1
    SLICE_X72Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  cFramer/cBres/err0_carry_i_4/O
                         net (fo=1, routed)           0.604     9.968    cFramer/cBres/err1[0]
    SLICE_X72Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.494 r  cFramer/cBres/err0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.494    cFramer/cBres/err0_carry_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  cFramer/cBres/err0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    cFramer/cBres/err0_carry__0_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  cFramer/cBres/err0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.722    cFramer/cBres/err0_carry__1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  cFramer/cBres/err0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.845    cFramer/cBres/err0_carry__2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.179 r  cFramer/cBres/err0_carry__3/O[1]
                         net (fo=1, routed)           1.234    12.413    cFramer/cBres/in8[17]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.303    12.716 r  cFramer/cBres/err[17]_i_1/O
                         net (fo=1, routed)           0.000    12.716    cFramer/cBres/err[17]_i_1_n_0
    SLICE_X63Y73         FDSE                                         r  cFramer/cBres/err_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    41.408    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.493    41.221    cFramer/cBres/PixelClk
    SLICE_X63Y73         FDSE                                         r  cFramer/cBres/err_reg[17]/C
                         clock pessimism              0.079    41.300    
                         clock uncertainty           -0.164    41.137    
    SLICE_X63Y73         FDSE (Setup_fdse_C_D)        0.031    41.168    cFramer/cBres/err_reg[17]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                 28.452    

Slack (MET) :             28.468ns  (required time - arrival time)
  Source:                 cFramer/cBres/p1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/err_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        10.997ns  (logic 4.433ns (40.311%)  route 6.564ns (59.689%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.220 - 39.725 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.697     1.699    cFramer/cBres/PixelClk
    SLICE_X77Y73         FDRE                                         r  cFramer/cBres/p1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  cFramer/cBres/p1_reg[0][0]/Q
                         net (fo=4, routed)           1.226     3.345    cFramer/cBres/p1_reg[0]_0[0]
    SLICE_X71Y73         LUT2 (Prop_lut2_I1_O)        0.299     3.644 r  cFramer/cBres/dx2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.644    cFramer/cBres/dx2_carry_i_4_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.176 r  cFramer/cBres/dx2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.176    cFramer/cBres/dx2_carry_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.290 r  cFramer/cBres/dx2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.299    cFramer/cBres/dx2_carry__0_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.538 f  cFramer/cBres/dx2_carry__1/O[2]
                         net (fo=7, routed)           1.136     5.674    cFramer/cBres/dx2_carry__1_n_5
    SLICE_X70Y76         LUT2 (Prop_lut2_I0_O)        0.302     5.976 r  cFramer/cBres/dx1__4_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.976    cFramer/cBres/dx1__4_carry__0_i_7_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.509 r  cFramer/cBres/dx1__4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    cFramer/cBres/dx1__4_carry__0_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  cFramer/cBres/dx1__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    cFramer/cBres/dx1__4_carry__1_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  cFramer/cBres/dx1__4_carry__2/CO[3]
                         net (fo=93, routed)          2.497     9.239    cFramer/cBres/dx1
    SLICE_X72Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  cFramer/cBres/err0_carry_i_4/O
                         net (fo=1, routed)           0.604     9.968    cFramer/cBres/err1[0]
    SLICE_X72Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.494 r  cFramer/cBres/err0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.494    cFramer/cBres/err0_carry_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  cFramer/cBres/err0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    cFramer/cBres/err0_carry__0_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  cFramer/cBres/err0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.722    cFramer/cBres/err0_carry__1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  cFramer/cBres/err0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.845    cFramer/cBres/err0_carry__2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  cFramer/cBres/err0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.959    cFramer/cBres/err0_carry__3_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.073 r  cFramer/cBres/err0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.073    cFramer/cBres/err0_carry__4_n_0
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.312 r  cFramer/cBres/err0_carry__5/O[2]
                         net (fo=1, routed)           1.083    12.394    cFramer/cBres/in8[26]
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.302    12.696 r  cFramer/cBres/err[26]_i_1/O
                         net (fo=1, routed)           0.000    12.696    cFramer/cBres/err[26]_i_1_n_0
    SLICE_X64Y75         FDSE                                         r  cFramer/cBres/err_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    41.408    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.492    41.220    cFramer/cBres/PixelClk
    SLICE_X64Y75         FDSE                                         r  cFramer/cBres/err_reg[26]/C
                         clock pessimism              0.079    41.299    
                         clock uncertainty           -0.164    41.136    
    SLICE_X64Y75         FDSE (Setup_fdse_C_D)        0.029    41.165    cFramer/cBres/err_reg[26]
  -------------------------------------------------------------------
                         required time                         41.165    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                 28.468    

Slack (MET) :             28.529ns  (required time - arrival time)
  Source:                 cFramer/cBres/p1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/err_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        10.939ns  (logic 4.205ns (38.440%)  route 6.734ns (61.560%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.221 - 39.725 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.697     1.699    cFramer/cBres/PixelClk
    SLICE_X77Y73         FDRE                                         r  cFramer/cBres/p1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  cFramer/cBres/p1_reg[0][0]/Q
                         net (fo=4, routed)           1.226     3.345    cFramer/cBres/p1_reg[0]_0[0]
    SLICE_X71Y73         LUT2 (Prop_lut2_I1_O)        0.299     3.644 r  cFramer/cBres/dx2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.644    cFramer/cBres/dx2_carry_i_4_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.176 r  cFramer/cBres/dx2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.176    cFramer/cBres/dx2_carry_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.290 r  cFramer/cBres/dx2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.299    cFramer/cBres/dx2_carry__0_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.538 f  cFramer/cBres/dx2_carry__1/O[2]
                         net (fo=7, routed)           1.136     5.674    cFramer/cBres/dx2_carry__1_n_5
    SLICE_X70Y76         LUT2 (Prop_lut2_I0_O)        0.302     5.976 r  cFramer/cBres/dx1__4_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.976    cFramer/cBres/dx1__4_carry__0_i_7_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.509 r  cFramer/cBres/dx1__4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    cFramer/cBres/dx1__4_carry__0_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  cFramer/cBres/dx1__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    cFramer/cBres/dx1__4_carry__1_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  cFramer/cBres/dx1__4_carry__2/CO[3]
                         net (fo=93, routed)          2.497     9.239    cFramer/cBres/dx1
    SLICE_X72Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  cFramer/cBres/err0_carry_i_4/O
                         net (fo=1, routed)           0.604     9.968    cFramer/cBres/err1[0]
    SLICE_X72Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.494 r  cFramer/cBres/err0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.494    cFramer/cBres/err0_carry_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  cFramer/cBres/err0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    cFramer/cBres/err0_carry__0_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  cFramer/cBres/err0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.722    cFramer/cBres/err0_carry__1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  cFramer/cBres/err0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.845    cFramer/cBres/err0_carry__2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.084 r  cFramer/cBres/err0_carry__3/O[2]
                         net (fo=1, routed)           1.253    12.337    cFramer/cBres/in8[18]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.639 r  cFramer/cBres/err[18]_i_1/O
                         net (fo=1, routed)           0.000    12.639    cFramer/cBres/err[18]_i_1_n_0
    SLICE_X63Y73         FDSE                                         r  cFramer/cBres/err_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    41.408    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.493    41.221    cFramer/cBres/PixelClk
    SLICE_X63Y73         FDSE                                         r  cFramer/cBres/err_reg[18]/C
                         clock pessimism              0.079    41.300    
                         clock uncertainty           -0.164    41.137    
    SLICE_X63Y73         FDSE (Setup_fdse_C_D)        0.031    41.168    cFramer/cBres/err_reg[18]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                 28.529    

Slack (MET) :             28.533ns  (required time - arrival time)
  Source:                 cFramer/cBres/p1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/err_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 4.185ns (38.277%)  route 6.748ns (61.723%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.221 - 39.725 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.697     1.699    cFramer/cBres/PixelClk
    SLICE_X77Y73         FDRE                                         r  cFramer/cBres/p1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  cFramer/cBres/p1_reg[0][0]/Q
                         net (fo=4, routed)           1.226     3.345    cFramer/cBres/p1_reg[0]_0[0]
    SLICE_X71Y73         LUT2 (Prop_lut2_I1_O)        0.299     3.644 r  cFramer/cBres/dx2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.644    cFramer/cBres/dx2_carry_i_4_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.176 r  cFramer/cBres/dx2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.176    cFramer/cBres/dx2_carry_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.290 r  cFramer/cBres/dx2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.299    cFramer/cBres/dx2_carry__0_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.538 f  cFramer/cBres/dx2_carry__1/O[2]
                         net (fo=7, routed)           1.136     5.674    cFramer/cBres/dx2_carry__1_n_5
    SLICE_X70Y76         LUT2 (Prop_lut2_I0_O)        0.302     5.976 r  cFramer/cBres/dx1__4_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.976    cFramer/cBres/dx1__4_carry__0_i_7_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.509 r  cFramer/cBres/dx1__4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    cFramer/cBres/dx1__4_carry__0_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  cFramer/cBres/dx1__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    cFramer/cBres/dx1__4_carry__1_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  cFramer/cBres/dx1__4_carry__2/CO[3]
                         net (fo=93, routed)          2.497     9.239    cFramer/cBres/dx1
    SLICE_X72Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  cFramer/cBres/err0_carry_i_4/O
                         net (fo=1, routed)           0.604     9.968    cFramer/cBres/err1[0]
    SLICE_X72Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.494 r  cFramer/cBres/err0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.494    cFramer/cBres/err0_carry_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  cFramer/cBres/err0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    cFramer/cBres/err0_carry__0_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  cFramer/cBres/err0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.722    cFramer/cBres/err0_carry__1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  cFramer/cBres/err0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.845    cFramer/cBres/err0_carry__2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.067 r  cFramer/cBres/err0_carry__3/O[0]
                         net (fo=1, routed)           1.267    12.334    cFramer/cBres/in8[16]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.299    12.633 r  cFramer/cBres/err[16]_i_1/O
                         net (fo=1, routed)           0.000    12.633    cFramer/cBres/err[16]_i_1_n_0
    SLICE_X63Y73         FDSE                                         r  cFramer/cBres/err_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    41.408    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.493    41.221    cFramer/cBres/PixelClk
    SLICE_X63Y73         FDSE                                         r  cFramer/cBres/err_reg[16]/C
                         clock pessimism              0.079    41.300    
                         clock uncertainty           -0.164    41.137    
    SLICE_X63Y73         FDSE (Setup_fdse_C_D)        0.029    41.166    cFramer/cBres/err_reg[16]
  -------------------------------------------------------------------
                         required time                         41.166    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                 28.533    

Slack (MET) :             28.566ns  (required time - arrival time)
  Source:                 cFramer/cBres/p1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/err_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        10.905ns  (logic 4.187ns (38.396%)  route 6.718ns (61.604%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.223 - 39.725 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.697     1.699    cFramer/cBres/PixelClk
    SLICE_X77Y73         FDRE                                         r  cFramer/cBres/p1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  cFramer/cBres/p1_reg[0][0]/Q
                         net (fo=4, routed)           1.226     3.345    cFramer/cBres/p1_reg[0]_0[0]
    SLICE_X71Y73         LUT2 (Prop_lut2_I1_O)        0.299     3.644 r  cFramer/cBres/dx2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.644    cFramer/cBres/dx2_carry_i_4_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.176 r  cFramer/cBres/dx2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.176    cFramer/cBres/dx2_carry_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.290 r  cFramer/cBres/dx2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.299    cFramer/cBres/dx2_carry__0_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.538 f  cFramer/cBres/dx2_carry__1/O[2]
                         net (fo=7, routed)           1.136     5.674    cFramer/cBres/dx2_carry__1_n_5
    SLICE_X70Y76         LUT2 (Prop_lut2_I0_O)        0.302     5.976 r  cFramer/cBres/dx1__4_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.976    cFramer/cBres/dx1__4_carry__0_i_7_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.509 r  cFramer/cBres/dx1__4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    cFramer/cBres/dx1__4_carry__0_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  cFramer/cBres/dx1__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    cFramer/cBres/dx1__4_carry__1_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  cFramer/cBres/dx1__4_carry__2/CO[3]
                         net (fo=93, routed)          2.497     9.239    cFramer/cBres/dx1
    SLICE_X72Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  cFramer/cBres/err0_carry_i_4/O
                         net (fo=1, routed)           0.604     9.968    cFramer/cBres/err1[0]
    SLICE_X72Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.494 r  cFramer/cBres/err0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.494    cFramer/cBres/err0_carry_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  cFramer/cBres/err0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    cFramer/cBres/err0_carry__0_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  cFramer/cBres/err0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.722    cFramer/cBres/err0_carry__1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.056 r  cFramer/cBres/err0_carry__2/O[1]
                         net (fo=1, routed)           1.245    12.301    cFramer/cBres/in8[13]
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.303    12.604 r  cFramer/cBres/err[13]_i_1/O
                         net (fo=1, routed)           0.000    12.604    cFramer/cBres/err[13]_i_1_n_0
    SLICE_X71Y72         FDSE                                         r  cFramer/cBres/err_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    41.408    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.495    41.223    cFramer/cBres/PixelClk
    SLICE_X71Y72         FDSE                                         r  cFramer/cBres/err_reg[13]/C
                         clock pessimism              0.079    41.302    
                         clock uncertainty           -0.164    41.139    
    SLICE_X71Y72         FDSE (Setup_fdse_C_D)        0.031    41.170    cFramer/cBres/err_reg[13]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                 28.566    

Slack (MET) :             28.644ns  (required time - arrival time)
  Source:                 cFramer/cBres/p1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/err_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        10.828ns  (logic 4.169ns (38.502%)  route 6.659ns (61.498%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.225 - 39.725 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.697     1.699    cFramer/cBres/PixelClk
    SLICE_X77Y73         FDRE                                         r  cFramer/cBres/p1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  cFramer/cBres/p1_reg[0][0]/Q
                         net (fo=4, routed)           1.226     3.345    cFramer/cBres/p1_reg[0]_0[0]
    SLICE_X71Y73         LUT2 (Prop_lut2_I1_O)        0.299     3.644 r  cFramer/cBres/dx2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.644    cFramer/cBres/dx2_carry_i_4_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.176 r  cFramer/cBres/dx2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.176    cFramer/cBres/dx2_carry_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.290 r  cFramer/cBres/dx2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.299    cFramer/cBres/dx2_carry__0_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.538 f  cFramer/cBres/dx2_carry__1/O[2]
                         net (fo=7, routed)           1.136     5.674    cFramer/cBres/dx2_carry__1_n_5
    SLICE_X70Y76         LUT2 (Prop_lut2_I0_O)        0.302     5.976 r  cFramer/cBres/dx1__4_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.976    cFramer/cBres/dx1__4_carry__0_i_7_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.509 r  cFramer/cBres/dx1__4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    cFramer/cBres/dx1__4_carry__0_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  cFramer/cBres/dx1__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    cFramer/cBres/dx1__4_carry__1_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  cFramer/cBres/dx1__4_carry__2/CO[3]
                         net (fo=93, routed)          2.497     9.239    cFramer/cBres/dx1
    SLICE_X72Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  cFramer/cBres/err0_carry_i_4/O
                         net (fo=1, routed)           0.604     9.968    cFramer/cBres/err1[0]
    SLICE_X72Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.494 r  cFramer/cBres/err0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.494    cFramer/cBres/err0_carry_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  cFramer/cBres/err0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    cFramer/cBres/err0_carry__0_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  cFramer/cBres/err0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.722    cFramer/cBres/err0_carry__1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.035 r  cFramer/cBres/err0_carry__2/O[3]
                         net (fo=1, routed)           1.187    12.221    cFramer/cBres/in8[15]
    SLICE_X71Y71         LUT6 (Prop_lut6_I5_O)        0.306    12.527 r  cFramer/cBres/err[15]_i_1/O
                         net (fo=1, routed)           0.000    12.527    cFramer/cBres/err[15]_i_1_n_0
    SLICE_X71Y71         FDSE                                         r  cFramer/cBres/err_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    41.408    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.497    41.225    cFramer/cBres/PixelClk
    SLICE_X71Y71         FDSE                                         r  cFramer/cBres/err_reg[15]/C
                         clock pessimism              0.079    41.304    
                         clock uncertainty           -0.164    41.141    
    SLICE_X71Y71         FDSE (Setup_fdse_C_D)        0.031    41.172    cFramer/cBres/err_reg[15]
  -------------------------------------------------------------------
                         required time                         41.172    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                 28.644    

Slack (MET) :             28.655ns  (required time - arrival time)
  Source:                 cFramer/cBres/p1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/err_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 4.529ns (41.875%)  route 6.287ns (58.125%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.223 - 39.725 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.697     1.699    cFramer/cBres/PixelClk
    SLICE_X77Y73         FDRE                                         r  cFramer/cBres/p1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  cFramer/cBres/p1_reg[0][0]/Q
                         net (fo=4, routed)           1.226     3.345    cFramer/cBres/p1_reg[0]_0[0]
    SLICE_X71Y73         LUT2 (Prop_lut2_I1_O)        0.299     3.644 r  cFramer/cBres/dx2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.644    cFramer/cBres/dx2_carry_i_4_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.176 r  cFramer/cBres/dx2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.176    cFramer/cBres/dx2_carry_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.290 r  cFramer/cBres/dx2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.299    cFramer/cBres/dx2_carry__0_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.538 f  cFramer/cBres/dx2_carry__1/O[2]
                         net (fo=7, routed)           1.136     5.674    cFramer/cBres/dx2_carry__1_n_5
    SLICE_X70Y76         LUT2 (Prop_lut2_I0_O)        0.302     5.976 r  cFramer/cBres/dx1__4_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.976    cFramer/cBres/dx1__4_carry__0_i_7_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.509 r  cFramer/cBres/dx1__4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    cFramer/cBres/dx1__4_carry__0_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  cFramer/cBres/dx1__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    cFramer/cBres/dx1__4_carry__1_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  cFramer/cBres/dx1__4_carry__2/CO[3]
                         net (fo=93, routed)          2.497     9.239    cFramer/cBres/dx1
    SLICE_X72Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  cFramer/cBres/err0_carry_i_4/O
                         net (fo=1, routed)           0.604     9.968    cFramer/cBres/err1[0]
    SLICE_X72Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.494 r  cFramer/cBres/err0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.494    cFramer/cBres/err0_carry_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  cFramer/cBres/err0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    cFramer/cBres/err0_carry__0_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  cFramer/cBres/err0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.722    cFramer/cBres/err0_carry__1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  cFramer/cBres/err0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.845    cFramer/cBres/err0_carry__2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  cFramer/cBres/err0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.959    cFramer/cBres/err0_carry__3_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.073 r  cFramer/cBres/err0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.073    cFramer/cBres/err0_carry__4_n_0
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.407 r  cFramer/cBres/err0_carry__5/O[1]
                         net (fo=1, routed)           0.805    12.212    cFramer/cBres/in8[25]
    SLICE_X69Y77         LUT6 (Prop_lut6_I5_O)        0.303    12.515 r  cFramer/cBres/err[25]_i_1/O
                         net (fo=1, routed)           0.000    12.515    cFramer/cBres/err[25]_i_1_n_0
    SLICE_X69Y77         FDSE                                         r  cFramer/cBres/err_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    41.408    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.495    41.223    cFramer/cBres/PixelClk
    SLICE_X69Y77         FDSE                                         r  cFramer/cBres/err_reg[25]/C
                         clock pessimism              0.079    41.302    
                         clock uncertainty           -0.164    41.139    
    SLICE_X69Y77         FDSE (Setup_fdse_C_D)        0.031    41.170    cFramer/cBres/err_reg[25]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 28.655    

Slack (MET) :             28.705ns  (required time - arrival time)
  Source:                 cFramer/cBres/p1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/err_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        10.765ns  (logic 4.527ns (42.052%)  route 6.238ns (57.948%))
  Logic Levels:           18  (CARRY4=14 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.225 - 39.725 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.697     1.699    cFramer/cBres/PixelClk
    SLICE_X77Y73         FDRE                                         r  cFramer/cBres/p1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  cFramer/cBres/p1_reg[0][0]/Q
                         net (fo=4, routed)           1.226     3.345    cFramer/cBres/p1_reg[0]_0[0]
    SLICE_X71Y73         LUT2 (Prop_lut2_I1_O)        0.299     3.644 r  cFramer/cBres/dx2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.644    cFramer/cBres/dx2_carry_i_4_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.176 r  cFramer/cBres/dx2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.176    cFramer/cBres/dx2_carry_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.290 r  cFramer/cBres/dx2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.299    cFramer/cBres/dx2_carry__0_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.538 f  cFramer/cBres/dx2_carry__1/O[2]
                         net (fo=7, routed)           1.136     5.674    cFramer/cBres/dx2_carry__1_n_5
    SLICE_X70Y76         LUT2 (Prop_lut2_I0_O)        0.302     5.976 r  cFramer/cBres/dx1__4_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.976    cFramer/cBres/dx1__4_carry__0_i_7_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.509 r  cFramer/cBres/dx1__4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    cFramer/cBres/dx1__4_carry__0_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  cFramer/cBres/dx1__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    cFramer/cBres/dx1__4_carry__1_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  cFramer/cBres/dx1__4_carry__2/CO[3]
                         net (fo=93, routed)          2.497     9.239    cFramer/cBres/dx1
    SLICE_X72Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  cFramer/cBres/err0_carry_i_4/O
                         net (fo=1, routed)           0.604     9.968    cFramer/cBres/err1[0]
    SLICE_X72Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.494 r  cFramer/cBres/err0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.494    cFramer/cBres/err0_carry_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  cFramer/cBres/err0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    cFramer/cBres/err0_carry__0_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  cFramer/cBres/err0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.722    cFramer/cBres/err0_carry__1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  cFramer/cBres/err0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.845    cFramer/cBres/err0_carry__2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  cFramer/cBres/err0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.959    cFramer/cBres/err0_carry__3_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.073 r  cFramer/cBres/err0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.073    cFramer/cBres/err0_carry__4_n_0
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  cFramer/cBres/err0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.187    cFramer/cBres/err0_carry__5_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.409 r  cFramer/cBres/err0_carry__6/O[0]
                         net (fo=1, routed)           0.757    12.166    cFramer/cBres/in8[28]
    SLICE_X69Y78         LUT6 (Prop_lut6_I5_O)        0.299    12.465 r  cFramer/cBres/err[28]_i_1/O
                         net (fo=1, routed)           0.000    12.465    cFramer/cBres/err[28]_i_1_n_0
    SLICE_X69Y78         FDSE                                         r  cFramer/cBres/err_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    41.408    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.497    41.225    cFramer/cBres/PixelClk
    SLICE_X69Y78         FDSE                                         r  cFramer/cBres/err_reg[28]/C
                         clock pessimism              0.079    41.304    
                         clock uncertainty           -0.164    41.141    
    SLICE_X69Y78         FDSE (Setup_fdse_C_D)        0.029    41.170    cFramer/cBres/err_reg[28]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                 28.705    

Slack (MET) :             28.707ns  (required time - arrival time)
  Source:                 cFramer/cBres/p1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/err_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        10.764ns  (logic 4.319ns (40.124%)  route 6.445ns (59.876%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.223 - 39.725 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.809     1.809    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.697     1.699    cFramer/cBres/PixelClk
    SLICE_X77Y73         FDRE                                         r  cFramer/cBres/p1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.419     2.118 r  cFramer/cBres/p1_reg[0][0]/Q
                         net (fo=4, routed)           1.226     3.345    cFramer/cBres/p1_reg[0]_0[0]
    SLICE_X71Y73         LUT2 (Prop_lut2_I1_O)        0.299     3.644 r  cFramer/cBres/dx2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.644    cFramer/cBres/dx2_carry_i_4_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.176 r  cFramer/cBres/dx2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.176    cFramer/cBres/dx2_carry_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.290 r  cFramer/cBres/dx2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.299    cFramer/cBres/dx2_carry__0_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.538 f  cFramer/cBres/dx2_carry__1/O[2]
                         net (fo=7, routed)           1.136     5.674    cFramer/cBres/dx2_carry__1_n_5
    SLICE_X70Y76         LUT2 (Prop_lut2_I0_O)        0.302     5.976 r  cFramer/cBres/dx1__4_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.976    cFramer/cBres/dx1__4_carry__0_i_7_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.509 r  cFramer/cBres/dx1__4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    cFramer/cBres/dx1__4_carry__0_n_0
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  cFramer/cBres/dx1__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    cFramer/cBres/dx1__4_carry__1_n_0
    SLICE_X70Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.743 r  cFramer/cBres/dx1__4_carry__2/CO[3]
                         net (fo=93, routed)          2.497     9.239    cFramer/cBres/dx1
    SLICE_X72Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  cFramer/cBres/err0_carry_i_4/O
                         net (fo=1, routed)           0.604     9.968    cFramer/cBres/err1[0]
    SLICE_X72Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.494 r  cFramer/cBres/err0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.494    cFramer/cBres/err0_carry_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  cFramer/cBres/err0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    cFramer/cBres/err0_carry__0_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  cFramer/cBres/err0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.722    cFramer/cBres/err0_carry__1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  cFramer/cBres/err0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    10.845    cFramer/cBres/err0_carry__2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  cFramer/cBres/err0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.959    cFramer/cBres/err0_carry__3_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.198 r  cFramer/cBres/err0_carry__4/O[2]
                         net (fo=1, routed)           0.964    12.162    cFramer/cBres/in8[22]
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.302    12.464 r  cFramer/cBres/err[22]_i_1/O
                         net (fo=1, routed)           0.000    12.464    cFramer/cBres/err[22]_i_1_n_0
    SLICE_X71Y72         FDSE                                         r  cFramer/cBres/err_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.683    41.408    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         1.495    41.223    cFramer/cBres/PixelClk
    SLICE_X71Y72         FDSE                                         r  cFramer/cBres/err_reg[22]/C
                         clock pessimism              0.079    41.302    
                         clock uncertainty           -0.164    41.139    
    SLICE_X71Y72         FDSE (Setup_fdse_C_D)        0.032    41.171    cFramer/cBres/err_reg[22]
  -------------------------------------------------------------------
                         required time                         41.171    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                 28.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cFramer/y0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/p0_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.589     0.591    cFramer/PixelClk
    SLICE_X79Y70         FDRE                                         r  cFramer/y0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  cFramer/y0_reg[6]/Q
                         net (fo=1, routed)           0.054     0.786    cFramer/cBres/p0_reg[1][8]_0[6]
    SLICE_X78Y70         FDRE                                         r  cFramer/cBres/p0_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.859     0.861    cFramer/cBres/PixelClk
    SLICE_X78Y70         FDRE                                         r  cFramer/cBres/p0_reg[1][6]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X78Y70         FDRE (Hold_fdre_C_D)         0.076     0.680    cFramer/cBres/p0_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 cFramer/triangleData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.586     0.588    cFramer/PixelClk
    SLICE_X79Y73         FDRE                                         r  cFramer/triangleData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y73         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  cFramer/triangleData_reg[19]/Q
                         net (fo=2, routed)           0.087     0.816    cFramer/triangleData_reg_n_0_[19]
    SLICE_X78Y73         LUT4 (Prop_lut4_I0_O)        0.048     0.864 r  cFramer/x1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.864    cFramer/x1[0]_i_1_n_0
    SLICE_X78Y73         FDRE                                         r  cFramer/x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.855     0.857    cFramer/PixelClk
    SLICE_X78Y73         FDRE                                         r  cFramer/x1_reg[0]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X78Y73         FDRE (Hold_fdre_C_D)         0.131     0.732    cFramer/x1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cFramer/triangleData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/x0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.586     0.588    cFramer/PixelClk
    SLICE_X79Y73         FDRE                                         r  cFramer/triangleData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y73         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  cFramer/triangleData_reg[19]/Q
                         net (fo=2, routed)           0.087     0.816    cFramer/triangleData_reg_n_0_[19]
    SLICE_X78Y73         LUT4 (Prop_lut4_I1_O)        0.045     0.861 r  cFramer/x0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.861    cFramer/p_1_in[0]
    SLICE_X78Y73         FDRE                                         r  cFramer/x0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.855     0.857    cFramer/PixelClk
    SLICE_X78Y73         FDRE                                         r  cFramer/x0_reg[0]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X78Y73         FDRE (Hold_fdre_C_D)         0.120     0.721    cFramer/x0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cFramer/y0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/p0_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.589     0.591    cFramer/PixelClk
    SLICE_X79Y70         FDRE                                         r  cFramer/y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  cFramer/y0_reg[7]/Q
                         net (fo=1, routed)           0.114     0.846    cFramer/cBres/p0_reg[1][8]_0[7]
    SLICE_X78Y70         FDRE                                         r  cFramer/cBres/p0_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.859     0.861    cFramer/cBres/PixelClk
    SLICE_X78Y70         FDRE                                         r  cFramer/cBres/p0_reg[1][7]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X78Y70         FDRE (Hold_fdre_C_D)         0.076     0.680    cFramer/cBres/p0_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cFramer/triangleData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/y1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.588     0.590    cFramer/PixelClk
    SLICE_X78Y72         FDRE                                         r  cFramer/triangleData_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  cFramer/triangleData_reg[29]/Q
                         net (fo=2, routed)           0.083     0.837    cFramer/triangleData_reg_n_0_[29]
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.049     0.886 r  cFramer/y1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.886    cFramer/y1[0]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  cFramer/y1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.857     0.859    cFramer/PixelClk
    SLICE_X79Y72         FDRE                                         r  cFramer/y1_reg[0]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.107     0.710    cFramer/y1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cFramer/triangleData_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/x1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.586     0.588    cFramer/PixelClk
    SLICE_X79Y73         FDRE                                         r  cFramer/triangleData_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y73         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  cFramer/triangleData_reg[39]/Q
                         net (fo=1, routed)           0.139     0.868    cFramer/triangleData_reg_n_0_[39]
    SLICE_X78Y73         LUT4 (Prop_lut4_I3_O)        0.047     0.915 r  cFramer/x1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.915    cFramer/x1[1]_i_1_n_0
    SLICE_X78Y73         FDRE                                         r  cFramer/x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.855     0.857    cFramer/PixelClk
    SLICE_X78Y73         FDRE                                         r  cFramer/x1_reg[1]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X78Y73         FDRE (Hold_fdre_C_D)         0.131     0.732    cFramer/x1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cFramer/x0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/cBres/p0_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.585     0.587    cFramer/PixelClk
    SLICE_X79Y74         FDRE                                         r  cFramer/x0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y74         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  cFramer/x0_reg[4]/Q
                         net (fo=1, routed)           0.116     0.844    cFramer/cBres/p0_reg[0][9]_0[4]
    SLICE_X78Y74         FDRE                                         r  cFramer/cBres/p0_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.854     0.856    cFramer/cBres/PixelClk
    SLICE_X78Y74         FDRE                                         r  cFramer/cBres/p0_reg[0][4]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X78Y74         FDRE (Hold_fdre_C_D)         0.059     0.659    cFramer/cBres/p0_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cFramer/triangleData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/y0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.588     0.590    cFramer/PixelClk
    SLICE_X78Y72         FDRE                                         r  cFramer/triangleData_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  cFramer/triangleData_reg[29]/Q
                         net (fo=2, routed)           0.083     0.837    cFramer/triangleData_reg_n_0_[29]
    SLICE_X79Y72         LUT4 (Prop_lut4_I1_O)        0.045     0.882 r  cFramer/y0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.882    cFramer/y0[0]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  cFramer/y0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.857     0.859    cFramer/PixelClk
    SLICE_X79Y72         FDRE                                         r  cFramer/y0_reg[0]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.092     0.695    cFramer/y0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cVSync/HS/HCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cVSync/HS/HCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.590     0.592    cVSync/HS/CLK
    SLICE_X3Y127         FDRE                                         r  cVSync/HS/HCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  cVSync/HS/HCounter_reg[5]/Q
                         net (fo=9, routed)           0.144     0.876    cVSync/HS/HCounter_out[5]
    SLICE_X2Y127         LUT5 (Prop_lut5_I1_O)        0.048     0.924 r  cVSync/HS/HCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.924    cVSync/HS/p_0_in[7]
    SLICE_X2Y127         FDRE                                         r  cVSync/HS/HCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.859     0.861    cVSync/HS/CLK
    SLICE_X2Y127         FDRE                                         r  cVSync/HS/HCounter_reg[7]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.131     0.736    cVSync/HS/HCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cFramer/triangleData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            cFramer/y0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.624     0.624    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.588     0.590    cFramer/PixelClk
    SLICE_X79Y71         FDRE                                         r  cFramer/triangleData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  cFramer/triangleData_reg[13]/Q
                         net (fo=1, routed)           0.139     0.870    cFramer/triangleData_reg_n_0_[13]
    SLICE_X78Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.915 r  cFramer/y0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.915    cFramer/y0[3]_i_1_n_0
    SLICE_X78Y71         FDRE                                         r  cFramer/y0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.898     0.898    cClk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cClk/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cClk/inst/clkout1_buf/O
                         net (fo=385, routed)         0.858     0.860    cFramer/PixelClk
    SLICE_X78Y71         FDRE                                         r  cFramer/y0_reg[3]/C
                         clock pessimism             -0.257     0.603    
    SLICE_X78Y71         FDRE (Hold_fdre_C_D)         0.121     0.724    cFramer/y0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { cClk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    cClk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X64Y76     cFramer/cBres/dy_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X64Y76     cFramer/cBres/dy_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X67Y70     cFramer/cBres/dy_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X64Y76     cFramer/cBres/dy_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y77     cFramer/cBres/dy_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X67Y70     cFramer/cBres/dy_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X64Y73     cFramer/cBres/dy_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X64Y73     cFramer/cBres/dy_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X67Y71     cFramer/cBres/dy_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X67Y71     cFramer/cBres/dy_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X71Y71     cFramer/cBres/err_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X71Y71     cFramer/cBres/err_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X71Y71     cFramer/cBres/err_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X65Y71     cFramer/cBres/dy_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X67Y71     cFramer/cBres/dy_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X67Y71     cFramer/cBres/dy_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X69Y78     cFramer/cBres/err_reg[28]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X69Y78     cFramer/cBres/err_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y76     cFramer/cBres/dy_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y76     cFramer/cBres/dy_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X67Y70     cFramer/cBres/dy_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y76     cFramer/cBres/dy_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y77     cFramer/cBres/dy_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X67Y70     cFramer/cBres/dy_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y73     cFramer/cBres/dy_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y73     cFramer/cBres/dy_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y73     cFramer/cBres/dy_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X67Y71     cFramer/cBres/dy_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    cClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  cClk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.756ns (44.046%)  route 2.231ns (55.954%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.704     5.307    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X77Y70         FDRE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y70         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           1.142     6.904    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[3].gms.ms[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I3_O)        0.124     7.028 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     7.028    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_0[0]
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.560 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.560    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_3
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.831 f  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.433     8.265    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/comp0
    SLICE_X81Y70         LUT6 (Prop_lut6_I2_O)        0.373     8.638 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.656     9.293    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X81Y70         FDRE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.592    15.015    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X81Y70         FDRE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X81Y70         FDRE (Setup_fdre_C_D)       -0.103    15.135    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.756ns (47.788%)  route 1.919ns (52.212%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.704     5.307    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X77Y70         FDRE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y70         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           1.142     6.904    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[3].gms.ms[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I3_O)        0.124     7.028 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     7.028    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_0[0]
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.560 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.560    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_3
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.831 f  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.433     8.265    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/comp0
    SLICE_X81Y70         LUT6 (Prop_lut6_I2_O)        0.373     8.638 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.344     8.981    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X81Y71         FDRE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.591    15.014    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X81Y71         FDRE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X81Y71         FDRE (Setup_fdre_C_D)       -0.061    15.176    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.687ns (46.476%)  route 1.943ns (53.524%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.312    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X78Y69         FDRE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           1.140     6.970    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[3].gms.ms[6]
    SLICE_X75Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.094 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[3].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000     7.094    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1_reg[3]
    SLICE_X75Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.495 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.495    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_3
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.766 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.459     8.225    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/comp1
    SLICE_X81Y70         LUT6 (Prop_lut6_I1_O)        0.373     8.598 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.344     8.942    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X81Y71         FDSE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.591    15.014    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X81Y71         FDSE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X81Y71         FDSE (Setup_fdse_C_D)       -0.081    15.156    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 1.687ns (46.501%)  route 1.941ns (53.499%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.312    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X78Y69         FDRE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           1.140     6.970    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[3].gms.ms[6]
    SLICE_X75Y69         LUT4 (Prop_lut4_I1_O)        0.124     7.094 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[3].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000     7.094    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1_reg[3]
    SLICE_X75Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.495 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.495    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_3
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.766 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.459     8.225    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/comp1
    SLICE_X81Y70         LUT6 (Prop_lut6_I1_O)        0.373     8.598 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.342     8.940    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X81Y71         FDSE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.591    15.014    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X81Y71         FDSE                                         r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X81Y71         FDSE (Setup_fdse_C_D)       -0.067    15.170    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 cFramer/cTriGen/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.711ns (28.947%)  route 1.745ns (71.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.716     5.319    cFramer/cTriGen/CLK100MHZ
    SLICE_X83Y71         FDRE                                         r  cFramer/cTriGen/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  cFramer/cTriGen/wr_en_reg/Q
                         net (fo=3, routed)           0.848     6.585    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.292     6.877 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.897     7.775    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.634    15.056    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.259    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.740    14.540    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 cFramer/cTriGen/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.711ns (28.947%)  route 1.745ns (71.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.716     5.319    cFramer/cTriGen/CLK100MHZ
    SLICE_X83Y71         FDRE                                         r  cFramer/cTriGen/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  cFramer/cTriGen/wr_en_reg/Q
                         net (fo=3, routed)           0.848     6.585    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.292     6.877 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.897     7.775    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.634    15.056    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.259    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.740    14.540    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 cFramer/cTriGen/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.711ns (28.947%)  route 1.745ns (71.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.716     5.319    cFramer/cTriGen/CLK100MHZ
    SLICE_X83Y71         FDRE                                         r  cFramer/cTriGen/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  cFramer/cTriGen/wr_en_reg/Q
                         net (fo=3, routed)           0.848     6.585    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.292     6.877 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.897     7.775    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.634    15.056    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.259    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.740    14.540    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 cFramer/cTriGen/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.711ns (28.947%)  route 1.745ns (71.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.716     5.319    cFramer/cTriGen/CLK100MHZ
    SLICE_X83Y71         FDRE                                         r  cFramer/cTriGen/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  cFramer/cTriGen/wr_en_reg/Q
                         net (fo=3, routed)           0.848     6.585    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.292     6.877 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.897     7.775    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.634    15.056    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.259    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.740    14.540    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 cFramer/cTriGen/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.711ns (30.129%)  route 1.649ns (69.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.716     5.319    cFramer/cTriGen/CLK100MHZ
    SLICE_X83Y71         FDRE                                         r  cFramer/cTriGen/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  cFramer/cTriGen/wr_en_reg/Q
                         net (fo=3, routed)           0.848     6.585    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.292     6.877 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.801     7.679    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.634    15.056    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.259    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.740    14.540    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 cFramer/cTriGen/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.711ns (30.129%)  route 1.649ns (69.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.716     5.319    cFramer/cTriGen/CLK100MHZ
    SLICE_X83Y71         FDRE                                         r  cFramer/cTriGen/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.419     5.738 r  cFramer/cTriGen/wr_en_reg/Q
                         net (fo=3, routed)           0.848     6.585    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X81Y70         LUT2 (Prop_lut2_I0_O)        0.292     6.877 r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.801     7.679    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.634    15.056    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.259    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.740    14.540    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  6.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cFramer/cTriGen/din_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.969%)  route 0.203ns (59.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.512    cFramer/cTriGen/CLK100MHZ
    SLICE_X82Y74         FDRE                                         r  cFramer/cTriGen/din_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  cFramer/cTriGen/din_reg[9]/Q
                         net (fo=1, routed)           0.203     1.856    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.904     2.069    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.590    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.745    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cFramer/cTriGen/din_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.308%)  route 0.200ns (58.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.596     1.515    cFramer/cTriGen/CLK100MHZ
    SLICE_X83Y72         FDRE                                         r  cFramer/cTriGen/din_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  cFramer/cTriGen/din_reg[25]/Q
                         net (fo=1, routed)           0.200     1.857    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.904     2.069    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.590    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.155     1.745    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cFramer/cTriGen/din_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.308%)  route 0.200ns (58.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.596     1.515    cFramer/cTriGen/CLK100MHZ
    SLICE_X83Y72         FDRE                                         r  cFramer/cTriGen/din_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  cFramer/cTriGen/din_reg[27]/Q
                         net (fo=1, routed)           0.200     1.857    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[27]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.904     2.069    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.590    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.155     1.745    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cFramer/cTriGen/din_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.713%)  route 0.205ns (59.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.512    cFramer/cTriGen/CLK100MHZ
    SLICE_X82Y74         FDRE                                         r  cFramer/cTriGen/din_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  cFramer/cTriGen/din_reg[41]/Q
                         net (fo=1, routed)           0.205     1.859    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[41]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.904     2.069    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.590    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.745    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cFramer/cTriGen/din_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.593%)  route 0.206ns (59.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.512    cFramer/cTriGen/CLK100MHZ
    SLICE_X82Y74         FDRE                                         r  cFramer/cTriGen/din_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  cFramer/cTriGen/din_reg[43]/Q
                         net (fo=1, routed)           0.206     1.860    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[43]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.904     2.069    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.590    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.745    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cFramer/cTriGen/din_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.656%)  route 0.206ns (59.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.513    cFramer/cTriGen/CLK100MHZ
    SLICE_X83Y73         FDRE                                         r  cFramer/cTriGen/din_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cFramer/cTriGen/din_reg[22]/Q
                         net (fo=1, routed)           0.206     1.860    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.904     2.069    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.590    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.155     1.745    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cFramer/cTriGen/din_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.656%)  route 0.206ns (59.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.597     1.516    cFramer/cTriGen/CLK100MHZ
    SLICE_X83Y70         FDRE                                         r  cFramer/cTriGen/din_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cFramer/cTriGen/din_reg[36]/Q
                         net (fo=1, routed)           0.206     1.863    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[36]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.904     2.069    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.590    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.745    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cFramer/cTriGen/din_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.595%)  route 0.206ns (59.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.597     1.516    cFramer/cTriGen/CLK100MHZ
    SLICE_X82Y70         FDRE                                         r  cFramer/cTriGen/din_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cFramer/cTriGen/din_reg[34]/Q
                         net (fo=1, routed)           0.206     1.864    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[34]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.904     2.069    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.590    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.745    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cFramer/cTriGen/din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.593%)  route 0.206ns (59.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.597     1.516    cFramer/cTriGen/CLK100MHZ
    SLICE_X82Y70         FDRE                                         r  cFramer/cTriGen/din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cFramer/cTriGen/din_reg[2]/Q
                         net (fo=1, routed)           0.206     1.864    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.904     2.069    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.590    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.745    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cFramer/cTriGen/din_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.443%)  route 0.208ns (59.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.597     1.516    cFramer/cTriGen/CLK100MHZ
    SLICE_X82Y70         FDRE                                         r  cFramer/cTriGen/din_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cFramer/cTriGen/din_reg[17]/Q
                         net (fo=1, routed)           0.208     1.865    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.904     2.069    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y14         RAMB36E1                                     r  cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.590    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     1.745    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y140   UseMem2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y70    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y70    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y68    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y70    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y70    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y68    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y70    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y70    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y70    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y70    cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y70    cFramer/cTriGen/din_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y70    cFramer/cTriGen/din_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y70    cFramer/cTriGen/din_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y70    cFramer/cTriGen/din_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y70    cFramer/cTriGen/din_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y70    cFramer/cTriGen/din_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y140   UseMem2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y70    cFramer/cTriGen/din_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y70    cFramer/cTriGen/din_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y70    cFramer/cTriGen/din_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y70    cFramer/cTriGen/din_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y70    cFramer/cTriGen/din_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y70    cFramer/cTriGen/din_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y70    cFramer/cTriGen/din_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y70    cFramer/cTriGen/din_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y70    cFramer/cTriGen/din_reg[45]/C



