{
    "id": "TegraK1",
    "name": "Tegra K1 (ARM Cortex-A15)",
    "config": {
        "year": 2014,
        "Lnode": 28,
        "T": 350,
        "n0": 8,
        "n0dispatch": 3,
        "n0threads": 1,
        "n0int": 3,
        "n0fp": 2,
        "n0mem": 2,
        "n0control": 1,
        "T0intmul": 4,
        "T0intdiv": 25,
        "T0fpop": 4,
        "T0fpmul": 5,
        "T0fpdiv": 25,
        "n0Bits": 32,
        "n1": 4,
        "n2": 1,
        "n3": 1,
        "n4": 1,
        "n5": 1,
        "n6": 1,
        "n7": 1,
        "M0L1": 32768,
        "L1dagran": 64,
        "L1iassoc": 2,
        "L1dassoc": 2,
        "M0L2": 0,
        "L2dagran": 64,
        "L2dassoc": 16,
        "M1": 2097152,
        "L3dagran": 64,
        "L3dassoc": 16,
        "M2": 2147483648,
        "T0L1latency": 4,
        "T0L2latency": 0,
        "T0L3latency": 21,
        "T0DRAMlatency": 274,
        "B0Dmo": 147102629888,
        "B1Dmo": 147102629888,
        "B2Dmo": 18253611008,
        "f0": 2.3e9,
        "f1": 2.3e9,
        "n0pipe": 3,
        "n0frontpipe": 12,
        "n0ROB": 128,
        "n0IQ": 64,
        "n0MSHR": 16,
        "V0": 0
    }
}