# Power-Efficient-32-bit-ALU-Design-using-Clock-Gating-in-Verilog

## ðŸ”¬ Simulation Results
### Normal ALU
![Normal ALU Waveform](images/noraml.jpg)

![Normal ALU Waveform](images/normal_tb.jpg)

### Clock-Gated ALU
![Clock Gated ALU Waveform](images/clock.jpg)

![Clock Gated ALU Waveform](images/clock_tb.jpg)

### Normal ALU wave forms
![Normal ALU waveform](images/normal_waveform.jpg)

### Clock-Gated ALU wave forms
![Clock Gated ALU waveform](images/clock_waveform.jpg)
