@W: MO160 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v":464:0:464:5|Register bit xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both[0] (in view view:work.FPGA_SoC_CoreGPIO_0_CoreGPIO_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FA239 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":258:23:258:37|ROM data_reg_5[8:3] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":258:23:258:37|ROM data_reg_5[1] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":258:23:258:37|ROM data_reg_5[8:3] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":258:23:258:37|ROM data_reg_5[1] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: BN132 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v":449:0:449:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_4[0] because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v":444:0:444:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg[0] because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1039 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|User-specified initial value defined for instance LCD_RGB_0.state_back[1:0] is being ignored. 
@W: FX1039 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|User-specified initial value defined for instance LCD_RGB_0.color_y[5] is being ignored. 
@W: FX1039 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|User-specified initial value defined for instance LCD_RGB_0.color_x[11] is being ignored. 
@W: FX107 :"d:\github\fpga\fpga_soc\hdl\reg_demo.v":53:0:53:5|RAM reg_apb_demo_0.reg_demo_0.mem[7:0] (in view: work.FPGA_SoC(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO161 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit color_x[1] (in view view:work.LCD_RGB(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|RAM color_word_lsb[7:0] (in view: work.LCD_RGB(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|RAM color_word_msb[7:0] (in view: work.LCD_RGB(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[13] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[12] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[10] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[4] (in view view:work.LCD_RGB(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[2] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[0] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing instance LCD_RGB_0.num_delay[7] because it is equivalent to instance LCD_RGB_0.num_delay[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing instance LCD_RGB_0.num_delay[3] because it is equivalent to instance LCD_RGB_0.num_delay[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing instance LCD_RGB_0.num_delay[15] because it is equivalent to instance LCD_RGB_0.num_delay[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing instance LCD_RGB_0.num_delay[6] because it is equivalent to instance LCD_RGB_0.num_delay[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing instance LCD_RGB_0.num_delay[9] because it is equivalent to instance LCD_RGB_0.num_delay[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\fccc_0\fpga_soc_fccc_0_fccc.v":23:36:23:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL1_net"
@W: MT420 |Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"
