{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 19:27:00 2017 " "Info: Processing started: Sat Oct 21 19:27:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lihua -c lihua --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lihua -c lihua --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lihua.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file lihua.v" { { "Info" "ISGN_ENTITY_NAME" "1 lihua " "Info: Found entity 1: lihua" {  } { { "lihua.v" "" { Text "G:/Workspace/github/FPGA/lihua/lihua.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 CNT27B " "Info: Found entity 2: CNT27B" {  } { { "lihua.v" "" { Text "G:/Workspace/github/FPGA/lihua/lihua.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 tube " "Info: Found entity 3: tube" {  } { { "lihua.v" "" { Text "G:/Workspace/github/FPGA/lihua/lihua.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lihua.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at lihua.v(11): instance has no name" {  } { { "lihua.v" "" { Text "G:/Workspace/github/FPGA/lihua/lihua.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lihua.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at lihua.v(12): instance has no name" {  } { { "lihua.v" "" { Text "G:/Workspace/github/FPGA/lihua/lihua.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lihua " "Info: Elaborating entity \"lihua\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT27B CNT27B:comb_3 " "Info: Elaborating entity \"CNT27B\" for hierarchy \"CNT27B:comb_3\"" {  } { { "lihua.v" "comb_3" { Text "G:/Workspace/github/FPGA/lihua/lihua.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 lihua.v(34) " "Warning (10230): Verilog HDL assignment warning at lihua.v(34): truncated value with size 32 to match size of target (27)" {  } { { "lihua.v" "" { Text "G:/Workspace/github/FPGA/lihua/lihua.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lihua.v(39) " "Critical Warning (10237): Verilog HDL warning at lihua.v(39): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "lihua.v" "" { Text "G:/Workspace/github/FPGA/lihua/lihua.v" 39 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tube tube:comb_4 " "Info: Elaborating entity \"tube\" for hierarchy \"tube:comb_4\"" {  } { { "lihua.v" "comb_4" { Text "G:/Workspace/github/FPGA/lihua/lihua.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 19:27:01 2017 " "Info: Processing ended: Sat Oct 21 19:27:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
