// Seed: 2597749213
module module_0 (
    output uwire id_0,
    input tri id_1,
    input wire id_2,
    input wire id_3,
    input uwire id_4,
    output uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9,
    output wand id_10
    , id_14,
    output uwire id_11,
    output wand id_12
);
  wire id_15;
endmodule
module module_1 (
    input uwire id_0,
    input wire  id_1
);
  assign id_3 = id_1;
  module_0(
      id_3, id_1, id_1, id_0, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  assign id_3 = id_0;
  uwire id_4;
  assign id_4 = id_1;
endmodule
