{
	"route__net": 1642,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 624,
	"route__wirelength__iter:1": 43327,
	"route__drc_errors__iter:2": 239,
	"route__wirelength__iter:2": 43020,
	"route__drc_errors__iter:3": 161,
	"route__wirelength__iter:3": 42941,
	"route__drc_errors__iter:4": 6,
	"route__wirelength__iter:4": 42897,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 42894,
	"route__drc_errors": 0,
	"route__wirelength": 42894,
	"route__vias": 11222,
	"route__vias__singlecut": 11222,
	"route__vias__multicut": 0,
	"design__io": 199,
	"design__die__area": 34107.5,
	"design__core__area": 27858,
	"design__instance__count": 1908,
	"design__instance__area": 15446.1,
	"design__instance__count__stdcell": 1908,
	"design__instance__area__stdcell": 15446.1,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.554458,
	"design__instance__utilization__stdcell": 0.554458,
	"design__instance__count__class:fill_cell": 122,
	"design__instance__count__class:tap_cell": 378,
	"design__instance__count__class:antenna_cell": 5,
	"design__instance__count__class:clock_buffer": 19,
	"design__instance__count__class:timing_repair_buffer": 256,
	"design__instance__count__class:inverter": 8,
	"design__instance__count__class:clock_inverter": 13,
	"design__instance__count__class:sequential_cell": 129,
	"design__instance__count__class:multi_input_combinational_cell": 1100,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}