--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 28.400 ns
From           : Rst_UART
To             : inst8
From Clock     : --
To Clock       : Sim_CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 60.100 ns
From           : design4TJN:inst|inst9
To             : bufen
From Clock     : Sim_CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 45.900 ns
From           : Rst_UART
To             : bufen
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 39.900 ns
From           : Rst_UART
To             : inst11
From Clock     : --
To Clock       : Sim_CLK
Failed Paths   : 0

Type           : Clock Setup: 'Sim_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 8.83 MHz ( period = 113.200 ns )
From           : inst10
To             : inst63
From Clock     : Sim_CLK
To Clock       : Sim_CLK
Failed Paths   : 0

Type           : Clock Hold: 'Sim_CLK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : design4TJN:inst|inst11
To             : inst12
From Clock     : Sim_CLK
To Clock       : Sim_CLK
Failed Paths   : 29

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 29

--------------------------------------------------------------------------------------

