DECL|ABR|member|__IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */
DECL|ACR|member|__IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
DECL|ADC1_2_IRQHandler|macro|ADC1_2_IRQHandler
DECL|ADC1_2_IRQn|macro|ADC1_2_IRQn
DECL|ADC1_BASE|macro|ADC1_BASE
DECL|ADC1_COMMON_BASE|macro|ADC1_COMMON_BASE
DECL|ADC1_COMMON|macro|ADC1_COMMON
DECL|ADC1_IRQn|enumerator|ADC1_IRQn = 18, /*!< ADC1 global Interrupt */
DECL|ADC1|macro|ADC1
DECL|ADC_AWD2CR_AWD2CH_0|macro|ADC_AWD2CR_AWD2CH_0
DECL|ADC_AWD2CR_AWD2CH_10|macro|ADC_AWD2CR_AWD2CH_10
DECL|ADC_AWD2CR_AWD2CH_11|macro|ADC_AWD2CR_AWD2CH_11
DECL|ADC_AWD2CR_AWD2CH_12|macro|ADC_AWD2CR_AWD2CH_12
DECL|ADC_AWD2CR_AWD2CH_13|macro|ADC_AWD2CR_AWD2CH_13
DECL|ADC_AWD2CR_AWD2CH_14|macro|ADC_AWD2CR_AWD2CH_14
DECL|ADC_AWD2CR_AWD2CH_15|macro|ADC_AWD2CR_AWD2CH_15
DECL|ADC_AWD2CR_AWD2CH_16|macro|ADC_AWD2CR_AWD2CH_16
DECL|ADC_AWD2CR_AWD2CH_17|macro|ADC_AWD2CR_AWD2CH_17
DECL|ADC_AWD2CR_AWD2CH_18|macro|ADC_AWD2CR_AWD2CH_18
DECL|ADC_AWD2CR_AWD2CH_1|macro|ADC_AWD2CR_AWD2CH_1
DECL|ADC_AWD2CR_AWD2CH_2|macro|ADC_AWD2CR_AWD2CH_2
DECL|ADC_AWD2CR_AWD2CH_3|macro|ADC_AWD2CR_AWD2CH_3
DECL|ADC_AWD2CR_AWD2CH_4|macro|ADC_AWD2CR_AWD2CH_4
DECL|ADC_AWD2CR_AWD2CH_5|macro|ADC_AWD2CR_AWD2CH_5
DECL|ADC_AWD2CR_AWD2CH_6|macro|ADC_AWD2CR_AWD2CH_6
DECL|ADC_AWD2CR_AWD2CH_7|macro|ADC_AWD2CR_AWD2CH_7
DECL|ADC_AWD2CR_AWD2CH_8|macro|ADC_AWD2CR_AWD2CH_8
DECL|ADC_AWD2CR_AWD2CH_9|macro|ADC_AWD2CR_AWD2CH_9
DECL|ADC_AWD2CR_AWD2CH_Msk|macro|ADC_AWD2CR_AWD2CH_Msk
DECL|ADC_AWD2CR_AWD2CH_Pos|macro|ADC_AWD2CR_AWD2CH_Pos
DECL|ADC_AWD2CR_AWD2CH|macro|ADC_AWD2CR_AWD2CH
DECL|ADC_AWD3CR_AWD3CH_0|macro|ADC_AWD3CR_AWD3CH_0
DECL|ADC_AWD3CR_AWD3CH_10|macro|ADC_AWD3CR_AWD3CH_10
DECL|ADC_AWD3CR_AWD3CH_11|macro|ADC_AWD3CR_AWD3CH_11
DECL|ADC_AWD3CR_AWD3CH_12|macro|ADC_AWD3CR_AWD3CH_12
DECL|ADC_AWD3CR_AWD3CH_13|macro|ADC_AWD3CR_AWD3CH_13
DECL|ADC_AWD3CR_AWD3CH_14|macro|ADC_AWD3CR_AWD3CH_14
DECL|ADC_AWD3CR_AWD3CH_15|macro|ADC_AWD3CR_AWD3CH_15
DECL|ADC_AWD3CR_AWD3CH_16|macro|ADC_AWD3CR_AWD3CH_16
DECL|ADC_AWD3CR_AWD3CH_17|macro|ADC_AWD3CR_AWD3CH_17
DECL|ADC_AWD3CR_AWD3CH_18|macro|ADC_AWD3CR_AWD3CH_18
DECL|ADC_AWD3CR_AWD3CH_1|macro|ADC_AWD3CR_AWD3CH_1
DECL|ADC_AWD3CR_AWD3CH_2|macro|ADC_AWD3CR_AWD3CH_2
DECL|ADC_AWD3CR_AWD3CH_3|macro|ADC_AWD3CR_AWD3CH_3
DECL|ADC_AWD3CR_AWD3CH_4|macro|ADC_AWD3CR_AWD3CH_4
DECL|ADC_AWD3CR_AWD3CH_5|macro|ADC_AWD3CR_AWD3CH_5
DECL|ADC_AWD3CR_AWD3CH_6|macro|ADC_AWD3CR_AWD3CH_6
DECL|ADC_AWD3CR_AWD3CH_7|macro|ADC_AWD3CR_AWD3CH_7
DECL|ADC_AWD3CR_AWD3CH_8|macro|ADC_AWD3CR_AWD3CH_8
DECL|ADC_AWD3CR_AWD3CH_9|macro|ADC_AWD3CR_AWD3CH_9
DECL|ADC_AWD3CR_AWD3CH_Msk|macro|ADC_AWD3CR_AWD3CH_Msk
DECL|ADC_AWD3CR_AWD3CH_Pos|macro|ADC_AWD3CR_AWD3CH_Pos
DECL|ADC_AWD3CR_AWD3CH|macro|ADC_AWD3CR_AWD3CH
DECL|ADC_CALFACT_CALFACT_D_0|macro|ADC_CALFACT_CALFACT_D_0
DECL|ADC_CALFACT_CALFACT_D_1|macro|ADC_CALFACT_CALFACT_D_1
DECL|ADC_CALFACT_CALFACT_D_2|macro|ADC_CALFACT_CALFACT_D_2
DECL|ADC_CALFACT_CALFACT_D_3|macro|ADC_CALFACT_CALFACT_D_3
DECL|ADC_CALFACT_CALFACT_D_4|macro|ADC_CALFACT_CALFACT_D_4
DECL|ADC_CALFACT_CALFACT_D_5|macro|ADC_CALFACT_CALFACT_D_5
DECL|ADC_CALFACT_CALFACT_D_6|macro|ADC_CALFACT_CALFACT_D_6
DECL|ADC_CALFACT_CALFACT_D_Msk|macro|ADC_CALFACT_CALFACT_D_Msk
DECL|ADC_CALFACT_CALFACT_D_Pos|macro|ADC_CALFACT_CALFACT_D_Pos
DECL|ADC_CALFACT_CALFACT_D|macro|ADC_CALFACT_CALFACT_D
DECL|ADC_CALFACT_CALFACT_S_0|macro|ADC_CALFACT_CALFACT_S_0
DECL|ADC_CALFACT_CALFACT_S_1|macro|ADC_CALFACT_CALFACT_S_1
DECL|ADC_CALFACT_CALFACT_S_2|macro|ADC_CALFACT_CALFACT_S_2
DECL|ADC_CALFACT_CALFACT_S_3|macro|ADC_CALFACT_CALFACT_S_3
DECL|ADC_CALFACT_CALFACT_S_4|macro|ADC_CALFACT_CALFACT_S_4
DECL|ADC_CALFACT_CALFACT_S_5|macro|ADC_CALFACT_CALFACT_S_5
DECL|ADC_CALFACT_CALFACT_S_6|macro|ADC_CALFACT_CALFACT_S_6
DECL|ADC_CALFACT_CALFACT_S_Msk|macro|ADC_CALFACT_CALFACT_S_Msk
DECL|ADC_CALFACT_CALFACT_S_Pos|macro|ADC_CALFACT_CALFACT_S_Pos
DECL|ADC_CALFACT_CALFACT_S|macro|ADC_CALFACT_CALFACT_S
DECL|ADC_CCR_CKMODE_0|macro|ADC_CCR_CKMODE_0
DECL|ADC_CCR_CKMODE_1|macro|ADC_CCR_CKMODE_1
DECL|ADC_CCR_CKMODE_Msk|macro|ADC_CCR_CKMODE_Msk
DECL|ADC_CCR_CKMODE_Pos|macro|ADC_CCR_CKMODE_Pos
DECL|ADC_CCR_CKMODE|macro|ADC_CCR_CKMODE
DECL|ADC_CCR_PRESC_0|macro|ADC_CCR_PRESC_0
DECL|ADC_CCR_PRESC_1|macro|ADC_CCR_PRESC_1
DECL|ADC_CCR_PRESC_2|macro|ADC_CCR_PRESC_2
DECL|ADC_CCR_PRESC_3|macro|ADC_CCR_PRESC_3
DECL|ADC_CCR_PRESC_Msk|macro|ADC_CCR_PRESC_Msk
DECL|ADC_CCR_PRESC_Pos|macro|ADC_CCR_PRESC_Pos
DECL|ADC_CCR_PRESC|macro|ADC_CCR_PRESC
DECL|ADC_CCR_TSEN_Msk|macro|ADC_CCR_TSEN_Msk
DECL|ADC_CCR_TSEN_Pos|macro|ADC_CCR_TSEN_Pos
DECL|ADC_CCR_TSEN|macro|ADC_CCR_TSEN
DECL|ADC_CCR_VBATEN_Msk|macro|ADC_CCR_VBATEN_Msk
DECL|ADC_CCR_VBATEN_Pos|macro|ADC_CCR_VBATEN_Pos
DECL|ADC_CCR_VBATEN|macro|ADC_CCR_VBATEN
DECL|ADC_CCR_VREFEN_Msk|macro|ADC_CCR_VREFEN_Msk
DECL|ADC_CCR_VREFEN_Pos|macro|ADC_CCR_VREFEN_Pos
DECL|ADC_CCR_VREFEN|macro|ADC_CCR_VREFEN
DECL|ADC_CFGR2_JOVSE_Msk|macro|ADC_CFGR2_JOVSE_Msk
DECL|ADC_CFGR2_JOVSE_Pos|macro|ADC_CFGR2_JOVSE_Pos
DECL|ADC_CFGR2_JOVSE|macro|ADC_CFGR2_JOVSE
DECL|ADC_CFGR2_OVSR_0|macro|ADC_CFGR2_OVSR_0
DECL|ADC_CFGR2_OVSR_1|macro|ADC_CFGR2_OVSR_1
DECL|ADC_CFGR2_OVSR_2|macro|ADC_CFGR2_OVSR_2
DECL|ADC_CFGR2_OVSR_Msk|macro|ADC_CFGR2_OVSR_Msk
DECL|ADC_CFGR2_OVSR_Pos|macro|ADC_CFGR2_OVSR_Pos
DECL|ADC_CFGR2_OVSR|macro|ADC_CFGR2_OVSR
DECL|ADC_CFGR2_OVSS_0|macro|ADC_CFGR2_OVSS_0
DECL|ADC_CFGR2_OVSS_1|macro|ADC_CFGR2_OVSS_1
DECL|ADC_CFGR2_OVSS_2|macro|ADC_CFGR2_OVSS_2
DECL|ADC_CFGR2_OVSS_3|macro|ADC_CFGR2_OVSS_3
DECL|ADC_CFGR2_OVSS_Msk|macro|ADC_CFGR2_OVSS_Msk
DECL|ADC_CFGR2_OVSS_Pos|macro|ADC_CFGR2_OVSS_Pos
DECL|ADC_CFGR2_OVSS|macro|ADC_CFGR2_OVSS
DECL|ADC_CFGR2_ROVSE_Msk|macro|ADC_CFGR2_ROVSE_Msk
DECL|ADC_CFGR2_ROVSE_Pos|macro|ADC_CFGR2_ROVSE_Pos
DECL|ADC_CFGR2_ROVSE|macro|ADC_CFGR2_ROVSE
DECL|ADC_CFGR2_ROVSM_Msk|macro|ADC_CFGR2_ROVSM_Msk
DECL|ADC_CFGR2_ROVSM_Pos|macro|ADC_CFGR2_ROVSM_Pos
DECL|ADC_CFGR2_ROVSM|macro|ADC_CFGR2_ROVSM
DECL|ADC_CFGR2_TROVS_Msk|macro|ADC_CFGR2_TROVS_Msk
DECL|ADC_CFGR2_TROVS_Pos|macro|ADC_CFGR2_TROVS_Pos
DECL|ADC_CFGR2_TROVS|macro|ADC_CFGR2_TROVS
DECL|ADC_CFGR_ALIGN_Msk|macro|ADC_CFGR_ALIGN_Msk
DECL|ADC_CFGR_ALIGN_Pos|macro|ADC_CFGR_ALIGN_Pos
DECL|ADC_CFGR_ALIGN|macro|ADC_CFGR_ALIGN
DECL|ADC_CFGR_AUTDLY_Msk|macro|ADC_CFGR_AUTDLY_Msk
DECL|ADC_CFGR_AUTDLY_Pos|macro|ADC_CFGR_AUTDLY_Pos
DECL|ADC_CFGR_AUTDLY|macro|ADC_CFGR_AUTDLY
DECL|ADC_CFGR_AWD1CH_0|macro|ADC_CFGR_AWD1CH_0
DECL|ADC_CFGR_AWD1CH_1|macro|ADC_CFGR_AWD1CH_1
DECL|ADC_CFGR_AWD1CH_2|macro|ADC_CFGR_AWD1CH_2
DECL|ADC_CFGR_AWD1CH_3|macro|ADC_CFGR_AWD1CH_3
DECL|ADC_CFGR_AWD1CH_4|macro|ADC_CFGR_AWD1CH_4
DECL|ADC_CFGR_AWD1CH_Msk|macro|ADC_CFGR_AWD1CH_Msk
DECL|ADC_CFGR_AWD1CH_Pos|macro|ADC_CFGR_AWD1CH_Pos
DECL|ADC_CFGR_AWD1CH|macro|ADC_CFGR_AWD1CH
DECL|ADC_CFGR_AWD1EN_Msk|macro|ADC_CFGR_AWD1EN_Msk
DECL|ADC_CFGR_AWD1EN_Pos|macro|ADC_CFGR_AWD1EN_Pos
DECL|ADC_CFGR_AWD1EN|macro|ADC_CFGR_AWD1EN
DECL|ADC_CFGR_AWD1SGL_Msk|macro|ADC_CFGR_AWD1SGL_Msk
DECL|ADC_CFGR_AWD1SGL_Pos|macro|ADC_CFGR_AWD1SGL_Pos
DECL|ADC_CFGR_AWD1SGL|macro|ADC_CFGR_AWD1SGL
DECL|ADC_CFGR_CONT_Msk|macro|ADC_CFGR_CONT_Msk
DECL|ADC_CFGR_CONT_Pos|macro|ADC_CFGR_CONT_Pos
DECL|ADC_CFGR_CONT|macro|ADC_CFGR_CONT
DECL|ADC_CFGR_DISCEN_Msk|macro|ADC_CFGR_DISCEN_Msk
DECL|ADC_CFGR_DISCEN_Pos|macro|ADC_CFGR_DISCEN_Pos
DECL|ADC_CFGR_DISCEN|macro|ADC_CFGR_DISCEN
DECL|ADC_CFGR_DISCNUM_0|macro|ADC_CFGR_DISCNUM_0
DECL|ADC_CFGR_DISCNUM_1|macro|ADC_CFGR_DISCNUM_1
DECL|ADC_CFGR_DISCNUM_2|macro|ADC_CFGR_DISCNUM_2
DECL|ADC_CFGR_DISCNUM_Msk|macro|ADC_CFGR_DISCNUM_Msk
DECL|ADC_CFGR_DISCNUM_Pos|macro|ADC_CFGR_DISCNUM_Pos
DECL|ADC_CFGR_DISCNUM|macro|ADC_CFGR_DISCNUM
DECL|ADC_CFGR_DMACFG_Msk|macro|ADC_CFGR_DMACFG_Msk
DECL|ADC_CFGR_DMACFG_Pos|macro|ADC_CFGR_DMACFG_Pos
DECL|ADC_CFGR_DMACFG|macro|ADC_CFGR_DMACFG
DECL|ADC_CFGR_DMAEN_Msk|macro|ADC_CFGR_DMAEN_Msk
DECL|ADC_CFGR_DMAEN_Pos|macro|ADC_CFGR_DMAEN_Pos
DECL|ADC_CFGR_DMAEN|macro|ADC_CFGR_DMAEN
DECL|ADC_CFGR_EXTEN_0|macro|ADC_CFGR_EXTEN_0
DECL|ADC_CFGR_EXTEN_1|macro|ADC_CFGR_EXTEN_1
DECL|ADC_CFGR_EXTEN_Msk|macro|ADC_CFGR_EXTEN_Msk
DECL|ADC_CFGR_EXTEN_Pos|macro|ADC_CFGR_EXTEN_Pos
DECL|ADC_CFGR_EXTEN|macro|ADC_CFGR_EXTEN
DECL|ADC_CFGR_EXTSEL_0|macro|ADC_CFGR_EXTSEL_0
DECL|ADC_CFGR_EXTSEL_1|macro|ADC_CFGR_EXTSEL_1
DECL|ADC_CFGR_EXTSEL_2|macro|ADC_CFGR_EXTSEL_2
DECL|ADC_CFGR_EXTSEL_3|macro|ADC_CFGR_EXTSEL_3
DECL|ADC_CFGR_EXTSEL_Msk|macro|ADC_CFGR_EXTSEL_Msk
DECL|ADC_CFGR_EXTSEL_Pos|macro|ADC_CFGR_EXTSEL_Pos
DECL|ADC_CFGR_EXTSEL|macro|ADC_CFGR_EXTSEL
DECL|ADC_CFGR_JAUTO_Msk|macro|ADC_CFGR_JAUTO_Msk
DECL|ADC_CFGR_JAUTO_Pos|macro|ADC_CFGR_JAUTO_Pos
DECL|ADC_CFGR_JAUTO|macro|ADC_CFGR_JAUTO
DECL|ADC_CFGR_JAWD1EN_Msk|macro|ADC_CFGR_JAWD1EN_Msk
DECL|ADC_CFGR_JAWD1EN_Pos|macro|ADC_CFGR_JAWD1EN_Pos
DECL|ADC_CFGR_JAWD1EN|macro|ADC_CFGR_JAWD1EN
DECL|ADC_CFGR_JDISCEN_Msk|macro|ADC_CFGR_JDISCEN_Msk
DECL|ADC_CFGR_JDISCEN_Pos|macro|ADC_CFGR_JDISCEN_Pos
DECL|ADC_CFGR_JDISCEN|macro|ADC_CFGR_JDISCEN
DECL|ADC_CFGR_JQDIS_Msk|macro|ADC_CFGR_JQDIS_Msk
DECL|ADC_CFGR_JQDIS_Pos|macro|ADC_CFGR_JQDIS_Pos
DECL|ADC_CFGR_JQDIS|macro|ADC_CFGR_JQDIS
DECL|ADC_CFGR_JQM_Msk|macro|ADC_CFGR_JQM_Msk
DECL|ADC_CFGR_JQM_Pos|macro|ADC_CFGR_JQM_Pos
DECL|ADC_CFGR_JQM|macro|ADC_CFGR_JQM
DECL|ADC_CFGR_OVRMOD_Msk|macro|ADC_CFGR_OVRMOD_Msk
DECL|ADC_CFGR_OVRMOD_Pos|macro|ADC_CFGR_OVRMOD_Pos
DECL|ADC_CFGR_OVRMOD|macro|ADC_CFGR_OVRMOD
DECL|ADC_CFGR_RES_0|macro|ADC_CFGR_RES_0
DECL|ADC_CFGR_RES_1|macro|ADC_CFGR_RES_1
DECL|ADC_CFGR_RES_Msk|macro|ADC_CFGR_RES_Msk
DECL|ADC_CFGR_RES_Pos|macro|ADC_CFGR_RES_Pos
DECL|ADC_CFGR_RES|macro|ADC_CFGR_RES
DECL|ADC_CR_ADCALDIF_Msk|macro|ADC_CR_ADCALDIF_Msk
DECL|ADC_CR_ADCALDIF_Pos|macro|ADC_CR_ADCALDIF_Pos
DECL|ADC_CR_ADCALDIF|macro|ADC_CR_ADCALDIF
DECL|ADC_CR_ADCAL_Msk|macro|ADC_CR_ADCAL_Msk
DECL|ADC_CR_ADCAL_Pos|macro|ADC_CR_ADCAL_Pos
DECL|ADC_CR_ADCAL|macro|ADC_CR_ADCAL
DECL|ADC_CR_ADDIS_Msk|macro|ADC_CR_ADDIS_Msk
DECL|ADC_CR_ADDIS_Pos|macro|ADC_CR_ADDIS_Pos
DECL|ADC_CR_ADDIS|macro|ADC_CR_ADDIS
DECL|ADC_CR_ADEN_Msk|macro|ADC_CR_ADEN_Msk
DECL|ADC_CR_ADEN_Pos|macro|ADC_CR_ADEN_Pos
DECL|ADC_CR_ADEN|macro|ADC_CR_ADEN
DECL|ADC_CR_ADSTART_Msk|macro|ADC_CR_ADSTART_Msk
DECL|ADC_CR_ADSTART_Pos|macro|ADC_CR_ADSTART_Pos
DECL|ADC_CR_ADSTART|macro|ADC_CR_ADSTART
DECL|ADC_CR_ADSTP_Msk|macro|ADC_CR_ADSTP_Msk
DECL|ADC_CR_ADSTP_Pos|macro|ADC_CR_ADSTP_Pos
DECL|ADC_CR_ADSTP|macro|ADC_CR_ADSTP
DECL|ADC_CR_ADVREGEN_Msk|macro|ADC_CR_ADVREGEN_Msk
DECL|ADC_CR_ADVREGEN_Pos|macro|ADC_CR_ADVREGEN_Pos
DECL|ADC_CR_ADVREGEN|macro|ADC_CR_ADVREGEN
DECL|ADC_CR_DEEPPWD_Msk|macro|ADC_CR_DEEPPWD_Msk
DECL|ADC_CR_DEEPPWD_Pos|macro|ADC_CR_DEEPPWD_Pos
DECL|ADC_CR_DEEPPWD|macro|ADC_CR_DEEPPWD
DECL|ADC_CR_JADSTART_Msk|macro|ADC_CR_JADSTART_Msk
DECL|ADC_CR_JADSTART_Pos|macro|ADC_CR_JADSTART_Pos
DECL|ADC_CR_JADSTART|macro|ADC_CR_JADSTART
DECL|ADC_CR_JADSTP_Msk|macro|ADC_CR_JADSTP_Msk
DECL|ADC_CR_JADSTP_Pos|macro|ADC_CR_JADSTP_Pos
DECL|ADC_CR_JADSTP|macro|ADC_CR_JADSTP
DECL|ADC_Common_TypeDef|typedef|} ADC_Common_TypeDef;
DECL|ADC_DIFSEL_DIFSEL_0|macro|ADC_DIFSEL_DIFSEL_0
DECL|ADC_DIFSEL_DIFSEL_10|macro|ADC_DIFSEL_DIFSEL_10
DECL|ADC_DIFSEL_DIFSEL_11|macro|ADC_DIFSEL_DIFSEL_11
DECL|ADC_DIFSEL_DIFSEL_12|macro|ADC_DIFSEL_DIFSEL_12
DECL|ADC_DIFSEL_DIFSEL_13|macro|ADC_DIFSEL_DIFSEL_13
DECL|ADC_DIFSEL_DIFSEL_14|macro|ADC_DIFSEL_DIFSEL_14
DECL|ADC_DIFSEL_DIFSEL_15|macro|ADC_DIFSEL_DIFSEL_15
DECL|ADC_DIFSEL_DIFSEL_16|macro|ADC_DIFSEL_DIFSEL_16
DECL|ADC_DIFSEL_DIFSEL_17|macro|ADC_DIFSEL_DIFSEL_17
DECL|ADC_DIFSEL_DIFSEL_18|macro|ADC_DIFSEL_DIFSEL_18
DECL|ADC_DIFSEL_DIFSEL_1|macro|ADC_DIFSEL_DIFSEL_1
DECL|ADC_DIFSEL_DIFSEL_2|macro|ADC_DIFSEL_DIFSEL_2
DECL|ADC_DIFSEL_DIFSEL_3|macro|ADC_DIFSEL_DIFSEL_3
DECL|ADC_DIFSEL_DIFSEL_4|macro|ADC_DIFSEL_DIFSEL_4
DECL|ADC_DIFSEL_DIFSEL_5|macro|ADC_DIFSEL_DIFSEL_5
DECL|ADC_DIFSEL_DIFSEL_6|macro|ADC_DIFSEL_DIFSEL_6
DECL|ADC_DIFSEL_DIFSEL_7|macro|ADC_DIFSEL_DIFSEL_7
DECL|ADC_DIFSEL_DIFSEL_8|macro|ADC_DIFSEL_DIFSEL_8
DECL|ADC_DIFSEL_DIFSEL_9|macro|ADC_DIFSEL_DIFSEL_9
DECL|ADC_DIFSEL_DIFSEL_Msk|macro|ADC_DIFSEL_DIFSEL_Msk
DECL|ADC_DIFSEL_DIFSEL_Pos|macro|ADC_DIFSEL_DIFSEL_Pos
DECL|ADC_DIFSEL_DIFSEL|macro|ADC_DIFSEL_DIFSEL
DECL|ADC_DR_RDATA_0|macro|ADC_DR_RDATA_0
DECL|ADC_DR_RDATA_10|macro|ADC_DR_RDATA_10
DECL|ADC_DR_RDATA_11|macro|ADC_DR_RDATA_11
DECL|ADC_DR_RDATA_12|macro|ADC_DR_RDATA_12
DECL|ADC_DR_RDATA_13|macro|ADC_DR_RDATA_13
DECL|ADC_DR_RDATA_14|macro|ADC_DR_RDATA_14
DECL|ADC_DR_RDATA_15|macro|ADC_DR_RDATA_15
DECL|ADC_DR_RDATA_1|macro|ADC_DR_RDATA_1
DECL|ADC_DR_RDATA_2|macro|ADC_DR_RDATA_2
DECL|ADC_DR_RDATA_3|macro|ADC_DR_RDATA_3
DECL|ADC_DR_RDATA_4|macro|ADC_DR_RDATA_4
DECL|ADC_DR_RDATA_5|macro|ADC_DR_RDATA_5
DECL|ADC_DR_RDATA_6|macro|ADC_DR_RDATA_6
DECL|ADC_DR_RDATA_7|macro|ADC_DR_RDATA_7
DECL|ADC_DR_RDATA_8|macro|ADC_DR_RDATA_8
DECL|ADC_DR_RDATA_9|macro|ADC_DR_RDATA_9
DECL|ADC_DR_RDATA_Msk|macro|ADC_DR_RDATA_Msk
DECL|ADC_DR_RDATA_Pos|macro|ADC_DR_RDATA_Pos
DECL|ADC_DR_RDATA|macro|ADC_DR_RDATA
DECL|ADC_IER_ADRDYIE_Msk|macro|ADC_IER_ADRDYIE_Msk
DECL|ADC_IER_ADRDYIE_Pos|macro|ADC_IER_ADRDYIE_Pos
DECL|ADC_IER_ADRDYIE|macro|ADC_IER_ADRDYIE
DECL|ADC_IER_ADRDY|macro|ADC_IER_ADRDY
DECL|ADC_IER_AWD1IE_Msk|macro|ADC_IER_AWD1IE_Msk
DECL|ADC_IER_AWD1IE_Pos|macro|ADC_IER_AWD1IE_Pos
DECL|ADC_IER_AWD1IE|macro|ADC_IER_AWD1IE
DECL|ADC_IER_AWD1|macro|ADC_IER_AWD1
DECL|ADC_IER_AWD2IE_Msk|macro|ADC_IER_AWD2IE_Msk
DECL|ADC_IER_AWD2IE_Pos|macro|ADC_IER_AWD2IE_Pos
DECL|ADC_IER_AWD2IE|macro|ADC_IER_AWD2IE
DECL|ADC_IER_AWD2|macro|ADC_IER_AWD2
DECL|ADC_IER_AWD3IE_Msk|macro|ADC_IER_AWD3IE_Msk
DECL|ADC_IER_AWD3IE_Pos|macro|ADC_IER_AWD3IE_Pos
DECL|ADC_IER_AWD3IE|macro|ADC_IER_AWD3IE
DECL|ADC_IER_AWD3|macro|ADC_IER_AWD3
DECL|ADC_IER_EOCIE_Msk|macro|ADC_IER_EOCIE_Msk
DECL|ADC_IER_EOCIE_Pos|macro|ADC_IER_EOCIE_Pos
DECL|ADC_IER_EOCIE|macro|ADC_IER_EOCIE
DECL|ADC_IER_EOC|macro|ADC_IER_EOC
DECL|ADC_IER_EOSIE_Msk|macro|ADC_IER_EOSIE_Msk
DECL|ADC_IER_EOSIE_Pos|macro|ADC_IER_EOSIE_Pos
DECL|ADC_IER_EOSIE|macro|ADC_IER_EOSIE
DECL|ADC_IER_EOSMPIE_Msk|macro|ADC_IER_EOSMPIE_Msk
DECL|ADC_IER_EOSMPIE_Pos|macro|ADC_IER_EOSMPIE_Pos
DECL|ADC_IER_EOSMPIE|macro|ADC_IER_EOSMPIE
DECL|ADC_IER_EOSMP|macro|ADC_IER_EOSMP
DECL|ADC_IER_EOS|macro|ADC_IER_EOS
DECL|ADC_IER_JEOCIE_Msk|macro|ADC_IER_JEOCIE_Msk
DECL|ADC_IER_JEOCIE_Pos|macro|ADC_IER_JEOCIE_Pos
DECL|ADC_IER_JEOCIE|macro|ADC_IER_JEOCIE
DECL|ADC_IER_JEOC|macro|ADC_IER_JEOC
DECL|ADC_IER_JEOSIE_Msk|macro|ADC_IER_JEOSIE_Msk
DECL|ADC_IER_JEOSIE_Pos|macro|ADC_IER_JEOSIE_Pos
DECL|ADC_IER_JEOSIE|macro|ADC_IER_JEOSIE
DECL|ADC_IER_JEOS|macro|ADC_IER_JEOS
DECL|ADC_IER_JQOVFIE_Msk|macro|ADC_IER_JQOVFIE_Msk
DECL|ADC_IER_JQOVFIE_Pos|macro|ADC_IER_JQOVFIE_Pos
DECL|ADC_IER_JQOVFIE|macro|ADC_IER_JQOVFIE
DECL|ADC_IER_JQOVF|macro|ADC_IER_JQOVF
DECL|ADC_IER_OVRIE_Msk|macro|ADC_IER_OVRIE_Msk
DECL|ADC_IER_OVRIE_Pos|macro|ADC_IER_OVRIE_Pos
DECL|ADC_IER_OVRIE|macro|ADC_IER_OVRIE
DECL|ADC_IER_OVR|macro|ADC_IER_OVR
DECL|ADC_ISR_ADRDY_Msk|macro|ADC_ISR_ADRDY_Msk
DECL|ADC_ISR_ADRDY_Pos|macro|ADC_ISR_ADRDY_Pos
DECL|ADC_ISR_ADRDY|macro|ADC_ISR_ADRDY
DECL|ADC_ISR_AWD1_Msk|macro|ADC_ISR_AWD1_Msk
DECL|ADC_ISR_AWD1_Pos|macro|ADC_ISR_AWD1_Pos
DECL|ADC_ISR_AWD1|macro|ADC_ISR_AWD1
DECL|ADC_ISR_AWD2_Msk|macro|ADC_ISR_AWD2_Msk
DECL|ADC_ISR_AWD2_Pos|macro|ADC_ISR_AWD2_Pos
DECL|ADC_ISR_AWD2|macro|ADC_ISR_AWD2
DECL|ADC_ISR_AWD3_Msk|macro|ADC_ISR_AWD3_Msk
DECL|ADC_ISR_AWD3_Pos|macro|ADC_ISR_AWD3_Pos
DECL|ADC_ISR_AWD3|macro|ADC_ISR_AWD3
DECL|ADC_ISR_EOC_Msk|macro|ADC_ISR_EOC_Msk
DECL|ADC_ISR_EOC_Pos|macro|ADC_ISR_EOC_Pos
DECL|ADC_ISR_EOC|macro|ADC_ISR_EOC
DECL|ADC_ISR_EOSMP_Msk|macro|ADC_ISR_EOSMP_Msk
DECL|ADC_ISR_EOSMP_Pos|macro|ADC_ISR_EOSMP_Pos
DECL|ADC_ISR_EOSMP|macro|ADC_ISR_EOSMP
DECL|ADC_ISR_EOS_Msk|macro|ADC_ISR_EOS_Msk
DECL|ADC_ISR_EOS_Pos|macro|ADC_ISR_EOS_Pos
DECL|ADC_ISR_EOS|macro|ADC_ISR_EOS
DECL|ADC_ISR_JEOC_Msk|macro|ADC_ISR_JEOC_Msk
DECL|ADC_ISR_JEOC_Pos|macro|ADC_ISR_JEOC_Pos
DECL|ADC_ISR_JEOC|macro|ADC_ISR_JEOC
DECL|ADC_ISR_JEOS_Msk|macro|ADC_ISR_JEOS_Msk
DECL|ADC_ISR_JEOS_Pos|macro|ADC_ISR_JEOS_Pos
DECL|ADC_ISR_JEOS|macro|ADC_ISR_JEOS
DECL|ADC_ISR_JQOVF_Msk|macro|ADC_ISR_JQOVF_Msk
DECL|ADC_ISR_JQOVF_Pos|macro|ADC_ISR_JQOVF_Pos
DECL|ADC_ISR_JQOVF|macro|ADC_ISR_JQOVF
DECL|ADC_ISR_OVR_Msk|macro|ADC_ISR_OVR_Msk
DECL|ADC_ISR_OVR_Pos|macro|ADC_ISR_OVR_Pos
DECL|ADC_ISR_OVR|macro|ADC_ISR_OVR
DECL|ADC_JDR1_JDATA_0|macro|ADC_JDR1_JDATA_0
DECL|ADC_JDR1_JDATA_10|macro|ADC_JDR1_JDATA_10
DECL|ADC_JDR1_JDATA_11|macro|ADC_JDR1_JDATA_11
DECL|ADC_JDR1_JDATA_12|macro|ADC_JDR1_JDATA_12
DECL|ADC_JDR1_JDATA_13|macro|ADC_JDR1_JDATA_13
DECL|ADC_JDR1_JDATA_14|macro|ADC_JDR1_JDATA_14
DECL|ADC_JDR1_JDATA_15|macro|ADC_JDR1_JDATA_15
DECL|ADC_JDR1_JDATA_1|macro|ADC_JDR1_JDATA_1
DECL|ADC_JDR1_JDATA_2|macro|ADC_JDR1_JDATA_2
DECL|ADC_JDR1_JDATA_3|macro|ADC_JDR1_JDATA_3
DECL|ADC_JDR1_JDATA_4|macro|ADC_JDR1_JDATA_4
DECL|ADC_JDR1_JDATA_5|macro|ADC_JDR1_JDATA_5
DECL|ADC_JDR1_JDATA_6|macro|ADC_JDR1_JDATA_6
DECL|ADC_JDR1_JDATA_7|macro|ADC_JDR1_JDATA_7
DECL|ADC_JDR1_JDATA_8|macro|ADC_JDR1_JDATA_8
DECL|ADC_JDR1_JDATA_9|macro|ADC_JDR1_JDATA_9
DECL|ADC_JDR1_JDATA_Msk|macro|ADC_JDR1_JDATA_Msk
DECL|ADC_JDR1_JDATA_Pos|macro|ADC_JDR1_JDATA_Pos
DECL|ADC_JDR1_JDATA|macro|ADC_JDR1_JDATA
DECL|ADC_JDR2_JDATA_0|macro|ADC_JDR2_JDATA_0
DECL|ADC_JDR2_JDATA_10|macro|ADC_JDR2_JDATA_10
DECL|ADC_JDR2_JDATA_11|macro|ADC_JDR2_JDATA_11
DECL|ADC_JDR2_JDATA_12|macro|ADC_JDR2_JDATA_12
DECL|ADC_JDR2_JDATA_13|macro|ADC_JDR2_JDATA_13
DECL|ADC_JDR2_JDATA_14|macro|ADC_JDR2_JDATA_14
DECL|ADC_JDR2_JDATA_15|macro|ADC_JDR2_JDATA_15
DECL|ADC_JDR2_JDATA_1|macro|ADC_JDR2_JDATA_1
DECL|ADC_JDR2_JDATA_2|macro|ADC_JDR2_JDATA_2
DECL|ADC_JDR2_JDATA_3|macro|ADC_JDR2_JDATA_3
DECL|ADC_JDR2_JDATA_4|macro|ADC_JDR2_JDATA_4
DECL|ADC_JDR2_JDATA_5|macro|ADC_JDR2_JDATA_5
DECL|ADC_JDR2_JDATA_6|macro|ADC_JDR2_JDATA_6
DECL|ADC_JDR2_JDATA_7|macro|ADC_JDR2_JDATA_7
DECL|ADC_JDR2_JDATA_8|macro|ADC_JDR2_JDATA_8
DECL|ADC_JDR2_JDATA_9|macro|ADC_JDR2_JDATA_9
DECL|ADC_JDR2_JDATA_Msk|macro|ADC_JDR2_JDATA_Msk
DECL|ADC_JDR2_JDATA_Pos|macro|ADC_JDR2_JDATA_Pos
DECL|ADC_JDR2_JDATA|macro|ADC_JDR2_JDATA
DECL|ADC_JDR3_JDATA_0|macro|ADC_JDR3_JDATA_0
DECL|ADC_JDR3_JDATA_10|macro|ADC_JDR3_JDATA_10
DECL|ADC_JDR3_JDATA_11|macro|ADC_JDR3_JDATA_11
DECL|ADC_JDR3_JDATA_12|macro|ADC_JDR3_JDATA_12
DECL|ADC_JDR3_JDATA_13|macro|ADC_JDR3_JDATA_13
DECL|ADC_JDR3_JDATA_14|macro|ADC_JDR3_JDATA_14
DECL|ADC_JDR3_JDATA_15|macro|ADC_JDR3_JDATA_15
DECL|ADC_JDR3_JDATA_1|macro|ADC_JDR3_JDATA_1
DECL|ADC_JDR3_JDATA_2|macro|ADC_JDR3_JDATA_2
DECL|ADC_JDR3_JDATA_3|macro|ADC_JDR3_JDATA_3
DECL|ADC_JDR3_JDATA_4|macro|ADC_JDR3_JDATA_4
DECL|ADC_JDR3_JDATA_5|macro|ADC_JDR3_JDATA_5
DECL|ADC_JDR3_JDATA_6|macro|ADC_JDR3_JDATA_6
DECL|ADC_JDR3_JDATA_7|macro|ADC_JDR3_JDATA_7
DECL|ADC_JDR3_JDATA_8|macro|ADC_JDR3_JDATA_8
DECL|ADC_JDR3_JDATA_9|macro|ADC_JDR3_JDATA_9
DECL|ADC_JDR3_JDATA_Msk|macro|ADC_JDR3_JDATA_Msk
DECL|ADC_JDR3_JDATA_Pos|macro|ADC_JDR3_JDATA_Pos
DECL|ADC_JDR3_JDATA|macro|ADC_JDR3_JDATA
DECL|ADC_JDR4_JDATA_0|macro|ADC_JDR4_JDATA_0
DECL|ADC_JDR4_JDATA_10|macro|ADC_JDR4_JDATA_10
DECL|ADC_JDR4_JDATA_11|macro|ADC_JDR4_JDATA_11
DECL|ADC_JDR4_JDATA_12|macro|ADC_JDR4_JDATA_12
DECL|ADC_JDR4_JDATA_13|macro|ADC_JDR4_JDATA_13
DECL|ADC_JDR4_JDATA_14|macro|ADC_JDR4_JDATA_14
DECL|ADC_JDR4_JDATA_15|macro|ADC_JDR4_JDATA_15
DECL|ADC_JDR4_JDATA_1|macro|ADC_JDR4_JDATA_1
DECL|ADC_JDR4_JDATA_2|macro|ADC_JDR4_JDATA_2
DECL|ADC_JDR4_JDATA_3|macro|ADC_JDR4_JDATA_3
DECL|ADC_JDR4_JDATA_4|macro|ADC_JDR4_JDATA_4
DECL|ADC_JDR4_JDATA_5|macro|ADC_JDR4_JDATA_5
DECL|ADC_JDR4_JDATA_6|macro|ADC_JDR4_JDATA_6
DECL|ADC_JDR4_JDATA_7|macro|ADC_JDR4_JDATA_7
DECL|ADC_JDR4_JDATA_8|macro|ADC_JDR4_JDATA_8
DECL|ADC_JDR4_JDATA_9|macro|ADC_JDR4_JDATA_9
DECL|ADC_JDR4_JDATA_Msk|macro|ADC_JDR4_JDATA_Msk
DECL|ADC_JDR4_JDATA_Pos|macro|ADC_JDR4_JDATA_Pos
DECL|ADC_JDR4_JDATA|macro|ADC_JDR4_JDATA
DECL|ADC_JSQR_JEXTEN_0|macro|ADC_JSQR_JEXTEN_0
DECL|ADC_JSQR_JEXTEN_1|macro|ADC_JSQR_JEXTEN_1
DECL|ADC_JSQR_JEXTEN_Msk|macro|ADC_JSQR_JEXTEN_Msk
DECL|ADC_JSQR_JEXTEN_Pos|macro|ADC_JSQR_JEXTEN_Pos
DECL|ADC_JSQR_JEXTEN|macro|ADC_JSQR_JEXTEN
DECL|ADC_JSQR_JEXTSEL_0|macro|ADC_JSQR_JEXTSEL_0
DECL|ADC_JSQR_JEXTSEL_1|macro|ADC_JSQR_JEXTSEL_1
DECL|ADC_JSQR_JEXTSEL_2|macro|ADC_JSQR_JEXTSEL_2
DECL|ADC_JSQR_JEXTSEL_3|macro|ADC_JSQR_JEXTSEL_3
DECL|ADC_JSQR_JEXTSEL_Msk|macro|ADC_JSQR_JEXTSEL_Msk
DECL|ADC_JSQR_JEXTSEL_Pos|macro|ADC_JSQR_JEXTSEL_Pos
DECL|ADC_JSQR_JEXTSEL|macro|ADC_JSQR_JEXTSEL
DECL|ADC_JSQR_JL_0|macro|ADC_JSQR_JL_0
DECL|ADC_JSQR_JL_1|macro|ADC_JSQR_JL_1
DECL|ADC_JSQR_JL_Msk|macro|ADC_JSQR_JL_Msk
DECL|ADC_JSQR_JL_Pos|macro|ADC_JSQR_JL_Pos
DECL|ADC_JSQR_JL|macro|ADC_JSQR_JL
DECL|ADC_JSQR_JSQ1_0|macro|ADC_JSQR_JSQ1_0
DECL|ADC_JSQR_JSQ1_1|macro|ADC_JSQR_JSQ1_1
DECL|ADC_JSQR_JSQ1_2|macro|ADC_JSQR_JSQ1_2
DECL|ADC_JSQR_JSQ1_3|macro|ADC_JSQR_JSQ1_3
DECL|ADC_JSQR_JSQ1_4|macro|ADC_JSQR_JSQ1_4
DECL|ADC_JSQR_JSQ1_Msk|macro|ADC_JSQR_JSQ1_Msk
DECL|ADC_JSQR_JSQ1_Pos|macro|ADC_JSQR_JSQ1_Pos
DECL|ADC_JSQR_JSQ1|macro|ADC_JSQR_JSQ1
DECL|ADC_JSQR_JSQ2_0|macro|ADC_JSQR_JSQ2_0
DECL|ADC_JSQR_JSQ2_1|macro|ADC_JSQR_JSQ2_1
DECL|ADC_JSQR_JSQ2_2|macro|ADC_JSQR_JSQ2_2
DECL|ADC_JSQR_JSQ2_3|macro|ADC_JSQR_JSQ2_3
DECL|ADC_JSQR_JSQ2_4|macro|ADC_JSQR_JSQ2_4
DECL|ADC_JSQR_JSQ2_Msk|macro|ADC_JSQR_JSQ2_Msk
DECL|ADC_JSQR_JSQ2_Pos|macro|ADC_JSQR_JSQ2_Pos
DECL|ADC_JSQR_JSQ2|macro|ADC_JSQR_JSQ2
DECL|ADC_JSQR_JSQ3_0|macro|ADC_JSQR_JSQ3_0
DECL|ADC_JSQR_JSQ3_1|macro|ADC_JSQR_JSQ3_1
DECL|ADC_JSQR_JSQ3_2|macro|ADC_JSQR_JSQ3_2
DECL|ADC_JSQR_JSQ3_3|macro|ADC_JSQR_JSQ3_3
DECL|ADC_JSQR_JSQ3_4|macro|ADC_JSQR_JSQ3_4
DECL|ADC_JSQR_JSQ3_Msk|macro|ADC_JSQR_JSQ3_Msk
DECL|ADC_JSQR_JSQ3_Pos|macro|ADC_JSQR_JSQ3_Pos
DECL|ADC_JSQR_JSQ3|macro|ADC_JSQR_JSQ3
DECL|ADC_JSQR_JSQ4_0|macro|ADC_JSQR_JSQ4_0
DECL|ADC_JSQR_JSQ4_1|macro|ADC_JSQR_JSQ4_1
DECL|ADC_JSQR_JSQ4_2|macro|ADC_JSQR_JSQ4_2
DECL|ADC_JSQR_JSQ4_3|macro|ADC_JSQR_JSQ4_3
DECL|ADC_JSQR_JSQ4_4|macro|ADC_JSQR_JSQ4_4
DECL|ADC_JSQR_JSQ4_Msk|macro|ADC_JSQR_JSQ4_Msk
DECL|ADC_JSQR_JSQ4_Pos|macro|ADC_JSQR_JSQ4_Pos
DECL|ADC_JSQR_JSQ4|macro|ADC_JSQR_JSQ4
DECL|ADC_OFR1_OFFSET1_0|macro|ADC_OFR1_OFFSET1_0
DECL|ADC_OFR1_OFFSET1_10|macro|ADC_OFR1_OFFSET1_10
DECL|ADC_OFR1_OFFSET1_11|macro|ADC_OFR1_OFFSET1_11
DECL|ADC_OFR1_OFFSET1_1|macro|ADC_OFR1_OFFSET1_1
DECL|ADC_OFR1_OFFSET1_2|macro|ADC_OFR1_OFFSET1_2
DECL|ADC_OFR1_OFFSET1_3|macro|ADC_OFR1_OFFSET1_3
DECL|ADC_OFR1_OFFSET1_4|macro|ADC_OFR1_OFFSET1_4
DECL|ADC_OFR1_OFFSET1_5|macro|ADC_OFR1_OFFSET1_5
DECL|ADC_OFR1_OFFSET1_6|macro|ADC_OFR1_OFFSET1_6
DECL|ADC_OFR1_OFFSET1_7|macro|ADC_OFR1_OFFSET1_7
DECL|ADC_OFR1_OFFSET1_8|macro|ADC_OFR1_OFFSET1_8
DECL|ADC_OFR1_OFFSET1_9|macro|ADC_OFR1_OFFSET1_9
DECL|ADC_OFR1_OFFSET1_CH_0|macro|ADC_OFR1_OFFSET1_CH_0
DECL|ADC_OFR1_OFFSET1_CH_1|macro|ADC_OFR1_OFFSET1_CH_1
DECL|ADC_OFR1_OFFSET1_CH_2|macro|ADC_OFR1_OFFSET1_CH_2
DECL|ADC_OFR1_OFFSET1_CH_3|macro|ADC_OFR1_OFFSET1_CH_3
DECL|ADC_OFR1_OFFSET1_CH_4|macro|ADC_OFR1_OFFSET1_CH_4
DECL|ADC_OFR1_OFFSET1_CH_Msk|macro|ADC_OFR1_OFFSET1_CH_Msk
DECL|ADC_OFR1_OFFSET1_CH_Pos|macro|ADC_OFR1_OFFSET1_CH_Pos
DECL|ADC_OFR1_OFFSET1_CH|macro|ADC_OFR1_OFFSET1_CH
DECL|ADC_OFR1_OFFSET1_EN_Msk|macro|ADC_OFR1_OFFSET1_EN_Msk
DECL|ADC_OFR1_OFFSET1_EN_Pos|macro|ADC_OFR1_OFFSET1_EN_Pos
DECL|ADC_OFR1_OFFSET1_EN|macro|ADC_OFR1_OFFSET1_EN
DECL|ADC_OFR1_OFFSET1_Msk|macro|ADC_OFR1_OFFSET1_Msk
DECL|ADC_OFR1_OFFSET1_Pos|macro|ADC_OFR1_OFFSET1_Pos
DECL|ADC_OFR1_OFFSET1|macro|ADC_OFR1_OFFSET1
DECL|ADC_OFR2_OFFSET2_0|macro|ADC_OFR2_OFFSET2_0
DECL|ADC_OFR2_OFFSET2_10|macro|ADC_OFR2_OFFSET2_10
DECL|ADC_OFR2_OFFSET2_11|macro|ADC_OFR2_OFFSET2_11
DECL|ADC_OFR2_OFFSET2_1|macro|ADC_OFR2_OFFSET2_1
DECL|ADC_OFR2_OFFSET2_2|macro|ADC_OFR2_OFFSET2_2
DECL|ADC_OFR2_OFFSET2_3|macro|ADC_OFR2_OFFSET2_3
DECL|ADC_OFR2_OFFSET2_4|macro|ADC_OFR2_OFFSET2_4
DECL|ADC_OFR2_OFFSET2_5|macro|ADC_OFR2_OFFSET2_5
DECL|ADC_OFR2_OFFSET2_6|macro|ADC_OFR2_OFFSET2_6
DECL|ADC_OFR2_OFFSET2_7|macro|ADC_OFR2_OFFSET2_7
DECL|ADC_OFR2_OFFSET2_8|macro|ADC_OFR2_OFFSET2_8
DECL|ADC_OFR2_OFFSET2_9|macro|ADC_OFR2_OFFSET2_9
DECL|ADC_OFR2_OFFSET2_CH_0|macro|ADC_OFR2_OFFSET2_CH_0
DECL|ADC_OFR2_OFFSET2_CH_1|macro|ADC_OFR2_OFFSET2_CH_1
DECL|ADC_OFR2_OFFSET2_CH_2|macro|ADC_OFR2_OFFSET2_CH_2
DECL|ADC_OFR2_OFFSET2_CH_3|macro|ADC_OFR2_OFFSET2_CH_3
DECL|ADC_OFR2_OFFSET2_CH_4|macro|ADC_OFR2_OFFSET2_CH_4
DECL|ADC_OFR2_OFFSET2_CH_Msk|macro|ADC_OFR2_OFFSET2_CH_Msk
DECL|ADC_OFR2_OFFSET2_CH_Pos|macro|ADC_OFR2_OFFSET2_CH_Pos
DECL|ADC_OFR2_OFFSET2_CH|macro|ADC_OFR2_OFFSET2_CH
DECL|ADC_OFR2_OFFSET2_EN_Msk|macro|ADC_OFR2_OFFSET2_EN_Msk
DECL|ADC_OFR2_OFFSET2_EN_Pos|macro|ADC_OFR2_OFFSET2_EN_Pos
DECL|ADC_OFR2_OFFSET2_EN|macro|ADC_OFR2_OFFSET2_EN
DECL|ADC_OFR2_OFFSET2_Msk|macro|ADC_OFR2_OFFSET2_Msk
DECL|ADC_OFR2_OFFSET2_Pos|macro|ADC_OFR2_OFFSET2_Pos
DECL|ADC_OFR2_OFFSET2|macro|ADC_OFR2_OFFSET2
DECL|ADC_OFR3_OFFSET3_0|macro|ADC_OFR3_OFFSET3_0
DECL|ADC_OFR3_OFFSET3_10|macro|ADC_OFR3_OFFSET3_10
DECL|ADC_OFR3_OFFSET3_11|macro|ADC_OFR3_OFFSET3_11
DECL|ADC_OFR3_OFFSET3_1|macro|ADC_OFR3_OFFSET3_1
DECL|ADC_OFR3_OFFSET3_2|macro|ADC_OFR3_OFFSET3_2
DECL|ADC_OFR3_OFFSET3_3|macro|ADC_OFR3_OFFSET3_3
DECL|ADC_OFR3_OFFSET3_4|macro|ADC_OFR3_OFFSET3_4
DECL|ADC_OFR3_OFFSET3_5|macro|ADC_OFR3_OFFSET3_5
DECL|ADC_OFR3_OFFSET3_6|macro|ADC_OFR3_OFFSET3_6
DECL|ADC_OFR3_OFFSET3_7|macro|ADC_OFR3_OFFSET3_7
DECL|ADC_OFR3_OFFSET3_8|macro|ADC_OFR3_OFFSET3_8
DECL|ADC_OFR3_OFFSET3_9|macro|ADC_OFR3_OFFSET3_9
DECL|ADC_OFR3_OFFSET3_CH_0|macro|ADC_OFR3_OFFSET3_CH_0
DECL|ADC_OFR3_OFFSET3_CH_1|macro|ADC_OFR3_OFFSET3_CH_1
DECL|ADC_OFR3_OFFSET3_CH_2|macro|ADC_OFR3_OFFSET3_CH_2
DECL|ADC_OFR3_OFFSET3_CH_3|macro|ADC_OFR3_OFFSET3_CH_3
DECL|ADC_OFR3_OFFSET3_CH_4|macro|ADC_OFR3_OFFSET3_CH_4
DECL|ADC_OFR3_OFFSET3_CH_Msk|macro|ADC_OFR3_OFFSET3_CH_Msk
DECL|ADC_OFR3_OFFSET3_CH_Pos|macro|ADC_OFR3_OFFSET3_CH_Pos
DECL|ADC_OFR3_OFFSET3_CH|macro|ADC_OFR3_OFFSET3_CH
DECL|ADC_OFR3_OFFSET3_EN_Msk|macro|ADC_OFR3_OFFSET3_EN_Msk
DECL|ADC_OFR3_OFFSET3_EN_Pos|macro|ADC_OFR3_OFFSET3_EN_Pos
DECL|ADC_OFR3_OFFSET3_EN|macro|ADC_OFR3_OFFSET3_EN
DECL|ADC_OFR3_OFFSET3_Msk|macro|ADC_OFR3_OFFSET3_Msk
DECL|ADC_OFR3_OFFSET3_Pos|macro|ADC_OFR3_OFFSET3_Pos
DECL|ADC_OFR3_OFFSET3|macro|ADC_OFR3_OFFSET3
DECL|ADC_OFR4_OFFSET4_0|macro|ADC_OFR4_OFFSET4_0
DECL|ADC_OFR4_OFFSET4_10|macro|ADC_OFR4_OFFSET4_10
DECL|ADC_OFR4_OFFSET4_11|macro|ADC_OFR4_OFFSET4_11
DECL|ADC_OFR4_OFFSET4_1|macro|ADC_OFR4_OFFSET4_1
DECL|ADC_OFR4_OFFSET4_2|macro|ADC_OFR4_OFFSET4_2
DECL|ADC_OFR4_OFFSET4_3|macro|ADC_OFR4_OFFSET4_3
DECL|ADC_OFR4_OFFSET4_4|macro|ADC_OFR4_OFFSET4_4
DECL|ADC_OFR4_OFFSET4_5|macro|ADC_OFR4_OFFSET4_5
DECL|ADC_OFR4_OFFSET4_6|macro|ADC_OFR4_OFFSET4_6
DECL|ADC_OFR4_OFFSET4_7|macro|ADC_OFR4_OFFSET4_7
DECL|ADC_OFR4_OFFSET4_8|macro|ADC_OFR4_OFFSET4_8
DECL|ADC_OFR4_OFFSET4_9|macro|ADC_OFR4_OFFSET4_9
DECL|ADC_OFR4_OFFSET4_CH_0|macro|ADC_OFR4_OFFSET4_CH_0
DECL|ADC_OFR4_OFFSET4_CH_1|macro|ADC_OFR4_OFFSET4_CH_1
DECL|ADC_OFR4_OFFSET4_CH_2|macro|ADC_OFR4_OFFSET4_CH_2
DECL|ADC_OFR4_OFFSET4_CH_3|macro|ADC_OFR4_OFFSET4_CH_3
DECL|ADC_OFR4_OFFSET4_CH_4|macro|ADC_OFR4_OFFSET4_CH_4
DECL|ADC_OFR4_OFFSET4_CH_Msk|macro|ADC_OFR4_OFFSET4_CH_Msk
DECL|ADC_OFR4_OFFSET4_CH_Pos|macro|ADC_OFR4_OFFSET4_CH_Pos
DECL|ADC_OFR4_OFFSET4_CH|macro|ADC_OFR4_OFFSET4_CH
DECL|ADC_OFR4_OFFSET4_EN_Msk|macro|ADC_OFR4_OFFSET4_EN_Msk
DECL|ADC_OFR4_OFFSET4_EN_Pos|macro|ADC_OFR4_OFFSET4_EN_Pos
DECL|ADC_OFR4_OFFSET4_EN|macro|ADC_OFR4_OFFSET4_EN
DECL|ADC_OFR4_OFFSET4_Msk|macro|ADC_OFR4_OFFSET4_Msk
DECL|ADC_OFR4_OFFSET4_Pos|macro|ADC_OFR4_OFFSET4_Pos
DECL|ADC_OFR4_OFFSET4|macro|ADC_OFR4_OFFSET4
DECL|ADC_SMPR1_SMP0_0|macro|ADC_SMPR1_SMP0_0
DECL|ADC_SMPR1_SMP0_1|macro|ADC_SMPR1_SMP0_1
DECL|ADC_SMPR1_SMP0_2|macro|ADC_SMPR1_SMP0_2
DECL|ADC_SMPR1_SMP0_Msk|macro|ADC_SMPR1_SMP0_Msk
DECL|ADC_SMPR1_SMP0_Pos|macro|ADC_SMPR1_SMP0_Pos
DECL|ADC_SMPR1_SMP0|macro|ADC_SMPR1_SMP0
DECL|ADC_SMPR1_SMP1_0|macro|ADC_SMPR1_SMP1_0
DECL|ADC_SMPR1_SMP1_1|macro|ADC_SMPR1_SMP1_1
DECL|ADC_SMPR1_SMP1_2|macro|ADC_SMPR1_SMP1_2
DECL|ADC_SMPR1_SMP1_Msk|macro|ADC_SMPR1_SMP1_Msk
DECL|ADC_SMPR1_SMP1_Pos|macro|ADC_SMPR1_SMP1_Pos
DECL|ADC_SMPR1_SMP1|macro|ADC_SMPR1_SMP1
DECL|ADC_SMPR1_SMP2_0|macro|ADC_SMPR1_SMP2_0
DECL|ADC_SMPR1_SMP2_1|macro|ADC_SMPR1_SMP2_1
DECL|ADC_SMPR1_SMP2_2|macro|ADC_SMPR1_SMP2_2
DECL|ADC_SMPR1_SMP2_Msk|macro|ADC_SMPR1_SMP2_Msk
DECL|ADC_SMPR1_SMP2_Pos|macro|ADC_SMPR1_SMP2_Pos
DECL|ADC_SMPR1_SMP2|macro|ADC_SMPR1_SMP2
DECL|ADC_SMPR1_SMP3_0|macro|ADC_SMPR1_SMP3_0
DECL|ADC_SMPR1_SMP3_1|macro|ADC_SMPR1_SMP3_1
DECL|ADC_SMPR1_SMP3_2|macro|ADC_SMPR1_SMP3_2
DECL|ADC_SMPR1_SMP3_Msk|macro|ADC_SMPR1_SMP3_Msk
DECL|ADC_SMPR1_SMP3_Pos|macro|ADC_SMPR1_SMP3_Pos
DECL|ADC_SMPR1_SMP3|macro|ADC_SMPR1_SMP3
DECL|ADC_SMPR1_SMP4_0|macro|ADC_SMPR1_SMP4_0
DECL|ADC_SMPR1_SMP4_1|macro|ADC_SMPR1_SMP4_1
DECL|ADC_SMPR1_SMP4_2|macro|ADC_SMPR1_SMP4_2
DECL|ADC_SMPR1_SMP4_Msk|macro|ADC_SMPR1_SMP4_Msk
DECL|ADC_SMPR1_SMP4_Pos|macro|ADC_SMPR1_SMP4_Pos
DECL|ADC_SMPR1_SMP4|macro|ADC_SMPR1_SMP4
DECL|ADC_SMPR1_SMP5_0|macro|ADC_SMPR1_SMP5_0
DECL|ADC_SMPR1_SMP5_1|macro|ADC_SMPR1_SMP5_1
DECL|ADC_SMPR1_SMP5_2|macro|ADC_SMPR1_SMP5_2
DECL|ADC_SMPR1_SMP5_Msk|macro|ADC_SMPR1_SMP5_Msk
DECL|ADC_SMPR1_SMP5_Pos|macro|ADC_SMPR1_SMP5_Pos
DECL|ADC_SMPR1_SMP5|macro|ADC_SMPR1_SMP5
DECL|ADC_SMPR1_SMP6_0|macro|ADC_SMPR1_SMP6_0
DECL|ADC_SMPR1_SMP6_1|macro|ADC_SMPR1_SMP6_1
DECL|ADC_SMPR1_SMP6_2|macro|ADC_SMPR1_SMP6_2
DECL|ADC_SMPR1_SMP6_Msk|macro|ADC_SMPR1_SMP6_Msk
DECL|ADC_SMPR1_SMP6_Pos|macro|ADC_SMPR1_SMP6_Pos
DECL|ADC_SMPR1_SMP6|macro|ADC_SMPR1_SMP6
DECL|ADC_SMPR1_SMP7_0|macro|ADC_SMPR1_SMP7_0
DECL|ADC_SMPR1_SMP7_1|macro|ADC_SMPR1_SMP7_1
DECL|ADC_SMPR1_SMP7_2|macro|ADC_SMPR1_SMP7_2
DECL|ADC_SMPR1_SMP7_Msk|macro|ADC_SMPR1_SMP7_Msk
DECL|ADC_SMPR1_SMP7_Pos|macro|ADC_SMPR1_SMP7_Pos
DECL|ADC_SMPR1_SMP7|macro|ADC_SMPR1_SMP7
DECL|ADC_SMPR1_SMP8_0|macro|ADC_SMPR1_SMP8_0
DECL|ADC_SMPR1_SMP8_1|macro|ADC_SMPR1_SMP8_1
DECL|ADC_SMPR1_SMP8_2|macro|ADC_SMPR1_SMP8_2
DECL|ADC_SMPR1_SMP8_Msk|macro|ADC_SMPR1_SMP8_Msk
DECL|ADC_SMPR1_SMP8_Pos|macro|ADC_SMPR1_SMP8_Pos
DECL|ADC_SMPR1_SMP8|macro|ADC_SMPR1_SMP8
DECL|ADC_SMPR1_SMP9_0|macro|ADC_SMPR1_SMP9_0
DECL|ADC_SMPR1_SMP9_1|macro|ADC_SMPR1_SMP9_1
DECL|ADC_SMPR1_SMP9_2|macro|ADC_SMPR1_SMP9_2
DECL|ADC_SMPR1_SMP9_Msk|macro|ADC_SMPR1_SMP9_Msk
DECL|ADC_SMPR1_SMP9_Pos|macro|ADC_SMPR1_SMP9_Pos
DECL|ADC_SMPR1_SMP9|macro|ADC_SMPR1_SMP9
DECL|ADC_SMPR2_SMP10_0|macro|ADC_SMPR2_SMP10_0
DECL|ADC_SMPR2_SMP10_1|macro|ADC_SMPR2_SMP10_1
DECL|ADC_SMPR2_SMP10_2|macro|ADC_SMPR2_SMP10_2
DECL|ADC_SMPR2_SMP10_Msk|macro|ADC_SMPR2_SMP10_Msk
DECL|ADC_SMPR2_SMP10_Pos|macro|ADC_SMPR2_SMP10_Pos
DECL|ADC_SMPR2_SMP10|macro|ADC_SMPR2_SMP10
DECL|ADC_SMPR2_SMP11_0|macro|ADC_SMPR2_SMP11_0
DECL|ADC_SMPR2_SMP11_1|macro|ADC_SMPR2_SMP11_1
DECL|ADC_SMPR2_SMP11_2|macro|ADC_SMPR2_SMP11_2
DECL|ADC_SMPR2_SMP11_Msk|macro|ADC_SMPR2_SMP11_Msk
DECL|ADC_SMPR2_SMP11_Pos|macro|ADC_SMPR2_SMP11_Pos
DECL|ADC_SMPR2_SMP11|macro|ADC_SMPR2_SMP11
DECL|ADC_SMPR2_SMP12_0|macro|ADC_SMPR2_SMP12_0
DECL|ADC_SMPR2_SMP12_1|macro|ADC_SMPR2_SMP12_1
DECL|ADC_SMPR2_SMP12_2|macro|ADC_SMPR2_SMP12_2
DECL|ADC_SMPR2_SMP12_Msk|macro|ADC_SMPR2_SMP12_Msk
DECL|ADC_SMPR2_SMP12_Pos|macro|ADC_SMPR2_SMP12_Pos
DECL|ADC_SMPR2_SMP12|macro|ADC_SMPR2_SMP12
DECL|ADC_SMPR2_SMP13_0|macro|ADC_SMPR2_SMP13_0
DECL|ADC_SMPR2_SMP13_1|macro|ADC_SMPR2_SMP13_1
DECL|ADC_SMPR2_SMP13_2|macro|ADC_SMPR2_SMP13_2
DECL|ADC_SMPR2_SMP13_Msk|macro|ADC_SMPR2_SMP13_Msk
DECL|ADC_SMPR2_SMP13_Pos|macro|ADC_SMPR2_SMP13_Pos
DECL|ADC_SMPR2_SMP13|macro|ADC_SMPR2_SMP13
DECL|ADC_SMPR2_SMP14_0|macro|ADC_SMPR2_SMP14_0
DECL|ADC_SMPR2_SMP14_1|macro|ADC_SMPR2_SMP14_1
DECL|ADC_SMPR2_SMP14_2|macro|ADC_SMPR2_SMP14_2
DECL|ADC_SMPR2_SMP14_Msk|macro|ADC_SMPR2_SMP14_Msk
DECL|ADC_SMPR2_SMP14_Pos|macro|ADC_SMPR2_SMP14_Pos
DECL|ADC_SMPR2_SMP14|macro|ADC_SMPR2_SMP14
DECL|ADC_SMPR2_SMP15_0|macro|ADC_SMPR2_SMP15_0
DECL|ADC_SMPR2_SMP15_1|macro|ADC_SMPR2_SMP15_1
DECL|ADC_SMPR2_SMP15_2|macro|ADC_SMPR2_SMP15_2
DECL|ADC_SMPR2_SMP15_Msk|macro|ADC_SMPR2_SMP15_Msk
DECL|ADC_SMPR2_SMP15_Pos|macro|ADC_SMPR2_SMP15_Pos
DECL|ADC_SMPR2_SMP15|macro|ADC_SMPR2_SMP15
DECL|ADC_SMPR2_SMP16_0|macro|ADC_SMPR2_SMP16_0
DECL|ADC_SMPR2_SMP16_1|macro|ADC_SMPR2_SMP16_1
DECL|ADC_SMPR2_SMP16_2|macro|ADC_SMPR2_SMP16_2
DECL|ADC_SMPR2_SMP16_Msk|macro|ADC_SMPR2_SMP16_Msk
DECL|ADC_SMPR2_SMP16_Pos|macro|ADC_SMPR2_SMP16_Pos
DECL|ADC_SMPR2_SMP16|macro|ADC_SMPR2_SMP16
DECL|ADC_SMPR2_SMP17_0|macro|ADC_SMPR2_SMP17_0
DECL|ADC_SMPR2_SMP17_1|macro|ADC_SMPR2_SMP17_1
DECL|ADC_SMPR2_SMP17_2|macro|ADC_SMPR2_SMP17_2
DECL|ADC_SMPR2_SMP17_Msk|macro|ADC_SMPR2_SMP17_Msk
DECL|ADC_SMPR2_SMP17_Pos|macro|ADC_SMPR2_SMP17_Pos
DECL|ADC_SMPR2_SMP17|macro|ADC_SMPR2_SMP17
DECL|ADC_SMPR2_SMP18_0|macro|ADC_SMPR2_SMP18_0
DECL|ADC_SMPR2_SMP18_1|macro|ADC_SMPR2_SMP18_1
DECL|ADC_SMPR2_SMP18_2|macro|ADC_SMPR2_SMP18_2
DECL|ADC_SMPR2_SMP18_Msk|macro|ADC_SMPR2_SMP18_Msk
DECL|ADC_SMPR2_SMP18_Pos|macro|ADC_SMPR2_SMP18_Pos
DECL|ADC_SMPR2_SMP18|macro|ADC_SMPR2_SMP18
DECL|ADC_SQR1_L_0|macro|ADC_SQR1_L_0
DECL|ADC_SQR1_L_1|macro|ADC_SQR1_L_1
DECL|ADC_SQR1_L_2|macro|ADC_SQR1_L_2
DECL|ADC_SQR1_L_3|macro|ADC_SQR1_L_3
DECL|ADC_SQR1_L_Msk|macro|ADC_SQR1_L_Msk
DECL|ADC_SQR1_L_Pos|macro|ADC_SQR1_L_Pos
DECL|ADC_SQR1_L|macro|ADC_SQR1_L
DECL|ADC_SQR1_SQ1_0|macro|ADC_SQR1_SQ1_0
DECL|ADC_SQR1_SQ1_1|macro|ADC_SQR1_SQ1_1
DECL|ADC_SQR1_SQ1_2|macro|ADC_SQR1_SQ1_2
DECL|ADC_SQR1_SQ1_3|macro|ADC_SQR1_SQ1_3
DECL|ADC_SQR1_SQ1_4|macro|ADC_SQR1_SQ1_4
DECL|ADC_SQR1_SQ1_Msk|macro|ADC_SQR1_SQ1_Msk
DECL|ADC_SQR1_SQ1_Pos|macro|ADC_SQR1_SQ1_Pos
DECL|ADC_SQR1_SQ1|macro|ADC_SQR1_SQ1
DECL|ADC_SQR1_SQ2_0|macro|ADC_SQR1_SQ2_0
DECL|ADC_SQR1_SQ2_1|macro|ADC_SQR1_SQ2_1
DECL|ADC_SQR1_SQ2_2|macro|ADC_SQR1_SQ2_2
DECL|ADC_SQR1_SQ2_3|macro|ADC_SQR1_SQ2_3
DECL|ADC_SQR1_SQ2_4|macro|ADC_SQR1_SQ2_4
DECL|ADC_SQR1_SQ2_Msk|macro|ADC_SQR1_SQ2_Msk
DECL|ADC_SQR1_SQ2_Pos|macro|ADC_SQR1_SQ2_Pos
DECL|ADC_SQR1_SQ2|macro|ADC_SQR1_SQ2
DECL|ADC_SQR1_SQ3_0|macro|ADC_SQR1_SQ3_0
DECL|ADC_SQR1_SQ3_1|macro|ADC_SQR1_SQ3_1
DECL|ADC_SQR1_SQ3_2|macro|ADC_SQR1_SQ3_2
DECL|ADC_SQR1_SQ3_3|macro|ADC_SQR1_SQ3_3
DECL|ADC_SQR1_SQ3_4|macro|ADC_SQR1_SQ3_4
DECL|ADC_SQR1_SQ3_Msk|macro|ADC_SQR1_SQ3_Msk
DECL|ADC_SQR1_SQ3_Pos|macro|ADC_SQR1_SQ3_Pos
DECL|ADC_SQR1_SQ3|macro|ADC_SQR1_SQ3
DECL|ADC_SQR1_SQ4_0|macro|ADC_SQR1_SQ4_0
DECL|ADC_SQR1_SQ4_1|macro|ADC_SQR1_SQ4_1
DECL|ADC_SQR1_SQ4_2|macro|ADC_SQR1_SQ4_2
DECL|ADC_SQR1_SQ4_3|macro|ADC_SQR1_SQ4_3
DECL|ADC_SQR1_SQ4_4|macro|ADC_SQR1_SQ4_4
DECL|ADC_SQR1_SQ4_Msk|macro|ADC_SQR1_SQ4_Msk
DECL|ADC_SQR1_SQ4_Pos|macro|ADC_SQR1_SQ4_Pos
DECL|ADC_SQR1_SQ4|macro|ADC_SQR1_SQ4
DECL|ADC_SQR2_SQ5_0|macro|ADC_SQR2_SQ5_0
DECL|ADC_SQR2_SQ5_1|macro|ADC_SQR2_SQ5_1
DECL|ADC_SQR2_SQ5_2|macro|ADC_SQR2_SQ5_2
DECL|ADC_SQR2_SQ5_3|macro|ADC_SQR2_SQ5_3
DECL|ADC_SQR2_SQ5_4|macro|ADC_SQR2_SQ5_4
DECL|ADC_SQR2_SQ5_Msk|macro|ADC_SQR2_SQ5_Msk
DECL|ADC_SQR2_SQ5_Pos|macro|ADC_SQR2_SQ5_Pos
DECL|ADC_SQR2_SQ5|macro|ADC_SQR2_SQ5
DECL|ADC_SQR2_SQ6_0|macro|ADC_SQR2_SQ6_0
DECL|ADC_SQR2_SQ6_1|macro|ADC_SQR2_SQ6_1
DECL|ADC_SQR2_SQ6_2|macro|ADC_SQR2_SQ6_2
DECL|ADC_SQR2_SQ6_3|macro|ADC_SQR2_SQ6_3
DECL|ADC_SQR2_SQ6_4|macro|ADC_SQR2_SQ6_4
DECL|ADC_SQR2_SQ6_Msk|macro|ADC_SQR2_SQ6_Msk
DECL|ADC_SQR2_SQ6_Pos|macro|ADC_SQR2_SQ6_Pos
DECL|ADC_SQR2_SQ6|macro|ADC_SQR2_SQ6
DECL|ADC_SQR2_SQ7_0|macro|ADC_SQR2_SQ7_0
DECL|ADC_SQR2_SQ7_1|macro|ADC_SQR2_SQ7_1
DECL|ADC_SQR2_SQ7_2|macro|ADC_SQR2_SQ7_2
DECL|ADC_SQR2_SQ7_3|macro|ADC_SQR2_SQ7_3
DECL|ADC_SQR2_SQ7_4|macro|ADC_SQR2_SQ7_4
DECL|ADC_SQR2_SQ7_Msk|macro|ADC_SQR2_SQ7_Msk
DECL|ADC_SQR2_SQ7_Pos|macro|ADC_SQR2_SQ7_Pos
DECL|ADC_SQR2_SQ7|macro|ADC_SQR2_SQ7
DECL|ADC_SQR2_SQ8_0|macro|ADC_SQR2_SQ8_0
DECL|ADC_SQR2_SQ8_1|macro|ADC_SQR2_SQ8_1
DECL|ADC_SQR2_SQ8_2|macro|ADC_SQR2_SQ8_2
DECL|ADC_SQR2_SQ8_3|macro|ADC_SQR2_SQ8_3
DECL|ADC_SQR2_SQ8_4|macro|ADC_SQR2_SQ8_4
DECL|ADC_SQR2_SQ8_Msk|macro|ADC_SQR2_SQ8_Msk
DECL|ADC_SQR2_SQ8_Pos|macro|ADC_SQR2_SQ8_Pos
DECL|ADC_SQR2_SQ8|macro|ADC_SQR2_SQ8
DECL|ADC_SQR2_SQ9_0|macro|ADC_SQR2_SQ9_0
DECL|ADC_SQR2_SQ9_1|macro|ADC_SQR2_SQ9_1
DECL|ADC_SQR2_SQ9_2|macro|ADC_SQR2_SQ9_2
DECL|ADC_SQR2_SQ9_3|macro|ADC_SQR2_SQ9_3
DECL|ADC_SQR2_SQ9_4|macro|ADC_SQR2_SQ9_4
DECL|ADC_SQR2_SQ9_Msk|macro|ADC_SQR2_SQ9_Msk
DECL|ADC_SQR2_SQ9_Pos|macro|ADC_SQR2_SQ9_Pos
DECL|ADC_SQR2_SQ9|macro|ADC_SQR2_SQ9
DECL|ADC_SQR3_SQ10_0|macro|ADC_SQR3_SQ10_0
DECL|ADC_SQR3_SQ10_1|macro|ADC_SQR3_SQ10_1
DECL|ADC_SQR3_SQ10_2|macro|ADC_SQR3_SQ10_2
DECL|ADC_SQR3_SQ10_3|macro|ADC_SQR3_SQ10_3
DECL|ADC_SQR3_SQ10_4|macro|ADC_SQR3_SQ10_4
DECL|ADC_SQR3_SQ10_Msk|macro|ADC_SQR3_SQ10_Msk
DECL|ADC_SQR3_SQ10_Pos|macro|ADC_SQR3_SQ10_Pos
DECL|ADC_SQR3_SQ10|macro|ADC_SQR3_SQ10
DECL|ADC_SQR3_SQ11_0|macro|ADC_SQR3_SQ11_0
DECL|ADC_SQR3_SQ11_1|macro|ADC_SQR3_SQ11_1
DECL|ADC_SQR3_SQ11_2|macro|ADC_SQR3_SQ11_2
DECL|ADC_SQR3_SQ11_3|macro|ADC_SQR3_SQ11_3
DECL|ADC_SQR3_SQ11_4|macro|ADC_SQR3_SQ11_4
DECL|ADC_SQR3_SQ11_Msk|macro|ADC_SQR3_SQ11_Msk
DECL|ADC_SQR3_SQ11_Pos|macro|ADC_SQR3_SQ11_Pos
DECL|ADC_SQR3_SQ11|macro|ADC_SQR3_SQ11
DECL|ADC_SQR3_SQ12_0|macro|ADC_SQR3_SQ12_0
DECL|ADC_SQR3_SQ12_1|macro|ADC_SQR3_SQ12_1
DECL|ADC_SQR3_SQ12_2|macro|ADC_SQR3_SQ12_2
DECL|ADC_SQR3_SQ12_3|macro|ADC_SQR3_SQ12_3
DECL|ADC_SQR3_SQ12_4|macro|ADC_SQR3_SQ12_4
DECL|ADC_SQR3_SQ12_Msk|macro|ADC_SQR3_SQ12_Msk
DECL|ADC_SQR3_SQ12_Pos|macro|ADC_SQR3_SQ12_Pos
DECL|ADC_SQR3_SQ12|macro|ADC_SQR3_SQ12
DECL|ADC_SQR3_SQ13_0|macro|ADC_SQR3_SQ13_0
DECL|ADC_SQR3_SQ13_1|macro|ADC_SQR3_SQ13_1
DECL|ADC_SQR3_SQ13_2|macro|ADC_SQR3_SQ13_2
DECL|ADC_SQR3_SQ13_3|macro|ADC_SQR3_SQ13_3
DECL|ADC_SQR3_SQ13_4|macro|ADC_SQR3_SQ13_4
DECL|ADC_SQR3_SQ13_Msk|macro|ADC_SQR3_SQ13_Msk
DECL|ADC_SQR3_SQ13_Pos|macro|ADC_SQR3_SQ13_Pos
DECL|ADC_SQR3_SQ13|macro|ADC_SQR3_SQ13
DECL|ADC_SQR3_SQ14_0|macro|ADC_SQR3_SQ14_0
DECL|ADC_SQR3_SQ14_1|macro|ADC_SQR3_SQ14_1
DECL|ADC_SQR3_SQ14_2|macro|ADC_SQR3_SQ14_2
DECL|ADC_SQR3_SQ14_3|macro|ADC_SQR3_SQ14_3
DECL|ADC_SQR3_SQ14_4|macro|ADC_SQR3_SQ14_4
DECL|ADC_SQR3_SQ14_Msk|macro|ADC_SQR3_SQ14_Msk
DECL|ADC_SQR3_SQ14_Pos|macro|ADC_SQR3_SQ14_Pos
DECL|ADC_SQR3_SQ14|macro|ADC_SQR3_SQ14
DECL|ADC_SQR4_SQ15_0|macro|ADC_SQR4_SQ15_0
DECL|ADC_SQR4_SQ15_1|macro|ADC_SQR4_SQ15_1
DECL|ADC_SQR4_SQ15_2|macro|ADC_SQR4_SQ15_2
DECL|ADC_SQR4_SQ15_3|macro|ADC_SQR4_SQ15_3
DECL|ADC_SQR4_SQ15_4|macro|ADC_SQR4_SQ15_4
DECL|ADC_SQR4_SQ15_Msk|macro|ADC_SQR4_SQ15_Msk
DECL|ADC_SQR4_SQ15_Pos|macro|ADC_SQR4_SQ15_Pos
DECL|ADC_SQR4_SQ15|macro|ADC_SQR4_SQ15
DECL|ADC_SQR4_SQ16_0|macro|ADC_SQR4_SQ16_0
DECL|ADC_SQR4_SQ16_1|macro|ADC_SQR4_SQ16_1
DECL|ADC_SQR4_SQ16_2|macro|ADC_SQR4_SQ16_2
DECL|ADC_SQR4_SQ16_3|macro|ADC_SQR4_SQ16_3
DECL|ADC_SQR4_SQ16_4|macro|ADC_SQR4_SQ16_4
DECL|ADC_SQR4_SQ16_Msk|macro|ADC_SQR4_SQ16_Msk
DECL|ADC_SQR4_SQ16_Pos|macro|ADC_SQR4_SQ16_Pos
DECL|ADC_SQR4_SQ16|macro|ADC_SQR4_SQ16
DECL|ADC_TR1_HT1_0|macro|ADC_TR1_HT1_0
DECL|ADC_TR1_HT1_10|macro|ADC_TR1_HT1_10
DECL|ADC_TR1_HT1_11|macro|ADC_TR1_HT1_11
DECL|ADC_TR1_HT1_1|macro|ADC_TR1_HT1_1
DECL|ADC_TR1_HT1_2|macro|ADC_TR1_HT1_2
DECL|ADC_TR1_HT1_3|macro|ADC_TR1_HT1_3
DECL|ADC_TR1_HT1_4|macro|ADC_TR1_HT1_4
DECL|ADC_TR1_HT1_5|macro|ADC_TR1_HT1_5
DECL|ADC_TR1_HT1_6|macro|ADC_TR1_HT1_6
DECL|ADC_TR1_HT1_7|macro|ADC_TR1_HT1_7
DECL|ADC_TR1_HT1_8|macro|ADC_TR1_HT1_8
DECL|ADC_TR1_HT1_9|macro|ADC_TR1_HT1_9
DECL|ADC_TR1_HT1_Msk|macro|ADC_TR1_HT1_Msk
DECL|ADC_TR1_HT1_Pos|macro|ADC_TR1_HT1_Pos
DECL|ADC_TR1_HT1|macro|ADC_TR1_HT1
DECL|ADC_TR1_LT1_0|macro|ADC_TR1_LT1_0
DECL|ADC_TR1_LT1_10|macro|ADC_TR1_LT1_10
DECL|ADC_TR1_LT1_11|macro|ADC_TR1_LT1_11
DECL|ADC_TR1_LT1_1|macro|ADC_TR1_LT1_1
DECL|ADC_TR1_LT1_2|macro|ADC_TR1_LT1_2
DECL|ADC_TR1_LT1_3|macro|ADC_TR1_LT1_3
DECL|ADC_TR1_LT1_4|macro|ADC_TR1_LT1_4
DECL|ADC_TR1_LT1_5|macro|ADC_TR1_LT1_5
DECL|ADC_TR1_LT1_6|macro|ADC_TR1_LT1_6
DECL|ADC_TR1_LT1_7|macro|ADC_TR1_LT1_7
DECL|ADC_TR1_LT1_8|macro|ADC_TR1_LT1_8
DECL|ADC_TR1_LT1_9|macro|ADC_TR1_LT1_9
DECL|ADC_TR1_LT1_Msk|macro|ADC_TR1_LT1_Msk
DECL|ADC_TR1_LT1_Pos|macro|ADC_TR1_LT1_Pos
DECL|ADC_TR1_LT1|macro|ADC_TR1_LT1
DECL|ADC_TR2_HT2_0|macro|ADC_TR2_HT2_0
DECL|ADC_TR2_HT2_1|macro|ADC_TR2_HT2_1
DECL|ADC_TR2_HT2_2|macro|ADC_TR2_HT2_2
DECL|ADC_TR2_HT2_3|macro|ADC_TR2_HT2_3
DECL|ADC_TR2_HT2_4|macro|ADC_TR2_HT2_4
DECL|ADC_TR2_HT2_5|macro|ADC_TR2_HT2_5
DECL|ADC_TR2_HT2_6|macro|ADC_TR2_HT2_6
DECL|ADC_TR2_HT2_7|macro|ADC_TR2_HT2_7
DECL|ADC_TR2_HT2_Msk|macro|ADC_TR2_HT2_Msk
DECL|ADC_TR2_HT2_Pos|macro|ADC_TR2_HT2_Pos
DECL|ADC_TR2_HT2|macro|ADC_TR2_HT2
DECL|ADC_TR2_LT2_0|macro|ADC_TR2_LT2_0
DECL|ADC_TR2_LT2_1|macro|ADC_TR2_LT2_1
DECL|ADC_TR2_LT2_2|macro|ADC_TR2_LT2_2
DECL|ADC_TR2_LT2_3|macro|ADC_TR2_LT2_3
DECL|ADC_TR2_LT2_4|macro|ADC_TR2_LT2_4
DECL|ADC_TR2_LT2_5|macro|ADC_TR2_LT2_5
DECL|ADC_TR2_LT2_6|macro|ADC_TR2_LT2_6
DECL|ADC_TR2_LT2_7|macro|ADC_TR2_LT2_7
DECL|ADC_TR2_LT2_Msk|macro|ADC_TR2_LT2_Msk
DECL|ADC_TR2_LT2_Pos|macro|ADC_TR2_LT2_Pos
DECL|ADC_TR2_LT2|macro|ADC_TR2_LT2
DECL|ADC_TR3_HT3_0|macro|ADC_TR3_HT3_0
DECL|ADC_TR3_HT3_1|macro|ADC_TR3_HT3_1
DECL|ADC_TR3_HT3_2|macro|ADC_TR3_HT3_2
DECL|ADC_TR3_HT3_3|macro|ADC_TR3_HT3_3
DECL|ADC_TR3_HT3_4|macro|ADC_TR3_HT3_4
DECL|ADC_TR3_HT3_5|macro|ADC_TR3_HT3_5
DECL|ADC_TR3_HT3_6|macro|ADC_TR3_HT3_6
DECL|ADC_TR3_HT3_7|macro|ADC_TR3_HT3_7
DECL|ADC_TR3_HT3_Msk|macro|ADC_TR3_HT3_Msk
DECL|ADC_TR3_HT3_Pos|macro|ADC_TR3_HT3_Pos
DECL|ADC_TR3_HT3|macro|ADC_TR3_HT3
DECL|ADC_TR3_LT3_0|macro|ADC_TR3_LT3_0
DECL|ADC_TR3_LT3_1|macro|ADC_TR3_LT3_1
DECL|ADC_TR3_LT3_2|macro|ADC_TR3_LT3_2
DECL|ADC_TR3_LT3_3|macro|ADC_TR3_LT3_3
DECL|ADC_TR3_LT3_4|macro|ADC_TR3_LT3_4
DECL|ADC_TR3_LT3_5|macro|ADC_TR3_LT3_5
DECL|ADC_TR3_LT3_6|macro|ADC_TR3_LT3_6
DECL|ADC_TR3_LT3_7|macro|ADC_TR3_LT3_7
DECL|ADC_TR3_LT3_Msk|macro|ADC_TR3_LT3_Msk
DECL|ADC_TR3_LT3_Pos|macro|ADC_TR3_LT3_Pos
DECL|ADC_TR3_LT3|macro|ADC_TR3_LT3
DECL|ADC_TypeDef|typedef|} ADC_TypeDef;
DECL|AFR|member|__IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
DECL|AHB1ENR|member|__IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clocks enable register, Address offset: 0x48 */
DECL|AHB1PERIPH_BASE|macro|AHB1PERIPH_BASE
DECL|AHB1RSTR|member|__IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x28 */
DECL|AHB1SMENR|member|__IO uint32_t AHB1SMENR; /*!< RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset: 0x68 */
DECL|AHB2ENR|member|__IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clocks enable register, Address offset: 0x4C */
DECL|AHB2PERIPH_BASE|macro|AHB2PERIPH_BASE
DECL|AHB2RSTR|member|__IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x2C */
DECL|AHB2SMENR|member|__IO uint32_t AHB2SMENR; /*!< RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset: 0x6C */
DECL|AHB3ENR|member|__IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clocks enable register, Address offset: 0x50 */
DECL|AHB3RSTR|member|__IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x30 */
DECL|AHB3SMENR|member|__IO uint32_t AHB3SMENR; /*!< RCC AHB3 peripheral clocks enable in sleep and stop modes register, Address offset: 0x70 */
DECL|ALRMAR|member|__IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
DECL|ALRMASSR|member|__IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */
DECL|ALRMBR|member|__IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
DECL|ALRMBSSR|member|__IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */
DECL|APB1ENR1|member|__IO uint32_t APB1ENR1; /*!< RCC APB1 peripheral clocks enable register 1, Address offset: 0x58 */
DECL|APB1ENR2|member|__IO uint32_t APB1ENR2; /*!< RCC APB1 peripheral clocks enable register 2, Address offset: 0x5C */
DECL|APB1FZR1|member|__IO uint32_t APB1FZR1; /*!< Debug MCU APB1 freeze register 1, Address offset: 0x08 */
DECL|APB1FZR2|member|__IO uint32_t APB1FZR2; /*!< Debug MCU APB1 freeze register 2, Address offset: 0x0C */
DECL|APB1PERIPH_BASE|macro|APB1PERIPH_BASE
DECL|APB1RSTR1|member|__IO uint32_t APB1RSTR1; /*!< RCC APB1 peripheral reset register 1, Address offset: 0x38 */
DECL|APB1RSTR2|member|__IO uint32_t APB1RSTR2; /*!< RCC APB1 peripheral reset register 2, Address offset: 0x3C */
DECL|APB1SMENR1|member|__IO uint32_t APB1SMENR1; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 */
DECL|APB1SMENR2|member|__IO uint32_t APB1SMENR2; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C */
DECL|APB2ENR|member|__IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clocks enable register, Address offset: 0x60 */
DECL|APB2FZ|member|__IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x10 */
DECL|APB2PERIPH_BASE|macro|APB2PERIPH_BASE
DECL|APB2RSTR|member|__IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x40 */
DECL|APB2SMENR|member|__IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 */
DECL|ARR|member|__IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */
DECL|ARR|member|__IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
DECL|AR|member|__IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */
DECL|AWD2CR|member|__IO uint32_t AWD2CR; /*!< ADC analog watchdog 1 configuration register, Address offset: 0xA0 */
DECL|AWD3CR|member|__IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 Configuration Register, Address offset: 0xA4 */
DECL|BCDR|member|__IO uint16_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */
DECL|BDCR|member|__IO uint32_t BDCR; /*!< RCC backup domain control register, Address offset: 0x90 */
DECL|BDTR|member|__IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
DECL|BKP0R|member|__IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */
DECL|BKP10R|member|__IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
DECL|BKP11R|member|__IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
DECL|BKP12R|member|__IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
DECL|BKP13R|member|__IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
DECL|BKP14R|member|__IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
DECL|BKP15R|member|__IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
DECL|BKP16R|member|__IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
DECL|BKP17R|member|__IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
DECL|BKP18R|member|__IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
DECL|BKP19R|member|__IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
DECL|BKP1R|member|__IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
DECL|BKP20R|member|__IO uint32_t BKP20R; /*!< RTC backup register 20, Address offset: 0xA0 */
DECL|BKP21R|member|__IO uint32_t BKP21R; /*!< RTC backup register 21, Address offset: 0xA4 */
DECL|BKP22R|member|__IO uint32_t BKP22R; /*!< RTC backup register 22, Address offset: 0xA8 */
DECL|BKP23R|member|__IO uint32_t BKP23R; /*!< RTC backup register 23, Address offset: 0xAC */
DECL|BKP24R|member|__IO uint32_t BKP24R; /*!< RTC backup register 24, Address offset: 0xB0 */
DECL|BKP25R|member|__IO uint32_t BKP25R; /*!< RTC backup register 25, Address offset: 0xB4 */
DECL|BKP26R|member|__IO uint32_t BKP26R; /*!< RTC backup register 26, Address offset: 0xB8 */
DECL|BKP27R|member|__IO uint32_t BKP27R; /*!< RTC backup register 27, Address offset: 0xBC */
DECL|BKP28R|member|__IO uint32_t BKP28R; /*!< RTC backup register 28, Address offset: 0xC0 */
DECL|BKP29R|member|__IO uint32_t BKP29R; /*!< RTC backup register 29, Address offset: 0xC4 */
DECL|BKP2R|member|__IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
DECL|BKP30R|member|__IO uint32_t BKP30R; /*!< RTC backup register 30, Address offset: 0xC8 */
DECL|BKP31R|member|__IO uint32_t BKP31R; /*!< RTC backup register 31, Address offset: 0xCC */
DECL|BKP3R|member|__IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
DECL|BKP4R|member|__IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
DECL|BKP5R|member|__IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
DECL|BKP6R|member|__IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
DECL|BKP7R|member|__IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
DECL|BKP8R|member|__IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
DECL|BKP9R|member|__IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
DECL|BRR|member|__IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */
DECL|BRR|member|__IO uint32_t BRR; /*!< SWPMI bitrate register, Address offset: 0x04 */
DECL|BRR|member|__IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */
DECL|BSRR|member|__IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */
DECL|BTABLE|member|__IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */
DECL|BTR|member|__IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
DECL|CALFACT|member|__IO uint32_t CALFACT; /*!< ADC calibration factors, Address offset: 0xB4 */
DECL|CALR|member|__IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
DECL|CAN1_BASE|macro|CAN1_BASE
DECL|CAN1_RX0_IRQn|enumerator|CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
DECL|CAN1_RX1_IRQn|enumerator|CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
DECL|CAN1_SCE_IRQn|enumerator|CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
DECL|CAN1_TX_IRQn|enumerator|CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
DECL|CAN1|macro|CAN1
DECL|CAN_BTR_BRP_Msk|macro|CAN_BTR_BRP_Msk
DECL|CAN_BTR_BRP_Pos|macro|CAN_BTR_BRP_Pos
DECL|CAN_BTR_BRP|macro|CAN_BTR_BRP
DECL|CAN_BTR_LBKM_Msk|macro|CAN_BTR_LBKM_Msk
DECL|CAN_BTR_LBKM_Pos|macro|CAN_BTR_LBKM_Pos
DECL|CAN_BTR_LBKM|macro|CAN_BTR_LBKM
DECL|CAN_BTR_SILM_Msk|macro|CAN_BTR_SILM_Msk
DECL|CAN_BTR_SILM_Pos|macro|CAN_BTR_SILM_Pos
DECL|CAN_BTR_SILM|macro|CAN_BTR_SILM
DECL|CAN_BTR_SJW_0|macro|CAN_BTR_SJW_0
DECL|CAN_BTR_SJW_1|macro|CAN_BTR_SJW_1
DECL|CAN_BTR_SJW_Msk|macro|CAN_BTR_SJW_Msk
DECL|CAN_BTR_SJW_Pos|macro|CAN_BTR_SJW_Pos
DECL|CAN_BTR_SJW|macro|CAN_BTR_SJW
DECL|CAN_BTR_TS1_0|macro|CAN_BTR_TS1_0
DECL|CAN_BTR_TS1_1|macro|CAN_BTR_TS1_1
DECL|CAN_BTR_TS1_2|macro|CAN_BTR_TS1_2
DECL|CAN_BTR_TS1_3|macro|CAN_BTR_TS1_3
DECL|CAN_BTR_TS1_Msk|macro|CAN_BTR_TS1_Msk
DECL|CAN_BTR_TS1_Pos|macro|CAN_BTR_TS1_Pos
DECL|CAN_BTR_TS1|macro|CAN_BTR_TS1
DECL|CAN_BTR_TS2_0|macro|CAN_BTR_TS2_0
DECL|CAN_BTR_TS2_1|macro|CAN_BTR_TS2_1
DECL|CAN_BTR_TS2_2|macro|CAN_BTR_TS2_2
DECL|CAN_BTR_TS2_Msk|macro|CAN_BTR_TS2_Msk
DECL|CAN_BTR_TS2_Pos|macro|CAN_BTR_TS2_Pos
DECL|CAN_BTR_TS2|macro|CAN_BTR_TS2
DECL|CAN_ESR_BOFF_Msk|macro|CAN_ESR_BOFF_Msk
DECL|CAN_ESR_BOFF_Pos|macro|CAN_ESR_BOFF_Pos
DECL|CAN_ESR_BOFF|macro|CAN_ESR_BOFF
DECL|CAN_ESR_EPVF_Msk|macro|CAN_ESR_EPVF_Msk
DECL|CAN_ESR_EPVF_Pos|macro|CAN_ESR_EPVF_Pos
DECL|CAN_ESR_EPVF|macro|CAN_ESR_EPVF
DECL|CAN_ESR_EWGF_Msk|macro|CAN_ESR_EWGF_Msk
DECL|CAN_ESR_EWGF_Pos|macro|CAN_ESR_EWGF_Pos
DECL|CAN_ESR_EWGF|macro|CAN_ESR_EWGF
DECL|CAN_ESR_LEC_0|macro|CAN_ESR_LEC_0
DECL|CAN_ESR_LEC_1|macro|CAN_ESR_LEC_1
DECL|CAN_ESR_LEC_2|macro|CAN_ESR_LEC_2
DECL|CAN_ESR_LEC_Msk|macro|CAN_ESR_LEC_Msk
DECL|CAN_ESR_LEC_Pos|macro|CAN_ESR_LEC_Pos
DECL|CAN_ESR_LEC|macro|CAN_ESR_LEC
DECL|CAN_ESR_REC_Msk|macro|CAN_ESR_REC_Msk
DECL|CAN_ESR_REC_Pos|macro|CAN_ESR_REC_Pos
DECL|CAN_ESR_REC|macro|CAN_ESR_REC
DECL|CAN_ESR_TEC_Msk|macro|CAN_ESR_TEC_Msk
DECL|CAN_ESR_TEC_Pos|macro|CAN_ESR_TEC_Pos
DECL|CAN_ESR_TEC|macro|CAN_ESR_TEC
DECL|CAN_F0R1_FB0_Msk|macro|CAN_F0R1_FB0_Msk
DECL|CAN_F0R1_FB0_Pos|macro|CAN_F0R1_FB0_Pos
DECL|CAN_F0R1_FB0|macro|CAN_F0R1_FB0
DECL|CAN_F0R1_FB10_Msk|macro|CAN_F0R1_FB10_Msk
DECL|CAN_F0R1_FB10_Pos|macro|CAN_F0R1_FB10_Pos
DECL|CAN_F0R1_FB10|macro|CAN_F0R1_FB10
DECL|CAN_F0R1_FB11_Msk|macro|CAN_F0R1_FB11_Msk
DECL|CAN_F0R1_FB11_Pos|macro|CAN_F0R1_FB11_Pos
DECL|CAN_F0R1_FB11|macro|CAN_F0R1_FB11
DECL|CAN_F0R1_FB12_Msk|macro|CAN_F0R1_FB12_Msk
DECL|CAN_F0R1_FB12_Pos|macro|CAN_F0R1_FB12_Pos
DECL|CAN_F0R1_FB12|macro|CAN_F0R1_FB12
DECL|CAN_F0R1_FB13_Msk|macro|CAN_F0R1_FB13_Msk
DECL|CAN_F0R1_FB13_Pos|macro|CAN_F0R1_FB13_Pos
DECL|CAN_F0R1_FB13|macro|CAN_F0R1_FB13
DECL|CAN_F0R1_FB14_Msk|macro|CAN_F0R1_FB14_Msk
DECL|CAN_F0R1_FB14_Pos|macro|CAN_F0R1_FB14_Pos
DECL|CAN_F0R1_FB14|macro|CAN_F0R1_FB14
DECL|CAN_F0R1_FB15_Msk|macro|CAN_F0R1_FB15_Msk
DECL|CAN_F0R1_FB15_Pos|macro|CAN_F0R1_FB15_Pos
DECL|CAN_F0R1_FB15|macro|CAN_F0R1_FB15
DECL|CAN_F0R1_FB16_Msk|macro|CAN_F0R1_FB16_Msk
DECL|CAN_F0R1_FB16_Pos|macro|CAN_F0R1_FB16_Pos
DECL|CAN_F0R1_FB16|macro|CAN_F0R1_FB16
DECL|CAN_F0R1_FB17_Msk|macro|CAN_F0R1_FB17_Msk
DECL|CAN_F0R1_FB17_Pos|macro|CAN_F0R1_FB17_Pos
DECL|CAN_F0R1_FB17|macro|CAN_F0R1_FB17
DECL|CAN_F0R1_FB18_Msk|macro|CAN_F0R1_FB18_Msk
DECL|CAN_F0R1_FB18_Pos|macro|CAN_F0R1_FB18_Pos
DECL|CAN_F0R1_FB18|macro|CAN_F0R1_FB18
DECL|CAN_F0R1_FB19_Msk|macro|CAN_F0R1_FB19_Msk
DECL|CAN_F0R1_FB19_Pos|macro|CAN_F0R1_FB19_Pos
DECL|CAN_F0R1_FB19|macro|CAN_F0R1_FB19
DECL|CAN_F0R1_FB1_Msk|macro|CAN_F0R1_FB1_Msk
DECL|CAN_F0R1_FB1_Pos|macro|CAN_F0R1_FB1_Pos
DECL|CAN_F0R1_FB1|macro|CAN_F0R1_FB1
DECL|CAN_F0R1_FB20_Msk|macro|CAN_F0R1_FB20_Msk
DECL|CAN_F0R1_FB20_Pos|macro|CAN_F0R1_FB20_Pos
DECL|CAN_F0R1_FB20|macro|CAN_F0R1_FB20
DECL|CAN_F0R1_FB21_Msk|macro|CAN_F0R1_FB21_Msk
DECL|CAN_F0R1_FB21_Pos|macro|CAN_F0R1_FB21_Pos
DECL|CAN_F0R1_FB21|macro|CAN_F0R1_FB21
DECL|CAN_F0R1_FB22_Msk|macro|CAN_F0R1_FB22_Msk
DECL|CAN_F0R1_FB22_Pos|macro|CAN_F0R1_FB22_Pos
DECL|CAN_F0R1_FB22|macro|CAN_F0R1_FB22
DECL|CAN_F0R1_FB23_Msk|macro|CAN_F0R1_FB23_Msk
DECL|CAN_F0R1_FB23_Pos|macro|CAN_F0R1_FB23_Pos
DECL|CAN_F0R1_FB23|macro|CAN_F0R1_FB23
DECL|CAN_F0R1_FB24_Msk|macro|CAN_F0R1_FB24_Msk
DECL|CAN_F0R1_FB24_Pos|macro|CAN_F0R1_FB24_Pos
DECL|CAN_F0R1_FB24|macro|CAN_F0R1_FB24
DECL|CAN_F0R1_FB25_Msk|macro|CAN_F0R1_FB25_Msk
DECL|CAN_F0R1_FB25_Pos|macro|CAN_F0R1_FB25_Pos
DECL|CAN_F0R1_FB25|macro|CAN_F0R1_FB25
DECL|CAN_F0R1_FB26_Msk|macro|CAN_F0R1_FB26_Msk
DECL|CAN_F0R1_FB26_Pos|macro|CAN_F0R1_FB26_Pos
DECL|CAN_F0R1_FB26|macro|CAN_F0R1_FB26
DECL|CAN_F0R1_FB27_Msk|macro|CAN_F0R1_FB27_Msk
DECL|CAN_F0R1_FB27_Pos|macro|CAN_F0R1_FB27_Pos
DECL|CAN_F0R1_FB27|macro|CAN_F0R1_FB27
DECL|CAN_F0R1_FB28_Msk|macro|CAN_F0R1_FB28_Msk
DECL|CAN_F0R1_FB28_Pos|macro|CAN_F0R1_FB28_Pos
DECL|CAN_F0R1_FB28|macro|CAN_F0R1_FB28
DECL|CAN_F0R1_FB29_Msk|macro|CAN_F0R1_FB29_Msk
DECL|CAN_F0R1_FB29_Pos|macro|CAN_F0R1_FB29_Pos
DECL|CAN_F0R1_FB29|macro|CAN_F0R1_FB29
DECL|CAN_F0R1_FB2_Msk|macro|CAN_F0R1_FB2_Msk
DECL|CAN_F0R1_FB2_Pos|macro|CAN_F0R1_FB2_Pos
DECL|CAN_F0R1_FB2|macro|CAN_F0R1_FB2
DECL|CAN_F0R1_FB30_Msk|macro|CAN_F0R1_FB30_Msk
DECL|CAN_F0R1_FB30_Pos|macro|CAN_F0R1_FB30_Pos
DECL|CAN_F0R1_FB30|macro|CAN_F0R1_FB30
DECL|CAN_F0R1_FB31_Msk|macro|CAN_F0R1_FB31_Msk
DECL|CAN_F0R1_FB31_Pos|macro|CAN_F0R1_FB31_Pos
DECL|CAN_F0R1_FB31|macro|CAN_F0R1_FB31
DECL|CAN_F0R1_FB3_Msk|macro|CAN_F0R1_FB3_Msk
DECL|CAN_F0R1_FB3_Pos|macro|CAN_F0R1_FB3_Pos
DECL|CAN_F0R1_FB3|macro|CAN_F0R1_FB3
DECL|CAN_F0R1_FB4_Msk|macro|CAN_F0R1_FB4_Msk
DECL|CAN_F0R1_FB4_Pos|macro|CAN_F0R1_FB4_Pos
DECL|CAN_F0R1_FB4|macro|CAN_F0R1_FB4
DECL|CAN_F0R1_FB5_Msk|macro|CAN_F0R1_FB5_Msk
DECL|CAN_F0R1_FB5_Pos|macro|CAN_F0R1_FB5_Pos
DECL|CAN_F0R1_FB5|macro|CAN_F0R1_FB5
DECL|CAN_F0R1_FB6_Msk|macro|CAN_F0R1_FB6_Msk
DECL|CAN_F0R1_FB6_Pos|macro|CAN_F0R1_FB6_Pos
DECL|CAN_F0R1_FB6|macro|CAN_F0R1_FB6
DECL|CAN_F0R1_FB7_Msk|macro|CAN_F0R1_FB7_Msk
DECL|CAN_F0R1_FB7_Pos|macro|CAN_F0R1_FB7_Pos
DECL|CAN_F0R1_FB7|macro|CAN_F0R1_FB7
DECL|CAN_F0R1_FB8_Msk|macro|CAN_F0R1_FB8_Msk
DECL|CAN_F0R1_FB8_Pos|macro|CAN_F0R1_FB8_Pos
DECL|CAN_F0R1_FB8|macro|CAN_F0R1_FB8
DECL|CAN_F0R1_FB9_Msk|macro|CAN_F0R1_FB9_Msk
DECL|CAN_F0R1_FB9_Pos|macro|CAN_F0R1_FB9_Pos
DECL|CAN_F0R1_FB9|macro|CAN_F0R1_FB9
DECL|CAN_F0R2_FB0_Msk|macro|CAN_F0R2_FB0_Msk
DECL|CAN_F0R2_FB0_Pos|macro|CAN_F0R2_FB0_Pos
DECL|CAN_F0R2_FB0|macro|CAN_F0R2_FB0
DECL|CAN_F0R2_FB10_Msk|macro|CAN_F0R2_FB10_Msk
DECL|CAN_F0R2_FB10_Pos|macro|CAN_F0R2_FB10_Pos
DECL|CAN_F0R2_FB10|macro|CAN_F0R2_FB10
DECL|CAN_F0R2_FB11_Msk|macro|CAN_F0R2_FB11_Msk
DECL|CAN_F0R2_FB11_Pos|macro|CAN_F0R2_FB11_Pos
DECL|CAN_F0R2_FB11|macro|CAN_F0R2_FB11
DECL|CAN_F0R2_FB12_Msk|macro|CAN_F0R2_FB12_Msk
DECL|CAN_F0R2_FB12_Pos|macro|CAN_F0R2_FB12_Pos
DECL|CAN_F0R2_FB12|macro|CAN_F0R2_FB12
DECL|CAN_F0R2_FB13_Msk|macro|CAN_F0R2_FB13_Msk
DECL|CAN_F0R2_FB13_Pos|macro|CAN_F0R2_FB13_Pos
DECL|CAN_F0R2_FB13|macro|CAN_F0R2_FB13
DECL|CAN_F0R2_FB14_Msk|macro|CAN_F0R2_FB14_Msk
DECL|CAN_F0R2_FB14_Pos|macro|CAN_F0R2_FB14_Pos
DECL|CAN_F0R2_FB14|macro|CAN_F0R2_FB14
DECL|CAN_F0R2_FB15_Msk|macro|CAN_F0R2_FB15_Msk
DECL|CAN_F0R2_FB15_Pos|macro|CAN_F0R2_FB15_Pos
DECL|CAN_F0R2_FB15|macro|CAN_F0R2_FB15
DECL|CAN_F0R2_FB16_Msk|macro|CAN_F0R2_FB16_Msk
DECL|CAN_F0R2_FB16_Pos|macro|CAN_F0R2_FB16_Pos
DECL|CAN_F0R2_FB16|macro|CAN_F0R2_FB16
DECL|CAN_F0R2_FB17_Msk|macro|CAN_F0R2_FB17_Msk
DECL|CAN_F0R2_FB17_Pos|macro|CAN_F0R2_FB17_Pos
DECL|CAN_F0R2_FB17|macro|CAN_F0R2_FB17
DECL|CAN_F0R2_FB18_Msk|macro|CAN_F0R2_FB18_Msk
DECL|CAN_F0R2_FB18_Pos|macro|CAN_F0R2_FB18_Pos
DECL|CAN_F0R2_FB18|macro|CAN_F0R2_FB18
DECL|CAN_F0R2_FB19_Msk|macro|CAN_F0R2_FB19_Msk
DECL|CAN_F0R2_FB19_Pos|macro|CAN_F0R2_FB19_Pos
DECL|CAN_F0R2_FB19|macro|CAN_F0R2_FB19
DECL|CAN_F0R2_FB1_Msk|macro|CAN_F0R2_FB1_Msk
DECL|CAN_F0R2_FB1_Pos|macro|CAN_F0R2_FB1_Pos
DECL|CAN_F0R2_FB1|macro|CAN_F0R2_FB1
DECL|CAN_F0R2_FB20_Msk|macro|CAN_F0R2_FB20_Msk
DECL|CAN_F0R2_FB20_Pos|macro|CAN_F0R2_FB20_Pos
DECL|CAN_F0R2_FB20|macro|CAN_F0R2_FB20
DECL|CAN_F0R2_FB21_Msk|macro|CAN_F0R2_FB21_Msk
DECL|CAN_F0R2_FB21_Pos|macro|CAN_F0R2_FB21_Pos
DECL|CAN_F0R2_FB21|macro|CAN_F0R2_FB21
DECL|CAN_F0R2_FB22_Msk|macro|CAN_F0R2_FB22_Msk
DECL|CAN_F0R2_FB22_Pos|macro|CAN_F0R2_FB22_Pos
DECL|CAN_F0R2_FB22|macro|CAN_F0R2_FB22
DECL|CAN_F0R2_FB23_Msk|macro|CAN_F0R2_FB23_Msk
DECL|CAN_F0R2_FB23_Pos|macro|CAN_F0R2_FB23_Pos
DECL|CAN_F0R2_FB23|macro|CAN_F0R2_FB23
DECL|CAN_F0R2_FB24_Msk|macro|CAN_F0R2_FB24_Msk
DECL|CAN_F0R2_FB24_Pos|macro|CAN_F0R2_FB24_Pos
DECL|CAN_F0R2_FB24|macro|CAN_F0R2_FB24
DECL|CAN_F0R2_FB25_Msk|macro|CAN_F0R2_FB25_Msk
DECL|CAN_F0R2_FB25_Pos|macro|CAN_F0R2_FB25_Pos
DECL|CAN_F0R2_FB25|macro|CAN_F0R2_FB25
DECL|CAN_F0R2_FB26_Msk|macro|CAN_F0R2_FB26_Msk
DECL|CAN_F0R2_FB26_Pos|macro|CAN_F0R2_FB26_Pos
DECL|CAN_F0R2_FB26|macro|CAN_F0R2_FB26
DECL|CAN_F0R2_FB27_Msk|macro|CAN_F0R2_FB27_Msk
DECL|CAN_F0R2_FB27_Pos|macro|CAN_F0R2_FB27_Pos
DECL|CAN_F0R2_FB27|macro|CAN_F0R2_FB27
DECL|CAN_F0R2_FB28_Msk|macro|CAN_F0R2_FB28_Msk
DECL|CAN_F0R2_FB28_Pos|macro|CAN_F0R2_FB28_Pos
DECL|CAN_F0R2_FB28|macro|CAN_F0R2_FB28
DECL|CAN_F0R2_FB29_Msk|macro|CAN_F0R2_FB29_Msk
DECL|CAN_F0R2_FB29_Pos|macro|CAN_F0R2_FB29_Pos
DECL|CAN_F0R2_FB29|macro|CAN_F0R2_FB29
DECL|CAN_F0R2_FB2_Msk|macro|CAN_F0R2_FB2_Msk
DECL|CAN_F0R2_FB2_Pos|macro|CAN_F0R2_FB2_Pos
DECL|CAN_F0R2_FB2|macro|CAN_F0R2_FB2
DECL|CAN_F0R2_FB30_Msk|macro|CAN_F0R2_FB30_Msk
DECL|CAN_F0R2_FB30_Pos|macro|CAN_F0R2_FB30_Pos
DECL|CAN_F0R2_FB30|macro|CAN_F0R2_FB30
DECL|CAN_F0R2_FB31_Msk|macro|CAN_F0R2_FB31_Msk
DECL|CAN_F0R2_FB31_Pos|macro|CAN_F0R2_FB31_Pos
DECL|CAN_F0R2_FB31|macro|CAN_F0R2_FB31
DECL|CAN_F0R2_FB3_Msk|macro|CAN_F0R2_FB3_Msk
DECL|CAN_F0R2_FB3_Pos|macro|CAN_F0R2_FB3_Pos
DECL|CAN_F0R2_FB3|macro|CAN_F0R2_FB3
DECL|CAN_F0R2_FB4_Msk|macro|CAN_F0R2_FB4_Msk
DECL|CAN_F0R2_FB4_Pos|macro|CAN_F0R2_FB4_Pos
DECL|CAN_F0R2_FB4|macro|CAN_F0R2_FB4
DECL|CAN_F0R2_FB5_Msk|macro|CAN_F0R2_FB5_Msk
DECL|CAN_F0R2_FB5_Pos|macro|CAN_F0R2_FB5_Pos
DECL|CAN_F0R2_FB5|macro|CAN_F0R2_FB5
DECL|CAN_F0R2_FB6_Msk|macro|CAN_F0R2_FB6_Msk
DECL|CAN_F0R2_FB6_Pos|macro|CAN_F0R2_FB6_Pos
DECL|CAN_F0R2_FB6|macro|CAN_F0R2_FB6
DECL|CAN_F0R2_FB7_Msk|macro|CAN_F0R2_FB7_Msk
DECL|CAN_F0R2_FB7_Pos|macro|CAN_F0R2_FB7_Pos
DECL|CAN_F0R2_FB7|macro|CAN_F0R2_FB7
DECL|CAN_F0R2_FB8_Msk|macro|CAN_F0R2_FB8_Msk
DECL|CAN_F0R2_FB8_Pos|macro|CAN_F0R2_FB8_Pos
DECL|CAN_F0R2_FB8|macro|CAN_F0R2_FB8
DECL|CAN_F0R2_FB9_Msk|macro|CAN_F0R2_FB9_Msk
DECL|CAN_F0R2_FB9_Pos|macro|CAN_F0R2_FB9_Pos
DECL|CAN_F0R2_FB9|macro|CAN_F0R2_FB9
DECL|CAN_F10R1_FB0_Msk|macro|CAN_F10R1_FB0_Msk
DECL|CAN_F10R1_FB0_Pos|macro|CAN_F10R1_FB0_Pos
DECL|CAN_F10R1_FB0|macro|CAN_F10R1_FB0
DECL|CAN_F10R1_FB10_Msk|macro|CAN_F10R1_FB10_Msk
DECL|CAN_F10R1_FB10_Pos|macro|CAN_F10R1_FB10_Pos
DECL|CAN_F10R1_FB10|macro|CAN_F10R1_FB10
DECL|CAN_F10R1_FB11_Msk|macro|CAN_F10R1_FB11_Msk
DECL|CAN_F10R1_FB11_Pos|macro|CAN_F10R1_FB11_Pos
DECL|CAN_F10R1_FB11|macro|CAN_F10R1_FB11
DECL|CAN_F10R1_FB12_Msk|macro|CAN_F10R1_FB12_Msk
DECL|CAN_F10R1_FB12_Pos|macro|CAN_F10R1_FB12_Pos
DECL|CAN_F10R1_FB12|macro|CAN_F10R1_FB12
DECL|CAN_F10R1_FB13_Msk|macro|CAN_F10R1_FB13_Msk
DECL|CAN_F10R1_FB13_Pos|macro|CAN_F10R1_FB13_Pos
DECL|CAN_F10R1_FB13|macro|CAN_F10R1_FB13
DECL|CAN_F10R1_FB14_Msk|macro|CAN_F10R1_FB14_Msk
DECL|CAN_F10R1_FB14_Pos|macro|CAN_F10R1_FB14_Pos
DECL|CAN_F10R1_FB14|macro|CAN_F10R1_FB14
DECL|CAN_F10R1_FB15_Msk|macro|CAN_F10R1_FB15_Msk
DECL|CAN_F10R1_FB15_Pos|macro|CAN_F10R1_FB15_Pos
DECL|CAN_F10R1_FB15|macro|CAN_F10R1_FB15
DECL|CAN_F10R1_FB16_Msk|macro|CAN_F10R1_FB16_Msk
DECL|CAN_F10R1_FB16_Pos|macro|CAN_F10R1_FB16_Pos
DECL|CAN_F10R1_FB16|macro|CAN_F10R1_FB16
DECL|CAN_F10R1_FB17_Msk|macro|CAN_F10R1_FB17_Msk
DECL|CAN_F10R1_FB17_Pos|macro|CAN_F10R1_FB17_Pos
DECL|CAN_F10R1_FB17|macro|CAN_F10R1_FB17
DECL|CAN_F10R1_FB18_Msk|macro|CAN_F10R1_FB18_Msk
DECL|CAN_F10R1_FB18_Pos|macro|CAN_F10R1_FB18_Pos
DECL|CAN_F10R1_FB18|macro|CAN_F10R1_FB18
DECL|CAN_F10R1_FB19_Msk|macro|CAN_F10R1_FB19_Msk
DECL|CAN_F10R1_FB19_Pos|macro|CAN_F10R1_FB19_Pos
DECL|CAN_F10R1_FB19|macro|CAN_F10R1_FB19
DECL|CAN_F10R1_FB1_Msk|macro|CAN_F10R1_FB1_Msk
DECL|CAN_F10R1_FB1_Pos|macro|CAN_F10R1_FB1_Pos
DECL|CAN_F10R1_FB1|macro|CAN_F10R1_FB1
DECL|CAN_F10R1_FB20_Msk|macro|CAN_F10R1_FB20_Msk
DECL|CAN_F10R1_FB20_Pos|macro|CAN_F10R1_FB20_Pos
DECL|CAN_F10R1_FB20|macro|CAN_F10R1_FB20
DECL|CAN_F10R1_FB21_Msk|macro|CAN_F10R1_FB21_Msk
DECL|CAN_F10R1_FB21_Pos|macro|CAN_F10R1_FB21_Pos
DECL|CAN_F10R1_FB21|macro|CAN_F10R1_FB21
DECL|CAN_F10R1_FB22_Msk|macro|CAN_F10R1_FB22_Msk
DECL|CAN_F10R1_FB22_Pos|macro|CAN_F10R1_FB22_Pos
DECL|CAN_F10R1_FB22|macro|CAN_F10R1_FB22
DECL|CAN_F10R1_FB23_Msk|macro|CAN_F10R1_FB23_Msk
DECL|CAN_F10R1_FB23_Pos|macro|CAN_F10R1_FB23_Pos
DECL|CAN_F10R1_FB23|macro|CAN_F10R1_FB23
DECL|CAN_F10R1_FB24_Msk|macro|CAN_F10R1_FB24_Msk
DECL|CAN_F10R1_FB24_Pos|macro|CAN_F10R1_FB24_Pos
DECL|CAN_F10R1_FB24|macro|CAN_F10R1_FB24
DECL|CAN_F10R1_FB25_Msk|macro|CAN_F10R1_FB25_Msk
DECL|CAN_F10R1_FB25_Pos|macro|CAN_F10R1_FB25_Pos
DECL|CAN_F10R1_FB25|macro|CAN_F10R1_FB25
DECL|CAN_F10R1_FB26_Msk|macro|CAN_F10R1_FB26_Msk
DECL|CAN_F10R1_FB26_Pos|macro|CAN_F10R1_FB26_Pos
DECL|CAN_F10R1_FB26|macro|CAN_F10R1_FB26
DECL|CAN_F10R1_FB27_Msk|macro|CAN_F10R1_FB27_Msk
DECL|CAN_F10R1_FB27_Pos|macro|CAN_F10R1_FB27_Pos
DECL|CAN_F10R1_FB27|macro|CAN_F10R1_FB27
DECL|CAN_F10R1_FB28_Msk|macro|CAN_F10R1_FB28_Msk
DECL|CAN_F10R1_FB28_Pos|macro|CAN_F10R1_FB28_Pos
DECL|CAN_F10R1_FB28|macro|CAN_F10R1_FB28
DECL|CAN_F10R1_FB29_Msk|macro|CAN_F10R1_FB29_Msk
DECL|CAN_F10R1_FB29_Pos|macro|CAN_F10R1_FB29_Pos
DECL|CAN_F10R1_FB29|macro|CAN_F10R1_FB29
DECL|CAN_F10R1_FB2_Msk|macro|CAN_F10R1_FB2_Msk
DECL|CAN_F10R1_FB2_Pos|macro|CAN_F10R1_FB2_Pos
DECL|CAN_F10R1_FB2|macro|CAN_F10R1_FB2
DECL|CAN_F10R1_FB30_Msk|macro|CAN_F10R1_FB30_Msk
DECL|CAN_F10R1_FB30_Pos|macro|CAN_F10R1_FB30_Pos
DECL|CAN_F10R1_FB30|macro|CAN_F10R1_FB30
DECL|CAN_F10R1_FB31_Msk|macro|CAN_F10R1_FB31_Msk
DECL|CAN_F10R1_FB31_Pos|macro|CAN_F10R1_FB31_Pos
DECL|CAN_F10R1_FB31|macro|CAN_F10R1_FB31
DECL|CAN_F10R1_FB3_Msk|macro|CAN_F10R1_FB3_Msk
DECL|CAN_F10R1_FB3_Pos|macro|CAN_F10R1_FB3_Pos
DECL|CAN_F10R1_FB3|macro|CAN_F10R1_FB3
DECL|CAN_F10R1_FB4_Msk|macro|CAN_F10R1_FB4_Msk
DECL|CAN_F10R1_FB4_Pos|macro|CAN_F10R1_FB4_Pos
DECL|CAN_F10R1_FB4|macro|CAN_F10R1_FB4
DECL|CAN_F10R1_FB5_Msk|macro|CAN_F10R1_FB5_Msk
DECL|CAN_F10R1_FB5_Pos|macro|CAN_F10R1_FB5_Pos
DECL|CAN_F10R1_FB5|macro|CAN_F10R1_FB5
DECL|CAN_F10R1_FB6_Msk|macro|CAN_F10R1_FB6_Msk
DECL|CAN_F10R1_FB6_Pos|macro|CAN_F10R1_FB6_Pos
DECL|CAN_F10R1_FB6|macro|CAN_F10R1_FB6
DECL|CAN_F10R1_FB7_Msk|macro|CAN_F10R1_FB7_Msk
DECL|CAN_F10R1_FB7_Pos|macro|CAN_F10R1_FB7_Pos
DECL|CAN_F10R1_FB7|macro|CAN_F10R1_FB7
DECL|CAN_F10R1_FB8_Msk|macro|CAN_F10R1_FB8_Msk
DECL|CAN_F10R1_FB8_Pos|macro|CAN_F10R1_FB8_Pos
DECL|CAN_F10R1_FB8|macro|CAN_F10R1_FB8
DECL|CAN_F10R1_FB9_Msk|macro|CAN_F10R1_FB9_Msk
DECL|CAN_F10R1_FB9_Pos|macro|CAN_F10R1_FB9_Pos
DECL|CAN_F10R1_FB9|macro|CAN_F10R1_FB9
DECL|CAN_F10R2_FB0_Msk|macro|CAN_F10R2_FB0_Msk
DECL|CAN_F10R2_FB0_Pos|macro|CAN_F10R2_FB0_Pos
DECL|CAN_F10R2_FB0|macro|CAN_F10R2_FB0
DECL|CAN_F10R2_FB10_Msk|macro|CAN_F10R2_FB10_Msk
DECL|CAN_F10R2_FB10_Pos|macro|CAN_F10R2_FB10_Pos
DECL|CAN_F10R2_FB10|macro|CAN_F10R2_FB10
DECL|CAN_F10R2_FB11_Msk|macro|CAN_F10R2_FB11_Msk
DECL|CAN_F10R2_FB11_Pos|macro|CAN_F10R2_FB11_Pos
DECL|CAN_F10R2_FB11|macro|CAN_F10R2_FB11
DECL|CAN_F10R2_FB12_Msk|macro|CAN_F10R2_FB12_Msk
DECL|CAN_F10R2_FB12_Pos|macro|CAN_F10R2_FB12_Pos
DECL|CAN_F10R2_FB12|macro|CAN_F10R2_FB12
DECL|CAN_F10R2_FB13_Msk|macro|CAN_F10R2_FB13_Msk
DECL|CAN_F10R2_FB13_Pos|macro|CAN_F10R2_FB13_Pos
DECL|CAN_F10R2_FB13|macro|CAN_F10R2_FB13
DECL|CAN_F10R2_FB14_Msk|macro|CAN_F10R2_FB14_Msk
DECL|CAN_F10R2_FB14_Pos|macro|CAN_F10R2_FB14_Pos
DECL|CAN_F10R2_FB14|macro|CAN_F10R2_FB14
DECL|CAN_F10R2_FB15_Msk|macro|CAN_F10R2_FB15_Msk
DECL|CAN_F10R2_FB15_Pos|macro|CAN_F10R2_FB15_Pos
DECL|CAN_F10R2_FB15|macro|CAN_F10R2_FB15
DECL|CAN_F10R2_FB16_Msk|macro|CAN_F10R2_FB16_Msk
DECL|CAN_F10R2_FB16_Pos|macro|CAN_F10R2_FB16_Pos
DECL|CAN_F10R2_FB16|macro|CAN_F10R2_FB16
DECL|CAN_F10R2_FB17_Msk|macro|CAN_F10R2_FB17_Msk
DECL|CAN_F10R2_FB17_Pos|macro|CAN_F10R2_FB17_Pos
DECL|CAN_F10R2_FB17|macro|CAN_F10R2_FB17
DECL|CAN_F10R2_FB18_Msk|macro|CAN_F10R2_FB18_Msk
DECL|CAN_F10R2_FB18_Pos|macro|CAN_F10R2_FB18_Pos
DECL|CAN_F10R2_FB18|macro|CAN_F10R2_FB18
DECL|CAN_F10R2_FB19_Msk|macro|CAN_F10R2_FB19_Msk
DECL|CAN_F10R2_FB19_Pos|macro|CAN_F10R2_FB19_Pos
DECL|CAN_F10R2_FB19|macro|CAN_F10R2_FB19
DECL|CAN_F10R2_FB1_Msk|macro|CAN_F10R2_FB1_Msk
DECL|CAN_F10R2_FB1_Pos|macro|CAN_F10R2_FB1_Pos
DECL|CAN_F10R2_FB1|macro|CAN_F10R2_FB1
DECL|CAN_F10R2_FB20_Msk|macro|CAN_F10R2_FB20_Msk
DECL|CAN_F10R2_FB20_Pos|macro|CAN_F10R2_FB20_Pos
DECL|CAN_F10R2_FB20|macro|CAN_F10R2_FB20
DECL|CAN_F10R2_FB21_Msk|macro|CAN_F10R2_FB21_Msk
DECL|CAN_F10R2_FB21_Pos|macro|CAN_F10R2_FB21_Pos
DECL|CAN_F10R2_FB21|macro|CAN_F10R2_FB21
DECL|CAN_F10R2_FB22_Msk|macro|CAN_F10R2_FB22_Msk
DECL|CAN_F10R2_FB22_Pos|macro|CAN_F10R2_FB22_Pos
DECL|CAN_F10R2_FB22|macro|CAN_F10R2_FB22
DECL|CAN_F10R2_FB23_Msk|macro|CAN_F10R2_FB23_Msk
DECL|CAN_F10R2_FB23_Pos|macro|CAN_F10R2_FB23_Pos
DECL|CAN_F10R2_FB23|macro|CAN_F10R2_FB23
DECL|CAN_F10R2_FB24_Msk|macro|CAN_F10R2_FB24_Msk
DECL|CAN_F10R2_FB24_Pos|macro|CAN_F10R2_FB24_Pos
DECL|CAN_F10R2_FB24|macro|CAN_F10R2_FB24
DECL|CAN_F10R2_FB25_Msk|macro|CAN_F10R2_FB25_Msk
DECL|CAN_F10R2_FB25_Pos|macro|CAN_F10R2_FB25_Pos
DECL|CAN_F10R2_FB25|macro|CAN_F10R2_FB25
DECL|CAN_F10R2_FB26_Msk|macro|CAN_F10R2_FB26_Msk
DECL|CAN_F10R2_FB26_Pos|macro|CAN_F10R2_FB26_Pos
DECL|CAN_F10R2_FB26|macro|CAN_F10R2_FB26
DECL|CAN_F10R2_FB27_Msk|macro|CAN_F10R2_FB27_Msk
DECL|CAN_F10R2_FB27_Pos|macro|CAN_F10R2_FB27_Pos
DECL|CAN_F10R2_FB27|macro|CAN_F10R2_FB27
DECL|CAN_F10R2_FB28_Msk|macro|CAN_F10R2_FB28_Msk
DECL|CAN_F10R2_FB28_Pos|macro|CAN_F10R2_FB28_Pos
DECL|CAN_F10R2_FB28|macro|CAN_F10R2_FB28
DECL|CAN_F10R2_FB29_Msk|macro|CAN_F10R2_FB29_Msk
DECL|CAN_F10R2_FB29_Pos|macro|CAN_F10R2_FB29_Pos
DECL|CAN_F10R2_FB29|macro|CAN_F10R2_FB29
DECL|CAN_F10R2_FB2_Msk|macro|CAN_F10R2_FB2_Msk
DECL|CAN_F10R2_FB2_Pos|macro|CAN_F10R2_FB2_Pos
DECL|CAN_F10R2_FB2|macro|CAN_F10R2_FB2
DECL|CAN_F10R2_FB30_Msk|macro|CAN_F10R2_FB30_Msk
DECL|CAN_F10R2_FB30_Pos|macro|CAN_F10R2_FB30_Pos
DECL|CAN_F10R2_FB30|macro|CAN_F10R2_FB30
DECL|CAN_F10R2_FB31_Msk|macro|CAN_F10R2_FB31_Msk
DECL|CAN_F10R2_FB31_Pos|macro|CAN_F10R2_FB31_Pos
DECL|CAN_F10R2_FB31|macro|CAN_F10R2_FB31
DECL|CAN_F10R2_FB3_Msk|macro|CAN_F10R2_FB3_Msk
DECL|CAN_F10R2_FB3_Pos|macro|CAN_F10R2_FB3_Pos
DECL|CAN_F10R2_FB3|macro|CAN_F10R2_FB3
DECL|CAN_F10R2_FB4_Msk|macro|CAN_F10R2_FB4_Msk
DECL|CAN_F10R2_FB4_Pos|macro|CAN_F10R2_FB4_Pos
DECL|CAN_F10R2_FB4|macro|CAN_F10R2_FB4
DECL|CAN_F10R2_FB5_Msk|macro|CAN_F10R2_FB5_Msk
DECL|CAN_F10R2_FB5_Pos|macro|CAN_F10R2_FB5_Pos
DECL|CAN_F10R2_FB5|macro|CAN_F10R2_FB5
DECL|CAN_F10R2_FB6_Msk|macro|CAN_F10R2_FB6_Msk
DECL|CAN_F10R2_FB6_Pos|macro|CAN_F10R2_FB6_Pos
DECL|CAN_F10R2_FB6|macro|CAN_F10R2_FB6
DECL|CAN_F10R2_FB7_Msk|macro|CAN_F10R2_FB7_Msk
DECL|CAN_F10R2_FB7_Pos|macro|CAN_F10R2_FB7_Pos
DECL|CAN_F10R2_FB7|macro|CAN_F10R2_FB7
DECL|CAN_F10R2_FB8_Msk|macro|CAN_F10R2_FB8_Msk
DECL|CAN_F10R2_FB8_Pos|macro|CAN_F10R2_FB8_Pos
DECL|CAN_F10R2_FB8|macro|CAN_F10R2_FB8
DECL|CAN_F10R2_FB9_Msk|macro|CAN_F10R2_FB9_Msk
DECL|CAN_F10R2_FB9_Pos|macro|CAN_F10R2_FB9_Pos
DECL|CAN_F10R2_FB9|macro|CAN_F10R2_FB9
DECL|CAN_F11R1_FB0_Msk|macro|CAN_F11R1_FB0_Msk
DECL|CAN_F11R1_FB0_Pos|macro|CAN_F11R1_FB0_Pos
DECL|CAN_F11R1_FB0|macro|CAN_F11R1_FB0
DECL|CAN_F11R1_FB10_Msk|macro|CAN_F11R1_FB10_Msk
DECL|CAN_F11R1_FB10_Pos|macro|CAN_F11R1_FB10_Pos
DECL|CAN_F11R1_FB10|macro|CAN_F11R1_FB10
DECL|CAN_F11R1_FB11_Msk|macro|CAN_F11R1_FB11_Msk
DECL|CAN_F11R1_FB11_Pos|macro|CAN_F11R1_FB11_Pos
DECL|CAN_F11R1_FB11|macro|CAN_F11R1_FB11
DECL|CAN_F11R1_FB12_Msk|macro|CAN_F11R1_FB12_Msk
DECL|CAN_F11R1_FB12_Pos|macro|CAN_F11R1_FB12_Pos
DECL|CAN_F11R1_FB12|macro|CAN_F11R1_FB12
DECL|CAN_F11R1_FB13_Msk|macro|CAN_F11R1_FB13_Msk
DECL|CAN_F11R1_FB13_Pos|macro|CAN_F11R1_FB13_Pos
DECL|CAN_F11R1_FB13|macro|CAN_F11R1_FB13
DECL|CAN_F11R1_FB14_Msk|macro|CAN_F11R1_FB14_Msk
DECL|CAN_F11R1_FB14_Pos|macro|CAN_F11R1_FB14_Pos
DECL|CAN_F11R1_FB14|macro|CAN_F11R1_FB14
DECL|CAN_F11R1_FB15_Msk|macro|CAN_F11R1_FB15_Msk
DECL|CAN_F11R1_FB15_Pos|macro|CAN_F11R1_FB15_Pos
DECL|CAN_F11R1_FB15|macro|CAN_F11R1_FB15
DECL|CAN_F11R1_FB16_Msk|macro|CAN_F11R1_FB16_Msk
DECL|CAN_F11R1_FB16_Pos|macro|CAN_F11R1_FB16_Pos
DECL|CAN_F11R1_FB16|macro|CAN_F11R1_FB16
DECL|CAN_F11R1_FB17_Msk|macro|CAN_F11R1_FB17_Msk
DECL|CAN_F11R1_FB17_Pos|macro|CAN_F11R1_FB17_Pos
DECL|CAN_F11R1_FB17|macro|CAN_F11R1_FB17
DECL|CAN_F11R1_FB18_Msk|macro|CAN_F11R1_FB18_Msk
DECL|CAN_F11R1_FB18_Pos|macro|CAN_F11R1_FB18_Pos
DECL|CAN_F11R1_FB18|macro|CAN_F11R1_FB18
DECL|CAN_F11R1_FB19_Msk|macro|CAN_F11R1_FB19_Msk
DECL|CAN_F11R1_FB19_Pos|macro|CAN_F11R1_FB19_Pos
DECL|CAN_F11R1_FB19|macro|CAN_F11R1_FB19
DECL|CAN_F11R1_FB1_Msk|macro|CAN_F11R1_FB1_Msk
DECL|CAN_F11R1_FB1_Pos|macro|CAN_F11R1_FB1_Pos
DECL|CAN_F11R1_FB1|macro|CAN_F11R1_FB1
DECL|CAN_F11R1_FB20_Msk|macro|CAN_F11R1_FB20_Msk
DECL|CAN_F11R1_FB20_Pos|macro|CAN_F11R1_FB20_Pos
DECL|CAN_F11R1_FB20|macro|CAN_F11R1_FB20
DECL|CAN_F11R1_FB21_Msk|macro|CAN_F11R1_FB21_Msk
DECL|CAN_F11R1_FB21_Pos|macro|CAN_F11R1_FB21_Pos
DECL|CAN_F11R1_FB21|macro|CAN_F11R1_FB21
DECL|CAN_F11R1_FB22_Msk|macro|CAN_F11R1_FB22_Msk
DECL|CAN_F11R1_FB22_Pos|macro|CAN_F11R1_FB22_Pos
DECL|CAN_F11R1_FB22|macro|CAN_F11R1_FB22
DECL|CAN_F11R1_FB23_Msk|macro|CAN_F11R1_FB23_Msk
DECL|CAN_F11R1_FB23_Pos|macro|CAN_F11R1_FB23_Pos
DECL|CAN_F11R1_FB23|macro|CAN_F11R1_FB23
DECL|CAN_F11R1_FB24_Msk|macro|CAN_F11R1_FB24_Msk
DECL|CAN_F11R1_FB24_Pos|macro|CAN_F11R1_FB24_Pos
DECL|CAN_F11R1_FB24|macro|CAN_F11R1_FB24
DECL|CAN_F11R1_FB25_Msk|macro|CAN_F11R1_FB25_Msk
DECL|CAN_F11R1_FB25_Pos|macro|CAN_F11R1_FB25_Pos
DECL|CAN_F11R1_FB25|macro|CAN_F11R1_FB25
DECL|CAN_F11R1_FB26_Msk|macro|CAN_F11R1_FB26_Msk
DECL|CAN_F11R1_FB26_Pos|macro|CAN_F11R1_FB26_Pos
DECL|CAN_F11R1_FB26|macro|CAN_F11R1_FB26
DECL|CAN_F11R1_FB27_Msk|macro|CAN_F11R1_FB27_Msk
DECL|CAN_F11R1_FB27_Pos|macro|CAN_F11R1_FB27_Pos
DECL|CAN_F11R1_FB27|macro|CAN_F11R1_FB27
DECL|CAN_F11R1_FB28_Msk|macro|CAN_F11R1_FB28_Msk
DECL|CAN_F11R1_FB28_Pos|macro|CAN_F11R1_FB28_Pos
DECL|CAN_F11R1_FB28|macro|CAN_F11R1_FB28
DECL|CAN_F11R1_FB29_Msk|macro|CAN_F11R1_FB29_Msk
DECL|CAN_F11R1_FB29_Pos|macro|CAN_F11R1_FB29_Pos
DECL|CAN_F11R1_FB29|macro|CAN_F11R1_FB29
DECL|CAN_F11R1_FB2_Msk|macro|CAN_F11R1_FB2_Msk
DECL|CAN_F11R1_FB2_Pos|macro|CAN_F11R1_FB2_Pos
DECL|CAN_F11R1_FB2|macro|CAN_F11R1_FB2
DECL|CAN_F11R1_FB30_Msk|macro|CAN_F11R1_FB30_Msk
DECL|CAN_F11R1_FB30_Pos|macro|CAN_F11R1_FB30_Pos
DECL|CAN_F11R1_FB30|macro|CAN_F11R1_FB30
DECL|CAN_F11R1_FB31_Msk|macro|CAN_F11R1_FB31_Msk
DECL|CAN_F11R1_FB31_Pos|macro|CAN_F11R1_FB31_Pos
DECL|CAN_F11R1_FB31|macro|CAN_F11R1_FB31
DECL|CAN_F11R1_FB3_Msk|macro|CAN_F11R1_FB3_Msk
DECL|CAN_F11R1_FB3_Pos|macro|CAN_F11R1_FB3_Pos
DECL|CAN_F11R1_FB3|macro|CAN_F11R1_FB3
DECL|CAN_F11R1_FB4_Msk|macro|CAN_F11R1_FB4_Msk
DECL|CAN_F11R1_FB4_Pos|macro|CAN_F11R1_FB4_Pos
DECL|CAN_F11R1_FB4|macro|CAN_F11R1_FB4
DECL|CAN_F11R1_FB5_Msk|macro|CAN_F11R1_FB5_Msk
DECL|CAN_F11R1_FB5_Pos|macro|CAN_F11R1_FB5_Pos
DECL|CAN_F11R1_FB5|macro|CAN_F11R1_FB5
DECL|CAN_F11R1_FB6_Msk|macro|CAN_F11R1_FB6_Msk
DECL|CAN_F11R1_FB6_Pos|macro|CAN_F11R1_FB6_Pos
DECL|CAN_F11R1_FB6|macro|CAN_F11R1_FB6
DECL|CAN_F11R1_FB7_Msk|macro|CAN_F11R1_FB7_Msk
DECL|CAN_F11R1_FB7_Pos|macro|CAN_F11R1_FB7_Pos
DECL|CAN_F11R1_FB7|macro|CAN_F11R1_FB7
DECL|CAN_F11R1_FB8_Msk|macro|CAN_F11R1_FB8_Msk
DECL|CAN_F11R1_FB8_Pos|macro|CAN_F11R1_FB8_Pos
DECL|CAN_F11R1_FB8|macro|CAN_F11R1_FB8
DECL|CAN_F11R1_FB9_Msk|macro|CAN_F11R1_FB9_Msk
DECL|CAN_F11R1_FB9_Pos|macro|CAN_F11R1_FB9_Pos
DECL|CAN_F11R1_FB9|macro|CAN_F11R1_FB9
DECL|CAN_F11R2_FB0_Msk|macro|CAN_F11R2_FB0_Msk
DECL|CAN_F11R2_FB0_Pos|macro|CAN_F11R2_FB0_Pos
DECL|CAN_F11R2_FB0|macro|CAN_F11R2_FB0
DECL|CAN_F11R2_FB10_Msk|macro|CAN_F11R2_FB10_Msk
DECL|CAN_F11R2_FB10_Pos|macro|CAN_F11R2_FB10_Pos
DECL|CAN_F11R2_FB10|macro|CAN_F11R2_FB10
DECL|CAN_F11R2_FB11_Msk|macro|CAN_F11R2_FB11_Msk
DECL|CAN_F11R2_FB11_Pos|macro|CAN_F11R2_FB11_Pos
DECL|CAN_F11R2_FB11|macro|CAN_F11R2_FB11
DECL|CAN_F11R2_FB12_Msk|macro|CAN_F11R2_FB12_Msk
DECL|CAN_F11R2_FB12_Pos|macro|CAN_F11R2_FB12_Pos
DECL|CAN_F11R2_FB12|macro|CAN_F11R2_FB12
DECL|CAN_F11R2_FB13_Msk|macro|CAN_F11R2_FB13_Msk
DECL|CAN_F11R2_FB13_Pos|macro|CAN_F11R2_FB13_Pos
DECL|CAN_F11R2_FB13|macro|CAN_F11R2_FB13
DECL|CAN_F11R2_FB14_Msk|macro|CAN_F11R2_FB14_Msk
DECL|CAN_F11R2_FB14_Pos|macro|CAN_F11R2_FB14_Pos
DECL|CAN_F11R2_FB14|macro|CAN_F11R2_FB14
DECL|CAN_F11R2_FB15_Msk|macro|CAN_F11R2_FB15_Msk
DECL|CAN_F11R2_FB15_Pos|macro|CAN_F11R2_FB15_Pos
DECL|CAN_F11R2_FB15|macro|CAN_F11R2_FB15
DECL|CAN_F11R2_FB16_Msk|macro|CAN_F11R2_FB16_Msk
DECL|CAN_F11R2_FB16_Pos|macro|CAN_F11R2_FB16_Pos
DECL|CAN_F11R2_FB16|macro|CAN_F11R2_FB16
DECL|CAN_F11R2_FB17_Msk|macro|CAN_F11R2_FB17_Msk
DECL|CAN_F11R2_FB17_Pos|macro|CAN_F11R2_FB17_Pos
DECL|CAN_F11R2_FB17|macro|CAN_F11R2_FB17
DECL|CAN_F11R2_FB18_Msk|macro|CAN_F11R2_FB18_Msk
DECL|CAN_F11R2_FB18_Pos|macro|CAN_F11R2_FB18_Pos
DECL|CAN_F11R2_FB18|macro|CAN_F11R2_FB18
DECL|CAN_F11R2_FB19_Msk|macro|CAN_F11R2_FB19_Msk
DECL|CAN_F11R2_FB19_Pos|macro|CAN_F11R2_FB19_Pos
DECL|CAN_F11R2_FB19|macro|CAN_F11R2_FB19
DECL|CAN_F11R2_FB1_Msk|macro|CAN_F11R2_FB1_Msk
DECL|CAN_F11R2_FB1_Pos|macro|CAN_F11R2_FB1_Pos
DECL|CAN_F11R2_FB1|macro|CAN_F11R2_FB1
DECL|CAN_F11R2_FB20_Msk|macro|CAN_F11R2_FB20_Msk
DECL|CAN_F11R2_FB20_Pos|macro|CAN_F11R2_FB20_Pos
DECL|CAN_F11R2_FB20|macro|CAN_F11R2_FB20
DECL|CAN_F11R2_FB21_Msk|macro|CAN_F11R2_FB21_Msk
DECL|CAN_F11R2_FB21_Pos|macro|CAN_F11R2_FB21_Pos
DECL|CAN_F11R2_FB21|macro|CAN_F11R2_FB21
DECL|CAN_F11R2_FB22_Msk|macro|CAN_F11R2_FB22_Msk
DECL|CAN_F11R2_FB22_Pos|macro|CAN_F11R2_FB22_Pos
DECL|CAN_F11R2_FB22|macro|CAN_F11R2_FB22
DECL|CAN_F11R2_FB23_Msk|macro|CAN_F11R2_FB23_Msk
DECL|CAN_F11R2_FB23_Pos|macro|CAN_F11R2_FB23_Pos
DECL|CAN_F11R2_FB23|macro|CAN_F11R2_FB23
DECL|CAN_F11R2_FB24_Msk|macro|CAN_F11R2_FB24_Msk
DECL|CAN_F11R2_FB24_Pos|macro|CAN_F11R2_FB24_Pos
DECL|CAN_F11R2_FB24|macro|CAN_F11R2_FB24
DECL|CAN_F11R2_FB25_Msk|macro|CAN_F11R2_FB25_Msk
DECL|CAN_F11R2_FB25_Pos|macro|CAN_F11R2_FB25_Pos
DECL|CAN_F11R2_FB25|macro|CAN_F11R2_FB25
DECL|CAN_F11R2_FB26_Msk|macro|CAN_F11R2_FB26_Msk
DECL|CAN_F11R2_FB26_Pos|macro|CAN_F11R2_FB26_Pos
DECL|CAN_F11R2_FB26|macro|CAN_F11R2_FB26
DECL|CAN_F11R2_FB27_Msk|macro|CAN_F11R2_FB27_Msk
DECL|CAN_F11R2_FB27_Pos|macro|CAN_F11R2_FB27_Pos
DECL|CAN_F11R2_FB27|macro|CAN_F11R2_FB27
DECL|CAN_F11R2_FB28_Msk|macro|CAN_F11R2_FB28_Msk
DECL|CAN_F11R2_FB28_Pos|macro|CAN_F11R2_FB28_Pos
DECL|CAN_F11R2_FB28|macro|CAN_F11R2_FB28
DECL|CAN_F11R2_FB29_Msk|macro|CAN_F11R2_FB29_Msk
DECL|CAN_F11R2_FB29_Pos|macro|CAN_F11R2_FB29_Pos
DECL|CAN_F11R2_FB29|macro|CAN_F11R2_FB29
DECL|CAN_F11R2_FB2_Msk|macro|CAN_F11R2_FB2_Msk
DECL|CAN_F11R2_FB2_Pos|macro|CAN_F11R2_FB2_Pos
DECL|CAN_F11R2_FB2|macro|CAN_F11R2_FB2
DECL|CAN_F11R2_FB30_Msk|macro|CAN_F11R2_FB30_Msk
DECL|CAN_F11R2_FB30_Pos|macro|CAN_F11R2_FB30_Pos
DECL|CAN_F11R2_FB30|macro|CAN_F11R2_FB30
DECL|CAN_F11R2_FB31_Msk|macro|CAN_F11R2_FB31_Msk
DECL|CAN_F11R2_FB31_Pos|macro|CAN_F11R2_FB31_Pos
DECL|CAN_F11R2_FB31|macro|CAN_F11R2_FB31
DECL|CAN_F11R2_FB3_Msk|macro|CAN_F11R2_FB3_Msk
DECL|CAN_F11R2_FB3_Pos|macro|CAN_F11R2_FB3_Pos
DECL|CAN_F11R2_FB3|macro|CAN_F11R2_FB3
DECL|CAN_F11R2_FB4_Msk|macro|CAN_F11R2_FB4_Msk
DECL|CAN_F11R2_FB4_Pos|macro|CAN_F11R2_FB4_Pos
DECL|CAN_F11R2_FB4|macro|CAN_F11R2_FB4
DECL|CAN_F11R2_FB5_Msk|macro|CAN_F11R2_FB5_Msk
DECL|CAN_F11R2_FB5_Pos|macro|CAN_F11R2_FB5_Pos
DECL|CAN_F11R2_FB5|macro|CAN_F11R2_FB5
DECL|CAN_F11R2_FB6_Msk|macro|CAN_F11R2_FB6_Msk
DECL|CAN_F11R2_FB6_Pos|macro|CAN_F11R2_FB6_Pos
DECL|CAN_F11R2_FB6|macro|CAN_F11R2_FB6
DECL|CAN_F11R2_FB7_Msk|macro|CAN_F11R2_FB7_Msk
DECL|CAN_F11R2_FB7_Pos|macro|CAN_F11R2_FB7_Pos
DECL|CAN_F11R2_FB7|macro|CAN_F11R2_FB7
DECL|CAN_F11R2_FB8_Msk|macro|CAN_F11R2_FB8_Msk
DECL|CAN_F11R2_FB8_Pos|macro|CAN_F11R2_FB8_Pos
DECL|CAN_F11R2_FB8|macro|CAN_F11R2_FB8
DECL|CAN_F11R2_FB9_Msk|macro|CAN_F11R2_FB9_Msk
DECL|CAN_F11R2_FB9_Pos|macro|CAN_F11R2_FB9_Pos
DECL|CAN_F11R2_FB9|macro|CAN_F11R2_FB9
DECL|CAN_F12R1_FB0_Msk|macro|CAN_F12R1_FB0_Msk
DECL|CAN_F12R1_FB0_Pos|macro|CAN_F12R1_FB0_Pos
DECL|CAN_F12R1_FB0|macro|CAN_F12R1_FB0
DECL|CAN_F12R1_FB10_Msk|macro|CAN_F12R1_FB10_Msk
DECL|CAN_F12R1_FB10_Pos|macro|CAN_F12R1_FB10_Pos
DECL|CAN_F12R1_FB10|macro|CAN_F12R1_FB10
DECL|CAN_F12R1_FB11_Msk|macro|CAN_F12R1_FB11_Msk
DECL|CAN_F12R1_FB11_Pos|macro|CAN_F12R1_FB11_Pos
DECL|CAN_F12R1_FB11|macro|CAN_F12R1_FB11
DECL|CAN_F12R1_FB12_Msk|macro|CAN_F12R1_FB12_Msk
DECL|CAN_F12R1_FB12_Pos|macro|CAN_F12R1_FB12_Pos
DECL|CAN_F12R1_FB12|macro|CAN_F12R1_FB12
DECL|CAN_F12R1_FB13_Msk|macro|CAN_F12R1_FB13_Msk
DECL|CAN_F12R1_FB13_Pos|macro|CAN_F12R1_FB13_Pos
DECL|CAN_F12R1_FB13|macro|CAN_F12R1_FB13
DECL|CAN_F12R1_FB14_Msk|macro|CAN_F12R1_FB14_Msk
DECL|CAN_F12R1_FB14_Pos|macro|CAN_F12R1_FB14_Pos
DECL|CAN_F12R1_FB14|macro|CAN_F12R1_FB14
DECL|CAN_F12R1_FB15_Msk|macro|CAN_F12R1_FB15_Msk
DECL|CAN_F12R1_FB15_Pos|macro|CAN_F12R1_FB15_Pos
DECL|CAN_F12R1_FB15|macro|CAN_F12R1_FB15
DECL|CAN_F12R1_FB16_Msk|macro|CAN_F12R1_FB16_Msk
DECL|CAN_F12R1_FB16_Pos|macro|CAN_F12R1_FB16_Pos
DECL|CAN_F12R1_FB16|macro|CAN_F12R1_FB16
DECL|CAN_F12R1_FB17_Msk|macro|CAN_F12R1_FB17_Msk
DECL|CAN_F12R1_FB17_Pos|macro|CAN_F12R1_FB17_Pos
DECL|CAN_F12R1_FB17|macro|CAN_F12R1_FB17
DECL|CAN_F12R1_FB18_Msk|macro|CAN_F12R1_FB18_Msk
DECL|CAN_F12R1_FB18_Pos|macro|CAN_F12R1_FB18_Pos
DECL|CAN_F12R1_FB18|macro|CAN_F12R1_FB18
DECL|CAN_F12R1_FB19_Msk|macro|CAN_F12R1_FB19_Msk
DECL|CAN_F12R1_FB19_Pos|macro|CAN_F12R1_FB19_Pos
DECL|CAN_F12R1_FB19|macro|CAN_F12R1_FB19
DECL|CAN_F12R1_FB1_Msk|macro|CAN_F12R1_FB1_Msk
DECL|CAN_F12R1_FB1_Pos|macro|CAN_F12R1_FB1_Pos
DECL|CAN_F12R1_FB1|macro|CAN_F12R1_FB1
DECL|CAN_F12R1_FB20_Msk|macro|CAN_F12R1_FB20_Msk
DECL|CAN_F12R1_FB20_Pos|macro|CAN_F12R1_FB20_Pos
DECL|CAN_F12R1_FB20|macro|CAN_F12R1_FB20
DECL|CAN_F12R1_FB21_Msk|macro|CAN_F12R1_FB21_Msk
DECL|CAN_F12R1_FB21_Pos|macro|CAN_F12R1_FB21_Pos
DECL|CAN_F12R1_FB21|macro|CAN_F12R1_FB21
DECL|CAN_F12R1_FB22_Msk|macro|CAN_F12R1_FB22_Msk
DECL|CAN_F12R1_FB22_Pos|macro|CAN_F12R1_FB22_Pos
DECL|CAN_F12R1_FB22|macro|CAN_F12R1_FB22
DECL|CAN_F12R1_FB23_Msk|macro|CAN_F12R1_FB23_Msk
DECL|CAN_F12R1_FB23_Pos|macro|CAN_F12R1_FB23_Pos
DECL|CAN_F12R1_FB23|macro|CAN_F12R1_FB23
DECL|CAN_F12R1_FB24_Msk|macro|CAN_F12R1_FB24_Msk
DECL|CAN_F12R1_FB24_Pos|macro|CAN_F12R1_FB24_Pos
DECL|CAN_F12R1_FB24|macro|CAN_F12R1_FB24
DECL|CAN_F12R1_FB25_Msk|macro|CAN_F12R1_FB25_Msk
DECL|CAN_F12R1_FB25_Pos|macro|CAN_F12R1_FB25_Pos
DECL|CAN_F12R1_FB25|macro|CAN_F12R1_FB25
DECL|CAN_F12R1_FB26_Msk|macro|CAN_F12R1_FB26_Msk
DECL|CAN_F12R1_FB26_Pos|macro|CAN_F12R1_FB26_Pos
DECL|CAN_F12R1_FB26|macro|CAN_F12R1_FB26
DECL|CAN_F12R1_FB27_Msk|macro|CAN_F12R1_FB27_Msk
DECL|CAN_F12R1_FB27_Pos|macro|CAN_F12R1_FB27_Pos
DECL|CAN_F12R1_FB27|macro|CAN_F12R1_FB27
DECL|CAN_F12R1_FB28_Msk|macro|CAN_F12R1_FB28_Msk
DECL|CAN_F12R1_FB28_Pos|macro|CAN_F12R1_FB28_Pos
DECL|CAN_F12R1_FB28|macro|CAN_F12R1_FB28
DECL|CAN_F12R1_FB29_Msk|macro|CAN_F12R1_FB29_Msk
DECL|CAN_F12R1_FB29_Pos|macro|CAN_F12R1_FB29_Pos
DECL|CAN_F12R1_FB29|macro|CAN_F12R1_FB29
DECL|CAN_F12R1_FB2_Msk|macro|CAN_F12R1_FB2_Msk
DECL|CAN_F12R1_FB2_Pos|macro|CAN_F12R1_FB2_Pos
DECL|CAN_F12R1_FB2|macro|CAN_F12R1_FB2
DECL|CAN_F12R1_FB30_Msk|macro|CAN_F12R1_FB30_Msk
DECL|CAN_F12R1_FB30_Pos|macro|CAN_F12R1_FB30_Pos
DECL|CAN_F12R1_FB30|macro|CAN_F12R1_FB30
DECL|CAN_F12R1_FB31_Msk|macro|CAN_F12R1_FB31_Msk
DECL|CAN_F12R1_FB31_Pos|macro|CAN_F12R1_FB31_Pos
DECL|CAN_F12R1_FB31|macro|CAN_F12R1_FB31
DECL|CAN_F12R1_FB3_Msk|macro|CAN_F12R1_FB3_Msk
DECL|CAN_F12R1_FB3_Pos|macro|CAN_F12R1_FB3_Pos
DECL|CAN_F12R1_FB3|macro|CAN_F12R1_FB3
DECL|CAN_F12R1_FB4_Msk|macro|CAN_F12R1_FB4_Msk
DECL|CAN_F12R1_FB4_Pos|macro|CAN_F12R1_FB4_Pos
DECL|CAN_F12R1_FB4|macro|CAN_F12R1_FB4
DECL|CAN_F12R1_FB5_Msk|macro|CAN_F12R1_FB5_Msk
DECL|CAN_F12R1_FB5_Pos|macro|CAN_F12R1_FB5_Pos
DECL|CAN_F12R1_FB5|macro|CAN_F12R1_FB5
DECL|CAN_F12R1_FB6_Msk|macro|CAN_F12R1_FB6_Msk
DECL|CAN_F12R1_FB6_Pos|macro|CAN_F12R1_FB6_Pos
DECL|CAN_F12R1_FB6|macro|CAN_F12R1_FB6
DECL|CAN_F12R1_FB7_Msk|macro|CAN_F12R1_FB7_Msk
DECL|CAN_F12R1_FB7_Pos|macro|CAN_F12R1_FB7_Pos
DECL|CAN_F12R1_FB7|macro|CAN_F12R1_FB7
DECL|CAN_F12R1_FB8_Msk|macro|CAN_F12R1_FB8_Msk
DECL|CAN_F12R1_FB8_Pos|macro|CAN_F12R1_FB8_Pos
DECL|CAN_F12R1_FB8|macro|CAN_F12R1_FB8
DECL|CAN_F12R1_FB9_Msk|macro|CAN_F12R1_FB9_Msk
DECL|CAN_F12R1_FB9_Pos|macro|CAN_F12R1_FB9_Pos
DECL|CAN_F12R1_FB9|macro|CAN_F12R1_FB9
DECL|CAN_F12R2_FB0_Msk|macro|CAN_F12R2_FB0_Msk
DECL|CAN_F12R2_FB0_Pos|macro|CAN_F12R2_FB0_Pos
DECL|CAN_F12R2_FB0|macro|CAN_F12R2_FB0
DECL|CAN_F12R2_FB10_Msk|macro|CAN_F12R2_FB10_Msk
DECL|CAN_F12R2_FB10_Pos|macro|CAN_F12R2_FB10_Pos
DECL|CAN_F12R2_FB10|macro|CAN_F12R2_FB10
DECL|CAN_F12R2_FB11_Msk|macro|CAN_F12R2_FB11_Msk
DECL|CAN_F12R2_FB11_Pos|macro|CAN_F12R2_FB11_Pos
DECL|CAN_F12R2_FB11|macro|CAN_F12R2_FB11
DECL|CAN_F12R2_FB12_Msk|macro|CAN_F12R2_FB12_Msk
DECL|CAN_F12R2_FB12_Pos|macro|CAN_F12R2_FB12_Pos
DECL|CAN_F12R2_FB12|macro|CAN_F12R2_FB12
DECL|CAN_F12R2_FB13_Msk|macro|CAN_F12R2_FB13_Msk
DECL|CAN_F12R2_FB13_Pos|macro|CAN_F12R2_FB13_Pos
DECL|CAN_F12R2_FB13|macro|CAN_F12R2_FB13
DECL|CAN_F12R2_FB14_Msk|macro|CAN_F12R2_FB14_Msk
DECL|CAN_F12R2_FB14_Pos|macro|CAN_F12R2_FB14_Pos
DECL|CAN_F12R2_FB14|macro|CAN_F12R2_FB14
DECL|CAN_F12R2_FB15_Msk|macro|CAN_F12R2_FB15_Msk
DECL|CAN_F12R2_FB15_Pos|macro|CAN_F12R2_FB15_Pos
DECL|CAN_F12R2_FB15|macro|CAN_F12R2_FB15
DECL|CAN_F12R2_FB16_Msk|macro|CAN_F12R2_FB16_Msk
DECL|CAN_F12R2_FB16_Pos|macro|CAN_F12R2_FB16_Pos
DECL|CAN_F12R2_FB16|macro|CAN_F12R2_FB16
DECL|CAN_F12R2_FB17_Msk|macro|CAN_F12R2_FB17_Msk
DECL|CAN_F12R2_FB17_Pos|macro|CAN_F12R2_FB17_Pos
DECL|CAN_F12R2_FB17|macro|CAN_F12R2_FB17
DECL|CAN_F12R2_FB18_Msk|macro|CAN_F12R2_FB18_Msk
DECL|CAN_F12R2_FB18_Pos|macro|CAN_F12R2_FB18_Pos
DECL|CAN_F12R2_FB18|macro|CAN_F12R2_FB18
DECL|CAN_F12R2_FB19_Msk|macro|CAN_F12R2_FB19_Msk
DECL|CAN_F12R2_FB19_Pos|macro|CAN_F12R2_FB19_Pos
DECL|CAN_F12R2_FB19|macro|CAN_F12R2_FB19
DECL|CAN_F12R2_FB1_Msk|macro|CAN_F12R2_FB1_Msk
DECL|CAN_F12R2_FB1_Pos|macro|CAN_F12R2_FB1_Pos
DECL|CAN_F12R2_FB1|macro|CAN_F12R2_FB1
DECL|CAN_F12R2_FB20_Msk|macro|CAN_F12R2_FB20_Msk
DECL|CAN_F12R2_FB20_Pos|macro|CAN_F12R2_FB20_Pos
DECL|CAN_F12R2_FB20|macro|CAN_F12R2_FB20
DECL|CAN_F12R2_FB21_Msk|macro|CAN_F12R2_FB21_Msk
DECL|CAN_F12R2_FB21_Pos|macro|CAN_F12R2_FB21_Pos
DECL|CAN_F12R2_FB21|macro|CAN_F12R2_FB21
DECL|CAN_F12R2_FB22_Msk|macro|CAN_F12R2_FB22_Msk
DECL|CAN_F12R2_FB22_Pos|macro|CAN_F12R2_FB22_Pos
DECL|CAN_F12R2_FB22|macro|CAN_F12R2_FB22
DECL|CAN_F12R2_FB23_Msk|macro|CAN_F12R2_FB23_Msk
DECL|CAN_F12R2_FB23_Pos|macro|CAN_F12R2_FB23_Pos
DECL|CAN_F12R2_FB23|macro|CAN_F12R2_FB23
DECL|CAN_F12R2_FB24_Msk|macro|CAN_F12R2_FB24_Msk
DECL|CAN_F12R2_FB24_Pos|macro|CAN_F12R2_FB24_Pos
DECL|CAN_F12R2_FB24|macro|CAN_F12R2_FB24
DECL|CAN_F12R2_FB25_Msk|macro|CAN_F12R2_FB25_Msk
DECL|CAN_F12R2_FB25_Pos|macro|CAN_F12R2_FB25_Pos
DECL|CAN_F12R2_FB25|macro|CAN_F12R2_FB25
DECL|CAN_F12R2_FB26_Msk|macro|CAN_F12R2_FB26_Msk
DECL|CAN_F12R2_FB26_Pos|macro|CAN_F12R2_FB26_Pos
DECL|CAN_F12R2_FB26|macro|CAN_F12R2_FB26
DECL|CAN_F12R2_FB27_Msk|macro|CAN_F12R2_FB27_Msk
DECL|CAN_F12R2_FB27_Pos|macro|CAN_F12R2_FB27_Pos
DECL|CAN_F12R2_FB27|macro|CAN_F12R2_FB27
DECL|CAN_F12R2_FB28_Msk|macro|CAN_F12R2_FB28_Msk
DECL|CAN_F12R2_FB28_Pos|macro|CAN_F12R2_FB28_Pos
DECL|CAN_F12R2_FB28|macro|CAN_F12R2_FB28
DECL|CAN_F12R2_FB29_Msk|macro|CAN_F12R2_FB29_Msk
DECL|CAN_F12R2_FB29_Pos|macro|CAN_F12R2_FB29_Pos
DECL|CAN_F12R2_FB29|macro|CAN_F12R2_FB29
DECL|CAN_F12R2_FB2_Msk|macro|CAN_F12R2_FB2_Msk
DECL|CAN_F12R2_FB2_Pos|macro|CAN_F12R2_FB2_Pos
DECL|CAN_F12R2_FB2|macro|CAN_F12R2_FB2
DECL|CAN_F12R2_FB30_Msk|macro|CAN_F12R2_FB30_Msk
DECL|CAN_F12R2_FB30_Pos|macro|CAN_F12R2_FB30_Pos
DECL|CAN_F12R2_FB30|macro|CAN_F12R2_FB30
DECL|CAN_F12R2_FB31_Msk|macro|CAN_F12R2_FB31_Msk
DECL|CAN_F12R2_FB31_Pos|macro|CAN_F12R2_FB31_Pos
DECL|CAN_F12R2_FB31|macro|CAN_F12R2_FB31
DECL|CAN_F12R2_FB3_Msk|macro|CAN_F12R2_FB3_Msk
DECL|CAN_F12R2_FB3_Pos|macro|CAN_F12R2_FB3_Pos
DECL|CAN_F12R2_FB3|macro|CAN_F12R2_FB3
DECL|CAN_F12R2_FB4_Msk|macro|CAN_F12R2_FB4_Msk
DECL|CAN_F12R2_FB4_Pos|macro|CAN_F12R2_FB4_Pos
DECL|CAN_F12R2_FB4|macro|CAN_F12R2_FB4
DECL|CAN_F12R2_FB5_Msk|macro|CAN_F12R2_FB5_Msk
DECL|CAN_F12R2_FB5_Pos|macro|CAN_F12R2_FB5_Pos
DECL|CAN_F12R2_FB5|macro|CAN_F12R2_FB5
DECL|CAN_F12R2_FB6_Msk|macro|CAN_F12R2_FB6_Msk
DECL|CAN_F12R2_FB6_Pos|macro|CAN_F12R2_FB6_Pos
DECL|CAN_F12R2_FB6|macro|CAN_F12R2_FB6
DECL|CAN_F12R2_FB7_Msk|macro|CAN_F12R2_FB7_Msk
DECL|CAN_F12R2_FB7_Pos|macro|CAN_F12R2_FB7_Pos
DECL|CAN_F12R2_FB7|macro|CAN_F12R2_FB7
DECL|CAN_F12R2_FB8_Msk|macro|CAN_F12R2_FB8_Msk
DECL|CAN_F12R2_FB8_Pos|macro|CAN_F12R2_FB8_Pos
DECL|CAN_F12R2_FB8|macro|CAN_F12R2_FB8
DECL|CAN_F12R2_FB9_Msk|macro|CAN_F12R2_FB9_Msk
DECL|CAN_F12R2_FB9_Pos|macro|CAN_F12R2_FB9_Pos
DECL|CAN_F12R2_FB9|macro|CAN_F12R2_FB9
DECL|CAN_F13R1_FB0_Msk|macro|CAN_F13R1_FB0_Msk
DECL|CAN_F13R1_FB0_Pos|macro|CAN_F13R1_FB0_Pos
DECL|CAN_F13R1_FB0|macro|CAN_F13R1_FB0
DECL|CAN_F13R1_FB10_Msk|macro|CAN_F13R1_FB10_Msk
DECL|CAN_F13R1_FB10_Pos|macro|CAN_F13R1_FB10_Pos
DECL|CAN_F13R1_FB10|macro|CAN_F13R1_FB10
DECL|CAN_F13R1_FB11_Msk|macro|CAN_F13R1_FB11_Msk
DECL|CAN_F13R1_FB11_Pos|macro|CAN_F13R1_FB11_Pos
DECL|CAN_F13R1_FB11|macro|CAN_F13R1_FB11
DECL|CAN_F13R1_FB12_Msk|macro|CAN_F13R1_FB12_Msk
DECL|CAN_F13R1_FB12_Pos|macro|CAN_F13R1_FB12_Pos
DECL|CAN_F13R1_FB12|macro|CAN_F13R1_FB12
DECL|CAN_F13R1_FB13_Msk|macro|CAN_F13R1_FB13_Msk
DECL|CAN_F13R1_FB13_Pos|macro|CAN_F13R1_FB13_Pos
DECL|CAN_F13R1_FB13|macro|CAN_F13R1_FB13
DECL|CAN_F13R1_FB14_Msk|macro|CAN_F13R1_FB14_Msk
DECL|CAN_F13R1_FB14_Pos|macro|CAN_F13R1_FB14_Pos
DECL|CAN_F13R1_FB14|macro|CAN_F13R1_FB14
DECL|CAN_F13R1_FB15_Msk|macro|CAN_F13R1_FB15_Msk
DECL|CAN_F13R1_FB15_Pos|macro|CAN_F13R1_FB15_Pos
DECL|CAN_F13R1_FB15|macro|CAN_F13R1_FB15
DECL|CAN_F13R1_FB16_Msk|macro|CAN_F13R1_FB16_Msk
DECL|CAN_F13R1_FB16_Pos|macro|CAN_F13R1_FB16_Pos
DECL|CAN_F13R1_FB16|macro|CAN_F13R1_FB16
DECL|CAN_F13R1_FB17_Msk|macro|CAN_F13R1_FB17_Msk
DECL|CAN_F13R1_FB17_Pos|macro|CAN_F13R1_FB17_Pos
DECL|CAN_F13R1_FB17|macro|CAN_F13R1_FB17
DECL|CAN_F13R1_FB18_Msk|macro|CAN_F13R1_FB18_Msk
DECL|CAN_F13R1_FB18_Pos|macro|CAN_F13R1_FB18_Pos
DECL|CAN_F13R1_FB18|macro|CAN_F13R1_FB18
DECL|CAN_F13R1_FB19_Msk|macro|CAN_F13R1_FB19_Msk
DECL|CAN_F13R1_FB19_Pos|macro|CAN_F13R1_FB19_Pos
DECL|CAN_F13R1_FB19|macro|CAN_F13R1_FB19
DECL|CAN_F13R1_FB1_Msk|macro|CAN_F13R1_FB1_Msk
DECL|CAN_F13R1_FB1_Pos|macro|CAN_F13R1_FB1_Pos
DECL|CAN_F13R1_FB1|macro|CAN_F13R1_FB1
DECL|CAN_F13R1_FB20_Msk|macro|CAN_F13R1_FB20_Msk
DECL|CAN_F13R1_FB20_Pos|macro|CAN_F13R1_FB20_Pos
DECL|CAN_F13R1_FB20|macro|CAN_F13R1_FB20
DECL|CAN_F13R1_FB21_Msk|macro|CAN_F13R1_FB21_Msk
DECL|CAN_F13R1_FB21_Pos|macro|CAN_F13R1_FB21_Pos
DECL|CAN_F13R1_FB21|macro|CAN_F13R1_FB21
DECL|CAN_F13R1_FB22_Msk|macro|CAN_F13R1_FB22_Msk
DECL|CAN_F13R1_FB22_Pos|macro|CAN_F13R1_FB22_Pos
DECL|CAN_F13R1_FB22|macro|CAN_F13R1_FB22
DECL|CAN_F13R1_FB23_Msk|macro|CAN_F13R1_FB23_Msk
DECL|CAN_F13R1_FB23_Pos|macro|CAN_F13R1_FB23_Pos
DECL|CAN_F13R1_FB23|macro|CAN_F13R1_FB23
DECL|CAN_F13R1_FB24_Msk|macro|CAN_F13R1_FB24_Msk
DECL|CAN_F13R1_FB24_Pos|macro|CAN_F13R1_FB24_Pos
DECL|CAN_F13R1_FB24|macro|CAN_F13R1_FB24
DECL|CAN_F13R1_FB25_Msk|macro|CAN_F13R1_FB25_Msk
DECL|CAN_F13R1_FB25_Pos|macro|CAN_F13R1_FB25_Pos
DECL|CAN_F13R1_FB25|macro|CAN_F13R1_FB25
DECL|CAN_F13R1_FB26_Msk|macro|CAN_F13R1_FB26_Msk
DECL|CAN_F13R1_FB26_Pos|macro|CAN_F13R1_FB26_Pos
DECL|CAN_F13R1_FB26|macro|CAN_F13R1_FB26
DECL|CAN_F13R1_FB27_Msk|macro|CAN_F13R1_FB27_Msk
DECL|CAN_F13R1_FB27_Pos|macro|CAN_F13R1_FB27_Pos
DECL|CAN_F13R1_FB27|macro|CAN_F13R1_FB27
DECL|CAN_F13R1_FB28_Msk|macro|CAN_F13R1_FB28_Msk
DECL|CAN_F13R1_FB28_Pos|macro|CAN_F13R1_FB28_Pos
DECL|CAN_F13R1_FB28|macro|CAN_F13R1_FB28
DECL|CAN_F13R1_FB29_Msk|macro|CAN_F13R1_FB29_Msk
DECL|CAN_F13R1_FB29_Pos|macro|CAN_F13R1_FB29_Pos
DECL|CAN_F13R1_FB29|macro|CAN_F13R1_FB29
DECL|CAN_F13R1_FB2_Msk|macro|CAN_F13R1_FB2_Msk
DECL|CAN_F13R1_FB2_Pos|macro|CAN_F13R1_FB2_Pos
DECL|CAN_F13R1_FB2|macro|CAN_F13R1_FB2
DECL|CAN_F13R1_FB30_Msk|macro|CAN_F13R1_FB30_Msk
DECL|CAN_F13R1_FB30_Pos|macro|CAN_F13R1_FB30_Pos
DECL|CAN_F13R1_FB30|macro|CAN_F13R1_FB30
DECL|CAN_F13R1_FB31_Msk|macro|CAN_F13R1_FB31_Msk
DECL|CAN_F13R1_FB31_Pos|macro|CAN_F13R1_FB31_Pos
DECL|CAN_F13R1_FB31|macro|CAN_F13R1_FB31
DECL|CAN_F13R1_FB3_Msk|macro|CAN_F13R1_FB3_Msk
DECL|CAN_F13R1_FB3_Pos|macro|CAN_F13R1_FB3_Pos
DECL|CAN_F13R1_FB3|macro|CAN_F13R1_FB3
DECL|CAN_F13R1_FB4_Msk|macro|CAN_F13R1_FB4_Msk
DECL|CAN_F13R1_FB4_Pos|macro|CAN_F13R1_FB4_Pos
DECL|CAN_F13R1_FB4|macro|CAN_F13R1_FB4
DECL|CAN_F13R1_FB5_Msk|macro|CAN_F13R1_FB5_Msk
DECL|CAN_F13R1_FB5_Pos|macro|CAN_F13R1_FB5_Pos
DECL|CAN_F13R1_FB5|macro|CAN_F13R1_FB5
DECL|CAN_F13R1_FB6_Msk|macro|CAN_F13R1_FB6_Msk
DECL|CAN_F13R1_FB6_Pos|macro|CAN_F13R1_FB6_Pos
DECL|CAN_F13R1_FB6|macro|CAN_F13R1_FB6
DECL|CAN_F13R1_FB7_Msk|macro|CAN_F13R1_FB7_Msk
DECL|CAN_F13R1_FB7_Pos|macro|CAN_F13R1_FB7_Pos
DECL|CAN_F13R1_FB7|macro|CAN_F13R1_FB7
DECL|CAN_F13R1_FB8_Msk|macro|CAN_F13R1_FB8_Msk
DECL|CAN_F13R1_FB8_Pos|macro|CAN_F13R1_FB8_Pos
DECL|CAN_F13R1_FB8|macro|CAN_F13R1_FB8
DECL|CAN_F13R1_FB9_Msk|macro|CAN_F13R1_FB9_Msk
DECL|CAN_F13R1_FB9_Pos|macro|CAN_F13R1_FB9_Pos
DECL|CAN_F13R1_FB9|macro|CAN_F13R1_FB9
DECL|CAN_F13R2_FB0_Msk|macro|CAN_F13R2_FB0_Msk
DECL|CAN_F13R2_FB0_Pos|macro|CAN_F13R2_FB0_Pos
DECL|CAN_F13R2_FB0|macro|CAN_F13R2_FB0
DECL|CAN_F13R2_FB10_Msk|macro|CAN_F13R2_FB10_Msk
DECL|CAN_F13R2_FB10_Pos|macro|CAN_F13R2_FB10_Pos
DECL|CAN_F13R2_FB10|macro|CAN_F13R2_FB10
DECL|CAN_F13R2_FB11_Msk|macro|CAN_F13R2_FB11_Msk
DECL|CAN_F13R2_FB11_Pos|macro|CAN_F13R2_FB11_Pos
DECL|CAN_F13R2_FB11|macro|CAN_F13R2_FB11
DECL|CAN_F13R2_FB12_Msk|macro|CAN_F13R2_FB12_Msk
DECL|CAN_F13R2_FB12_Pos|macro|CAN_F13R2_FB12_Pos
DECL|CAN_F13R2_FB12|macro|CAN_F13R2_FB12
DECL|CAN_F13R2_FB13_Msk|macro|CAN_F13R2_FB13_Msk
DECL|CAN_F13R2_FB13_Pos|macro|CAN_F13R2_FB13_Pos
DECL|CAN_F13R2_FB13|macro|CAN_F13R2_FB13
DECL|CAN_F13R2_FB14_Msk|macro|CAN_F13R2_FB14_Msk
DECL|CAN_F13R2_FB14_Pos|macro|CAN_F13R2_FB14_Pos
DECL|CAN_F13R2_FB14|macro|CAN_F13R2_FB14
DECL|CAN_F13R2_FB15_Msk|macro|CAN_F13R2_FB15_Msk
DECL|CAN_F13R2_FB15_Pos|macro|CAN_F13R2_FB15_Pos
DECL|CAN_F13R2_FB15|macro|CAN_F13R2_FB15
DECL|CAN_F13R2_FB16_Msk|macro|CAN_F13R2_FB16_Msk
DECL|CAN_F13R2_FB16_Pos|macro|CAN_F13R2_FB16_Pos
DECL|CAN_F13R2_FB16|macro|CAN_F13R2_FB16
DECL|CAN_F13R2_FB17_Msk|macro|CAN_F13R2_FB17_Msk
DECL|CAN_F13R2_FB17_Pos|macro|CAN_F13R2_FB17_Pos
DECL|CAN_F13R2_FB17|macro|CAN_F13R2_FB17
DECL|CAN_F13R2_FB18_Msk|macro|CAN_F13R2_FB18_Msk
DECL|CAN_F13R2_FB18_Pos|macro|CAN_F13R2_FB18_Pos
DECL|CAN_F13R2_FB18|macro|CAN_F13R2_FB18
DECL|CAN_F13R2_FB19_Msk|macro|CAN_F13R2_FB19_Msk
DECL|CAN_F13R2_FB19_Pos|macro|CAN_F13R2_FB19_Pos
DECL|CAN_F13R2_FB19|macro|CAN_F13R2_FB19
DECL|CAN_F13R2_FB1_Msk|macro|CAN_F13R2_FB1_Msk
DECL|CAN_F13R2_FB1_Pos|macro|CAN_F13R2_FB1_Pos
DECL|CAN_F13R2_FB1|macro|CAN_F13R2_FB1
DECL|CAN_F13R2_FB20_Msk|macro|CAN_F13R2_FB20_Msk
DECL|CAN_F13R2_FB20_Pos|macro|CAN_F13R2_FB20_Pos
DECL|CAN_F13R2_FB20|macro|CAN_F13R2_FB20
DECL|CAN_F13R2_FB21_Msk|macro|CAN_F13R2_FB21_Msk
DECL|CAN_F13R2_FB21_Pos|macro|CAN_F13R2_FB21_Pos
DECL|CAN_F13R2_FB21|macro|CAN_F13R2_FB21
DECL|CAN_F13R2_FB22_Msk|macro|CAN_F13R2_FB22_Msk
DECL|CAN_F13R2_FB22_Pos|macro|CAN_F13R2_FB22_Pos
DECL|CAN_F13R2_FB22|macro|CAN_F13R2_FB22
DECL|CAN_F13R2_FB23_Msk|macro|CAN_F13R2_FB23_Msk
DECL|CAN_F13R2_FB23_Pos|macro|CAN_F13R2_FB23_Pos
DECL|CAN_F13R2_FB23|macro|CAN_F13R2_FB23
DECL|CAN_F13R2_FB24_Msk|macro|CAN_F13R2_FB24_Msk
DECL|CAN_F13R2_FB24_Pos|macro|CAN_F13R2_FB24_Pos
DECL|CAN_F13R2_FB24|macro|CAN_F13R2_FB24
DECL|CAN_F13R2_FB25_Msk|macro|CAN_F13R2_FB25_Msk
DECL|CAN_F13R2_FB25_Pos|macro|CAN_F13R2_FB25_Pos
DECL|CAN_F13R2_FB25|macro|CAN_F13R2_FB25
DECL|CAN_F13R2_FB26_Msk|macro|CAN_F13R2_FB26_Msk
DECL|CAN_F13R2_FB26_Pos|macro|CAN_F13R2_FB26_Pos
DECL|CAN_F13R2_FB26|macro|CAN_F13R2_FB26
DECL|CAN_F13R2_FB27_Msk|macro|CAN_F13R2_FB27_Msk
DECL|CAN_F13R2_FB27_Pos|macro|CAN_F13R2_FB27_Pos
DECL|CAN_F13R2_FB27|macro|CAN_F13R2_FB27
DECL|CAN_F13R2_FB28_Msk|macro|CAN_F13R2_FB28_Msk
DECL|CAN_F13R2_FB28_Pos|macro|CAN_F13R2_FB28_Pos
DECL|CAN_F13R2_FB28|macro|CAN_F13R2_FB28
DECL|CAN_F13R2_FB29_Msk|macro|CAN_F13R2_FB29_Msk
DECL|CAN_F13R2_FB29_Pos|macro|CAN_F13R2_FB29_Pos
DECL|CAN_F13R2_FB29|macro|CAN_F13R2_FB29
DECL|CAN_F13R2_FB2_Msk|macro|CAN_F13R2_FB2_Msk
DECL|CAN_F13R2_FB2_Pos|macro|CAN_F13R2_FB2_Pos
DECL|CAN_F13R2_FB2|macro|CAN_F13R2_FB2
DECL|CAN_F13R2_FB30_Msk|macro|CAN_F13R2_FB30_Msk
DECL|CAN_F13R2_FB30_Pos|macro|CAN_F13R2_FB30_Pos
DECL|CAN_F13R2_FB30|macro|CAN_F13R2_FB30
DECL|CAN_F13R2_FB31_Msk|macro|CAN_F13R2_FB31_Msk
DECL|CAN_F13R2_FB31_Pos|macro|CAN_F13R2_FB31_Pos
DECL|CAN_F13R2_FB31|macro|CAN_F13R2_FB31
DECL|CAN_F13R2_FB3_Msk|macro|CAN_F13R2_FB3_Msk
DECL|CAN_F13R2_FB3_Pos|macro|CAN_F13R2_FB3_Pos
DECL|CAN_F13R2_FB3|macro|CAN_F13R2_FB3
DECL|CAN_F13R2_FB4_Msk|macro|CAN_F13R2_FB4_Msk
DECL|CAN_F13R2_FB4_Pos|macro|CAN_F13R2_FB4_Pos
DECL|CAN_F13R2_FB4|macro|CAN_F13R2_FB4
DECL|CAN_F13R2_FB5_Msk|macro|CAN_F13R2_FB5_Msk
DECL|CAN_F13R2_FB5_Pos|macro|CAN_F13R2_FB5_Pos
DECL|CAN_F13R2_FB5|macro|CAN_F13R2_FB5
DECL|CAN_F13R2_FB6_Msk|macro|CAN_F13R2_FB6_Msk
DECL|CAN_F13R2_FB6_Pos|macro|CAN_F13R2_FB6_Pos
DECL|CAN_F13R2_FB6|macro|CAN_F13R2_FB6
DECL|CAN_F13R2_FB7_Msk|macro|CAN_F13R2_FB7_Msk
DECL|CAN_F13R2_FB7_Pos|macro|CAN_F13R2_FB7_Pos
DECL|CAN_F13R2_FB7|macro|CAN_F13R2_FB7
DECL|CAN_F13R2_FB8_Msk|macro|CAN_F13R2_FB8_Msk
DECL|CAN_F13R2_FB8_Pos|macro|CAN_F13R2_FB8_Pos
DECL|CAN_F13R2_FB8|macro|CAN_F13R2_FB8
DECL|CAN_F13R2_FB9_Msk|macro|CAN_F13R2_FB9_Msk
DECL|CAN_F13R2_FB9_Pos|macro|CAN_F13R2_FB9_Pos
DECL|CAN_F13R2_FB9|macro|CAN_F13R2_FB9
DECL|CAN_F1R1_FB0_Msk|macro|CAN_F1R1_FB0_Msk
DECL|CAN_F1R1_FB0_Pos|macro|CAN_F1R1_FB0_Pos
DECL|CAN_F1R1_FB0|macro|CAN_F1R1_FB0
DECL|CAN_F1R1_FB10_Msk|macro|CAN_F1R1_FB10_Msk
DECL|CAN_F1R1_FB10_Pos|macro|CAN_F1R1_FB10_Pos
DECL|CAN_F1R1_FB10|macro|CAN_F1R1_FB10
DECL|CAN_F1R1_FB11_Msk|macro|CAN_F1R1_FB11_Msk
DECL|CAN_F1R1_FB11_Pos|macro|CAN_F1R1_FB11_Pos
DECL|CAN_F1R1_FB11|macro|CAN_F1R1_FB11
DECL|CAN_F1R1_FB12_Msk|macro|CAN_F1R1_FB12_Msk
DECL|CAN_F1R1_FB12_Pos|macro|CAN_F1R1_FB12_Pos
DECL|CAN_F1R1_FB12|macro|CAN_F1R1_FB12
DECL|CAN_F1R1_FB13_Msk|macro|CAN_F1R1_FB13_Msk
DECL|CAN_F1R1_FB13_Pos|macro|CAN_F1R1_FB13_Pos
DECL|CAN_F1R1_FB13|macro|CAN_F1R1_FB13
DECL|CAN_F1R1_FB14_Msk|macro|CAN_F1R1_FB14_Msk
DECL|CAN_F1R1_FB14_Pos|macro|CAN_F1R1_FB14_Pos
DECL|CAN_F1R1_FB14|macro|CAN_F1R1_FB14
DECL|CAN_F1R1_FB15_Msk|macro|CAN_F1R1_FB15_Msk
DECL|CAN_F1R1_FB15_Pos|macro|CAN_F1R1_FB15_Pos
DECL|CAN_F1R1_FB15|macro|CAN_F1R1_FB15
DECL|CAN_F1R1_FB16_Msk|macro|CAN_F1R1_FB16_Msk
DECL|CAN_F1R1_FB16_Pos|macro|CAN_F1R1_FB16_Pos
DECL|CAN_F1R1_FB16|macro|CAN_F1R1_FB16
DECL|CAN_F1R1_FB17_Msk|macro|CAN_F1R1_FB17_Msk
DECL|CAN_F1R1_FB17_Pos|macro|CAN_F1R1_FB17_Pos
DECL|CAN_F1R1_FB17|macro|CAN_F1R1_FB17
DECL|CAN_F1R1_FB18_Msk|macro|CAN_F1R1_FB18_Msk
DECL|CAN_F1R1_FB18_Pos|macro|CAN_F1R1_FB18_Pos
DECL|CAN_F1R1_FB18|macro|CAN_F1R1_FB18
DECL|CAN_F1R1_FB19_Msk|macro|CAN_F1R1_FB19_Msk
DECL|CAN_F1R1_FB19_Pos|macro|CAN_F1R1_FB19_Pos
DECL|CAN_F1R1_FB19|macro|CAN_F1R1_FB19
DECL|CAN_F1R1_FB1_Msk|macro|CAN_F1R1_FB1_Msk
DECL|CAN_F1R1_FB1_Pos|macro|CAN_F1R1_FB1_Pos
DECL|CAN_F1R1_FB1|macro|CAN_F1R1_FB1
DECL|CAN_F1R1_FB20_Msk|macro|CAN_F1R1_FB20_Msk
DECL|CAN_F1R1_FB20_Pos|macro|CAN_F1R1_FB20_Pos
DECL|CAN_F1R1_FB20|macro|CAN_F1R1_FB20
DECL|CAN_F1R1_FB21_Msk|macro|CAN_F1R1_FB21_Msk
DECL|CAN_F1R1_FB21_Pos|macro|CAN_F1R1_FB21_Pos
DECL|CAN_F1R1_FB21|macro|CAN_F1R1_FB21
DECL|CAN_F1R1_FB22_Msk|macro|CAN_F1R1_FB22_Msk
DECL|CAN_F1R1_FB22_Pos|macro|CAN_F1R1_FB22_Pos
DECL|CAN_F1R1_FB22|macro|CAN_F1R1_FB22
DECL|CAN_F1R1_FB23_Msk|macro|CAN_F1R1_FB23_Msk
DECL|CAN_F1R1_FB23_Pos|macro|CAN_F1R1_FB23_Pos
DECL|CAN_F1R1_FB23|macro|CAN_F1R1_FB23
DECL|CAN_F1R1_FB24_Msk|macro|CAN_F1R1_FB24_Msk
DECL|CAN_F1R1_FB24_Pos|macro|CAN_F1R1_FB24_Pos
DECL|CAN_F1R1_FB24|macro|CAN_F1R1_FB24
DECL|CAN_F1R1_FB25_Msk|macro|CAN_F1R1_FB25_Msk
DECL|CAN_F1R1_FB25_Pos|macro|CAN_F1R1_FB25_Pos
DECL|CAN_F1R1_FB25|macro|CAN_F1R1_FB25
DECL|CAN_F1R1_FB26_Msk|macro|CAN_F1R1_FB26_Msk
DECL|CAN_F1R1_FB26_Pos|macro|CAN_F1R1_FB26_Pos
DECL|CAN_F1R1_FB26|macro|CAN_F1R1_FB26
DECL|CAN_F1R1_FB27_Msk|macro|CAN_F1R1_FB27_Msk
DECL|CAN_F1R1_FB27_Pos|macro|CAN_F1R1_FB27_Pos
DECL|CAN_F1R1_FB27|macro|CAN_F1R1_FB27
DECL|CAN_F1R1_FB28_Msk|macro|CAN_F1R1_FB28_Msk
DECL|CAN_F1R1_FB28_Pos|macro|CAN_F1R1_FB28_Pos
DECL|CAN_F1R1_FB28|macro|CAN_F1R1_FB28
DECL|CAN_F1R1_FB29_Msk|macro|CAN_F1R1_FB29_Msk
DECL|CAN_F1R1_FB29_Pos|macro|CAN_F1R1_FB29_Pos
DECL|CAN_F1R1_FB29|macro|CAN_F1R1_FB29
DECL|CAN_F1R1_FB2_Msk|macro|CAN_F1R1_FB2_Msk
DECL|CAN_F1R1_FB2_Pos|macro|CAN_F1R1_FB2_Pos
DECL|CAN_F1R1_FB2|macro|CAN_F1R1_FB2
DECL|CAN_F1R1_FB30_Msk|macro|CAN_F1R1_FB30_Msk
DECL|CAN_F1R1_FB30_Pos|macro|CAN_F1R1_FB30_Pos
DECL|CAN_F1R1_FB30|macro|CAN_F1R1_FB30
DECL|CAN_F1R1_FB31_Msk|macro|CAN_F1R1_FB31_Msk
DECL|CAN_F1R1_FB31_Pos|macro|CAN_F1R1_FB31_Pos
DECL|CAN_F1R1_FB31|macro|CAN_F1R1_FB31
DECL|CAN_F1R1_FB3_Msk|macro|CAN_F1R1_FB3_Msk
DECL|CAN_F1R1_FB3_Pos|macro|CAN_F1R1_FB3_Pos
DECL|CAN_F1R1_FB3|macro|CAN_F1R1_FB3
DECL|CAN_F1R1_FB4_Msk|macro|CAN_F1R1_FB4_Msk
DECL|CAN_F1R1_FB4_Pos|macro|CAN_F1R1_FB4_Pos
DECL|CAN_F1R1_FB4|macro|CAN_F1R1_FB4
DECL|CAN_F1R1_FB5_Msk|macro|CAN_F1R1_FB5_Msk
DECL|CAN_F1R1_FB5_Pos|macro|CAN_F1R1_FB5_Pos
DECL|CAN_F1R1_FB5|macro|CAN_F1R1_FB5
DECL|CAN_F1R1_FB6_Msk|macro|CAN_F1R1_FB6_Msk
DECL|CAN_F1R1_FB6_Pos|macro|CAN_F1R1_FB6_Pos
DECL|CAN_F1R1_FB6|macro|CAN_F1R1_FB6
DECL|CAN_F1R1_FB7_Msk|macro|CAN_F1R1_FB7_Msk
DECL|CAN_F1R1_FB7_Pos|macro|CAN_F1R1_FB7_Pos
DECL|CAN_F1R1_FB7|macro|CAN_F1R1_FB7
DECL|CAN_F1R1_FB8_Msk|macro|CAN_F1R1_FB8_Msk
DECL|CAN_F1R1_FB8_Pos|macro|CAN_F1R1_FB8_Pos
DECL|CAN_F1R1_FB8|macro|CAN_F1R1_FB8
DECL|CAN_F1R1_FB9_Msk|macro|CAN_F1R1_FB9_Msk
DECL|CAN_F1R1_FB9_Pos|macro|CAN_F1R1_FB9_Pos
DECL|CAN_F1R1_FB9|macro|CAN_F1R1_FB9
DECL|CAN_F1R2_FB0_Msk|macro|CAN_F1R2_FB0_Msk
DECL|CAN_F1R2_FB0_Pos|macro|CAN_F1R2_FB0_Pos
DECL|CAN_F1R2_FB0|macro|CAN_F1R2_FB0
DECL|CAN_F1R2_FB10_Msk|macro|CAN_F1R2_FB10_Msk
DECL|CAN_F1R2_FB10_Pos|macro|CAN_F1R2_FB10_Pos
DECL|CAN_F1R2_FB10|macro|CAN_F1R2_FB10
DECL|CAN_F1R2_FB11_Msk|macro|CAN_F1R2_FB11_Msk
DECL|CAN_F1R2_FB11_Pos|macro|CAN_F1R2_FB11_Pos
DECL|CAN_F1R2_FB11|macro|CAN_F1R2_FB11
DECL|CAN_F1R2_FB12_Msk|macro|CAN_F1R2_FB12_Msk
DECL|CAN_F1R2_FB12_Pos|macro|CAN_F1R2_FB12_Pos
DECL|CAN_F1R2_FB12|macro|CAN_F1R2_FB12
DECL|CAN_F1R2_FB13_Msk|macro|CAN_F1R2_FB13_Msk
DECL|CAN_F1R2_FB13_Pos|macro|CAN_F1R2_FB13_Pos
DECL|CAN_F1R2_FB13|macro|CAN_F1R2_FB13
DECL|CAN_F1R2_FB14_Msk|macro|CAN_F1R2_FB14_Msk
DECL|CAN_F1R2_FB14_Pos|macro|CAN_F1R2_FB14_Pos
DECL|CAN_F1R2_FB14|macro|CAN_F1R2_FB14
DECL|CAN_F1R2_FB15_Msk|macro|CAN_F1R2_FB15_Msk
DECL|CAN_F1R2_FB15_Pos|macro|CAN_F1R2_FB15_Pos
DECL|CAN_F1R2_FB15|macro|CAN_F1R2_FB15
DECL|CAN_F1R2_FB16_Msk|macro|CAN_F1R2_FB16_Msk
DECL|CAN_F1R2_FB16_Pos|macro|CAN_F1R2_FB16_Pos
DECL|CAN_F1R2_FB16|macro|CAN_F1R2_FB16
DECL|CAN_F1R2_FB17_Msk|macro|CAN_F1R2_FB17_Msk
DECL|CAN_F1R2_FB17_Pos|macro|CAN_F1R2_FB17_Pos
DECL|CAN_F1R2_FB17|macro|CAN_F1R2_FB17
DECL|CAN_F1R2_FB18_Msk|macro|CAN_F1R2_FB18_Msk
DECL|CAN_F1R2_FB18_Pos|macro|CAN_F1R2_FB18_Pos
DECL|CAN_F1R2_FB18|macro|CAN_F1R2_FB18
DECL|CAN_F1R2_FB19_Msk|macro|CAN_F1R2_FB19_Msk
DECL|CAN_F1R2_FB19_Pos|macro|CAN_F1R2_FB19_Pos
DECL|CAN_F1R2_FB19|macro|CAN_F1R2_FB19
DECL|CAN_F1R2_FB1_Msk|macro|CAN_F1R2_FB1_Msk
DECL|CAN_F1R2_FB1_Pos|macro|CAN_F1R2_FB1_Pos
DECL|CAN_F1R2_FB1|macro|CAN_F1R2_FB1
DECL|CAN_F1R2_FB20_Msk|macro|CAN_F1R2_FB20_Msk
DECL|CAN_F1R2_FB20_Pos|macro|CAN_F1R2_FB20_Pos
DECL|CAN_F1R2_FB20|macro|CAN_F1R2_FB20
DECL|CAN_F1R2_FB21_Msk|macro|CAN_F1R2_FB21_Msk
DECL|CAN_F1R2_FB21_Pos|macro|CAN_F1R2_FB21_Pos
DECL|CAN_F1R2_FB21|macro|CAN_F1R2_FB21
DECL|CAN_F1R2_FB22_Msk|macro|CAN_F1R2_FB22_Msk
DECL|CAN_F1R2_FB22_Pos|macro|CAN_F1R2_FB22_Pos
DECL|CAN_F1R2_FB22|macro|CAN_F1R2_FB22
DECL|CAN_F1R2_FB23_Msk|macro|CAN_F1R2_FB23_Msk
DECL|CAN_F1R2_FB23_Pos|macro|CAN_F1R2_FB23_Pos
DECL|CAN_F1R2_FB23|macro|CAN_F1R2_FB23
DECL|CAN_F1R2_FB24_Msk|macro|CAN_F1R2_FB24_Msk
DECL|CAN_F1R2_FB24_Pos|macro|CAN_F1R2_FB24_Pos
DECL|CAN_F1R2_FB24|macro|CAN_F1R2_FB24
DECL|CAN_F1R2_FB25_Msk|macro|CAN_F1R2_FB25_Msk
DECL|CAN_F1R2_FB25_Pos|macro|CAN_F1R2_FB25_Pos
DECL|CAN_F1R2_FB25|macro|CAN_F1R2_FB25
DECL|CAN_F1R2_FB26_Msk|macro|CAN_F1R2_FB26_Msk
DECL|CAN_F1R2_FB26_Pos|macro|CAN_F1R2_FB26_Pos
DECL|CAN_F1R2_FB26|macro|CAN_F1R2_FB26
DECL|CAN_F1R2_FB27_Msk|macro|CAN_F1R2_FB27_Msk
DECL|CAN_F1R2_FB27_Pos|macro|CAN_F1R2_FB27_Pos
DECL|CAN_F1R2_FB27|macro|CAN_F1R2_FB27
DECL|CAN_F1R2_FB28_Msk|macro|CAN_F1R2_FB28_Msk
DECL|CAN_F1R2_FB28_Pos|macro|CAN_F1R2_FB28_Pos
DECL|CAN_F1R2_FB28|macro|CAN_F1R2_FB28
DECL|CAN_F1R2_FB29_Msk|macro|CAN_F1R2_FB29_Msk
DECL|CAN_F1R2_FB29_Pos|macro|CAN_F1R2_FB29_Pos
DECL|CAN_F1R2_FB29|macro|CAN_F1R2_FB29
DECL|CAN_F1R2_FB2_Msk|macro|CAN_F1R2_FB2_Msk
DECL|CAN_F1R2_FB2_Pos|macro|CAN_F1R2_FB2_Pos
DECL|CAN_F1R2_FB2|macro|CAN_F1R2_FB2
DECL|CAN_F1R2_FB30_Msk|macro|CAN_F1R2_FB30_Msk
DECL|CAN_F1R2_FB30_Pos|macro|CAN_F1R2_FB30_Pos
DECL|CAN_F1R2_FB30|macro|CAN_F1R2_FB30
DECL|CAN_F1R2_FB31_Msk|macro|CAN_F1R2_FB31_Msk
DECL|CAN_F1R2_FB31_Pos|macro|CAN_F1R2_FB31_Pos
DECL|CAN_F1R2_FB31|macro|CAN_F1R2_FB31
DECL|CAN_F1R2_FB3_Msk|macro|CAN_F1R2_FB3_Msk
DECL|CAN_F1R2_FB3_Pos|macro|CAN_F1R2_FB3_Pos
DECL|CAN_F1R2_FB3|macro|CAN_F1R2_FB3
DECL|CAN_F1R2_FB4_Msk|macro|CAN_F1R2_FB4_Msk
DECL|CAN_F1R2_FB4_Pos|macro|CAN_F1R2_FB4_Pos
DECL|CAN_F1R2_FB4|macro|CAN_F1R2_FB4
DECL|CAN_F1R2_FB5_Msk|macro|CAN_F1R2_FB5_Msk
DECL|CAN_F1R2_FB5_Pos|macro|CAN_F1R2_FB5_Pos
DECL|CAN_F1R2_FB5|macro|CAN_F1R2_FB5
DECL|CAN_F1R2_FB6_Msk|macro|CAN_F1R2_FB6_Msk
DECL|CAN_F1R2_FB6_Pos|macro|CAN_F1R2_FB6_Pos
DECL|CAN_F1R2_FB6|macro|CAN_F1R2_FB6
DECL|CAN_F1R2_FB7_Msk|macro|CAN_F1R2_FB7_Msk
DECL|CAN_F1R2_FB7_Pos|macro|CAN_F1R2_FB7_Pos
DECL|CAN_F1R2_FB7|macro|CAN_F1R2_FB7
DECL|CAN_F1R2_FB8_Msk|macro|CAN_F1R2_FB8_Msk
DECL|CAN_F1R2_FB8_Pos|macro|CAN_F1R2_FB8_Pos
DECL|CAN_F1R2_FB8|macro|CAN_F1R2_FB8
DECL|CAN_F1R2_FB9_Msk|macro|CAN_F1R2_FB9_Msk
DECL|CAN_F1R2_FB9_Pos|macro|CAN_F1R2_FB9_Pos
DECL|CAN_F1R2_FB9|macro|CAN_F1R2_FB9
DECL|CAN_F2R1_FB0_Msk|macro|CAN_F2R1_FB0_Msk
DECL|CAN_F2R1_FB0_Pos|macro|CAN_F2R1_FB0_Pos
DECL|CAN_F2R1_FB0|macro|CAN_F2R1_FB0
DECL|CAN_F2R1_FB10_Msk|macro|CAN_F2R1_FB10_Msk
DECL|CAN_F2R1_FB10_Pos|macro|CAN_F2R1_FB10_Pos
DECL|CAN_F2R1_FB10|macro|CAN_F2R1_FB10
DECL|CAN_F2R1_FB11_Msk|macro|CAN_F2R1_FB11_Msk
DECL|CAN_F2R1_FB11_Pos|macro|CAN_F2R1_FB11_Pos
DECL|CAN_F2R1_FB11|macro|CAN_F2R1_FB11
DECL|CAN_F2R1_FB12_Msk|macro|CAN_F2R1_FB12_Msk
DECL|CAN_F2R1_FB12_Pos|macro|CAN_F2R1_FB12_Pos
DECL|CAN_F2R1_FB12|macro|CAN_F2R1_FB12
DECL|CAN_F2R1_FB13_Msk|macro|CAN_F2R1_FB13_Msk
DECL|CAN_F2R1_FB13_Pos|macro|CAN_F2R1_FB13_Pos
DECL|CAN_F2R1_FB13|macro|CAN_F2R1_FB13
DECL|CAN_F2R1_FB14_Msk|macro|CAN_F2R1_FB14_Msk
DECL|CAN_F2R1_FB14_Pos|macro|CAN_F2R1_FB14_Pos
DECL|CAN_F2R1_FB14|macro|CAN_F2R1_FB14
DECL|CAN_F2R1_FB15_Msk|macro|CAN_F2R1_FB15_Msk
DECL|CAN_F2R1_FB15_Pos|macro|CAN_F2R1_FB15_Pos
DECL|CAN_F2R1_FB15|macro|CAN_F2R1_FB15
DECL|CAN_F2R1_FB16_Msk|macro|CAN_F2R1_FB16_Msk
DECL|CAN_F2R1_FB16_Pos|macro|CAN_F2R1_FB16_Pos
DECL|CAN_F2R1_FB16|macro|CAN_F2R1_FB16
DECL|CAN_F2R1_FB17_Msk|macro|CAN_F2R1_FB17_Msk
DECL|CAN_F2R1_FB17_Pos|macro|CAN_F2R1_FB17_Pos
DECL|CAN_F2R1_FB17|macro|CAN_F2R1_FB17
DECL|CAN_F2R1_FB18_Msk|macro|CAN_F2R1_FB18_Msk
DECL|CAN_F2R1_FB18_Pos|macro|CAN_F2R1_FB18_Pos
DECL|CAN_F2R1_FB18|macro|CAN_F2R1_FB18
DECL|CAN_F2R1_FB19_Msk|macro|CAN_F2R1_FB19_Msk
DECL|CAN_F2R1_FB19_Pos|macro|CAN_F2R1_FB19_Pos
DECL|CAN_F2R1_FB19|macro|CAN_F2R1_FB19
DECL|CAN_F2R1_FB1_Msk|macro|CAN_F2R1_FB1_Msk
DECL|CAN_F2R1_FB1_Pos|macro|CAN_F2R1_FB1_Pos
DECL|CAN_F2R1_FB1|macro|CAN_F2R1_FB1
DECL|CAN_F2R1_FB20_Msk|macro|CAN_F2R1_FB20_Msk
DECL|CAN_F2R1_FB20_Pos|macro|CAN_F2R1_FB20_Pos
DECL|CAN_F2R1_FB20|macro|CAN_F2R1_FB20
DECL|CAN_F2R1_FB21_Msk|macro|CAN_F2R1_FB21_Msk
DECL|CAN_F2R1_FB21_Pos|macro|CAN_F2R1_FB21_Pos
DECL|CAN_F2R1_FB21|macro|CAN_F2R1_FB21
DECL|CAN_F2R1_FB22_Msk|macro|CAN_F2R1_FB22_Msk
DECL|CAN_F2R1_FB22_Pos|macro|CAN_F2R1_FB22_Pos
DECL|CAN_F2R1_FB22|macro|CAN_F2R1_FB22
DECL|CAN_F2R1_FB23_Msk|macro|CAN_F2R1_FB23_Msk
DECL|CAN_F2R1_FB23_Pos|macro|CAN_F2R1_FB23_Pos
DECL|CAN_F2R1_FB23|macro|CAN_F2R1_FB23
DECL|CAN_F2R1_FB24_Msk|macro|CAN_F2R1_FB24_Msk
DECL|CAN_F2R1_FB24_Pos|macro|CAN_F2R1_FB24_Pos
DECL|CAN_F2R1_FB24|macro|CAN_F2R1_FB24
DECL|CAN_F2R1_FB25_Msk|macro|CAN_F2R1_FB25_Msk
DECL|CAN_F2R1_FB25_Pos|macro|CAN_F2R1_FB25_Pos
DECL|CAN_F2R1_FB25|macro|CAN_F2R1_FB25
DECL|CAN_F2R1_FB26_Msk|macro|CAN_F2R1_FB26_Msk
DECL|CAN_F2R1_FB26_Pos|macro|CAN_F2R1_FB26_Pos
DECL|CAN_F2R1_FB26|macro|CAN_F2R1_FB26
DECL|CAN_F2R1_FB27_Msk|macro|CAN_F2R1_FB27_Msk
DECL|CAN_F2R1_FB27_Pos|macro|CAN_F2R1_FB27_Pos
DECL|CAN_F2R1_FB27|macro|CAN_F2R1_FB27
DECL|CAN_F2R1_FB28_Msk|macro|CAN_F2R1_FB28_Msk
DECL|CAN_F2R1_FB28_Pos|macro|CAN_F2R1_FB28_Pos
DECL|CAN_F2R1_FB28|macro|CAN_F2R1_FB28
DECL|CAN_F2R1_FB29_Msk|macro|CAN_F2R1_FB29_Msk
DECL|CAN_F2R1_FB29_Pos|macro|CAN_F2R1_FB29_Pos
DECL|CAN_F2R1_FB29|macro|CAN_F2R1_FB29
DECL|CAN_F2R1_FB2_Msk|macro|CAN_F2R1_FB2_Msk
DECL|CAN_F2R1_FB2_Pos|macro|CAN_F2R1_FB2_Pos
DECL|CAN_F2R1_FB2|macro|CAN_F2R1_FB2
DECL|CAN_F2R1_FB30_Msk|macro|CAN_F2R1_FB30_Msk
DECL|CAN_F2R1_FB30_Pos|macro|CAN_F2R1_FB30_Pos
DECL|CAN_F2R1_FB30|macro|CAN_F2R1_FB30
DECL|CAN_F2R1_FB31_Msk|macro|CAN_F2R1_FB31_Msk
DECL|CAN_F2R1_FB31_Pos|macro|CAN_F2R1_FB31_Pos
DECL|CAN_F2R1_FB31|macro|CAN_F2R1_FB31
DECL|CAN_F2R1_FB3_Msk|macro|CAN_F2R1_FB3_Msk
DECL|CAN_F2R1_FB3_Pos|macro|CAN_F2R1_FB3_Pos
DECL|CAN_F2R1_FB3|macro|CAN_F2R1_FB3
DECL|CAN_F2R1_FB4_Msk|macro|CAN_F2R1_FB4_Msk
DECL|CAN_F2R1_FB4_Pos|macro|CAN_F2R1_FB4_Pos
DECL|CAN_F2R1_FB4|macro|CAN_F2R1_FB4
DECL|CAN_F2R1_FB5_Msk|macro|CAN_F2R1_FB5_Msk
DECL|CAN_F2R1_FB5_Pos|macro|CAN_F2R1_FB5_Pos
DECL|CAN_F2R1_FB5|macro|CAN_F2R1_FB5
DECL|CAN_F2R1_FB6_Msk|macro|CAN_F2R1_FB6_Msk
DECL|CAN_F2R1_FB6_Pos|macro|CAN_F2R1_FB6_Pos
DECL|CAN_F2R1_FB6|macro|CAN_F2R1_FB6
DECL|CAN_F2R1_FB7_Msk|macro|CAN_F2R1_FB7_Msk
DECL|CAN_F2R1_FB7_Pos|macro|CAN_F2R1_FB7_Pos
DECL|CAN_F2R1_FB7|macro|CAN_F2R1_FB7
DECL|CAN_F2R1_FB8_Msk|macro|CAN_F2R1_FB8_Msk
DECL|CAN_F2R1_FB8_Pos|macro|CAN_F2R1_FB8_Pos
DECL|CAN_F2R1_FB8|macro|CAN_F2R1_FB8
DECL|CAN_F2R1_FB9_Msk|macro|CAN_F2R1_FB9_Msk
DECL|CAN_F2R1_FB9_Pos|macro|CAN_F2R1_FB9_Pos
DECL|CAN_F2R1_FB9|macro|CAN_F2R1_FB9
DECL|CAN_F2R2_FB0_Msk|macro|CAN_F2R2_FB0_Msk
DECL|CAN_F2R2_FB0_Pos|macro|CAN_F2R2_FB0_Pos
DECL|CAN_F2R2_FB0|macro|CAN_F2R2_FB0
DECL|CAN_F2R2_FB10_Msk|macro|CAN_F2R2_FB10_Msk
DECL|CAN_F2R2_FB10_Pos|macro|CAN_F2R2_FB10_Pos
DECL|CAN_F2R2_FB10|macro|CAN_F2R2_FB10
DECL|CAN_F2R2_FB11_Msk|macro|CAN_F2R2_FB11_Msk
DECL|CAN_F2R2_FB11_Pos|macro|CAN_F2R2_FB11_Pos
DECL|CAN_F2R2_FB11|macro|CAN_F2R2_FB11
DECL|CAN_F2R2_FB12_Msk|macro|CAN_F2R2_FB12_Msk
DECL|CAN_F2R2_FB12_Pos|macro|CAN_F2R2_FB12_Pos
DECL|CAN_F2R2_FB12|macro|CAN_F2R2_FB12
DECL|CAN_F2R2_FB13_Msk|macro|CAN_F2R2_FB13_Msk
DECL|CAN_F2R2_FB13_Pos|macro|CAN_F2R2_FB13_Pos
DECL|CAN_F2R2_FB13|macro|CAN_F2R2_FB13
DECL|CAN_F2R2_FB14_Msk|macro|CAN_F2R2_FB14_Msk
DECL|CAN_F2R2_FB14_Pos|macro|CAN_F2R2_FB14_Pos
DECL|CAN_F2R2_FB14|macro|CAN_F2R2_FB14
DECL|CAN_F2R2_FB15_Msk|macro|CAN_F2R2_FB15_Msk
DECL|CAN_F2R2_FB15_Pos|macro|CAN_F2R2_FB15_Pos
DECL|CAN_F2R2_FB15|macro|CAN_F2R2_FB15
DECL|CAN_F2R2_FB16_Msk|macro|CAN_F2R2_FB16_Msk
DECL|CAN_F2R2_FB16_Pos|macro|CAN_F2R2_FB16_Pos
DECL|CAN_F2R2_FB16|macro|CAN_F2R2_FB16
DECL|CAN_F2R2_FB17_Msk|macro|CAN_F2R2_FB17_Msk
DECL|CAN_F2R2_FB17_Pos|macro|CAN_F2R2_FB17_Pos
DECL|CAN_F2R2_FB17|macro|CAN_F2R2_FB17
DECL|CAN_F2R2_FB18_Msk|macro|CAN_F2R2_FB18_Msk
DECL|CAN_F2R2_FB18_Pos|macro|CAN_F2R2_FB18_Pos
DECL|CAN_F2R2_FB18|macro|CAN_F2R2_FB18
DECL|CAN_F2R2_FB19_Msk|macro|CAN_F2R2_FB19_Msk
DECL|CAN_F2R2_FB19_Pos|macro|CAN_F2R2_FB19_Pos
DECL|CAN_F2R2_FB19|macro|CAN_F2R2_FB19
DECL|CAN_F2R2_FB1_Msk|macro|CAN_F2R2_FB1_Msk
DECL|CAN_F2R2_FB1_Pos|macro|CAN_F2R2_FB1_Pos
DECL|CAN_F2R2_FB1|macro|CAN_F2R2_FB1
DECL|CAN_F2R2_FB20_Msk|macro|CAN_F2R2_FB20_Msk
DECL|CAN_F2R2_FB20_Pos|macro|CAN_F2R2_FB20_Pos
DECL|CAN_F2R2_FB20|macro|CAN_F2R2_FB20
DECL|CAN_F2R2_FB21_Msk|macro|CAN_F2R2_FB21_Msk
DECL|CAN_F2R2_FB21_Pos|macro|CAN_F2R2_FB21_Pos
DECL|CAN_F2R2_FB21|macro|CAN_F2R2_FB21
DECL|CAN_F2R2_FB22_Msk|macro|CAN_F2R2_FB22_Msk
DECL|CAN_F2R2_FB22_Pos|macro|CAN_F2R2_FB22_Pos
DECL|CAN_F2R2_FB22|macro|CAN_F2R2_FB22
DECL|CAN_F2R2_FB23_Msk|macro|CAN_F2R2_FB23_Msk
DECL|CAN_F2R2_FB23_Pos|macro|CAN_F2R2_FB23_Pos
DECL|CAN_F2R2_FB23|macro|CAN_F2R2_FB23
DECL|CAN_F2R2_FB24_Msk|macro|CAN_F2R2_FB24_Msk
DECL|CAN_F2R2_FB24_Pos|macro|CAN_F2R2_FB24_Pos
DECL|CAN_F2R2_FB24|macro|CAN_F2R2_FB24
DECL|CAN_F2R2_FB25_Msk|macro|CAN_F2R2_FB25_Msk
DECL|CAN_F2R2_FB25_Pos|macro|CAN_F2R2_FB25_Pos
DECL|CAN_F2R2_FB25|macro|CAN_F2R2_FB25
DECL|CAN_F2R2_FB26_Msk|macro|CAN_F2R2_FB26_Msk
DECL|CAN_F2R2_FB26_Pos|macro|CAN_F2R2_FB26_Pos
DECL|CAN_F2R2_FB26|macro|CAN_F2R2_FB26
DECL|CAN_F2R2_FB27_Msk|macro|CAN_F2R2_FB27_Msk
DECL|CAN_F2R2_FB27_Pos|macro|CAN_F2R2_FB27_Pos
DECL|CAN_F2R2_FB27|macro|CAN_F2R2_FB27
DECL|CAN_F2R2_FB28_Msk|macro|CAN_F2R2_FB28_Msk
DECL|CAN_F2R2_FB28_Pos|macro|CAN_F2R2_FB28_Pos
DECL|CAN_F2R2_FB28|macro|CAN_F2R2_FB28
DECL|CAN_F2R2_FB29_Msk|macro|CAN_F2R2_FB29_Msk
DECL|CAN_F2R2_FB29_Pos|macro|CAN_F2R2_FB29_Pos
DECL|CAN_F2R2_FB29|macro|CAN_F2R2_FB29
DECL|CAN_F2R2_FB2_Msk|macro|CAN_F2R2_FB2_Msk
DECL|CAN_F2R2_FB2_Pos|macro|CAN_F2R2_FB2_Pos
DECL|CAN_F2R2_FB2|macro|CAN_F2R2_FB2
DECL|CAN_F2R2_FB30_Msk|macro|CAN_F2R2_FB30_Msk
DECL|CAN_F2R2_FB30_Pos|macro|CAN_F2R2_FB30_Pos
DECL|CAN_F2R2_FB30|macro|CAN_F2R2_FB30
DECL|CAN_F2R2_FB31_Msk|macro|CAN_F2R2_FB31_Msk
DECL|CAN_F2R2_FB31_Pos|macro|CAN_F2R2_FB31_Pos
DECL|CAN_F2R2_FB31|macro|CAN_F2R2_FB31
DECL|CAN_F2R2_FB3_Msk|macro|CAN_F2R2_FB3_Msk
DECL|CAN_F2R2_FB3_Pos|macro|CAN_F2R2_FB3_Pos
DECL|CAN_F2R2_FB3|macro|CAN_F2R2_FB3
DECL|CAN_F2R2_FB4_Msk|macro|CAN_F2R2_FB4_Msk
DECL|CAN_F2R2_FB4_Pos|macro|CAN_F2R2_FB4_Pos
DECL|CAN_F2R2_FB4|macro|CAN_F2R2_FB4
DECL|CAN_F2R2_FB5_Msk|macro|CAN_F2R2_FB5_Msk
DECL|CAN_F2R2_FB5_Pos|macro|CAN_F2R2_FB5_Pos
DECL|CAN_F2R2_FB5|macro|CAN_F2R2_FB5
DECL|CAN_F2R2_FB6_Msk|macro|CAN_F2R2_FB6_Msk
DECL|CAN_F2R2_FB6_Pos|macro|CAN_F2R2_FB6_Pos
DECL|CAN_F2R2_FB6|macro|CAN_F2R2_FB6
DECL|CAN_F2R2_FB7_Msk|macro|CAN_F2R2_FB7_Msk
DECL|CAN_F2R2_FB7_Pos|macro|CAN_F2R2_FB7_Pos
DECL|CAN_F2R2_FB7|macro|CAN_F2R2_FB7
DECL|CAN_F2R2_FB8_Msk|macro|CAN_F2R2_FB8_Msk
DECL|CAN_F2R2_FB8_Pos|macro|CAN_F2R2_FB8_Pos
DECL|CAN_F2R2_FB8|macro|CAN_F2R2_FB8
DECL|CAN_F2R2_FB9_Msk|macro|CAN_F2R2_FB9_Msk
DECL|CAN_F2R2_FB9_Pos|macro|CAN_F2R2_FB9_Pos
DECL|CAN_F2R2_FB9|macro|CAN_F2R2_FB9
DECL|CAN_F3R1_FB0_Msk|macro|CAN_F3R1_FB0_Msk
DECL|CAN_F3R1_FB0_Pos|macro|CAN_F3R1_FB0_Pos
DECL|CAN_F3R1_FB0|macro|CAN_F3R1_FB0
DECL|CAN_F3R1_FB10_Msk|macro|CAN_F3R1_FB10_Msk
DECL|CAN_F3R1_FB10_Pos|macro|CAN_F3R1_FB10_Pos
DECL|CAN_F3R1_FB10|macro|CAN_F3R1_FB10
DECL|CAN_F3R1_FB11_Msk|macro|CAN_F3R1_FB11_Msk
DECL|CAN_F3R1_FB11_Pos|macro|CAN_F3R1_FB11_Pos
DECL|CAN_F3R1_FB11|macro|CAN_F3R1_FB11
DECL|CAN_F3R1_FB12_Msk|macro|CAN_F3R1_FB12_Msk
DECL|CAN_F3R1_FB12_Pos|macro|CAN_F3R1_FB12_Pos
DECL|CAN_F3R1_FB12|macro|CAN_F3R1_FB12
DECL|CAN_F3R1_FB13_Msk|macro|CAN_F3R1_FB13_Msk
DECL|CAN_F3R1_FB13_Pos|macro|CAN_F3R1_FB13_Pos
DECL|CAN_F3R1_FB13|macro|CAN_F3R1_FB13
DECL|CAN_F3R1_FB14_Msk|macro|CAN_F3R1_FB14_Msk
DECL|CAN_F3R1_FB14_Pos|macro|CAN_F3R1_FB14_Pos
DECL|CAN_F3R1_FB14|macro|CAN_F3R1_FB14
DECL|CAN_F3R1_FB15_Msk|macro|CAN_F3R1_FB15_Msk
DECL|CAN_F3R1_FB15_Pos|macro|CAN_F3R1_FB15_Pos
DECL|CAN_F3R1_FB15|macro|CAN_F3R1_FB15
DECL|CAN_F3R1_FB16_Msk|macro|CAN_F3R1_FB16_Msk
DECL|CAN_F3R1_FB16_Pos|macro|CAN_F3R1_FB16_Pos
DECL|CAN_F3R1_FB16|macro|CAN_F3R1_FB16
DECL|CAN_F3R1_FB17_Msk|macro|CAN_F3R1_FB17_Msk
DECL|CAN_F3R1_FB17_Pos|macro|CAN_F3R1_FB17_Pos
DECL|CAN_F3R1_FB17|macro|CAN_F3R1_FB17
DECL|CAN_F3R1_FB18_Msk|macro|CAN_F3R1_FB18_Msk
DECL|CAN_F3R1_FB18_Pos|macro|CAN_F3R1_FB18_Pos
DECL|CAN_F3R1_FB18|macro|CAN_F3R1_FB18
DECL|CAN_F3R1_FB19_Msk|macro|CAN_F3R1_FB19_Msk
DECL|CAN_F3R1_FB19_Pos|macro|CAN_F3R1_FB19_Pos
DECL|CAN_F3R1_FB19|macro|CAN_F3R1_FB19
DECL|CAN_F3R1_FB1_Msk|macro|CAN_F3R1_FB1_Msk
DECL|CAN_F3R1_FB1_Pos|macro|CAN_F3R1_FB1_Pos
DECL|CAN_F3R1_FB1|macro|CAN_F3R1_FB1
DECL|CAN_F3R1_FB20_Msk|macro|CAN_F3R1_FB20_Msk
DECL|CAN_F3R1_FB20_Pos|macro|CAN_F3R1_FB20_Pos
DECL|CAN_F3R1_FB20|macro|CAN_F3R1_FB20
DECL|CAN_F3R1_FB21_Msk|macro|CAN_F3R1_FB21_Msk
DECL|CAN_F3R1_FB21_Pos|macro|CAN_F3R1_FB21_Pos
DECL|CAN_F3R1_FB21|macro|CAN_F3R1_FB21
DECL|CAN_F3R1_FB22_Msk|macro|CAN_F3R1_FB22_Msk
DECL|CAN_F3R1_FB22_Pos|macro|CAN_F3R1_FB22_Pos
DECL|CAN_F3R1_FB22|macro|CAN_F3R1_FB22
DECL|CAN_F3R1_FB23_Msk|macro|CAN_F3R1_FB23_Msk
DECL|CAN_F3R1_FB23_Pos|macro|CAN_F3R1_FB23_Pos
DECL|CAN_F3R1_FB23|macro|CAN_F3R1_FB23
DECL|CAN_F3R1_FB24_Msk|macro|CAN_F3R1_FB24_Msk
DECL|CAN_F3R1_FB24_Pos|macro|CAN_F3R1_FB24_Pos
DECL|CAN_F3R1_FB24|macro|CAN_F3R1_FB24
DECL|CAN_F3R1_FB25_Msk|macro|CAN_F3R1_FB25_Msk
DECL|CAN_F3R1_FB25_Pos|macro|CAN_F3R1_FB25_Pos
DECL|CAN_F3R1_FB25|macro|CAN_F3R1_FB25
DECL|CAN_F3R1_FB26_Msk|macro|CAN_F3R1_FB26_Msk
DECL|CAN_F3R1_FB26_Pos|macro|CAN_F3R1_FB26_Pos
DECL|CAN_F3R1_FB26|macro|CAN_F3R1_FB26
DECL|CAN_F3R1_FB27_Msk|macro|CAN_F3R1_FB27_Msk
DECL|CAN_F3R1_FB27_Pos|macro|CAN_F3R1_FB27_Pos
DECL|CAN_F3R1_FB27|macro|CAN_F3R1_FB27
DECL|CAN_F3R1_FB28_Msk|macro|CAN_F3R1_FB28_Msk
DECL|CAN_F3R1_FB28_Pos|macro|CAN_F3R1_FB28_Pos
DECL|CAN_F3R1_FB28|macro|CAN_F3R1_FB28
DECL|CAN_F3R1_FB29_Msk|macro|CAN_F3R1_FB29_Msk
DECL|CAN_F3R1_FB29_Pos|macro|CAN_F3R1_FB29_Pos
DECL|CAN_F3R1_FB29|macro|CAN_F3R1_FB29
DECL|CAN_F3R1_FB2_Msk|macro|CAN_F3R1_FB2_Msk
DECL|CAN_F3R1_FB2_Pos|macro|CAN_F3R1_FB2_Pos
DECL|CAN_F3R1_FB2|macro|CAN_F3R1_FB2
DECL|CAN_F3R1_FB30_Msk|macro|CAN_F3R1_FB30_Msk
DECL|CAN_F3R1_FB30_Pos|macro|CAN_F3R1_FB30_Pos
DECL|CAN_F3R1_FB30|macro|CAN_F3R1_FB30
DECL|CAN_F3R1_FB31_Msk|macro|CAN_F3R1_FB31_Msk
DECL|CAN_F3R1_FB31_Pos|macro|CAN_F3R1_FB31_Pos
DECL|CAN_F3R1_FB31|macro|CAN_F3R1_FB31
DECL|CAN_F3R1_FB3_Msk|macro|CAN_F3R1_FB3_Msk
DECL|CAN_F3R1_FB3_Pos|macro|CAN_F3R1_FB3_Pos
DECL|CAN_F3R1_FB3|macro|CAN_F3R1_FB3
DECL|CAN_F3R1_FB4_Msk|macro|CAN_F3R1_FB4_Msk
DECL|CAN_F3R1_FB4_Pos|macro|CAN_F3R1_FB4_Pos
DECL|CAN_F3R1_FB4|macro|CAN_F3R1_FB4
DECL|CAN_F3R1_FB5_Msk|macro|CAN_F3R1_FB5_Msk
DECL|CAN_F3R1_FB5_Pos|macro|CAN_F3R1_FB5_Pos
DECL|CAN_F3R1_FB5|macro|CAN_F3R1_FB5
DECL|CAN_F3R1_FB6_Msk|macro|CAN_F3R1_FB6_Msk
DECL|CAN_F3R1_FB6_Pos|macro|CAN_F3R1_FB6_Pos
DECL|CAN_F3R1_FB6|macro|CAN_F3R1_FB6
DECL|CAN_F3R1_FB7_Msk|macro|CAN_F3R1_FB7_Msk
DECL|CAN_F3R1_FB7_Pos|macro|CAN_F3R1_FB7_Pos
DECL|CAN_F3R1_FB7|macro|CAN_F3R1_FB7
DECL|CAN_F3R1_FB8_Msk|macro|CAN_F3R1_FB8_Msk
DECL|CAN_F3R1_FB8_Pos|macro|CAN_F3R1_FB8_Pos
DECL|CAN_F3R1_FB8|macro|CAN_F3R1_FB8
DECL|CAN_F3R1_FB9_Msk|macro|CAN_F3R1_FB9_Msk
DECL|CAN_F3R1_FB9_Pos|macro|CAN_F3R1_FB9_Pos
DECL|CAN_F3R1_FB9|macro|CAN_F3R1_FB9
DECL|CAN_F3R2_FB0_Msk|macro|CAN_F3R2_FB0_Msk
DECL|CAN_F3R2_FB0_Pos|macro|CAN_F3R2_FB0_Pos
DECL|CAN_F3R2_FB0|macro|CAN_F3R2_FB0
DECL|CAN_F3R2_FB10_Msk|macro|CAN_F3R2_FB10_Msk
DECL|CAN_F3R2_FB10_Pos|macro|CAN_F3R2_FB10_Pos
DECL|CAN_F3R2_FB10|macro|CAN_F3R2_FB10
DECL|CAN_F3R2_FB11_Msk|macro|CAN_F3R2_FB11_Msk
DECL|CAN_F3R2_FB11_Pos|macro|CAN_F3R2_FB11_Pos
DECL|CAN_F3R2_FB11|macro|CAN_F3R2_FB11
DECL|CAN_F3R2_FB12_Msk|macro|CAN_F3R2_FB12_Msk
DECL|CAN_F3R2_FB12_Pos|macro|CAN_F3R2_FB12_Pos
DECL|CAN_F3R2_FB12|macro|CAN_F3R2_FB12
DECL|CAN_F3R2_FB13_Msk|macro|CAN_F3R2_FB13_Msk
DECL|CAN_F3R2_FB13_Pos|macro|CAN_F3R2_FB13_Pos
DECL|CAN_F3R2_FB13|macro|CAN_F3R2_FB13
DECL|CAN_F3R2_FB14_Msk|macro|CAN_F3R2_FB14_Msk
DECL|CAN_F3R2_FB14_Pos|macro|CAN_F3R2_FB14_Pos
DECL|CAN_F3R2_FB14|macro|CAN_F3R2_FB14
DECL|CAN_F3R2_FB15_Msk|macro|CAN_F3R2_FB15_Msk
DECL|CAN_F3R2_FB15_Pos|macro|CAN_F3R2_FB15_Pos
DECL|CAN_F3R2_FB15|macro|CAN_F3R2_FB15
DECL|CAN_F3R2_FB16_Msk|macro|CAN_F3R2_FB16_Msk
DECL|CAN_F3R2_FB16_Pos|macro|CAN_F3R2_FB16_Pos
DECL|CAN_F3R2_FB16|macro|CAN_F3R2_FB16
DECL|CAN_F3R2_FB17_Msk|macro|CAN_F3R2_FB17_Msk
DECL|CAN_F3R2_FB17_Pos|macro|CAN_F3R2_FB17_Pos
DECL|CAN_F3R2_FB17|macro|CAN_F3R2_FB17
DECL|CAN_F3R2_FB18_Msk|macro|CAN_F3R2_FB18_Msk
DECL|CAN_F3R2_FB18_Pos|macro|CAN_F3R2_FB18_Pos
DECL|CAN_F3R2_FB18|macro|CAN_F3R2_FB18
DECL|CAN_F3R2_FB19_Msk|macro|CAN_F3R2_FB19_Msk
DECL|CAN_F3R2_FB19_Pos|macro|CAN_F3R2_FB19_Pos
DECL|CAN_F3R2_FB19|macro|CAN_F3R2_FB19
DECL|CAN_F3R2_FB1_Msk|macro|CAN_F3R2_FB1_Msk
DECL|CAN_F3R2_FB1_Pos|macro|CAN_F3R2_FB1_Pos
DECL|CAN_F3R2_FB1|macro|CAN_F3R2_FB1
DECL|CAN_F3R2_FB20_Msk|macro|CAN_F3R2_FB20_Msk
DECL|CAN_F3R2_FB20_Pos|macro|CAN_F3R2_FB20_Pos
DECL|CAN_F3R2_FB20|macro|CAN_F3R2_FB20
DECL|CAN_F3R2_FB21_Msk|macro|CAN_F3R2_FB21_Msk
DECL|CAN_F3R2_FB21_Pos|macro|CAN_F3R2_FB21_Pos
DECL|CAN_F3R2_FB21|macro|CAN_F3R2_FB21
DECL|CAN_F3R2_FB22_Msk|macro|CAN_F3R2_FB22_Msk
DECL|CAN_F3R2_FB22_Pos|macro|CAN_F3R2_FB22_Pos
DECL|CAN_F3R2_FB22|macro|CAN_F3R2_FB22
DECL|CAN_F3R2_FB23_Msk|macro|CAN_F3R2_FB23_Msk
DECL|CAN_F3R2_FB23_Pos|macro|CAN_F3R2_FB23_Pos
DECL|CAN_F3R2_FB23|macro|CAN_F3R2_FB23
DECL|CAN_F3R2_FB24_Msk|macro|CAN_F3R2_FB24_Msk
DECL|CAN_F3R2_FB24_Pos|macro|CAN_F3R2_FB24_Pos
DECL|CAN_F3R2_FB24|macro|CAN_F3R2_FB24
DECL|CAN_F3R2_FB25_Msk|macro|CAN_F3R2_FB25_Msk
DECL|CAN_F3R2_FB25_Pos|macro|CAN_F3R2_FB25_Pos
DECL|CAN_F3R2_FB25|macro|CAN_F3R2_FB25
DECL|CAN_F3R2_FB26_Msk|macro|CAN_F3R2_FB26_Msk
DECL|CAN_F3R2_FB26_Pos|macro|CAN_F3R2_FB26_Pos
DECL|CAN_F3R2_FB26|macro|CAN_F3R2_FB26
DECL|CAN_F3R2_FB27_Msk|macro|CAN_F3R2_FB27_Msk
DECL|CAN_F3R2_FB27_Pos|macro|CAN_F3R2_FB27_Pos
DECL|CAN_F3R2_FB27|macro|CAN_F3R2_FB27
DECL|CAN_F3R2_FB28_Msk|macro|CAN_F3R2_FB28_Msk
DECL|CAN_F3R2_FB28_Pos|macro|CAN_F3R2_FB28_Pos
DECL|CAN_F3R2_FB28|macro|CAN_F3R2_FB28
DECL|CAN_F3R2_FB29_Msk|macro|CAN_F3R2_FB29_Msk
DECL|CAN_F3R2_FB29_Pos|macro|CAN_F3R2_FB29_Pos
DECL|CAN_F3R2_FB29|macro|CAN_F3R2_FB29
DECL|CAN_F3R2_FB2_Msk|macro|CAN_F3R2_FB2_Msk
DECL|CAN_F3R2_FB2_Pos|macro|CAN_F3R2_FB2_Pos
DECL|CAN_F3R2_FB2|macro|CAN_F3R2_FB2
DECL|CAN_F3R2_FB30_Msk|macro|CAN_F3R2_FB30_Msk
DECL|CAN_F3R2_FB30_Pos|macro|CAN_F3R2_FB30_Pos
DECL|CAN_F3R2_FB30|macro|CAN_F3R2_FB30
DECL|CAN_F3R2_FB31_Msk|macro|CAN_F3R2_FB31_Msk
DECL|CAN_F3R2_FB31_Pos|macro|CAN_F3R2_FB31_Pos
DECL|CAN_F3R2_FB31|macro|CAN_F3R2_FB31
DECL|CAN_F3R2_FB3_Msk|macro|CAN_F3R2_FB3_Msk
DECL|CAN_F3R2_FB3_Pos|macro|CAN_F3R2_FB3_Pos
DECL|CAN_F3R2_FB3|macro|CAN_F3R2_FB3
DECL|CAN_F3R2_FB4_Msk|macro|CAN_F3R2_FB4_Msk
DECL|CAN_F3R2_FB4_Pos|macro|CAN_F3R2_FB4_Pos
DECL|CAN_F3R2_FB4|macro|CAN_F3R2_FB4
DECL|CAN_F3R2_FB5_Msk|macro|CAN_F3R2_FB5_Msk
DECL|CAN_F3R2_FB5_Pos|macro|CAN_F3R2_FB5_Pos
DECL|CAN_F3R2_FB5|macro|CAN_F3R2_FB5
DECL|CAN_F3R2_FB6_Msk|macro|CAN_F3R2_FB6_Msk
DECL|CAN_F3R2_FB6_Pos|macro|CAN_F3R2_FB6_Pos
DECL|CAN_F3R2_FB6|macro|CAN_F3R2_FB6
DECL|CAN_F3R2_FB7_Msk|macro|CAN_F3R2_FB7_Msk
DECL|CAN_F3R2_FB7_Pos|macro|CAN_F3R2_FB7_Pos
DECL|CAN_F3R2_FB7|macro|CAN_F3R2_FB7
DECL|CAN_F3R2_FB8_Msk|macro|CAN_F3R2_FB8_Msk
DECL|CAN_F3R2_FB8_Pos|macro|CAN_F3R2_FB8_Pos
DECL|CAN_F3R2_FB8|macro|CAN_F3R2_FB8
DECL|CAN_F3R2_FB9_Msk|macro|CAN_F3R2_FB9_Msk
DECL|CAN_F3R2_FB9_Pos|macro|CAN_F3R2_FB9_Pos
DECL|CAN_F3R2_FB9|macro|CAN_F3R2_FB9
DECL|CAN_F4R1_FB0_Msk|macro|CAN_F4R1_FB0_Msk
DECL|CAN_F4R1_FB0_Pos|macro|CAN_F4R1_FB0_Pos
DECL|CAN_F4R1_FB0|macro|CAN_F4R1_FB0
DECL|CAN_F4R1_FB10_Msk|macro|CAN_F4R1_FB10_Msk
DECL|CAN_F4R1_FB10_Pos|macro|CAN_F4R1_FB10_Pos
DECL|CAN_F4R1_FB10|macro|CAN_F4R1_FB10
DECL|CAN_F4R1_FB11_Msk|macro|CAN_F4R1_FB11_Msk
DECL|CAN_F4R1_FB11_Pos|macro|CAN_F4R1_FB11_Pos
DECL|CAN_F4R1_FB11|macro|CAN_F4R1_FB11
DECL|CAN_F4R1_FB12_Msk|macro|CAN_F4R1_FB12_Msk
DECL|CAN_F4R1_FB12_Pos|macro|CAN_F4R1_FB12_Pos
DECL|CAN_F4R1_FB12|macro|CAN_F4R1_FB12
DECL|CAN_F4R1_FB13_Msk|macro|CAN_F4R1_FB13_Msk
DECL|CAN_F4R1_FB13_Pos|macro|CAN_F4R1_FB13_Pos
DECL|CAN_F4R1_FB13|macro|CAN_F4R1_FB13
DECL|CAN_F4R1_FB14_Msk|macro|CAN_F4R1_FB14_Msk
DECL|CAN_F4R1_FB14_Pos|macro|CAN_F4R1_FB14_Pos
DECL|CAN_F4R1_FB14|macro|CAN_F4R1_FB14
DECL|CAN_F4R1_FB15_Msk|macro|CAN_F4R1_FB15_Msk
DECL|CAN_F4R1_FB15_Pos|macro|CAN_F4R1_FB15_Pos
DECL|CAN_F4R1_FB15|macro|CAN_F4R1_FB15
DECL|CAN_F4R1_FB16_Msk|macro|CAN_F4R1_FB16_Msk
DECL|CAN_F4R1_FB16_Pos|macro|CAN_F4R1_FB16_Pos
DECL|CAN_F4R1_FB16|macro|CAN_F4R1_FB16
DECL|CAN_F4R1_FB17_Msk|macro|CAN_F4R1_FB17_Msk
DECL|CAN_F4R1_FB17_Pos|macro|CAN_F4R1_FB17_Pos
DECL|CAN_F4R1_FB17|macro|CAN_F4R1_FB17
DECL|CAN_F4R1_FB18_Msk|macro|CAN_F4R1_FB18_Msk
DECL|CAN_F4R1_FB18_Pos|macro|CAN_F4R1_FB18_Pos
DECL|CAN_F4R1_FB18|macro|CAN_F4R1_FB18
DECL|CAN_F4R1_FB19_Msk|macro|CAN_F4R1_FB19_Msk
DECL|CAN_F4R1_FB19_Pos|macro|CAN_F4R1_FB19_Pos
DECL|CAN_F4R1_FB19|macro|CAN_F4R1_FB19
DECL|CAN_F4R1_FB1_Msk|macro|CAN_F4R1_FB1_Msk
DECL|CAN_F4R1_FB1_Pos|macro|CAN_F4R1_FB1_Pos
DECL|CAN_F4R1_FB1|macro|CAN_F4R1_FB1
DECL|CAN_F4R1_FB20_Msk|macro|CAN_F4R1_FB20_Msk
DECL|CAN_F4R1_FB20_Pos|macro|CAN_F4R1_FB20_Pos
DECL|CAN_F4R1_FB20|macro|CAN_F4R1_FB20
DECL|CAN_F4R1_FB21_Msk|macro|CAN_F4R1_FB21_Msk
DECL|CAN_F4R1_FB21_Pos|macro|CAN_F4R1_FB21_Pos
DECL|CAN_F4R1_FB21|macro|CAN_F4R1_FB21
DECL|CAN_F4R1_FB22_Msk|macro|CAN_F4R1_FB22_Msk
DECL|CAN_F4R1_FB22_Pos|macro|CAN_F4R1_FB22_Pos
DECL|CAN_F4R1_FB22|macro|CAN_F4R1_FB22
DECL|CAN_F4R1_FB23_Msk|macro|CAN_F4R1_FB23_Msk
DECL|CAN_F4R1_FB23_Pos|macro|CAN_F4R1_FB23_Pos
DECL|CAN_F4R1_FB23|macro|CAN_F4R1_FB23
DECL|CAN_F4R1_FB24_Msk|macro|CAN_F4R1_FB24_Msk
DECL|CAN_F4R1_FB24_Pos|macro|CAN_F4R1_FB24_Pos
DECL|CAN_F4R1_FB24|macro|CAN_F4R1_FB24
DECL|CAN_F4R1_FB25_Msk|macro|CAN_F4R1_FB25_Msk
DECL|CAN_F4R1_FB25_Pos|macro|CAN_F4R1_FB25_Pos
DECL|CAN_F4R1_FB25|macro|CAN_F4R1_FB25
DECL|CAN_F4R1_FB26_Msk|macro|CAN_F4R1_FB26_Msk
DECL|CAN_F4R1_FB26_Pos|macro|CAN_F4R1_FB26_Pos
DECL|CAN_F4R1_FB26|macro|CAN_F4R1_FB26
DECL|CAN_F4R1_FB27_Msk|macro|CAN_F4R1_FB27_Msk
DECL|CAN_F4R1_FB27_Pos|macro|CAN_F4R1_FB27_Pos
DECL|CAN_F4R1_FB27|macro|CAN_F4R1_FB27
DECL|CAN_F4R1_FB28_Msk|macro|CAN_F4R1_FB28_Msk
DECL|CAN_F4R1_FB28_Pos|macro|CAN_F4R1_FB28_Pos
DECL|CAN_F4R1_FB28|macro|CAN_F4R1_FB28
DECL|CAN_F4R1_FB29_Msk|macro|CAN_F4R1_FB29_Msk
DECL|CAN_F4R1_FB29_Pos|macro|CAN_F4R1_FB29_Pos
DECL|CAN_F4R1_FB29|macro|CAN_F4R1_FB29
DECL|CAN_F4R1_FB2_Msk|macro|CAN_F4R1_FB2_Msk
DECL|CAN_F4R1_FB2_Pos|macro|CAN_F4R1_FB2_Pos
DECL|CAN_F4R1_FB2|macro|CAN_F4R1_FB2
DECL|CAN_F4R1_FB30_Msk|macro|CAN_F4R1_FB30_Msk
DECL|CAN_F4R1_FB30_Pos|macro|CAN_F4R1_FB30_Pos
DECL|CAN_F4R1_FB30|macro|CAN_F4R1_FB30
DECL|CAN_F4R1_FB31_Msk|macro|CAN_F4R1_FB31_Msk
DECL|CAN_F4R1_FB31_Pos|macro|CAN_F4R1_FB31_Pos
DECL|CAN_F4R1_FB31|macro|CAN_F4R1_FB31
DECL|CAN_F4R1_FB3_Msk|macro|CAN_F4R1_FB3_Msk
DECL|CAN_F4R1_FB3_Pos|macro|CAN_F4R1_FB3_Pos
DECL|CAN_F4R1_FB3|macro|CAN_F4R1_FB3
DECL|CAN_F4R1_FB4_Msk|macro|CAN_F4R1_FB4_Msk
DECL|CAN_F4R1_FB4_Pos|macro|CAN_F4R1_FB4_Pos
DECL|CAN_F4R1_FB4|macro|CAN_F4R1_FB4
DECL|CAN_F4R1_FB5_Msk|macro|CAN_F4R1_FB5_Msk
DECL|CAN_F4R1_FB5_Pos|macro|CAN_F4R1_FB5_Pos
DECL|CAN_F4R1_FB5|macro|CAN_F4R1_FB5
DECL|CAN_F4R1_FB6_Msk|macro|CAN_F4R1_FB6_Msk
DECL|CAN_F4R1_FB6_Pos|macro|CAN_F4R1_FB6_Pos
DECL|CAN_F4R1_FB6|macro|CAN_F4R1_FB6
DECL|CAN_F4R1_FB7_Msk|macro|CAN_F4R1_FB7_Msk
DECL|CAN_F4R1_FB7_Pos|macro|CAN_F4R1_FB7_Pos
DECL|CAN_F4R1_FB7|macro|CAN_F4R1_FB7
DECL|CAN_F4R1_FB8_Msk|macro|CAN_F4R1_FB8_Msk
DECL|CAN_F4R1_FB8_Pos|macro|CAN_F4R1_FB8_Pos
DECL|CAN_F4R1_FB8|macro|CAN_F4R1_FB8
DECL|CAN_F4R1_FB9_Msk|macro|CAN_F4R1_FB9_Msk
DECL|CAN_F4R1_FB9_Pos|macro|CAN_F4R1_FB9_Pos
DECL|CAN_F4R1_FB9|macro|CAN_F4R1_FB9
DECL|CAN_F4R2_FB0_Msk|macro|CAN_F4R2_FB0_Msk
DECL|CAN_F4R2_FB0_Pos|macro|CAN_F4R2_FB0_Pos
DECL|CAN_F4R2_FB0|macro|CAN_F4R2_FB0
DECL|CAN_F4R2_FB10_Msk|macro|CAN_F4R2_FB10_Msk
DECL|CAN_F4R2_FB10_Pos|macro|CAN_F4R2_FB10_Pos
DECL|CAN_F4R2_FB10|macro|CAN_F4R2_FB10
DECL|CAN_F4R2_FB11_Msk|macro|CAN_F4R2_FB11_Msk
DECL|CAN_F4R2_FB11_Pos|macro|CAN_F4R2_FB11_Pos
DECL|CAN_F4R2_FB11|macro|CAN_F4R2_FB11
DECL|CAN_F4R2_FB12_Msk|macro|CAN_F4R2_FB12_Msk
DECL|CAN_F4R2_FB12_Pos|macro|CAN_F4R2_FB12_Pos
DECL|CAN_F4R2_FB12|macro|CAN_F4R2_FB12
DECL|CAN_F4R2_FB13_Msk|macro|CAN_F4R2_FB13_Msk
DECL|CAN_F4R2_FB13_Pos|macro|CAN_F4R2_FB13_Pos
DECL|CAN_F4R2_FB13|macro|CAN_F4R2_FB13
DECL|CAN_F4R2_FB14_Msk|macro|CAN_F4R2_FB14_Msk
DECL|CAN_F4R2_FB14_Pos|macro|CAN_F4R2_FB14_Pos
DECL|CAN_F4R2_FB14|macro|CAN_F4R2_FB14
DECL|CAN_F4R2_FB15_Msk|macro|CAN_F4R2_FB15_Msk
DECL|CAN_F4R2_FB15_Pos|macro|CAN_F4R2_FB15_Pos
DECL|CAN_F4R2_FB15|macro|CAN_F4R2_FB15
DECL|CAN_F4R2_FB16_Msk|macro|CAN_F4R2_FB16_Msk
DECL|CAN_F4R2_FB16_Pos|macro|CAN_F4R2_FB16_Pos
DECL|CAN_F4R2_FB16|macro|CAN_F4R2_FB16
DECL|CAN_F4R2_FB17_Msk|macro|CAN_F4R2_FB17_Msk
DECL|CAN_F4R2_FB17_Pos|macro|CAN_F4R2_FB17_Pos
DECL|CAN_F4R2_FB17|macro|CAN_F4R2_FB17
DECL|CAN_F4R2_FB18_Msk|macro|CAN_F4R2_FB18_Msk
DECL|CAN_F4R2_FB18_Pos|macro|CAN_F4R2_FB18_Pos
DECL|CAN_F4R2_FB18|macro|CAN_F4R2_FB18
DECL|CAN_F4R2_FB19_Msk|macro|CAN_F4R2_FB19_Msk
DECL|CAN_F4R2_FB19_Pos|macro|CAN_F4R2_FB19_Pos
DECL|CAN_F4R2_FB19|macro|CAN_F4R2_FB19
DECL|CAN_F4R2_FB1_Msk|macro|CAN_F4R2_FB1_Msk
DECL|CAN_F4R2_FB1_Pos|macro|CAN_F4R2_FB1_Pos
DECL|CAN_F4R2_FB1|macro|CAN_F4R2_FB1
DECL|CAN_F4R2_FB20_Msk|macro|CAN_F4R2_FB20_Msk
DECL|CAN_F4R2_FB20_Pos|macro|CAN_F4R2_FB20_Pos
DECL|CAN_F4R2_FB20|macro|CAN_F4R2_FB20
DECL|CAN_F4R2_FB21_Msk|macro|CAN_F4R2_FB21_Msk
DECL|CAN_F4R2_FB21_Pos|macro|CAN_F4R2_FB21_Pos
DECL|CAN_F4R2_FB21|macro|CAN_F4R2_FB21
DECL|CAN_F4R2_FB22_Msk|macro|CAN_F4R2_FB22_Msk
DECL|CAN_F4R2_FB22_Pos|macro|CAN_F4R2_FB22_Pos
DECL|CAN_F4R2_FB22|macro|CAN_F4R2_FB22
DECL|CAN_F4R2_FB23_Msk|macro|CAN_F4R2_FB23_Msk
DECL|CAN_F4R2_FB23_Pos|macro|CAN_F4R2_FB23_Pos
DECL|CAN_F4R2_FB23|macro|CAN_F4R2_FB23
DECL|CAN_F4R2_FB24_Msk|macro|CAN_F4R2_FB24_Msk
DECL|CAN_F4R2_FB24_Pos|macro|CAN_F4R2_FB24_Pos
DECL|CAN_F4R2_FB24|macro|CAN_F4R2_FB24
DECL|CAN_F4R2_FB25_Msk|macro|CAN_F4R2_FB25_Msk
DECL|CAN_F4R2_FB25_Pos|macro|CAN_F4R2_FB25_Pos
DECL|CAN_F4R2_FB25|macro|CAN_F4R2_FB25
DECL|CAN_F4R2_FB26_Msk|macro|CAN_F4R2_FB26_Msk
DECL|CAN_F4R2_FB26_Pos|macro|CAN_F4R2_FB26_Pos
DECL|CAN_F4R2_FB26|macro|CAN_F4R2_FB26
DECL|CAN_F4R2_FB27_Msk|macro|CAN_F4R2_FB27_Msk
DECL|CAN_F4R2_FB27_Pos|macro|CAN_F4R2_FB27_Pos
DECL|CAN_F4R2_FB27|macro|CAN_F4R2_FB27
DECL|CAN_F4R2_FB28_Msk|macro|CAN_F4R2_FB28_Msk
DECL|CAN_F4R2_FB28_Pos|macro|CAN_F4R2_FB28_Pos
DECL|CAN_F4R2_FB28|macro|CAN_F4R2_FB28
DECL|CAN_F4R2_FB29_Msk|macro|CAN_F4R2_FB29_Msk
DECL|CAN_F4R2_FB29_Pos|macro|CAN_F4R2_FB29_Pos
DECL|CAN_F4R2_FB29|macro|CAN_F4R2_FB29
DECL|CAN_F4R2_FB2_Msk|macro|CAN_F4R2_FB2_Msk
DECL|CAN_F4R2_FB2_Pos|macro|CAN_F4R2_FB2_Pos
DECL|CAN_F4R2_FB2|macro|CAN_F4R2_FB2
DECL|CAN_F4R2_FB30_Msk|macro|CAN_F4R2_FB30_Msk
DECL|CAN_F4R2_FB30_Pos|macro|CAN_F4R2_FB30_Pos
DECL|CAN_F4R2_FB30|macro|CAN_F4R2_FB30
DECL|CAN_F4R2_FB31_Msk|macro|CAN_F4R2_FB31_Msk
DECL|CAN_F4R2_FB31_Pos|macro|CAN_F4R2_FB31_Pos
DECL|CAN_F4R2_FB31|macro|CAN_F4R2_FB31
DECL|CAN_F4R2_FB3_Msk|macro|CAN_F4R2_FB3_Msk
DECL|CAN_F4R2_FB3_Pos|macro|CAN_F4R2_FB3_Pos
DECL|CAN_F4R2_FB3|macro|CAN_F4R2_FB3
DECL|CAN_F4R2_FB4_Msk|macro|CAN_F4R2_FB4_Msk
DECL|CAN_F4R2_FB4_Pos|macro|CAN_F4R2_FB4_Pos
DECL|CAN_F4R2_FB4|macro|CAN_F4R2_FB4
DECL|CAN_F4R2_FB5_Msk|macro|CAN_F4R2_FB5_Msk
DECL|CAN_F4R2_FB5_Pos|macro|CAN_F4R2_FB5_Pos
DECL|CAN_F4R2_FB5|macro|CAN_F4R2_FB5
DECL|CAN_F4R2_FB6_Msk|macro|CAN_F4R2_FB6_Msk
DECL|CAN_F4R2_FB6_Pos|macro|CAN_F4R2_FB6_Pos
DECL|CAN_F4R2_FB6|macro|CAN_F4R2_FB6
DECL|CAN_F4R2_FB7_Msk|macro|CAN_F4R2_FB7_Msk
DECL|CAN_F4R2_FB7_Pos|macro|CAN_F4R2_FB7_Pos
DECL|CAN_F4R2_FB7|macro|CAN_F4R2_FB7
DECL|CAN_F4R2_FB8_Msk|macro|CAN_F4R2_FB8_Msk
DECL|CAN_F4R2_FB8_Pos|macro|CAN_F4R2_FB8_Pos
DECL|CAN_F4R2_FB8|macro|CAN_F4R2_FB8
DECL|CAN_F4R2_FB9_Msk|macro|CAN_F4R2_FB9_Msk
DECL|CAN_F4R2_FB9_Pos|macro|CAN_F4R2_FB9_Pos
DECL|CAN_F4R2_FB9|macro|CAN_F4R2_FB9
DECL|CAN_F5R1_FB0_Msk|macro|CAN_F5R1_FB0_Msk
DECL|CAN_F5R1_FB0_Pos|macro|CAN_F5R1_FB0_Pos
DECL|CAN_F5R1_FB0|macro|CAN_F5R1_FB0
DECL|CAN_F5R1_FB10_Msk|macro|CAN_F5R1_FB10_Msk
DECL|CAN_F5R1_FB10_Pos|macro|CAN_F5R1_FB10_Pos
DECL|CAN_F5R1_FB10|macro|CAN_F5R1_FB10
DECL|CAN_F5R1_FB11_Msk|macro|CAN_F5R1_FB11_Msk
DECL|CAN_F5R1_FB11_Pos|macro|CAN_F5R1_FB11_Pos
DECL|CAN_F5R1_FB11|macro|CAN_F5R1_FB11
DECL|CAN_F5R1_FB12_Msk|macro|CAN_F5R1_FB12_Msk
DECL|CAN_F5R1_FB12_Pos|macro|CAN_F5R1_FB12_Pos
DECL|CAN_F5R1_FB12|macro|CAN_F5R1_FB12
DECL|CAN_F5R1_FB13_Msk|macro|CAN_F5R1_FB13_Msk
DECL|CAN_F5R1_FB13_Pos|macro|CAN_F5R1_FB13_Pos
DECL|CAN_F5R1_FB13|macro|CAN_F5R1_FB13
DECL|CAN_F5R1_FB14_Msk|macro|CAN_F5R1_FB14_Msk
DECL|CAN_F5R1_FB14_Pos|macro|CAN_F5R1_FB14_Pos
DECL|CAN_F5R1_FB14|macro|CAN_F5R1_FB14
DECL|CAN_F5R1_FB15_Msk|macro|CAN_F5R1_FB15_Msk
DECL|CAN_F5R1_FB15_Pos|macro|CAN_F5R1_FB15_Pos
DECL|CAN_F5R1_FB15|macro|CAN_F5R1_FB15
DECL|CAN_F5R1_FB16_Msk|macro|CAN_F5R1_FB16_Msk
DECL|CAN_F5R1_FB16_Pos|macro|CAN_F5R1_FB16_Pos
DECL|CAN_F5R1_FB16|macro|CAN_F5R1_FB16
DECL|CAN_F5R1_FB17_Msk|macro|CAN_F5R1_FB17_Msk
DECL|CAN_F5R1_FB17_Pos|macro|CAN_F5R1_FB17_Pos
DECL|CAN_F5R1_FB17|macro|CAN_F5R1_FB17
DECL|CAN_F5R1_FB18_Msk|macro|CAN_F5R1_FB18_Msk
DECL|CAN_F5R1_FB18_Pos|macro|CAN_F5R1_FB18_Pos
DECL|CAN_F5R1_FB18|macro|CAN_F5R1_FB18
DECL|CAN_F5R1_FB19_Msk|macro|CAN_F5R1_FB19_Msk
DECL|CAN_F5R1_FB19_Pos|macro|CAN_F5R1_FB19_Pos
DECL|CAN_F5R1_FB19|macro|CAN_F5R1_FB19
DECL|CAN_F5R1_FB1_Msk|macro|CAN_F5R1_FB1_Msk
DECL|CAN_F5R1_FB1_Pos|macro|CAN_F5R1_FB1_Pos
DECL|CAN_F5R1_FB1|macro|CAN_F5R1_FB1
DECL|CAN_F5R1_FB20_Msk|macro|CAN_F5R1_FB20_Msk
DECL|CAN_F5R1_FB20_Pos|macro|CAN_F5R1_FB20_Pos
DECL|CAN_F5R1_FB20|macro|CAN_F5R1_FB20
DECL|CAN_F5R1_FB21_Msk|macro|CAN_F5R1_FB21_Msk
DECL|CAN_F5R1_FB21_Pos|macro|CAN_F5R1_FB21_Pos
DECL|CAN_F5R1_FB21|macro|CAN_F5R1_FB21
DECL|CAN_F5R1_FB22_Msk|macro|CAN_F5R1_FB22_Msk
DECL|CAN_F5R1_FB22_Pos|macro|CAN_F5R1_FB22_Pos
DECL|CAN_F5R1_FB22|macro|CAN_F5R1_FB22
DECL|CAN_F5R1_FB23_Msk|macro|CAN_F5R1_FB23_Msk
DECL|CAN_F5R1_FB23_Pos|macro|CAN_F5R1_FB23_Pos
DECL|CAN_F5R1_FB23|macro|CAN_F5R1_FB23
DECL|CAN_F5R1_FB24_Msk|macro|CAN_F5R1_FB24_Msk
DECL|CAN_F5R1_FB24_Pos|macro|CAN_F5R1_FB24_Pos
DECL|CAN_F5R1_FB24|macro|CAN_F5R1_FB24
DECL|CAN_F5R1_FB25_Msk|macro|CAN_F5R1_FB25_Msk
DECL|CAN_F5R1_FB25_Pos|macro|CAN_F5R1_FB25_Pos
DECL|CAN_F5R1_FB25|macro|CAN_F5R1_FB25
DECL|CAN_F5R1_FB26_Msk|macro|CAN_F5R1_FB26_Msk
DECL|CAN_F5R1_FB26_Pos|macro|CAN_F5R1_FB26_Pos
DECL|CAN_F5R1_FB26|macro|CAN_F5R1_FB26
DECL|CAN_F5R1_FB27_Msk|macro|CAN_F5R1_FB27_Msk
DECL|CAN_F5R1_FB27_Pos|macro|CAN_F5R1_FB27_Pos
DECL|CAN_F5R1_FB27|macro|CAN_F5R1_FB27
DECL|CAN_F5R1_FB28_Msk|macro|CAN_F5R1_FB28_Msk
DECL|CAN_F5R1_FB28_Pos|macro|CAN_F5R1_FB28_Pos
DECL|CAN_F5R1_FB28|macro|CAN_F5R1_FB28
DECL|CAN_F5R1_FB29_Msk|macro|CAN_F5R1_FB29_Msk
DECL|CAN_F5R1_FB29_Pos|macro|CAN_F5R1_FB29_Pos
DECL|CAN_F5R1_FB29|macro|CAN_F5R1_FB29
DECL|CAN_F5R1_FB2_Msk|macro|CAN_F5R1_FB2_Msk
DECL|CAN_F5R1_FB2_Pos|macro|CAN_F5R1_FB2_Pos
DECL|CAN_F5R1_FB2|macro|CAN_F5R1_FB2
DECL|CAN_F5R1_FB30_Msk|macro|CAN_F5R1_FB30_Msk
DECL|CAN_F5R1_FB30_Pos|macro|CAN_F5R1_FB30_Pos
DECL|CAN_F5R1_FB30|macro|CAN_F5R1_FB30
DECL|CAN_F5R1_FB31_Msk|macro|CAN_F5R1_FB31_Msk
DECL|CAN_F5R1_FB31_Pos|macro|CAN_F5R1_FB31_Pos
DECL|CAN_F5R1_FB31|macro|CAN_F5R1_FB31
DECL|CAN_F5R1_FB3_Msk|macro|CAN_F5R1_FB3_Msk
DECL|CAN_F5R1_FB3_Pos|macro|CAN_F5R1_FB3_Pos
DECL|CAN_F5R1_FB3|macro|CAN_F5R1_FB3
DECL|CAN_F5R1_FB4_Msk|macro|CAN_F5R1_FB4_Msk
DECL|CAN_F5R1_FB4_Pos|macro|CAN_F5R1_FB4_Pos
DECL|CAN_F5R1_FB4|macro|CAN_F5R1_FB4
DECL|CAN_F5R1_FB5_Msk|macro|CAN_F5R1_FB5_Msk
DECL|CAN_F5R1_FB5_Pos|macro|CAN_F5R1_FB5_Pos
DECL|CAN_F5R1_FB5|macro|CAN_F5R1_FB5
DECL|CAN_F5R1_FB6_Msk|macro|CAN_F5R1_FB6_Msk
DECL|CAN_F5R1_FB6_Pos|macro|CAN_F5R1_FB6_Pos
DECL|CAN_F5R1_FB6|macro|CAN_F5R1_FB6
DECL|CAN_F5R1_FB7_Msk|macro|CAN_F5R1_FB7_Msk
DECL|CAN_F5R1_FB7_Pos|macro|CAN_F5R1_FB7_Pos
DECL|CAN_F5R1_FB7|macro|CAN_F5R1_FB7
DECL|CAN_F5R1_FB8_Msk|macro|CAN_F5R1_FB8_Msk
DECL|CAN_F5R1_FB8_Pos|macro|CAN_F5R1_FB8_Pos
DECL|CAN_F5R1_FB8|macro|CAN_F5R1_FB8
DECL|CAN_F5R1_FB9_Msk|macro|CAN_F5R1_FB9_Msk
DECL|CAN_F5R1_FB9_Pos|macro|CAN_F5R1_FB9_Pos
DECL|CAN_F5R1_FB9|macro|CAN_F5R1_FB9
DECL|CAN_F5R2_FB0_Msk|macro|CAN_F5R2_FB0_Msk
DECL|CAN_F5R2_FB0_Pos|macro|CAN_F5R2_FB0_Pos
DECL|CAN_F5R2_FB0|macro|CAN_F5R2_FB0
DECL|CAN_F5R2_FB10_Msk|macro|CAN_F5R2_FB10_Msk
DECL|CAN_F5R2_FB10_Pos|macro|CAN_F5R2_FB10_Pos
DECL|CAN_F5R2_FB10|macro|CAN_F5R2_FB10
DECL|CAN_F5R2_FB11_Msk|macro|CAN_F5R2_FB11_Msk
DECL|CAN_F5R2_FB11_Pos|macro|CAN_F5R2_FB11_Pos
DECL|CAN_F5R2_FB11|macro|CAN_F5R2_FB11
DECL|CAN_F5R2_FB12_Msk|macro|CAN_F5R2_FB12_Msk
DECL|CAN_F5R2_FB12_Pos|macro|CAN_F5R2_FB12_Pos
DECL|CAN_F5R2_FB12|macro|CAN_F5R2_FB12
DECL|CAN_F5R2_FB13_Msk|macro|CAN_F5R2_FB13_Msk
DECL|CAN_F5R2_FB13_Pos|macro|CAN_F5R2_FB13_Pos
DECL|CAN_F5R2_FB13|macro|CAN_F5R2_FB13
DECL|CAN_F5R2_FB14_Msk|macro|CAN_F5R2_FB14_Msk
DECL|CAN_F5R2_FB14_Pos|macro|CAN_F5R2_FB14_Pos
DECL|CAN_F5R2_FB14|macro|CAN_F5R2_FB14
DECL|CAN_F5R2_FB15_Msk|macro|CAN_F5R2_FB15_Msk
DECL|CAN_F5R2_FB15_Pos|macro|CAN_F5R2_FB15_Pos
DECL|CAN_F5R2_FB15|macro|CAN_F5R2_FB15
DECL|CAN_F5R2_FB16_Msk|macro|CAN_F5R2_FB16_Msk
DECL|CAN_F5R2_FB16_Pos|macro|CAN_F5R2_FB16_Pos
DECL|CAN_F5R2_FB16|macro|CAN_F5R2_FB16
DECL|CAN_F5R2_FB17_Msk|macro|CAN_F5R2_FB17_Msk
DECL|CAN_F5R2_FB17_Pos|macro|CAN_F5R2_FB17_Pos
DECL|CAN_F5R2_FB17|macro|CAN_F5R2_FB17
DECL|CAN_F5R2_FB18_Msk|macro|CAN_F5R2_FB18_Msk
DECL|CAN_F5R2_FB18_Pos|macro|CAN_F5R2_FB18_Pos
DECL|CAN_F5R2_FB18|macro|CAN_F5R2_FB18
DECL|CAN_F5R2_FB19_Msk|macro|CAN_F5R2_FB19_Msk
DECL|CAN_F5R2_FB19_Pos|macro|CAN_F5R2_FB19_Pos
DECL|CAN_F5R2_FB19|macro|CAN_F5R2_FB19
DECL|CAN_F5R2_FB1_Msk|macro|CAN_F5R2_FB1_Msk
DECL|CAN_F5R2_FB1_Pos|macro|CAN_F5R2_FB1_Pos
DECL|CAN_F5R2_FB1|macro|CAN_F5R2_FB1
DECL|CAN_F5R2_FB20_Msk|macro|CAN_F5R2_FB20_Msk
DECL|CAN_F5R2_FB20_Pos|macro|CAN_F5R2_FB20_Pos
DECL|CAN_F5R2_FB20|macro|CAN_F5R2_FB20
DECL|CAN_F5R2_FB21_Msk|macro|CAN_F5R2_FB21_Msk
DECL|CAN_F5R2_FB21_Pos|macro|CAN_F5R2_FB21_Pos
DECL|CAN_F5R2_FB21|macro|CAN_F5R2_FB21
DECL|CAN_F5R2_FB22_Msk|macro|CAN_F5R2_FB22_Msk
DECL|CAN_F5R2_FB22_Pos|macro|CAN_F5R2_FB22_Pos
DECL|CAN_F5R2_FB22|macro|CAN_F5R2_FB22
DECL|CAN_F5R2_FB23_Msk|macro|CAN_F5R2_FB23_Msk
DECL|CAN_F5R2_FB23_Pos|macro|CAN_F5R2_FB23_Pos
DECL|CAN_F5R2_FB23|macro|CAN_F5R2_FB23
DECL|CAN_F5R2_FB24_Msk|macro|CAN_F5R2_FB24_Msk
DECL|CAN_F5R2_FB24_Pos|macro|CAN_F5R2_FB24_Pos
DECL|CAN_F5R2_FB24|macro|CAN_F5R2_FB24
DECL|CAN_F5R2_FB25_Msk|macro|CAN_F5R2_FB25_Msk
DECL|CAN_F5R2_FB25_Pos|macro|CAN_F5R2_FB25_Pos
DECL|CAN_F5R2_FB25|macro|CAN_F5R2_FB25
DECL|CAN_F5R2_FB26_Msk|macro|CAN_F5R2_FB26_Msk
DECL|CAN_F5R2_FB26_Pos|macro|CAN_F5R2_FB26_Pos
DECL|CAN_F5R2_FB26|macro|CAN_F5R2_FB26
DECL|CAN_F5R2_FB27_Msk|macro|CAN_F5R2_FB27_Msk
DECL|CAN_F5R2_FB27_Pos|macro|CAN_F5R2_FB27_Pos
DECL|CAN_F5R2_FB27|macro|CAN_F5R2_FB27
DECL|CAN_F5R2_FB28_Msk|macro|CAN_F5R2_FB28_Msk
DECL|CAN_F5R2_FB28_Pos|macro|CAN_F5R2_FB28_Pos
DECL|CAN_F5R2_FB28|macro|CAN_F5R2_FB28
DECL|CAN_F5R2_FB29_Msk|macro|CAN_F5R2_FB29_Msk
DECL|CAN_F5R2_FB29_Pos|macro|CAN_F5R2_FB29_Pos
DECL|CAN_F5R2_FB29|macro|CAN_F5R2_FB29
DECL|CAN_F5R2_FB2_Msk|macro|CAN_F5R2_FB2_Msk
DECL|CAN_F5R2_FB2_Pos|macro|CAN_F5R2_FB2_Pos
DECL|CAN_F5R2_FB2|macro|CAN_F5R2_FB2
DECL|CAN_F5R2_FB30_Msk|macro|CAN_F5R2_FB30_Msk
DECL|CAN_F5R2_FB30_Pos|macro|CAN_F5R2_FB30_Pos
DECL|CAN_F5R2_FB30|macro|CAN_F5R2_FB30
DECL|CAN_F5R2_FB31_Msk|macro|CAN_F5R2_FB31_Msk
DECL|CAN_F5R2_FB31_Pos|macro|CAN_F5R2_FB31_Pos
DECL|CAN_F5R2_FB31|macro|CAN_F5R2_FB31
DECL|CAN_F5R2_FB3_Msk|macro|CAN_F5R2_FB3_Msk
DECL|CAN_F5R2_FB3_Pos|macro|CAN_F5R2_FB3_Pos
DECL|CAN_F5R2_FB3|macro|CAN_F5R2_FB3
DECL|CAN_F5R2_FB4_Msk|macro|CAN_F5R2_FB4_Msk
DECL|CAN_F5R2_FB4_Pos|macro|CAN_F5R2_FB4_Pos
DECL|CAN_F5R2_FB4|macro|CAN_F5R2_FB4
DECL|CAN_F5R2_FB5_Msk|macro|CAN_F5R2_FB5_Msk
DECL|CAN_F5R2_FB5_Pos|macro|CAN_F5R2_FB5_Pos
DECL|CAN_F5R2_FB5|macro|CAN_F5R2_FB5
DECL|CAN_F5R2_FB6_Msk|macro|CAN_F5R2_FB6_Msk
DECL|CAN_F5R2_FB6_Pos|macro|CAN_F5R2_FB6_Pos
DECL|CAN_F5R2_FB6|macro|CAN_F5R2_FB6
DECL|CAN_F5R2_FB7_Msk|macro|CAN_F5R2_FB7_Msk
DECL|CAN_F5R2_FB7_Pos|macro|CAN_F5R2_FB7_Pos
DECL|CAN_F5R2_FB7|macro|CAN_F5R2_FB7
DECL|CAN_F5R2_FB8_Msk|macro|CAN_F5R2_FB8_Msk
DECL|CAN_F5R2_FB8_Pos|macro|CAN_F5R2_FB8_Pos
DECL|CAN_F5R2_FB8|macro|CAN_F5R2_FB8
DECL|CAN_F5R2_FB9_Msk|macro|CAN_F5R2_FB9_Msk
DECL|CAN_F5R2_FB9_Pos|macro|CAN_F5R2_FB9_Pos
DECL|CAN_F5R2_FB9|macro|CAN_F5R2_FB9
DECL|CAN_F6R1_FB0_Msk|macro|CAN_F6R1_FB0_Msk
DECL|CAN_F6R1_FB0_Pos|macro|CAN_F6R1_FB0_Pos
DECL|CAN_F6R1_FB0|macro|CAN_F6R1_FB0
DECL|CAN_F6R1_FB10_Msk|macro|CAN_F6R1_FB10_Msk
DECL|CAN_F6R1_FB10_Pos|macro|CAN_F6R1_FB10_Pos
DECL|CAN_F6R1_FB10|macro|CAN_F6R1_FB10
DECL|CAN_F6R1_FB11_Msk|macro|CAN_F6R1_FB11_Msk
DECL|CAN_F6R1_FB11_Pos|macro|CAN_F6R1_FB11_Pos
DECL|CAN_F6R1_FB11|macro|CAN_F6R1_FB11
DECL|CAN_F6R1_FB12_Msk|macro|CAN_F6R1_FB12_Msk
DECL|CAN_F6R1_FB12_Pos|macro|CAN_F6R1_FB12_Pos
DECL|CAN_F6R1_FB12|macro|CAN_F6R1_FB12
DECL|CAN_F6R1_FB13_Msk|macro|CAN_F6R1_FB13_Msk
DECL|CAN_F6R1_FB13_Pos|macro|CAN_F6R1_FB13_Pos
DECL|CAN_F6R1_FB13|macro|CAN_F6R1_FB13
DECL|CAN_F6R1_FB14_Msk|macro|CAN_F6R1_FB14_Msk
DECL|CAN_F6R1_FB14_Pos|macro|CAN_F6R1_FB14_Pos
DECL|CAN_F6R1_FB14|macro|CAN_F6R1_FB14
DECL|CAN_F6R1_FB15_Msk|macro|CAN_F6R1_FB15_Msk
DECL|CAN_F6R1_FB15_Pos|macro|CAN_F6R1_FB15_Pos
DECL|CAN_F6R1_FB15|macro|CAN_F6R1_FB15
DECL|CAN_F6R1_FB16_Msk|macro|CAN_F6R1_FB16_Msk
DECL|CAN_F6R1_FB16_Pos|macro|CAN_F6R1_FB16_Pos
DECL|CAN_F6R1_FB16|macro|CAN_F6R1_FB16
DECL|CAN_F6R1_FB17_Msk|macro|CAN_F6R1_FB17_Msk
DECL|CAN_F6R1_FB17_Pos|macro|CAN_F6R1_FB17_Pos
DECL|CAN_F6R1_FB17|macro|CAN_F6R1_FB17
DECL|CAN_F6R1_FB18_Msk|macro|CAN_F6R1_FB18_Msk
DECL|CAN_F6R1_FB18_Pos|macro|CAN_F6R1_FB18_Pos
DECL|CAN_F6R1_FB18|macro|CAN_F6R1_FB18
DECL|CAN_F6R1_FB19_Msk|macro|CAN_F6R1_FB19_Msk
DECL|CAN_F6R1_FB19_Pos|macro|CAN_F6R1_FB19_Pos
DECL|CAN_F6R1_FB19|macro|CAN_F6R1_FB19
DECL|CAN_F6R1_FB1_Msk|macro|CAN_F6R1_FB1_Msk
DECL|CAN_F6R1_FB1_Pos|macro|CAN_F6R1_FB1_Pos
DECL|CAN_F6R1_FB1|macro|CAN_F6R1_FB1
DECL|CAN_F6R1_FB20_Msk|macro|CAN_F6R1_FB20_Msk
DECL|CAN_F6R1_FB20_Pos|macro|CAN_F6R1_FB20_Pos
DECL|CAN_F6R1_FB20|macro|CAN_F6R1_FB20
DECL|CAN_F6R1_FB21_Msk|macro|CAN_F6R1_FB21_Msk
DECL|CAN_F6R1_FB21_Pos|macro|CAN_F6R1_FB21_Pos
DECL|CAN_F6R1_FB21|macro|CAN_F6R1_FB21
DECL|CAN_F6R1_FB22_Msk|macro|CAN_F6R1_FB22_Msk
DECL|CAN_F6R1_FB22_Pos|macro|CAN_F6R1_FB22_Pos
DECL|CAN_F6R1_FB22|macro|CAN_F6R1_FB22
DECL|CAN_F6R1_FB23_Msk|macro|CAN_F6R1_FB23_Msk
DECL|CAN_F6R1_FB23_Pos|macro|CAN_F6R1_FB23_Pos
DECL|CAN_F6R1_FB23|macro|CAN_F6R1_FB23
DECL|CAN_F6R1_FB24_Msk|macro|CAN_F6R1_FB24_Msk
DECL|CAN_F6R1_FB24_Pos|macro|CAN_F6R1_FB24_Pos
DECL|CAN_F6R1_FB24|macro|CAN_F6R1_FB24
DECL|CAN_F6R1_FB25_Msk|macro|CAN_F6R1_FB25_Msk
DECL|CAN_F6R1_FB25_Pos|macro|CAN_F6R1_FB25_Pos
DECL|CAN_F6R1_FB25|macro|CAN_F6R1_FB25
DECL|CAN_F6R1_FB26_Msk|macro|CAN_F6R1_FB26_Msk
DECL|CAN_F6R1_FB26_Pos|macro|CAN_F6R1_FB26_Pos
DECL|CAN_F6R1_FB26|macro|CAN_F6R1_FB26
DECL|CAN_F6R1_FB27_Msk|macro|CAN_F6R1_FB27_Msk
DECL|CAN_F6R1_FB27_Pos|macro|CAN_F6R1_FB27_Pos
DECL|CAN_F6R1_FB27|macro|CAN_F6R1_FB27
DECL|CAN_F6R1_FB28_Msk|macro|CAN_F6R1_FB28_Msk
DECL|CAN_F6R1_FB28_Pos|macro|CAN_F6R1_FB28_Pos
DECL|CAN_F6R1_FB28|macro|CAN_F6R1_FB28
DECL|CAN_F6R1_FB29_Msk|macro|CAN_F6R1_FB29_Msk
DECL|CAN_F6R1_FB29_Pos|macro|CAN_F6R1_FB29_Pos
DECL|CAN_F6R1_FB29|macro|CAN_F6R1_FB29
DECL|CAN_F6R1_FB2_Msk|macro|CAN_F6R1_FB2_Msk
DECL|CAN_F6R1_FB2_Pos|macro|CAN_F6R1_FB2_Pos
DECL|CAN_F6R1_FB2|macro|CAN_F6R1_FB2
DECL|CAN_F6R1_FB30_Msk|macro|CAN_F6R1_FB30_Msk
DECL|CAN_F6R1_FB30_Pos|macro|CAN_F6R1_FB30_Pos
DECL|CAN_F6R1_FB30|macro|CAN_F6R1_FB30
DECL|CAN_F6R1_FB31_Msk|macro|CAN_F6R1_FB31_Msk
DECL|CAN_F6R1_FB31_Pos|macro|CAN_F6R1_FB31_Pos
DECL|CAN_F6R1_FB31|macro|CAN_F6R1_FB31
DECL|CAN_F6R1_FB3_Msk|macro|CAN_F6R1_FB3_Msk
DECL|CAN_F6R1_FB3_Pos|macro|CAN_F6R1_FB3_Pos
DECL|CAN_F6R1_FB3|macro|CAN_F6R1_FB3
DECL|CAN_F6R1_FB4_Msk|macro|CAN_F6R1_FB4_Msk
DECL|CAN_F6R1_FB4_Pos|macro|CAN_F6R1_FB4_Pos
DECL|CAN_F6R1_FB4|macro|CAN_F6R1_FB4
DECL|CAN_F6R1_FB5_Msk|macro|CAN_F6R1_FB5_Msk
DECL|CAN_F6R1_FB5_Pos|macro|CAN_F6R1_FB5_Pos
DECL|CAN_F6R1_FB5|macro|CAN_F6R1_FB5
DECL|CAN_F6R1_FB6_Msk|macro|CAN_F6R1_FB6_Msk
DECL|CAN_F6R1_FB6_Pos|macro|CAN_F6R1_FB6_Pos
DECL|CAN_F6R1_FB6|macro|CAN_F6R1_FB6
DECL|CAN_F6R1_FB7_Msk|macro|CAN_F6R1_FB7_Msk
DECL|CAN_F6R1_FB7_Pos|macro|CAN_F6R1_FB7_Pos
DECL|CAN_F6R1_FB7|macro|CAN_F6R1_FB7
DECL|CAN_F6R1_FB8_Msk|macro|CAN_F6R1_FB8_Msk
DECL|CAN_F6R1_FB8_Pos|macro|CAN_F6R1_FB8_Pos
DECL|CAN_F6R1_FB8|macro|CAN_F6R1_FB8
DECL|CAN_F6R1_FB9_Msk|macro|CAN_F6R1_FB9_Msk
DECL|CAN_F6R1_FB9_Pos|macro|CAN_F6R1_FB9_Pos
DECL|CAN_F6R1_FB9|macro|CAN_F6R1_FB9
DECL|CAN_F6R2_FB0_Msk|macro|CAN_F6R2_FB0_Msk
DECL|CAN_F6R2_FB0_Pos|macro|CAN_F6R2_FB0_Pos
DECL|CAN_F6R2_FB0|macro|CAN_F6R2_FB0
DECL|CAN_F6R2_FB10_Msk|macro|CAN_F6R2_FB10_Msk
DECL|CAN_F6R2_FB10_Pos|macro|CAN_F6R2_FB10_Pos
DECL|CAN_F6R2_FB10|macro|CAN_F6R2_FB10
DECL|CAN_F6R2_FB11_Msk|macro|CAN_F6R2_FB11_Msk
DECL|CAN_F6R2_FB11_Pos|macro|CAN_F6R2_FB11_Pos
DECL|CAN_F6R2_FB11|macro|CAN_F6R2_FB11
DECL|CAN_F6R2_FB12_Msk|macro|CAN_F6R2_FB12_Msk
DECL|CAN_F6R2_FB12_Pos|macro|CAN_F6R2_FB12_Pos
DECL|CAN_F6R2_FB12|macro|CAN_F6R2_FB12
DECL|CAN_F6R2_FB13_Msk|macro|CAN_F6R2_FB13_Msk
DECL|CAN_F6R2_FB13_Pos|macro|CAN_F6R2_FB13_Pos
DECL|CAN_F6R2_FB13|macro|CAN_F6R2_FB13
DECL|CAN_F6R2_FB14_Msk|macro|CAN_F6R2_FB14_Msk
DECL|CAN_F6R2_FB14_Pos|macro|CAN_F6R2_FB14_Pos
DECL|CAN_F6R2_FB14|macro|CAN_F6R2_FB14
DECL|CAN_F6R2_FB15_Msk|macro|CAN_F6R2_FB15_Msk
DECL|CAN_F6R2_FB15_Pos|macro|CAN_F6R2_FB15_Pos
DECL|CAN_F6R2_FB15|macro|CAN_F6R2_FB15
DECL|CAN_F6R2_FB16_Msk|macro|CAN_F6R2_FB16_Msk
DECL|CAN_F6R2_FB16_Pos|macro|CAN_F6R2_FB16_Pos
DECL|CAN_F6R2_FB16|macro|CAN_F6R2_FB16
DECL|CAN_F6R2_FB17_Msk|macro|CAN_F6R2_FB17_Msk
DECL|CAN_F6R2_FB17_Pos|macro|CAN_F6R2_FB17_Pos
DECL|CAN_F6R2_FB17|macro|CAN_F6R2_FB17
DECL|CAN_F6R2_FB18_Msk|macro|CAN_F6R2_FB18_Msk
DECL|CAN_F6R2_FB18_Pos|macro|CAN_F6R2_FB18_Pos
DECL|CAN_F6R2_FB18|macro|CAN_F6R2_FB18
DECL|CAN_F6R2_FB19_Msk|macro|CAN_F6R2_FB19_Msk
DECL|CAN_F6R2_FB19_Pos|macro|CAN_F6R2_FB19_Pos
DECL|CAN_F6R2_FB19|macro|CAN_F6R2_FB19
DECL|CAN_F6R2_FB1_Msk|macro|CAN_F6R2_FB1_Msk
DECL|CAN_F6R2_FB1_Pos|macro|CAN_F6R2_FB1_Pos
DECL|CAN_F6R2_FB1|macro|CAN_F6R2_FB1
DECL|CAN_F6R2_FB20_Msk|macro|CAN_F6R2_FB20_Msk
DECL|CAN_F6R2_FB20_Pos|macro|CAN_F6R2_FB20_Pos
DECL|CAN_F6R2_FB20|macro|CAN_F6R2_FB20
DECL|CAN_F6R2_FB21_Msk|macro|CAN_F6R2_FB21_Msk
DECL|CAN_F6R2_FB21_Pos|macro|CAN_F6R2_FB21_Pos
DECL|CAN_F6R2_FB21|macro|CAN_F6R2_FB21
DECL|CAN_F6R2_FB22_Msk|macro|CAN_F6R2_FB22_Msk
DECL|CAN_F6R2_FB22_Pos|macro|CAN_F6R2_FB22_Pos
DECL|CAN_F6R2_FB22|macro|CAN_F6R2_FB22
DECL|CAN_F6R2_FB23_Msk|macro|CAN_F6R2_FB23_Msk
DECL|CAN_F6R2_FB23_Pos|macro|CAN_F6R2_FB23_Pos
DECL|CAN_F6R2_FB23|macro|CAN_F6R2_FB23
DECL|CAN_F6R2_FB24_Msk|macro|CAN_F6R2_FB24_Msk
DECL|CAN_F6R2_FB24_Pos|macro|CAN_F6R2_FB24_Pos
DECL|CAN_F6R2_FB24|macro|CAN_F6R2_FB24
DECL|CAN_F6R2_FB25_Msk|macro|CAN_F6R2_FB25_Msk
DECL|CAN_F6R2_FB25_Pos|macro|CAN_F6R2_FB25_Pos
DECL|CAN_F6R2_FB25|macro|CAN_F6R2_FB25
DECL|CAN_F6R2_FB26_Msk|macro|CAN_F6R2_FB26_Msk
DECL|CAN_F6R2_FB26_Pos|macro|CAN_F6R2_FB26_Pos
DECL|CAN_F6R2_FB26|macro|CAN_F6R2_FB26
DECL|CAN_F6R2_FB27_Msk|macro|CAN_F6R2_FB27_Msk
DECL|CAN_F6R2_FB27_Pos|macro|CAN_F6R2_FB27_Pos
DECL|CAN_F6R2_FB27|macro|CAN_F6R2_FB27
DECL|CAN_F6R2_FB28_Msk|macro|CAN_F6R2_FB28_Msk
DECL|CAN_F6R2_FB28_Pos|macro|CAN_F6R2_FB28_Pos
DECL|CAN_F6R2_FB28|macro|CAN_F6R2_FB28
DECL|CAN_F6R2_FB29_Msk|macro|CAN_F6R2_FB29_Msk
DECL|CAN_F6R2_FB29_Pos|macro|CAN_F6R2_FB29_Pos
DECL|CAN_F6R2_FB29|macro|CAN_F6R2_FB29
DECL|CAN_F6R2_FB2_Msk|macro|CAN_F6R2_FB2_Msk
DECL|CAN_F6R2_FB2_Pos|macro|CAN_F6R2_FB2_Pos
DECL|CAN_F6R2_FB2|macro|CAN_F6R2_FB2
DECL|CAN_F6R2_FB30_Msk|macro|CAN_F6R2_FB30_Msk
DECL|CAN_F6R2_FB30_Pos|macro|CAN_F6R2_FB30_Pos
DECL|CAN_F6R2_FB30|macro|CAN_F6R2_FB30
DECL|CAN_F6R2_FB31_Msk|macro|CAN_F6R2_FB31_Msk
DECL|CAN_F6R2_FB31_Pos|macro|CAN_F6R2_FB31_Pos
DECL|CAN_F6R2_FB31|macro|CAN_F6R2_FB31
DECL|CAN_F6R2_FB3_Msk|macro|CAN_F6R2_FB3_Msk
DECL|CAN_F6R2_FB3_Pos|macro|CAN_F6R2_FB3_Pos
DECL|CAN_F6R2_FB3|macro|CAN_F6R2_FB3
DECL|CAN_F6R2_FB4_Msk|macro|CAN_F6R2_FB4_Msk
DECL|CAN_F6R2_FB4_Pos|macro|CAN_F6R2_FB4_Pos
DECL|CAN_F6R2_FB4|macro|CAN_F6R2_FB4
DECL|CAN_F6R2_FB5_Msk|macro|CAN_F6R2_FB5_Msk
DECL|CAN_F6R2_FB5_Pos|macro|CAN_F6R2_FB5_Pos
DECL|CAN_F6R2_FB5|macro|CAN_F6R2_FB5
DECL|CAN_F6R2_FB6_Msk|macro|CAN_F6R2_FB6_Msk
DECL|CAN_F6R2_FB6_Pos|macro|CAN_F6R2_FB6_Pos
DECL|CAN_F6R2_FB6|macro|CAN_F6R2_FB6
DECL|CAN_F6R2_FB7_Msk|macro|CAN_F6R2_FB7_Msk
DECL|CAN_F6R2_FB7_Pos|macro|CAN_F6R2_FB7_Pos
DECL|CAN_F6R2_FB7|macro|CAN_F6R2_FB7
DECL|CAN_F6R2_FB8_Msk|macro|CAN_F6R2_FB8_Msk
DECL|CAN_F6R2_FB8_Pos|macro|CAN_F6R2_FB8_Pos
DECL|CAN_F6R2_FB8|macro|CAN_F6R2_FB8
DECL|CAN_F6R2_FB9_Msk|macro|CAN_F6R2_FB9_Msk
DECL|CAN_F6R2_FB9_Pos|macro|CAN_F6R2_FB9_Pos
DECL|CAN_F6R2_FB9|macro|CAN_F6R2_FB9
DECL|CAN_F7R1_FB0_Msk|macro|CAN_F7R1_FB0_Msk
DECL|CAN_F7R1_FB0_Pos|macro|CAN_F7R1_FB0_Pos
DECL|CAN_F7R1_FB0|macro|CAN_F7R1_FB0
DECL|CAN_F7R1_FB10_Msk|macro|CAN_F7R1_FB10_Msk
DECL|CAN_F7R1_FB10_Pos|macro|CAN_F7R1_FB10_Pos
DECL|CAN_F7R1_FB10|macro|CAN_F7R1_FB10
DECL|CAN_F7R1_FB11_Msk|macro|CAN_F7R1_FB11_Msk
DECL|CAN_F7R1_FB11_Pos|macro|CAN_F7R1_FB11_Pos
DECL|CAN_F7R1_FB11|macro|CAN_F7R1_FB11
DECL|CAN_F7R1_FB12_Msk|macro|CAN_F7R1_FB12_Msk
DECL|CAN_F7R1_FB12_Pos|macro|CAN_F7R1_FB12_Pos
DECL|CAN_F7R1_FB12|macro|CAN_F7R1_FB12
DECL|CAN_F7R1_FB13_Msk|macro|CAN_F7R1_FB13_Msk
DECL|CAN_F7R1_FB13_Pos|macro|CAN_F7R1_FB13_Pos
DECL|CAN_F7R1_FB13|macro|CAN_F7R1_FB13
DECL|CAN_F7R1_FB14_Msk|macro|CAN_F7R1_FB14_Msk
DECL|CAN_F7R1_FB14_Pos|macro|CAN_F7R1_FB14_Pos
DECL|CAN_F7R1_FB14|macro|CAN_F7R1_FB14
DECL|CAN_F7R1_FB15_Msk|macro|CAN_F7R1_FB15_Msk
DECL|CAN_F7R1_FB15_Pos|macro|CAN_F7R1_FB15_Pos
DECL|CAN_F7R1_FB15|macro|CAN_F7R1_FB15
DECL|CAN_F7R1_FB16_Msk|macro|CAN_F7R1_FB16_Msk
DECL|CAN_F7R1_FB16_Pos|macro|CAN_F7R1_FB16_Pos
DECL|CAN_F7R1_FB16|macro|CAN_F7R1_FB16
DECL|CAN_F7R1_FB17_Msk|macro|CAN_F7R1_FB17_Msk
DECL|CAN_F7R1_FB17_Pos|macro|CAN_F7R1_FB17_Pos
DECL|CAN_F7R1_FB17|macro|CAN_F7R1_FB17
DECL|CAN_F7R1_FB18_Msk|macro|CAN_F7R1_FB18_Msk
DECL|CAN_F7R1_FB18_Pos|macro|CAN_F7R1_FB18_Pos
DECL|CAN_F7R1_FB18|macro|CAN_F7R1_FB18
DECL|CAN_F7R1_FB19_Msk|macro|CAN_F7R1_FB19_Msk
DECL|CAN_F7R1_FB19_Pos|macro|CAN_F7R1_FB19_Pos
DECL|CAN_F7R1_FB19|macro|CAN_F7R1_FB19
DECL|CAN_F7R1_FB1_Msk|macro|CAN_F7R1_FB1_Msk
DECL|CAN_F7R1_FB1_Pos|macro|CAN_F7R1_FB1_Pos
DECL|CAN_F7R1_FB1|macro|CAN_F7R1_FB1
DECL|CAN_F7R1_FB20_Msk|macro|CAN_F7R1_FB20_Msk
DECL|CAN_F7R1_FB20_Pos|macro|CAN_F7R1_FB20_Pos
DECL|CAN_F7R1_FB20|macro|CAN_F7R1_FB20
DECL|CAN_F7R1_FB21_Msk|macro|CAN_F7R1_FB21_Msk
DECL|CAN_F7R1_FB21_Pos|macro|CAN_F7R1_FB21_Pos
DECL|CAN_F7R1_FB21|macro|CAN_F7R1_FB21
DECL|CAN_F7R1_FB22_Msk|macro|CAN_F7R1_FB22_Msk
DECL|CAN_F7R1_FB22_Pos|macro|CAN_F7R1_FB22_Pos
DECL|CAN_F7R1_FB22|macro|CAN_F7R1_FB22
DECL|CAN_F7R1_FB23_Msk|macro|CAN_F7R1_FB23_Msk
DECL|CAN_F7R1_FB23_Pos|macro|CAN_F7R1_FB23_Pos
DECL|CAN_F7R1_FB23|macro|CAN_F7R1_FB23
DECL|CAN_F7R1_FB24_Msk|macro|CAN_F7R1_FB24_Msk
DECL|CAN_F7R1_FB24_Pos|macro|CAN_F7R1_FB24_Pos
DECL|CAN_F7R1_FB24|macro|CAN_F7R1_FB24
DECL|CAN_F7R1_FB25_Msk|macro|CAN_F7R1_FB25_Msk
DECL|CAN_F7R1_FB25_Pos|macro|CAN_F7R1_FB25_Pos
DECL|CAN_F7R1_FB25|macro|CAN_F7R1_FB25
DECL|CAN_F7R1_FB26_Msk|macro|CAN_F7R1_FB26_Msk
DECL|CAN_F7R1_FB26_Pos|macro|CAN_F7R1_FB26_Pos
DECL|CAN_F7R1_FB26|macro|CAN_F7R1_FB26
DECL|CAN_F7R1_FB27_Msk|macro|CAN_F7R1_FB27_Msk
DECL|CAN_F7R1_FB27_Pos|macro|CAN_F7R1_FB27_Pos
DECL|CAN_F7R1_FB27|macro|CAN_F7R1_FB27
DECL|CAN_F7R1_FB28_Msk|macro|CAN_F7R1_FB28_Msk
DECL|CAN_F7R1_FB28_Pos|macro|CAN_F7R1_FB28_Pos
DECL|CAN_F7R1_FB28|macro|CAN_F7R1_FB28
DECL|CAN_F7R1_FB29_Msk|macro|CAN_F7R1_FB29_Msk
DECL|CAN_F7R1_FB29_Pos|macro|CAN_F7R1_FB29_Pos
DECL|CAN_F7R1_FB29|macro|CAN_F7R1_FB29
DECL|CAN_F7R1_FB2_Msk|macro|CAN_F7R1_FB2_Msk
DECL|CAN_F7R1_FB2_Pos|macro|CAN_F7R1_FB2_Pos
DECL|CAN_F7R1_FB2|macro|CAN_F7R1_FB2
DECL|CAN_F7R1_FB30_Msk|macro|CAN_F7R1_FB30_Msk
DECL|CAN_F7R1_FB30_Pos|macro|CAN_F7R1_FB30_Pos
DECL|CAN_F7R1_FB30|macro|CAN_F7R1_FB30
DECL|CAN_F7R1_FB31_Msk|macro|CAN_F7R1_FB31_Msk
DECL|CAN_F7R1_FB31_Pos|macro|CAN_F7R1_FB31_Pos
DECL|CAN_F7R1_FB31|macro|CAN_F7R1_FB31
DECL|CAN_F7R1_FB3_Msk|macro|CAN_F7R1_FB3_Msk
DECL|CAN_F7R1_FB3_Pos|macro|CAN_F7R1_FB3_Pos
DECL|CAN_F7R1_FB3|macro|CAN_F7R1_FB3
DECL|CAN_F7R1_FB4_Msk|macro|CAN_F7R1_FB4_Msk
DECL|CAN_F7R1_FB4_Pos|macro|CAN_F7R1_FB4_Pos
DECL|CAN_F7R1_FB4|macro|CAN_F7R1_FB4
DECL|CAN_F7R1_FB5_Msk|macro|CAN_F7R1_FB5_Msk
DECL|CAN_F7R1_FB5_Pos|macro|CAN_F7R1_FB5_Pos
DECL|CAN_F7R1_FB5|macro|CAN_F7R1_FB5
DECL|CAN_F7R1_FB6_Msk|macro|CAN_F7R1_FB6_Msk
DECL|CAN_F7R1_FB6_Pos|macro|CAN_F7R1_FB6_Pos
DECL|CAN_F7R1_FB6|macro|CAN_F7R1_FB6
DECL|CAN_F7R1_FB7_Msk|macro|CAN_F7R1_FB7_Msk
DECL|CAN_F7R1_FB7_Pos|macro|CAN_F7R1_FB7_Pos
DECL|CAN_F7R1_FB7|macro|CAN_F7R1_FB7
DECL|CAN_F7R1_FB8_Msk|macro|CAN_F7R1_FB8_Msk
DECL|CAN_F7R1_FB8_Pos|macro|CAN_F7R1_FB8_Pos
DECL|CAN_F7R1_FB8|macro|CAN_F7R1_FB8
DECL|CAN_F7R1_FB9_Msk|macro|CAN_F7R1_FB9_Msk
DECL|CAN_F7R1_FB9_Pos|macro|CAN_F7R1_FB9_Pos
DECL|CAN_F7R1_FB9|macro|CAN_F7R1_FB9
DECL|CAN_F7R2_FB0_Msk|macro|CAN_F7R2_FB0_Msk
DECL|CAN_F7R2_FB0_Pos|macro|CAN_F7R2_FB0_Pos
DECL|CAN_F7R2_FB0|macro|CAN_F7R2_FB0
DECL|CAN_F7R2_FB10_Msk|macro|CAN_F7R2_FB10_Msk
DECL|CAN_F7R2_FB10_Pos|macro|CAN_F7R2_FB10_Pos
DECL|CAN_F7R2_FB10|macro|CAN_F7R2_FB10
DECL|CAN_F7R2_FB11_Msk|macro|CAN_F7R2_FB11_Msk
DECL|CAN_F7R2_FB11_Pos|macro|CAN_F7R2_FB11_Pos
DECL|CAN_F7R2_FB11|macro|CAN_F7R2_FB11
DECL|CAN_F7R2_FB12_Msk|macro|CAN_F7R2_FB12_Msk
DECL|CAN_F7R2_FB12_Pos|macro|CAN_F7R2_FB12_Pos
DECL|CAN_F7R2_FB12|macro|CAN_F7R2_FB12
DECL|CAN_F7R2_FB13_Msk|macro|CAN_F7R2_FB13_Msk
DECL|CAN_F7R2_FB13_Pos|macro|CAN_F7R2_FB13_Pos
DECL|CAN_F7R2_FB13|macro|CAN_F7R2_FB13
DECL|CAN_F7R2_FB14_Msk|macro|CAN_F7R2_FB14_Msk
DECL|CAN_F7R2_FB14_Pos|macro|CAN_F7R2_FB14_Pos
DECL|CAN_F7R2_FB14|macro|CAN_F7R2_FB14
DECL|CAN_F7R2_FB15_Msk|macro|CAN_F7R2_FB15_Msk
DECL|CAN_F7R2_FB15_Pos|macro|CAN_F7R2_FB15_Pos
DECL|CAN_F7R2_FB15|macro|CAN_F7R2_FB15
DECL|CAN_F7R2_FB16_Msk|macro|CAN_F7R2_FB16_Msk
DECL|CAN_F7R2_FB16_Pos|macro|CAN_F7R2_FB16_Pos
DECL|CAN_F7R2_FB16|macro|CAN_F7R2_FB16
DECL|CAN_F7R2_FB17_Msk|macro|CAN_F7R2_FB17_Msk
DECL|CAN_F7R2_FB17_Pos|macro|CAN_F7R2_FB17_Pos
DECL|CAN_F7R2_FB17|macro|CAN_F7R2_FB17
DECL|CAN_F7R2_FB18_Msk|macro|CAN_F7R2_FB18_Msk
DECL|CAN_F7R2_FB18_Pos|macro|CAN_F7R2_FB18_Pos
DECL|CAN_F7R2_FB18|macro|CAN_F7R2_FB18
DECL|CAN_F7R2_FB19_Msk|macro|CAN_F7R2_FB19_Msk
DECL|CAN_F7R2_FB19_Pos|macro|CAN_F7R2_FB19_Pos
DECL|CAN_F7R2_FB19|macro|CAN_F7R2_FB19
DECL|CAN_F7R2_FB1_Msk|macro|CAN_F7R2_FB1_Msk
DECL|CAN_F7R2_FB1_Pos|macro|CAN_F7R2_FB1_Pos
DECL|CAN_F7R2_FB1|macro|CAN_F7R2_FB1
DECL|CAN_F7R2_FB20_Msk|macro|CAN_F7R2_FB20_Msk
DECL|CAN_F7R2_FB20_Pos|macro|CAN_F7R2_FB20_Pos
DECL|CAN_F7R2_FB20|macro|CAN_F7R2_FB20
DECL|CAN_F7R2_FB21_Msk|macro|CAN_F7R2_FB21_Msk
DECL|CAN_F7R2_FB21_Pos|macro|CAN_F7R2_FB21_Pos
DECL|CAN_F7R2_FB21|macro|CAN_F7R2_FB21
DECL|CAN_F7R2_FB22_Msk|macro|CAN_F7R2_FB22_Msk
DECL|CAN_F7R2_FB22_Pos|macro|CAN_F7R2_FB22_Pos
DECL|CAN_F7R2_FB22|macro|CAN_F7R2_FB22
DECL|CAN_F7R2_FB23_Msk|macro|CAN_F7R2_FB23_Msk
DECL|CAN_F7R2_FB23_Pos|macro|CAN_F7R2_FB23_Pos
DECL|CAN_F7R2_FB23|macro|CAN_F7R2_FB23
DECL|CAN_F7R2_FB24_Msk|macro|CAN_F7R2_FB24_Msk
DECL|CAN_F7R2_FB24_Pos|macro|CAN_F7R2_FB24_Pos
DECL|CAN_F7R2_FB24|macro|CAN_F7R2_FB24
DECL|CAN_F7R2_FB25_Msk|macro|CAN_F7R2_FB25_Msk
DECL|CAN_F7R2_FB25_Pos|macro|CAN_F7R2_FB25_Pos
DECL|CAN_F7R2_FB25|macro|CAN_F7R2_FB25
DECL|CAN_F7R2_FB26_Msk|macro|CAN_F7R2_FB26_Msk
DECL|CAN_F7R2_FB26_Pos|macro|CAN_F7R2_FB26_Pos
DECL|CAN_F7R2_FB26|macro|CAN_F7R2_FB26
DECL|CAN_F7R2_FB27_Msk|macro|CAN_F7R2_FB27_Msk
DECL|CAN_F7R2_FB27_Pos|macro|CAN_F7R2_FB27_Pos
DECL|CAN_F7R2_FB27|macro|CAN_F7R2_FB27
DECL|CAN_F7R2_FB28_Msk|macro|CAN_F7R2_FB28_Msk
DECL|CAN_F7R2_FB28_Pos|macro|CAN_F7R2_FB28_Pos
DECL|CAN_F7R2_FB28|macro|CAN_F7R2_FB28
DECL|CAN_F7R2_FB29_Msk|macro|CAN_F7R2_FB29_Msk
DECL|CAN_F7R2_FB29_Pos|macro|CAN_F7R2_FB29_Pos
DECL|CAN_F7R2_FB29|macro|CAN_F7R2_FB29
DECL|CAN_F7R2_FB2_Msk|macro|CAN_F7R2_FB2_Msk
DECL|CAN_F7R2_FB2_Pos|macro|CAN_F7R2_FB2_Pos
DECL|CAN_F7R2_FB2|macro|CAN_F7R2_FB2
DECL|CAN_F7R2_FB30_Msk|macro|CAN_F7R2_FB30_Msk
DECL|CAN_F7R2_FB30_Pos|macro|CAN_F7R2_FB30_Pos
DECL|CAN_F7R2_FB30|macro|CAN_F7R2_FB30
DECL|CAN_F7R2_FB31_Msk|macro|CAN_F7R2_FB31_Msk
DECL|CAN_F7R2_FB31_Pos|macro|CAN_F7R2_FB31_Pos
DECL|CAN_F7R2_FB31|macro|CAN_F7R2_FB31
DECL|CAN_F7R2_FB3_Msk|macro|CAN_F7R2_FB3_Msk
DECL|CAN_F7R2_FB3_Pos|macro|CAN_F7R2_FB3_Pos
DECL|CAN_F7R2_FB3|macro|CAN_F7R2_FB3
DECL|CAN_F7R2_FB4_Msk|macro|CAN_F7R2_FB4_Msk
DECL|CAN_F7R2_FB4_Pos|macro|CAN_F7R2_FB4_Pos
DECL|CAN_F7R2_FB4|macro|CAN_F7R2_FB4
DECL|CAN_F7R2_FB5_Msk|macro|CAN_F7R2_FB5_Msk
DECL|CAN_F7R2_FB5_Pos|macro|CAN_F7R2_FB5_Pos
DECL|CAN_F7R2_FB5|macro|CAN_F7R2_FB5
DECL|CAN_F7R2_FB6_Msk|macro|CAN_F7R2_FB6_Msk
DECL|CAN_F7R2_FB6_Pos|macro|CAN_F7R2_FB6_Pos
DECL|CAN_F7R2_FB6|macro|CAN_F7R2_FB6
DECL|CAN_F7R2_FB7_Msk|macro|CAN_F7R2_FB7_Msk
DECL|CAN_F7R2_FB7_Pos|macro|CAN_F7R2_FB7_Pos
DECL|CAN_F7R2_FB7|macro|CAN_F7R2_FB7
DECL|CAN_F7R2_FB8_Msk|macro|CAN_F7R2_FB8_Msk
DECL|CAN_F7R2_FB8_Pos|macro|CAN_F7R2_FB8_Pos
DECL|CAN_F7R2_FB8|macro|CAN_F7R2_FB8
DECL|CAN_F7R2_FB9_Msk|macro|CAN_F7R2_FB9_Msk
DECL|CAN_F7R2_FB9_Pos|macro|CAN_F7R2_FB9_Pos
DECL|CAN_F7R2_FB9|macro|CAN_F7R2_FB9
DECL|CAN_F8R1_FB0_Msk|macro|CAN_F8R1_FB0_Msk
DECL|CAN_F8R1_FB0_Pos|macro|CAN_F8R1_FB0_Pos
DECL|CAN_F8R1_FB0|macro|CAN_F8R1_FB0
DECL|CAN_F8R1_FB10_Msk|macro|CAN_F8R1_FB10_Msk
DECL|CAN_F8R1_FB10_Pos|macro|CAN_F8R1_FB10_Pos
DECL|CAN_F8R1_FB10|macro|CAN_F8R1_FB10
DECL|CAN_F8R1_FB11_Msk|macro|CAN_F8R1_FB11_Msk
DECL|CAN_F8R1_FB11_Pos|macro|CAN_F8R1_FB11_Pos
DECL|CAN_F8R1_FB11|macro|CAN_F8R1_FB11
DECL|CAN_F8R1_FB12_Msk|macro|CAN_F8R1_FB12_Msk
DECL|CAN_F8R1_FB12_Pos|macro|CAN_F8R1_FB12_Pos
DECL|CAN_F8R1_FB12|macro|CAN_F8R1_FB12
DECL|CAN_F8R1_FB13_Msk|macro|CAN_F8R1_FB13_Msk
DECL|CAN_F8R1_FB13_Pos|macro|CAN_F8R1_FB13_Pos
DECL|CAN_F8R1_FB13|macro|CAN_F8R1_FB13
DECL|CAN_F8R1_FB14_Msk|macro|CAN_F8R1_FB14_Msk
DECL|CAN_F8R1_FB14_Pos|macro|CAN_F8R1_FB14_Pos
DECL|CAN_F8R1_FB14|macro|CAN_F8R1_FB14
DECL|CAN_F8R1_FB15_Msk|macro|CAN_F8R1_FB15_Msk
DECL|CAN_F8R1_FB15_Pos|macro|CAN_F8R1_FB15_Pos
DECL|CAN_F8R1_FB15|macro|CAN_F8R1_FB15
DECL|CAN_F8R1_FB16_Msk|macro|CAN_F8R1_FB16_Msk
DECL|CAN_F8R1_FB16_Pos|macro|CAN_F8R1_FB16_Pos
DECL|CAN_F8R1_FB16|macro|CAN_F8R1_FB16
DECL|CAN_F8R1_FB17_Msk|macro|CAN_F8R1_FB17_Msk
DECL|CAN_F8R1_FB17_Pos|macro|CAN_F8R1_FB17_Pos
DECL|CAN_F8R1_FB17|macro|CAN_F8R1_FB17
DECL|CAN_F8R1_FB18_Msk|macro|CAN_F8R1_FB18_Msk
DECL|CAN_F8R1_FB18_Pos|macro|CAN_F8R1_FB18_Pos
DECL|CAN_F8R1_FB18|macro|CAN_F8R1_FB18
DECL|CAN_F8R1_FB19_Msk|macro|CAN_F8R1_FB19_Msk
DECL|CAN_F8R1_FB19_Pos|macro|CAN_F8R1_FB19_Pos
DECL|CAN_F8R1_FB19|macro|CAN_F8R1_FB19
DECL|CAN_F8R1_FB1_Msk|macro|CAN_F8R1_FB1_Msk
DECL|CAN_F8R1_FB1_Pos|macro|CAN_F8R1_FB1_Pos
DECL|CAN_F8R1_FB1|macro|CAN_F8R1_FB1
DECL|CAN_F8R1_FB20_Msk|macro|CAN_F8R1_FB20_Msk
DECL|CAN_F8R1_FB20_Pos|macro|CAN_F8R1_FB20_Pos
DECL|CAN_F8R1_FB20|macro|CAN_F8R1_FB20
DECL|CAN_F8R1_FB21_Msk|macro|CAN_F8R1_FB21_Msk
DECL|CAN_F8R1_FB21_Pos|macro|CAN_F8R1_FB21_Pos
DECL|CAN_F8R1_FB21|macro|CAN_F8R1_FB21
DECL|CAN_F8R1_FB22_Msk|macro|CAN_F8R1_FB22_Msk
DECL|CAN_F8R1_FB22_Pos|macro|CAN_F8R1_FB22_Pos
DECL|CAN_F8R1_FB22|macro|CAN_F8R1_FB22
DECL|CAN_F8R1_FB23_Msk|macro|CAN_F8R1_FB23_Msk
DECL|CAN_F8R1_FB23_Pos|macro|CAN_F8R1_FB23_Pos
DECL|CAN_F8R1_FB23|macro|CAN_F8R1_FB23
DECL|CAN_F8R1_FB24_Msk|macro|CAN_F8R1_FB24_Msk
DECL|CAN_F8R1_FB24_Pos|macro|CAN_F8R1_FB24_Pos
DECL|CAN_F8R1_FB24|macro|CAN_F8R1_FB24
DECL|CAN_F8R1_FB25_Msk|macro|CAN_F8R1_FB25_Msk
DECL|CAN_F8R1_FB25_Pos|macro|CAN_F8R1_FB25_Pos
DECL|CAN_F8R1_FB25|macro|CAN_F8R1_FB25
DECL|CAN_F8R1_FB26_Msk|macro|CAN_F8R1_FB26_Msk
DECL|CAN_F8R1_FB26_Pos|macro|CAN_F8R1_FB26_Pos
DECL|CAN_F8R1_FB26|macro|CAN_F8R1_FB26
DECL|CAN_F8R1_FB27_Msk|macro|CAN_F8R1_FB27_Msk
DECL|CAN_F8R1_FB27_Pos|macro|CAN_F8R1_FB27_Pos
DECL|CAN_F8R1_FB27|macro|CAN_F8R1_FB27
DECL|CAN_F8R1_FB28_Msk|macro|CAN_F8R1_FB28_Msk
DECL|CAN_F8R1_FB28_Pos|macro|CAN_F8R1_FB28_Pos
DECL|CAN_F8R1_FB28|macro|CAN_F8R1_FB28
DECL|CAN_F8R1_FB29_Msk|macro|CAN_F8R1_FB29_Msk
DECL|CAN_F8R1_FB29_Pos|macro|CAN_F8R1_FB29_Pos
DECL|CAN_F8R1_FB29|macro|CAN_F8R1_FB29
DECL|CAN_F8R1_FB2_Msk|macro|CAN_F8R1_FB2_Msk
DECL|CAN_F8R1_FB2_Pos|macro|CAN_F8R1_FB2_Pos
DECL|CAN_F8R1_FB2|macro|CAN_F8R1_FB2
DECL|CAN_F8R1_FB30_Msk|macro|CAN_F8R1_FB30_Msk
DECL|CAN_F8R1_FB30_Pos|macro|CAN_F8R1_FB30_Pos
DECL|CAN_F8R1_FB30|macro|CAN_F8R1_FB30
DECL|CAN_F8R1_FB31_Msk|macro|CAN_F8R1_FB31_Msk
DECL|CAN_F8R1_FB31_Pos|macro|CAN_F8R1_FB31_Pos
DECL|CAN_F8R1_FB31|macro|CAN_F8R1_FB31
DECL|CAN_F8R1_FB3_Msk|macro|CAN_F8R1_FB3_Msk
DECL|CAN_F8R1_FB3_Pos|macro|CAN_F8R1_FB3_Pos
DECL|CAN_F8R1_FB3|macro|CAN_F8R1_FB3
DECL|CAN_F8R1_FB4_Msk|macro|CAN_F8R1_FB4_Msk
DECL|CAN_F8R1_FB4_Pos|macro|CAN_F8R1_FB4_Pos
DECL|CAN_F8R1_FB4|macro|CAN_F8R1_FB4
DECL|CAN_F8R1_FB5_Msk|macro|CAN_F8R1_FB5_Msk
DECL|CAN_F8R1_FB5_Pos|macro|CAN_F8R1_FB5_Pos
DECL|CAN_F8R1_FB5|macro|CAN_F8R1_FB5
DECL|CAN_F8R1_FB6_Msk|macro|CAN_F8R1_FB6_Msk
DECL|CAN_F8R1_FB6_Pos|macro|CAN_F8R1_FB6_Pos
DECL|CAN_F8R1_FB6|macro|CAN_F8R1_FB6
DECL|CAN_F8R1_FB7_Msk|macro|CAN_F8R1_FB7_Msk
DECL|CAN_F8R1_FB7_Pos|macro|CAN_F8R1_FB7_Pos
DECL|CAN_F8R1_FB7|macro|CAN_F8R1_FB7
DECL|CAN_F8R1_FB8_Msk|macro|CAN_F8R1_FB8_Msk
DECL|CAN_F8R1_FB8_Pos|macro|CAN_F8R1_FB8_Pos
DECL|CAN_F8R1_FB8|macro|CAN_F8R1_FB8
DECL|CAN_F8R1_FB9_Msk|macro|CAN_F8R1_FB9_Msk
DECL|CAN_F8R1_FB9_Pos|macro|CAN_F8R1_FB9_Pos
DECL|CAN_F8R1_FB9|macro|CAN_F8R1_FB9
DECL|CAN_F8R2_FB0_Msk|macro|CAN_F8R2_FB0_Msk
DECL|CAN_F8R2_FB0_Pos|macro|CAN_F8R2_FB0_Pos
DECL|CAN_F8R2_FB0|macro|CAN_F8R2_FB0
DECL|CAN_F8R2_FB10_Msk|macro|CAN_F8R2_FB10_Msk
DECL|CAN_F8R2_FB10_Pos|macro|CAN_F8R2_FB10_Pos
DECL|CAN_F8R2_FB10|macro|CAN_F8R2_FB10
DECL|CAN_F8R2_FB11_Msk|macro|CAN_F8R2_FB11_Msk
DECL|CAN_F8R2_FB11_Pos|macro|CAN_F8R2_FB11_Pos
DECL|CAN_F8R2_FB11|macro|CAN_F8R2_FB11
DECL|CAN_F8R2_FB12_Msk|macro|CAN_F8R2_FB12_Msk
DECL|CAN_F8R2_FB12_Pos|macro|CAN_F8R2_FB12_Pos
DECL|CAN_F8R2_FB12|macro|CAN_F8R2_FB12
DECL|CAN_F8R2_FB13_Msk|macro|CAN_F8R2_FB13_Msk
DECL|CAN_F8R2_FB13_Pos|macro|CAN_F8R2_FB13_Pos
DECL|CAN_F8R2_FB13|macro|CAN_F8R2_FB13
DECL|CAN_F8R2_FB14_Msk|macro|CAN_F8R2_FB14_Msk
DECL|CAN_F8R2_FB14_Pos|macro|CAN_F8R2_FB14_Pos
DECL|CAN_F8R2_FB14|macro|CAN_F8R2_FB14
DECL|CAN_F8R2_FB15_Msk|macro|CAN_F8R2_FB15_Msk
DECL|CAN_F8R2_FB15_Pos|macro|CAN_F8R2_FB15_Pos
DECL|CAN_F8R2_FB15|macro|CAN_F8R2_FB15
DECL|CAN_F8R2_FB16_Msk|macro|CAN_F8R2_FB16_Msk
DECL|CAN_F8R2_FB16_Pos|macro|CAN_F8R2_FB16_Pos
DECL|CAN_F8R2_FB16|macro|CAN_F8R2_FB16
DECL|CAN_F8R2_FB17_Msk|macro|CAN_F8R2_FB17_Msk
DECL|CAN_F8R2_FB17_Pos|macro|CAN_F8R2_FB17_Pos
DECL|CAN_F8R2_FB17|macro|CAN_F8R2_FB17
DECL|CAN_F8R2_FB18_Msk|macro|CAN_F8R2_FB18_Msk
DECL|CAN_F8R2_FB18_Pos|macro|CAN_F8R2_FB18_Pos
DECL|CAN_F8R2_FB18|macro|CAN_F8R2_FB18
DECL|CAN_F8R2_FB19_Msk|macro|CAN_F8R2_FB19_Msk
DECL|CAN_F8R2_FB19_Pos|macro|CAN_F8R2_FB19_Pos
DECL|CAN_F8R2_FB19|macro|CAN_F8R2_FB19
DECL|CAN_F8R2_FB1_Msk|macro|CAN_F8R2_FB1_Msk
DECL|CAN_F8R2_FB1_Pos|macro|CAN_F8R2_FB1_Pos
DECL|CAN_F8R2_FB1|macro|CAN_F8R2_FB1
DECL|CAN_F8R2_FB20_Msk|macro|CAN_F8R2_FB20_Msk
DECL|CAN_F8R2_FB20_Pos|macro|CAN_F8R2_FB20_Pos
DECL|CAN_F8R2_FB20|macro|CAN_F8R2_FB20
DECL|CAN_F8R2_FB21_Msk|macro|CAN_F8R2_FB21_Msk
DECL|CAN_F8R2_FB21_Pos|macro|CAN_F8R2_FB21_Pos
DECL|CAN_F8R2_FB21|macro|CAN_F8R2_FB21
DECL|CAN_F8R2_FB22_Msk|macro|CAN_F8R2_FB22_Msk
DECL|CAN_F8R2_FB22_Pos|macro|CAN_F8R2_FB22_Pos
DECL|CAN_F8R2_FB22|macro|CAN_F8R2_FB22
DECL|CAN_F8R2_FB23_Msk|macro|CAN_F8R2_FB23_Msk
DECL|CAN_F8R2_FB23_Pos|macro|CAN_F8R2_FB23_Pos
DECL|CAN_F8R2_FB23|macro|CAN_F8R2_FB23
DECL|CAN_F8R2_FB24_Msk|macro|CAN_F8R2_FB24_Msk
DECL|CAN_F8R2_FB24_Pos|macro|CAN_F8R2_FB24_Pos
DECL|CAN_F8R2_FB24|macro|CAN_F8R2_FB24
DECL|CAN_F8R2_FB25_Msk|macro|CAN_F8R2_FB25_Msk
DECL|CAN_F8R2_FB25_Pos|macro|CAN_F8R2_FB25_Pos
DECL|CAN_F8R2_FB25|macro|CAN_F8R2_FB25
DECL|CAN_F8R2_FB26_Msk|macro|CAN_F8R2_FB26_Msk
DECL|CAN_F8R2_FB26_Pos|macro|CAN_F8R2_FB26_Pos
DECL|CAN_F8R2_FB26|macro|CAN_F8R2_FB26
DECL|CAN_F8R2_FB27_Msk|macro|CAN_F8R2_FB27_Msk
DECL|CAN_F8R2_FB27_Pos|macro|CAN_F8R2_FB27_Pos
DECL|CAN_F8R2_FB27|macro|CAN_F8R2_FB27
DECL|CAN_F8R2_FB28_Msk|macro|CAN_F8R2_FB28_Msk
DECL|CAN_F8R2_FB28_Pos|macro|CAN_F8R2_FB28_Pos
DECL|CAN_F8R2_FB28|macro|CAN_F8R2_FB28
DECL|CAN_F8R2_FB29_Msk|macro|CAN_F8R2_FB29_Msk
DECL|CAN_F8R2_FB29_Pos|macro|CAN_F8R2_FB29_Pos
DECL|CAN_F8R2_FB29|macro|CAN_F8R2_FB29
DECL|CAN_F8R2_FB2_Msk|macro|CAN_F8R2_FB2_Msk
DECL|CAN_F8R2_FB2_Pos|macro|CAN_F8R2_FB2_Pos
DECL|CAN_F8R2_FB2|macro|CAN_F8R2_FB2
DECL|CAN_F8R2_FB30_Msk|macro|CAN_F8R2_FB30_Msk
DECL|CAN_F8R2_FB30_Pos|macro|CAN_F8R2_FB30_Pos
DECL|CAN_F8R2_FB30|macro|CAN_F8R2_FB30
DECL|CAN_F8R2_FB31_Msk|macro|CAN_F8R2_FB31_Msk
DECL|CAN_F8R2_FB31_Pos|macro|CAN_F8R2_FB31_Pos
DECL|CAN_F8R2_FB31|macro|CAN_F8R2_FB31
DECL|CAN_F8R2_FB3_Msk|macro|CAN_F8R2_FB3_Msk
DECL|CAN_F8R2_FB3_Pos|macro|CAN_F8R2_FB3_Pos
DECL|CAN_F8R2_FB3|macro|CAN_F8R2_FB3
DECL|CAN_F8R2_FB4_Msk|macro|CAN_F8R2_FB4_Msk
DECL|CAN_F8R2_FB4_Pos|macro|CAN_F8R2_FB4_Pos
DECL|CAN_F8R2_FB4|macro|CAN_F8R2_FB4
DECL|CAN_F8R2_FB5_Msk|macro|CAN_F8R2_FB5_Msk
DECL|CAN_F8R2_FB5_Pos|macro|CAN_F8R2_FB5_Pos
DECL|CAN_F8R2_FB5|macro|CAN_F8R2_FB5
DECL|CAN_F8R2_FB6_Msk|macro|CAN_F8R2_FB6_Msk
DECL|CAN_F8R2_FB6_Pos|macro|CAN_F8R2_FB6_Pos
DECL|CAN_F8R2_FB6|macro|CAN_F8R2_FB6
DECL|CAN_F8R2_FB7_Msk|macro|CAN_F8R2_FB7_Msk
DECL|CAN_F8R2_FB7_Pos|macro|CAN_F8R2_FB7_Pos
DECL|CAN_F8R2_FB7|macro|CAN_F8R2_FB7
DECL|CAN_F8R2_FB8_Msk|macro|CAN_F8R2_FB8_Msk
DECL|CAN_F8R2_FB8_Pos|macro|CAN_F8R2_FB8_Pos
DECL|CAN_F8R2_FB8|macro|CAN_F8R2_FB8
DECL|CAN_F8R2_FB9_Msk|macro|CAN_F8R2_FB9_Msk
DECL|CAN_F8R2_FB9_Pos|macro|CAN_F8R2_FB9_Pos
DECL|CAN_F8R2_FB9|macro|CAN_F8R2_FB9
DECL|CAN_F9R1_FB0_Msk|macro|CAN_F9R1_FB0_Msk
DECL|CAN_F9R1_FB0_Pos|macro|CAN_F9R1_FB0_Pos
DECL|CAN_F9R1_FB0|macro|CAN_F9R1_FB0
DECL|CAN_F9R1_FB10_Msk|macro|CAN_F9R1_FB10_Msk
DECL|CAN_F9R1_FB10_Pos|macro|CAN_F9R1_FB10_Pos
DECL|CAN_F9R1_FB10|macro|CAN_F9R1_FB10
DECL|CAN_F9R1_FB11_Msk|macro|CAN_F9R1_FB11_Msk
DECL|CAN_F9R1_FB11_Pos|macro|CAN_F9R1_FB11_Pos
DECL|CAN_F9R1_FB11|macro|CAN_F9R1_FB11
DECL|CAN_F9R1_FB12_Msk|macro|CAN_F9R1_FB12_Msk
DECL|CAN_F9R1_FB12_Pos|macro|CAN_F9R1_FB12_Pos
DECL|CAN_F9R1_FB12|macro|CAN_F9R1_FB12
DECL|CAN_F9R1_FB13_Msk|macro|CAN_F9R1_FB13_Msk
DECL|CAN_F9R1_FB13_Pos|macro|CAN_F9R1_FB13_Pos
DECL|CAN_F9R1_FB13|macro|CAN_F9R1_FB13
DECL|CAN_F9R1_FB14_Msk|macro|CAN_F9R1_FB14_Msk
DECL|CAN_F9R1_FB14_Pos|macro|CAN_F9R1_FB14_Pos
DECL|CAN_F9R1_FB14|macro|CAN_F9R1_FB14
DECL|CAN_F9R1_FB15_Msk|macro|CAN_F9R1_FB15_Msk
DECL|CAN_F9R1_FB15_Pos|macro|CAN_F9R1_FB15_Pos
DECL|CAN_F9R1_FB15|macro|CAN_F9R1_FB15
DECL|CAN_F9R1_FB16_Msk|macro|CAN_F9R1_FB16_Msk
DECL|CAN_F9R1_FB16_Pos|macro|CAN_F9R1_FB16_Pos
DECL|CAN_F9R1_FB16|macro|CAN_F9R1_FB16
DECL|CAN_F9R1_FB17_Msk|macro|CAN_F9R1_FB17_Msk
DECL|CAN_F9R1_FB17_Pos|macro|CAN_F9R1_FB17_Pos
DECL|CAN_F9R1_FB17|macro|CAN_F9R1_FB17
DECL|CAN_F9R1_FB18_Msk|macro|CAN_F9R1_FB18_Msk
DECL|CAN_F9R1_FB18_Pos|macro|CAN_F9R1_FB18_Pos
DECL|CAN_F9R1_FB18|macro|CAN_F9R1_FB18
DECL|CAN_F9R1_FB19_Msk|macro|CAN_F9R1_FB19_Msk
DECL|CAN_F9R1_FB19_Pos|macro|CAN_F9R1_FB19_Pos
DECL|CAN_F9R1_FB19|macro|CAN_F9R1_FB19
DECL|CAN_F9R1_FB1_Msk|macro|CAN_F9R1_FB1_Msk
DECL|CAN_F9R1_FB1_Pos|macro|CAN_F9R1_FB1_Pos
DECL|CAN_F9R1_FB1|macro|CAN_F9R1_FB1
DECL|CAN_F9R1_FB20_Msk|macro|CAN_F9R1_FB20_Msk
DECL|CAN_F9R1_FB20_Pos|macro|CAN_F9R1_FB20_Pos
DECL|CAN_F9R1_FB20|macro|CAN_F9R1_FB20
DECL|CAN_F9R1_FB21_Msk|macro|CAN_F9R1_FB21_Msk
DECL|CAN_F9R1_FB21_Pos|macro|CAN_F9R1_FB21_Pos
DECL|CAN_F9R1_FB21|macro|CAN_F9R1_FB21
DECL|CAN_F9R1_FB22_Msk|macro|CAN_F9R1_FB22_Msk
DECL|CAN_F9R1_FB22_Pos|macro|CAN_F9R1_FB22_Pos
DECL|CAN_F9R1_FB22|macro|CAN_F9R1_FB22
DECL|CAN_F9R1_FB23_Msk|macro|CAN_F9R1_FB23_Msk
DECL|CAN_F9R1_FB23_Pos|macro|CAN_F9R1_FB23_Pos
DECL|CAN_F9R1_FB23|macro|CAN_F9R1_FB23
DECL|CAN_F9R1_FB24_Msk|macro|CAN_F9R1_FB24_Msk
DECL|CAN_F9R1_FB24_Pos|macro|CAN_F9R1_FB24_Pos
DECL|CAN_F9R1_FB24|macro|CAN_F9R1_FB24
DECL|CAN_F9R1_FB25_Msk|macro|CAN_F9R1_FB25_Msk
DECL|CAN_F9R1_FB25_Pos|macro|CAN_F9R1_FB25_Pos
DECL|CAN_F9R1_FB25|macro|CAN_F9R1_FB25
DECL|CAN_F9R1_FB26_Msk|macro|CAN_F9R1_FB26_Msk
DECL|CAN_F9R1_FB26_Pos|macro|CAN_F9R1_FB26_Pos
DECL|CAN_F9R1_FB26|macro|CAN_F9R1_FB26
DECL|CAN_F9R1_FB27_Msk|macro|CAN_F9R1_FB27_Msk
DECL|CAN_F9R1_FB27_Pos|macro|CAN_F9R1_FB27_Pos
DECL|CAN_F9R1_FB27|macro|CAN_F9R1_FB27
DECL|CAN_F9R1_FB28_Msk|macro|CAN_F9R1_FB28_Msk
DECL|CAN_F9R1_FB28_Pos|macro|CAN_F9R1_FB28_Pos
DECL|CAN_F9R1_FB28|macro|CAN_F9R1_FB28
DECL|CAN_F9R1_FB29_Msk|macro|CAN_F9R1_FB29_Msk
DECL|CAN_F9R1_FB29_Pos|macro|CAN_F9R1_FB29_Pos
DECL|CAN_F9R1_FB29|macro|CAN_F9R1_FB29
DECL|CAN_F9R1_FB2_Msk|macro|CAN_F9R1_FB2_Msk
DECL|CAN_F9R1_FB2_Pos|macro|CAN_F9R1_FB2_Pos
DECL|CAN_F9R1_FB2|macro|CAN_F9R1_FB2
DECL|CAN_F9R1_FB30_Msk|macro|CAN_F9R1_FB30_Msk
DECL|CAN_F9R1_FB30_Pos|macro|CAN_F9R1_FB30_Pos
DECL|CAN_F9R1_FB30|macro|CAN_F9R1_FB30
DECL|CAN_F9R1_FB31_Msk|macro|CAN_F9R1_FB31_Msk
DECL|CAN_F9R1_FB31_Pos|macro|CAN_F9R1_FB31_Pos
DECL|CAN_F9R1_FB31|macro|CAN_F9R1_FB31
DECL|CAN_F9R1_FB3_Msk|macro|CAN_F9R1_FB3_Msk
DECL|CAN_F9R1_FB3_Pos|macro|CAN_F9R1_FB3_Pos
DECL|CAN_F9R1_FB3|macro|CAN_F9R1_FB3
DECL|CAN_F9R1_FB4_Msk|macro|CAN_F9R1_FB4_Msk
DECL|CAN_F9R1_FB4_Pos|macro|CAN_F9R1_FB4_Pos
DECL|CAN_F9R1_FB4|macro|CAN_F9R1_FB4
DECL|CAN_F9R1_FB5_Msk|macro|CAN_F9R1_FB5_Msk
DECL|CAN_F9R1_FB5_Pos|macro|CAN_F9R1_FB5_Pos
DECL|CAN_F9R1_FB5|macro|CAN_F9R1_FB5
DECL|CAN_F9R1_FB6_Msk|macro|CAN_F9R1_FB6_Msk
DECL|CAN_F9R1_FB6_Pos|macro|CAN_F9R1_FB6_Pos
DECL|CAN_F9R1_FB6|macro|CAN_F9R1_FB6
DECL|CAN_F9R1_FB7_Msk|macro|CAN_F9R1_FB7_Msk
DECL|CAN_F9R1_FB7_Pos|macro|CAN_F9R1_FB7_Pos
DECL|CAN_F9R1_FB7|macro|CAN_F9R1_FB7
DECL|CAN_F9R1_FB8_Msk|macro|CAN_F9R1_FB8_Msk
DECL|CAN_F9R1_FB8_Pos|macro|CAN_F9R1_FB8_Pos
DECL|CAN_F9R1_FB8|macro|CAN_F9R1_FB8
DECL|CAN_F9R1_FB9_Msk|macro|CAN_F9R1_FB9_Msk
DECL|CAN_F9R1_FB9_Pos|macro|CAN_F9R1_FB9_Pos
DECL|CAN_F9R1_FB9|macro|CAN_F9R1_FB9
DECL|CAN_F9R2_FB0_Msk|macro|CAN_F9R2_FB0_Msk
DECL|CAN_F9R2_FB0_Pos|macro|CAN_F9R2_FB0_Pos
DECL|CAN_F9R2_FB0|macro|CAN_F9R2_FB0
DECL|CAN_F9R2_FB10_Msk|macro|CAN_F9R2_FB10_Msk
DECL|CAN_F9R2_FB10_Pos|macro|CAN_F9R2_FB10_Pos
DECL|CAN_F9R2_FB10|macro|CAN_F9R2_FB10
DECL|CAN_F9R2_FB11_Msk|macro|CAN_F9R2_FB11_Msk
DECL|CAN_F9R2_FB11_Pos|macro|CAN_F9R2_FB11_Pos
DECL|CAN_F9R2_FB11|macro|CAN_F9R2_FB11
DECL|CAN_F9R2_FB12_Msk|macro|CAN_F9R2_FB12_Msk
DECL|CAN_F9R2_FB12_Pos|macro|CAN_F9R2_FB12_Pos
DECL|CAN_F9R2_FB12|macro|CAN_F9R2_FB12
DECL|CAN_F9R2_FB13_Msk|macro|CAN_F9R2_FB13_Msk
DECL|CAN_F9R2_FB13_Pos|macro|CAN_F9R2_FB13_Pos
DECL|CAN_F9R2_FB13|macro|CAN_F9R2_FB13
DECL|CAN_F9R2_FB14_Msk|macro|CAN_F9R2_FB14_Msk
DECL|CAN_F9R2_FB14_Pos|macro|CAN_F9R2_FB14_Pos
DECL|CAN_F9R2_FB14|macro|CAN_F9R2_FB14
DECL|CAN_F9R2_FB15_Msk|macro|CAN_F9R2_FB15_Msk
DECL|CAN_F9R2_FB15_Pos|macro|CAN_F9R2_FB15_Pos
DECL|CAN_F9R2_FB15|macro|CAN_F9R2_FB15
DECL|CAN_F9R2_FB16_Msk|macro|CAN_F9R2_FB16_Msk
DECL|CAN_F9R2_FB16_Pos|macro|CAN_F9R2_FB16_Pos
DECL|CAN_F9R2_FB16|macro|CAN_F9R2_FB16
DECL|CAN_F9R2_FB17_Msk|macro|CAN_F9R2_FB17_Msk
DECL|CAN_F9R2_FB17_Pos|macro|CAN_F9R2_FB17_Pos
DECL|CAN_F9R2_FB17|macro|CAN_F9R2_FB17
DECL|CAN_F9R2_FB18_Msk|macro|CAN_F9R2_FB18_Msk
DECL|CAN_F9R2_FB18_Pos|macro|CAN_F9R2_FB18_Pos
DECL|CAN_F9R2_FB18|macro|CAN_F9R2_FB18
DECL|CAN_F9R2_FB19_Msk|macro|CAN_F9R2_FB19_Msk
DECL|CAN_F9R2_FB19_Pos|macro|CAN_F9R2_FB19_Pos
DECL|CAN_F9R2_FB19|macro|CAN_F9R2_FB19
DECL|CAN_F9R2_FB1_Msk|macro|CAN_F9R2_FB1_Msk
DECL|CAN_F9R2_FB1_Pos|macro|CAN_F9R2_FB1_Pos
DECL|CAN_F9R2_FB1|macro|CAN_F9R2_FB1
DECL|CAN_F9R2_FB20_Msk|macro|CAN_F9R2_FB20_Msk
DECL|CAN_F9R2_FB20_Pos|macro|CAN_F9R2_FB20_Pos
DECL|CAN_F9R2_FB20|macro|CAN_F9R2_FB20
DECL|CAN_F9R2_FB21_Msk|macro|CAN_F9R2_FB21_Msk
DECL|CAN_F9R2_FB21_Pos|macro|CAN_F9R2_FB21_Pos
DECL|CAN_F9R2_FB21|macro|CAN_F9R2_FB21
DECL|CAN_F9R2_FB22_Msk|macro|CAN_F9R2_FB22_Msk
DECL|CAN_F9R2_FB22_Pos|macro|CAN_F9R2_FB22_Pos
DECL|CAN_F9R2_FB22|macro|CAN_F9R2_FB22
DECL|CAN_F9R2_FB23_Msk|macro|CAN_F9R2_FB23_Msk
DECL|CAN_F9R2_FB23_Pos|macro|CAN_F9R2_FB23_Pos
DECL|CAN_F9R2_FB23|macro|CAN_F9R2_FB23
DECL|CAN_F9R2_FB24_Msk|macro|CAN_F9R2_FB24_Msk
DECL|CAN_F9R2_FB24_Pos|macro|CAN_F9R2_FB24_Pos
DECL|CAN_F9R2_FB24|macro|CAN_F9R2_FB24
DECL|CAN_F9R2_FB25_Msk|macro|CAN_F9R2_FB25_Msk
DECL|CAN_F9R2_FB25_Pos|macro|CAN_F9R2_FB25_Pos
DECL|CAN_F9R2_FB25|macro|CAN_F9R2_FB25
DECL|CAN_F9R2_FB26_Msk|macro|CAN_F9R2_FB26_Msk
DECL|CAN_F9R2_FB26_Pos|macro|CAN_F9R2_FB26_Pos
DECL|CAN_F9R2_FB26|macro|CAN_F9R2_FB26
DECL|CAN_F9R2_FB27_Msk|macro|CAN_F9R2_FB27_Msk
DECL|CAN_F9R2_FB27_Pos|macro|CAN_F9R2_FB27_Pos
DECL|CAN_F9R2_FB27|macro|CAN_F9R2_FB27
DECL|CAN_F9R2_FB28_Msk|macro|CAN_F9R2_FB28_Msk
DECL|CAN_F9R2_FB28_Pos|macro|CAN_F9R2_FB28_Pos
DECL|CAN_F9R2_FB28|macro|CAN_F9R2_FB28
DECL|CAN_F9R2_FB29_Msk|macro|CAN_F9R2_FB29_Msk
DECL|CAN_F9R2_FB29_Pos|macro|CAN_F9R2_FB29_Pos
DECL|CAN_F9R2_FB29|macro|CAN_F9R2_FB29
DECL|CAN_F9R2_FB2_Msk|macro|CAN_F9R2_FB2_Msk
DECL|CAN_F9R2_FB2_Pos|macro|CAN_F9R2_FB2_Pos
DECL|CAN_F9R2_FB2|macro|CAN_F9R2_FB2
DECL|CAN_F9R2_FB30_Msk|macro|CAN_F9R2_FB30_Msk
DECL|CAN_F9R2_FB30_Pos|macro|CAN_F9R2_FB30_Pos
DECL|CAN_F9R2_FB30|macro|CAN_F9R2_FB30
DECL|CAN_F9R2_FB31_Msk|macro|CAN_F9R2_FB31_Msk
DECL|CAN_F9R2_FB31_Pos|macro|CAN_F9R2_FB31_Pos
DECL|CAN_F9R2_FB31|macro|CAN_F9R2_FB31
DECL|CAN_F9R2_FB3_Msk|macro|CAN_F9R2_FB3_Msk
DECL|CAN_F9R2_FB3_Pos|macro|CAN_F9R2_FB3_Pos
DECL|CAN_F9R2_FB3|macro|CAN_F9R2_FB3
DECL|CAN_F9R2_FB4_Msk|macro|CAN_F9R2_FB4_Msk
DECL|CAN_F9R2_FB4_Pos|macro|CAN_F9R2_FB4_Pos
DECL|CAN_F9R2_FB4|macro|CAN_F9R2_FB4
DECL|CAN_F9R2_FB5_Msk|macro|CAN_F9R2_FB5_Msk
DECL|CAN_F9R2_FB5_Pos|macro|CAN_F9R2_FB5_Pos
DECL|CAN_F9R2_FB5|macro|CAN_F9R2_FB5
DECL|CAN_F9R2_FB6_Msk|macro|CAN_F9R2_FB6_Msk
DECL|CAN_F9R2_FB6_Pos|macro|CAN_F9R2_FB6_Pos
DECL|CAN_F9R2_FB6|macro|CAN_F9R2_FB6
DECL|CAN_F9R2_FB7_Msk|macro|CAN_F9R2_FB7_Msk
DECL|CAN_F9R2_FB7_Pos|macro|CAN_F9R2_FB7_Pos
DECL|CAN_F9R2_FB7|macro|CAN_F9R2_FB7
DECL|CAN_F9R2_FB8_Msk|macro|CAN_F9R2_FB8_Msk
DECL|CAN_F9R2_FB8_Pos|macro|CAN_F9R2_FB8_Pos
DECL|CAN_F9R2_FB8|macro|CAN_F9R2_FB8
DECL|CAN_F9R2_FB9_Msk|macro|CAN_F9R2_FB9_Msk
DECL|CAN_F9R2_FB9_Pos|macro|CAN_F9R2_FB9_Pos
DECL|CAN_F9R2_FB9|macro|CAN_F9R2_FB9
DECL|CAN_FA1R_FACT0_Msk|macro|CAN_FA1R_FACT0_Msk
DECL|CAN_FA1R_FACT0_Pos|macro|CAN_FA1R_FACT0_Pos
DECL|CAN_FA1R_FACT0|macro|CAN_FA1R_FACT0
DECL|CAN_FA1R_FACT10_Msk|macro|CAN_FA1R_FACT10_Msk
DECL|CAN_FA1R_FACT10_Pos|macro|CAN_FA1R_FACT10_Pos
DECL|CAN_FA1R_FACT10|macro|CAN_FA1R_FACT10
DECL|CAN_FA1R_FACT11_Msk|macro|CAN_FA1R_FACT11_Msk
DECL|CAN_FA1R_FACT11_Pos|macro|CAN_FA1R_FACT11_Pos
DECL|CAN_FA1R_FACT11|macro|CAN_FA1R_FACT11
DECL|CAN_FA1R_FACT12_Msk|macro|CAN_FA1R_FACT12_Msk
DECL|CAN_FA1R_FACT12_Pos|macro|CAN_FA1R_FACT12_Pos
DECL|CAN_FA1R_FACT12|macro|CAN_FA1R_FACT12
DECL|CAN_FA1R_FACT13_Msk|macro|CAN_FA1R_FACT13_Msk
DECL|CAN_FA1R_FACT13_Pos|macro|CAN_FA1R_FACT13_Pos
DECL|CAN_FA1R_FACT13|macro|CAN_FA1R_FACT13
DECL|CAN_FA1R_FACT1_Msk|macro|CAN_FA1R_FACT1_Msk
DECL|CAN_FA1R_FACT1_Pos|macro|CAN_FA1R_FACT1_Pos
DECL|CAN_FA1R_FACT1|macro|CAN_FA1R_FACT1
DECL|CAN_FA1R_FACT2_Msk|macro|CAN_FA1R_FACT2_Msk
DECL|CAN_FA1R_FACT2_Pos|macro|CAN_FA1R_FACT2_Pos
DECL|CAN_FA1R_FACT2|macro|CAN_FA1R_FACT2
DECL|CAN_FA1R_FACT3_Msk|macro|CAN_FA1R_FACT3_Msk
DECL|CAN_FA1R_FACT3_Pos|macro|CAN_FA1R_FACT3_Pos
DECL|CAN_FA1R_FACT3|macro|CAN_FA1R_FACT3
DECL|CAN_FA1R_FACT4_Msk|macro|CAN_FA1R_FACT4_Msk
DECL|CAN_FA1R_FACT4_Pos|macro|CAN_FA1R_FACT4_Pos
DECL|CAN_FA1R_FACT4|macro|CAN_FA1R_FACT4
DECL|CAN_FA1R_FACT5_Msk|macro|CAN_FA1R_FACT5_Msk
DECL|CAN_FA1R_FACT5_Pos|macro|CAN_FA1R_FACT5_Pos
DECL|CAN_FA1R_FACT5|macro|CAN_FA1R_FACT5
DECL|CAN_FA1R_FACT6_Msk|macro|CAN_FA1R_FACT6_Msk
DECL|CAN_FA1R_FACT6_Pos|macro|CAN_FA1R_FACT6_Pos
DECL|CAN_FA1R_FACT6|macro|CAN_FA1R_FACT6
DECL|CAN_FA1R_FACT7_Msk|macro|CAN_FA1R_FACT7_Msk
DECL|CAN_FA1R_FACT7_Pos|macro|CAN_FA1R_FACT7_Pos
DECL|CAN_FA1R_FACT7|macro|CAN_FA1R_FACT7
DECL|CAN_FA1R_FACT8_Msk|macro|CAN_FA1R_FACT8_Msk
DECL|CAN_FA1R_FACT8_Pos|macro|CAN_FA1R_FACT8_Pos
DECL|CAN_FA1R_FACT8|macro|CAN_FA1R_FACT8
DECL|CAN_FA1R_FACT9_Msk|macro|CAN_FA1R_FACT9_Msk
DECL|CAN_FA1R_FACT9_Pos|macro|CAN_FA1R_FACT9_Pos
DECL|CAN_FA1R_FACT9|macro|CAN_FA1R_FACT9
DECL|CAN_FA1R_FACT_Msk|macro|CAN_FA1R_FACT_Msk
DECL|CAN_FA1R_FACT_Pos|macro|CAN_FA1R_FACT_Pos
DECL|CAN_FA1R_FACT|macro|CAN_FA1R_FACT
DECL|CAN_FFA1R_FFA0_Msk|macro|CAN_FFA1R_FFA0_Msk
DECL|CAN_FFA1R_FFA0_Pos|macro|CAN_FFA1R_FFA0_Pos
DECL|CAN_FFA1R_FFA0|macro|CAN_FFA1R_FFA0
DECL|CAN_FFA1R_FFA10_Msk|macro|CAN_FFA1R_FFA10_Msk
DECL|CAN_FFA1R_FFA10_Pos|macro|CAN_FFA1R_FFA10_Pos
DECL|CAN_FFA1R_FFA10|macro|CAN_FFA1R_FFA10
DECL|CAN_FFA1R_FFA11_Msk|macro|CAN_FFA1R_FFA11_Msk
DECL|CAN_FFA1R_FFA11_Pos|macro|CAN_FFA1R_FFA11_Pos
DECL|CAN_FFA1R_FFA11|macro|CAN_FFA1R_FFA11
DECL|CAN_FFA1R_FFA12_Msk|macro|CAN_FFA1R_FFA12_Msk
DECL|CAN_FFA1R_FFA12_Pos|macro|CAN_FFA1R_FFA12_Pos
DECL|CAN_FFA1R_FFA12|macro|CAN_FFA1R_FFA12
DECL|CAN_FFA1R_FFA13_Msk|macro|CAN_FFA1R_FFA13_Msk
DECL|CAN_FFA1R_FFA13_Pos|macro|CAN_FFA1R_FFA13_Pos
DECL|CAN_FFA1R_FFA13|macro|CAN_FFA1R_FFA13
DECL|CAN_FFA1R_FFA1_Msk|macro|CAN_FFA1R_FFA1_Msk
DECL|CAN_FFA1R_FFA1_Pos|macro|CAN_FFA1R_FFA1_Pos
DECL|CAN_FFA1R_FFA1|macro|CAN_FFA1R_FFA1
DECL|CAN_FFA1R_FFA2_Msk|macro|CAN_FFA1R_FFA2_Msk
DECL|CAN_FFA1R_FFA2_Pos|macro|CAN_FFA1R_FFA2_Pos
DECL|CAN_FFA1R_FFA2|macro|CAN_FFA1R_FFA2
DECL|CAN_FFA1R_FFA3_Msk|macro|CAN_FFA1R_FFA3_Msk
DECL|CAN_FFA1R_FFA3_Pos|macro|CAN_FFA1R_FFA3_Pos
DECL|CAN_FFA1R_FFA3|macro|CAN_FFA1R_FFA3
DECL|CAN_FFA1R_FFA4_Msk|macro|CAN_FFA1R_FFA4_Msk
DECL|CAN_FFA1R_FFA4_Pos|macro|CAN_FFA1R_FFA4_Pos
DECL|CAN_FFA1R_FFA4|macro|CAN_FFA1R_FFA4
DECL|CAN_FFA1R_FFA5_Msk|macro|CAN_FFA1R_FFA5_Msk
DECL|CAN_FFA1R_FFA5_Pos|macro|CAN_FFA1R_FFA5_Pos
DECL|CAN_FFA1R_FFA5|macro|CAN_FFA1R_FFA5
DECL|CAN_FFA1R_FFA6_Msk|macro|CAN_FFA1R_FFA6_Msk
DECL|CAN_FFA1R_FFA6_Pos|macro|CAN_FFA1R_FFA6_Pos
DECL|CAN_FFA1R_FFA6|macro|CAN_FFA1R_FFA6
DECL|CAN_FFA1R_FFA7_Msk|macro|CAN_FFA1R_FFA7_Msk
DECL|CAN_FFA1R_FFA7_Pos|macro|CAN_FFA1R_FFA7_Pos
DECL|CAN_FFA1R_FFA7|macro|CAN_FFA1R_FFA7
DECL|CAN_FFA1R_FFA8_Msk|macro|CAN_FFA1R_FFA8_Msk
DECL|CAN_FFA1R_FFA8_Pos|macro|CAN_FFA1R_FFA8_Pos
DECL|CAN_FFA1R_FFA8|macro|CAN_FFA1R_FFA8
DECL|CAN_FFA1R_FFA9_Msk|macro|CAN_FFA1R_FFA9_Msk
DECL|CAN_FFA1R_FFA9_Pos|macro|CAN_FFA1R_FFA9_Pos
DECL|CAN_FFA1R_FFA9|macro|CAN_FFA1R_FFA9
DECL|CAN_FFA1R_FFA_Msk|macro|CAN_FFA1R_FFA_Msk
DECL|CAN_FFA1R_FFA_Pos|macro|CAN_FFA1R_FFA_Pos
DECL|CAN_FFA1R_FFA|macro|CAN_FFA1R_FFA
DECL|CAN_FIFOMailBox_TypeDef|typedef|} CAN_FIFOMailBox_TypeDef;
DECL|CAN_FM1R_FBM0_Msk|macro|CAN_FM1R_FBM0_Msk
DECL|CAN_FM1R_FBM0_Pos|macro|CAN_FM1R_FBM0_Pos
DECL|CAN_FM1R_FBM0|macro|CAN_FM1R_FBM0
DECL|CAN_FM1R_FBM10_Msk|macro|CAN_FM1R_FBM10_Msk
DECL|CAN_FM1R_FBM10_Pos|macro|CAN_FM1R_FBM10_Pos
DECL|CAN_FM1R_FBM10|macro|CAN_FM1R_FBM10
DECL|CAN_FM1R_FBM11_Msk|macro|CAN_FM1R_FBM11_Msk
DECL|CAN_FM1R_FBM11_Pos|macro|CAN_FM1R_FBM11_Pos
DECL|CAN_FM1R_FBM11|macro|CAN_FM1R_FBM11
DECL|CAN_FM1R_FBM12_Msk|macro|CAN_FM1R_FBM12_Msk
DECL|CAN_FM1R_FBM12_Pos|macro|CAN_FM1R_FBM12_Pos
DECL|CAN_FM1R_FBM12|macro|CAN_FM1R_FBM12
DECL|CAN_FM1R_FBM13_Msk|macro|CAN_FM1R_FBM13_Msk
DECL|CAN_FM1R_FBM13_Pos|macro|CAN_FM1R_FBM13_Pos
DECL|CAN_FM1R_FBM13|macro|CAN_FM1R_FBM13
DECL|CAN_FM1R_FBM1_Msk|macro|CAN_FM1R_FBM1_Msk
DECL|CAN_FM1R_FBM1_Pos|macro|CAN_FM1R_FBM1_Pos
DECL|CAN_FM1R_FBM1|macro|CAN_FM1R_FBM1
DECL|CAN_FM1R_FBM2_Msk|macro|CAN_FM1R_FBM2_Msk
DECL|CAN_FM1R_FBM2_Pos|macro|CAN_FM1R_FBM2_Pos
DECL|CAN_FM1R_FBM2|macro|CAN_FM1R_FBM2
DECL|CAN_FM1R_FBM3_Msk|macro|CAN_FM1R_FBM3_Msk
DECL|CAN_FM1R_FBM3_Pos|macro|CAN_FM1R_FBM3_Pos
DECL|CAN_FM1R_FBM3|macro|CAN_FM1R_FBM3
DECL|CAN_FM1R_FBM4_Msk|macro|CAN_FM1R_FBM4_Msk
DECL|CAN_FM1R_FBM4_Pos|macro|CAN_FM1R_FBM4_Pos
DECL|CAN_FM1R_FBM4|macro|CAN_FM1R_FBM4
DECL|CAN_FM1R_FBM5_Msk|macro|CAN_FM1R_FBM5_Msk
DECL|CAN_FM1R_FBM5_Pos|macro|CAN_FM1R_FBM5_Pos
DECL|CAN_FM1R_FBM5|macro|CAN_FM1R_FBM5
DECL|CAN_FM1R_FBM6_Msk|macro|CAN_FM1R_FBM6_Msk
DECL|CAN_FM1R_FBM6_Pos|macro|CAN_FM1R_FBM6_Pos
DECL|CAN_FM1R_FBM6|macro|CAN_FM1R_FBM6
DECL|CAN_FM1R_FBM7_Msk|macro|CAN_FM1R_FBM7_Msk
DECL|CAN_FM1R_FBM7_Pos|macro|CAN_FM1R_FBM7_Pos
DECL|CAN_FM1R_FBM7|macro|CAN_FM1R_FBM7
DECL|CAN_FM1R_FBM8_Msk|macro|CAN_FM1R_FBM8_Msk
DECL|CAN_FM1R_FBM8_Pos|macro|CAN_FM1R_FBM8_Pos
DECL|CAN_FM1R_FBM8|macro|CAN_FM1R_FBM8
DECL|CAN_FM1R_FBM9_Msk|macro|CAN_FM1R_FBM9_Msk
DECL|CAN_FM1R_FBM9_Pos|macro|CAN_FM1R_FBM9_Pos
DECL|CAN_FM1R_FBM9|macro|CAN_FM1R_FBM9
DECL|CAN_FM1R_FBM_Msk|macro|CAN_FM1R_FBM_Msk
DECL|CAN_FM1R_FBM_Pos|macro|CAN_FM1R_FBM_Pos
DECL|CAN_FM1R_FBM|macro|CAN_FM1R_FBM
DECL|CAN_FMR_FINIT_Msk|macro|CAN_FMR_FINIT_Msk
DECL|CAN_FMR_FINIT_Pos|macro|CAN_FMR_FINIT_Pos
DECL|CAN_FMR_FINIT|macro|CAN_FMR_FINIT
DECL|CAN_FS1R_FSC0_Msk|macro|CAN_FS1R_FSC0_Msk
DECL|CAN_FS1R_FSC0_Pos|macro|CAN_FS1R_FSC0_Pos
DECL|CAN_FS1R_FSC0|macro|CAN_FS1R_FSC0
DECL|CAN_FS1R_FSC10_Msk|macro|CAN_FS1R_FSC10_Msk
DECL|CAN_FS1R_FSC10_Pos|macro|CAN_FS1R_FSC10_Pos
DECL|CAN_FS1R_FSC10|macro|CAN_FS1R_FSC10
DECL|CAN_FS1R_FSC11_Msk|macro|CAN_FS1R_FSC11_Msk
DECL|CAN_FS1R_FSC11_Pos|macro|CAN_FS1R_FSC11_Pos
DECL|CAN_FS1R_FSC11|macro|CAN_FS1R_FSC11
DECL|CAN_FS1R_FSC12_Msk|macro|CAN_FS1R_FSC12_Msk
DECL|CAN_FS1R_FSC12_Pos|macro|CAN_FS1R_FSC12_Pos
DECL|CAN_FS1R_FSC12|macro|CAN_FS1R_FSC12
DECL|CAN_FS1R_FSC13_Msk|macro|CAN_FS1R_FSC13_Msk
DECL|CAN_FS1R_FSC13_Pos|macro|CAN_FS1R_FSC13_Pos
DECL|CAN_FS1R_FSC13|macro|CAN_FS1R_FSC13
DECL|CAN_FS1R_FSC1_Msk|macro|CAN_FS1R_FSC1_Msk
DECL|CAN_FS1R_FSC1_Pos|macro|CAN_FS1R_FSC1_Pos
DECL|CAN_FS1R_FSC1|macro|CAN_FS1R_FSC1
DECL|CAN_FS1R_FSC2_Msk|macro|CAN_FS1R_FSC2_Msk
DECL|CAN_FS1R_FSC2_Pos|macro|CAN_FS1R_FSC2_Pos
DECL|CAN_FS1R_FSC2|macro|CAN_FS1R_FSC2
DECL|CAN_FS1R_FSC3_Msk|macro|CAN_FS1R_FSC3_Msk
DECL|CAN_FS1R_FSC3_Pos|macro|CAN_FS1R_FSC3_Pos
DECL|CAN_FS1R_FSC3|macro|CAN_FS1R_FSC3
DECL|CAN_FS1R_FSC4_Msk|macro|CAN_FS1R_FSC4_Msk
DECL|CAN_FS1R_FSC4_Pos|macro|CAN_FS1R_FSC4_Pos
DECL|CAN_FS1R_FSC4|macro|CAN_FS1R_FSC4
DECL|CAN_FS1R_FSC5_Msk|macro|CAN_FS1R_FSC5_Msk
DECL|CAN_FS1R_FSC5_Pos|macro|CAN_FS1R_FSC5_Pos
DECL|CAN_FS1R_FSC5|macro|CAN_FS1R_FSC5
DECL|CAN_FS1R_FSC6_Msk|macro|CAN_FS1R_FSC6_Msk
DECL|CAN_FS1R_FSC6_Pos|macro|CAN_FS1R_FSC6_Pos
DECL|CAN_FS1R_FSC6|macro|CAN_FS1R_FSC6
DECL|CAN_FS1R_FSC7_Msk|macro|CAN_FS1R_FSC7_Msk
DECL|CAN_FS1R_FSC7_Pos|macro|CAN_FS1R_FSC7_Pos
DECL|CAN_FS1R_FSC7|macro|CAN_FS1R_FSC7
DECL|CAN_FS1R_FSC8_Msk|macro|CAN_FS1R_FSC8_Msk
DECL|CAN_FS1R_FSC8_Pos|macro|CAN_FS1R_FSC8_Pos
DECL|CAN_FS1R_FSC8|macro|CAN_FS1R_FSC8
DECL|CAN_FS1R_FSC9_Msk|macro|CAN_FS1R_FSC9_Msk
DECL|CAN_FS1R_FSC9_Pos|macro|CAN_FS1R_FSC9_Pos
DECL|CAN_FS1R_FSC9|macro|CAN_FS1R_FSC9
DECL|CAN_FS1R_FSC_Msk|macro|CAN_FS1R_FSC_Msk
DECL|CAN_FS1R_FSC_Pos|macro|CAN_FS1R_FSC_Pos
DECL|CAN_FS1R_FSC|macro|CAN_FS1R_FSC
DECL|CAN_FilterRegister_TypeDef|typedef|} CAN_FilterRegister_TypeDef;
DECL|CAN_IER_BOFIE_Msk|macro|CAN_IER_BOFIE_Msk
DECL|CAN_IER_BOFIE_Pos|macro|CAN_IER_BOFIE_Pos
DECL|CAN_IER_BOFIE|macro|CAN_IER_BOFIE
DECL|CAN_IER_EPVIE_Msk|macro|CAN_IER_EPVIE_Msk
DECL|CAN_IER_EPVIE_Pos|macro|CAN_IER_EPVIE_Pos
DECL|CAN_IER_EPVIE|macro|CAN_IER_EPVIE
DECL|CAN_IER_ERRIE_Msk|macro|CAN_IER_ERRIE_Msk
DECL|CAN_IER_ERRIE_Pos|macro|CAN_IER_ERRIE_Pos
DECL|CAN_IER_ERRIE|macro|CAN_IER_ERRIE
DECL|CAN_IER_EWGIE_Msk|macro|CAN_IER_EWGIE_Msk
DECL|CAN_IER_EWGIE_Pos|macro|CAN_IER_EWGIE_Pos
DECL|CAN_IER_EWGIE|macro|CAN_IER_EWGIE
DECL|CAN_IER_FFIE0_Msk|macro|CAN_IER_FFIE0_Msk
DECL|CAN_IER_FFIE0_Pos|macro|CAN_IER_FFIE0_Pos
DECL|CAN_IER_FFIE0|macro|CAN_IER_FFIE0
DECL|CAN_IER_FFIE1_Msk|macro|CAN_IER_FFIE1_Msk
DECL|CAN_IER_FFIE1_Pos|macro|CAN_IER_FFIE1_Pos
DECL|CAN_IER_FFIE1|macro|CAN_IER_FFIE1
DECL|CAN_IER_FMPIE0_Msk|macro|CAN_IER_FMPIE0_Msk
DECL|CAN_IER_FMPIE0_Pos|macro|CAN_IER_FMPIE0_Pos
DECL|CAN_IER_FMPIE0|macro|CAN_IER_FMPIE0
DECL|CAN_IER_FMPIE1_Msk|macro|CAN_IER_FMPIE1_Msk
DECL|CAN_IER_FMPIE1_Pos|macro|CAN_IER_FMPIE1_Pos
DECL|CAN_IER_FMPIE1|macro|CAN_IER_FMPIE1
DECL|CAN_IER_FOVIE0_Msk|macro|CAN_IER_FOVIE0_Msk
DECL|CAN_IER_FOVIE0_Pos|macro|CAN_IER_FOVIE0_Pos
DECL|CAN_IER_FOVIE0|macro|CAN_IER_FOVIE0
DECL|CAN_IER_FOVIE1_Msk|macro|CAN_IER_FOVIE1_Msk
DECL|CAN_IER_FOVIE1_Pos|macro|CAN_IER_FOVIE1_Pos
DECL|CAN_IER_FOVIE1|macro|CAN_IER_FOVIE1
DECL|CAN_IER_LECIE_Msk|macro|CAN_IER_LECIE_Msk
DECL|CAN_IER_LECIE_Pos|macro|CAN_IER_LECIE_Pos
DECL|CAN_IER_LECIE|macro|CAN_IER_LECIE
DECL|CAN_IER_SLKIE_Msk|macro|CAN_IER_SLKIE_Msk
DECL|CAN_IER_SLKIE_Pos|macro|CAN_IER_SLKIE_Pos
DECL|CAN_IER_SLKIE|macro|CAN_IER_SLKIE
DECL|CAN_IER_TMEIE_Msk|macro|CAN_IER_TMEIE_Msk
DECL|CAN_IER_TMEIE_Pos|macro|CAN_IER_TMEIE_Pos
DECL|CAN_IER_TMEIE|macro|CAN_IER_TMEIE
DECL|CAN_IER_WKUIE_Msk|macro|CAN_IER_WKUIE_Msk
DECL|CAN_IER_WKUIE_Pos|macro|CAN_IER_WKUIE_Pos
DECL|CAN_IER_WKUIE|macro|CAN_IER_WKUIE
DECL|CAN_MCR_ABOM_Msk|macro|CAN_MCR_ABOM_Msk
DECL|CAN_MCR_ABOM_Pos|macro|CAN_MCR_ABOM_Pos
DECL|CAN_MCR_ABOM|macro|CAN_MCR_ABOM
DECL|CAN_MCR_AWUM_Msk|macro|CAN_MCR_AWUM_Msk
DECL|CAN_MCR_AWUM_Pos|macro|CAN_MCR_AWUM_Pos
DECL|CAN_MCR_AWUM|macro|CAN_MCR_AWUM
DECL|CAN_MCR_INRQ_Msk|macro|CAN_MCR_INRQ_Msk
DECL|CAN_MCR_INRQ_Pos|macro|CAN_MCR_INRQ_Pos
DECL|CAN_MCR_INRQ|macro|CAN_MCR_INRQ
DECL|CAN_MCR_NART_Msk|macro|CAN_MCR_NART_Msk
DECL|CAN_MCR_NART_Pos|macro|CAN_MCR_NART_Pos
DECL|CAN_MCR_NART|macro|CAN_MCR_NART
DECL|CAN_MCR_RESET_Msk|macro|CAN_MCR_RESET_Msk
DECL|CAN_MCR_RESET_Pos|macro|CAN_MCR_RESET_Pos
DECL|CAN_MCR_RESET|macro|CAN_MCR_RESET
DECL|CAN_MCR_RFLM_Msk|macro|CAN_MCR_RFLM_Msk
DECL|CAN_MCR_RFLM_Pos|macro|CAN_MCR_RFLM_Pos
DECL|CAN_MCR_RFLM|macro|CAN_MCR_RFLM
DECL|CAN_MCR_SLEEP_Msk|macro|CAN_MCR_SLEEP_Msk
DECL|CAN_MCR_SLEEP_Pos|macro|CAN_MCR_SLEEP_Pos
DECL|CAN_MCR_SLEEP|macro|CAN_MCR_SLEEP
DECL|CAN_MCR_TTCM_Msk|macro|CAN_MCR_TTCM_Msk
DECL|CAN_MCR_TTCM_Pos|macro|CAN_MCR_TTCM_Pos
DECL|CAN_MCR_TTCM|macro|CAN_MCR_TTCM
DECL|CAN_MCR_TXFP_Msk|macro|CAN_MCR_TXFP_Msk
DECL|CAN_MCR_TXFP_Pos|macro|CAN_MCR_TXFP_Pos
DECL|CAN_MCR_TXFP|macro|CAN_MCR_TXFP
DECL|CAN_MSR_ERRI_Msk|macro|CAN_MSR_ERRI_Msk
DECL|CAN_MSR_ERRI_Pos|macro|CAN_MSR_ERRI_Pos
DECL|CAN_MSR_ERRI|macro|CAN_MSR_ERRI
DECL|CAN_MSR_INAK_Msk|macro|CAN_MSR_INAK_Msk
DECL|CAN_MSR_INAK_Pos|macro|CAN_MSR_INAK_Pos
DECL|CAN_MSR_INAK|macro|CAN_MSR_INAK
DECL|CAN_MSR_RXM_Msk|macro|CAN_MSR_RXM_Msk
DECL|CAN_MSR_RXM_Pos|macro|CAN_MSR_RXM_Pos
DECL|CAN_MSR_RXM|macro|CAN_MSR_RXM
DECL|CAN_MSR_RX_Msk|macro|CAN_MSR_RX_Msk
DECL|CAN_MSR_RX_Pos|macro|CAN_MSR_RX_Pos
DECL|CAN_MSR_RX|macro|CAN_MSR_RX
DECL|CAN_MSR_SAMP_Msk|macro|CAN_MSR_SAMP_Msk
DECL|CAN_MSR_SAMP_Pos|macro|CAN_MSR_SAMP_Pos
DECL|CAN_MSR_SAMP|macro|CAN_MSR_SAMP
DECL|CAN_MSR_SLAKI_Msk|macro|CAN_MSR_SLAKI_Msk
DECL|CAN_MSR_SLAKI_Pos|macro|CAN_MSR_SLAKI_Pos
DECL|CAN_MSR_SLAKI|macro|CAN_MSR_SLAKI
DECL|CAN_MSR_SLAK_Msk|macro|CAN_MSR_SLAK_Msk
DECL|CAN_MSR_SLAK_Pos|macro|CAN_MSR_SLAK_Pos
DECL|CAN_MSR_SLAK|macro|CAN_MSR_SLAK
DECL|CAN_MSR_TXM_Msk|macro|CAN_MSR_TXM_Msk
DECL|CAN_MSR_TXM_Pos|macro|CAN_MSR_TXM_Pos
DECL|CAN_MSR_TXM|macro|CAN_MSR_TXM
DECL|CAN_MSR_WKUI_Msk|macro|CAN_MSR_WKUI_Msk
DECL|CAN_MSR_WKUI_Pos|macro|CAN_MSR_WKUI_Pos
DECL|CAN_MSR_WKUI|macro|CAN_MSR_WKUI
DECL|CAN_RDH0R_DATA4_Msk|macro|CAN_RDH0R_DATA4_Msk
DECL|CAN_RDH0R_DATA4_Pos|macro|CAN_RDH0R_DATA4_Pos
DECL|CAN_RDH0R_DATA4|macro|CAN_RDH0R_DATA4
DECL|CAN_RDH0R_DATA5_Msk|macro|CAN_RDH0R_DATA5_Msk
DECL|CAN_RDH0R_DATA5_Pos|macro|CAN_RDH0R_DATA5_Pos
DECL|CAN_RDH0R_DATA5|macro|CAN_RDH0R_DATA5
DECL|CAN_RDH0R_DATA6_Msk|macro|CAN_RDH0R_DATA6_Msk
DECL|CAN_RDH0R_DATA6_Pos|macro|CAN_RDH0R_DATA6_Pos
DECL|CAN_RDH0R_DATA6|macro|CAN_RDH0R_DATA6
DECL|CAN_RDH0R_DATA7_Msk|macro|CAN_RDH0R_DATA7_Msk
DECL|CAN_RDH0R_DATA7_Pos|macro|CAN_RDH0R_DATA7_Pos
DECL|CAN_RDH0R_DATA7|macro|CAN_RDH0R_DATA7
DECL|CAN_RDH1R_DATA4_Msk|macro|CAN_RDH1R_DATA4_Msk
DECL|CAN_RDH1R_DATA4_Pos|macro|CAN_RDH1R_DATA4_Pos
DECL|CAN_RDH1R_DATA4|macro|CAN_RDH1R_DATA4
DECL|CAN_RDH1R_DATA5_Msk|macro|CAN_RDH1R_DATA5_Msk
DECL|CAN_RDH1R_DATA5_Pos|macro|CAN_RDH1R_DATA5_Pos
DECL|CAN_RDH1R_DATA5|macro|CAN_RDH1R_DATA5
DECL|CAN_RDH1R_DATA6_Msk|macro|CAN_RDH1R_DATA6_Msk
DECL|CAN_RDH1R_DATA6_Pos|macro|CAN_RDH1R_DATA6_Pos
DECL|CAN_RDH1R_DATA6|macro|CAN_RDH1R_DATA6
DECL|CAN_RDH1R_DATA7_Msk|macro|CAN_RDH1R_DATA7_Msk
DECL|CAN_RDH1R_DATA7_Pos|macro|CAN_RDH1R_DATA7_Pos
DECL|CAN_RDH1R_DATA7|macro|CAN_RDH1R_DATA7
DECL|CAN_RDL0R_DATA0_Msk|macro|CAN_RDL0R_DATA0_Msk
DECL|CAN_RDL0R_DATA0_Pos|macro|CAN_RDL0R_DATA0_Pos
DECL|CAN_RDL0R_DATA0|macro|CAN_RDL0R_DATA0
DECL|CAN_RDL0R_DATA1_Msk|macro|CAN_RDL0R_DATA1_Msk
DECL|CAN_RDL0R_DATA1_Pos|macro|CAN_RDL0R_DATA1_Pos
DECL|CAN_RDL0R_DATA1|macro|CAN_RDL0R_DATA1
DECL|CAN_RDL0R_DATA2_Msk|macro|CAN_RDL0R_DATA2_Msk
DECL|CAN_RDL0R_DATA2_Pos|macro|CAN_RDL0R_DATA2_Pos
DECL|CAN_RDL0R_DATA2|macro|CAN_RDL0R_DATA2
DECL|CAN_RDL0R_DATA3_Msk|macro|CAN_RDL0R_DATA3_Msk
DECL|CAN_RDL0R_DATA3_Pos|macro|CAN_RDL0R_DATA3_Pos
DECL|CAN_RDL0R_DATA3|macro|CAN_RDL0R_DATA3
DECL|CAN_RDL1R_DATA0_Msk|macro|CAN_RDL1R_DATA0_Msk
DECL|CAN_RDL1R_DATA0_Pos|macro|CAN_RDL1R_DATA0_Pos
DECL|CAN_RDL1R_DATA0|macro|CAN_RDL1R_DATA0
DECL|CAN_RDL1R_DATA1_Msk|macro|CAN_RDL1R_DATA1_Msk
DECL|CAN_RDL1R_DATA1_Pos|macro|CAN_RDL1R_DATA1_Pos
DECL|CAN_RDL1R_DATA1|macro|CAN_RDL1R_DATA1
DECL|CAN_RDL1R_DATA2_Msk|macro|CAN_RDL1R_DATA2_Msk
DECL|CAN_RDL1R_DATA2_Pos|macro|CAN_RDL1R_DATA2_Pos
DECL|CAN_RDL1R_DATA2|macro|CAN_RDL1R_DATA2
DECL|CAN_RDL1R_DATA3_Msk|macro|CAN_RDL1R_DATA3_Msk
DECL|CAN_RDL1R_DATA3_Pos|macro|CAN_RDL1R_DATA3_Pos
DECL|CAN_RDL1R_DATA3|macro|CAN_RDL1R_DATA3
DECL|CAN_RDT0R_DLC_Msk|macro|CAN_RDT0R_DLC_Msk
DECL|CAN_RDT0R_DLC_Pos|macro|CAN_RDT0R_DLC_Pos
DECL|CAN_RDT0R_DLC|macro|CAN_RDT0R_DLC
DECL|CAN_RDT0R_FMI_Msk|macro|CAN_RDT0R_FMI_Msk
DECL|CAN_RDT0R_FMI_Pos|macro|CAN_RDT0R_FMI_Pos
DECL|CAN_RDT0R_FMI|macro|CAN_RDT0R_FMI
DECL|CAN_RDT0R_TIME_Msk|macro|CAN_RDT0R_TIME_Msk
DECL|CAN_RDT0R_TIME_Pos|macro|CAN_RDT0R_TIME_Pos
DECL|CAN_RDT0R_TIME|macro|CAN_RDT0R_TIME
DECL|CAN_RDT1R_DLC_Msk|macro|CAN_RDT1R_DLC_Msk
DECL|CAN_RDT1R_DLC_Pos|macro|CAN_RDT1R_DLC_Pos
DECL|CAN_RDT1R_DLC|macro|CAN_RDT1R_DLC
DECL|CAN_RDT1R_FMI_Msk|macro|CAN_RDT1R_FMI_Msk
DECL|CAN_RDT1R_FMI_Pos|macro|CAN_RDT1R_FMI_Pos
DECL|CAN_RDT1R_FMI|macro|CAN_RDT1R_FMI
DECL|CAN_RDT1R_TIME_Msk|macro|CAN_RDT1R_TIME_Msk
DECL|CAN_RDT1R_TIME_Pos|macro|CAN_RDT1R_TIME_Pos
DECL|CAN_RDT1R_TIME|macro|CAN_RDT1R_TIME
DECL|CAN_RF0R_FMP0_Msk|macro|CAN_RF0R_FMP0_Msk
DECL|CAN_RF0R_FMP0_Pos|macro|CAN_RF0R_FMP0_Pos
DECL|CAN_RF0R_FMP0|macro|CAN_RF0R_FMP0
DECL|CAN_RF0R_FOVR0_Msk|macro|CAN_RF0R_FOVR0_Msk
DECL|CAN_RF0R_FOVR0_Pos|macro|CAN_RF0R_FOVR0_Pos
DECL|CAN_RF0R_FOVR0|macro|CAN_RF0R_FOVR0
DECL|CAN_RF0R_FULL0_Msk|macro|CAN_RF0R_FULL0_Msk
DECL|CAN_RF0R_FULL0_Pos|macro|CAN_RF0R_FULL0_Pos
DECL|CAN_RF0R_FULL0|macro|CAN_RF0R_FULL0
DECL|CAN_RF0R_RFOM0_Msk|macro|CAN_RF0R_RFOM0_Msk
DECL|CAN_RF0R_RFOM0_Pos|macro|CAN_RF0R_RFOM0_Pos
DECL|CAN_RF0R_RFOM0|macro|CAN_RF0R_RFOM0
DECL|CAN_RF1R_FMP1_Msk|macro|CAN_RF1R_FMP1_Msk
DECL|CAN_RF1R_FMP1_Pos|macro|CAN_RF1R_FMP1_Pos
DECL|CAN_RF1R_FMP1|macro|CAN_RF1R_FMP1
DECL|CAN_RF1R_FOVR1_Msk|macro|CAN_RF1R_FOVR1_Msk
DECL|CAN_RF1R_FOVR1_Pos|macro|CAN_RF1R_FOVR1_Pos
DECL|CAN_RF1R_FOVR1|macro|CAN_RF1R_FOVR1
DECL|CAN_RF1R_FULL1_Msk|macro|CAN_RF1R_FULL1_Msk
DECL|CAN_RF1R_FULL1_Pos|macro|CAN_RF1R_FULL1_Pos
DECL|CAN_RF1R_FULL1|macro|CAN_RF1R_FULL1
DECL|CAN_RF1R_RFOM1_Msk|macro|CAN_RF1R_RFOM1_Msk
DECL|CAN_RF1R_RFOM1_Pos|macro|CAN_RF1R_RFOM1_Pos
DECL|CAN_RF1R_RFOM1|macro|CAN_RF1R_RFOM1
DECL|CAN_RI0R_EXID_Msk|macro|CAN_RI0R_EXID_Msk
DECL|CAN_RI0R_EXID_Pos|macro|CAN_RI0R_EXID_Pos
DECL|CAN_RI0R_EXID|macro|CAN_RI0R_EXID
DECL|CAN_RI0R_IDE_Msk|macro|CAN_RI0R_IDE_Msk
DECL|CAN_RI0R_IDE_Pos|macro|CAN_RI0R_IDE_Pos
DECL|CAN_RI0R_IDE|macro|CAN_RI0R_IDE
DECL|CAN_RI0R_RTR_Msk|macro|CAN_RI0R_RTR_Msk
DECL|CAN_RI0R_RTR_Pos|macro|CAN_RI0R_RTR_Pos
DECL|CAN_RI0R_RTR|macro|CAN_RI0R_RTR
DECL|CAN_RI0R_STID_Msk|macro|CAN_RI0R_STID_Msk
DECL|CAN_RI0R_STID_Pos|macro|CAN_RI0R_STID_Pos
DECL|CAN_RI0R_STID|macro|CAN_RI0R_STID
DECL|CAN_RI1R_EXID_Msk|macro|CAN_RI1R_EXID_Msk
DECL|CAN_RI1R_EXID_Pos|macro|CAN_RI1R_EXID_Pos
DECL|CAN_RI1R_EXID|macro|CAN_RI1R_EXID
DECL|CAN_RI1R_IDE_Msk|macro|CAN_RI1R_IDE_Msk
DECL|CAN_RI1R_IDE_Pos|macro|CAN_RI1R_IDE_Pos
DECL|CAN_RI1R_IDE|macro|CAN_RI1R_IDE
DECL|CAN_RI1R_RTR_Msk|macro|CAN_RI1R_RTR_Msk
DECL|CAN_RI1R_RTR_Pos|macro|CAN_RI1R_RTR_Pos
DECL|CAN_RI1R_RTR|macro|CAN_RI1R_RTR
DECL|CAN_RI1R_STID_Msk|macro|CAN_RI1R_STID_Msk
DECL|CAN_RI1R_STID_Pos|macro|CAN_RI1R_STID_Pos
DECL|CAN_RI1R_STID|macro|CAN_RI1R_STID
DECL|CAN_TDH0R_DATA4_Msk|macro|CAN_TDH0R_DATA4_Msk
DECL|CAN_TDH0R_DATA4_Pos|macro|CAN_TDH0R_DATA4_Pos
DECL|CAN_TDH0R_DATA4|macro|CAN_TDH0R_DATA4
DECL|CAN_TDH0R_DATA5_Msk|macro|CAN_TDH0R_DATA5_Msk
DECL|CAN_TDH0R_DATA5_Pos|macro|CAN_TDH0R_DATA5_Pos
DECL|CAN_TDH0R_DATA5|macro|CAN_TDH0R_DATA5
DECL|CAN_TDH0R_DATA6_Msk|macro|CAN_TDH0R_DATA6_Msk
DECL|CAN_TDH0R_DATA6_Pos|macro|CAN_TDH0R_DATA6_Pos
DECL|CAN_TDH0R_DATA6|macro|CAN_TDH0R_DATA6
DECL|CAN_TDH0R_DATA7_Msk|macro|CAN_TDH0R_DATA7_Msk
DECL|CAN_TDH0R_DATA7_Pos|macro|CAN_TDH0R_DATA7_Pos
DECL|CAN_TDH0R_DATA7|macro|CAN_TDH0R_DATA7
DECL|CAN_TDH1R_DATA4_Msk|macro|CAN_TDH1R_DATA4_Msk
DECL|CAN_TDH1R_DATA4_Pos|macro|CAN_TDH1R_DATA4_Pos
DECL|CAN_TDH1R_DATA4|macro|CAN_TDH1R_DATA4
DECL|CAN_TDH1R_DATA5_Msk|macro|CAN_TDH1R_DATA5_Msk
DECL|CAN_TDH1R_DATA5_Pos|macro|CAN_TDH1R_DATA5_Pos
DECL|CAN_TDH1R_DATA5|macro|CAN_TDH1R_DATA5
DECL|CAN_TDH1R_DATA6_Msk|macro|CAN_TDH1R_DATA6_Msk
DECL|CAN_TDH1R_DATA6_Pos|macro|CAN_TDH1R_DATA6_Pos
DECL|CAN_TDH1R_DATA6|macro|CAN_TDH1R_DATA6
DECL|CAN_TDH1R_DATA7_Msk|macro|CAN_TDH1R_DATA7_Msk
DECL|CAN_TDH1R_DATA7_Pos|macro|CAN_TDH1R_DATA7_Pos
DECL|CAN_TDH1R_DATA7|macro|CAN_TDH1R_DATA7
DECL|CAN_TDH2R_DATA4_Msk|macro|CAN_TDH2R_DATA4_Msk
DECL|CAN_TDH2R_DATA4_Pos|macro|CAN_TDH2R_DATA4_Pos
DECL|CAN_TDH2R_DATA4|macro|CAN_TDH2R_DATA4
DECL|CAN_TDH2R_DATA5_Msk|macro|CAN_TDH2R_DATA5_Msk
DECL|CAN_TDH2R_DATA5_Pos|macro|CAN_TDH2R_DATA5_Pos
DECL|CAN_TDH2R_DATA5|macro|CAN_TDH2R_DATA5
DECL|CAN_TDH2R_DATA6_Msk|macro|CAN_TDH2R_DATA6_Msk
DECL|CAN_TDH2R_DATA6_Pos|macro|CAN_TDH2R_DATA6_Pos
DECL|CAN_TDH2R_DATA6|macro|CAN_TDH2R_DATA6
DECL|CAN_TDH2R_DATA7_Msk|macro|CAN_TDH2R_DATA7_Msk
DECL|CAN_TDH2R_DATA7_Pos|macro|CAN_TDH2R_DATA7_Pos
DECL|CAN_TDH2R_DATA7|macro|CAN_TDH2R_DATA7
DECL|CAN_TDL0R_DATA0_Msk|macro|CAN_TDL0R_DATA0_Msk
DECL|CAN_TDL0R_DATA0_Pos|macro|CAN_TDL0R_DATA0_Pos
DECL|CAN_TDL0R_DATA0|macro|CAN_TDL0R_DATA0
DECL|CAN_TDL0R_DATA1_Msk|macro|CAN_TDL0R_DATA1_Msk
DECL|CAN_TDL0R_DATA1_Pos|macro|CAN_TDL0R_DATA1_Pos
DECL|CAN_TDL0R_DATA1|macro|CAN_TDL0R_DATA1
DECL|CAN_TDL0R_DATA2_Msk|macro|CAN_TDL0R_DATA2_Msk
DECL|CAN_TDL0R_DATA2_Pos|macro|CAN_TDL0R_DATA2_Pos
DECL|CAN_TDL0R_DATA2|macro|CAN_TDL0R_DATA2
DECL|CAN_TDL0R_DATA3_Msk|macro|CAN_TDL0R_DATA3_Msk
DECL|CAN_TDL0R_DATA3_Pos|macro|CAN_TDL0R_DATA3_Pos
DECL|CAN_TDL0R_DATA3|macro|CAN_TDL0R_DATA3
DECL|CAN_TDL1R_DATA0_Msk|macro|CAN_TDL1R_DATA0_Msk
DECL|CAN_TDL1R_DATA0_Pos|macro|CAN_TDL1R_DATA0_Pos
DECL|CAN_TDL1R_DATA0|macro|CAN_TDL1R_DATA0
DECL|CAN_TDL1R_DATA1_Msk|macro|CAN_TDL1R_DATA1_Msk
DECL|CAN_TDL1R_DATA1_Pos|macro|CAN_TDL1R_DATA1_Pos
DECL|CAN_TDL1R_DATA1|macro|CAN_TDL1R_DATA1
DECL|CAN_TDL1R_DATA2_Msk|macro|CAN_TDL1R_DATA2_Msk
DECL|CAN_TDL1R_DATA2_Pos|macro|CAN_TDL1R_DATA2_Pos
DECL|CAN_TDL1R_DATA2|macro|CAN_TDL1R_DATA2
DECL|CAN_TDL1R_DATA3_Msk|macro|CAN_TDL1R_DATA3_Msk
DECL|CAN_TDL1R_DATA3_Pos|macro|CAN_TDL1R_DATA3_Pos
DECL|CAN_TDL1R_DATA3|macro|CAN_TDL1R_DATA3
DECL|CAN_TDL2R_DATA0_Msk|macro|CAN_TDL2R_DATA0_Msk
DECL|CAN_TDL2R_DATA0_Pos|macro|CAN_TDL2R_DATA0_Pos
DECL|CAN_TDL2R_DATA0|macro|CAN_TDL2R_DATA0
DECL|CAN_TDL2R_DATA1_Msk|macro|CAN_TDL2R_DATA1_Msk
DECL|CAN_TDL2R_DATA1_Pos|macro|CAN_TDL2R_DATA1_Pos
DECL|CAN_TDL2R_DATA1|macro|CAN_TDL2R_DATA1
DECL|CAN_TDL2R_DATA2_Msk|macro|CAN_TDL2R_DATA2_Msk
DECL|CAN_TDL2R_DATA2_Pos|macro|CAN_TDL2R_DATA2_Pos
DECL|CAN_TDL2R_DATA2|macro|CAN_TDL2R_DATA2
DECL|CAN_TDL2R_DATA3_Msk|macro|CAN_TDL2R_DATA3_Msk
DECL|CAN_TDL2R_DATA3_Pos|macro|CAN_TDL2R_DATA3_Pos
DECL|CAN_TDL2R_DATA3|macro|CAN_TDL2R_DATA3
DECL|CAN_TDT0R_DLC_Msk|macro|CAN_TDT0R_DLC_Msk
DECL|CAN_TDT0R_DLC_Pos|macro|CAN_TDT0R_DLC_Pos
DECL|CAN_TDT0R_DLC|macro|CAN_TDT0R_DLC
DECL|CAN_TDT0R_TGT_Msk|macro|CAN_TDT0R_TGT_Msk
DECL|CAN_TDT0R_TGT_Pos|macro|CAN_TDT0R_TGT_Pos
DECL|CAN_TDT0R_TGT|macro|CAN_TDT0R_TGT
DECL|CAN_TDT0R_TIME_Msk|macro|CAN_TDT0R_TIME_Msk
DECL|CAN_TDT0R_TIME_Pos|macro|CAN_TDT0R_TIME_Pos
DECL|CAN_TDT0R_TIME|macro|CAN_TDT0R_TIME
DECL|CAN_TDT1R_DLC_Msk|macro|CAN_TDT1R_DLC_Msk
DECL|CAN_TDT1R_DLC_Pos|macro|CAN_TDT1R_DLC_Pos
DECL|CAN_TDT1R_DLC|macro|CAN_TDT1R_DLC
DECL|CAN_TDT1R_TGT_Msk|macro|CAN_TDT1R_TGT_Msk
DECL|CAN_TDT1R_TGT_Pos|macro|CAN_TDT1R_TGT_Pos
DECL|CAN_TDT1R_TGT|macro|CAN_TDT1R_TGT
DECL|CAN_TDT1R_TIME_Msk|macro|CAN_TDT1R_TIME_Msk
DECL|CAN_TDT1R_TIME_Pos|macro|CAN_TDT1R_TIME_Pos
DECL|CAN_TDT1R_TIME|macro|CAN_TDT1R_TIME
DECL|CAN_TDT2R_DLC_Msk|macro|CAN_TDT2R_DLC_Msk
DECL|CAN_TDT2R_DLC_Pos|macro|CAN_TDT2R_DLC_Pos
DECL|CAN_TDT2R_DLC|macro|CAN_TDT2R_DLC
DECL|CAN_TDT2R_TGT_Msk|macro|CAN_TDT2R_TGT_Msk
DECL|CAN_TDT2R_TGT_Pos|macro|CAN_TDT2R_TGT_Pos
DECL|CAN_TDT2R_TGT|macro|CAN_TDT2R_TGT
DECL|CAN_TDT2R_TIME_Msk|macro|CAN_TDT2R_TIME_Msk
DECL|CAN_TDT2R_TIME_Pos|macro|CAN_TDT2R_TIME_Pos
DECL|CAN_TDT2R_TIME|macro|CAN_TDT2R_TIME
DECL|CAN_TI0R_EXID_Msk|macro|CAN_TI0R_EXID_Msk
DECL|CAN_TI0R_EXID_Pos|macro|CAN_TI0R_EXID_Pos
DECL|CAN_TI0R_EXID|macro|CAN_TI0R_EXID
DECL|CAN_TI0R_IDE_Msk|macro|CAN_TI0R_IDE_Msk
DECL|CAN_TI0R_IDE_Pos|macro|CAN_TI0R_IDE_Pos
DECL|CAN_TI0R_IDE|macro|CAN_TI0R_IDE
DECL|CAN_TI0R_RTR_Msk|macro|CAN_TI0R_RTR_Msk
DECL|CAN_TI0R_RTR_Pos|macro|CAN_TI0R_RTR_Pos
DECL|CAN_TI0R_RTR|macro|CAN_TI0R_RTR
DECL|CAN_TI0R_STID_Msk|macro|CAN_TI0R_STID_Msk
DECL|CAN_TI0R_STID_Pos|macro|CAN_TI0R_STID_Pos
DECL|CAN_TI0R_STID|macro|CAN_TI0R_STID
DECL|CAN_TI0R_TXRQ_Msk|macro|CAN_TI0R_TXRQ_Msk
DECL|CAN_TI0R_TXRQ_Pos|macro|CAN_TI0R_TXRQ_Pos
DECL|CAN_TI0R_TXRQ|macro|CAN_TI0R_TXRQ
DECL|CAN_TI1R_EXID_Msk|macro|CAN_TI1R_EXID_Msk
DECL|CAN_TI1R_EXID_Pos|macro|CAN_TI1R_EXID_Pos
DECL|CAN_TI1R_EXID|macro|CAN_TI1R_EXID
DECL|CAN_TI1R_IDE_Msk|macro|CAN_TI1R_IDE_Msk
DECL|CAN_TI1R_IDE_Pos|macro|CAN_TI1R_IDE_Pos
DECL|CAN_TI1R_IDE|macro|CAN_TI1R_IDE
DECL|CAN_TI1R_RTR_Msk|macro|CAN_TI1R_RTR_Msk
DECL|CAN_TI1R_RTR_Pos|macro|CAN_TI1R_RTR_Pos
DECL|CAN_TI1R_RTR|macro|CAN_TI1R_RTR
DECL|CAN_TI1R_STID_Msk|macro|CAN_TI1R_STID_Msk
DECL|CAN_TI1R_STID_Pos|macro|CAN_TI1R_STID_Pos
DECL|CAN_TI1R_STID|macro|CAN_TI1R_STID
DECL|CAN_TI1R_TXRQ_Msk|macro|CAN_TI1R_TXRQ_Msk
DECL|CAN_TI1R_TXRQ_Pos|macro|CAN_TI1R_TXRQ_Pos
DECL|CAN_TI1R_TXRQ|macro|CAN_TI1R_TXRQ
DECL|CAN_TI2R_EXID_Msk|macro|CAN_TI2R_EXID_Msk
DECL|CAN_TI2R_EXID_Pos|macro|CAN_TI2R_EXID_Pos
DECL|CAN_TI2R_EXID|macro|CAN_TI2R_EXID
DECL|CAN_TI2R_IDE_Msk|macro|CAN_TI2R_IDE_Msk
DECL|CAN_TI2R_IDE_Pos|macro|CAN_TI2R_IDE_Pos
DECL|CAN_TI2R_IDE|macro|CAN_TI2R_IDE
DECL|CAN_TI2R_RTR_Msk|macro|CAN_TI2R_RTR_Msk
DECL|CAN_TI2R_RTR_Pos|macro|CAN_TI2R_RTR_Pos
DECL|CAN_TI2R_RTR|macro|CAN_TI2R_RTR
DECL|CAN_TI2R_STID_Msk|macro|CAN_TI2R_STID_Msk
DECL|CAN_TI2R_STID_Pos|macro|CAN_TI2R_STID_Pos
DECL|CAN_TI2R_STID|macro|CAN_TI2R_STID
DECL|CAN_TI2R_TXRQ_Msk|macro|CAN_TI2R_TXRQ_Msk
DECL|CAN_TI2R_TXRQ_Pos|macro|CAN_TI2R_TXRQ_Pos
DECL|CAN_TI2R_TXRQ|macro|CAN_TI2R_TXRQ
DECL|CAN_TSR_ABRQ0_Msk|macro|CAN_TSR_ABRQ0_Msk
DECL|CAN_TSR_ABRQ0_Pos|macro|CAN_TSR_ABRQ0_Pos
DECL|CAN_TSR_ABRQ0|macro|CAN_TSR_ABRQ0
DECL|CAN_TSR_ABRQ1_Msk|macro|CAN_TSR_ABRQ1_Msk
DECL|CAN_TSR_ABRQ1_Pos|macro|CAN_TSR_ABRQ1_Pos
DECL|CAN_TSR_ABRQ1|macro|CAN_TSR_ABRQ1
DECL|CAN_TSR_ABRQ2_Msk|macro|CAN_TSR_ABRQ2_Msk
DECL|CAN_TSR_ABRQ2_Pos|macro|CAN_TSR_ABRQ2_Pos
DECL|CAN_TSR_ABRQ2|macro|CAN_TSR_ABRQ2
DECL|CAN_TSR_ALST0_Msk|macro|CAN_TSR_ALST0_Msk
DECL|CAN_TSR_ALST0_Pos|macro|CAN_TSR_ALST0_Pos
DECL|CAN_TSR_ALST0|macro|CAN_TSR_ALST0
DECL|CAN_TSR_ALST1_Msk|macro|CAN_TSR_ALST1_Msk
DECL|CAN_TSR_ALST1_Pos|macro|CAN_TSR_ALST1_Pos
DECL|CAN_TSR_ALST1|macro|CAN_TSR_ALST1
DECL|CAN_TSR_ALST2_Msk|macro|CAN_TSR_ALST2_Msk
DECL|CAN_TSR_ALST2_Pos|macro|CAN_TSR_ALST2_Pos
DECL|CAN_TSR_ALST2|macro|CAN_TSR_ALST2
DECL|CAN_TSR_CODE_Msk|macro|CAN_TSR_CODE_Msk
DECL|CAN_TSR_CODE_Pos|macro|CAN_TSR_CODE_Pos
DECL|CAN_TSR_CODE|macro|CAN_TSR_CODE
DECL|CAN_TSR_LOW0_Msk|macro|CAN_TSR_LOW0_Msk
DECL|CAN_TSR_LOW0_Pos|macro|CAN_TSR_LOW0_Pos
DECL|CAN_TSR_LOW0|macro|CAN_TSR_LOW0
DECL|CAN_TSR_LOW1_Msk|macro|CAN_TSR_LOW1_Msk
DECL|CAN_TSR_LOW1_Pos|macro|CAN_TSR_LOW1_Pos
DECL|CAN_TSR_LOW1|macro|CAN_TSR_LOW1
DECL|CAN_TSR_LOW2_Msk|macro|CAN_TSR_LOW2_Msk
DECL|CAN_TSR_LOW2_Pos|macro|CAN_TSR_LOW2_Pos
DECL|CAN_TSR_LOW2|macro|CAN_TSR_LOW2
DECL|CAN_TSR_LOW_Msk|macro|CAN_TSR_LOW_Msk
DECL|CAN_TSR_LOW_Pos|macro|CAN_TSR_LOW_Pos
DECL|CAN_TSR_LOW|macro|CAN_TSR_LOW
DECL|CAN_TSR_RQCP0_Msk|macro|CAN_TSR_RQCP0_Msk
DECL|CAN_TSR_RQCP0_Pos|macro|CAN_TSR_RQCP0_Pos
DECL|CAN_TSR_RQCP0|macro|CAN_TSR_RQCP0
DECL|CAN_TSR_RQCP1_Msk|macro|CAN_TSR_RQCP1_Msk
DECL|CAN_TSR_RQCP1_Pos|macro|CAN_TSR_RQCP1_Pos
DECL|CAN_TSR_RQCP1|macro|CAN_TSR_RQCP1
DECL|CAN_TSR_RQCP2_Msk|macro|CAN_TSR_RQCP2_Msk
DECL|CAN_TSR_RQCP2_Pos|macro|CAN_TSR_RQCP2_Pos
DECL|CAN_TSR_RQCP2|macro|CAN_TSR_RQCP2
DECL|CAN_TSR_TERR0_Msk|macro|CAN_TSR_TERR0_Msk
DECL|CAN_TSR_TERR0_Pos|macro|CAN_TSR_TERR0_Pos
DECL|CAN_TSR_TERR0|macro|CAN_TSR_TERR0
DECL|CAN_TSR_TERR1_Msk|macro|CAN_TSR_TERR1_Msk
DECL|CAN_TSR_TERR1_Pos|macro|CAN_TSR_TERR1_Pos
DECL|CAN_TSR_TERR1|macro|CAN_TSR_TERR1
DECL|CAN_TSR_TERR2_Msk|macro|CAN_TSR_TERR2_Msk
DECL|CAN_TSR_TERR2_Pos|macro|CAN_TSR_TERR2_Pos
DECL|CAN_TSR_TERR2|macro|CAN_TSR_TERR2
DECL|CAN_TSR_TME0_Msk|macro|CAN_TSR_TME0_Msk
DECL|CAN_TSR_TME0_Pos|macro|CAN_TSR_TME0_Pos
DECL|CAN_TSR_TME0|macro|CAN_TSR_TME0
DECL|CAN_TSR_TME1_Msk|macro|CAN_TSR_TME1_Msk
DECL|CAN_TSR_TME1_Pos|macro|CAN_TSR_TME1_Pos
DECL|CAN_TSR_TME1|macro|CAN_TSR_TME1
DECL|CAN_TSR_TME2_Msk|macro|CAN_TSR_TME2_Msk
DECL|CAN_TSR_TME2_Pos|macro|CAN_TSR_TME2_Pos
DECL|CAN_TSR_TME2|macro|CAN_TSR_TME2
DECL|CAN_TSR_TME_Msk|macro|CAN_TSR_TME_Msk
DECL|CAN_TSR_TME_Pos|macro|CAN_TSR_TME_Pos
DECL|CAN_TSR_TME|macro|CAN_TSR_TME
DECL|CAN_TSR_TXOK0_Msk|macro|CAN_TSR_TXOK0_Msk
DECL|CAN_TSR_TXOK0_Pos|macro|CAN_TSR_TXOK0_Pos
DECL|CAN_TSR_TXOK0|macro|CAN_TSR_TXOK0
DECL|CAN_TSR_TXOK1_Msk|macro|CAN_TSR_TXOK1_Msk
DECL|CAN_TSR_TXOK1_Pos|macro|CAN_TSR_TXOK1_Pos
DECL|CAN_TSR_TXOK1|macro|CAN_TSR_TXOK1
DECL|CAN_TSR_TXOK2_Msk|macro|CAN_TSR_TXOK2_Msk
DECL|CAN_TSR_TXOK2_Pos|macro|CAN_TSR_TXOK2_Pos
DECL|CAN_TSR_TXOK2|macro|CAN_TSR_TXOK2
DECL|CAN_TxMailBox_TypeDef|typedef|} CAN_TxMailBox_TypeDef;
DECL|CAN_TypeDef|typedef|} CAN_TypeDef;
DECL|CAN|macro|CAN
DECL|CCER|member|__IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
DECL|CCIPR|member|__IO uint32_t CCIPR; /*!< RCC peripherals independent clock configuration register, Address offset: 0x88 */
DECL|CCMR1|member|__IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
DECL|CCMR2|member|__IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
DECL|CCMR3|member|__IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */
DECL|CCR1|member|__IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
DECL|CCR2|member|__IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
DECL|CCR3|member|__IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
DECL|CCR4|member|__IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
DECL|CCR5|member|__IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */
DECL|CCR6|member|__IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */
DECL|CCR|member|__IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */
DECL|CCR|member|__IO uint32_t CCR; /*!< DAC calibration control register, Address offset: 0x38 */
DECL|CCR|member|__IO uint32_t CCR; /*!< DMA channel x configuration register */
DECL|CCR|member|__IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */
DECL|CFGR1|member|__IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x04 */
DECL|CFGR2|member|__IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */
DECL|CFGR2|member|__IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x1C */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< ADC configuration register 1, Address offset: 0x0C */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
DECL|CFR|member|__IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
DECL|CICR|member|__IO uint32_t CICR; /*!< RCC clock interrupt clear register, Address offset: 0x20 */
DECL|CIER|member|__IO uint32_t CIER; /*!< RCC clock interrupt enable register, Address offset: 0x18 */
DECL|CIFR|member|__IO uint32_t CIFR; /*!< RCC clock interrupt flag register, Address offset: 0x1C */
DECL|CLRFR|member|__IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */
DECL|CMAR|member|__IO uint32_t CMAR; /*!< DMA channel x memory address register */
DECL|CMP|member|__IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */
DECL|CNDTR|member|__IO uint32_t CNDTR; /*!< DMA channel x number of data register */
DECL|CNTR|member|__IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */
DECL|CNT|member|__IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */
DECL|CNT|member|__IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
DECL|COMP12_COMMON|macro|COMP12_COMMON
DECL|COMP1_BASE|macro|COMP1_BASE
DECL|COMP1|macro|COMP1
DECL|COMP2_BASE|macro|COMP2_BASE
DECL|COMP2|macro|COMP2
DECL|COMP_CSR_BLANKING_0|macro|COMP_CSR_BLANKING_0
DECL|COMP_CSR_BLANKING_1|macro|COMP_CSR_BLANKING_1
DECL|COMP_CSR_BLANKING_2|macro|COMP_CSR_BLANKING_2
DECL|COMP_CSR_BLANKING_Msk|macro|COMP_CSR_BLANKING_Msk
DECL|COMP_CSR_BLANKING_Pos|macro|COMP_CSR_BLANKING_Pos
DECL|COMP_CSR_BLANKING|macro|COMP_CSR_BLANKING
DECL|COMP_CSR_BRGEN_Msk|macro|COMP_CSR_BRGEN_Msk
DECL|COMP_CSR_BRGEN_Pos|macro|COMP_CSR_BRGEN_Pos
DECL|COMP_CSR_BRGEN|macro|COMP_CSR_BRGEN
DECL|COMP_CSR_EN_Msk|macro|COMP_CSR_EN_Msk
DECL|COMP_CSR_EN_Pos|macro|COMP_CSR_EN_Pos
DECL|COMP_CSR_EN|macro|COMP_CSR_EN
DECL|COMP_CSR_HYST_0|macro|COMP_CSR_HYST_0
DECL|COMP_CSR_HYST_1|macro|COMP_CSR_HYST_1
DECL|COMP_CSR_HYST_Msk|macro|COMP_CSR_HYST_Msk
DECL|COMP_CSR_HYST_Pos|macro|COMP_CSR_HYST_Pos
DECL|COMP_CSR_HYST|macro|COMP_CSR_HYST
DECL|COMP_CSR_INMESEL_0|macro|COMP_CSR_INMESEL_0
DECL|COMP_CSR_INMESEL_1|macro|COMP_CSR_INMESEL_1
DECL|COMP_CSR_INMESEL_Msk|macro|COMP_CSR_INMESEL_Msk
DECL|COMP_CSR_INMESEL_Pos|macro|COMP_CSR_INMESEL_Pos
DECL|COMP_CSR_INMESEL|macro|COMP_CSR_INMESEL
DECL|COMP_CSR_INMSEL_0|macro|COMP_CSR_INMSEL_0
DECL|COMP_CSR_INMSEL_1|macro|COMP_CSR_INMSEL_1
DECL|COMP_CSR_INMSEL_2|macro|COMP_CSR_INMSEL_2
DECL|COMP_CSR_INMSEL_Msk|macro|COMP_CSR_INMSEL_Msk
DECL|COMP_CSR_INMSEL_Pos|macro|COMP_CSR_INMSEL_Pos
DECL|COMP_CSR_INMSEL|macro|COMP_CSR_INMSEL
DECL|COMP_CSR_INPSEL_0|macro|COMP_CSR_INPSEL_0
DECL|COMP_CSR_INPSEL_1|macro|COMP_CSR_INPSEL_1
DECL|COMP_CSR_INPSEL_Msk|macro|COMP_CSR_INPSEL_Msk
DECL|COMP_CSR_INPSEL_Pos|macro|COMP_CSR_INPSEL_Pos
DECL|COMP_CSR_INPSEL|macro|COMP_CSR_INPSEL
DECL|COMP_CSR_LOCK_Msk|macro|COMP_CSR_LOCK_Msk
DECL|COMP_CSR_LOCK_Pos|macro|COMP_CSR_LOCK_Pos
DECL|COMP_CSR_LOCK|macro|COMP_CSR_LOCK
DECL|COMP_CSR_POLARITY_Msk|macro|COMP_CSR_POLARITY_Msk
DECL|COMP_CSR_POLARITY_Pos|macro|COMP_CSR_POLARITY_Pos
DECL|COMP_CSR_POLARITY|macro|COMP_CSR_POLARITY
DECL|COMP_CSR_PWRMODE_0|macro|COMP_CSR_PWRMODE_0
DECL|COMP_CSR_PWRMODE_1|macro|COMP_CSR_PWRMODE_1
DECL|COMP_CSR_PWRMODE_Msk|macro|COMP_CSR_PWRMODE_Msk
DECL|COMP_CSR_PWRMODE_Pos|macro|COMP_CSR_PWRMODE_Pos
DECL|COMP_CSR_PWRMODE|macro|COMP_CSR_PWRMODE
DECL|COMP_CSR_SCALEN_Msk|macro|COMP_CSR_SCALEN_Msk
DECL|COMP_CSR_SCALEN_Pos|macro|COMP_CSR_SCALEN_Pos
DECL|COMP_CSR_SCALEN|macro|COMP_CSR_SCALEN
DECL|COMP_CSR_VALUE_Msk|macro|COMP_CSR_VALUE_Msk
DECL|COMP_CSR_VALUE_Pos|macro|COMP_CSR_VALUE_Pos
DECL|COMP_CSR_VALUE|macro|COMP_CSR_VALUE
DECL|COMP_CSR_WINMODE_Msk|macro|COMP_CSR_WINMODE_Msk
DECL|COMP_CSR_WINMODE_Pos|macro|COMP_CSR_WINMODE_Pos
DECL|COMP_CSR_WINMODE|macro|COMP_CSR_WINMODE
DECL|COMP_Common_TypeDef|typedef|} COMP_Common_TypeDef;
DECL|COMP_IRQn|enumerator|COMP_IRQn = 64, /*!< COMP1 and COMP2 Interrupts */
DECL|COMP_TypeDef|typedef|} COMP_TypeDef;
DECL|CPAR|member|__IO uint32_t CPAR; /*!< DMA channel x peripheral address register */
DECL|CR1|member|__IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< PWR power control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */
DECL|CR1|member|__IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */
DECL|CR2|member|__IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< PWR power control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */
DECL|CR2|member|__IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */
DECL|CR3|member|__IO uint32_t CR3; /*!< PWR power control register 3, Address offset: 0x08 */
DECL|CR3|member|__IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */
DECL|CR4|member|__IO uint32_t CR4; /*!< PWR power control register 4, Address offset: 0x0C */
DECL|CRCPR|member|__IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */
DECL|CRC_BASE|macro|CRC_BASE
DECL|CRC_CR_POLYSIZE_0|macro|CRC_CR_POLYSIZE_0
DECL|CRC_CR_POLYSIZE_1|macro|CRC_CR_POLYSIZE_1
DECL|CRC_CR_POLYSIZE_Msk|macro|CRC_CR_POLYSIZE_Msk
DECL|CRC_CR_POLYSIZE_Pos|macro|CRC_CR_POLYSIZE_Pos
DECL|CRC_CR_POLYSIZE|macro|CRC_CR_POLYSIZE
DECL|CRC_CR_RESET_Msk|macro|CRC_CR_RESET_Msk
DECL|CRC_CR_RESET_Pos|macro|CRC_CR_RESET_Pos
DECL|CRC_CR_RESET|macro|CRC_CR_RESET
DECL|CRC_CR_REV_IN_0|macro|CRC_CR_REV_IN_0
DECL|CRC_CR_REV_IN_1|macro|CRC_CR_REV_IN_1
DECL|CRC_CR_REV_IN_Msk|macro|CRC_CR_REV_IN_Msk
DECL|CRC_CR_REV_IN_Pos|macro|CRC_CR_REV_IN_Pos
DECL|CRC_CR_REV_IN|macro|CRC_CR_REV_IN
DECL|CRC_CR_REV_OUT_Msk|macro|CRC_CR_REV_OUT_Msk
DECL|CRC_CR_REV_OUT_Pos|macro|CRC_CR_REV_OUT_Pos
DECL|CRC_CR_REV_OUT|macro|CRC_CR_REV_OUT
DECL|CRC_DR_DR_Msk|macro|CRC_DR_DR_Msk
DECL|CRC_DR_DR_Pos|macro|CRC_DR_DR_Pos
DECL|CRC_DR_DR|macro|CRC_DR_DR
DECL|CRC_IDR_IDR_Msk|macro|CRC_IDR_IDR_Msk
DECL|CRC_IDR_IDR_Pos|macro|CRC_IDR_IDR_Pos
DECL|CRC_IDR_IDR|macro|CRC_IDR_IDR
DECL|CRC_INIT_INIT_Msk|macro|CRC_INIT_INIT_Msk
DECL|CRC_INIT_INIT_Pos|macro|CRC_INIT_INIT_Pos
DECL|CRC_INIT_INIT|macro|CRC_INIT_INIT
DECL|CRC_POL_POL_Msk|macro|CRC_POL_POL_Msk
DECL|CRC_POL_POL_Pos|macro|CRC_POL_POL_Pos
DECL|CRC_POL_POL|macro|CRC_POL_POL
DECL|CRC_TypeDef|typedef|} CRC_TypeDef;
DECL|CRC|macro|CRC
DECL|CRRCR|member|__IO uint32_t CRRCR; /*!< RCC clock recovery RC register, Address offset: 0x98 */
DECL|CRS_BASE|macro|CRS_BASE
DECL|CRS_CFGR_FELIM_Msk|macro|CRS_CFGR_FELIM_Msk
DECL|CRS_CFGR_FELIM_Pos|macro|CRS_CFGR_FELIM_Pos
DECL|CRS_CFGR_FELIM|macro|CRS_CFGR_FELIM
DECL|CRS_CFGR_RELOAD_Msk|macro|CRS_CFGR_RELOAD_Msk
DECL|CRS_CFGR_RELOAD_Pos|macro|CRS_CFGR_RELOAD_Pos
DECL|CRS_CFGR_RELOAD|macro|CRS_CFGR_RELOAD
DECL|CRS_CFGR_SYNCDIV_0|macro|CRS_CFGR_SYNCDIV_0
DECL|CRS_CFGR_SYNCDIV_1|macro|CRS_CFGR_SYNCDIV_1
DECL|CRS_CFGR_SYNCDIV_2|macro|CRS_CFGR_SYNCDIV_2
DECL|CRS_CFGR_SYNCDIV_Msk|macro|CRS_CFGR_SYNCDIV_Msk
DECL|CRS_CFGR_SYNCDIV_Pos|macro|CRS_CFGR_SYNCDIV_Pos
DECL|CRS_CFGR_SYNCDIV|macro|CRS_CFGR_SYNCDIV
DECL|CRS_CFGR_SYNCPOL_Msk|macro|CRS_CFGR_SYNCPOL_Msk
DECL|CRS_CFGR_SYNCPOL_Pos|macro|CRS_CFGR_SYNCPOL_Pos
DECL|CRS_CFGR_SYNCPOL|macro|CRS_CFGR_SYNCPOL
DECL|CRS_CFGR_SYNCSRC_0|macro|CRS_CFGR_SYNCSRC_0
DECL|CRS_CFGR_SYNCSRC_1|macro|CRS_CFGR_SYNCSRC_1
DECL|CRS_CFGR_SYNCSRC_Msk|macro|CRS_CFGR_SYNCSRC_Msk
DECL|CRS_CFGR_SYNCSRC_Pos|macro|CRS_CFGR_SYNCSRC_Pos
DECL|CRS_CFGR_SYNCSRC|macro|CRS_CFGR_SYNCSRC
DECL|CRS_CR_AUTOTRIMEN_Msk|macro|CRS_CR_AUTOTRIMEN_Msk
DECL|CRS_CR_AUTOTRIMEN_Pos|macro|CRS_CR_AUTOTRIMEN_Pos
DECL|CRS_CR_AUTOTRIMEN|macro|CRS_CR_AUTOTRIMEN
DECL|CRS_CR_CEN_Msk|macro|CRS_CR_CEN_Msk
DECL|CRS_CR_CEN_Pos|macro|CRS_CR_CEN_Pos
DECL|CRS_CR_CEN|macro|CRS_CR_CEN
DECL|CRS_CR_ERRIE_Msk|macro|CRS_CR_ERRIE_Msk
DECL|CRS_CR_ERRIE_Pos|macro|CRS_CR_ERRIE_Pos
DECL|CRS_CR_ERRIE|macro|CRS_CR_ERRIE
DECL|CRS_CR_ESYNCIE_Msk|macro|CRS_CR_ESYNCIE_Msk
DECL|CRS_CR_ESYNCIE_Pos|macro|CRS_CR_ESYNCIE_Pos
DECL|CRS_CR_ESYNCIE|macro|CRS_CR_ESYNCIE
DECL|CRS_CR_SWSYNC_Msk|macro|CRS_CR_SWSYNC_Msk
DECL|CRS_CR_SWSYNC_Pos|macro|CRS_CR_SWSYNC_Pos
DECL|CRS_CR_SWSYNC|macro|CRS_CR_SWSYNC
DECL|CRS_CR_SYNCOKIE_Msk|macro|CRS_CR_SYNCOKIE_Msk
DECL|CRS_CR_SYNCOKIE_Pos|macro|CRS_CR_SYNCOKIE_Pos
DECL|CRS_CR_SYNCOKIE|macro|CRS_CR_SYNCOKIE
DECL|CRS_CR_SYNCWARNIE_Msk|macro|CRS_CR_SYNCWARNIE_Msk
DECL|CRS_CR_SYNCWARNIE_Pos|macro|CRS_CR_SYNCWARNIE_Pos
DECL|CRS_CR_SYNCWARNIE|macro|CRS_CR_SYNCWARNIE
DECL|CRS_CR_TRIM_Msk|macro|CRS_CR_TRIM_Msk
DECL|CRS_CR_TRIM_Pos|macro|CRS_CR_TRIM_Pos
DECL|CRS_CR_TRIM|macro|CRS_CR_TRIM
DECL|CRS_ICR_ERRC_Msk|macro|CRS_ICR_ERRC_Msk
DECL|CRS_ICR_ERRC_Pos|macro|CRS_ICR_ERRC_Pos
DECL|CRS_ICR_ERRC|macro|CRS_ICR_ERRC
DECL|CRS_ICR_ESYNCC_Msk|macro|CRS_ICR_ESYNCC_Msk
DECL|CRS_ICR_ESYNCC_Pos|macro|CRS_ICR_ESYNCC_Pos
DECL|CRS_ICR_ESYNCC|macro|CRS_ICR_ESYNCC
DECL|CRS_ICR_SYNCOKC_Msk|macro|CRS_ICR_SYNCOKC_Msk
DECL|CRS_ICR_SYNCOKC_Pos|macro|CRS_ICR_SYNCOKC_Pos
DECL|CRS_ICR_SYNCOKC|macro|CRS_ICR_SYNCOKC
DECL|CRS_ICR_SYNCWARNC_Msk|macro|CRS_ICR_SYNCWARNC_Msk
DECL|CRS_ICR_SYNCWARNC_Pos|macro|CRS_ICR_SYNCWARNC_Pos
DECL|CRS_ICR_SYNCWARNC|macro|CRS_ICR_SYNCWARNC
DECL|CRS_IRQn|enumerator|CRS_IRQn = 82 /*!< CRS global interrupt */
DECL|CRS_ISR_ERRF_Msk|macro|CRS_ISR_ERRF_Msk
DECL|CRS_ISR_ERRF_Pos|macro|CRS_ISR_ERRF_Pos
DECL|CRS_ISR_ERRF|macro|CRS_ISR_ERRF
DECL|CRS_ISR_ESYNCF_Msk|macro|CRS_ISR_ESYNCF_Msk
DECL|CRS_ISR_ESYNCF_Pos|macro|CRS_ISR_ESYNCF_Pos
DECL|CRS_ISR_ESYNCF|macro|CRS_ISR_ESYNCF
DECL|CRS_ISR_FECAP_Msk|macro|CRS_ISR_FECAP_Msk
DECL|CRS_ISR_FECAP_Pos|macro|CRS_ISR_FECAP_Pos
DECL|CRS_ISR_FECAP|macro|CRS_ISR_FECAP
DECL|CRS_ISR_FEDIR_Msk|macro|CRS_ISR_FEDIR_Msk
DECL|CRS_ISR_FEDIR_Pos|macro|CRS_ISR_FEDIR_Pos
DECL|CRS_ISR_FEDIR|macro|CRS_ISR_FEDIR
DECL|CRS_ISR_SYNCERR_Msk|macro|CRS_ISR_SYNCERR_Msk
DECL|CRS_ISR_SYNCERR_Pos|macro|CRS_ISR_SYNCERR_Pos
DECL|CRS_ISR_SYNCERR|macro|CRS_ISR_SYNCERR
DECL|CRS_ISR_SYNCMISS_Msk|macro|CRS_ISR_SYNCMISS_Msk
DECL|CRS_ISR_SYNCMISS_Pos|macro|CRS_ISR_SYNCMISS_Pos
DECL|CRS_ISR_SYNCMISS|macro|CRS_ISR_SYNCMISS
DECL|CRS_ISR_SYNCOKF_Msk|macro|CRS_ISR_SYNCOKF_Msk
DECL|CRS_ISR_SYNCOKF_Pos|macro|CRS_ISR_SYNCOKF_Pos
DECL|CRS_ISR_SYNCOKF|macro|CRS_ISR_SYNCOKF
DECL|CRS_ISR_SYNCWARNF_Msk|macro|CRS_ISR_SYNCWARNF_Msk
DECL|CRS_ISR_SYNCWARNF_Pos|macro|CRS_ISR_SYNCWARNF_Pos
DECL|CRS_ISR_SYNCWARNF|macro|CRS_ISR_SYNCWARNF
DECL|CRS_ISR_TRIMOVF_Msk|macro|CRS_ISR_TRIMOVF_Msk
DECL|CRS_ISR_TRIMOVF_Pos|macro|CRS_ISR_TRIMOVF_Pos
DECL|CRS_ISR_TRIMOVF|macro|CRS_ISR_TRIMOVF
DECL|CRS_TypeDef|typedef|} CRS_TypeDef;
DECL|CRS|macro|CRS
DECL|CR|member|__IO uint32_t CR ; /*!< Configuration register, Address offset: 0x20 */
DECL|CR|member|__IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
DECL|CR|member|__IO uint32_t CR; /*!< FLASH control register, Address offset: 0x14 */
DECL|CR|member|__IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */
DECL|CR|member|__IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< SWPMI Configuration/Control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
DECL|CSELR|member|__IO uint32_t CSELR; /*!< DMA channel selection register */
DECL|CSL|member|__IO uint32_t CSL; /*!< Code Segment Length register, Address offset: 0x04 */
DECL|CSR|member|__IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR; /*!< OPAMP control/status register, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR; /*!< OPAMP control/status register, used for bits common to several OPAMP instances, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x94 */
DECL|CSSA|member|__IO uint32_t CSSA; /*!< Code Segment Start Address register, Address offset: 0x00 */
DECL|DAC1_BASE|macro|DAC1_BASE
DECL|DAC1|macro|DAC1
DECL|DAC_BASE|macro|DAC_BASE
DECL|DAC_CCR_OTRIM1_Msk|macro|DAC_CCR_OTRIM1_Msk
DECL|DAC_CCR_OTRIM1_Pos|macro|DAC_CCR_OTRIM1_Pos
DECL|DAC_CCR_OTRIM1|macro|DAC_CCR_OTRIM1
DECL|DAC_CCR_OTRIM2_Msk|macro|DAC_CCR_OTRIM2_Msk
DECL|DAC_CCR_OTRIM2_Pos|macro|DAC_CCR_OTRIM2_Pos
DECL|DAC_CCR_OTRIM2|macro|DAC_CCR_OTRIM2
DECL|DAC_CHANNEL2_SUPPORT|macro|DAC_CHANNEL2_SUPPORT
DECL|DAC_CR_CEN1_Msk|macro|DAC_CR_CEN1_Msk
DECL|DAC_CR_CEN1_Pos|macro|DAC_CR_CEN1_Pos
DECL|DAC_CR_CEN1|macro|DAC_CR_CEN1
DECL|DAC_CR_CEN2_Msk|macro|DAC_CR_CEN2_Msk
DECL|DAC_CR_CEN2_Pos|macro|DAC_CR_CEN2_Pos
DECL|DAC_CR_CEN2|macro|DAC_CR_CEN2
DECL|DAC_CR_DMAEN1_Msk|macro|DAC_CR_DMAEN1_Msk
DECL|DAC_CR_DMAEN1_Pos|macro|DAC_CR_DMAEN1_Pos
DECL|DAC_CR_DMAEN1|macro|DAC_CR_DMAEN1
DECL|DAC_CR_DMAEN2_Msk|macro|DAC_CR_DMAEN2_Msk
DECL|DAC_CR_DMAEN2_Pos|macro|DAC_CR_DMAEN2_Pos
DECL|DAC_CR_DMAEN2|macro|DAC_CR_DMAEN2
DECL|DAC_CR_DMAUDRIE1_Msk|macro|DAC_CR_DMAUDRIE1_Msk
DECL|DAC_CR_DMAUDRIE1_Pos|macro|DAC_CR_DMAUDRIE1_Pos
DECL|DAC_CR_DMAUDRIE1|macro|DAC_CR_DMAUDRIE1
DECL|DAC_CR_DMAUDRIE2_Msk|macro|DAC_CR_DMAUDRIE2_Msk
DECL|DAC_CR_DMAUDRIE2_Pos|macro|DAC_CR_DMAUDRIE2_Pos
DECL|DAC_CR_DMAUDRIE2|macro|DAC_CR_DMAUDRIE2
DECL|DAC_CR_EN1_Msk|macro|DAC_CR_EN1_Msk
DECL|DAC_CR_EN1_Pos|macro|DAC_CR_EN1_Pos
DECL|DAC_CR_EN1|macro|DAC_CR_EN1
DECL|DAC_CR_EN2_Msk|macro|DAC_CR_EN2_Msk
DECL|DAC_CR_EN2_Pos|macro|DAC_CR_EN2_Pos
DECL|DAC_CR_EN2|macro|DAC_CR_EN2
DECL|DAC_CR_MAMP1_0|macro|DAC_CR_MAMP1_0
DECL|DAC_CR_MAMP1_1|macro|DAC_CR_MAMP1_1
DECL|DAC_CR_MAMP1_2|macro|DAC_CR_MAMP1_2
DECL|DAC_CR_MAMP1_3|macro|DAC_CR_MAMP1_3
DECL|DAC_CR_MAMP1_Msk|macro|DAC_CR_MAMP1_Msk
DECL|DAC_CR_MAMP1_Pos|macro|DAC_CR_MAMP1_Pos
DECL|DAC_CR_MAMP1|macro|DAC_CR_MAMP1
DECL|DAC_CR_MAMP2_0|macro|DAC_CR_MAMP2_0
DECL|DAC_CR_MAMP2_1|macro|DAC_CR_MAMP2_1
DECL|DAC_CR_MAMP2_2|macro|DAC_CR_MAMP2_2
DECL|DAC_CR_MAMP2_3|macro|DAC_CR_MAMP2_3
DECL|DAC_CR_MAMP2_Msk|macro|DAC_CR_MAMP2_Msk
DECL|DAC_CR_MAMP2_Pos|macro|DAC_CR_MAMP2_Pos
DECL|DAC_CR_MAMP2|macro|DAC_CR_MAMP2
DECL|DAC_CR_TEN1_Msk|macro|DAC_CR_TEN1_Msk
DECL|DAC_CR_TEN1_Pos|macro|DAC_CR_TEN1_Pos
DECL|DAC_CR_TEN1|macro|DAC_CR_TEN1
DECL|DAC_CR_TEN2_Msk|macro|DAC_CR_TEN2_Msk
DECL|DAC_CR_TEN2_Pos|macro|DAC_CR_TEN2_Pos
DECL|DAC_CR_TEN2|macro|DAC_CR_TEN2
DECL|DAC_CR_TSEL1_0|macro|DAC_CR_TSEL1_0
DECL|DAC_CR_TSEL1_1|macro|DAC_CR_TSEL1_1
DECL|DAC_CR_TSEL1_2|macro|DAC_CR_TSEL1_2
DECL|DAC_CR_TSEL1_Msk|macro|DAC_CR_TSEL1_Msk
DECL|DAC_CR_TSEL1_Pos|macro|DAC_CR_TSEL1_Pos
DECL|DAC_CR_TSEL1|macro|DAC_CR_TSEL1
DECL|DAC_CR_TSEL2_0|macro|DAC_CR_TSEL2_0
DECL|DAC_CR_TSEL2_1|macro|DAC_CR_TSEL2_1
DECL|DAC_CR_TSEL2_2|macro|DAC_CR_TSEL2_2
DECL|DAC_CR_TSEL2_Msk|macro|DAC_CR_TSEL2_Msk
DECL|DAC_CR_TSEL2_Pos|macro|DAC_CR_TSEL2_Pos
DECL|DAC_CR_TSEL2|macro|DAC_CR_TSEL2
DECL|DAC_CR_WAVE1_0|macro|DAC_CR_WAVE1_0
DECL|DAC_CR_WAVE1_1|macro|DAC_CR_WAVE1_1
DECL|DAC_CR_WAVE1_Msk|macro|DAC_CR_WAVE1_Msk
DECL|DAC_CR_WAVE1_Pos|macro|DAC_CR_WAVE1_Pos
DECL|DAC_CR_WAVE1|macro|DAC_CR_WAVE1
DECL|DAC_CR_WAVE2_0|macro|DAC_CR_WAVE2_0
DECL|DAC_CR_WAVE2_1|macro|DAC_CR_WAVE2_1
DECL|DAC_CR_WAVE2_Msk|macro|DAC_CR_WAVE2_Msk
DECL|DAC_CR_WAVE2_Pos|macro|DAC_CR_WAVE2_Pos
DECL|DAC_CR_WAVE2|macro|DAC_CR_WAVE2
DECL|DAC_DHR12L1_DACC1DHR_Msk|macro|DAC_DHR12L1_DACC1DHR_Msk
DECL|DAC_DHR12L1_DACC1DHR_Pos|macro|DAC_DHR12L1_DACC1DHR_Pos
DECL|DAC_DHR12L1_DACC1DHR|macro|DAC_DHR12L1_DACC1DHR
DECL|DAC_DHR12L2_DACC2DHR_Msk|macro|DAC_DHR12L2_DACC2DHR_Msk
DECL|DAC_DHR12L2_DACC2DHR_Pos|macro|DAC_DHR12L2_DACC2DHR_Pos
DECL|DAC_DHR12L2_DACC2DHR|macro|DAC_DHR12L2_DACC2DHR
DECL|DAC_DHR12LD_DACC1DHR_Msk|macro|DAC_DHR12LD_DACC1DHR_Msk
DECL|DAC_DHR12LD_DACC1DHR_Pos|macro|DAC_DHR12LD_DACC1DHR_Pos
DECL|DAC_DHR12LD_DACC1DHR|macro|DAC_DHR12LD_DACC1DHR
DECL|DAC_DHR12LD_DACC2DHR_Msk|macro|DAC_DHR12LD_DACC2DHR_Msk
DECL|DAC_DHR12LD_DACC2DHR_Pos|macro|DAC_DHR12LD_DACC2DHR_Pos
DECL|DAC_DHR12LD_DACC2DHR|macro|DAC_DHR12LD_DACC2DHR
DECL|DAC_DHR12R1_DACC1DHR_Msk|macro|DAC_DHR12R1_DACC1DHR_Msk
DECL|DAC_DHR12R1_DACC1DHR_Pos|macro|DAC_DHR12R1_DACC1DHR_Pos
DECL|DAC_DHR12R1_DACC1DHR|macro|DAC_DHR12R1_DACC1DHR
DECL|DAC_DHR12R2_DACC2DHR_Msk|macro|DAC_DHR12R2_DACC2DHR_Msk
DECL|DAC_DHR12R2_DACC2DHR_Pos|macro|DAC_DHR12R2_DACC2DHR_Pos
DECL|DAC_DHR12R2_DACC2DHR|macro|DAC_DHR12R2_DACC2DHR
DECL|DAC_DHR12RD_DACC1DHR_Msk|macro|DAC_DHR12RD_DACC1DHR_Msk
DECL|DAC_DHR12RD_DACC1DHR_Pos|macro|DAC_DHR12RD_DACC1DHR_Pos
DECL|DAC_DHR12RD_DACC1DHR|macro|DAC_DHR12RD_DACC1DHR
DECL|DAC_DHR12RD_DACC2DHR_Msk|macro|DAC_DHR12RD_DACC2DHR_Msk
DECL|DAC_DHR12RD_DACC2DHR_Pos|macro|DAC_DHR12RD_DACC2DHR_Pos
DECL|DAC_DHR12RD_DACC2DHR|macro|DAC_DHR12RD_DACC2DHR
DECL|DAC_DHR8R1_DACC1DHR_Msk|macro|DAC_DHR8R1_DACC1DHR_Msk
DECL|DAC_DHR8R1_DACC1DHR_Pos|macro|DAC_DHR8R1_DACC1DHR_Pos
DECL|DAC_DHR8R1_DACC1DHR|macro|DAC_DHR8R1_DACC1DHR
DECL|DAC_DHR8R2_DACC2DHR_Msk|macro|DAC_DHR8R2_DACC2DHR_Msk
DECL|DAC_DHR8R2_DACC2DHR_Pos|macro|DAC_DHR8R2_DACC2DHR_Pos
DECL|DAC_DHR8R2_DACC2DHR|macro|DAC_DHR8R2_DACC2DHR
DECL|DAC_DHR8RD_DACC1DHR_Msk|macro|DAC_DHR8RD_DACC1DHR_Msk
DECL|DAC_DHR8RD_DACC1DHR_Pos|macro|DAC_DHR8RD_DACC1DHR_Pos
DECL|DAC_DHR8RD_DACC1DHR|macro|DAC_DHR8RD_DACC1DHR
DECL|DAC_DHR8RD_DACC2DHR_Msk|macro|DAC_DHR8RD_DACC2DHR_Msk
DECL|DAC_DHR8RD_DACC2DHR_Pos|macro|DAC_DHR8RD_DACC2DHR_Pos
DECL|DAC_DHR8RD_DACC2DHR|macro|DAC_DHR8RD_DACC2DHR
DECL|DAC_DOR1_DACC1DOR_Msk|macro|DAC_DOR1_DACC1DOR_Msk
DECL|DAC_DOR1_DACC1DOR_Pos|macro|DAC_DOR1_DACC1DOR_Pos
DECL|DAC_DOR1_DACC1DOR|macro|DAC_DOR1_DACC1DOR
DECL|DAC_DOR2_DACC2DOR_Msk|macro|DAC_DOR2_DACC2DOR_Msk
DECL|DAC_DOR2_DACC2DOR_Pos|macro|DAC_DOR2_DACC2DOR_Pos
DECL|DAC_DOR2_DACC2DOR|macro|DAC_DOR2_DACC2DOR
DECL|DAC_MCR_MODE1_0|macro|DAC_MCR_MODE1_0
DECL|DAC_MCR_MODE1_1|macro|DAC_MCR_MODE1_1
DECL|DAC_MCR_MODE1_2|macro|DAC_MCR_MODE1_2
DECL|DAC_MCR_MODE1_Msk|macro|DAC_MCR_MODE1_Msk
DECL|DAC_MCR_MODE1_Pos|macro|DAC_MCR_MODE1_Pos
DECL|DAC_MCR_MODE1|macro|DAC_MCR_MODE1
DECL|DAC_MCR_MODE2_0|macro|DAC_MCR_MODE2_0
DECL|DAC_MCR_MODE2_1|macro|DAC_MCR_MODE2_1
DECL|DAC_MCR_MODE2_2|macro|DAC_MCR_MODE2_2
DECL|DAC_MCR_MODE2_Msk|macro|DAC_MCR_MODE2_Msk
DECL|DAC_MCR_MODE2_Pos|macro|DAC_MCR_MODE2_Pos
DECL|DAC_MCR_MODE2|macro|DAC_MCR_MODE2
DECL|DAC_SHHR_THOLD1_Msk|macro|DAC_SHHR_THOLD1_Msk
DECL|DAC_SHHR_THOLD1_Pos|macro|DAC_SHHR_THOLD1_Pos
DECL|DAC_SHHR_THOLD1|macro|DAC_SHHR_THOLD1
DECL|DAC_SHHR_THOLD2_Msk|macro|DAC_SHHR_THOLD2_Msk
DECL|DAC_SHHR_THOLD2_Pos|macro|DAC_SHHR_THOLD2_Pos
DECL|DAC_SHHR_THOLD2|macro|DAC_SHHR_THOLD2
DECL|DAC_SHRR_TREFRESH1_Msk|macro|DAC_SHRR_TREFRESH1_Msk
DECL|DAC_SHRR_TREFRESH1_Pos|macro|DAC_SHRR_TREFRESH1_Pos
DECL|DAC_SHRR_TREFRESH1|macro|DAC_SHRR_TREFRESH1
DECL|DAC_SHRR_TREFRESH2_Msk|macro|DAC_SHRR_TREFRESH2_Msk
DECL|DAC_SHRR_TREFRESH2_Pos|macro|DAC_SHRR_TREFRESH2_Pos
DECL|DAC_SHRR_TREFRESH2|macro|DAC_SHRR_TREFRESH2
DECL|DAC_SHSR1_TSAMPLE1_Msk|macro|DAC_SHSR1_TSAMPLE1_Msk
DECL|DAC_SHSR1_TSAMPLE1_Pos|macro|DAC_SHSR1_TSAMPLE1_Pos
DECL|DAC_SHSR1_TSAMPLE1|macro|DAC_SHSR1_TSAMPLE1
DECL|DAC_SHSR2_TSAMPLE2_Msk|macro|DAC_SHSR2_TSAMPLE2_Msk
DECL|DAC_SHSR2_TSAMPLE2_Pos|macro|DAC_SHSR2_TSAMPLE2_Pos
DECL|DAC_SHSR2_TSAMPLE2|macro|DAC_SHSR2_TSAMPLE2
DECL|DAC_SR_BWST1_Msk|macro|DAC_SR_BWST1_Msk
DECL|DAC_SR_BWST1_Pos|macro|DAC_SR_BWST1_Pos
DECL|DAC_SR_BWST1|macro|DAC_SR_BWST1
DECL|DAC_SR_BWST2_Msk|macro|DAC_SR_BWST2_Msk
DECL|DAC_SR_BWST2_Pos|macro|DAC_SR_BWST2_Pos
DECL|DAC_SR_BWST2|macro|DAC_SR_BWST2
DECL|DAC_SR_CAL_FLAG1_Msk|macro|DAC_SR_CAL_FLAG1_Msk
DECL|DAC_SR_CAL_FLAG1_Pos|macro|DAC_SR_CAL_FLAG1_Pos
DECL|DAC_SR_CAL_FLAG1|macro|DAC_SR_CAL_FLAG1
DECL|DAC_SR_CAL_FLAG2_Msk|macro|DAC_SR_CAL_FLAG2_Msk
DECL|DAC_SR_CAL_FLAG2_Pos|macro|DAC_SR_CAL_FLAG2_Pos
DECL|DAC_SR_CAL_FLAG2|macro|DAC_SR_CAL_FLAG2
DECL|DAC_SR_DMAUDR1_Msk|macro|DAC_SR_DMAUDR1_Msk
DECL|DAC_SR_DMAUDR1_Pos|macro|DAC_SR_DMAUDR1_Pos
DECL|DAC_SR_DMAUDR1|macro|DAC_SR_DMAUDR1
DECL|DAC_SR_DMAUDR2_Msk|macro|DAC_SR_DMAUDR2_Msk
DECL|DAC_SR_DMAUDR2_Pos|macro|DAC_SR_DMAUDR2_Pos
DECL|DAC_SR_DMAUDR2|macro|DAC_SR_DMAUDR2
DECL|DAC_SWTRIGR_SWTRIG1_Msk|macro|DAC_SWTRIGR_SWTRIG1_Msk
DECL|DAC_SWTRIGR_SWTRIG1_Pos|macro|DAC_SWTRIGR_SWTRIG1_Pos
DECL|DAC_SWTRIGR_SWTRIG1|macro|DAC_SWTRIGR_SWTRIG1
DECL|DAC_SWTRIGR_SWTRIG2_Msk|macro|DAC_SWTRIGR_SWTRIG2_Msk
DECL|DAC_SWTRIGR_SWTRIG2_Pos|macro|DAC_SWTRIGR_SWTRIG2_Pos
DECL|DAC_SWTRIGR_SWTRIG2|macro|DAC_SWTRIGR_SWTRIG2
DECL|DAC_TypeDef|typedef|} DAC_TypeDef;
DECL|DAC|macro|DAC
DECL|DADDR|member|__IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */
DECL|DBGMCU_APB1FZR1_DBG_CAN_STOP_Msk|macro|DBGMCU_APB1FZR1_DBG_CAN_STOP_Msk
DECL|DBGMCU_APB1FZR1_DBG_CAN_STOP_Pos|macro|DBGMCU_APB1FZR1_DBG_CAN_STOP_Pos
DECL|DBGMCU_APB1FZR1_DBG_CAN_STOP|macro|DBGMCU_APB1FZR1_DBG_CAN_STOP
DECL|DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk|macro|DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk
DECL|DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos|macro|DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos
DECL|DBGMCU_APB1FZR1_DBG_I2C1_STOP|macro|DBGMCU_APB1FZR1_DBG_I2C1_STOP
DECL|DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk|macro|DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk
DECL|DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos|macro|DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos
DECL|DBGMCU_APB1FZR1_DBG_I2C3_STOP|macro|DBGMCU_APB1FZR1_DBG_I2C3_STOP
DECL|DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk|macro|DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk
DECL|DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos|macro|DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos
DECL|DBGMCU_APB1FZR1_DBG_IWDG_STOP|macro|DBGMCU_APB1FZR1_DBG_IWDG_STOP
DECL|DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk|macro|DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk
DECL|DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos|macro|DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos
DECL|DBGMCU_APB1FZR1_DBG_LPTIM1_STOP|macro|DBGMCU_APB1FZR1_DBG_LPTIM1_STOP
DECL|DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk|macro|DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk
DECL|DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos|macro|DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos
DECL|DBGMCU_APB1FZR1_DBG_RTC_STOP|macro|DBGMCU_APB1FZR1_DBG_RTC_STOP
DECL|DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk|macro|DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk
DECL|DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos|macro|DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos
DECL|DBGMCU_APB1FZR1_DBG_TIM2_STOP|macro|DBGMCU_APB1FZR1_DBG_TIM2_STOP
DECL|DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk|macro|DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk
DECL|DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos|macro|DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos
DECL|DBGMCU_APB1FZR1_DBG_TIM6_STOP|macro|DBGMCU_APB1FZR1_DBG_TIM6_STOP
DECL|DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk|macro|DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk
DECL|DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos|macro|DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos
DECL|DBGMCU_APB1FZR1_DBG_TIM7_STOP|macro|DBGMCU_APB1FZR1_DBG_TIM7_STOP
DECL|DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk|macro|DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk
DECL|DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos|macro|DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos
DECL|DBGMCU_APB1FZR1_DBG_WWDG_STOP|macro|DBGMCU_APB1FZR1_DBG_WWDG_STOP
DECL|DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk|macro|DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk
DECL|DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos|macro|DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos
DECL|DBGMCU_APB1FZR2_DBG_LPTIM2_STOP|macro|DBGMCU_APB1FZR2_DBG_LPTIM2_STOP
DECL|DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk|macro|DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk
DECL|DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos|macro|DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos
DECL|DBGMCU_APB2FZ_DBG_TIM15_STOP|macro|DBGMCU_APB2FZ_DBG_TIM15_STOP
DECL|DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk|macro|DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk
DECL|DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos|macro|DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos
DECL|DBGMCU_APB2FZ_DBG_TIM16_STOP|macro|DBGMCU_APB2FZ_DBG_TIM16_STOP
DECL|DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk|macro|DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk
DECL|DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos|macro|DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos
DECL|DBGMCU_APB2FZ_DBG_TIM1_STOP|macro|DBGMCU_APB2FZ_DBG_TIM1_STOP
DECL|DBGMCU_BASE|macro|DBGMCU_BASE
DECL|DBGMCU_CR_DBG_SLEEP_Msk|macro|DBGMCU_CR_DBG_SLEEP_Msk
DECL|DBGMCU_CR_DBG_SLEEP_Pos|macro|DBGMCU_CR_DBG_SLEEP_Pos
DECL|DBGMCU_CR_DBG_SLEEP|macro|DBGMCU_CR_DBG_SLEEP
DECL|DBGMCU_CR_DBG_STANDBY_Msk|macro|DBGMCU_CR_DBG_STANDBY_Msk
DECL|DBGMCU_CR_DBG_STANDBY_Pos|macro|DBGMCU_CR_DBG_STANDBY_Pos
DECL|DBGMCU_CR_DBG_STANDBY|macro|DBGMCU_CR_DBG_STANDBY
DECL|DBGMCU_CR_DBG_STOP_Msk|macro|DBGMCU_CR_DBG_STOP_Msk
DECL|DBGMCU_CR_DBG_STOP_Pos|macro|DBGMCU_CR_DBG_STOP_Pos
DECL|DBGMCU_CR_DBG_STOP|macro|DBGMCU_CR_DBG_STOP
DECL|DBGMCU_CR_TRACE_IOEN_Msk|macro|DBGMCU_CR_TRACE_IOEN_Msk
DECL|DBGMCU_CR_TRACE_IOEN_Pos|macro|DBGMCU_CR_TRACE_IOEN_Pos
DECL|DBGMCU_CR_TRACE_IOEN|macro|DBGMCU_CR_TRACE_IOEN
DECL|DBGMCU_CR_TRACE_MODE_0|macro|DBGMCU_CR_TRACE_MODE_0
DECL|DBGMCU_CR_TRACE_MODE_1|macro|DBGMCU_CR_TRACE_MODE_1
DECL|DBGMCU_CR_TRACE_MODE_Msk|macro|DBGMCU_CR_TRACE_MODE_Msk
DECL|DBGMCU_CR_TRACE_MODE_Pos|macro|DBGMCU_CR_TRACE_MODE_Pos
DECL|DBGMCU_CR_TRACE_MODE|macro|DBGMCU_CR_TRACE_MODE
DECL|DBGMCU_IDCODE_DEV_ID_Msk|macro|DBGMCU_IDCODE_DEV_ID_Msk
DECL|DBGMCU_IDCODE_DEV_ID_Pos|macro|DBGMCU_IDCODE_DEV_ID_Pos
DECL|DBGMCU_IDCODE_DEV_ID|macro|DBGMCU_IDCODE_DEV_ID
DECL|DBGMCU_IDCODE_REV_ID_Msk|macro|DBGMCU_IDCODE_REV_ID_Msk
DECL|DBGMCU_IDCODE_REV_ID_Pos|macro|DBGMCU_IDCODE_REV_ID_Pos
DECL|DBGMCU_IDCODE_REV_ID|macro|DBGMCU_IDCODE_REV_ID
DECL|DBGMCU_TypeDef|typedef|} DBGMCU_TypeDef;
DECL|DBGMCU|macro|DBGMCU
DECL|DCR|member|__IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */
DECL|DCR|member|__IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
DECL|DHR12L1|member|__IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
DECL|DHR12L2|member|__IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
DECL|DHR12LD|member|__IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
DECL|DHR12R1|member|__IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
DECL|DHR12R2|member|__IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
DECL|DHR12RD|member|__IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
DECL|DHR8R1|member|__IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
DECL|DHR8R2|member|__IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
DECL|DHR8RD|member|__IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
DECL|DIER|member|__IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
DECL|DIFSEL|member|__IO uint32_t DIFSEL; /*!< ADC differential mode selection register, Address offset: 0xB0 */
DECL|DLR|member|__IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */
DECL|DMA1_BASE|macro|DMA1_BASE
DECL|DMA1_CSELR_BASE|macro|DMA1_CSELR_BASE
DECL|DMA1_CSELR|macro|DMA1_CSELR
DECL|DMA1_Channel1_BASE|macro|DMA1_Channel1_BASE
DECL|DMA1_Channel1_IRQn|enumerator|DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 global Interrupt */
DECL|DMA1_Channel1|macro|DMA1_Channel1
DECL|DMA1_Channel2_BASE|macro|DMA1_Channel2_BASE
DECL|DMA1_Channel2_IRQn|enumerator|DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 global Interrupt */
DECL|DMA1_Channel2|macro|DMA1_Channel2
DECL|DMA1_Channel3_BASE|macro|DMA1_Channel3_BASE
DECL|DMA1_Channel3_IRQn|enumerator|DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 global Interrupt */
DECL|DMA1_Channel3|macro|DMA1_Channel3
DECL|DMA1_Channel4_BASE|macro|DMA1_Channel4_BASE
DECL|DMA1_Channel4_IRQn|enumerator|DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 global Interrupt */
DECL|DMA1_Channel4|macro|DMA1_Channel4
DECL|DMA1_Channel5_BASE|macro|DMA1_Channel5_BASE
DECL|DMA1_Channel5_IRQn|enumerator|DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 global Interrupt */
DECL|DMA1_Channel5|macro|DMA1_Channel5
DECL|DMA1_Channel6_BASE|macro|DMA1_Channel6_BASE
DECL|DMA1_Channel6_IRQn|enumerator|DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 global Interrupt */
DECL|DMA1_Channel6|macro|DMA1_Channel6
DECL|DMA1_Channel7_BASE|macro|DMA1_Channel7_BASE
DECL|DMA1_Channel7_IRQn|enumerator|DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 global Interrupt */
DECL|DMA1_Channel7|macro|DMA1_Channel7
DECL|DMA1|macro|DMA1
DECL|DMA2_BASE|macro|DMA2_BASE
DECL|DMA2_CSELR_BASE|macro|DMA2_CSELR_BASE
DECL|DMA2_CSELR|macro|DMA2_CSELR
DECL|DMA2_Channel1_BASE|macro|DMA2_Channel1_BASE
DECL|DMA2_Channel1_IRQn|enumerator|DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */
DECL|DMA2_Channel1|macro|DMA2_Channel1
DECL|DMA2_Channel2_BASE|macro|DMA2_Channel2_BASE
DECL|DMA2_Channel2_IRQn|enumerator|DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */
DECL|DMA2_Channel2|macro|DMA2_Channel2
DECL|DMA2_Channel3_BASE|macro|DMA2_Channel3_BASE
DECL|DMA2_Channel3_IRQn|enumerator|DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */
DECL|DMA2_Channel3|macro|DMA2_Channel3
DECL|DMA2_Channel4_BASE|macro|DMA2_Channel4_BASE
DECL|DMA2_Channel4_IRQn|enumerator|DMA2_Channel4_IRQn = 59, /*!< DMA2 Channel 4 global Interrupt */
DECL|DMA2_Channel4|macro|DMA2_Channel4
DECL|DMA2_Channel5_BASE|macro|DMA2_Channel5_BASE
DECL|DMA2_Channel5_IRQn|enumerator|DMA2_Channel5_IRQn = 60, /*!< DMA2 Channel 5 global Interrupt */
DECL|DMA2_Channel5|macro|DMA2_Channel5
DECL|DMA2_Channel6_BASE|macro|DMA2_Channel6_BASE
DECL|DMA2_Channel6_IRQn|enumerator|DMA2_Channel6_IRQn = 68, /*!< DMA2 Channel 6 global interrupt */
DECL|DMA2_Channel6|macro|DMA2_Channel6
DECL|DMA2_Channel7_BASE|macro|DMA2_Channel7_BASE
DECL|DMA2_Channel7_IRQn|enumerator|DMA2_Channel7_IRQn = 69, /*!< DMA2 Channel 7 global interrupt */
DECL|DMA2_Channel7|macro|DMA2_Channel7
DECL|DMA2|macro|DMA2
DECL|DMAR|member|__IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
DECL|DMA_CCR_CIRC_Msk|macro|DMA_CCR_CIRC_Msk
DECL|DMA_CCR_CIRC_Pos|macro|DMA_CCR_CIRC_Pos
DECL|DMA_CCR_CIRC|macro|DMA_CCR_CIRC
DECL|DMA_CCR_DIR_Msk|macro|DMA_CCR_DIR_Msk
DECL|DMA_CCR_DIR_Pos|macro|DMA_CCR_DIR_Pos
DECL|DMA_CCR_DIR|macro|DMA_CCR_DIR
DECL|DMA_CCR_EN_Msk|macro|DMA_CCR_EN_Msk
DECL|DMA_CCR_EN_Pos|macro|DMA_CCR_EN_Pos
DECL|DMA_CCR_EN|macro|DMA_CCR_EN
DECL|DMA_CCR_HTIE_Msk|macro|DMA_CCR_HTIE_Msk
DECL|DMA_CCR_HTIE_Pos|macro|DMA_CCR_HTIE_Pos
DECL|DMA_CCR_HTIE|macro|DMA_CCR_HTIE
DECL|DMA_CCR_MEM2MEM_Msk|macro|DMA_CCR_MEM2MEM_Msk
DECL|DMA_CCR_MEM2MEM_Pos|macro|DMA_CCR_MEM2MEM_Pos
DECL|DMA_CCR_MEM2MEM|macro|DMA_CCR_MEM2MEM
DECL|DMA_CCR_MINC_Msk|macro|DMA_CCR_MINC_Msk
DECL|DMA_CCR_MINC_Pos|macro|DMA_CCR_MINC_Pos
DECL|DMA_CCR_MINC|macro|DMA_CCR_MINC
DECL|DMA_CCR_MSIZE_0|macro|DMA_CCR_MSIZE_0
DECL|DMA_CCR_MSIZE_1|macro|DMA_CCR_MSIZE_1
DECL|DMA_CCR_MSIZE_Msk|macro|DMA_CCR_MSIZE_Msk
DECL|DMA_CCR_MSIZE_Pos|macro|DMA_CCR_MSIZE_Pos
DECL|DMA_CCR_MSIZE|macro|DMA_CCR_MSIZE
DECL|DMA_CCR_PINC_Msk|macro|DMA_CCR_PINC_Msk
DECL|DMA_CCR_PINC_Pos|macro|DMA_CCR_PINC_Pos
DECL|DMA_CCR_PINC|macro|DMA_CCR_PINC
DECL|DMA_CCR_PL_0|macro|DMA_CCR_PL_0
DECL|DMA_CCR_PL_1|macro|DMA_CCR_PL_1
DECL|DMA_CCR_PL_Msk|macro|DMA_CCR_PL_Msk
DECL|DMA_CCR_PL_Pos|macro|DMA_CCR_PL_Pos
DECL|DMA_CCR_PL|macro|DMA_CCR_PL
DECL|DMA_CCR_PSIZE_0|macro|DMA_CCR_PSIZE_0
DECL|DMA_CCR_PSIZE_1|macro|DMA_CCR_PSIZE_1
DECL|DMA_CCR_PSIZE_Msk|macro|DMA_CCR_PSIZE_Msk
DECL|DMA_CCR_PSIZE_Pos|macro|DMA_CCR_PSIZE_Pos
DECL|DMA_CCR_PSIZE|macro|DMA_CCR_PSIZE
DECL|DMA_CCR_TCIE_Msk|macro|DMA_CCR_TCIE_Msk
DECL|DMA_CCR_TCIE_Pos|macro|DMA_CCR_TCIE_Pos
DECL|DMA_CCR_TCIE|macro|DMA_CCR_TCIE
DECL|DMA_CCR_TEIE_Msk|macro|DMA_CCR_TEIE_Msk
DECL|DMA_CCR_TEIE_Pos|macro|DMA_CCR_TEIE_Pos
DECL|DMA_CCR_TEIE|macro|DMA_CCR_TEIE
DECL|DMA_CMAR_MA_Msk|macro|DMA_CMAR_MA_Msk
DECL|DMA_CMAR_MA_Pos|macro|DMA_CMAR_MA_Pos
DECL|DMA_CMAR_MA|macro|DMA_CMAR_MA
DECL|DMA_CNDTR_NDT_Msk|macro|DMA_CNDTR_NDT_Msk
DECL|DMA_CNDTR_NDT_Pos|macro|DMA_CNDTR_NDT_Pos
DECL|DMA_CNDTR_NDT|macro|DMA_CNDTR_NDT
DECL|DMA_CPAR_PA_Msk|macro|DMA_CPAR_PA_Msk
DECL|DMA_CPAR_PA_Pos|macro|DMA_CPAR_PA_Pos
DECL|DMA_CPAR_PA|macro|DMA_CPAR_PA
DECL|DMA_CSELR_C1S_Msk|macro|DMA_CSELR_C1S_Msk
DECL|DMA_CSELR_C1S_Pos|macro|DMA_CSELR_C1S_Pos
DECL|DMA_CSELR_C1S|macro|DMA_CSELR_C1S
DECL|DMA_CSELR_C2S_Msk|macro|DMA_CSELR_C2S_Msk
DECL|DMA_CSELR_C2S_Pos|macro|DMA_CSELR_C2S_Pos
DECL|DMA_CSELR_C2S|macro|DMA_CSELR_C2S
DECL|DMA_CSELR_C3S_Msk|macro|DMA_CSELR_C3S_Msk
DECL|DMA_CSELR_C3S_Pos|macro|DMA_CSELR_C3S_Pos
DECL|DMA_CSELR_C3S|macro|DMA_CSELR_C3S
DECL|DMA_CSELR_C4S_Msk|macro|DMA_CSELR_C4S_Msk
DECL|DMA_CSELR_C4S_Pos|macro|DMA_CSELR_C4S_Pos
DECL|DMA_CSELR_C4S|macro|DMA_CSELR_C4S
DECL|DMA_CSELR_C5S_Msk|macro|DMA_CSELR_C5S_Msk
DECL|DMA_CSELR_C5S_Pos|macro|DMA_CSELR_C5S_Pos
DECL|DMA_CSELR_C5S|macro|DMA_CSELR_C5S
DECL|DMA_CSELR_C6S_Msk|macro|DMA_CSELR_C6S_Msk
DECL|DMA_CSELR_C6S_Pos|macro|DMA_CSELR_C6S_Pos
DECL|DMA_CSELR_C6S|macro|DMA_CSELR_C6S
DECL|DMA_CSELR_C7S_Msk|macro|DMA_CSELR_C7S_Msk
DECL|DMA_CSELR_C7S_Pos|macro|DMA_CSELR_C7S_Pos
DECL|DMA_CSELR_C7S|macro|DMA_CSELR_C7S
DECL|DMA_Channel_TypeDef|typedef|} DMA_Channel_TypeDef;
DECL|DMA_IFCR_CGIF1_Msk|macro|DMA_IFCR_CGIF1_Msk
DECL|DMA_IFCR_CGIF1_Pos|macro|DMA_IFCR_CGIF1_Pos
DECL|DMA_IFCR_CGIF1|macro|DMA_IFCR_CGIF1
DECL|DMA_IFCR_CGIF2_Msk|macro|DMA_IFCR_CGIF2_Msk
DECL|DMA_IFCR_CGIF2_Pos|macro|DMA_IFCR_CGIF2_Pos
DECL|DMA_IFCR_CGIF2|macro|DMA_IFCR_CGIF2
DECL|DMA_IFCR_CGIF3_Msk|macro|DMA_IFCR_CGIF3_Msk
DECL|DMA_IFCR_CGIF3_Pos|macro|DMA_IFCR_CGIF3_Pos
DECL|DMA_IFCR_CGIF3|macro|DMA_IFCR_CGIF3
DECL|DMA_IFCR_CGIF4_Msk|macro|DMA_IFCR_CGIF4_Msk
DECL|DMA_IFCR_CGIF4_Pos|macro|DMA_IFCR_CGIF4_Pos
DECL|DMA_IFCR_CGIF4|macro|DMA_IFCR_CGIF4
DECL|DMA_IFCR_CGIF5_Msk|macro|DMA_IFCR_CGIF5_Msk
DECL|DMA_IFCR_CGIF5_Pos|macro|DMA_IFCR_CGIF5_Pos
DECL|DMA_IFCR_CGIF5|macro|DMA_IFCR_CGIF5
DECL|DMA_IFCR_CGIF6_Msk|macro|DMA_IFCR_CGIF6_Msk
DECL|DMA_IFCR_CGIF6_Pos|macro|DMA_IFCR_CGIF6_Pos
DECL|DMA_IFCR_CGIF6|macro|DMA_IFCR_CGIF6
DECL|DMA_IFCR_CGIF7_Msk|macro|DMA_IFCR_CGIF7_Msk
DECL|DMA_IFCR_CGIF7_Pos|macro|DMA_IFCR_CGIF7_Pos
DECL|DMA_IFCR_CGIF7|macro|DMA_IFCR_CGIF7
DECL|DMA_IFCR_CHTIF1_Msk|macro|DMA_IFCR_CHTIF1_Msk
DECL|DMA_IFCR_CHTIF1_Pos|macro|DMA_IFCR_CHTIF1_Pos
DECL|DMA_IFCR_CHTIF1|macro|DMA_IFCR_CHTIF1
DECL|DMA_IFCR_CHTIF2_Msk|macro|DMA_IFCR_CHTIF2_Msk
DECL|DMA_IFCR_CHTIF2_Pos|macro|DMA_IFCR_CHTIF2_Pos
DECL|DMA_IFCR_CHTIF2|macro|DMA_IFCR_CHTIF2
DECL|DMA_IFCR_CHTIF3_Msk|macro|DMA_IFCR_CHTIF3_Msk
DECL|DMA_IFCR_CHTIF3_Pos|macro|DMA_IFCR_CHTIF3_Pos
DECL|DMA_IFCR_CHTIF3|macro|DMA_IFCR_CHTIF3
DECL|DMA_IFCR_CHTIF4_Msk|macro|DMA_IFCR_CHTIF4_Msk
DECL|DMA_IFCR_CHTIF4_Pos|macro|DMA_IFCR_CHTIF4_Pos
DECL|DMA_IFCR_CHTIF4|macro|DMA_IFCR_CHTIF4
DECL|DMA_IFCR_CHTIF5_Msk|macro|DMA_IFCR_CHTIF5_Msk
DECL|DMA_IFCR_CHTIF5_Pos|macro|DMA_IFCR_CHTIF5_Pos
DECL|DMA_IFCR_CHTIF5|macro|DMA_IFCR_CHTIF5
DECL|DMA_IFCR_CHTIF6_Msk|macro|DMA_IFCR_CHTIF6_Msk
DECL|DMA_IFCR_CHTIF6_Pos|macro|DMA_IFCR_CHTIF6_Pos
DECL|DMA_IFCR_CHTIF6|macro|DMA_IFCR_CHTIF6
DECL|DMA_IFCR_CHTIF7_Msk|macro|DMA_IFCR_CHTIF7_Msk
DECL|DMA_IFCR_CHTIF7_Pos|macro|DMA_IFCR_CHTIF7_Pos
DECL|DMA_IFCR_CHTIF7|macro|DMA_IFCR_CHTIF7
DECL|DMA_IFCR_CTCIF1_Msk|macro|DMA_IFCR_CTCIF1_Msk
DECL|DMA_IFCR_CTCIF1_Pos|macro|DMA_IFCR_CTCIF1_Pos
DECL|DMA_IFCR_CTCIF1|macro|DMA_IFCR_CTCIF1
DECL|DMA_IFCR_CTCIF2_Msk|macro|DMA_IFCR_CTCIF2_Msk
DECL|DMA_IFCR_CTCIF2_Pos|macro|DMA_IFCR_CTCIF2_Pos
DECL|DMA_IFCR_CTCIF2|macro|DMA_IFCR_CTCIF2
DECL|DMA_IFCR_CTCIF3_Msk|macro|DMA_IFCR_CTCIF3_Msk
DECL|DMA_IFCR_CTCIF3_Pos|macro|DMA_IFCR_CTCIF3_Pos
DECL|DMA_IFCR_CTCIF3|macro|DMA_IFCR_CTCIF3
DECL|DMA_IFCR_CTCIF4_Msk|macro|DMA_IFCR_CTCIF4_Msk
DECL|DMA_IFCR_CTCIF4_Pos|macro|DMA_IFCR_CTCIF4_Pos
DECL|DMA_IFCR_CTCIF4|macro|DMA_IFCR_CTCIF4
DECL|DMA_IFCR_CTCIF5_Msk|macro|DMA_IFCR_CTCIF5_Msk
DECL|DMA_IFCR_CTCIF5_Pos|macro|DMA_IFCR_CTCIF5_Pos
DECL|DMA_IFCR_CTCIF5|macro|DMA_IFCR_CTCIF5
DECL|DMA_IFCR_CTCIF6_Msk|macro|DMA_IFCR_CTCIF6_Msk
DECL|DMA_IFCR_CTCIF6_Pos|macro|DMA_IFCR_CTCIF6_Pos
DECL|DMA_IFCR_CTCIF6|macro|DMA_IFCR_CTCIF6
DECL|DMA_IFCR_CTCIF7_Msk|macro|DMA_IFCR_CTCIF7_Msk
DECL|DMA_IFCR_CTCIF7_Pos|macro|DMA_IFCR_CTCIF7_Pos
DECL|DMA_IFCR_CTCIF7|macro|DMA_IFCR_CTCIF7
DECL|DMA_IFCR_CTEIF1_Msk|macro|DMA_IFCR_CTEIF1_Msk
DECL|DMA_IFCR_CTEIF1_Pos|macro|DMA_IFCR_CTEIF1_Pos
DECL|DMA_IFCR_CTEIF1|macro|DMA_IFCR_CTEIF1
DECL|DMA_IFCR_CTEIF2_Msk|macro|DMA_IFCR_CTEIF2_Msk
DECL|DMA_IFCR_CTEIF2_Pos|macro|DMA_IFCR_CTEIF2_Pos
DECL|DMA_IFCR_CTEIF2|macro|DMA_IFCR_CTEIF2
DECL|DMA_IFCR_CTEIF3_Msk|macro|DMA_IFCR_CTEIF3_Msk
DECL|DMA_IFCR_CTEIF3_Pos|macro|DMA_IFCR_CTEIF3_Pos
DECL|DMA_IFCR_CTEIF3|macro|DMA_IFCR_CTEIF3
DECL|DMA_IFCR_CTEIF4_Msk|macro|DMA_IFCR_CTEIF4_Msk
DECL|DMA_IFCR_CTEIF4_Pos|macro|DMA_IFCR_CTEIF4_Pos
DECL|DMA_IFCR_CTEIF4|macro|DMA_IFCR_CTEIF4
DECL|DMA_IFCR_CTEIF5_Msk|macro|DMA_IFCR_CTEIF5_Msk
DECL|DMA_IFCR_CTEIF5_Pos|macro|DMA_IFCR_CTEIF5_Pos
DECL|DMA_IFCR_CTEIF5|macro|DMA_IFCR_CTEIF5
DECL|DMA_IFCR_CTEIF6_Msk|macro|DMA_IFCR_CTEIF6_Msk
DECL|DMA_IFCR_CTEIF6_Pos|macro|DMA_IFCR_CTEIF6_Pos
DECL|DMA_IFCR_CTEIF6|macro|DMA_IFCR_CTEIF6
DECL|DMA_IFCR_CTEIF7_Msk|macro|DMA_IFCR_CTEIF7_Msk
DECL|DMA_IFCR_CTEIF7_Pos|macro|DMA_IFCR_CTEIF7_Pos
DECL|DMA_IFCR_CTEIF7|macro|DMA_IFCR_CTEIF7
DECL|DMA_ISR_GIF1_Msk|macro|DMA_ISR_GIF1_Msk
DECL|DMA_ISR_GIF1_Pos|macro|DMA_ISR_GIF1_Pos
DECL|DMA_ISR_GIF1|macro|DMA_ISR_GIF1
DECL|DMA_ISR_GIF2_Msk|macro|DMA_ISR_GIF2_Msk
DECL|DMA_ISR_GIF2_Pos|macro|DMA_ISR_GIF2_Pos
DECL|DMA_ISR_GIF2|macro|DMA_ISR_GIF2
DECL|DMA_ISR_GIF3_Msk|macro|DMA_ISR_GIF3_Msk
DECL|DMA_ISR_GIF3_Pos|macro|DMA_ISR_GIF3_Pos
DECL|DMA_ISR_GIF3|macro|DMA_ISR_GIF3
DECL|DMA_ISR_GIF4_Msk|macro|DMA_ISR_GIF4_Msk
DECL|DMA_ISR_GIF4_Pos|macro|DMA_ISR_GIF4_Pos
DECL|DMA_ISR_GIF4|macro|DMA_ISR_GIF4
DECL|DMA_ISR_GIF5_Msk|macro|DMA_ISR_GIF5_Msk
DECL|DMA_ISR_GIF5_Pos|macro|DMA_ISR_GIF5_Pos
DECL|DMA_ISR_GIF5|macro|DMA_ISR_GIF5
DECL|DMA_ISR_GIF6_Msk|macro|DMA_ISR_GIF6_Msk
DECL|DMA_ISR_GIF6_Pos|macro|DMA_ISR_GIF6_Pos
DECL|DMA_ISR_GIF6|macro|DMA_ISR_GIF6
DECL|DMA_ISR_GIF7_Msk|macro|DMA_ISR_GIF7_Msk
DECL|DMA_ISR_GIF7_Pos|macro|DMA_ISR_GIF7_Pos
DECL|DMA_ISR_GIF7|macro|DMA_ISR_GIF7
DECL|DMA_ISR_HTIF1_Msk|macro|DMA_ISR_HTIF1_Msk
DECL|DMA_ISR_HTIF1_Pos|macro|DMA_ISR_HTIF1_Pos
DECL|DMA_ISR_HTIF1|macro|DMA_ISR_HTIF1
DECL|DMA_ISR_HTIF2_Msk|macro|DMA_ISR_HTIF2_Msk
DECL|DMA_ISR_HTIF2_Pos|macro|DMA_ISR_HTIF2_Pos
DECL|DMA_ISR_HTIF2|macro|DMA_ISR_HTIF2
DECL|DMA_ISR_HTIF3_Msk|macro|DMA_ISR_HTIF3_Msk
DECL|DMA_ISR_HTIF3_Pos|macro|DMA_ISR_HTIF3_Pos
DECL|DMA_ISR_HTIF3|macro|DMA_ISR_HTIF3
DECL|DMA_ISR_HTIF4_Msk|macro|DMA_ISR_HTIF4_Msk
DECL|DMA_ISR_HTIF4_Pos|macro|DMA_ISR_HTIF4_Pos
DECL|DMA_ISR_HTIF4|macro|DMA_ISR_HTIF4
DECL|DMA_ISR_HTIF5_Msk|macro|DMA_ISR_HTIF5_Msk
DECL|DMA_ISR_HTIF5_Pos|macro|DMA_ISR_HTIF5_Pos
DECL|DMA_ISR_HTIF5|macro|DMA_ISR_HTIF5
DECL|DMA_ISR_HTIF6_Msk|macro|DMA_ISR_HTIF6_Msk
DECL|DMA_ISR_HTIF6_Pos|macro|DMA_ISR_HTIF6_Pos
DECL|DMA_ISR_HTIF6|macro|DMA_ISR_HTIF6
DECL|DMA_ISR_HTIF7_Msk|macro|DMA_ISR_HTIF7_Msk
DECL|DMA_ISR_HTIF7_Pos|macro|DMA_ISR_HTIF7_Pos
DECL|DMA_ISR_HTIF7|macro|DMA_ISR_HTIF7
DECL|DMA_ISR_TCIF1_Msk|macro|DMA_ISR_TCIF1_Msk
DECL|DMA_ISR_TCIF1_Pos|macro|DMA_ISR_TCIF1_Pos
DECL|DMA_ISR_TCIF1|macro|DMA_ISR_TCIF1
DECL|DMA_ISR_TCIF2_Msk|macro|DMA_ISR_TCIF2_Msk
DECL|DMA_ISR_TCIF2_Pos|macro|DMA_ISR_TCIF2_Pos
DECL|DMA_ISR_TCIF2|macro|DMA_ISR_TCIF2
DECL|DMA_ISR_TCIF3_Msk|macro|DMA_ISR_TCIF3_Msk
DECL|DMA_ISR_TCIF3_Pos|macro|DMA_ISR_TCIF3_Pos
DECL|DMA_ISR_TCIF3|macro|DMA_ISR_TCIF3
DECL|DMA_ISR_TCIF4_Msk|macro|DMA_ISR_TCIF4_Msk
DECL|DMA_ISR_TCIF4_Pos|macro|DMA_ISR_TCIF4_Pos
DECL|DMA_ISR_TCIF4|macro|DMA_ISR_TCIF4
DECL|DMA_ISR_TCIF5_Msk|macro|DMA_ISR_TCIF5_Msk
DECL|DMA_ISR_TCIF5_Pos|macro|DMA_ISR_TCIF5_Pos
DECL|DMA_ISR_TCIF5|macro|DMA_ISR_TCIF5
DECL|DMA_ISR_TCIF6_Msk|macro|DMA_ISR_TCIF6_Msk
DECL|DMA_ISR_TCIF6_Pos|macro|DMA_ISR_TCIF6_Pos
DECL|DMA_ISR_TCIF6|macro|DMA_ISR_TCIF6
DECL|DMA_ISR_TCIF7_Msk|macro|DMA_ISR_TCIF7_Msk
DECL|DMA_ISR_TCIF7_Pos|macro|DMA_ISR_TCIF7_Pos
DECL|DMA_ISR_TCIF7|macro|DMA_ISR_TCIF7
DECL|DMA_ISR_TEIF1_Msk|macro|DMA_ISR_TEIF1_Msk
DECL|DMA_ISR_TEIF1_Pos|macro|DMA_ISR_TEIF1_Pos
DECL|DMA_ISR_TEIF1|macro|DMA_ISR_TEIF1
DECL|DMA_ISR_TEIF2_Msk|macro|DMA_ISR_TEIF2_Msk
DECL|DMA_ISR_TEIF2_Pos|macro|DMA_ISR_TEIF2_Pos
DECL|DMA_ISR_TEIF2|macro|DMA_ISR_TEIF2
DECL|DMA_ISR_TEIF3_Msk|macro|DMA_ISR_TEIF3_Msk
DECL|DMA_ISR_TEIF3_Pos|macro|DMA_ISR_TEIF3_Pos
DECL|DMA_ISR_TEIF3|macro|DMA_ISR_TEIF3
DECL|DMA_ISR_TEIF4_Msk|macro|DMA_ISR_TEIF4_Msk
DECL|DMA_ISR_TEIF4_Pos|macro|DMA_ISR_TEIF4_Pos
DECL|DMA_ISR_TEIF4|macro|DMA_ISR_TEIF4
DECL|DMA_ISR_TEIF5_Msk|macro|DMA_ISR_TEIF5_Msk
DECL|DMA_ISR_TEIF5_Pos|macro|DMA_ISR_TEIF5_Pos
DECL|DMA_ISR_TEIF5|macro|DMA_ISR_TEIF5
DECL|DMA_ISR_TEIF6_Msk|macro|DMA_ISR_TEIF6_Msk
DECL|DMA_ISR_TEIF6_Pos|macro|DMA_ISR_TEIF6_Pos
DECL|DMA_ISR_TEIF6|macro|DMA_ISR_TEIF6
DECL|DMA_ISR_TEIF7_Msk|macro|DMA_ISR_TEIF7_Msk
DECL|DMA_ISR_TEIF7_Pos|macro|DMA_ISR_TEIF7_Pos
DECL|DMA_ISR_TEIF7|macro|DMA_ISR_TEIF7
DECL|DMA_Request_TypeDef|typedef|} DMA_Request_TypeDef;
DECL|DMA_TypeDef|typedef|} DMA_TypeDef;
DECL|DMA_request_TypeDef|macro|DMA_request_TypeDef
DECL|DOR1|member|__IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
DECL|DOR2|member|__IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
DECL|DR|member|__IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */
DECL|DR|member|__IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
DECL|DR|member|__IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */
DECL|DR|member|__IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
DECL|DR|member|__IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
DECL|DR|member|__IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */
DECL|DR|member|__IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
DECL|ECCR|member|__IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */
DECL|EGR|member|__IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
DECL|EMR1|member|__IO uint32_t EMR1; /*!< EXTI Event mask register 1, Address offset: 0x04 */
DECL|EMR2|member|__IO uint32_t EMR2; /*!< EXTI Event mask register 2, Address offset: 0x24 */
DECL|EP0R|member|__IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */
DECL|EP1R|member|__IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */
DECL|EP2R|member|__IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */
DECL|EP3R|member|__IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */
DECL|EP4R|member|__IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */
DECL|EP5R|member|__IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */
DECL|EP6R|member|__IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */
DECL|EP7R|member|__IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */
DECL|ESR|member|__IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
DECL|EXTI0_IRQn|enumerator|EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
DECL|EXTI15_10_IRQn|enumerator|EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
DECL|EXTI1_IRQn|enumerator|EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
DECL|EXTI2_IRQn|enumerator|EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
DECL|EXTI3_IRQn|enumerator|EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
DECL|EXTI4_IRQn|enumerator|EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
DECL|EXTI9_5_IRQn|enumerator|EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
DECL|EXTICR|member|__IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
DECL|EXTI_BASE|macro|EXTI_BASE
DECL|EXTI_EMR1_EM0_Msk|macro|EXTI_EMR1_EM0_Msk
DECL|EXTI_EMR1_EM0_Pos|macro|EXTI_EMR1_EM0_Pos
DECL|EXTI_EMR1_EM0|macro|EXTI_EMR1_EM0
DECL|EXTI_EMR1_EM10_Msk|macro|EXTI_EMR1_EM10_Msk
DECL|EXTI_EMR1_EM10_Pos|macro|EXTI_EMR1_EM10_Pos
DECL|EXTI_EMR1_EM10|macro|EXTI_EMR1_EM10
DECL|EXTI_EMR1_EM11_Msk|macro|EXTI_EMR1_EM11_Msk
DECL|EXTI_EMR1_EM11_Pos|macro|EXTI_EMR1_EM11_Pos
DECL|EXTI_EMR1_EM11|macro|EXTI_EMR1_EM11
DECL|EXTI_EMR1_EM12_Msk|macro|EXTI_EMR1_EM12_Msk
DECL|EXTI_EMR1_EM12_Pos|macro|EXTI_EMR1_EM12_Pos
DECL|EXTI_EMR1_EM12|macro|EXTI_EMR1_EM12
DECL|EXTI_EMR1_EM13_Msk|macro|EXTI_EMR1_EM13_Msk
DECL|EXTI_EMR1_EM13_Pos|macro|EXTI_EMR1_EM13_Pos
DECL|EXTI_EMR1_EM13|macro|EXTI_EMR1_EM13
DECL|EXTI_EMR1_EM14_Msk|macro|EXTI_EMR1_EM14_Msk
DECL|EXTI_EMR1_EM14_Pos|macro|EXTI_EMR1_EM14_Pos
DECL|EXTI_EMR1_EM14|macro|EXTI_EMR1_EM14
DECL|EXTI_EMR1_EM15_Msk|macro|EXTI_EMR1_EM15_Msk
DECL|EXTI_EMR1_EM15_Pos|macro|EXTI_EMR1_EM15_Pos
DECL|EXTI_EMR1_EM15|macro|EXTI_EMR1_EM15
DECL|EXTI_EMR1_EM16_Msk|macro|EXTI_EMR1_EM16_Msk
DECL|EXTI_EMR1_EM16_Pos|macro|EXTI_EMR1_EM16_Pos
DECL|EXTI_EMR1_EM16|macro|EXTI_EMR1_EM16
DECL|EXTI_EMR1_EM17_Msk|macro|EXTI_EMR1_EM17_Msk
DECL|EXTI_EMR1_EM17_Pos|macro|EXTI_EMR1_EM17_Pos
DECL|EXTI_EMR1_EM17|macro|EXTI_EMR1_EM17
DECL|EXTI_EMR1_EM18_Msk|macro|EXTI_EMR1_EM18_Msk
DECL|EXTI_EMR1_EM18_Pos|macro|EXTI_EMR1_EM18_Pos
DECL|EXTI_EMR1_EM18|macro|EXTI_EMR1_EM18
DECL|EXTI_EMR1_EM19_Msk|macro|EXTI_EMR1_EM19_Msk
DECL|EXTI_EMR1_EM19_Pos|macro|EXTI_EMR1_EM19_Pos
DECL|EXTI_EMR1_EM19|macro|EXTI_EMR1_EM19
DECL|EXTI_EMR1_EM1_Msk|macro|EXTI_EMR1_EM1_Msk
DECL|EXTI_EMR1_EM1_Pos|macro|EXTI_EMR1_EM1_Pos
DECL|EXTI_EMR1_EM1|macro|EXTI_EMR1_EM1
DECL|EXTI_EMR1_EM20_Msk|macro|EXTI_EMR1_EM20_Msk
DECL|EXTI_EMR1_EM20_Pos|macro|EXTI_EMR1_EM20_Pos
DECL|EXTI_EMR1_EM20|macro|EXTI_EMR1_EM20
DECL|EXTI_EMR1_EM21_Msk|macro|EXTI_EMR1_EM21_Msk
DECL|EXTI_EMR1_EM21_Pos|macro|EXTI_EMR1_EM21_Pos
DECL|EXTI_EMR1_EM21|macro|EXTI_EMR1_EM21
DECL|EXTI_EMR1_EM22_Msk|macro|EXTI_EMR1_EM22_Msk
DECL|EXTI_EMR1_EM22_Pos|macro|EXTI_EMR1_EM22_Pos
DECL|EXTI_EMR1_EM22|macro|EXTI_EMR1_EM22
DECL|EXTI_EMR1_EM23_Msk|macro|EXTI_EMR1_EM23_Msk
DECL|EXTI_EMR1_EM23_Pos|macro|EXTI_EMR1_EM23_Pos
DECL|EXTI_EMR1_EM23|macro|EXTI_EMR1_EM23
DECL|EXTI_EMR1_EM24_Msk|macro|EXTI_EMR1_EM24_Msk
DECL|EXTI_EMR1_EM24_Pos|macro|EXTI_EMR1_EM24_Pos
DECL|EXTI_EMR1_EM24|macro|EXTI_EMR1_EM24
DECL|EXTI_EMR1_EM25_Msk|macro|EXTI_EMR1_EM25_Msk
DECL|EXTI_EMR1_EM25_Pos|macro|EXTI_EMR1_EM25_Pos
DECL|EXTI_EMR1_EM25|macro|EXTI_EMR1_EM25
DECL|EXTI_EMR1_EM26_Msk|macro|EXTI_EMR1_EM26_Msk
DECL|EXTI_EMR1_EM26_Pos|macro|EXTI_EMR1_EM26_Pos
DECL|EXTI_EMR1_EM26|macro|EXTI_EMR1_EM26
DECL|EXTI_EMR1_EM27_Msk|macro|EXTI_EMR1_EM27_Msk
DECL|EXTI_EMR1_EM27_Pos|macro|EXTI_EMR1_EM27_Pos
DECL|EXTI_EMR1_EM27|macro|EXTI_EMR1_EM27
DECL|EXTI_EMR1_EM28_Msk|macro|EXTI_EMR1_EM28_Msk
DECL|EXTI_EMR1_EM28_Pos|macro|EXTI_EMR1_EM28_Pos
DECL|EXTI_EMR1_EM28|macro|EXTI_EMR1_EM28
DECL|EXTI_EMR1_EM2_Msk|macro|EXTI_EMR1_EM2_Msk
DECL|EXTI_EMR1_EM2_Pos|macro|EXTI_EMR1_EM2_Pos
DECL|EXTI_EMR1_EM2|macro|EXTI_EMR1_EM2
DECL|EXTI_EMR1_EM31_Msk|macro|EXTI_EMR1_EM31_Msk
DECL|EXTI_EMR1_EM31_Pos|macro|EXTI_EMR1_EM31_Pos
DECL|EXTI_EMR1_EM31|macro|EXTI_EMR1_EM31
DECL|EXTI_EMR1_EM3_Msk|macro|EXTI_EMR1_EM3_Msk
DECL|EXTI_EMR1_EM3_Pos|macro|EXTI_EMR1_EM3_Pos
DECL|EXTI_EMR1_EM3|macro|EXTI_EMR1_EM3
DECL|EXTI_EMR1_EM4_Msk|macro|EXTI_EMR1_EM4_Msk
DECL|EXTI_EMR1_EM4_Pos|macro|EXTI_EMR1_EM4_Pos
DECL|EXTI_EMR1_EM4|macro|EXTI_EMR1_EM4
DECL|EXTI_EMR1_EM5_Msk|macro|EXTI_EMR1_EM5_Msk
DECL|EXTI_EMR1_EM5_Pos|macro|EXTI_EMR1_EM5_Pos
DECL|EXTI_EMR1_EM5|macro|EXTI_EMR1_EM5
DECL|EXTI_EMR1_EM6_Msk|macro|EXTI_EMR1_EM6_Msk
DECL|EXTI_EMR1_EM6_Pos|macro|EXTI_EMR1_EM6_Pos
DECL|EXTI_EMR1_EM6|macro|EXTI_EMR1_EM6
DECL|EXTI_EMR1_EM7_Msk|macro|EXTI_EMR1_EM7_Msk
DECL|EXTI_EMR1_EM7_Pos|macro|EXTI_EMR1_EM7_Pos
DECL|EXTI_EMR1_EM7|macro|EXTI_EMR1_EM7
DECL|EXTI_EMR1_EM8_Msk|macro|EXTI_EMR1_EM8_Msk
DECL|EXTI_EMR1_EM8_Pos|macro|EXTI_EMR1_EM8_Pos
DECL|EXTI_EMR1_EM8|macro|EXTI_EMR1_EM8
DECL|EXTI_EMR1_EM9_Msk|macro|EXTI_EMR1_EM9_Msk
DECL|EXTI_EMR1_EM9_Pos|macro|EXTI_EMR1_EM9_Pos
DECL|EXTI_EMR1_EM9|macro|EXTI_EMR1_EM9
DECL|EXTI_EMR2_EM32_Msk|macro|EXTI_EMR2_EM32_Msk
DECL|EXTI_EMR2_EM32_Pos|macro|EXTI_EMR2_EM32_Pos
DECL|EXTI_EMR2_EM32|macro|EXTI_EMR2_EM32
DECL|EXTI_EMR2_EM33_Msk|macro|EXTI_EMR2_EM33_Msk
DECL|EXTI_EMR2_EM33_Pos|macro|EXTI_EMR2_EM33_Pos
DECL|EXTI_EMR2_EM33|macro|EXTI_EMR2_EM33
DECL|EXTI_EMR2_EM34_Msk|macro|EXTI_EMR2_EM34_Msk
DECL|EXTI_EMR2_EM34_Pos|macro|EXTI_EMR2_EM34_Pos
DECL|EXTI_EMR2_EM34|macro|EXTI_EMR2_EM34
DECL|EXTI_EMR2_EM35_Msk|macro|EXTI_EMR2_EM35_Msk
DECL|EXTI_EMR2_EM35_Pos|macro|EXTI_EMR2_EM35_Pos
DECL|EXTI_EMR2_EM35|macro|EXTI_EMR2_EM35
DECL|EXTI_EMR2_EM37_Msk|macro|EXTI_EMR2_EM37_Msk
DECL|EXTI_EMR2_EM37_Pos|macro|EXTI_EMR2_EM37_Pos
DECL|EXTI_EMR2_EM37|macro|EXTI_EMR2_EM37
DECL|EXTI_EMR2_EM38_Msk|macro|EXTI_EMR2_EM38_Msk
DECL|EXTI_EMR2_EM38_Pos|macro|EXTI_EMR2_EM38_Pos
DECL|EXTI_EMR2_EM38|macro|EXTI_EMR2_EM38
DECL|EXTI_EMR2_EM_Msk|macro|EXTI_EMR2_EM_Msk
DECL|EXTI_EMR2_EM_Pos|macro|EXTI_EMR2_EM_Pos
DECL|EXTI_EMR2_EM|macro|EXTI_EMR2_EM
DECL|EXTI_FTSR1_FT0_Msk|macro|EXTI_FTSR1_FT0_Msk
DECL|EXTI_FTSR1_FT0_Pos|macro|EXTI_FTSR1_FT0_Pos
DECL|EXTI_FTSR1_FT0|macro|EXTI_FTSR1_FT0
DECL|EXTI_FTSR1_FT10_Msk|macro|EXTI_FTSR1_FT10_Msk
DECL|EXTI_FTSR1_FT10_Pos|macro|EXTI_FTSR1_FT10_Pos
DECL|EXTI_FTSR1_FT10|macro|EXTI_FTSR1_FT10
DECL|EXTI_FTSR1_FT11_Msk|macro|EXTI_FTSR1_FT11_Msk
DECL|EXTI_FTSR1_FT11_Pos|macro|EXTI_FTSR1_FT11_Pos
DECL|EXTI_FTSR1_FT11|macro|EXTI_FTSR1_FT11
DECL|EXTI_FTSR1_FT12_Msk|macro|EXTI_FTSR1_FT12_Msk
DECL|EXTI_FTSR1_FT12_Pos|macro|EXTI_FTSR1_FT12_Pos
DECL|EXTI_FTSR1_FT12|macro|EXTI_FTSR1_FT12
DECL|EXTI_FTSR1_FT13_Msk|macro|EXTI_FTSR1_FT13_Msk
DECL|EXTI_FTSR1_FT13_Pos|macro|EXTI_FTSR1_FT13_Pos
DECL|EXTI_FTSR1_FT13|macro|EXTI_FTSR1_FT13
DECL|EXTI_FTSR1_FT14_Msk|macro|EXTI_FTSR1_FT14_Msk
DECL|EXTI_FTSR1_FT14_Pos|macro|EXTI_FTSR1_FT14_Pos
DECL|EXTI_FTSR1_FT14|macro|EXTI_FTSR1_FT14
DECL|EXTI_FTSR1_FT15_Msk|macro|EXTI_FTSR1_FT15_Msk
DECL|EXTI_FTSR1_FT15_Pos|macro|EXTI_FTSR1_FT15_Pos
DECL|EXTI_FTSR1_FT15|macro|EXTI_FTSR1_FT15
DECL|EXTI_FTSR1_FT16_Msk|macro|EXTI_FTSR1_FT16_Msk
DECL|EXTI_FTSR1_FT16_Pos|macro|EXTI_FTSR1_FT16_Pos
DECL|EXTI_FTSR1_FT16|macro|EXTI_FTSR1_FT16
DECL|EXTI_FTSR1_FT18_Msk|macro|EXTI_FTSR1_FT18_Msk
DECL|EXTI_FTSR1_FT18_Pos|macro|EXTI_FTSR1_FT18_Pos
DECL|EXTI_FTSR1_FT18|macro|EXTI_FTSR1_FT18
DECL|EXTI_FTSR1_FT19_Msk|macro|EXTI_FTSR1_FT19_Msk
DECL|EXTI_FTSR1_FT19_Pos|macro|EXTI_FTSR1_FT19_Pos
DECL|EXTI_FTSR1_FT19|macro|EXTI_FTSR1_FT19
DECL|EXTI_FTSR1_FT1_Msk|macro|EXTI_FTSR1_FT1_Msk
DECL|EXTI_FTSR1_FT1_Pos|macro|EXTI_FTSR1_FT1_Pos
DECL|EXTI_FTSR1_FT1|macro|EXTI_FTSR1_FT1
DECL|EXTI_FTSR1_FT20_Msk|macro|EXTI_FTSR1_FT20_Msk
DECL|EXTI_FTSR1_FT20_Pos|macro|EXTI_FTSR1_FT20_Pos
DECL|EXTI_FTSR1_FT20|macro|EXTI_FTSR1_FT20
DECL|EXTI_FTSR1_FT21_Msk|macro|EXTI_FTSR1_FT21_Msk
DECL|EXTI_FTSR1_FT21_Pos|macro|EXTI_FTSR1_FT21_Pos
DECL|EXTI_FTSR1_FT21|macro|EXTI_FTSR1_FT21
DECL|EXTI_FTSR1_FT22_Msk|macro|EXTI_FTSR1_FT22_Msk
DECL|EXTI_FTSR1_FT22_Pos|macro|EXTI_FTSR1_FT22_Pos
DECL|EXTI_FTSR1_FT22|macro|EXTI_FTSR1_FT22
DECL|EXTI_FTSR1_FT2_Msk|macro|EXTI_FTSR1_FT2_Msk
DECL|EXTI_FTSR1_FT2_Pos|macro|EXTI_FTSR1_FT2_Pos
DECL|EXTI_FTSR1_FT2|macro|EXTI_FTSR1_FT2
DECL|EXTI_FTSR1_FT3_Msk|macro|EXTI_FTSR1_FT3_Msk
DECL|EXTI_FTSR1_FT3_Pos|macro|EXTI_FTSR1_FT3_Pos
DECL|EXTI_FTSR1_FT3|macro|EXTI_FTSR1_FT3
DECL|EXTI_FTSR1_FT4_Msk|macro|EXTI_FTSR1_FT4_Msk
DECL|EXTI_FTSR1_FT4_Pos|macro|EXTI_FTSR1_FT4_Pos
DECL|EXTI_FTSR1_FT4|macro|EXTI_FTSR1_FT4
DECL|EXTI_FTSR1_FT5_Msk|macro|EXTI_FTSR1_FT5_Msk
DECL|EXTI_FTSR1_FT5_Pos|macro|EXTI_FTSR1_FT5_Pos
DECL|EXTI_FTSR1_FT5|macro|EXTI_FTSR1_FT5
DECL|EXTI_FTSR1_FT6_Msk|macro|EXTI_FTSR1_FT6_Msk
DECL|EXTI_FTSR1_FT6_Pos|macro|EXTI_FTSR1_FT6_Pos
DECL|EXTI_FTSR1_FT6|macro|EXTI_FTSR1_FT6
DECL|EXTI_FTSR1_FT7_Msk|macro|EXTI_FTSR1_FT7_Msk
DECL|EXTI_FTSR1_FT7_Pos|macro|EXTI_FTSR1_FT7_Pos
DECL|EXTI_FTSR1_FT7|macro|EXTI_FTSR1_FT7
DECL|EXTI_FTSR1_FT8_Msk|macro|EXTI_FTSR1_FT8_Msk
DECL|EXTI_FTSR1_FT8_Pos|macro|EXTI_FTSR1_FT8_Pos
DECL|EXTI_FTSR1_FT8|macro|EXTI_FTSR1_FT8
DECL|EXTI_FTSR1_FT9_Msk|macro|EXTI_FTSR1_FT9_Msk
DECL|EXTI_FTSR1_FT9_Pos|macro|EXTI_FTSR1_FT9_Pos
DECL|EXTI_FTSR1_FT9|macro|EXTI_FTSR1_FT9
DECL|EXTI_FTSR2_FT35_Msk|macro|EXTI_FTSR2_FT35_Msk
DECL|EXTI_FTSR2_FT35_Pos|macro|EXTI_FTSR2_FT35_Pos
DECL|EXTI_FTSR2_FT35|macro|EXTI_FTSR2_FT35
DECL|EXTI_FTSR2_FT37_Msk|macro|EXTI_FTSR2_FT37_Msk
DECL|EXTI_FTSR2_FT37_Pos|macro|EXTI_FTSR2_FT37_Pos
DECL|EXTI_FTSR2_FT37|macro|EXTI_FTSR2_FT37
DECL|EXTI_FTSR2_FT38_Msk|macro|EXTI_FTSR2_FT38_Msk
DECL|EXTI_FTSR2_FT38_Pos|macro|EXTI_FTSR2_FT38_Pos
DECL|EXTI_FTSR2_FT38|macro|EXTI_FTSR2_FT38
DECL|EXTI_IMR1_IM0_Msk|macro|EXTI_IMR1_IM0_Msk
DECL|EXTI_IMR1_IM0_Pos|macro|EXTI_IMR1_IM0_Pos
DECL|EXTI_IMR1_IM0|macro|EXTI_IMR1_IM0
DECL|EXTI_IMR1_IM10_Msk|macro|EXTI_IMR1_IM10_Msk
DECL|EXTI_IMR1_IM10_Pos|macro|EXTI_IMR1_IM10_Pos
DECL|EXTI_IMR1_IM10|macro|EXTI_IMR1_IM10
DECL|EXTI_IMR1_IM11_Msk|macro|EXTI_IMR1_IM11_Msk
DECL|EXTI_IMR1_IM11_Pos|macro|EXTI_IMR1_IM11_Pos
DECL|EXTI_IMR1_IM11|macro|EXTI_IMR1_IM11
DECL|EXTI_IMR1_IM12_Msk|macro|EXTI_IMR1_IM12_Msk
DECL|EXTI_IMR1_IM12_Pos|macro|EXTI_IMR1_IM12_Pos
DECL|EXTI_IMR1_IM12|macro|EXTI_IMR1_IM12
DECL|EXTI_IMR1_IM13_Msk|macro|EXTI_IMR1_IM13_Msk
DECL|EXTI_IMR1_IM13_Pos|macro|EXTI_IMR1_IM13_Pos
DECL|EXTI_IMR1_IM13|macro|EXTI_IMR1_IM13
DECL|EXTI_IMR1_IM14_Msk|macro|EXTI_IMR1_IM14_Msk
DECL|EXTI_IMR1_IM14_Pos|macro|EXTI_IMR1_IM14_Pos
DECL|EXTI_IMR1_IM14|macro|EXTI_IMR1_IM14
DECL|EXTI_IMR1_IM15_Msk|macro|EXTI_IMR1_IM15_Msk
DECL|EXTI_IMR1_IM15_Pos|macro|EXTI_IMR1_IM15_Pos
DECL|EXTI_IMR1_IM15|macro|EXTI_IMR1_IM15
DECL|EXTI_IMR1_IM16_Msk|macro|EXTI_IMR1_IM16_Msk
DECL|EXTI_IMR1_IM16_Pos|macro|EXTI_IMR1_IM16_Pos
DECL|EXTI_IMR1_IM16|macro|EXTI_IMR1_IM16
DECL|EXTI_IMR1_IM17_Msk|macro|EXTI_IMR1_IM17_Msk
DECL|EXTI_IMR1_IM17_Pos|macro|EXTI_IMR1_IM17_Pos
DECL|EXTI_IMR1_IM17|macro|EXTI_IMR1_IM17
DECL|EXTI_IMR1_IM18_Msk|macro|EXTI_IMR1_IM18_Msk
DECL|EXTI_IMR1_IM18_Pos|macro|EXTI_IMR1_IM18_Pos
DECL|EXTI_IMR1_IM18|macro|EXTI_IMR1_IM18
DECL|EXTI_IMR1_IM19_Msk|macro|EXTI_IMR1_IM19_Msk
DECL|EXTI_IMR1_IM19_Pos|macro|EXTI_IMR1_IM19_Pos
DECL|EXTI_IMR1_IM19|macro|EXTI_IMR1_IM19
DECL|EXTI_IMR1_IM1_Msk|macro|EXTI_IMR1_IM1_Msk
DECL|EXTI_IMR1_IM1_Pos|macro|EXTI_IMR1_IM1_Pos
DECL|EXTI_IMR1_IM1|macro|EXTI_IMR1_IM1
DECL|EXTI_IMR1_IM20_Msk|macro|EXTI_IMR1_IM20_Msk
DECL|EXTI_IMR1_IM20_Pos|macro|EXTI_IMR1_IM20_Pos
DECL|EXTI_IMR1_IM20|macro|EXTI_IMR1_IM20
DECL|EXTI_IMR1_IM21_Msk|macro|EXTI_IMR1_IM21_Msk
DECL|EXTI_IMR1_IM21_Pos|macro|EXTI_IMR1_IM21_Pos
DECL|EXTI_IMR1_IM21|macro|EXTI_IMR1_IM21
DECL|EXTI_IMR1_IM22_Msk|macro|EXTI_IMR1_IM22_Msk
DECL|EXTI_IMR1_IM22_Pos|macro|EXTI_IMR1_IM22_Pos
DECL|EXTI_IMR1_IM22|macro|EXTI_IMR1_IM22
DECL|EXTI_IMR1_IM23_Msk|macro|EXTI_IMR1_IM23_Msk
DECL|EXTI_IMR1_IM23_Pos|macro|EXTI_IMR1_IM23_Pos
DECL|EXTI_IMR1_IM23|macro|EXTI_IMR1_IM23
DECL|EXTI_IMR1_IM24_Msk|macro|EXTI_IMR1_IM24_Msk
DECL|EXTI_IMR1_IM24_Pos|macro|EXTI_IMR1_IM24_Pos
DECL|EXTI_IMR1_IM24|macro|EXTI_IMR1_IM24
DECL|EXTI_IMR1_IM25_Msk|macro|EXTI_IMR1_IM25_Msk
DECL|EXTI_IMR1_IM25_Pos|macro|EXTI_IMR1_IM25_Pos
DECL|EXTI_IMR1_IM25|macro|EXTI_IMR1_IM25
DECL|EXTI_IMR1_IM26_Msk|macro|EXTI_IMR1_IM26_Msk
DECL|EXTI_IMR1_IM26_Pos|macro|EXTI_IMR1_IM26_Pos
DECL|EXTI_IMR1_IM26|macro|EXTI_IMR1_IM26
DECL|EXTI_IMR1_IM27_Msk|macro|EXTI_IMR1_IM27_Msk
DECL|EXTI_IMR1_IM27_Pos|macro|EXTI_IMR1_IM27_Pos
DECL|EXTI_IMR1_IM27|macro|EXTI_IMR1_IM27
DECL|EXTI_IMR1_IM28_Msk|macro|EXTI_IMR1_IM28_Msk
DECL|EXTI_IMR1_IM28_Pos|macro|EXTI_IMR1_IM28_Pos
DECL|EXTI_IMR1_IM28|macro|EXTI_IMR1_IM28
DECL|EXTI_IMR1_IM2_Msk|macro|EXTI_IMR1_IM2_Msk
DECL|EXTI_IMR1_IM2_Pos|macro|EXTI_IMR1_IM2_Pos
DECL|EXTI_IMR1_IM2|macro|EXTI_IMR1_IM2
DECL|EXTI_IMR1_IM31_Msk|macro|EXTI_IMR1_IM31_Msk
DECL|EXTI_IMR1_IM31_Pos|macro|EXTI_IMR1_IM31_Pos
DECL|EXTI_IMR1_IM31|macro|EXTI_IMR1_IM31
DECL|EXTI_IMR1_IM3_Msk|macro|EXTI_IMR1_IM3_Msk
DECL|EXTI_IMR1_IM3_Pos|macro|EXTI_IMR1_IM3_Pos
DECL|EXTI_IMR1_IM3|macro|EXTI_IMR1_IM3
DECL|EXTI_IMR1_IM4_Msk|macro|EXTI_IMR1_IM4_Msk
DECL|EXTI_IMR1_IM4_Pos|macro|EXTI_IMR1_IM4_Pos
DECL|EXTI_IMR1_IM4|macro|EXTI_IMR1_IM4
DECL|EXTI_IMR1_IM5_Msk|macro|EXTI_IMR1_IM5_Msk
DECL|EXTI_IMR1_IM5_Pos|macro|EXTI_IMR1_IM5_Pos
DECL|EXTI_IMR1_IM5|macro|EXTI_IMR1_IM5
DECL|EXTI_IMR1_IM6_Msk|macro|EXTI_IMR1_IM6_Msk
DECL|EXTI_IMR1_IM6_Pos|macro|EXTI_IMR1_IM6_Pos
DECL|EXTI_IMR1_IM6|macro|EXTI_IMR1_IM6
DECL|EXTI_IMR1_IM7_Msk|macro|EXTI_IMR1_IM7_Msk
DECL|EXTI_IMR1_IM7_Pos|macro|EXTI_IMR1_IM7_Pos
DECL|EXTI_IMR1_IM7|macro|EXTI_IMR1_IM7
DECL|EXTI_IMR1_IM8_Msk|macro|EXTI_IMR1_IM8_Msk
DECL|EXTI_IMR1_IM8_Pos|macro|EXTI_IMR1_IM8_Pos
DECL|EXTI_IMR1_IM8|macro|EXTI_IMR1_IM8
DECL|EXTI_IMR1_IM9_Msk|macro|EXTI_IMR1_IM9_Msk
DECL|EXTI_IMR1_IM9_Pos|macro|EXTI_IMR1_IM9_Pos
DECL|EXTI_IMR1_IM9|macro|EXTI_IMR1_IM9
DECL|EXTI_IMR1_IM_Msk|macro|EXTI_IMR1_IM_Msk
DECL|EXTI_IMR1_IM_Pos|macro|EXTI_IMR1_IM_Pos
DECL|EXTI_IMR1_IM|macro|EXTI_IMR1_IM
DECL|EXTI_IMR2_IM32_Msk|macro|EXTI_IMR2_IM32_Msk
DECL|EXTI_IMR2_IM32_Pos|macro|EXTI_IMR2_IM32_Pos
DECL|EXTI_IMR2_IM32|macro|EXTI_IMR2_IM32
DECL|EXTI_IMR2_IM33_Msk|macro|EXTI_IMR2_IM33_Msk
DECL|EXTI_IMR2_IM33_Pos|macro|EXTI_IMR2_IM33_Pos
DECL|EXTI_IMR2_IM33|macro|EXTI_IMR2_IM33
DECL|EXTI_IMR2_IM34_Msk|macro|EXTI_IMR2_IM34_Msk
DECL|EXTI_IMR2_IM34_Pos|macro|EXTI_IMR2_IM34_Pos
DECL|EXTI_IMR2_IM34|macro|EXTI_IMR2_IM34
DECL|EXTI_IMR2_IM35_Msk|macro|EXTI_IMR2_IM35_Msk
DECL|EXTI_IMR2_IM35_Pos|macro|EXTI_IMR2_IM35_Pos
DECL|EXTI_IMR2_IM35|macro|EXTI_IMR2_IM35
DECL|EXTI_IMR2_IM37_Msk|macro|EXTI_IMR2_IM37_Msk
DECL|EXTI_IMR2_IM37_Pos|macro|EXTI_IMR2_IM37_Pos
DECL|EXTI_IMR2_IM37|macro|EXTI_IMR2_IM37
DECL|EXTI_IMR2_IM38_Msk|macro|EXTI_IMR2_IM38_Msk
DECL|EXTI_IMR2_IM38_Pos|macro|EXTI_IMR2_IM38_Pos
DECL|EXTI_IMR2_IM38|macro|EXTI_IMR2_IM38
DECL|EXTI_IMR2_IM_Msk|macro|EXTI_IMR2_IM_Msk
DECL|EXTI_IMR2_IM_Pos|macro|EXTI_IMR2_IM_Pos
DECL|EXTI_IMR2_IM|macro|EXTI_IMR2_IM
DECL|EXTI_PR1_PIF0_Msk|macro|EXTI_PR1_PIF0_Msk
DECL|EXTI_PR1_PIF0_Pos|macro|EXTI_PR1_PIF0_Pos
DECL|EXTI_PR1_PIF0|macro|EXTI_PR1_PIF0
DECL|EXTI_PR1_PIF10_Msk|macro|EXTI_PR1_PIF10_Msk
DECL|EXTI_PR1_PIF10_Pos|macro|EXTI_PR1_PIF10_Pos
DECL|EXTI_PR1_PIF10|macro|EXTI_PR1_PIF10
DECL|EXTI_PR1_PIF11_Msk|macro|EXTI_PR1_PIF11_Msk
DECL|EXTI_PR1_PIF11_Pos|macro|EXTI_PR1_PIF11_Pos
DECL|EXTI_PR1_PIF11|macro|EXTI_PR1_PIF11
DECL|EXTI_PR1_PIF12_Msk|macro|EXTI_PR1_PIF12_Msk
DECL|EXTI_PR1_PIF12_Pos|macro|EXTI_PR1_PIF12_Pos
DECL|EXTI_PR1_PIF12|macro|EXTI_PR1_PIF12
DECL|EXTI_PR1_PIF13_Msk|macro|EXTI_PR1_PIF13_Msk
DECL|EXTI_PR1_PIF13_Pos|macro|EXTI_PR1_PIF13_Pos
DECL|EXTI_PR1_PIF13|macro|EXTI_PR1_PIF13
DECL|EXTI_PR1_PIF14_Msk|macro|EXTI_PR1_PIF14_Msk
DECL|EXTI_PR1_PIF14_Pos|macro|EXTI_PR1_PIF14_Pos
DECL|EXTI_PR1_PIF14|macro|EXTI_PR1_PIF14
DECL|EXTI_PR1_PIF15_Msk|macro|EXTI_PR1_PIF15_Msk
DECL|EXTI_PR1_PIF15_Pos|macro|EXTI_PR1_PIF15_Pos
DECL|EXTI_PR1_PIF15|macro|EXTI_PR1_PIF15
DECL|EXTI_PR1_PIF16_Msk|macro|EXTI_PR1_PIF16_Msk
DECL|EXTI_PR1_PIF16_Pos|macro|EXTI_PR1_PIF16_Pos
DECL|EXTI_PR1_PIF16|macro|EXTI_PR1_PIF16
DECL|EXTI_PR1_PIF18_Msk|macro|EXTI_PR1_PIF18_Msk
DECL|EXTI_PR1_PIF18_Pos|macro|EXTI_PR1_PIF18_Pos
DECL|EXTI_PR1_PIF18|macro|EXTI_PR1_PIF18
DECL|EXTI_PR1_PIF19_Msk|macro|EXTI_PR1_PIF19_Msk
DECL|EXTI_PR1_PIF19_Pos|macro|EXTI_PR1_PIF19_Pos
DECL|EXTI_PR1_PIF19|macro|EXTI_PR1_PIF19
DECL|EXTI_PR1_PIF1_Msk|macro|EXTI_PR1_PIF1_Msk
DECL|EXTI_PR1_PIF1_Pos|macro|EXTI_PR1_PIF1_Pos
DECL|EXTI_PR1_PIF1|macro|EXTI_PR1_PIF1
DECL|EXTI_PR1_PIF20_Msk|macro|EXTI_PR1_PIF20_Msk
DECL|EXTI_PR1_PIF20_Pos|macro|EXTI_PR1_PIF20_Pos
DECL|EXTI_PR1_PIF20|macro|EXTI_PR1_PIF20
DECL|EXTI_PR1_PIF21_Msk|macro|EXTI_PR1_PIF21_Msk
DECL|EXTI_PR1_PIF21_Pos|macro|EXTI_PR1_PIF21_Pos
DECL|EXTI_PR1_PIF21|macro|EXTI_PR1_PIF21
DECL|EXTI_PR1_PIF22_Msk|macro|EXTI_PR1_PIF22_Msk
DECL|EXTI_PR1_PIF22_Pos|macro|EXTI_PR1_PIF22_Pos
DECL|EXTI_PR1_PIF22|macro|EXTI_PR1_PIF22
DECL|EXTI_PR1_PIF2_Msk|macro|EXTI_PR1_PIF2_Msk
DECL|EXTI_PR1_PIF2_Pos|macro|EXTI_PR1_PIF2_Pos
DECL|EXTI_PR1_PIF2|macro|EXTI_PR1_PIF2
DECL|EXTI_PR1_PIF3_Msk|macro|EXTI_PR1_PIF3_Msk
DECL|EXTI_PR1_PIF3_Pos|macro|EXTI_PR1_PIF3_Pos
DECL|EXTI_PR1_PIF3|macro|EXTI_PR1_PIF3
DECL|EXTI_PR1_PIF4_Msk|macro|EXTI_PR1_PIF4_Msk
DECL|EXTI_PR1_PIF4_Pos|macro|EXTI_PR1_PIF4_Pos
DECL|EXTI_PR1_PIF4|macro|EXTI_PR1_PIF4
DECL|EXTI_PR1_PIF5_Msk|macro|EXTI_PR1_PIF5_Msk
DECL|EXTI_PR1_PIF5_Pos|macro|EXTI_PR1_PIF5_Pos
DECL|EXTI_PR1_PIF5|macro|EXTI_PR1_PIF5
DECL|EXTI_PR1_PIF6_Msk|macro|EXTI_PR1_PIF6_Msk
DECL|EXTI_PR1_PIF6_Pos|macro|EXTI_PR1_PIF6_Pos
DECL|EXTI_PR1_PIF6|macro|EXTI_PR1_PIF6
DECL|EXTI_PR1_PIF7_Msk|macro|EXTI_PR1_PIF7_Msk
DECL|EXTI_PR1_PIF7_Pos|macro|EXTI_PR1_PIF7_Pos
DECL|EXTI_PR1_PIF7|macro|EXTI_PR1_PIF7
DECL|EXTI_PR1_PIF8_Msk|macro|EXTI_PR1_PIF8_Msk
DECL|EXTI_PR1_PIF8_Pos|macro|EXTI_PR1_PIF8_Pos
DECL|EXTI_PR1_PIF8|macro|EXTI_PR1_PIF8
DECL|EXTI_PR1_PIF9_Msk|macro|EXTI_PR1_PIF9_Msk
DECL|EXTI_PR1_PIF9_Pos|macro|EXTI_PR1_PIF9_Pos
DECL|EXTI_PR1_PIF9|macro|EXTI_PR1_PIF9
DECL|EXTI_PR2_PIF35_Msk|macro|EXTI_PR2_PIF35_Msk
DECL|EXTI_PR2_PIF35_Pos|macro|EXTI_PR2_PIF35_Pos
DECL|EXTI_PR2_PIF35|macro|EXTI_PR2_PIF35
DECL|EXTI_PR2_PIF37_Msk|macro|EXTI_PR2_PIF37_Msk
DECL|EXTI_PR2_PIF37_Pos|macro|EXTI_PR2_PIF37_Pos
DECL|EXTI_PR2_PIF37|macro|EXTI_PR2_PIF37
DECL|EXTI_PR2_PIF38_Msk|macro|EXTI_PR2_PIF38_Msk
DECL|EXTI_PR2_PIF38_Pos|macro|EXTI_PR2_PIF38_Pos
DECL|EXTI_PR2_PIF38|macro|EXTI_PR2_PIF38
DECL|EXTI_RTSR1_RT0_Msk|macro|EXTI_RTSR1_RT0_Msk
DECL|EXTI_RTSR1_RT0_Pos|macro|EXTI_RTSR1_RT0_Pos
DECL|EXTI_RTSR1_RT0|macro|EXTI_RTSR1_RT0
DECL|EXTI_RTSR1_RT10_Msk|macro|EXTI_RTSR1_RT10_Msk
DECL|EXTI_RTSR1_RT10_Pos|macro|EXTI_RTSR1_RT10_Pos
DECL|EXTI_RTSR1_RT10|macro|EXTI_RTSR1_RT10
DECL|EXTI_RTSR1_RT11_Msk|macro|EXTI_RTSR1_RT11_Msk
DECL|EXTI_RTSR1_RT11_Pos|macro|EXTI_RTSR1_RT11_Pos
DECL|EXTI_RTSR1_RT11|macro|EXTI_RTSR1_RT11
DECL|EXTI_RTSR1_RT12_Msk|macro|EXTI_RTSR1_RT12_Msk
DECL|EXTI_RTSR1_RT12_Pos|macro|EXTI_RTSR1_RT12_Pos
DECL|EXTI_RTSR1_RT12|macro|EXTI_RTSR1_RT12
DECL|EXTI_RTSR1_RT13_Msk|macro|EXTI_RTSR1_RT13_Msk
DECL|EXTI_RTSR1_RT13_Pos|macro|EXTI_RTSR1_RT13_Pos
DECL|EXTI_RTSR1_RT13|macro|EXTI_RTSR1_RT13
DECL|EXTI_RTSR1_RT14_Msk|macro|EXTI_RTSR1_RT14_Msk
DECL|EXTI_RTSR1_RT14_Pos|macro|EXTI_RTSR1_RT14_Pos
DECL|EXTI_RTSR1_RT14|macro|EXTI_RTSR1_RT14
DECL|EXTI_RTSR1_RT15_Msk|macro|EXTI_RTSR1_RT15_Msk
DECL|EXTI_RTSR1_RT15_Pos|macro|EXTI_RTSR1_RT15_Pos
DECL|EXTI_RTSR1_RT15|macro|EXTI_RTSR1_RT15
DECL|EXTI_RTSR1_RT16_Msk|macro|EXTI_RTSR1_RT16_Msk
DECL|EXTI_RTSR1_RT16_Pos|macro|EXTI_RTSR1_RT16_Pos
DECL|EXTI_RTSR1_RT16|macro|EXTI_RTSR1_RT16
DECL|EXTI_RTSR1_RT18_Msk|macro|EXTI_RTSR1_RT18_Msk
DECL|EXTI_RTSR1_RT18_Pos|macro|EXTI_RTSR1_RT18_Pos
DECL|EXTI_RTSR1_RT18|macro|EXTI_RTSR1_RT18
DECL|EXTI_RTSR1_RT19_Msk|macro|EXTI_RTSR1_RT19_Msk
DECL|EXTI_RTSR1_RT19_Pos|macro|EXTI_RTSR1_RT19_Pos
DECL|EXTI_RTSR1_RT19|macro|EXTI_RTSR1_RT19
DECL|EXTI_RTSR1_RT1_Msk|macro|EXTI_RTSR1_RT1_Msk
DECL|EXTI_RTSR1_RT1_Pos|macro|EXTI_RTSR1_RT1_Pos
DECL|EXTI_RTSR1_RT1|macro|EXTI_RTSR1_RT1
DECL|EXTI_RTSR1_RT20_Msk|macro|EXTI_RTSR1_RT20_Msk
DECL|EXTI_RTSR1_RT20_Pos|macro|EXTI_RTSR1_RT20_Pos
DECL|EXTI_RTSR1_RT20|macro|EXTI_RTSR1_RT20
DECL|EXTI_RTSR1_RT21_Msk|macro|EXTI_RTSR1_RT21_Msk
DECL|EXTI_RTSR1_RT21_Pos|macro|EXTI_RTSR1_RT21_Pos
DECL|EXTI_RTSR1_RT21|macro|EXTI_RTSR1_RT21
DECL|EXTI_RTSR1_RT22_Msk|macro|EXTI_RTSR1_RT22_Msk
DECL|EXTI_RTSR1_RT22_Pos|macro|EXTI_RTSR1_RT22_Pos
DECL|EXTI_RTSR1_RT22|macro|EXTI_RTSR1_RT22
DECL|EXTI_RTSR1_RT2_Msk|macro|EXTI_RTSR1_RT2_Msk
DECL|EXTI_RTSR1_RT2_Pos|macro|EXTI_RTSR1_RT2_Pos
DECL|EXTI_RTSR1_RT2|macro|EXTI_RTSR1_RT2
DECL|EXTI_RTSR1_RT3_Msk|macro|EXTI_RTSR1_RT3_Msk
DECL|EXTI_RTSR1_RT3_Pos|macro|EXTI_RTSR1_RT3_Pos
DECL|EXTI_RTSR1_RT3|macro|EXTI_RTSR1_RT3
DECL|EXTI_RTSR1_RT4_Msk|macro|EXTI_RTSR1_RT4_Msk
DECL|EXTI_RTSR1_RT4_Pos|macro|EXTI_RTSR1_RT4_Pos
DECL|EXTI_RTSR1_RT4|macro|EXTI_RTSR1_RT4
DECL|EXTI_RTSR1_RT5_Msk|macro|EXTI_RTSR1_RT5_Msk
DECL|EXTI_RTSR1_RT5_Pos|macro|EXTI_RTSR1_RT5_Pos
DECL|EXTI_RTSR1_RT5|macro|EXTI_RTSR1_RT5
DECL|EXTI_RTSR1_RT6_Msk|macro|EXTI_RTSR1_RT6_Msk
DECL|EXTI_RTSR1_RT6_Pos|macro|EXTI_RTSR1_RT6_Pos
DECL|EXTI_RTSR1_RT6|macro|EXTI_RTSR1_RT6
DECL|EXTI_RTSR1_RT7_Msk|macro|EXTI_RTSR1_RT7_Msk
DECL|EXTI_RTSR1_RT7_Pos|macro|EXTI_RTSR1_RT7_Pos
DECL|EXTI_RTSR1_RT7|macro|EXTI_RTSR1_RT7
DECL|EXTI_RTSR1_RT8_Msk|macro|EXTI_RTSR1_RT8_Msk
DECL|EXTI_RTSR1_RT8_Pos|macro|EXTI_RTSR1_RT8_Pos
DECL|EXTI_RTSR1_RT8|macro|EXTI_RTSR1_RT8
DECL|EXTI_RTSR1_RT9_Msk|macro|EXTI_RTSR1_RT9_Msk
DECL|EXTI_RTSR1_RT9_Pos|macro|EXTI_RTSR1_RT9_Pos
DECL|EXTI_RTSR1_RT9|macro|EXTI_RTSR1_RT9
DECL|EXTI_RTSR2_RT35_Msk|macro|EXTI_RTSR2_RT35_Msk
DECL|EXTI_RTSR2_RT35_Pos|macro|EXTI_RTSR2_RT35_Pos
DECL|EXTI_RTSR2_RT35|macro|EXTI_RTSR2_RT35
DECL|EXTI_RTSR2_RT37_Msk|macro|EXTI_RTSR2_RT37_Msk
DECL|EXTI_RTSR2_RT37_Pos|macro|EXTI_RTSR2_RT37_Pos
DECL|EXTI_RTSR2_RT37|macro|EXTI_RTSR2_RT37
DECL|EXTI_RTSR2_RT38_Msk|macro|EXTI_RTSR2_RT38_Msk
DECL|EXTI_RTSR2_RT38_Pos|macro|EXTI_RTSR2_RT38_Pos
DECL|EXTI_RTSR2_RT38|macro|EXTI_RTSR2_RT38
DECL|EXTI_SWIER1_SWI0_Msk|macro|EXTI_SWIER1_SWI0_Msk
DECL|EXTI_SWIER1_SWI0_Pos|macro|EXTI_SWIER1_SWI0_Pos
DECL|EXTI_SWIER1_SWI0|macro|EXTI_SWIER1_SWI0
DECL|EXTI_SWIER1_SWI10_Msk|macro|EXTI_SWIER1_SWI10_Msk
DECL|EXTI_SWIER1_SWI10_Pos|macro|EXTI_SWIER1_SWI10_Pos
DECL|EXTI_SWIER1_SWI10|macro|EXTI_SWIER1_SWI10
DECL|EXTI_SWIER1_SWI11_Msk|macro|EXTI_SWIER1_SWI11_Msk
DECL|EXTI_SWIER1_SWI11_Pos|macro|EXTI_SWIER1_SWI11_Pos
DECL|EXTI_SWIER1_SWI11|macro|EXTI_SWIER1_SWI11
DECL|EXTI_SWIER1_SWI12_Msk|macro|EXTI_SWIER1_SWI12_Msk
DECL|EXTI_SWIER1_SWI12_Pos|macro|EXTI_SWIER1_SWI12_Pos
DECL|EXTI_SWIER1_SWI12|macro|EXTI_SWIER1_SWI12
DECL|EXTI_SWIER1_SWI13_Msk|macro|EXTI_SWIER1_SWI13_Msk
DECL|EXTI_SWIER1_SWI13_Pos|macro|EXTI_SWIER1_SWI13_Pos
DECL|EXTI_SWIER1_SWI13|macro|EXTI_SWIER1_SWI13
DECL|EXTI_SWIER1_SWI14_Msk|macro|EXTI_SWIER1_SWI14_Msk
DECL|EXTI_SWIER1_SWI14_Pos|macro|EXTI_SWIER1_SWI14_Pos
DECL|EXTI_SWIER1_SWI14|macro|EXTI_SWIER1_SWI14
DECL|EXTI_SWIER1_SWI15_Msk|macro|EXTI_SWIER1_SWI15_Msk
DECL|EXTI_SWIER1_SWI15_Pos|macro|EXTI_SWIER1_SWI15_Pos
DECL|EXTI_SWIER1_SWI15|macro|EXTI_SWIER1_SWI15
DECL|EXTI_SWIER1_SWI16_Msk|macro|EXTI_SWIER1_SWI16_Msk
DECL|EXTI_SWIER1_SWI16_Pos|macro|EXTI_SWIER1_SWI16_Pos
DECL|EXTI_SWIER1_SWI16|macro|EXTI_SWIER1_SWI16
DECL|EXTI_SWIER1_SWI18_Msk|macro|EXTI_SWIER1_SWI18_Msk
DECL|EXTI_SWIER1_SWI18_Pos|macro|EXTI_SWIER1_SWI18_Pos
DECL|EXTI_SWIER1_SWI18|macro|EXTI_SWIER1_SWI18
DECL|EXTI_SWIER1_SWI19_Msk|macro|EXTI_SWIER1_SWI19_Msk
DECL|EXTI_SWIER1_SWI19_Pos|macro|EXTI_SWIER1_SWI19_Pos
DECL|EXTI_SWIER1_SWI19|macro|EXTI_SWIER1_SWI19
DECL|EXTI_SWIER1_SWI1_Msk|macro|EXTI_SWIER1_SWI1_Msk
DECL|EXTI_SWIER1_SWI1_Pos|macro|EXTI_SWIER1_SWI1_Pos
DECL|EXTI_SWIER1_SWI1|macro|EXTI_SWIER1_SWI1
DECL|EXTI_SWIER1_SWI20_Msk|macro|EXTI_SWIER1_SWI20_Msk
DECL|EXTI_SWIER1_SWI20_Pos|macro|EXTI_SWIER1_SWI20_Pos
DECL|EXTI_SWIER1_SWI20|macro|EXTI_SWIER1_SWI20
DECL|EXTI_SWIER1_SWI21_Msk|macro|EXTI_SWIER1_SWI21_Msk
DECL|EXTI_SWIER1_SWI21_Pos|macro|EXTI_SWIER1_SWI21_Pos
DECL|EXTI_SWIER1_SWI21|macro|EXTI_SWIER1_SWI21
DECL|EXTI_SWIER1_SWI22_Msk|macro|EXTI_SWIER1_SWI22_Msk
DECL|EXTI_SWIER1_SWI22_Pos|macro|EXTI_SWIER1_SWI22_Pos
DECL|EXTI_SWIER1_SWI22|macro|EXTI_SWIER1_SWI22
DECL|EXTI_SWIER1_SWI2_Msk|macro|EXTI_SWIER1_SWI2_Msk
DECL|EXTI_SWIER1_SWI2_Pos|macro|EXTI_SWIER1_SWI2_Pos
DECL|EXTI_SWIER1_SWI2|macro|EXTI_SWIER1_SWI2
DECL|EXTI_SWIER1_SWI3_Msk|macro|EXTI_SWIER1_SWI3_Msk
DECL|EXTI_SWIER1_SWI3_Pos|macro|EXTI_SWIER1_SWI3_Pos
DECL|EXTI_SWIER1_SWI3|macro|EXTI_SWIER1_SWI3
DECL|EXTI_SWIER1_SWI4_Msk|macro|EXTI_SWIER1_SWI4_Msk
DECL|EXTI_SWIER1_SWI4_Pos|macro|EXTI_SWIER1_SWI4_Pos
DECL|EXTI_SWIER1_SWI4|macro|EXTI_SWIER1_SWI4
DECL|EXTI_SWIER1_SWI5_Msk|macro|EXTI_SWIER1_SWI5_Msk
DECL|EXTI_SWIER1_SWI5_Pos|macro|EXTI_SWIER1_SWI5_Pos
DECL|EXTI_SWIER1_SWI5|macro|EXTI_SWIER1_SWI5
DECL|EXTI_SWIER1_SWI6_Msk|macro|EXTI_SWIER1_SWI6_Msk
DECL|EXTI_SWIER1_SWI6_Pos|macro|EXTI_SWIER1_SWI6_Pos
DECL|EXTI_SWIER1_SWI6|macro|EXTI_SWIER1_SWI6
DECL|EXTI_SWIER1_SWI7_Msk|macro|EXTI_SWIER1_SWI7_Msk
DECL|EXTI_SWIER1_SWI7_Pos|macro|EXTI_SWIER1_SWI7_Pos
DECL|EXTI_SWIER1_SWI7|macro|EXTI_SWIER1_SWI7
DECL|EXTI_SWIER1_SWI8_Msk|macro|EXTI_SWIER1_SWI8_Msk
DECL|EXTI_SWIER1_SWI8_Pos|macro|EXTI_SWIER1_SWI8_Pos
DECL|EXTI_SWIER1_SWI8|macro|EXTI_SWIER1_SWI8
DECL|EXTI_SWIER1_SWI9_Msk|macro|EXTI_SWIER1_SWI9_Msk
DECL|EXTI_SWIER1_SWI9_Pos|macro|EXTI_SWIER1_SWI9_Pos
DECL|EXTI_SWIER1_SWI9|macro|EXTI_SWIER1_SWI9
DECL|EXTI_SWIER2_SWI35_Msk|macro|EXTI_SWIER2_SWI35_Msk
DECL|EXTI_SWIER2_SWI35_Pos|macro|EXTI_SWIER2_SWI35_Pos
DECL|EXTI_SWIER2_SWI35|macro|EXTI_SWIER2_SWI35
DECL|EXTI_SWIER2_SWI37_Msk|macro|EXTI_SWIER2_SWI37_Msk
DECL|EXTI_SWIER2_SWI37_Pos|macro|EXTI_SWIER2_SWI37_Pos
DECL|EXTI_SWIER2_SWI37|macro|EXTI_SWIER2_SWI37
DECL|EXTI_SWIER2_SWI38_Msk|macro|EXTI_SWIER2_SWI38_Msk
DECL|EXTI_SWIER2_SWI38_Pos|macro|EXTI_SWIER2_SWI38_Pos
DECL|EXTI_SWIER2_SWI38|macro|EXTI_SWIER2_SWI38
DECL|EXTI_TypeDef|typedef|} EXTI_TypeDef;
DECL|EXTI|macro|EXTI
DECL|FA1R|member|__IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
DECL|FCR|member|__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */
DECL|FFA1R|member|__IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
DECL|FIREWALL_BASE|macro|FIREWALL_BASE
DECL|FIREWALL_TypeDef|typedef|} FIREWALL_TypeDef;
DECL|FIREWALL|macro|FIREWALL
DECL|FLASHSIZE_BASE|macro|FLASHSIZE_BASE
DECL|FLASH_ACR_DCEN_Msk|macro|FLASH_ACR_DCEN_Msk
DECL|FLASH_ACR_DCEN_Pos|macro|FLASH_ACR_DCEN_Pos
DECL|FLASH_ACR_DCEN|macro|FLASH_ACR_DCEN
DECL|FLASH_ACR_DCRST_Msk|macro|FLASH_ACR_DCRST_Msk
DECL|FLASH_ACR_DCRST_Pos|macro|FLASH_ACR_DCRST_Pos
DECL|FLASH_ACR_DCRST|macro|FLASH_ACR_DCRST
DECL|FLASH_ACR_ICEN_Msk|macro|FLASH_ACR_ICEN_Msk
DECL|FLASH_ACR_ICEN_Pos|macro|FLASH_ACR_ICEN_Pos
DECL|FLASH_ACR_ICEN|macro|FLASH_ACR_ICEN
DECL|FLASH_ACR_ICRST_Msk|macro|FLASH_ACR_ICRST_Msk
DECL|FLASH_ACR_ICRST_Pos|macro|FLASH_ACR_ICRST_Pos
DECL|FLASH_ACR_ICRST|macro|FLASH_ACR_ICRST
DECL|FLASH_ACR_LATENCY_0WS|macro|FLASH_ACR_LATENCY_0WS
DECL|FLASH_ACR_LATENCY_1WS|macro|FLASH_ACR_LATENCY_1WS
DECL|FLASH_ACR_LATENCY_2WS|macro|FLASH_ACR_LATENCY_2WS
DECL|FLASH_ACR_LATENCY_3WS|macro|FLASH_ACR_LATENCY_3WS
DECL|FLASH_ACR_LATENCY_4WS|macro|FLASH_ACR_LATENCY_4WS
DECL|FLASH_ACR_LATENCY_Msk|macro|FLASH_ACR_LATENCY_Msk
DECL|FLASH_ACR_LATENCY_Pos|macro|FLASH_ACR_LATENCY_Pos
DECL|FLASH_ACR_LATENCY|macro|FLASH_ACR_LATENCY
DECL|FLASH_ACR_PRFTEN_Msk|macro|FLASH_ACR_PRFTEN_Msk
DECL|FLASH_ACR_PRFTEN_Pos|macro|FLASH_ACR_PRFTEN_Pos
DECL|FLASH_ACR_PRFTEN|macro|FLASH_ACR_PRFTEN
DECL|FLASH_ACR_RUN_PD_Msk|macro|FLASH_ACR_RUN_PD_Msk
DECL|FLASH_ACR_RUN_PD_Pos|macro|FLASH_ACR_RUN_PD_Pos
DECL|FLASH_ACR_RUN_PD|macro|FLASH_ACR_RUN_PD
DECL|FLASH_ACR_SLEEP_PD_Msk|macro|FLASH_ACR_SLEEP_PD_Msk
DECL|FLASH_ACR_SLEEP_PD_Pos|macro|FLASH_ACR_SLEEP_PD_Pos
DECL|FLASH_ACR_SLEEP_PD|macro|FLASH_ACR_SLEEP_PD
DECL|FLASH_BASE|macro|FLASH_BASE
DECL|FLASH_CR_EOPIE_Msk|macro|FLASH_CR_EOPIE_Msk
DECL|FLASH_CR_EOPIE_Pos|macro|FLASH_CR_EOPIE_Pos
DECL|FLASH_CR_EOPIE|macro|FLASH_CR_EOPIE
DECL|FLASH_CR_ERRIE_Msk|macro|FLASH_CR_ERRIE_Msk
DECL|FLASH_CR_ERRIE_Pos|macro|FLASH_CR_ERRIE_Pos
DECL|FLASH_CR_ERRIE|macro|FLASH_CR_ERRIE
DECL|FLASH_CR_FSTPG_Msk|macro|FLASH_CR_FSTPG_Msk
DECL|FLASH_CR_FSTPG_Pos|macro|FLASH_CR_FSTPG_Pos
DECL|FLASH_CR_FSTPG|macro|FLASH_CR_FSTPG
DECL|FLASH_CR_LOCK_Msk|macro|FLASH_CR_LOCK_Msk
DECL|FLASH_CR_LOCK_Pos|macro|FLASH_CR_LOCK_Pos
DECL|FLASH_CR_LOCK|macro|FLASH_CR_LOCK
DECL|FLASH_CR_MER1_Msk|macro|FLASH_CR_MER1_Msk
DECL|FLASH_CR_MER1_Pos|macro|FLASH_CR_MER1_Pos
DECL|FLASH_CR_MER1|macro|FLASH_CR_MER1
DECL|FLASH_CR_OBL_LAUNCH_Msk|macro|FLASH_CR_OBL_LAUNCH_Msk
DECL|FLASH_CR_OBL_LAUNCH_Pos|macro|FLASH_CR_OBL_LAUNCH_Pos
DECL|FLASH_CR_OBL_LAUNCH|macro|FLASH_CR_OBL_LAUNCH
DECL|FLASH_CR_OPTLOCK_Msk|macro|FLASH_CR_OPTLOCK_Msk
DECL|FLASH_CR_OPTLOCK_Pos|macro|FLASH_CR_OPTLOCK_Pos
DECL|FLASH_CR_OPTLOCK|macro|FLASH_CR_OPTLOCK
DECL|FLASH_CR_OPTSTRT_Msk|macro|FLASH_CR_OPTSTRT_Msk
DECL|FLASH_CR_OPTSTRT_Pos|macro|FLASH_CR_OPTSTRT_Pos
DECL|FLASH_CR_OPTSTRT|macro|FLASH_CR_OPTSTRT
DECL|FLASH_CR_PER_Msk|macro|FLASH_CR_PER_Msk
DECL|FLASH_CR_PER_Pos|macro|FLASH_CR_PER_Pos
DECL|FLASH_CR_PER|macro|FLASH_CR_PER
DECL|FLASH_CR_PG_Msk|macro|FLASH_CR_PG_Msk
DECL|FLASH_CR_PG_Pos|macro|FLASH_CR_PG_Pos
DECL|FLASH_CR_PG|macro|FLASH_CR_PG
DECL|FLASH_CR_PNB_Msk|macro|FLASH_CR_PNB_Msk
DECL|FLASH_CR_PNB_Pos|macro|FLASH_CR_PNB_Pos
DECL|FLASH_CR_PNB|macro|FLASH_CR_PNB
DECL|FLASH_CR_RDERRIE_Msk|macro|FLASH_CR_RDERRIE_Msk
DECL|FLASH_CR_RDERRIE_Pos|macro|FLASH_CR_RDERRIE_Pos
DECL|FLASH_CR_RDERRIE|macro|FLASH_CR_RDERRIE
DECL|FLASH_CR_STRT_Msk|macro|FLASH_CR_STRT_Msk
DECL|FLASH_CR_STRT_Pos|macro|FLASH_CR_STRT_Pos
DECL|FLASH_CR_STRT|macro|FLASH_CR_STRT
DECL|FLASH_ECCR_ADDR_ECC_Msk|macro|FLASH_ECCR_ADDR_ECC_Msk
DECL|FLASH_ECCR_ADDR_ECC_Pos|macro|FLASH_ECCR_ADDR_ECC_Pos
DECL|FLASH_ECCR_ADDR_ECC|macro|FLASH_ECCR_ADDR_ECC
DECL|FLASH_ECCR_ECCC_Msk|macro|FLASH_ECCR_ECCC_Msk
DECL|FLASH_ECCR_ECCC_Pos|macro|FLASH_ECCR_ECCC_Pos
DECL|FLASH_ECCR_ECCC|macro|FLASH_ECCR_ECCC
DECL|FLASH_ECCR_ECCD_Msk|macro|FLASH_ECCR_ECCD_Msk
DECL|FLASH_ECCR_ECCD_Pos|macro|FLASH_ECCR_ECCD_Pos
DECL|FLASH_ECCR_ECCD|macro|FLASH_ECCR_ECCD
DECL|FLASH_ECCR_ECCIE_Msk|macro|FLASH_ECCR_ECCIE_Msk
DECL|FLASH_ECCR_ECCIE_Pos|macro|FLASH_ECCR_ECCIE_Pos
DECL|FLASH_ECCR_ECCIE|macro|FLASH_ECCR_ECCIE
DECL|FLASH_ECCR_SYSF_ECC_Msk|macro|FLASH_ECCR_SYSF_ECC_Msk
DECL|FLASH_ECCR_SYSF_ECC_Pos|macro|FLASH_ECCR_SYSF_ECC_Pos
DECL|FLASH_ECCR_SYSF_ECC|macro|FLASH_ECCR_SYSF_ECC
DECL|FLASH_IRQn|enumerator|FLASH_IRQn = 4, /*!< FLASH global Interrupt */
DECL|FLASH_OPTR_BOR_LEV_0|macro|FLASH_OPTR_BOR_LEV_0
DECL|FLASH_OPTR_BOR_LEV_1|macro|FLASH_OPTR_BOR_LEV_1
DECL|FLASH_OPTR_BOR_LEV_2|macro|FLASH_OPTR_BOR_LEV_2
DECL|FLASH_OPTR_BOR_LEV_3|macro|FLASH_OPTR_BOR_LEV_3
DECL|FLASH_OPTR_BOR_LEV_4|macro|FLASH_OPTR_BOR_LEV_4
DECL|FLASH_OPTR_BOR_LEV_Msk|macro|FLASH_OPTR_BOR_LEV_Msk
DECL|FLASH_OPTR_BOR_LEV_Pos|macro|FLASH_OPTR_BOR_LEV_Pos
DECL|FLASH_OPTR_BOR_LEV|macro|FLASH_OPTR_BOR_LEV
DECL|FLASH_OPTR_IWDG_STDBY_Msk|macro|FLASH_OPTR_IWDG_STDBY_Msk
DECL|FLASH_OPTR_IWDG_STDBY_Pos|macro|FLASH_OPTR_IWDG_STDBY_Pos
DECL|FLASH_OPTR_IWDG_STDBY|macro|FLASH_OPTR_IWDG_STDBY
DECL|FLASH_OPTR_IWDG_STOP_Msk|macro|FLASH_OPTR_IWDG_STOP_Msk
DECL|FLASH_OPTR_IWDG_STOP_Pos|macro|FLASH_OPTR_IWDG_STOP_Pos
DECL|FLASH_OPTR_IWDG_STOP|macro|FLASH_OPTR_IWDG_STOP
DECL|FLASH_OPTR_IWDG_SW_Msk|macro|FLASH_OPTR_IWDG_SW_Msk
DECL|FLASH_OPTR_IWDG_SW_Pos|macro|FLASH_OPTR_IWDG_SW_Pos
DECL|FLASH_OPTR_IWDG_SW|macro|FLASH_OPTR_IWDG_SW
DECL|FLASH_OPTR_RDP_Msk|macro|FLASH_OPTR_RDP_Msk
DECL|FLASH_OPTR_RDP_Pos|macro|FLASH_OPTR_RDP_Pos
DECL|FLASH_OPTR_RDP|macro|FLASH_OPTR_RDP
DECL|FLASH_OPTR_SRAM2_PE_Msk|macro|FLASH_OPTR_SRAM2_PE_Msk
DECL|FLASH_OPTR_SRAM2_PE_Pos|macro|FLASH_OPTR_SRAM2_PE_Pos
DECL|FLASH_OPTR_SRAM2_PE|macro|FLASH_OPTR_SRAM2_PE
DECL|FLASH_OPTR_SRAM2_RST_Msk|macro|FLASH_OPTR_SRAM2_RST_Msk
DECL|FLASH_OPTR_SRAM2_RST_Pos|macro|FLASH_OPTR_SRAM2_RST_Pos
DECL|FLASH_OPTR_SRAM2_RST|macro|FLASH_OPTR_SRAM2_RST
DECL|FLASH_OPTR_WWDG_SW_Msk|macro|FLASH_OPTR_WWDG_SW_Msk
DECL|FLASH_OPTR_WWDG_SW_Pos|macro|FLASH_OPTR_WWDG_SW_Pos
DECL|FLASH_OPTR_WWDG_SW|macro|FLASH_OPTR_WWDG_SW
DECL|FLASH_OPTR_nBOOT0_Msk|macro|FLASH_OPTR_nBOOT0_Msk
DECL|FLASH_OPTR_nBOOT0_Pos|macro|FLASH_OPTR_nBOOT0_Pos
DECL|FLASH_OPTR_nBOOT0|macro|FLASH_OPTR_nBOOT0
DECL|FLASH_OPTR_nBOOT1_Msk|macro|FLASH_OPTR_nBOOT1_Msk
DECL|FLASH_OPTR_nBOOT1_Pos|macro|FLASH_OPTR_nBOOT1_Pos
DECL|FLASH_OPTR_nBOOT1|macro|FLASH_OPTR_nBOOT1
DECL|FLASH_OPTR_nRST_SHDW_Msk|macro|FLASH_OPTR_nRST_SHDW_Msk
DECL|FLASH_OPTR_nRST_SHDW_Pos|macro|FLASH_OPTR_nRST_SHDW_Pos
DECL|FLASH_OPTR_nRST_SHDW|macro|FLASH_OPTR_nRST_SHDW
DECL|FLASH_OPTR_nRST_STDBY_Msk|macro|FLASH_OPTR_nRST_STDBY_Msk
DECL|FLASH_OPTR_nRST_STDBY_Pos|macro|FLASH_OPTR_nRST_STDBY_Pos
DECL|FLASH_OPTR_nRST_STDBY|macro|FLASH_OPTR_nRST_STDBY
DECL|FLASH_OPTR_nRST_STOP_Msk|macro|FLASH_OPTR_nRST_STOP_Msk
DECL|FLASH_OPTR_nRST_STOP_Pos|macro|FLASH_OPTR_nRST_STOP_Pos
DECL|FLASH_OPTR_nRST_STOP|macro|FLASH_OPTR_nRST_STOP
DECL|FLASH_OPTR_nSWBOOT0_Msk|macro|FLASH_OPTR_nSWBOOT0_Msk
DECL|FLASH_OPTR_nSWBOOT0_Pos|macro|FLASH_OPTR_nSWBOOT0_Pos
DECL|FLASH_OPTR_nSWBOOT0|macro|FLASH_OPTR_nSWBOOT0
DECL|FLASH_PCROP1ER_PCROP1_END_Msk|macro|FLASH_PCROP1ER_PCROP1_END_Msk
DECL|FLASH_PCROP1ER_PCROP1_END_Pos|macro|FLASH_PCROP1ER_PCROP1_END_Pos
DECL|FLASH_PCROP1ER_PCROP1_END|macro|FLASH_PCROP1ER_PCROP1_END
DECL|FLASH_PCROP1ER_PCROP_RDP_Msk|macro|FLASH_PCROP1ER_PCROP_RDP_Msk
DECL|FLASH_PCROP1ER_PCROP_RDP_Pos|macro|FLASH_PCROP1ER_PCROP_RDP_Pos
DECL|FLASH_PCROP1ER_PCROP_RDP|macro|FLASH_PCROP1ER_PCROP_RDP
DECL|FLASH_PCROP1SR_PCROP1_STRT_Msk|macro|FLASH_PCROP1SR_PCROP1_STRT_Msk
DECL|FLASH_PCROP1SR_PCROP1_STRT_Pos|macro|FLASH_PCROP1SR_PCROP1_STRT_Pos
DECL|FLASH_PCROP1SR_PCROP1_STRT|macro|FLASH_PCROP1SR_PCROP1_STRT
DECL|FLASH_R_BASE|macro|FLASH_R_BASE
DECL|FLASH_SR_BSY_Msk|macro|FLASH_SR_BSY_Msk
DECL|FLASH_SR_BSY_Pos|macro|FLASH_SR_BSY_Pos
DECL|FLASH_SR_BSY|macro|FLASH_SR_BSY
DECL|FLASH_SR_EOP_Msk|macro|FLASH_SR_EOP_Msk
DECL|FLASH_SR_EOP_Pos|macro|FLASH_SR_EOP_Pos
DECL|FLASH_SR_EOP|macro|FLASH_SR_EOP
DECL|FLASH_SR_FASTERR_Msk|macro|FLASH_SR_FASTERR_Msk
DECL|FLASH_SR_FASTERR_Pos|macro|FLASH_SR_FASTERR_Pos
DECL|FLASH_SR_FASTERR|macro|FLASH_SR_FASTERR
DECL|FLASH_SR_MISERR_Msk|macro|FLASH_SR_MISERR_Msk
DECL|FLASH_SR_MISERR_Pos|macro|FLASH_SR_MISERR_Pos
DECL|FLASH_SR_MISERR|macro|FLASH_SR_MISERR
DECL|FLASH_SR_OPERR_Msk|macro|FLASH_SR_OPERR_Msk
DECL|FLASH_SR_OPERR_Pos|macro|FLASH_SR_OPERR_Pos
DECL|FLASH_SR_OPERR|macro|FLASH_SR_OPERR
DECL|FLASH_SR_OPTVERR_Msk|macro|FLASH_SR_OPTVERR_Msk
DECL|FLASH_SR_OPTVERR_Pos|macro|FLASH_SR_OPTVERR_Pos
DECL|FLASH_SR_OPTVERR|macro|FLASH_SR_OPTVERR
DECL|FLASH_SR_PEMPTY_Msk|macro|FLASH_SR_PEMPTY_Msk
DECL|FLASH_SR_PEMPTY_Pos|macro|FLASH_SR_PEMPTY_Pos
DECL|FLASH_SR_PEMPTY|macro|FLASH_SR_PEMPTY
DECL|FLASH_SR_PGAERR_Msk|macro|FLASH_SR_PGAERR_Msk
DECL|FLASH_SR_PGAERR_Pos|macro|FLASH_SR_PGAERR_Pos
DECL|FLASH_SR_PGAERR|macro|FLASH_SR_PGAERR
DECL|FLASH_SR_PGSERR_Msk|macro|FLASH_SR_PGSERR_Msk
DECL|FLASH_SR_PGSERR_Pos|macro|FLASH_SR_PGSERR_Pos
DECL|FLASH_SR_PGSERR|macro|FLASH_SR_PGSERR
DECL|FLASH_SR_PROGERR_Msk|macro|FLASH_SR_PROGERR_Msk
DECL|FLASH_SR_PROGERR_Pos|macro|FLASH_SR_PROGERR_Pos
DECL|FLASH_SR_PROGERR|macro|FLASH_SR_PROGERR
DECL|FLASH_SR_RDERR_Msk|macro|FLASH_SR_RDERR_Msk
DECL|FLASH_SR_RDERR_Pos|macro|FLASH_SR_RDERR_Pos
DECL|FLASH_SR_RDERR|macro|FLASH_SR_RDERR
DECL|FLASH_SR_SIZERR_Msk|macro|FLASH_SR_SIZERR_Msk
DECL|FLASH_SR_SIZERR_Pos|macro|FLASH_SR_SIZERR_Pos
DECL|FLASH_SR_SIZERR|macro|FLASH_SR_SIZERR
DECL|FLASH_SR_WRPERR_Msk|macro|FLASH_SR_WRPERR_Msk
DECL|FLASH_SR_WRPERR_Pos|macro|FLASH_SR_WRPERR_Pos
DECL|FLASH_SR_WRPERR|macro|FLASH_SR_WRPERR
DECL|FLASH_TypeDef|typedef|} FLASH_TypeDef;
DECL|FLASH_WRP1AR_WRP1A_END_Msk|macro|FLASH_WRP1AR_WRP1A_END_Msk
DECL|FLASH_WRP1AR_WRP1A_END_Pos|macro|FLASH_WRP1AR_WRP1A_END_Pos
DECL|FLASH_WRP1AR_WRP1A_END|macro|FLASH_WRP1AR_WRP1A_END
DECL|FLASH_WRP1AR_WRP1A_STRT_Msk|macro|FLASH_WRP1AR_WRP1A_STRT_Msk
DECL|FLASH_WRP1AR_WRP1A_STRT_Pos|macro|FLASH_WRP1AR_WRP1A_STRT_Pos
DECL|FLASH_WRP1AR_WRP1A_STRT|macro|FLASH_WRP1AR_WRP1A_STRT
DECL|FLASH_WRP1BR_WRP1B_END_Msk|macro|FLASH_WRP1BR_WRP1B_END_Msk
DECL|FLASH_WRP1BR_WRP1B_END_Pos|macro|FLASH_WRP1BR_WRP1B_END_Pos
DECL|FLASH_WRP1BR_WRP1B_END|macro|FLASH_WRP1BR_WRP1B_END
DECL|FLASH_WRP1BR_WRP1B_STRT_Msk|macro|FLASH_WRP1BR_WRP1B_STRT_Msk
DECL|FLASH_WRP1BR_WRP1B_STRT_Pos|macro|FLASH_WRP1BR_WRP1B_STRT_Pos
DECL|FLASH_WRP1BR_WRP1B_STRT|macro|FLASH_WRP1BR_WRP1B_STRT
DECL|FLASH|macro|FLASH
DECL|FM1R|member|__IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
DECL|FMR|member|__IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
DECL|FNR|member|__IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */
DECL|FPU_IRQn|enumerator|FPU_IRQn = 81, /*!< FPU global interrupt */
DECL|FR1|member|__IO uint32_t FR1; /*!< CAN Filter bank register 1 */
DECL|FR2|member|__IO uint32_t FR2; /*!< CAN Filter bank register 1 */
DECL|FRCR|member|__IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */
DECL|FS1R|member|__IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
DECL|FTSR1|member|__IO uint32_t FTSR1; /*!< EXTI Falling trigger selection register 1, Address offset: 0x0C */
DECL|FTSR2|member|__IO uint32_t FTSR2; /*!< EXTI Falling trigger selection register 2, Address offset: 0x2C */
DECL|FW_CR_FPA_Msk|macro|FW_CR_FPA_Msk
DECL|FW_CR_FPA_Pos|macro|FW_CR_FPA_Pos
DECL|FW_CR_FPA|macro|FW_CR_FPA
DECL|FW_CR_VDE_Msk|macro|FW_CR_VDE_Msk
DECL|FW_CR_VDE_Pos|macro|FW_CR_VDE_Pos
DECL|FW_CR_VDE|macro|FW_CR_VDE
DECL|FW_CR_VDS_Msk|macro|FW_CR_VDS_Msk
DECL|FW_CR_VDS_Pos|macro|FW_CR_VDS_Pos
DECL|FW_CR_VDS|macro|FW_CR_VDS
DECL|FW_CSL_LENG_Msk|macro|FW_CSL_LENG_Msk
DECL|FW_CSL_LENG_Pos|macro|FW_CSL_LENG_Pos
DECL|FW_CSL_LENG|macro|FW_CSL_LENG
DECL|FW_CSSA_ADD_Msk|macro|FW_CSSA_ADD_Msk
DECL|FW_CSSA_ADD_Pos|macro|FW_CSSA_ADD_Pos
DECL|FW_CSSA_ADD|macro|FW_CSSA_ADD
DECL|FW_NVDSL_LENG_Msk|macro|FW_NVDSL_LENG_Msk
DECL|FW_NVDSL_LENG_Pos|macro|FW_NVDSL_LENG_Pos
DECL|FW_NVDSL_LENG|macro|FW_NVDSL_LENG
DECL|FW_NVDSSA_ADD_Msk|macro|FW_NVDSSA_ADD_Msk
DECL|FW_NVDSSA_ADD_Pos|macro|FW_NVDSSA_ADD_Pos
DECL|FW_NVDSSA_ADD|macro|FW_NVDSSA_ADD
DECL|FW_VDSL_LENG_Msk|macro|FW_VDSL_LENG_Msk
DECL|FW_VDSL_LENG_Pos|macro|FW_VDSL_LENG_Pos
DECL|FW_VDSL_LENG|macro|FW_VDSL_LENG
DECL|FW_VDSSA_ADD_Msk|macro|FW_VDSSA_ADD_Msk
DECL|FW_VDSSA_ADD_Pos|macro|FW_VDSSA_ADD_Pos
DECL|FW_VDSSA_ADD|macro|FW_VDSSA_ADD
DECL|GCR|member|__IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */
DECL|GPIOA_BASE|macro|GPIOA_BASE
DECL|GPIOA|macro|GPIOA
DECL|GPIOB_BASE|macro|GPIOB_BASE
DECL|GPIOB|macro|GPIOB
DECL|GPIOC_BASE|macro|GPIOC_BASE
DECL|GPIOC|macro|GPIOC
DECL|GPIOH_BASE|macro|GPIOH_BASE
DECL|GPIOH|macro|GPIOH
DECL|GPIO_AFRH_AFRH0|macro|GPIO_AFRH_AFRH0
DECL|GPIO_AFRH_AFRH1|macro|GPIO_AFRH_AFRH1
DECL|GPIO_AFRH_AFRH2|macro|GPIO_AFRH_AFRH2
DECL|GPIO_AFRH_AFRH3|macro|GPIO_AFRH_AFRH3
DECL|GPIO_AFRH_AFRH4|macro|GPIO_AFRH_AFRH4
DECL|GPIO_AFRH_AFRH5|macro|GPIO_AFRH_AFRH5
DECL|GPIO_AFRH_AFRH6|macro|GPIO_AFRH_AFRH6
DECL|GPIO_AFRH_AFRH7|macro|GPIO_AFRH_AFRH7
DECL|GPIO_AFRH_AFSEL10_0|macro|GPIO_AFRH_AFSEL10_0
DECL|GPIO_AFRH_AFSEL10_1|macro|GPIO_AFRH_AFSEL10_1
DECL|GPIO_AFRH_AFSEL10_2|macro|GPIO_AFRH_AFSEL10_2
DECL|GPIO_AFRH_AFSEL10_3|macro|GPIO_AFRH_AFSEL10_3
DECL|GPIO_AFRH_AFSEL10_Msk|macro|GPIO_AFRH_AFSEL10_Msk
DECL|GPIO_AFRH_AFSEL10_Pos|macro|GPIO_AFRH_AFSEL10_Pos
DECL|GPIO_AFRH_AFSEL10|macro|GPIO_AFRH_AFSEL10
DECL|GPIO_AFRH_AFSEL11_0|macro|GPIO_AFRH_AFSEL11_0
DECL|GPIO_AFRH_AFSEL11_1|macro|GPIO_AFRH_AFSEL11_1
DECL|GPIO_AFRH_AFSEL11_2|macro|GPIO_AFRH_AFSEL11_2
DECL|GPIO_AFRH_AFSEL11_3|macro|GPIO_AFRH_AFSEL11_3
DECL|GPIO_AFRH_AFSEL11_Msk|macro|GPIO_AFRH_AFSEL11_Msk
DECL|GPIO_AFRH_AFSEL11_Pos|macro|GPIO_AFRH_AFSEL11_Pos
DECL|GPIO_AFRH_AFSEL11|macro|GPIO_AFRH_AFSEL11
DECL|GPIO_AFRH_AFSEL12_0|macro|GPIO_AFRH_AFSEL12_0
DECL|GPIO_AFRH_AFSEL12_1|macro|GPIO_AFRH_AFSEL12_1
DECL|GPIO_AFRH_AFSEL12_2|macro|GPIO_AFRH_AFSEL12_2
DECL|GPIO_AFRH_AFSEL12_3|macro|GPIO_AFRH_AFSEL12_3
DECL|GPIO_AFRH_AFSEL12_Msk|macro|GPIO_AFRH_AFSEL12_Msk
DECL|GPIO_AFRH_AFSEL12_Pos|macro|GPIO_AFRH_AFSEL12_Pos
DECL|GPIO_AFRH_AFSEL12|macro|GPIO_AFRH_AFSEL12
DECL|GPIO_AFRH_AFSEL13_0|macro|GPIO_AFRH_AFSEL13_0
DECL|GPIO_AFRH_AFSEL13_1|macro|GPIO_AFRH_AFSEL13_1
DECL|GPIO_AFRH_AFSEL13_2|macro|GPIO_AFRH_AFSEL13_2
DECL|GPIO_AFRH_AFSEL13_3|macro|GPIO_AFRH_AFSEL13_3
DECL|GPIO_AFRH_AFSEL13_Msk|macro|GPIO_AFRH_AFSEL13_Msk
DECL|GPIO_AFRH_AFSEL13_Pos|macro|GPIO_AFRH_AFSEL13_Pos
DECL|GPIO_AFRH_AFSEL13|macro|GPIO_AFRH_AFSEL13
DECL|GPIO_AFRH_AFSEL14_0|macro|GPIO_AFRH_AFSEL14_0
DECL|GPIO_AFRH_AFSEL14_1|macro|GPIO_AFRH_AFSEL14_1
DECL|GPIO_AFRH_AFSEL14_2|macro|GPIO_AFRH_AFSEL14_2
DECL|GPIO_AFRH_AFSEL14_3|macro|GPIO_AFRH_AFSEL14_3
DECL|GPIO_AFRH_AFSEL14_Msk|macro|GPIO_AFRH_AFSEL14_Msk
DECL|GPIO_AFRH_AFSEL14_Pos|macro|GPIO_AFRH_AFSEL14_Pos
DECL|GPIO_AFRH_AFSEL14|macro|GPIO_AFRH_AFSEL14
DECL|GPIO_AFRH_AFSEL15_0|macro|GPIO_AFRH_AFSEL15_0
DECL|GPIO_AFRH_AFSEL15_1|macro|GPIO_AFRH_AFSEL15_1
DECL|GPIO_AFRH_AFSEL15_2|macro|GPIO_AFRH_AFSEL15_2
DECL|GPIO_AFRH_AFSEL15_3|macro|GPIO_AFRH_AFSEL15_3
DECL|GPIO_AFRH_AFSEL15_Msk|macro|GPIO_AFRH_AFSEL15_Msk
DECL|GPIO_AFRH_AFSEL15_Pos|macro|GPIO_AFRH_AFSEL15_Pos
DECL|GPIO_AFRH_AFSEL15|macro|GPIO_AFRH_AFSEL15
DECL|GPIO_AFRH_AFSEL8_0|macro|GPIO_AFRH_AFSEL8_0
DECL|GPIO_AFRH_AFSEL8_1|macro|GPIO_AFRH_AFSEL8_1
DECL|GPIO_AFRH_AFSEL8_2|macro|GPIO_AFRH_AFSEL8_2
DECL|GPIO_AFRH_AFSEL8_3|macro|GPIO_AFRH_AFSEL8_3
DECL|GPIO_AFRH_AFSEL8_Msk|macro|GPIO_AFRH_AFSEL8_Msk
DECL|GPIO_AFRH_AFSEL8_Pos|macro|GPIO_AFRH_AFSEL8_Pos
DECL|GPIO_AFRH_AFSEL8|macro|GPIO_AFRH_AFSEL8
DECL|GPIO_AFRH_AFSEL9_0|macro|GPIO_AFRH_AFSEL9_0
DECL|GPIO_AFRH_AFSEL9_1|macro|GPIO_AFRH_AFSEL9_1
DECL|GPIO_AFRH_AFSEL9_2|macro|GPIO_AFRH_AFSEL9_2
DECL|GPIO_AFRH_AFSEL9_3|macro|GPIO_AFRH_AFSEL9_3
DECL|GPIO_AFRH_AFSEL9_Msk|macro|GPIO_AFRH_AFSEL9_Msk
DECL|GPIO_AFRH_AFSEL9_Pos|macro|GPIO_AFRH_AFSEL9_Pos
DECL|GPIO_AFRH_AFSEL9|macro|GPIO_AFRH_AFSEL9
DECL|GPIO_AFRL_AFRL0|macro|GPIO_AFRL_AFRL0
DECL|GPIO_AFRL_AFRL1|macro|GPIO_AFRL_AFRL1
DECL|GPIO_AFRL_AFRL2|macro|GPIO_AFRL_AFRL2
DECL|GPIO_AFRL_AFRL3|macro|GPIO_AFRL_AFRL3
DECL|GPIO_AFRL_AFRL4|macro|GPIO_AFRL_AFRL4
DECL|GPIO_AFRL_AFRL5|macro|GPIO_AFRL_AFRL5
DECL|GPIO_AFRL_AFRL6|macro|GPIO_AFRL_AFRL6
DECL|GPIO_AFRL_AFRL7|macro|GPIO_AFRL_AFRL7
DECL|GPIO_AFRL_AFSEL0_0|macro|GPIO_AFRL_AFSEL0_0
DECL|GPIO_AFRL_AFSEL0_1|macro|GPIO_AFRL_AFSEL0_1
DECL|GPIO_AFRL_AFSEL0_2|macro|GPIO_AFRL_AFSEL0_2
DECL|GPIO_AFRL_AFSEL0_3|macro|GPIO_AFRL_AFSEL0_3
DECL|GPIO_AFRL_AFSEL0_Msk|macro|GPIO_AFRL_AFSEL0_Msk
DECL|GPIO_AFRL_AFSEL0_Pos|macro|GPIO_AFRL_AFSEL0_Pos
DECL|GPIO_AFRL_AFSEL0|macro|GPIO_AFRL_AFSEL0
DECL|GPIO_AFRL_AFSEL1_0|macro|GPIO_AFRL_AFSEL1_0
DECL|GPIO_AFRL_AFSEL1_1|macro|GPIO_AFRL_AFSEL1_1
DECL|GPIO_AFRL_AFSEL1_2|macro|GPIO_AFRL_AFSEL1_2
DECL|GPIO_AFRL_AFSEL1_3|macro|GPIO_AFRL_AFSEL1_3
DECL|GPIO_AFRL_AFSEL1_Msk|macro|GPIO_AFRL_AFSEL1_Msk
DECL|GPIO_AFRL_AFSEL1_Pos|macro|GPIO_AFRL_AFSEL1_Pos
DECL|GPIO_AFRL_AFSEL1|macro|GPIO_AFRL_AFSEL1
DECL|GPIO_AFRL_AFSEL2_0|macro|GPIO_AFRL_AFSEL2_0
DECL|GPIO_AFRL_AFSEL2_1|macro|GPIO_AFRL_AFSEL2_1
DECL|GPIO_AFRL_AFSEL2_2|macro|GPIO_AFRL_AFSEL2_2
DECL|GPIO_AFRL_AFSEL2_3|macro|GPIO_AFRL_AFSEL2_3
DECL|GPIO_AFRL_AFSEL2_Msk|macro|GPIO_AFRL_AFSEL2_Msk
DECL|GPIO_AFRL_AFSEL2_Pos|macro|GPIO_AFRL_AFSEL2_Pos
DECL|GPIO_AFRL_AFSEL2|macro|GPIO_AFRL_AFSEL2
DECL|GPIO_AFRL_AFSEL3_0|macro|GPIO_AFRL_AFSEL3_0
DECL|GPIO_AFRL_AFSEL3_1|macro|GPIO_AFRL_AFSEL3_1
DECL|GPIO_AFRL_AFSEL3_2|macro|GPIO_AFRL_AFSEL3_2
DECL|GPIO_AFRL_AFSEL3_3|macro|GPIO_AFRL_AFSEL3_3
DECL|GPIO_AFRL_AFSEL3_Msk|macro|GPIO_AFRL_AFSEL3_Msk
DECL|GPIO_AFRL_AFSEL3_Pos|macro|GPIO_AFRL_AFSEL3_Pos
DECL|GPIO_AFRL_AFSEL3|macro|GPIO_AFRL_AFSEL3
DECL|GPIO_AFRL_AFSEL4_0|macro|GPIO_AFRL_AFSEL4_0
DECL|GPIO_AFRL_AFSEL4_1|macro|GPIO_AFRL_AFSEL4_1
DECL|GPIO_AFRL_AFSEL4_2|macro|GPIO_AFRL_AFSEL4_2
DECL|GPIO_AFRL_AFSEL4_3|macro|GPIO_AFRL_AFSEL4_3
DECL|GPIO_AFRL_AFSEL4_Msk|macro|GPIO_AFRL_AFSEL4_Msk
DECL|GPIO_AFRL_AFSEL4_Pos|macro|GPIO_AFRL_AFSEL4_Pos
DECL|GPIO_AFRL_AFSEL4|macro|GPIO_AFRL_AFSEL4
DECL|GPIO_AFRL_AFSEL5_0|macro|GPIO_AFRL_AFSEL5_0
DECL|GPIO_AFRL_AFSEL5_1|macro|GPIO_AFRL_AFSEL5_1
DECL|GPIO_AFRL_AFSEL5_2|macro|GPIO_AFRL_AFSEL5_2
DECL|GPIO_AFRL_AFSEL5_3|macro|GPIO_AFRL_AFSEL5_3
DECL|GPIO_AFRL_AFSEL5_Msk|macro|GPIO_AFRL_AFSEL5_Msk
DECL|GPIO_AFRL_AFSEL5_Pos|macro|GPIO_AFRL_AFSEL5_Pos
DECL|GPIO_AFRL_AFSEL5|macro|GPIO_AFRL_AFSEL5
DECL|GPIO_AFRL_AFSEL6_0|macro|GPIO_AFRL_AFSEL6_0
DECL|GPIO_AFRL_AFSEL6_1|macro|GPIO_AFRL_AFSEL6_1
DECL|GPIO_AFRL_AFSEL6_2|macro|GPIO_AFRL_AFSEL6_2
DECL|GPIO_AFRL_AFSEL6_3|macro|GPIO_AFRL_AFSEL6_3
DECL|GPIO_AFRL_AFSEL6_Msk|macro|GPIO_AFRL_AFSEL6_Msk
DECL|GPIO_AFRL_AFSEL6_Pos|macro|GPIO_AFRL_AFSEL6_Pos
DECL|GPIO_AFRL_AFSEL6|macro|GPIO_AFRL_AFSEL6
DECL|GPIO_AFRL_AFSEL7_0|macro|GPIO_AFRL_AFSEL7_0
DECL|GPIO_AFRL_AFSEL7_1|macro|GPIO_AFRL_AFSEL7_1
DECL|GPIO_AFRL_AFSEL7_2|macro|GPIO_AFRL_AFSEL7_2
DECL|GPIO_AFRL_AFSEL7_3|macro|GPIO_AFRL_AFSEL7_3
DECL|GPIO_AFRL_AFSEL7_Msk|macro|GPIO_AFRL_AFSEL7_Msk
DECL|GPIO_AFRL_AFSEL7_Pos|macro|GPIO_AFRL_AFSEL7_Pos
DECL|GPIO_AFRL_AFSEL7|macro|GPIO_AFRL_AFSEL7
DECL|GPIO_BRR_BR0_Msk|macro|GPIO_BRR_BR0_Msk
DECL|GPIO_BRR_BR0_Pos|macro|GPIO_BRR_BR0_Pos
DECL|GPIO_BRR_BR0|macro|GPIO_BRR_BR0
DECL|GPIO_BRR_BR10_Msk|macro|GPIO_BRR_BR10_Msk
DECL|GPIO_BRR_BR10_Pos|macro|GPIO_BRR_BR10_Pos
DECL|GPIO_BRR_BR10|macro|GPIO_BRR_BR10
DECL|GPIO_BRR_BR11_Msk|macro|GPIO_BRR_BR11_Msk
DECL|GPIO_BRR_BR11_Pos|macro|GPIO_BRR_BR11_Pos
DECL|GPIO_BRR_BR11|macro|GPIO_BRR_BR11
DECL|GPIO_BRR_BR12_Msk|macro|GPIO_BRR_BR12_Msk
DECL|GPIO_BRR_BR12_Pos|macro|GPIO_BRR_BR12_Pos
DECL|GPIO_BRR_BR12|macro|GPIO_BRR_BR12
DECL|GPIO_BRR_BR13_Msk|macro|GPIO_BRR_BR13_Msk
DECL|GPIO_BRR_BR13_Pos|macro|GPIO_BRR_BR13_Pos
DECL|GPIO_BRR_BR13|macro|GPIO_BRR_BR13
DECL|GPIO_BRR_BR14_Msk|macro|GPIO_BRR_BR14_Msk
DECL|GPIO_BRR_BR14_Pos|macro|GPIO_BRR_BR14_Pos
DECL|GPIO_BRR_BR14|macro|GPIO_BRR_BR14
DECL|GPIO_BRR_BR15_Msk|macro|GPIO_BRR_BR15_Msk
DECL|GPIO_BRR_BR15_Pos|macro|GPIO_BRR_BR15_Pos
DECL|GPIO_BRR_BR15|macro|GPIO_BRR_BR15
DECL|GPIO_BRR_BR1_Msk|macro|GPIO_BRR_BR1_Msk
DECL|GPIO_BRR_BR1_Pos|macro|GPIO_BRR_BR1_Pos
DECL|GPIO_BRR_BR1|macro|GPIO_BRR_BR1
DECL|GPIO_BRR_BR2_Msk|macro|GPIO_BRR_BR2_Msk
DECL|GPIO_BRR_BR2_Pos|macro|GPIO_BRR_BR2_Pos
DECL|GPIO_BRR_BR2|macro|GPIO_BRR_BR2
DECL|GPIO_BRR_BR3_Msk|macro|GPIO_BRR_BR3_Msk
DECL|GPIO_BRR_BR3_Pos|macro|GPIO_BRR_BR3_Pos
DECL|GPIO_BRR_BR3|macro|GPIO_BRR_BR3
DECL|GPIO_BRR_BR4_Msk|macro|GPIO_BRR_BR4_Msk
DECL|GPIO_BRR_BR4_Pos|macro|GPIO_BRR_BR4_Pos
DECL|GPIO_BRR_BR4|macro|GPIO_BRR_BR4
DECL|GPIO_BRR_BR5_Msk|macro|GPIO_BRR_BR5_Msk
DECL|GPIO_BRR_BR5_Pos|macro|GPIO_BRR_BR5_Pos
DECL|GPIO_BRR_BR5|macro|GPIO_BRR_BR5
DECL|GPIO_BRR_BR6_Msk|macro|GPIO_BRR_BR6_Msk
DECL|GPIO_BRR_BR6_Pos|macro|GPIO_BRR_BR6_Pos
DECL|GPIO_BRR_BR6|macro|GPIO_BRR_BR6
DECL|GPIO_BRR_BR7_Msk|macro|GPIO_BRR_BR7_Msk
DECL|GPIO_BRR_BR7_Pos|macro|GPIO_BRR_BR7_Pos
DECL|GPIO_BRR_BR7|macro|GPIO_BRR_BR7
DECL|GPIO_BRR_BR8_Msk|macro|GPIO_BRR_BR8_Msk
DECL|GPIO_BRR_BR8_Pos|macro|GPIO_BRR_BR8_Pos
DECL|GPIO_BRR_BR8|macro|GPIO_BRR_BR8
DECL|GPIO_BRR_BR9_Msk|macro|GPIO_BRR_BR9_Msk
DECL|GPIO_BRR_BR9_Pos|macro|GPIO_BRR_BR9_Pos
DECL|GPIO_BRR_BR9|macro|GPIO_BRR_BR9
DECL|GPIO_BRR_BR_0|macro|GPIO_BRR_BR_0
DECL|GPIO_BRR_BR_10|macro|GPIO_BRR_BR_10
DECL|GPIO_BRR_BR_11|macro|GPIO_BRR_BR_11
DECL|GPIO_BRR_BR_12|macro|GPIO_BRR_BR_12
DECL|GPIO_BRR_BR_13|macro|GPIO_BRR_BR_13
DECL|GPIO_BRR_BR_14|macro|GPIO_BRR_BR_14
DECL|GPIO_BRR_BR_15|macro|GPIO_BRR_BR_15
DECL|GPIO_BRR_BR_1|macro|GPIO_BRR_BR_1
DECL|GPIO_BRR_BR_2|macro|GPIO_BRR_BR_2
DECL|GPIO_BRR_BR_3|macro|GPIO_BRR_BR_3
DECL|GPIO_BRR_BR_4|macro|GPIO_BRR_BR_4
DECL|GPIO_BRR_BR_5|macro|GPIO_BRR_BR_5
DECL|GPIO_BRR_BR_6|macro|GPIO_BRR_BR_6
DECL|GPIO_BRR_BR_7|macro|GPIO_BRR_BR_7
DECL|GPIO_BRR_BR_8|macro|GPIO_BRR_BR_8
DECL|GPIO_BRR_BR_9|macro|GPIO_BRR_BR_9
DECL|GPIO_BSRR_BR0_Msk|macro|GPIO_BSRR_BR0_Msk
DECL|GPIO_BSRR_BR0_Pos|macro|GPIO_BSRR_BR0_Pos
DECL|GPIO_BSRR_BR0|macro|GPIO_BSRR_BR0
DECL|GPIO_BSRR_BR10_Msk|macro|GPIO_BSRR_BR10_Msk
DECL|GPIO_BSRR_BR10_Pos|macro|GPIO_BSRR_BR10_Pos
DECL|GPIO_BSRR_BR10|macro|GPIO_BSRR_BR10
DECL|GPIO_BSRR_BR11_Msk|macro|GPIO_BSRR_BR11_Msk
DECL|GPIO_BSRR_BR11_Pos|macro|GPIO_BSRR_BR11_Pos
DECL|GPIO_BSRR_BR11|macro|GPIO_BSRR_BR11
DECL|GPIO_BSRR_BR12_Msk|macro|GPIO_BSRR_BR12_Msk
DECL|GPIO_BSRR_BR12_Pos|macro|GPIO_BSRR_BR12_Pos
DECL|GPIO_BSRR_BR12|macro|GPIO_BSRR_BR12
DECL|GPIO_BSRR_BR13_Msk|macro|GPIO_BSRR_BR13_Msk
DECL|GPIO_BSRR_BR13_Pos|macro|GPIO_BSRR_BR13_Pos
DECL|GPIO_BSRR_BR13|macro|GPIO_BSRR_BR13
DECL|GPIO_BSRR_BR14_Msk|macro|GPIO_BSRR_BR14_Msk
DECL|GPIO_BSRR_BR14_Pos|macro|GPIO_BSRR_BR14_Pos
DECL|GPIO_BSRR_BR14|macro|GPIO_BSRR_BR14
DECL|GPIO_BSRR_BR15_Msk|macro|GPIO_BSRR_BR15_Msk
DECL|GPIO_BSRR_BR15_Pos|macro|GPIO_BSRR_BR15_Pos
DECL|GPIO_BSRR_BR15|macro|GPIO_BSRR_BR15
DECL|GPIO_BSRR_BR1_Msk|macro|GPIO_BSRR_BR1_Msk
DECL|GPIO_BSRR_BR1_Pos|macro|GPIO_BSRR_BR1_Pos
DECL|GPIO_BSRR_BR1|macro|GPIO_BSRR_BR1
DECL|GPIO_BSRR_BR2_Msk|macro|GPIO_BSRR_BR2_Msk
DECL|GPIO_BSRR_BR2_Pos|macro|GPIO_BSRR_BR2_Pos
DECL|GPIO_BSRR_BR2|macro|GPIO_BSRR_BR2
DECL|GPIO_BSRR_BR3_Msk|macro|GPIO_BSRR_BR3_Msk
DECL|GPIO_BSRR_BR3_Pos|macro|GPIO_BSRR_BR3_Pos
DECL|GPIO_BSRR_BR3|macro|GPIO_BSRR_BR3
DECL|GPIO_BSRR_BR4_Msk|macro|GPIO_BSRR_BR4_Msk
DECL|GPIO_BSRR_BR4_Pos|macro|GPIO_BSRR_BR4_Pos
DECL|GPIO_BSRR_BR4|macro|GPIO_BSRR_BR4
DECL|GPIO_BSRR_BR5_Msk|macro|GPIO_BSRR_BR5_Msk
DECL|GPIO_BSRR_BR5_Pos|macro|GPIO_BSRR_BR5_Pos
DECL|GPIO_BSRR_BR5|macro|GPIO_BSRR_BR5
DECL|GPIO_BSRR_BR6_Msk|macro|GPIO_BSRR_BR6_Msk
DECL|GPIO_BSRR_BR6_Pos|macro|GPIO_BSRR_BR6_Pos
DECL|GPIO_BSRR_BR6|macro|GPIO_BSRR_BR6
DECL|GPIO_BSRR_BR7_Msk|macro|GPIO_BSRR_BR7_Msk
DECL|GPIO_BSRR_BR7_Pos|macro|GPIO_BSRR_BR7_Pos
DECL|GPIO_BSRR_BR7|macro|GPIO_BSRR_BR7
DECL|GPIO_BSRR_BR8_Msk|macro|GPIO_BSRR_BR8_Msk
DECL|GPIO_BSRR_BR8_Pos|macro|GPIO_BSRR_BR8_Pos
DECL|GPIO_BSRR_BR8|macro|GPIO_BSRR_BR8
DECL|GPIO_BSRR_BR9_Msk|macro|GPIO_BSRR_BR9_Msk
DECL|GPIO_BSRR_BR9_Pos|macro|GPIO_BSRR_BR9_Pos
DECL|GPIO_BSRR_BR9|macro|GPIO_BSRR_BR9
DECL|GPIO_BSRR_BR_0|macro|GPIO_BSRR_BR_0
DECL|GPIO_BSRR_BR_10|macro|GPIO_BSRR_BR_10
DECL|GPIO_BSRR_BR_11|macro|GPIO_BSRR_BR_11
DECL|GPIO_BSRR_BR_12|macro|GPIO_BSRR_BR_12
DECL|GPIO_BSRR_BR_13|macro|GPIO_BSRR_BR_13
DECL|GPIO_BSRR_BR_14|macro|GPIO_BSRR_BR_14
DECL|GPIO_BSRR_BR_15|macro|GPIO_BSRR_BR_15
DECL|GPIO_BSRR_BR_1|macro|GPIO_BSRR_BR_1
DECL|GPIO_BSRR_BR_2|macro|GPIO_BSRR_BR_2
DECL|GPIO_BSRR_BR_3|macro|GPIO_BSRR_BR_3
DECL|GPIO_BSRR_BR_4|macro|GPIO_BSRR_BR_4
DECL|GPIO_BSRR_BR_5|macro|GPIO_BSRR_BR_5
DECL|GPIO_BSRR_BR_6|macro|GPIO_BSRR_BR_6
DECL|GPIO_BSRR_BR_7|macro|GPIO_BSRR_BR_7
DECL|GPIO_BSRR_BR_8|macro|GPIO_BSRR_BR_8
DECL|GPIO_BSRR_BR_9|macro|GPIO_BSRR_BR_9
DECL|GPIO_BSRR_BS0_Msk|macro|GPIO_BSRR_BS0_Msk
DECL|GPIO_BSRR_BS0_Pos|macro|GPIO_BSRR_BS0_Pos
DECL|GPIO_BSRR_BS0|macro|GPIO_BSRR_BS0
DECL|GPIO_BSRR_BS10_Msk|macro|GPIO_BSRR_BS10_Msk
DECL|GPIO_BSRR_BS10_Pos|macro|GPIO_BSRR_BS10_Pos
DECL|GPIO_BSRR_BS10|macro|GPIO_BSRR_BS10
DECL|GPIO_BSRR_BS11_Msk|macro|GPIO_BSRR_BS11_Msk
DECL|GPIO_BSRR_BS11_Pos|macro|GPIO_BSRR_BS11_Pos
DECL|GPIO_BSRR_BS11|macro|GPIO_BSRR_BS11
DECL|GPIO_BSRR_BS12_Msk|macro|GPIO_BSRR_BS12_Msk
DECL|GPIO_BSRR_BS12_Pos|macro|GPIO_BSRR_BS12_Pos
DECL|GPIO_BSRR_BS12|macro|GPIO_BSRR_BS12
DECL|GPIO_BSRR_BS13_Msk|macro|GPIO_BSRR_BS13_Msk
DECL|GPIO_BSRR_BS13_Pos|macro|GPIO_BSRR_BS13_Pos
DECL|GPIO_BSRR_BS13|macro|GPIO_BSRR_BS13
DECL|GPIO_BSRR_BS14_Msk|macro|GPIO_BSRR_BS14_Msk
DECL|GPIO_BSRR_BS14_Pos|macro|GPIO_BSRR_BS14_Pos
DECL|GPIO_BSRR_BS14|macro|GPIO_BSRR_BS14
DECL|GPIO_BSRR_BS15_Msk|macro|GPIO_BSRR_BS15_Msk
DECL|GPIO_BSRR_BS15_Pos|macro|GPIO_BSRR_BS15_Pos
DECL|GPIO_BSRR_BS15|macro|GPIO_BSRR_BS15
DECL|GPIO_BSRR_BS1_Msk|macro|GPIO_BSRR_BS1_Msk
DECL|GPIO_BSRR_BS1_Pos|macro|GPIO_BSRR_BS1_Pos
DECL|GPIO_BSRR_BS1|macro|GPIO_BSRR_BS1
DECL|GPIO_BSRR_BS2_Msk|macro|GPIO_BSRR_BS2_Msk
DECL|GPIO_BSRR_BS2_Pos|macro|GPIO_BSRR_BS2_Pos
DECL|GPIO_BSRR_BS2|macro|GPIO_BSRR_BS2
DECL|GPIO_BSRR_BS3_Msk|macro|GPIO_BSRR_BS3_Msk
DECL|GPIO_BSRR_BS3_Pos|macro|GPIO_BSRR_BS3_Pos
DECL|GPIO_BSRR_BS3|macro|GPIO_BSRR_BS3
DECL|GPIO_BSRR_BS4_Msk|macro|GPIO_BSRR_BS4_Msk
DECL|GPIO_BSRR_BS4_Pos|macro|GPIO_BSRR_BS4_Pos
DECL|GPIO_BSRR_BS4|macro|GPIO_BSRR_BS4
DECL|GPIO_BSRR_BS5_Msk|macro|GPIO_BSRR_BS5_Msk
DECL|GPIO_BSRR_BS5_Pos|macro|GPIO_BSRR_BS5_Pos
DECL|GPIO_BSRR_BS5|macro|GPIO_BSRR_BS5
DECL|GPIO_BSRR_BS6_Msk|macro|GPIO_BSRR_BS6_Msk
DECL|GPIO_BSRR_BS6_Pos|macro|GPIO_BSRR_BS6_Pos
DECL|GPIO_BSRR_BS6|macro|GPIO_BSRR_BS6
DECL|GPIO_BSRR_BS7_Msk|macro|GPIO_BSRR_BS7_Msk
DECL|GPIO_BSRR_BS7_Pos|macro|GPIO_BSRR_BS7_Pos
DECL|GPIO_BSRR_BS7|macro|GPIO_BSRR_BS7
DECL|GPIO_BSRR_BS8_Msk|macro|GPIO_BSRR_BS8_Msk
DECL|GPIO_BSRR_BS8_Pos|macro|GPIO_BSRR_BS8_Pos
DECL|GPIO_BSRR_BS8|macro|GPIO_BSRR_BS8
DECL|GPIO_BSRR_BS9_Msk|macro|GPIO_BSRR_BS9_Msk
DECL|GPIO_BSRR_BS9_Pos|macro|GPIO_BSRR_BS9_Pos
DECL|GPIO_BSRR_BS9|macro|GPIO_BSRR_BS9
DECL|GPIO_BSRR_BS_0|macro|GPIO_BSRR_BS_0
DECL|GPIO_BSRR_BS_10|macro|GPIO_BSRR_BS_10
DECL|GPIO_BSRR_BS_11|macro|GPIO_BSRR_BS_11
DECL|GPIO_BSRR_BS_12|macro|GPIO_BSRR_BS_12
DECL|GPIO_BSRR_BS_13|macro|GPIO_BSRR_BS_13
DECL|GPIO_BSRR_BS_14|macro|GPIO_BSRR_BS_14
DECL|GPIO_BSRR_BS_15|macro|GPIO_BSRR_BS_15
DECL|GPIO_BSRR_BS_1|macro|GPIO_BSRR_BS_1
DECL|GPIO_BSRR_BS_2|macro|GPIO_BSRR_BS_2
DECL|GPIO_BSRR_BS_3|macro|GPIO_BSRR_BS_3
DECL|GPIO_BSRR_BS_4|macro|GPIO_BSRR_BS_4
DECL|GPIO_BSRR_BS_5|macro|GPIO_BSRR_BS_5
DECL|GPIO_BSRR_BS_6|macro|GPIO_BSRR_BS_6
DECL|GPIO_BSRR_BS_7|macro|GPIO_BSRR_BS_7
DECL|GPIO_BSRR_BS_8|macro|GPIO_BSRR_BS_8
DECL|GPIO_BSRR_BS_9|macro|GPIO_BSRR_BS_9
DECL|GPIO_IDR_ID0_Msk|macro|GPIO_IDR_ID0_Msk
DECL|GPIO_IDR_ID0_Pos|macro|GPIO_IDR_ID0_Pos
DECL|GPIO_IDR_ID0|macro|GPIO_IDR_ID0
DECL|GPIO_IDR_ID10_Msk|macro|GPIO_IDR_ID10_Msk
DECL|GPIO_IDR_ID10_Pos|macro|GPIO_IDR_ID10_Pos
DECL|GPIO_IDR_ID10|macro|GPIO_IDR_ID10
DECL|GPIO_IDR_ID11_Msk|macro|GPIO_IDR_ID11_Msk
DECL|GPIO_IDR_ID11_Pos|macro|GPIO_IDR_ID11_Pos
DECL|GPIO_IDR_ID11|macro|GPIO_IDR_ID11
DECL|GPIO_IDR_ID12_Msk|macro|GPIO_IDR_ID12_Msk
DECL|GPIO_IDR_ID12_Pos|macro|GPIO_IDR_ID12_Pos
DECL|GPIO_IDR_ID12|macro|GPIO_IDR_ID12
DECL|GPIO_IDR_ID13_Msk|macro|GPIO_IDR_ID13_Msk
DECL|GPIO_IDR_ID13_Pos|macro|GPIO_IDR_ID13_Pos
DECL|GPIO_IDR_ID13|macro|GPIO_IDR_ID13
DECL|GPIO_IDR_ID14_Msk|macro|GPIO_IDR_ID14_Msk
DECL|GPIO_IDR_ID14_Pos|macro|GPIO_IDR_ID14_Pos
DECL|GPIO_IDR_ID14|macro|GPIO_IDR_ID14
DECL|GPIO_IDR_ID15_Msk|macro|GPIO_IDR_ID15_Msk
DECL|GPIO_IDR_ID15_Pos|macro|GPIO_IDR_ID15_Pos
DECL|GPIO_IDR_ID15|macro|GPIO_IDR_ID15
DECL|GPIO_IDR_ID1_Msk|macro|GPIO_IDR_ID1_Msk
DECL|GPIO_IDR_ID1_Pos|macro|GPIO_IDR_ID1_Pos
DECL|GPIO_IDR_ID1|macro|GPIO_IDR_ID1
DECL|GPIO_IDR_ID2_Msk|macro|GPIO_IDR_ID2_Msk
DECL|GPIO_IDR_ID2_Pos|macro|GPIO_IDR_ID2_Pos
DECL|GPIO_IDR_ID2|macro|GPIO_IDR_ID2
DECL|GPIO_IDR_ID3_Msk|macro|GPIO_IDR_ID3_Msk
DECL|GPIO_IDR_ID3_Pos|macro|GPIO_IDR_ID3_Pos
DECL|GPIO_IDR_ID3|macro|GPIO_IDR_ID3
DECL|GPIO_IDR_ID4_Msk|macro|GPIO_IDR_ID4_Msk
DECL|GPIO_IDR_ID4_Pos|macro|GPIO_IDR_ID4_Pos
DECL|GPIO_IDR_ID4|macro|GPIO_IDR_ID4
DECL|GPIO_IDR_ID5_Msk|macro|GPIO_IDR_ID5_Msk
DECL|GPIO_IDR_ID5_Pos|macro|GPIO_IDR_ID5_Pos
DECL|GPIO_IDR_ID5|macro|GPIO_IDR_ID5
DECL|GPIO_IDR_ID6_Msk|macro|GPIO_IDR_ID6_Msk
DECL|GPIO_IDR_ID6_Pos|macro|GPIO_IDR_ID6_Pos
DECL|GPIO_IDR_ID6|macro|GPIO_IDR_ID6
DECL|GPIO_IDR_ID7_Msk|macro|GPIO_IDR_ID7_Msk
DECL|GPIO_IDR_ID7_Pos|macro|GPIO_IDR_ID7_Pos
DECL|GPIO_IDR_ID7|macro|GPIO_IDR_ID7
DECL|GPIO_IDR_ID8_Msk|macro|GPIO_IDR_ID8_Msk
DECL|GPIO_IDR_ID8_Pos|macro|GPIO_IDR_ID8_Pos
DECL|GPIO_IDR_ID8|macro|GPIO_IDR_ID8
DECL|GPIO_IDR_ID9_Msk|macro|GPIO_IDR_ID9_Msk
DECL|GPIO_IDR_ID9_Pos|macro|GPIO_IDR_ID9_Pos
DECL|GPIO_IDR_ID9|macro|GPIO_IDR_ID9
DECL|GPIO_IDR_IDR_0|macro|GPIO_IDR_IDR_0
DECL|GPIO_IDR_IDR_10|macro|GPIO_IDR_IDR_10
DECL|GPIO_IDR_IDR_11|macro|GPIO_IDR_IDR_11
DECL|GPIO_IDR_IDR_12|macro|GPIO_IDR_IDR_12
DECL|GPIO_IDR_IDR_13|macro|GPIO_IDR_IDR_13
DECL|GPIO_IDR_IDR_14|macro|GPIO_IDR_IDR_14
DECL|GPIO_IDR_IDR_15|macro|GPIO_IDR_IDR_15
DECL|GPIO_IDR_IDR_1|macro|GPIO_IDR_IDR_1
DECL|GPIO_IDR_IDR_2|macro|GPIO_IDR_IDR_2
DECL|GPIO_IDR_IDR_3|macro|GPIO_IDR_IDR_3
DECL|GPIO_IDR_IDR_4|macro|GPIO_IDR_IDR_4
DECL|GPIO_IDR_IDR_5|macro|GPIO_IDR_IDR_5
DECL|GPIO_IDR_IDR_6|macro|GPIO_IDR_IDR_6
DECL|GPIO_IDR_IDR_7|macro|GPIO_IDR_IDR_7
DECL|GPIO_IDR_IDR_8|macro|GPIO_IDR_IDR_8
DECL|GPIO_IDR_IDR_9|macro|GPIO_IDR_IDR_9
DECL|GPIO_LCKR_LCK0_Msk|macro|GPIO_LCKR_LCK0_Msk
DECL|GPIO_LCKR_LCK0_Pos|macro|GPIO_LCKR_LCK0_Pos
DECL|GPIO_LCKR_LCK0|macro|GPIO_LCKR_LCK0
DECL|GPIO_LCKR_LCK10_Msk|macro|GPIO_LCKR_LCK10_Msk
DECL|GPIO_LCKR_LCK10_Pos|macro|GPIO_LCKR_LCK10_Pos
DECL|GPIO_LCKR_LCK10|macro|GPIO_LCKR_LCK10
DECL|GPIO_LCKR_LCK11_Msk|macro|GPIO_LCKR_LCK11_Msk
DECL|GPIO_LCKR_LCK11_Pos|macro|GPIO_LCKR_LCK11_Pos
DECL|GPIO_LCKR_LCK11|macro|GPIO_LCKR_LCK11
DECL|GPIO_LCKR_LCK12_Msk|macro|GPIO_LCKR_LCK12_Msk
DECL|GPIO_LCKR_LCK12_Pos|macro|GPIO_LCKR_LCK12_Pos
DECL|GPIO_LCKR_LCK12|macro|GPIO_LCKR_LCK12
DECL|GPIO_LCKR_LCK13_Msk|macro|GPIO_LCKR_LCK13_Msk
DECL|GPIO_LCKR_LCK13_Pos|macro|GPIO_LCKR_LCK13_Pos
DECL|GPIO_LCKR_LCK13|macro|GPIO_LCKR_LCK13
DECL|GPIO_LCKR_LCK14_Msk|macro|GPIO_LCKR_LCK14_Msk
DECL|GPIO_LCKR_LCK14_Pos|macro|GPIO_LCKR_LCK14_Pos
DECL|GPIO_LCKR_LCK14|macro|GPIO_LCKR_LCK14
DECL|GPIO_LCKR_LCK15_Msk|macro|GPIO_LCKR_LCK15_Msk
DECL|GPIO_LCKR_LCK15_Pos|macro|GPIO_LCKR_LCK15_Pos
DECL|GPIO_LCKR_LCK15|macro|GPIO_LCKR_LCK15
DECL|GPIO_LCKR_LCK1_Msk|macro|GPIO_LCKR_LCK1_Msk
DECL|GPIO_LCKR_LCK1_Pos|macro|GPIO_LCKR_LCK1_Pos
DECL|GPIO_LCKR_LCK1|macro|GPIO_LCKR_LCK1
DECL|GPIO_LCKR_LCK2_Msk|macro|GPIO_LCKR_LCK2_Msk
DECL|GPIO_LCKR_LCK2_Pos|macro|GPIO_LCKR_LCK2_Pos
DECL|GPIO_LCKR_LCK2|macro|GPIO_LCKR_LCK2
DECL|GPIO_LCKR_LCK3_Msk|macro|GPIO_LCKR_LCK3_Msk
DECL|GPIO_LCKR_LCK3_Pos|macro|GPIO_LCKR_LCK3_Pos
DECL|GPIO_LCKR_LCK3|macro|GPIO_LCKR_LCK3
DECL|GPIO_LCKR_LCK4_Msk|macro|GPIO_LCKR_LCK4_Msk
DECL|GPIO_LCKR_LCK4_Pos|macro|GPIO_LCKR_LCK4_Pos
DECL|GPIO_LCKR_LCK4|macro|GPIO_LCKR_LCK4
DECL|GPIO_LCKR_LCK5_Msk|macro|GPIO_LCKR_LCK5_Msk
DECL|GPIO_LCKR_LCK5_Pos|macro|GPIO_LCKR_LCK5_Pos
DECL|GPIO_LCKR_LCK5|macro|GPIO_LCKR_LCK5
DECL|GPIO_LCKR_LCK6_Msk|macro|GPIO_LCKR_LCK6_Msk
DECL|GPIO_LCKR_LCK6_Pos|macro|GPIO_LCKR_LCK6_Pos
DECL|GPIO_LCKR_LCK6|macro|GPIO_LCKR_LCK6
DECL|GPIO_LCKR_LCK7_Msk|macro|GPIO_LCKR_LCK7_Msk
DECL|GPIO_LCKR_LCK7_Pos|macro|GPIO_LCKR_LCK7_Pos
DECL|GPIO_LCKR_LCK7|macro|GPIO_LCKR_LCK7
DECL|GPIO_LCKR_LCK8_Msk|macro|GPIO_LCKR_LCK8_Msk
DECL|GPIO_LCKR_LCK8_Pos|macro|GPIO_LCKR_LCK8_Pos
DECL|GPIO_LCKR_LCK8|macro|GPIO_LCKR_LCK8
DECL|GPIO_LCKR_LCK9_Msk|macro|GPIO_LCKR_LCK9_Msk
DECL|GPIO_LCKR_LCK9_Pos|macro|GPIO_LCKR_LCK9_Pos
DECL|GPIO_LCKR_LCK9|macro|GPIO_LCKR_LCK9
DECL|GPIO_LCKR_LCKK_Msk|macro|GPIO_LCKR_LCKK_Msk
DECL|GPIO_LCKR_LCKK_Pos|macro|GPIO_LCKR_LCKK_Pos
DECL|GPIO_LCKR_LCKK|macro|GPIO_LCKR_LCKK
DECL|GPIO_MODER_MODE0_0|macro|GPIO_MODER_MODE0_0
DECL|GPIO_MODER_MODE0_1|macro|GPIO_MODER_MODE0_1
DECL|GPIO_MODER_MODE0_Msk|macro|GPIO_MODER_MODE0_Msk
DECL|GPIO_MODER_MODE0_Pos|macro|GPIO_MODER_MODE0_Pos
DECL|GPIO_MODER_MODE0|macro|GPIO_MODER_MODE0
DECL|GPIO_MODER_MODE10_0|macro|GPIO_MODER_MODE10_0
DECL|GPIO_MODER_MODE10_1|macro|GPIO_MODER_MODE10_1
DECL|GPIO_MODER_MODE10_Msk|macro|GPIO_MODER_MODE10_Msk
DECL|GPIO_MODER_MODE10_Pos|macro|GPIO_MODER_MODE10_Pos
DECL|GPIO_MODER_MODE10|macro|GPIO_MODER_MODE10
DECL|GPIO_MODER_MODE11_0|macro|GPIO_MODER_MODE11_0
DECL|GPIO_MODER_MODE11_1|macro|GPIO_MODER_MODE11_1
DECL|GPIO_MODER_MODE11_Msk|macro|GPIO_MODER_MODE11_Msk
DECL|GPIO_MODER_MODE11_Pos|macro|GPIO_MODER_MODE11_Pos
DECL|GPIO_MODER_MODE11|macro|GPIO_MODER_MODE11
DECL|GPIO_MODER_MODE12_0|macro|GPIO_MODER_MODE12_0
DECL|GPIO_MODER_MODE12_1|macro|GPIO_MODER_MODE12_1
DECL|GPIO_MODER_MODE12_Msk|macro|GPIO_MODER_MODE12_Msk
DECL|GPIO_MODER_MODE12_Pos|macro|GPIO_MODER_MODE12_Pos
DECL|GPIO_MODER_MODE12|macro|GPIO_MODER_MODE12
DECL|GPIO_MODER_MODE13_0|macro|GPIO_MODER_MODE13_0
DECL|GPIO_MODER_MODE13_1|macro|GPIO_MODER_MODE13_1
DECL|GPIO_MODER_MODE13_Msk|macro|GPIO_MODER_MODE13_Msk
DECL|GPIO_MODER_MODE13_Pos|macro|GPIO_MODER_MODE13_Pos
DECL|GPIO_MODER_MODE13|macro|GPIO_MODER_MODE13
DECL|GPIO_MODER_MODE14_0|macro|GPIO_MODER_MODE14_0
DECL|GPIO_MODER_MODE14_1|macro|GPIO_MODER_MODE14_1
DECL|GPIO_MODER_MODE14_Msk|macro|GPIO_MODER_MODE14_Msk
DECL|GPIO_MODER_MODE14_Pos|macro|GPIO_MODER_MODE14_Pos
DECL|GPIO_MODER_MODE14|macro|GPIO_MODER_MODE14
DECL|GPIO_MODER_MODE15_0|macro|GPIO_MODER_MODE15_0
DECL|GPIO_MODER_MODE15_1|macro|GPIO_MODER_MODE15_1
DECL|GPIO_MODER_MODE15_Msk|macro|GPIO_MODER_MODE15_Msk
DECL|GPIO_MODER_MODE15_Pos|macro|GPIO_MODER_MODE15_Pos
DECL|GPIO_MODER_MODE15|macro|GPIO_MODER_MODE15
DECL|GPIO_MODER_MODE1_0|macro|GPIO_MODER_MODE1_0
DECL|GPIO_MODER_MODE1_1|macro|GPIO_MODER_MODE1_1
DECL|GPIO_MODER_MODE1_Msk|macro|GPIO_MODER_MODE1_Msk
DECL|GPIO_MODER_MODE1_Pos|macro|GPIO_MODER_MODE1_Pos
DECL|GPIO_MODER_MODE1|macro|GPIO_MODER_MODE1
DECL|GPIO_MODER_MODE2_0|macro|GPIO_MODER_MODE2_0
DECL|GPIO_MODER_MODE2_1|macro|GPIO_MODER_MODE2_1
DECL|GPIO_MODER_MODE2_Msk|macro|GPIO_MODER_MODE2_Msk
DECL|GPIO_MODER_MODE2_Pos|macro|GPIO_MODER_MODE2_Pos
DECL|GPIO_MODER_MODE2|macro|GPIO_MODER_MODE2
DECL|GPIO_MODER_MODE3_0|macro|GPIO_MODER_MODE3_0
DECL|GPIO_MODER_MODE3_1|macro|GPIO_MODER_MODE3_1
DECL|GPIO_MODER_MODE3_Msk|macro|GPIO_MODER_MODE3_Msk
DECL|GPIO_MODER_MODE3_Pos|macro|GPIO_MODER_MODE3_Pos
DECL|GPIO_MODER_MODE3|macro|GPIO_MODER_MODE3
DECL|GPIO_MODER_MODE4_0|macro|GPIO_MODER_MODE4_0
DECL|GPIO_MODER_MODE4_1|macro|GPIO_MODER_MODE4_1
DECL|GPIO_MODER_MODE4_Msk|macro|GPIO_MODER_MODE4_Msk
DECL|GPIO_MODER_MODE4_Pos|macro|GPIO_MODER_MODE4_Pos
DECL|GPIO_MODER_MODE4|macro|GPIO_MODER_MODE4
DECL|GPIO_MODER_MODE5_0|macro|GPIO_MODER_MODE5_0
DECL|GPIO_MODER_MODE5_1|macro|GPIO_MODER_MODE5_1
DECL|GPIO_MODER_MODE5_Msk|macro|GPIO_MODER_MODE5_Msk
DECL|GPIO_MODER_MODE5_Pos|macro|GPIO_MODER_MODE5_Pos
DECL|GPIO_MODER_MODE5|macro|GPIO_MODER_MODE5
DECL|GPIO_MODER_MODE6_0|macro|GPIO_MODER_MODE6_0
DECL|GPIO_MODER_MODE6_1|macro|GPIO_MODER_MODE6_1
DECL|GPIO_MODER_MODE6_Msk|macro|GPIO_MODER_MODE6_Msk
DECL|GPIO_MODER_MODE6_Pos|macro|GPIO_MODER_MODE6_Pos
DECL|GPIO_MODER_MODE6|macro|GPIO_MODER_MODE6
DECL|GPIO_MODER_MODE7_0|macro|GPIO_MODER_MODE7_0
DECL|GPIO_MODER_MODE7_1|macro|GPIO_MODER_MODE7_1
DECL|GPIO_MODER_MODE7_Msk|macro|GPIO_MODER_MODE7_Msk
DECL|GPIO_MODER_MODE7_Pos|macro|GPIO_MODER_MODE7_Pos
DECL|GPIO_MODER_MODE7|macro|GPIO_MODER_MODE7
DECL|GPIO_MODER_MODE8_0|macro|GPIO_MODER_MODE8_0
DECL|GPIO_MODER_MODE8_1|macro|GPIO_MODER_MODE8_1
DECL|GPIO_MODER_MODE8_Msk|macro|GPIO_MODER_MODE8_Msk
DECL|GPIO_MODER_MODE8_Pos|macro|GPIO_MODER_MODE8_Pos
DECL|GPIO_MODER_MODE8|macro|GPIO_MODER_MODE8
DECL|GPIO_MODER_MODE9_0|macro|GPIO_MODER_MODE9_0
DECL|GPIO_MODER_MODE9_1|macro|GPIO_MODER_MODE9_1
DECL|GPIO_MODER_MODE9_Msk|macro|GPIO_MODER_MODE9_Msk
DECL|GPIO_MODER_MODE9_Pos|macro|GPIO_MODER_MODE9_Pos
DECL|GPIO_MODER_MODE9|macro|GPIO_MODER_MODE9
DECL|GPIO_MODER_MODER0_0|macro|GPIO_MODER_MODER0_0
DECL|GPIO_MODER_MODER0_1|macro|GPIO_MODER_MODER0_1
DECL|GPIO_MODER_MODER0|macro|GPIO_MODER_MODER0
DECL|GPIO_MODER_MODER10_0|macro|GPIO_MODER_MODER10_0
DECL|GPIO_MODER_MODER10_1|macro|GPIO_MODER_MODER10_1
DECL|GPIO_MODER_MODER10|macro|GPIO_MODER_MODER10
DECL|GPIO_MODER_MODER11_0|macro|GPIO_MODER_MODER11_0
DECL|GPIO_MODER_MODER11_1|macro|GPIO_MODER_MODER11_1
DECL|GPIO_MODER_MODER11|macro|GPIO_MODER_MODER11
DECL|GPIO_MODER_MODER12_0|macro|GPIO_MODER_MODER12_0
DECL|GPIO_MODER_MODER12_1|macro|GPIO_MODER_MODER12_1
DECL|GPIO_MODER_MODER12|macro|GPIO_MODER_MODER12
DECL|GPIO_MODER_MODER13_0|macro|GPIO_MODER_MODER13_0
DECL|GPIO_MODER_MODER13_1|macro|GPIO_MODER_MODER13_1
DECL|GPIO_MODER_MODER13|macro|GPIO_MODER_MODER13
DECL|GPIO_MODER_MODER14_0|macro|GPIO_MODER_MODER14_0
DECL|GPIO_MODER_MODER14_1|macro|GPIO_MODER_MODER14_1
DECL|GPIO_MODER_MODER14|macro|GPIO_MODER_MODER14
DECL|GPIO_MODER_MODER15_0|macro|GPIO_MODER_MODER15_0
DECL|GPIO_MODER_MODER15_1|macro|GPIO_MODER_MODER15_1
DECL|GPIO_MODER_MODER15|macro|GPIO_MODER_MODER15
DECL|GPIO_MODER_MODER1_0|macro|GPIO_MODER_MODER1_0
DECL|GPIO_MODER_MODER1_1|macro|GPIO_MODER_MODER1_1
DECL|GPIO_MODER_MODER1|macro|GPIO_MODER_MODER1
DECL|GPIO_MODER_MODER2_0|macro|GPIO_MODER_MODER2_0
DECL|GPIO_MODER_MODER2_1|macro|GPIO_MODER_MODER2_1
DECL|GPIO_MODER_MODER2|macro|GPIO_MODER_MODER2
DECL|GPIO_MODER_MODER3_0|macro|GPIO_MODER_MODER3_0
DECL|GPIO_MODER_MODER3_1|macro|GPIO_MODER_MODER3_1
DECL|GPIO_MODER_MODER3|macro|GPIO_MODER_MODER3
DECL|GPIO_MODER_MODER4_0|macro|GPIO_MODER_MODER4_0
DECL|GPIO_MODER_MODER4_1|macro|GPIO_MODER_MODER4_1
DECL|GPIO_MODER_MODER4|macro|GPIO_MODER_MODER4
DECL|GPIO_MODER_MODER5_0|macro|GPIO_MODER_MODER5_0
DECL|GPIO_MODER_MODER5_1|macro|GPIO_MODER_MODER5_1
DECL|GPIO_MODER_MODER5|macro|GPIO_MODER_MODER5
DECL|GPIO_MODER_MODER6_0|macro|GPIO_MODER_MODER6_0
DECL|GPIO_MODER_MODER6_1|macro|GPIO_MODER_MODER6_1
DECL|GPIO_MODER_MODER6|macro|GPIO_MODER_MODER6
DECL|GPIO_MODER_MODER7_0|macro|GPIO_MODER_MODER7_0
DECL|GPIO_MODER_MODER7_1|macro|GPIO_MODER_MODER7_1
DECL|GPIO_MODER_MODER7|macro|GPIO_MODER_MODER7
DECL|GPIO_MODER_MODER8_0|macro|GPIO_MODER_MODER8_0
DECL|GPIO_MODER_MODER8_1|macro|GPIO_MODER_MODER8_1
DECL|GPIO_MODER_MODER8|macro|GPIO_MODER_MODER8
DECL|GPIO_MODER_MODER9_0|macro|GPIO_MODER_MODER9_0
DECL|GPIO_MODER_MODER9_1|macro|GPIO_MODER_MODER9_1
DECL|GPIO_MODER_MODER9|macro|GPIO_MODER_MODER9
DECL|GPIO_ODR_OD0_Msk|macro|GPIO_ODR_OD0_Msk
DECL|GPIO_ODR_OD0_Pos|macro|GPIO_ODR_OD0_Pos
DECL|GPIO_ODR_OD0|macro|GPIO_ODR_OD0
DECL|GPIO_ODR_OD10_Msk|macro|GPIO_ODR_OD10_Msk
DECL|GPIO_ODR_OD10_Pos|macro|GPIO_ODR_OD10_Pos
DECL|GPIO_ODR_OD10|macro|GPIO_ODR_OD10
DECL|GPIO_ODR_OD11_Msk|macro|GPIO_ODR_OD11_Msk
DECL|GPIO_ODR_OD11_Pos|macro|GPIO_ODR_OD11_Pos
DECL|GPIO_ODR_OD11|macro|GPIO_ODR_OD11
DECL|GPIO_ODR_OD12_Msk|macro|GPIO_ODR_OD12_Msk
DECL|GPIO_ODR_OD12_Pos|macro|GPIO_ODR_OD12_Pos
DECL|GPIO_ODR_OD12|macro|GPIO_ODR_OD12
DECL|GPIO_ODR_OD13_Msk|macro|GPIO_ODR_OD13_Msk
DECL|GPIO_ODR_OD13_Pos|macro|GPIO_ODR_OD13_Pos
DECL|GPIO_ODR_OD13|macro|GPIO_ODR_OD13
DECL|GPIO_ODR_OD14_Msk|macro|GPIO_ODR_OD14_Msk
DECL|GPIO_ODR_OD14_Pos|macro|GPIO_ODR_OD14_Pos
DECL|GPIO_ODR_OD14|macro|GPIO_ODR_OD14
DECL|GPIO_ODR_OD15_Msk|macro|GPIO_ODR_OD15_Msk
DECL|GPIO_ODR_OD15_Pos|macro|GPIO_ODR_OD15_Pos
DECL|GPIO_ODR_OD15|macro|GPIO_ODR_OD15
DECL|GPIO_ODR_OD1_Msk|macro|GPIO_ODR_OD1_Msk
DECL|GPIO_ODR_OD1_Pos|macro|GPIO_ODR_OD1_Pos
DECL|GPIO_ODR_OD1|macro|GPIO_ODR_OD1
DECL|GPIO_ODR_OD2_Msk|macro|GPIO_ODR_OD2_Msk
DECL|GPIO_ODR_OD2_Pos|macro|GPIO_ODR_OD2_Pos
DECL|GPIO_ODR_OD2|macro|GPIO_ODR_OD2
DECL|GPIO_ODR_OD3_Msk|macro|GPIO_ODR_OD3_Msk
DECL|GPIO_ODR_OD3_Pos|macro|GPIO_ODR_OD3_Pos
DECL|GPIO_ODR_OD3|macro|GPIO_ODR_OD3
DECL|GPIO_ODR_OD4_Msk|macro|GPIO_ODR_OD4_Msk
DECL|GPIO_ODR_OD4_Pos|macro|GPIO_ODR_OD4_Pos
DECL|GPIO_ODR_OD4|macro|GPIO_ODR_OD4
DECL|GPIO_ODR_OD5_Msk|macro|GPIO_ODR_OD5_Msk
DECL|GPIO_ODR_OD5_Pos|macro|GPIO_ODR_OD5_Pos
DECL|GPIO_ODR_OD5|macro|GPIO_ODR_OD5
DECL|GPIO_ODR_OD6_Msk|macro|GPIO_ODR_OD6_Msk
DECL|GPIO_ODR_OD6_Pos|macro|GPIO_ODR_OD6_Pos
DECL|GPIO_ODR_OD6|macro|GPIO_ODR_OD6
DECL|GPIO_ODR_OD7_Msk|macro|GPIO_ODR_OD7_Msk
DECL|GPIO_ODR_OD7_Pos|macro|GPIO_ODR_OD7_Pos
DECL|GPIO_ODR_OD7|macro|GPIO_ODR_OD7
DECL|GPIO_ODR_OD8_Msk|macro|GPIO_ODR_OD8_Msk
DECL|GPIO_ODR_OD8_Pos|macro|GPIO_ODR_OD8_Pos
DECL|GPIO_ODR_OD8|macro|GPIO_ODR_OD8
DECL|GPIO_ODR_OD9_Msk|macro|GPIO_ODR_OD9_Msk
DECL|GPIO_ODR_OD9_Pos|macro|GPIO_ODR_OD9_Pos
DECL|GPIO_ODR_OD9|macro|GPIO_ODR_OD9
DECL|GPIO_ODR_ODR_0|macro|GPIO_ODR_ODR_0
DECL|GPIO_ODR_ODR_10|macro|GPIO_ODR_ODR_10
DECL|GPIO_ODR_ODR_11|macro|GPIO_ODR_ODR_11
DECL|GPIO_ODR_ODR_12|macro|GPIO_ODR_ODR_12
DECL|GPIO_ODR_ODR_13|macro|GPIO_ODR_ODR_13
DECL|GPIO_ODR_ODR_14|macro|GPIO_ODR_ODR_14
DECL|GPIO_ODR_ODR_15|macro|GPIO_ODR_ODR_15
DECL|GPIO_ODR_ODR_1|macro|GPIO_ODR_ODR_1
DECL|GPIO_ODR_ODR_2|macro|GPIO_ODR_ODR_2
DECL|GPIO_ODR_ODR_3|macro|GPIO_ODR_ODR_3
DECL|GPIO_ODR_ODR_4|macro|GPIO_ODR_ODR_4
DECL|GPIO_ODR_ODR_5|macro|GPIO_ODR_ODR_5
DECL|GPIO_ODR_ODR_6|macro|GPIO_ODR_ODR_6
DECL|GPIO_ODR_ODR_7|macro|GPIO_ODR_ODR_7
DECL|GPIO_ODR_ODR_8|macro|GPIO_ODR_ODR_8
DECL|GPIO_ODR_ODR_9|macro|GPIO_ODR_ODR_9
DECL|GPIO_OSPEEDER_OSPEEDR0_0|macro|GPIO_OSPEEDER_OSPEEDR0_0
DECL|GPIO_OSPEEDER_OSPEEDR0_1|macro|GPIO_OSPEEDER_OSPEEDR0_1
DECL|GPIO_OSPEEDER_OSPEEDR0|macro|GPIO_OSPEEDER_OSPEEDR0
DECL|GPIO_OSPEEDER_OSPEEDR10_0|macro|GPIO_OSPEEDER_OSPEEDR10_0
DECL|GPIO_OSPEEDER_OSPEEDR10_1|macro|GPIO_OSPEEDER_OSPEEDR10_1
DECL|GPIO_OSPEEDER_OSPEEDR10|macro|GPIO_OSPEEDER_OSPEEDR10
DECL|GPIO_OSPEEDER_OSPEEDR11_0|macro|GPIO_OSPEEDER_OSPEEDR11_0
DECL|GPIO_OSPEEDER_OSPEEDR11_1|macro|GPIO_OSPEEDER_OSPEEDR11_1
DECL|GPIO_OSPEEDER_OSPEEDR11|macro|GPIO_OSPEEDER_OSPEEDR11
DECL|GPIO_OSPEEDER_OSPEEDR12_0|macro|GPIO_OSPEEDER_OSPEEDR12_0
DECL|GPIO_OSPEEDER_OSPEEDR12_1|macro|GPIO_OSPEEDER_OSPEEDR12_1
DECL|GPIO_OSPEEDER_OSPEEDR12|macro|GPIO_OSPEEDER_OSPEEDR12
DECL|GPIO_OSPEEDER_OSPEEDR13_0|macro|GPIO_OSPEEDER_OSPEEDR13_0
DECL|GPIO_OSPEEDER_OSPEEDR13_1|macro|GPIO_OSPEEDER_OSPEEDR13_1
DECL|GPIO_OSPEEDER_OSPEEDR13|macro|GPIO_OSPEEDER_OSPEEDR13
DECL|GPIO_OSPEEDER_OSPEEDR14_0|macro|GPIO_OSPEEDER_OSPEEDR14_0
DECL|GPIO_OSPEEDER_OSPEEDR14_1|macro|GPIO_OSPEEDER_OSPEEDR14_1
DECL|GPIO_OSPEEDER_OSPEEDR14|macro|GPIO_OSPEEDER_OSPEEDR14
DECL|GPIO_OSPEEDER_OSPEEDR15_0|macro|GPIO_OSPEEDER_OSPEEDR15_0
DECL|GPIO_OSPEEDER_OSPEEDR15_1|macro|GPIO_OSPEEDER_OSPEEDR15_1
DECL|GPIO_OSPEEDER_OSPEEDR15|macro|GPIO_OSPEEDER_OSPEEDR15
DECL|GPIO_OSPEEDER_OSPEEDR1_0|macro|GPIO_OSPEEDER_OSPEEDR1_0
DECL|GPIO_OSPEEDER_OSPEEDR1_1|macro|GPIO_OSPEEDER_OSPEEDR1_1
DECL|GPIO_OSPEEDER_OSPEEDR1|macro|GPIO_OSPEEDER_OSPEEDR1
DECL|GPIO_OSPEEDER_OSPEEDR2_0|macro|GPIO_OSPEEDER_OSPEEDR2_0
DECL|GPIO_OSPEEDER_OSPEEDR2_1|macro|GPIO_OSPEEDER_OSPEEDR2_1
DECL|GPIO_OSPEEDER_OSPEEDR2|macro|GPIO_OSPEEDER_OSPEEDR2
DECL|GPIO_OSPEEDER_OSPEEDR3_0|macro|GPIO_OSPEEDER_OSPEEDR3_0
DECL|GPIO_OSPEEDER_OSPEEDR3_1|macro|GPIO_OSPEEDER_OSPEEDR3_1
DECL|GPIO_OSPEEDER_OSPEEDR3|macro|GPIO_OSPEEDER_OSPEEDR3
DECL|GPIO_OSPEEDER_OSPEEDR4_0|macro|GPIO_OSPEEDER_OSPEEDR4_0
DECL|GPIO_OSPEEDER_OSPEEDR4_1|macro|GPIO_OSPEEDER_OSPEEDR4_1
DECL|GPIO_OSPEEDER_OSPEEDR4|macro|GPIO_OSPEEDER_OSPEEDR4
DECL|GPIO_OSPEEDER_OSPEEDR5_0|macro|GPIO_OSPEEDER_OSPEEDR5_0
DECL|GPIO_OSPEEDER_OSPEEDR5_1|macro|GPIO_OSPEEDER_OSPEEDR5_1
DECL|GPIO_OSPEEDER_OSPEEDR5|macro|GPIO_OSPEEDER_OSPEEDR5
DECL|GPIO_OSPEEDER_OSPEEDR6_0|macro|GPIO_OSPEEDER_OSPEEDR6_0
DECL|GPIO_OSPEEDER_OSPEEDR6_1|macro|GPIO_OSPEEDER_OSPEEDR6_1
DECL|GPIO_OSPEEDER_OSPEEDR6|macro|GPIO_OSPEEDER_OSPEEDR6
DECL|GPIO_OSPEEDER_OSPEEDR7_0|macro|GPIO_OSPEEDER_OSPEEDR7_0
DECL|GPIO_OSPEEDER_OSPEEDR7_1|macro|GPIO_OSPEEDER_OSPEEDR7_1
DECL|GPIO_OSPEEDER_OSPEEDR7|macro|GPIO_OSPEEDER_OSPEEDR7
DECL|GPIO_OSPEEDER_OSPEEDR8_0|macro|GPIO_OSPEEDER_OSPEEDR8_0
DECL|GPIO_OSPEEDER_OSPEEDR8_1|macro|GPIO_OSPEEDER_OSPEEDR8_1
DECL|GPIO_OSPEEDER_OSPEEDR8|macro|GPIO_OSPEEDER_OSPEEDR8
DECL|GPIO_OSPEEDER_OSPEEDR9_0|macro|GPIO_OSPEEDER_OSPEEDR9_0
DECL|GPIO_OSPEEDER_OSPEEDR9_1|macro|GPIO_OSPEEDER_OSPEEDR9_1
DECL|GPIO_OSPEEDER_OSPEEDR9|macro|GPIO_OSPEEDER_OSPEEDR9
DECL|GPIO_OSPEEDR_OSPEED0_0|macro|GPIO_OSPEEDR_OSPEED0_0
DECL|GPIO_OSPEEDR_OSPEED0_1|macro|GPIO_OSPEEDR_OSPEED0_1
DECL|GPIO_OSPEEDR_OSPEED0_Msk|macro|GPIO_OSPEEDR_OSPEED0_Msk
DECL|GPIO_OSPEEDR_OSPEED0_Pos|macro|GPIO_OSPEEDR_OSPEED0_Pos
DECL|GPIO_OSPEEDR_OSPEED0|macro|GPIO_OSPEEDR_OSPEED0
DECL|GPIO_OSPEEDR_OSPEED10_0|macro|GPIO_OSPEEDR_OSPEED10_0
DECL|GPIO_OSPEEDR_OSPEED10_1|macro|GPIO_OSPEEDR_OSPEED10_1
DECL|GPIO_OSPEEDR_OSPEED10_Msk|macro|GPIO_OSPEEDR_OSPEED10_Msk
DECL|GPIO_OSPEEDR_OSPEED10_Pos|macro|GPIO_OSPEEDR_OSPEED10_Pos
DECL|GPIO_OSPEEDR_OSPEED10|macro|GPIO_OSPEEDR_OSPEED10
DECL|GPIO_OSPEEDR_OSPEED11_0|macro|GPIO_OSPEEDR_OSPEED11_0
DECL|GPIO_OSPEEDR_OSPEED11_1|macro|GPIO_OSPEEDR_OSPEED11_1
DECL|GPIO_OSPEEDR_OSPEED11_Msk|macro|GPIO_OSPEEDR_OSPEED11_Msk
DECL|GPIO_OSPEEDR_OSPEED11_Pos|macro|GPIO_OSPEEDR_OSPEED11_Pos
DECL|GPIO_OSPEEDR_OSPEED11|macro|GPIO_OSPEEDR_OSPEED11
DECL|GPIO_OSPEEDR_OSPEED12_0|macro|GPIO_OSPEEDR_OSPEED12_0
DECL|GPIO_OSPEEDR_OSPEED12_1|macro|GPIO_OSPEEDR_OSPEED12_1
DECL|GPIO_OSPEEDR_OSPEED12_Msk|macro|GPIO_OSPEEDR_OSPEED12_Msk
DECL|GPIO_OSPEEDR_OSPEED12_Pos|macro|GPIO_OSPEEDR_OSPEED12_Pos
DECL|GPIO_OSPEEDR_OSPEED12|macro|GPIO_OSPEEDR_OSPEED12
DECL|GPIO_OSPEEDR_OSPEED13_0|macro|GPIO_OSPEEDR_OSPEED13_0
DECL|GPIO_OSPEEDR_OSPEED13_1|macro|GPIO_OSPEEDR_OSPEED13_1
DECL|GPIO_OSPEEDR_OSPEED13_Msk|macro|GPIO_OSPEEDR_OSPEED13_Msk
DECL|GPIO_OSPEEDR_OSPEED13_Pos|macro|GPIO_OSPEEDR_OSPEED13_Pos
DECL|GPIO_OSPEEDR_OSPEED13|macro|GPIO_OSPEEDR_OSPEED13
DECL|GPIO_OSPEEDR_OSPEED14_0|macro|GPIO_OSPEEDR_OSPEED14_0
DECL|GPIO_OSPEEDR_OSPEED14_1|macro|GPIO_OSPEEDR_OSPEED14_1
DECL|GPIO_OSPEEDR_OSPEED14_Msk|macro|GPIO_OSPEEDR_OSPEED14_Msk
DECL|GPIO_OSPEEDR_OSPEED14_Pos|macro|GPIO_OSPEEDR_OSPEED14_Pos
DECL|GPIO_OSPEEDR_OSPEED14|macro|GPIO_OSPEEDR_OSPEED14
DECL|GPIO_OSPEEDR_OSPEED15_0|macro|GPIO_OSPEEDR_OSPEED15_0
DECL|GPIO_OSPEEDR_OSPEED15_1|macro|GPIO_OSPEEDR_OSPEED15_1
DECL|GPIO_OSPEEDR_OSPEED15_Msk|macro|GPIO_OSPEEDR_OSPEED15_Msk
DECL|GPIO_OSPEEDR_OSPEED15_Pos|macro|GPIO_OSPEEDR_OSPEED15_Pos
DECL|GPIO_OSPEEDR_OSPEED15|macro|GPIO_OSPEEDR_OSPEED15
DECL|GPIO_OSPEEDR_OSPEED1_0|macro|GPIO_OSPEEDR_OSPEED1_0
DECL|GPIO_OSPEEDR_OSPEED1_1|macro|GPIO_OSPEEDR_OSPEED1_1
DECL|GPIO_OSPEEDR_OSPEED1_Msk|macro|GPIO_OSPEEDR_OSPEED1_Msk
DECL|GPIO_OSPEEDR_OSPEED1_Pos|macro|GPIO_OSPEEDR_OSPEED1_Pos
DECL|GPIO_OSPEEDR_OSPEED1|macro|GPIO_OSPEEDR_OSPEED1
DECL|GPIO_OSPEEDR_OSPEED2_0|macro|GPIO_OSPEEDR_OSPEED2_0
DECL|GPIO_OSPEEDR_OSPEED2_1|macro|GPIO_OSPEEDR_OSPEED2_1
DECL|GPIO_OSPEEDR_OSPEED2_Msk|macro|GPIO_OSPEEDR_OSPEED2_Msk
DECL|GPIO_OSPEEDR_OSPEED2_Pos|macro|GPIO_OSPEEDR_OSPEED2_Pos
DECL|GPIO_OSPEEDR_OSPEED2|macro|GPIO_OSPEEDR_OSPEED2
DECL|GPIO_OSPEEDR_OSPEED3_0|macro|GPIO_OSPEEDR_OSPEED3_0
DECL|GPIO_OSPEEDR_OSPEED3_1|macro|GPIO_OSPEEDR_OSPEED3_1
DECL|GPIO_OSPEEDR_OSPEED3_Msk|macro|GPIO_OSPEEDR_OSPEED3_Msk
DECL|GPIO_OSPEEDR_OSPEED3_Pos|macro|GPIO_OSPEEDR_OSPEED3_Pos
DECL|GPIO_OSPEEDR_OSPEED3|macro|GPIO_OSPEEDR_OSPEED3
DECL|GPIO_OSPEEDR_OSPEED4_0|macro|GPIO_OSPEEDR_OSPEED4_0
DECL|GPIO_OSPEEDR_OSPEED4_1|macro|GPIO_OSPEEDR_OSPEED4_1
DECL|GPIO_OSPEEDR_OSPEED4_Msk|macro|GPIO_OSPEEDR_OSPEED4_Msk
DECL|GPIO_OSPEEDR_OSPEED4_Pos|macro|GPIO_OSPEEDR_OSPEED4_Pos
DECL|GPIO_OSPEEDR_OSPEED4|macro|GPIO_OSPEEDR_OSPEED4
DECL|GPIO_OSPEEDR_OSPEED5_0|macro|GPIO_OSPEEDR_OSPEED5_0
DECL|GPIO_OSPEEDR_OSPEED5_1|macro|GPIO_OSPEEDR_OSPEED5_1
DECL|GPIO_OSPEEDR_OSPEED5_Msk|macro|GPIO_OSPEEDR_OSPEED5_Msk
DECL|GPIO_OSPEEDR_OSPEED5_Pos|macro|GPIO_OSPEEDR_OSPEED5_Pos
DECL|GPIO_OSPEEDR_OSPEED5|macro|GPIO_OSPEEDR_OSPEED5
DECL|GPIO_OSPEEDR_OSPEED6_0|macro|GPIO_OSPEEDR_OSPEED6_0
DECL|GPIO_OSPEEDR_OSPEED6_1|macro|GPIO_OSPEEDR_OSPEED6_1
DECL|GPIO_OSPEEDR_OSPEED6_Msk|macro|GPIO_OSPEEDR_OSPEED6_Msk
DECL|GPIO_OSPEEDR_OSPEED6_Pos|macro|GPIO_OSPEEDR_OSPEED6_Pos
DECL|GPIO_OSPEEDR_OSPEED6|macro|GPIO_OSPEEDR_OSPEED6
DECL|GPIO_OSPEEDR_OSPEED7_0|macro|GPIO_OSPEEDR_OSPEED7_0
DECL|GPIO_OSPEEDR_OSPEED7_1|macro|GPIO_OSPEEDR_OSPEED7_1
DECL|GPIO_OSPEEDR_OSPEED7_Msk|macro|GPIO_OSPEEDR_OSPEED7_Msk
DECL|GPIO_OSPEEDR_OSPEED7_Pos|macro|GPIO_OSPEEDR_OSPEED7_Pos
DECL|GPIO_OSPEEDR_OSPEED7|macro|GPIO_OSPEEDR_OSPEED7
DECL|GPIO_OSPEEDR_OSPEED8_0|macro|GPIO_OSPEEDR_OSPEED8_0
DECL|GPIO_OSPEEDR_OSPEED8_1|macro|GPIO_OSPEEDR_OSPEED8_1
DECL|GPIO_OSPEEDR_OSPEED8_Msk|macro|GPIO_OSPEEDR_OSPEED8_Msk
DECL|GPIO_OSPEEDR_OSPEED8_Pos|macro|GPIO_OSPEEDR_OSPEED8_Pos
DECL|GPIO_OSPEEDR_OSPEED8|macro|GPIO_OSPEEDR_OSPEED8
DECL|GPIO_OSPEEDR_OSPEED9_0|macro|GPIO_OSPEEDR_OSPEED9_0
DECL|GPIO_OSPEEDR_OSPEED9_1|macro|GPIO_OSPEEDR_OSPEED9_1
DECL|GPIO_OSPEEDR_OSPEED9_Msk|macro|GPIO_OSPEEDR_OSPEED9_Msk
DECL|GPIO_OSPEEDR_OSPEED9_Pos|macro|GPIO_OSPEEDR_OSPEED9_Pos
DECL|GPIO_OSPEEDR_OSPEED9|macro|GPIO_OSPEEDR_OSPEED9
DECL|GPIO_OTYPER_IDR_0|macro|GPIO_OTYPER_IDR_0
DECL|GPIO_OTYPER_IDR_10|macro|GPIO_OTYPER_IDR_10
DECL|GPIO_OTYPER_IDR_11|macro|GPIO_OTYPER_IDR_11
DECL|GPIO_OTYPER_IDR_12|macro|GPIO_OTYPER_IDR_12
DECL|GPIO_OTYPER_IDR_13|macro|GPIO_OTYPER_IDR_13
DECL|GPIO_OTYPER_IDR_14|macro|GPIO_OTYPER_IDR_14
DECL|GPIO_OTYPER_IDR_15|macro|GPIO_OTYPER_IDR_15
DECL|GPIO_OTYPER_IDR_1|macro|GPIO_OTYPER_IDR_1
DECL|GPIO_OTYPER_IDR_2|macro|GPIO_OTYPER_IDR_2
DECL|GPIO_OTYPER_IDR_3|macro|GPIO_OTYPER_IDR_3
DECL|GPIO_OTYPER_IDR_4|macro|GPIO_OTYPER_IDR_4
DECL|GPIO_OTYPER_IDR_5|macro|GPIO_OTYPER_IDR_5
DECL|GPIO_OTYPER_IDR_6|macro|GPIO_OTYPER_IDR_6
DECL|GPIO_OTYPER_IDR_7|macro|GPIO_OTYPER_IDR_7
DECL|GPIO_OTYPER_IDR_8|macro|GPIO_OTYPER_IDR_8
DECL|GPIO_OTYPER_IDR_9|macro|GPIO_OTYPER_IDR_9
DECL|GPIO_OTYPER_ODR_0|macro|GPIO_OTYPER_ODR_0
DECL|GPIO_OTYPER_ODR_10|macro|GPIO_OTYPER_ODR_10
DECL|GPIO_OTYPER_ODR_11|macro|GPIO_OTYPER_ODR_11
DECL|GPIO_OTYPER_ODR_12|macro|GPIO_OTYPER_ODR_12
DECL|GPIO_OTYPER_ODR_13|macro|GPIO_OTYPER_ODR_13
DECL|GPIO_OTYPER_ODR_14|macro|GPIO_OTYPER_ODR_14
DECL|GPIO_OTYPER_ODR_15|macro|GPIO_OTYPER_ODR_15
DECL|GPIO_OTYPER_ODR_1|macro|GPIO_OTYPER_ODR_1
DECL|GPIO_OTYPER_ODR_2|macro|GPIO_OTYPER_ODR_2
DECL|GPIO_OTYPER_ODR_3|macro|GPIO_OTYPER_ODR_3
DECL|GPIO_OTYPER_ODR_4|macro|GPIO_OTYPER_ODR_4
DECL|GPIO_OTYPER_ODR_5|macro|GPIO_OTYPER_ODR_5
DECL|GPIO_OTYPER_ODR_6|macro|GPIO_OTYPER_ODR_6
DECL|GPIO_OTYPER_ODR_7|macro|GPIO_OTYPER_ODR_7
DECL|GPIO_OTYPER_ODR_8|macro|GPIO_OTYPER_ODR_8
DECL|GPIO_OTYPER_ODR_9|macro|GPIO_OTYPER_ODR_9
DECL|GPIO_OTYPER_OT0_Msk|macro|GPIO_OTYPER_OT0_Msk
DECL|GPIO_OTYPER_OT0_Pos|macro|GPIO_OTYPER_OT0_Pos
DECL|GPIO_OTYPER_OT0|macro|GPIO_OTYPER_OT0
DECL|GPIO_OTYPER_OT10_Msk|macro|GPIO_OTYPER_OT10_Msk
DECL|GPIO_OTYPER_OT10_Pos|macro|GPIO_OTYPER_OT10_Pos
DECL|GPIO_OTYPER_OT10|macro|GPIO_OTYPER_OT10
DECL|GPIO_OTYPER_OT11_Msk|macro|GPIO_OTYPER_OT11_Msk
DECL|GPIO_OTYPER_OT11_Pos|macro|GPIO_OTYPER_OT11_Pos
DECL|GPIO_OTYPER_OT11|macro|GPIO_OTYPER_OT11
DECL|GPIO_OTYPER_OT12_Msk|macro|GPIO_OTYPER_OT12_Msk
DECL|GPIO_OTYPER_OT12_Pos|macro|GPIO_OTYPER_OT12_Pos
DECL|GPIO_OTYPER_OT12|macro|GPIO_OTYPER_OT12
DECL|GPIO_OTYPER_OT13_Msk|macro|GPIO_OTYPER_OT13_Msk
DECL|GPIO_OTYPER_OT13_Pos|macro|GPIO_OTYPER_OT13_Pos
DECL|GPIO_OTYPER_OT13|macro|GPIO_OTYPER_OT13
DECL|GPIO_OTYPER_OT14_Msk|macro|GPIO_OTYPER_OT14_Msk
DECL|GPIO_OTYPER_OT14_Pos|macro|GPIO_OTYPER_OT14_Pos
DECL|GPIO_OTYPER_OT14|macro|GPIO_OTYPER_OT14
DECL|GPIO_OTYPER_OT15_Msk|macro|GPIO_OTYPER_OT15_Msk
DECL|GPIO_OTYPER_OT15_Pos|macro|GPIO_OTYPER_OT15_Pos
DECL|GPIO_OTYPER_OT15|macro|GPIO_OTYPER_OT15
DECL|GPIO_OTYPER_OT1_Msk|macro|GPIO_OTYPER_OT1_Msk
DECL|GPIO_OTYPER_OT1_Pos|macro|GPIO_OTYPER_OT1_Pos
DECL|GPIO_OTYPER_OT1|macro|GPIO_OTYPER_OT1
DECL|GPIO_OTYPER_OT2_Msk|macro|GPIO_OTYPER_OT2_Msk
DECL|GPIO_OTYPER_OT2_Pos|macro|GPIO_OTYPER_OT2_Pos
DECL|GPIO_OTYPER_OT2|macro|GPIO_OTYPER_OT2
DECL|GPIO_OTYPER_OT3_Msk|macro|GPIO_OTYPER_OT3_Msk
DECL|GPIO_OTYPER_OT3_Pos|macro|GPIO_OTYPER_OT3_Pos
DECL|GPIO_OTYPER_OT3|macro|GPIO_OTYPER_OT3
DECL|GPIO_OTYPER_OT4_Msk|macro|GPIO_OTYPER_OT4_Msk
DECL|GPIO_OTYPER_OT4_Pos|macro|GPIO_OTYPER_OT4_Pos
DECL|GPIO_OTYPER_OT4|macro|GPIO_OTYPER_OT4
DECL|GPIO_OTYPER_OT5_Msk|macro|GPIO_OTYPER_OT5_Msk
DECL|GPIO_OTYPER_OT5_Pos|macro|GPIO_OTYPER_OT5_Pos
DECL|GPIO_OTYPER_OT5|macro|GPIO_OTYPER_OT5
DECL|GPIO_OTYPER_OT6_Msk|macro|GPIO_OTYPER_OT6_Msk
DECL|GPIO_OTYPER_OT6_Pos|macro|GPIO_OTYPER_OT6_Pos
DECL|GPIO_OTYPER_OT6|macro|GPIO_OTYPER_OT6
DECL|GPIO_OTYPER_OT7_Msk|macro|GPIO_OTYPER_OT7_Msk
DECL|GPIO_OTYPER_OT7_Pos|macro|GPIO_OTYPER_OT7_Pos
DECL|GPIO_OTYPER_OT7|macro|GPIO_OTYPER_OT7
DECL|GPIO_OTYPER_OT8_Msk|macro|GPIO_OTYPER_OT8_Msk
DECL|GPIO_OTYPER_OT8_Pos|macro|GPIO_OTYPER_OT8_Pos
DECL|GPIO_OTYPER_OT8|macro|GPIO_OTYPER_OT8
DECL|GPIO_OTYPER_OT9_Msk|macro|GPIO_OTYPER_OT9_Msk
DECL|GPIO_OTYPER_OT9_Pos|macro|GPIO_OTYPER_OT9_Pos
DECL|GPIO_OTYPER_OT9|macro|GPIO_OTYPER_OT9
DECL|GPIO_OTYPER_OT_0|macro|GPIO_OTYPER_OT_0
DECL|GPIO_OTYPER_OT_10|macro|GPIO_OTYPER_OT_10
DECL|GPIO_OTYPER_OT_11|macro|GPIO_OTYPER_OT_11
DECL|GPIO_OTYPER_OT_12|macro|GPIO_OTYPER_OT_12
DECL|GPIO_OTYPER_OT_13|macro|GPIO_OTYPER_OT_13
DECL|GPIO_OTYPER_OT_14|macro|GPIO_OTYPER_OT_14
DECL|GPIO_OTYPER_OT_15|macro|GPIO_OTYPER_OT_15
DECL|GPIO_OTYPER_OT_1|macro|GPIO_OTYPER_OT_1
DECL|GPIO_OTYPER_OT_2|macro|GPIO_OTYPER_OT_2
DECL|GPIO_OTYPER_OT_3|macro|GPIO_OTYPER_OT_3
DECL|GPIO_OTYPER_OT_4|macro|GPIO_OTYPER_OT_4
DECL|GPIO_OTYPER_OT_5|macro|GPIO_OTYPER_OT_5
DECL|GPIO_OTYPER_OT_6|macro|GPIO_OTYPER_OT_6
DECL|GPIO_OTYPER_OT_7|macro|GPIO_OTYPER_OT_7
DECL|GPIO_OTYPER_OT_8|macro|GPIO_OTYPER_OT_8
DECL|GPIO_OTYPER_OT_9|macro|GPIO_OTYPER_OT_9
DECL|GPIO_PUPDR_PUPD0_0|macro|GPIO_PUPDR_PUPD0_0
DECL|GPIO_PUPDR_PUPD0_1|macro|GPIO_PUPDR_PUPD0_1
DECL|GPIO_PUPDR_PUPD0_Msk|macro|GPIO_PUPDR_PUPD0_Msk
DECL|GPIO_PUPDR_PUPD0_Pos|macro|GPIO_PUPDR_PUPD0_Pos
DECL|GPIO_PUPDR_PUPD0|macro|GPIO_PUPDR_PUPD0
DECL|GPIO_PUPDR_PUPD10_0|macro|GPIO_PUPDR_PUPD10_0
DECL|GPIO_PUPDR_PUPD10_1|macro|GPIO_PUPDR_PUPD10_1
DECL|GPIO_PUPDR_PUPD10_Msk|macro|GPIO_PUPDR_PUPD10_Msk
DECL|GPIO_PUPDR_PUPD10_Pos|macro|GPIO_PUPDR_PUPD10_Pos
DECL|GPIO_PUPDR_PUPD10|macro|GPIO_PUPDR_PUPD10
DECL|GPIO_PUPDR_PUPD11_0|macro|GPIO_PUPDR_PUPD11_0
DECL|GPIO_PUPDR_PUPD11_1|macro|GPIO_PUPDR_PUPD11_1
DECL|GPIO_PUPDR_PUPD11_Msk|macro|GPIO_PUPDR_PUPD11_Msk
DECL|GPIO_PUPDR_PUPD11_Pos|macro|GPIO_PUPDR_PUPD11_Pos
DECL|GPIO_PUPDR_PUPD11|macro|GPIO_PUPDR_PUPD11
DECL|GPIO_PUPDR_PUPD12_0|macro|GPIO_PUPDR_PUPD12_0
DECL|GPIO_PUPDR_PUPD12_1|macro|GPIO_PUPDR_PUPD12_1
DECL|GPIO_PUPDR_PUPD12_Msk|macro|GPIO_PUPDR_PUPD12_Msk
DECL|GPIO_PUPDR_PUPD12_Pos|macro|GPIO_PUPDR_PUPD12_Pos
DECL|GPIO_PUPDR_PUPD12|macro|GPIO_PUPDR_PUPD12
DECL|GPIO_PUPDR_PUPD13_0|macro|GPIO_PUPDR_PUPD13_0
DECL|GPIO_PUPDR_PUPD13_1|macro|GPIO_PUPDR_PUPD13_1
DECL|GPIO_PUPDR_PUPD13_Msk|macro|GPIO_PUPDR_PUPD13_Msk
DECL|GPIO_PUPDR_PUPD13_Pos|macro|GPIO_PUPDR_PUPD13_Pos
DECL|GPIO_PUPDR_PUPD13|macro|GPIO_PUPDR_PUPD13
DECL|GPIO_PUPDR_PUPD14_0|macro|GPIO_PUPDR_PUPD14_0
DECL|GPIO_PUPDR_PUPD14_1|macro|GPIO_PUPDR_PUPD14_1
DECL|GPIO_PUPDR_PUPD14_Msk|macro|GPIO_PUPDR_PUPD14_Msk
DECL|GPIO_PUPDR_PUPD14_Pos|macro|GPIO_PUPDR_PUPD14_Pos
DECL|GPIO_PUPDR_PUPD14|macro|GPIO_PUPDR_PUPD14
DECL|GPIO_PUPDR_PUPD15_0|macro|GPIO_PUPDR_PUPD15_0
DECL|GPIO_PUPDR_PUPD15_1|macro|GPIO_PUPDR_PUPD15_1
DECL|GPIO_PUPDR_PUPD15_Msk|macro|GPIO_PUPDR_PUPD15_Msk
DECL|GPIO_PUPDR_PUPD15_Pos|macro|GPIO_PUPDR_PUPD15_Pos
DECL|GPIO_PUPDR_PUPD15|macro|GPIO_PUPDR_PUPD15
DECL|GPIO_PUPDR_PUPD1_0|macro|GPIO_PUPDR_PUPD1_0
DECL|GPIO_PUPDR_PUPD1_1|macro|GPIO_PUPDR_PUPD1_1
DECL|GPIO_PUPDR_PUPD1_Msk|macro|GPIO_PUPDR_PUPD1_Msk
DECL|GPIO_PUPDR_PUPD1_Pos|macro|GPIO_PUPDR_PUPD1_Pos
DECL|GPIO_PUPDR_PUPD1|macro|GPIO_PUPDR_PUPD1
DECL|GPIO_PUPDR_PUPD2_0|macro|GPIO_PUPDR_PUPD2_0
DECL|GPIO_PUPDR_PUPD2_1|macro|GPIO_PUPDR_PUPD2_1
DECL|GPIO_PUPDR_PUPD2_Msk|macro|GPIO_PUPDR_PUPD2_Msk
DECL|GPIO_PUPDR_PUPD2_Pos|macro|GPIO_PUPDR_PUPD2_Pos
DECL|GPIO_PUPDR_PUPD2|macro|GPIO_PUPDR_PUPD2
DECL|GPIO_PUPDR_PUPD3_0|macro|GPIO_PUPDR_PUPD3_0
DECL|GPIO_PUPDR_PUPD3_1|macro|GPIO_PUPDR_PUPD3_1
DECL|GPIO_PUPDR_PUPD3_Msk|macro|GPIO_PUPDR_PUPD3_Msk
DECL|GPIO_PUPDR_PUPD3_Pos|macro|GPIO_PUPDR_PUPD3_Pos
DECL|GPIO_PUPDR_PUPD3|macro|GPIO_PUPDR_PUPD3
DECL|GPIO_PUPDR_PUPD4_0|macro|GPIO_PUPDR_PUPD4_0
DECL|GPIO_PUPDR_PUPD4_1|macro|GPIO_PUPDR_PUPD4_1
DECL|GPIO_PUPDR_PUPD4_Msk|macro|GPIO_PUPDR_PUPD4_Msk
DECL|GPIO_PUPDR_PUPD4_Pos|macro|GPIO_PUPDR_PUPD4_Pos
DECL|GPIO_PUPDR_PUPD4|macro|GPIO_PUPDR_PUPD4
DECL|GPIO_PUPDR_PUPD5_0|macro|GPIO_PUPDR_PUPD5_0
DECL|GPIO_PUPDR_PUPD5_1|macro|GPIO_PUPDR_PUPD5_1
DECL|GPIO_PUPDR_PUPD5_Msk|macro|GPIO_PUPDR_PUPD5_Msk
DECL|GPIO_PUPDR_PUPD5_Pos|macro|GPIO_PUPDR_PUPD5_Pos
DECL|GPIO_PUPDR_PUPD5|macro|GPIO_PUPDR_PUPD5
DECL|GPIO_PUPDR_PUPD6_0|macro|GPIO_PUPDR_PUPD6_0
DECL|GPIO_PUPDR_PUPD6_1|macro|GPIO_PUPDR_PUPD6_1
DECL|GPIO_PUPDR_PUPD6_Msk|macro|GPIO_PUPDR_PUPD6_Msk
DECL|GPIO_PUPDR_PUPD6_Pos|macro|GPIO_PUPDR_PUPD6_Pos
DECL|GPIO_PUPDR_PUPD6|macro|GPIO_PUPDR_PUPD6
DECL|GPIO_PUPDR_PUPD7_0|macro|GPIO_PUPDR_PUPD7_0
DECL|GPIO_PUPDR_PUPD7_1|macro|GPIO_PUPDR_PUPD7_1
DECL|GPIO_PUPDR_PUPD7_Msk|macro|GPIO_PUPDR_PUPD7_Msk
DECL|GPIO_PUPDR_PUPD7_Pos|macro|GPIO_PUPDR_PUPD7_Pos
DECL|GPIO_PUPDR_PUPD7|macro|GPIO_PUPDR_PUPD7
DECL|GPIO_PUPDR_PUPD8_0|macro|GPIO_PUPDR_PUPD8_0
DECL|GPIO_PUPDR_PUPD8_1|macro|GPIO_PUPDR_PUPD8_1
DECL|GPIO_PUPDR_PUPD8_Msk|macro|GPIO_PUPDR_PUPD8_Msk
DECL|GPIO_PUPDR_PUPD8_Pos|macro|GPIO_PUPDR_PUPD8_Pos
DECL|GPIO_PUPDR_PUPD8|macro|GPIO_PUPDR_PUPD8
DECL|GPIO_PUPDR_PUPD9_0|macro|GPIO_PUPDR_PUPD9_0
DECL|GPIO_PUPDR_PUPD9_1|macro|GPIO_PUPDR_PUPD9_1
DECL|GPIO_PUPDR_PUPD9_Msk|macro|GPIO_PUPDR_PUPD9_Msk
DECL|GPIO_PUPDR_PUPD9_Pos|macro|GPIO_PUPDR_PUPD9_Pos
DECL|GPIO_PUPDR_PUPD9|macro|GPIO_PUPDR_PUPD9
DECL|GPIO_PUPDR_PUPDR0_0|macro|GPIO_PUPDR_PUPDR0_0
DECL|GPIO_PUPDR_PUPDR0_1|macro|GPIO_PUPDR_PUPDR0_1
DECL|GPIO_PUPDR_PUPDR0|macro|GPIO_PUPDR_PUPDR0
DECL|GPIO_PUPDR_PUPDR10_0|macro|GPIO_PUPDR_PUPDR10_0
DECL|GPIO_PUPDR_PUPDR10_1|macro|GPIO_PUPDR_PUPDR10_1
DECL|GPIO_PUPDR_PUPDR10|macro|GPIO_PUPDR_PUPDR10
DECL|GPIO_PUPDR_PUPDR11_0|macro|GPIO_PUPDR_PUPDR11_0
DECL|GPIO_PUPDR_PUPDR11_1|macro|GPIO_PUPDR_PUPDR11_1
DECL|GPIO_PUPDR_PUPDR11|macro|GPIO_PUPDR_PUPDR11
DECL|GPIO_PUPDR_PUPDR12_0|macro|GPIO_PUPDR_PUPDR12_0
DECL|GPIO_PUPDR_PUPDR12_1|macro|GPIO_PUPDR_PUPDR12_1
DECL|GPIO_PUPDR_PUPDR12|macro|GPIO_PUPDR_PUPDR12
DECL|GPIO_PUPDR_PUPDR13_0|macro|GPIO_PUPDR_PUPDR13_0
DECL|GPIO_PUPDR_PUPDR13_1|macro|GPIO_PUPDR_PUPDR13_1
DECL|GPIO_PUPDR_PUPDR13|macro|GPIO_PUPDR_PUPDR13
DECL|GPIO_PUPDR_PUPDR14_0|macro|GPIO_PUPDR_PUPDR14_0
DECL|GPIO_PUPDR_PUPDR14_1|macro|GPIO_PUPDR_PUPDR14_1
DECL|GPIO_PUPDR_PUPDR14|macro|GPIO_PUPDR_PUPDR14
DECL|GPIO_PUPDR_PUPDR15_0|macro|GPIO_PUPDR_PUPDR15_0
DECL|GPIO_PUPDR_PUPDR15_1|macro|GPIO_PUPDR_PUPDR15_1
DECL|GPIO_PUPDR_PUPDR15|macro|GPIO_PUPDR_PUPDR15
DECL|GPIO_PUPDR_PUPDR1_0|macro|GPIO_PUPDR_PUPDR1_0
DECL|GPIO_PUPDR_PUPDR1_1|macro|GPIO_PUPDR_PUPDR1_1
DECL|GPIO_PUPDR_PUPDR1|macro|GPIO_PUPDR_PUPDR1
DECL|GPIO_PUPDR_PUPDR2_0|macro|GPIO_PUPDR_PUPDR2_0
DECL|GPIO_PUPDR_PUPDR2_1|macro|GPIO_PUPDR_PUPDR2_1
DECL|GPIO_PUPDR_PUPDR2|macro|GPIO_PUPDR_PUPDR2
DECL|GPIO_PUPDR_PUPDR3_0|macro|GPIO_PUPDR_PUPDR3_0
DECL|GPIO_PUPDR_PUPDR3_1|macro|GPIO_PUPDR_PUPDR3_1
DECL|GPIO_PUPDR_PUPDR3|macro|GPIO_PUPDR_PUPDR3
DECL|GPIO_PUPDR_PUPDR4_0|macro|GPIO_PUPDR_PUPDR4_0
DECL|GPIO_PUPDR_PUPDR4_1|macro|GPIO_PUPDR_PUPDR4_1
DECL|GPIO_PUPDR_PUPDR4|macro|GPIO_PUPDR_PUPDR4
DECL|GPIO_PUPDR_PUPDR5_0|macro|GPIO_PUPDR_PUPDR5_0
DECL|GPIO_PUPDR_PUPDR5_1|macro|GPIO_PUPDR_PUPDR5_1
DECL|GPIO_PUPDR_PUPDR5|macro|GPIO_PUPDR_PUPDR5
DECL|GPIO_PUPDR_PUPDR6_0|macro|GPIO_PUPDR_PUPDR6_0
DECL|GPIO_PUPDR_PUPDR6_1|macro|GPIO_PUPDR_PUPDR6_1
DECL|GPIO_PUPDR_PUPDR6|macro|GPIO_PUPDR_PUPDR6
DECL|GPIO_PUPDR_PUPDR7_0|macro|GPIO_PUPDR_PUPDR7_0
DECL|GPIO_PUPDR_PUPDR7_1|macro|GPIO_PUPDR_PUPDR7_1
DECL|GPIO_PUPDR_PUPDR7|macro|GPIO_PUPDR_PUPDR7
DECL|GPIO_PUPDR_PUPDR8_0|macro|GPIO_PUPDR_PUPDR8_0
DECL|GPIO_PUPDR_PUPDR8_1|macro|GPIO_PUPDR_PUPDR8_1
DECL|GPIO_PUPDR_PUPDR8|macro|GPIO_PUPDR_PUPDR8
DECL|GPIO_PUPDR_PUPDR9_0|macro|GPIO_PUPDR_PUPDR9_0
DECL|GPIO_PUPDR_PUPDR9_1|macro|GPIO_PUPDR_PUPDR9_1
DECL|GPIO_PUPDR_PUPDR9|macro|GPIO_PUPDR_PUPDR9
DECL|GPIO_TypeDef|typedef|} GPIO_TypeDef;
DECL|GTPR|member|__IO uint16_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */
DECL|HASH_CRS_IRQHandler|macro|HASH_CRS_IRQHandler
DECL|HASH_CRS_IRQn|macro|HASH_CRS_IRQn
DECL|HASH_RNG_IRQHandler|macro|HASH_RNG_IRQHandler
DECL|HASH_RNG_IRQn|macro|HASH_RNG_IRQn
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /*!< 3 Cortex-M4 Hard Fault Interrupt */
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_ER_IRQn|enumerator|I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
DECL|I2C1_EV_IRQn|enumerator|I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
DECL|I2C1|macro|I2C1
DECL|I2C3_BASE|macro|I2C3_BASE
DECL|I2C3_ER_IRQn|enumerator|I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
DECL|I2C3_EV_IRQn|enumerator|I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
DECL|I2C3|macro|I2C3
DECL|I2C_CR1_ADDRIE_Msk|macro|I2C_CR1_ADDRIE_Msk
DECL|I2C_CR1_ADDRIE_Pos|macro|I2C_CR1_ADDRIE_Pos
DECL|I2C_CR1_ADDRIE|macro|I2C_CR1_ADDRIE
DECL|I2C_CR1_ALERTEN_Msk|macro|I2C_CR1_ALERTEN_Msk
DECL|I2C_CR1_ALERTEN_Pos|macro|I2C_CR1_ALERTEN_Pos
DECL|I2C_CR1_ALERTEN|macro|I2C_CR1_ALERTEN
DECL|I2C_CR1_ANFOFF_Msk|macro|I2C_CR1_ANFOFF_Msk
DECL|I2C_CR1_ANFOFF_Pos|macro|I2C_CR1_ANFOFF_Pos
DECL|I2C_CR1_ANFOFF|macro|I2C_CR1_ANFOFF
DECL|I2C_CR1_DNF_Msk|macro|I2C_CR1_DNF_Msk
DECL|I2C_CR1_DNF_Pos|macro|I2C_CR1_DNF_Pos
DECL|I2C_CR1_DNF|macro|I2C_CR1_DNF
DECL|I2C_CR1_ERRIE_Msk|macro|I2C_CR1_ERRIE_Msk
DECL|I2C_CR1_ERRIE_Pos|macro|I2C_CR1_ERRIE_Pos
DECL|I2C_CR1_ERRIE|macro|I2C_CR1_ERRIE
DECL|I2C_CR1_GCEN_Msk|macro|I2C_CR1_GCEN_Msk
DECL|I2C_CR1_GCEN_Pos|macro|I2C_CR1_GCEN_Pos
DECL|I2C_CR1_GCEN|macro|I2C_CR1_GCEN
DECL|I2C_CR1_NACKIE_Msk|macro|I2C_CR1_NACKIE_Msk
DECL|I2C_CR1_NACKIE_Pos|macro|I2C_CR1_NACKIE_Pos
DECL|I2C_CR1_NACKIE|macro|I2C_CR1_NACKIE
DECL|I2C_CR1_NOSTRETCH_Msk|macro|I2C_CR1_NOSTRETCH_Msk
DECL|I2C_CR1_NOSTRETCH_Pos|macro|I2C_CR1_NOSTRETCH_Pos
DECL|I2C_CR1_NOSTRETCH|macro|I2C_CR1_NOSTRETCH
DECL|I2C_CR1_PECEN_Msk|macro|I2C_CR1_PECEN_Msk
DECL|I2C_CR1_PECEN_Pos|macro|I2C_CR1_PECEN_Pos
DECL|I2C_CR1_PECEN|macro|I2C_CR1_PECEN
DECL|I2C_CR1_PE_Msk|macro|I2C_CR1_PE_Msk
DECL|I2C_CR1_PE_Pos|macro|I2C_CR1_PE_Pos
DECL|I2C_CR1_PE|macro|I2C_CR1_PE
DECL|I2C_CR1_RXDMAEN_Msk|macro|I2C_CR1_RXDMAEN_Msk
DECL|I2C_CR1_RXDMAEN_Pos|macro|I2C_CR1_RXDMAEN_Pos
DECL|I2C_CR1_RXDMAEN|macro|I2C_CR1_RXDMAEN
DECL|I2C_CR1_RXIE_Msk|macro|I2C_CR1_RXIE_Msk
DECL|I2C_CR1_RXIE_Pos|macro|I2C_CR1_RXIE_Pos
DECL|I2C_CR1_RXIE|macro|I2C_CR1_RXIE
DECL|I2C_CR1_SBC_Msk|macro|I2C_CR1_SBC_Msk
DECL|I2C_CR1_SBC_Pos|macro|I2C_CR1_SBC_Pos
DECL|I2C_CR1_SBC|macro|I2C_CR1_SBC
DECL|I2C_CR1_SMBDEN_Msk|macro|I2C_CR1_SMBDEN_Msk
DECL|I2C_CR1_SMBDEN_Pos|macro|I2C_CR1_SMBDEN_Pos
DECL|I2C_CR1_SMBDEN|macro|I2C_CR1_SMBDEN
DECL|I2C_CR1_SMBHEN_Msk|macro|I2C_CR1_SMBHEN_Msk
DECL|I2C_CR1_SMBHEN_Pos|macro|I2C_CR1_SMBHEN_Pos
DECL|I2C_CR1_SMBHEN|macro|I2C_CR1_SMBHEN
DECL|I2C_CR1_STOPIE_Msk|macro|I2C_CR1_STOPIE_Msk
DECL|I2C_CR1_STOPIE_Pos|macro|I2C_CR1_STOPIE_Pos
DECL|I2C_CR1_STOPIE|macro|I2C_CR1_STOPIE
DECL|I2C_CR1_SWRST_Msk|macro|I2C_CR1_SWRST_Msk
DECL|I2C_CR1_SWRST_Pos|macro|I2C_CR1_SWRST_Pos
DECL|I2C_CR1_SWRST|macro|I2C_CR1_SWRST
DECL|I2C_CR1_TCIE_Msk|macro|I2C_CR1_TCIE_Msk
DECL|I2C_CR1_TCIE_Pos|macro|I2C_CR1_TCIE_Pos
DECL|I2C_CR1_TCIE|macro|I2C_CR1_TCIE
DECL|I2C_CR1_TXDMAEN_Msk|macro|I2C_CR1_TXDMAEN_Msk
DECL|I2C_CR1_TXDMAEN_Pos|macro|I2C_CR1_TXDMAEN_Pos
DECL|I2C_CR1_TXDMAEN|macro|I2C_CR1_TXDMAEN
DECL|I2C_CR1_TXIE_Msk|macro|I2C_CR1_TXIE_Msk
DECL|I2C_CR1_TXIE_Pos|macro|I2C_CR1_TXIE_Pos
DECL|I2C_CR1_TXIE|macro|I2C_CR1_TXIE
DECL|I2C_CR1_WUPEN_Msk|macro|I2C_CR1_WUPEN_Msk
DECL|I2C_CR1_WUPEN_Pos|macro|I2C_CR1_WUPEN_Pos
DECL|I2C_CR1_WUPEN|macro|I2C_CR1_WUPEN
DECL|I2C_CR2_ADD10_Msk|macro|I2C_CR2_ADD10_Msk
DECL|I2C_CR2_ADD10_Pos|macro|I2C_CR2_ADD10_Pos
DECL|I2C_CR2_ADD10|macro|I2C_CR2_ADD10
DECL|I2C_CR2_AUTOEND_Msk|macro|I2C_CR2_AUTOEND_Msk
DECL|I2C_CR2_AUTOEND_Pos|macro|I2C_CR2_AUTOEND_Pos
DECL|I2C_CR2_AUTOEND|macro|I2C_CR2_AUTOEND
DECL|I2C_CR2_HEAD10R_Msk|macro|I2C_CR2_HEAD10R_Msk
DECL|I2C_CR2_HEAD10R_Pos|macro|I2C_CR2_HEAD10R_Pos
DECL|I2C_CR2_HEAD10R|macro|I2C_CR2_HEAD10R
DECL|I2C_CR2_NACK_Msk|macro|I2C_CR2_NACK_Msk
DECL|I2C_CR2_NACK_Pos|macro|I2C_CR2_NACK_Pos
DECL|I2C_CR2_NACK|macro|I2C_CR2_NACK
DECL|I2C_CR2_NBYTES_Msk|macro|I2C_CR2_NBYTES_Msk
DECL|I2C_CR2_NBYTES_Pos|macro|I2C_CR2_NBYTES_Pos
DECL|I2C_CR2_NBYTES|macro|I2C_CR2_NBYTES
DECL|I2C_CR2_PECBYTE_Msk|macro|I2C_CR2_PECBYTE_Msk
DECL|I2C_CR2_PECBYTE_Pos|macro|I2C_CR2_PECBYTE_Pos
DECL|I2C_CR2_PECBYTE|macro|I2C_CR2_PECBYTE
DECL|I2C_CR2_RD_WRN_Msk|macro|I2C_CR2_RD_WRN_Msk
DECL|I2C_CR2_RD_WRN_Pos|macro|I2C_CR2_RD_WRN_Pos
DECL|I2C_CR2_RD_WRN|macro|I2C_CR2_RD_WRN
DECL|I2C_CR2_RELOAD_Msk|macro|I2C_CR2_RELOAD_Msk
DECL|I2C_CR2_RELOAD_Pos|macro|I2C_CR2_RELOAD_Pos
DECL|I2C_CR2_RELOAD|macro|I2C_CR2_RELOAD
DECL|I2C_CR2_SADD_Msk|macro|I2C_CR2_SADD_Msk
DECL|I2C_CR2_SADD_Pos|macro|I2C_CR2_SADD_Pos
DECL|I2C_CR2_SADD|macro|I2C_CR2_SADD
DECL|I2C_CR2_START_Msk|macro|I2C_CR2_START_Msk
DECL|I2C_CR2_START_Pos|macro|I2C_CR2_START_Pos
DECL|I2C_CR2_START|macro|I2C_CR2_START
DECL|I2C_CR2_STOP_Msk|macro|I2C_CR2_STOP_Msk
DECL|I2C_CR2_STOP_Pos|macro|I2C_CR2_STOP_Pos
DECL|I2C_CR2_STOP|macro|I2C_CR2_STOP
DECL|I2C_ICR_ADDRCF_Msk|macro|I2C_ICR_ADDRCF_Msk
DECL|I2C_ICR_ADDRCF_Pos|macro|I2C_ICR_ADDRCF_Pos
DECL|I2C_ICR_ADDRCF|macro|I2C_ICR_ADDRCF
DECL|I2C_ICR_ALERTCF_Msk|macro|I2C_ICR_ALERTCF_Msk
DECL|I2C_ICR_ALERTCF_Pos|macro|I2C_ICR_ALERTCF_Pos
DECL|I2C_ICR_ALERTCF|macro|I2C_ICR_ALERTCF
DECL|I2C_ICR_ARLOCF_Msk|macro|I2C_ICR_ARLOCF_Msk
DECL|I2C_ICR_ARLOCF_Pos|macro|I2C_ICR_ARLOCF_Pos
DECL|I2C_ICR_ARLOCF|macro|I2C_ICR_ARLOCF
DECL|I2C_ICR_BERRCF_Msk|macro|I2C_ICR_BERRCF_Msk
DECL|I2C_ICR_BERRCF_Pos|macro|I2C_ICR_BERRCF_Pos
DECL|I2C_ICR_BERRCF|macro|I2C_ICR_BERRCF
DECL|I2C_ICR_NACKCF_Msk|macro|I2C_ICR_NACKCF_Msk
DECL|I2C_ICR_NACKCF_Pos|macro|I2C_ICR_NACKCF_Pos
DECL|I2C_ICR_NACKCF|macro|I2C_ICR_NACKCF
DECL|I2C_ICR_OVRCF_Msk|macro|I2C_ICR_OVRCF_Msk
DECL|I2C_ICR_OVRCF_Pos|macro|I2C_ICR_OVRCF_Pos
DECL|I2C_ICR_OVRCF|macro|I2C_ICR_OVRCF
DECL|I2C_ICR_PECCF_Msk|macro|I2C_ICR_PECCF_Msk
DECL|I2C_ICR_PECCF_Pos|macro|I2C_ICR_PECCF_Pos
DECL|I2C_ICR_PECCF|macro|I2C_ICR_PECCF
DECL|I2C_ICR_STOPCF_Msk|macro|I2C_ICR_STOPCF_Msk
DECL|I2C_ICR_STOPCF_Pos|macro|I2C_ICR_STOPCF_Pos
DECL|I2C_ICR_STOPCF|macro|I2C_ICR_STOPCF
DECL|I2C_ICR_TIMOUTCF_Msk|macro|I2C_ICR_TIMOUTCF_Msk
DECL|I2C_ICR_TIMOUTCF_Pos|macro|I2C_ICR_TIMOUTCF_Pos
DECL|I2C_ICR_TIMOUTCF|macro|I2C_ICR_TIMOUTCF
DECL|I2C_ISR_ADDCODE_Msk|macro|I2C_ISR_ADDCODE_Msk
DECL|I2C_ISR_ADDCODE_Pos|macro|I2C_ISR_ADDCODE_Pos
DECL|I2C_ISR_ADDCODE|macro|I2C_ISR_ADDCODE
DECL|I2C_ISR_ADDR_Msk|macro|I2C_ISR_ADDR_Msk
DECL|I2C_ISR_ADDR_Pos|macro|I2C_ISR_ADDR_Pos
DECL|I2C_ISR_ADDR|macro|I2C_ISR_ADDR
DECL|I2C_ISR_ALERT_Msk|macro|I2C_ISR_ALERT_Msk
DECL|I2C_ISR_ALERT_Pos|macro|I2C_ISR_ALERT_Pos
DECL|I2C_ISR_ALERT|macro|I2C_ISR_ALERT
DECL|I2C_ISR_ARLO_Msk|macro|I2C_ISR_ARLO_Msk
DECL|I2C_ISR_ARLO_Pos|macro|I2C_ISR_ARLO_Pos
DECL|I2C_ISR_ARLO|macro|I2C_ISR_ARLO
DECL|I2C_ISR_BERR_Msk|macro|I2C_ISR_BERR_Msk
DECL|I2C_ISR_BERR_Pos|macro|I2C_ISR_BERR_Pos
DECL|I2C_ISR_BERR|macro|I2C_ISR_BERR
DECL|I2C_ISR_BUSY_Msk|macro|I2C_ISR_BUSY_Msk
DECL|I2C_ISR_BUSY_Pos|macro|I2C_ISR_BUSY_Pos
DECL|I2C_ISR_BUSY|macro|I2C_ISR_BUSY
DECL|I2C_ISR_DIR_Msk|macro|I2C_ISR_DIR_Msk
DECL|I2C_ISR_DIR_Pos|macro|I2C_ISR_DIR_Pos
DECL|I2C_ISR_DIR|macro|I2C_ISR_DIR
DECL|I2C_ISR_NACKF_Msk|macro|I2C_ISR_NACKF_Msk
DECL|I2C_ISR_NACKF_Pos|macro|I2C_ISR_NACKF_Pos
DECL|I2C_ISR_NACKF|macro|I2C_ISR_NACKF
DECL|I2C_ISR_OVR_Msk|macro|I2C_ISR_OVR_Msk
DECL|I2C_ISR_OVR_Pos|macro|I2C_ISR_OVR_Pos
DECL|I2C_ISR_OVR|macro|I2C_ISR_OVR
DECL|I2C_ISR_PECERR_Msk|macro|I2C_ISR_PECERR_Msk
DECL|I2C_ISR_PECERR_Pos|macro|I2C_ISR_PECERR_Pos
DECL|I2C_ISR_PECERR|macro|I2C_ISR_PECERR
DECL|I2C_ISR_RXNE_Msk|macro|I2C_ISR_RXNE_Msk
DECL|I2C_ISR_RXNE_Pos|macro|I2C_ISR_RXNE_Pos
DECL|I2C_ISR_RXNE|macro|I2C_ISR_RXNE
DECL|I2C_ISR_STOPF_Msk|macro|I2C_ISR_STOPF_Msk
DECL|I2C_ISR_STOPF_Pos|macro|I2C_ISR_STOPF_Pos
DECL|I2C_ISR_STOPF|macro|I2C_ISR_STOPF
DECL|I2C_ISR_TCR_Msk|macro|I2C_ISR_TCR_Msk
DECL|I2C_ISR_TCR_Pos|macro|I2C_ISR_TCR_Pos
DECL|I2C_ISR_TCR|macro|I2C_ISR_TCR
DECL|I2C_ISR_TC_Msk|macro|I2C_ISR_TC_Msk
DECL|I2C_ISR_TC_Pos|macro|I2C_ISR_TC_Pos
DECL|I2C_ISR_TC|macro|I2C_ISR_TC
DECL|I2C_ISR_TIMEOUT_Msk|macro|I2C_ISR_TIMEOUT_Msk
DECL|I2C_ISR_TIMEOUT_Pos|macro|I2C_ISR_TIMEOUT_Pos
DECL|I2C_ISR_TIMEOUT|macro|I2C_ISR_TIMEOUT
DECL|I2C_ISR_TXE_Msk|macro|I2C_ISR_TXE_Msk
DECL|I2C_ISR_TXE_Pos|macro|I2C_ISR_TXE_Pos
DECL|I2C_ISR_TXE|macro|I2C_ISR_TXE
DECL|I2C_ISR_TXIS_Msk|macro|I2C_ISR_TXIS_Msk
DECL|I2C_ISR_TXIS_Pos|macro|I2C_ISR_TXIS_Pos
DECL|I2C_ISR_TXIS|macro|I2C_ISR_TXIS
DECL|I2C_OAR1_OA1EN_Msk|macro|I2C_OAR1_OA1EN_Msk
DECL|I2C_OAR1_OA1EN_Pos|macro|I2C_OAR1_OA1EN_Pos
DECL|I2C_OAR1_OA1EN|macro|I2C_OAR1_OA1EN
DECL|I2C_OAR1_OA1MODE_Msk|macro|I2C_OAR1_OA1MODE_Msk
DECL|I2C_OAR1_OA1MODE_Pos|macro|I2C_OAR1_OA1MODE_Pos
DECL|I2C_OAR1_OA1MODE|macro|I2C_OAR1_OA1MODE
DECL|I2C_OAR1_OA1_Msk|macro|I2C_OAR1_OA1_Msk
DECL|I2C_OAR1_OA1_Pos|macro|I2C_OAR1_OA1_Pos
DECL|I2C_OAR1_OA1|macro|I2C_OAR1_OA1
DECL|I2C_OAR2_OA2EN_Msk|macro|I2C_OAR2_OA2EN_Msk
DECL|I2C_OAR2_OA2EN_Pos|macro|I2C_OAR2_OA2EN_Pos
DECL|I2C_OAR2_OA2EN|macro|I2C_OAR2_OA2EN
DECL|I2C_OAR2_OA2MASK01_Msk|macro|I2C_OAR2_OA2MASK01_Msk
DECL|I2C_OAR2_OA2MASK01_Pos|macro|I2C_OAR2_OA2MASK01_Pos
DECL|I2C_OAR2_OA2MASK01|macro|I2C_OAR2_OA2MASK01
DECL|I2C_OAR2_OA2MASK02_Msk|macro|I2C_OAR2_OA2MASK02_Msk
DECL|I2C_OAR2_OA2MASK02_Pos|macro|I2C_OAR2_OA2MASK02_Pos
DECL|I2C_OAR2_OA2MASK02|macro|I2C_OAR2_OA2MASK02
DECL|I2C_OAR2_OA2MASK03_Msk|macro|I2C_OAR2_OA2MASK03_Msk
DECL|I2C_OAR2_OA2MASK03_Pos|macro|I2C_OAR2_OA2MASK03_Pos
DECL|I2C_OAR2_OA2MASK03|macro|I2C_OAR2_OA2MASK03
DECL|I2C_OAR2_OA2MASK04_Msk|macro|I2C_OAR2_OA2MASK04_Msk
DECL|I2C_OAR2_OA2MASK04_Pos|macro|I2C_OAR2_OA2MASK04_Pos
DECL|I2C_OAR2_OA2MASK04|macro|I2C_OAR2_OA2MASK04
DECL|I2C_OAR2_OA2MASK05_Msk|macro|I2C_OAR2_OA2MASK05_Msk
DECL|I2C_OAR2_OA2MASK05_Pos|macro|I2C_OAR2_OA2MASK05_Pos
DECL|I2C_OAR2_OA2MASK05|macro|I2C_OAR2_OA2MASK05
DECL|I2C_OAR2_OA2MASK06_Msk|macro|I2C_OAR2_OA2MASK06_Msk
DECL|I2C_OAR2_OA2MASK06_Pos|macro|I2C_OAR2_OA2MASK06_Pos
DECL|I2C_OAR2_OA2MASK06|macro|I2C_OAR2_OA2MASK06
DECL|I2C_OAR2_OA2MASK07_Msk|macro|I2C_OAR2_OA2MASK07_Msk
DECL|I2C_OAR2_OA2MASK07_Pos|macro|I2C_OAR2_OA2MASK07_Pos
DECL|I2C_OAR2_OA2MASK07|macro|I2C_OAR2_OA2MASK07
DECL|I2C_OAR2_OA2MSK_Msk|macro|I2C_OAR2_OA2MSK_Msk
DECL|I2C_OAR2_OA2MSK_Pos|macro|I2C_OAR2_OA2MSK_Pos
DECL|I2C_OAR2_OA2MSK|macro|I2C_OAR2_OA2MSK
DECL|I2C_OAR2_OA2NOMASK|macro|I2C_OAR2_OA2NOMASK
DECL|I2C_OAR2_OA2_Msk|macro|I2C_OAR2_OA2_Msk
DECL|I2C_OAR2_OA2_Pos|macro|I2C_OAR2_OA2_Pos
DECL|I2C_OAR2_OA2|macro|I2C_OAR2_OA2
DECL|I2C_PECR_PEC_Msk|macro|I2C_PECR_PEC_Msk
DECL|I2C_PECR_PEC_Pos|macro|I2C_PECR_PEC_Pos
DECL|I2C_PECR_PEC|macro|I2C_PECR_PEC
DECL|I2C_RXDR_RXDATA_Msk|macro|I2C_RXDR_RXDATA_Msk
DECL|I2C_RXDR_RXDATA_Pos|macro|I2C_RXDR_RXDATA_Pos
DECL|I2C_RXDR_RXDATA|macro|I2C_RXDR_RXDATA
DECL|I2C_TIMEOUTR_TEXTEN_Msk|macro|I2C_TIMEOUTR_TEXTEN_Msk
DECL|I2C_TIMEOUTR_TEXTEN_Pos|macro|I2C_TIMEOUTR_TEXTEN_Pos
DECL|I2C_TIMEOUTR_TEXTEN|macro|I2C_TIMEOUTR_TEXTEN
DECL|I2C_TIMEOUTR_TIDLE_Msk|macro|I2C_TIMEOUTR_TIDLE_Msk
DECL|I2C_TIMEOUTR_TIDLE_Pos|macro|I2C_TIMEOUTR_TIDLE_Pos
DECL|I2C_TIMEOUTR_TIDLE|macro|I2C_TIMEOUTR_TIDLE
DECL|I2C_TIMEOUTR_TIMEOUTA_Msk|macro|I2C_TIMEOUTR_TIMEOUTA_Msk
DECL|I2C_TIMEOUTR_TIMEOUTA_Pos|macro|I2C_TIMEOUTR_TIMEOUTA_Pos
DECL|I2C_TIMEOUTR_TIMEOUTA|macro|I2C_TIMEOUTR_TIMEOUTA
DECL|I2C_TIMEOUTR_TIMEOUTB_Msk|macro|I2C_TIMEOUTR_TIMEOUTB_Msk
DECL|I2C_TIMEOUTR_TIMEOUTB_Pos|macro|I2C_TIMEOUTR_TIMEOUTB_Pos
DECL|I2C_TIMEOUTR_TIMEOUTB|macro|I2C_TIMEOUTR_TIMEOUTB
DECL|I2C_TIMEOUTR_TIMOUTEN_Msk|macro|I2C_TIMEOUTR_TIMOUTEN_Msk
DECL|I2C_TIMEOUTR_TIMOUTEN_Pos|macro|I2C_TIMEOUTR_TIMOUTEN_Pos
DECL|I2C_TIMEOUTR_TIMOUTEN|macro|I2C_TIMEOUTR_TIMOUTEN
DECL|I2C_TIMINGR_PRESC_Msk|macro|I2C_TIMINGR_PRESC_Msk
DECL|I2C_TIMINGR_PRESC_Pos|macro|I2C_TIMINGR_PRESC_Pos
DECL|I2C_TIMINGR_PRESC|macro|I2C_TIMINGR_PRESC
DECL|I2C_TIMINGR_SCLDEL_Msk|macro|I2C_TIMINGR_SCLDEL_Msk
DECL|I2C_TIMINGR_SCLDEL_Pos|macro|I2C_TIMINGR_SCLDEL_Pos
DECL|I2C_TIMINGR_SCLDEL|macro|I2C_TIMINGR_SCLDEL
DECL|I2C_TIMINGR_SCLH_Msk|macro|I2C_TIMINGR_SCLH_Msk
DECL|I2C_TIMINGR_SCLH_Pos|macro|I2C_TIMINGR_SCLH_Pos
DECL|I2C_TIMINGR_SCLH|macro|I2C_TIMINGR_SCLH
DECL|I2C_TIMINGR_SCLL_Msk|macro|I2C_TIMINGR_SCLL_Msk
DECL|I2C_TIMINGR_SCLL_Pos|macro|I2C_TIMINGR_SCLL_Pos
DECL|I2C_TIMINGR_SCLL|macro|I2C_TIMINGR_SCLL
DECL|I2C_TIMINGR_SDADEL_Msk|macro|I2C_TIMINGR_SDADEL_Msk
DECL|I2C_TIMINGR_SDADEL_Pos|macro|I2C_TIMINGR_SDADEL_Pos
DECL|I2C_TIMINGR_SDADEL|macro|I2C_TIMINGR_SDADEL
DECL|I2C_TXDR_TXDATA_Msk|macro|I2C_TXDR_TXDATA_Msk
DECL|I2C_TXDR_TXDATA_Pos|macro|I2C_TXDR_TXDATA_Pos
DECL|I2C_TXDR_TXDATA|macro|I2C_TXDR_TXDATA
DECL|I2C_TypeDef|typedef|} I2C_TypeDef;
DECL|ICR|member|__IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */
DECL|ICR|member|__IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */
DECL|ICR|member|__IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */
DECL|ICR|member|__IO uint32_t ICR; /*!< SWPMI Interrupt Flag Clear register, Address offset: 0x10 */
DECL|ICR|member|__IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */
DECL|ICR|member|__IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */
DECL|ICSCR|member|__IO uint32_t ICSCR; /*!< RCC internal clock sources calibration register, Address offset: 0x04 */
DECL|IDCODE|member|__IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
DECL|IDR|member|__IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
DECL|IDR|member|__IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
DECL|IER|member|__IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */
DECL|IER|member|__IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
DECL|IER|member|__IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */
DECL|IER|member|__IO uint32_t IER; /*!< SWPMI Interrupt Enable register, Address offset: 0x14 */
DECL|IER|member|__IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */
DECL|IFCR|member|__IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */
DECL|IMR1|member|__IO uint32_t IMR1; /*!< EXTI Interrupt mask register 1, Address offset: 0x00 */
DECL|IMR2|member|__IO uint32_t IMR2; /*!< EXTI Interrupt mask register 2, Address offset: 0x20 */
DECL|IMR|member|__IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */
DECL|INIT|member|__IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */
DECL|IOASCR|member|__IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */
DECL|IOCCR|member|__IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */
DECL|IOGCSR|member|__IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */
DECL|IOGXCR|member|__IO uint32_t IOGXCR[7]; /*!< TSC I/O group x counter register, Address offset: 0x34-4C */
DECL|IOHCR|member|__IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */
DECL|IOSCR|member|__IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|ISR|member|__IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */
DECL|ISR|member|__IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */
DECL|ISR|member|__IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */
DECL|ISR|member|__IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */
DECL|ISR|member|__IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */
DECL|ISR|member|__IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
DECL|ISR|member|__IO uint32_t ISR; /*!< SWPMI Interrupt and Status register, Address offset: 0x0C */
DECL|ISR|member|__IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */
DECL|ISR|member|__IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */
DECL|ISTR|member|__IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */
DECL|IS_ADC_ALL_INSTANCE|macro|IS_ADC_ALL_INSTANCE
DECL|IS_ADC_COMMON_INSTANCE|macro|IS_ADC_COMMON_INSTANCE
DECL|IS_CAN_ALL_INSTANCE|macro|IS_CAN_ALL_INSTANCE
DECL|IS_COMP_ALL_INSTANCE|macro|IS_COMP_ALL_INSTANCE
DECL|IS_COMP_COMMON_INSTANCE|macro|IS_COMP_COMMON_INSTANCE
DECL|IS_COMP_WINDOWMODE_INSTANCE|macro|IS_COMP_WINDOWMODE_INSTANCE
DECL|IS_CRC_ALL_INSTANCE|macro|IS_CRC_ALL_INSTANCE
DECL|IS_DAC_ALL_INSTANCE|macro|IS_DAC_ALL_INSTANCE
DECL|IS_DMA_ALL_INSTANCE|macro|IS_DMA_ALL_INSTANCE
DECL|IS_GPIO_AF_INSTANCE|macro|IS_GPIO_AF_INSTANCE
DECL|IS_GPIO_ALL_INSTANCE|macro|IS_GPIO_ALL_INSTANCE
DECL|IS_GPIO_LOCK_INSTANCE|macro|IS_GPIO_LOCK_INSTANCE
DECL|IS_I2C_ALL_INSTANCE|macro|IS_I2C_ALL_INSTANCE
DECL|IS_I2C_WAKEUP_FROMSTOP_INSTANCE|macro|IS_I2C_WAKEUP_FROMSTOP_INSTANCE
DECL|IS_IRDA_INSTANCE|macro|IS_IRDA_INSTANCE
DECL|IS_IWDG_ALL_INSTANCE|macro|IS_IWDG_ALL_INSTANCE
DECL|IS_LPTIM_INSTANCE|macro|IS_LPTIM_INSTANCE
DECL|IS_LPUART_INSTANCE|macro|IS_LPUART_INSTANCE
DECL|IS_OPAMP_ALL_INSTANCE|macro|IS_OPAMP_ALL_INSTANCE
DECL|IS_OPAMP_COMMON_INSTANCE|macro|IS_OPAMP_COMMON_INSTANCE
DECL|IS_QSPI_ALL_INSTANCE|macro|IS_QSPI_ALL_INSTANCE
DECL|IS_RNG_ALL_INSTANCE|macro|IS_RNG_ALL_INSTANCE
DECL|IS_RTC_ALL_INSTANCE|macro|IS_RTC_ALL_INSTANCE
DECL|IS_SAI_ALL_INSTANCE|macro|IS_SAI_ALL_INSTANCE
DECL|IS_SMARTCARD_INSTANCE|macro|IS_SMARTCARD_INSTANCE
DECL|IS_SMBUS_ALL_INSTANCE|macro|IS_SMBUS_ALL_INSTANCE
DECL|IS_SPI_ALL_INSTANCE|macro|IS_SPI_ALL_INSTANCE
DECL|IS_SWPMI_INSTANCE|macro|IS_SWPMI_INSTANCE
DECL|IS_TIM_32B_COUNTER_INSTANCE|macro|IS_TIM_32B_COUNTER_INSTANCE
DECL|IS_TIM_ADVANCED_INSTANCE|macro|IS_TIM_ADVANCED_INSTANCE
DECL|IS_TIM_BKIN2_INSTANCE|macro|IS_TIM_BKIN2_INSTANCE
DECL|IS_TIM_BREAKSOURCE_INSTANCE|macro|IS_TIM_BREAKSOURCE_INSTANCE
DECL|IS_TIM_BREAK_INSTANCE|macro|IS_TIM_BREAK_INSTANCE
DECL|IS_TIM_CC1_INSTANCE|macro|IS_TIM_CC1_INSTANCE
DECL|IS_TIM_CC2_INSTANCE|macro|IS_TIM_CC2_INSTANCE
DECL|IS_TIM_CC3_INSTANCE|macro|IS_TIM_CC3_INSTANCE
DECL|IS_TIM_CC4_INSTANCE|macro|IS_TIM_CC4_INSTANCE
DECL|IS_TIM_CC5_INSTANCE|macro|IS_TIM_CC5_INSTANCE
DECL|IS_TIM_CC6_INSTANCE|macro|IS_TIM_CC6_INSTANCE
DECL|IS_TIM_CCDMA_INSTANCE|macro|IS_TIM_CCDMA_INSTANCE
DECL|IS_TIM_CCXN_INSTANCE|macro|IS_TIM_CCXN_INSTANCE
DECL|IS_TIM_CCX_INSTANCE|macro|IS_TIM_CCX_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ITRX_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_TIX_INSTANCE|macro|IS_TIM_CLOCKSOURCE_TIX_INSTANCE
DECL|IS_TIM_CLOCK_DIVISION_INSTANCE|macro|IS_TIM_CLOCK_DIVISION_INSTANCE
DECL|IS_TIM_COMBINED3PHASEPWM_INSTANCE|macro|IS_TIM_COMBINED3PHASEPWM_INSTANCE
DECL|IS_TIM_COMMUTATION_EVENT_INSTANCE|macro|IS_TIM_COMMUTATION_EVENT_INSTANCE
DECL|IS_TIM_COUNTER_MODE_SELECT_INSTANCE|macro|IS_TIM_COUNTER_MODE_SELECT_INSTANCE
DECL|IS_TIM_DMABURST_INSTANCE|macro|IS_TIM_DMABURST_INSTANCE
DECL|IS_TIM_DMA_CC_INSTANCE|macro|IS_TIM_DMA_CC_INSTANCE
DECL|IS_TIM_DMA_INSTANCE|macro|IS_TIM_DMA_INSTANCE
DECL|IS_TIM_ENCODER_INTERFACE_INSTANCE|macro|IS_TIM_ENCODER_INTERFACE_INSTANCE
DECL|IS_TIM_ETRSEL_INSTANCE|macro|IS_TIM_ETRSEL_INSTANCE
DECL|IS_TIM_ETR_INSTANCE|macro|IS_TIM_ETR_INSTANCE
DECL|IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE|macro|IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
DECL|IS_TIM_INSTANCE|macro|IS_TIM_INSTANCE
DECL|IS_TIM_MASTER_INSTANCE|macro|IS_TIM_MASTER_INSTANCE
DECL|IS_TIM_OCXREF_CLEAR_INSTANCE|macro|IS_TIM_OCXREF_CLEAR_INSTANCE
DECL|IS_TIM_REMAP_INSTANCE|macro|IS_TIM_REMAP_INSTANCE
DECL|IS_TIM_REPETITION_COUNTER_INSTANCE|macro|IS_TIM_REPETITION_COUNTER_INSTANCE
DECL|IS_TIM_SLAVE_INSTANCE|macro|IS_TIM_SLAVE_INSTANCE
DECL|IS_TIM_SYNCHRO_INSTANCE|macro|IS_TIM_SYNCHRO_INSTANCE
DECL|IS_TIM_TRGO2_INSTANCE|macro|IS_TIM_TRGO2_INSTANCE
DECL|IS_TIM_XOR_INSTANCE|macro|IS_TIM_XOR_INSTANCE
DECL|IS_TSC_ALL_INSTANCE|macro|IS_TSC_ALL_INSTANCE
DECL|IS_UART_DRIVER_ENABLE_INSTANCE|macro|IS_UART_DRIVER_ENABLE_INSTANCE
DECL|IS_UART_HALFDUPLEX_INSTANCE|macro|IS_UART_HALFDUPLEX_INSTANCE
DECL|IS_UART_HWFLOW_INSTANCE|macro|IS_UART_HWFLOW_INSTANCE
DECL|IS_UART_INSTANCE|macro|IS_UART_INSTANCE
DECL|IS_UART_LIN_INSTANCE|macro|IS_UART_LIN_INSTANCE
DECL|IS_UART_WAKEUP_FROMSTOP_INSTANCE|macro|IS_UART_WAKEUP_FROMSTOP_INSTANCE
DECL|IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE|macro|IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE
DECL|IS_USART_INSTANCE|macro|IS_USART_INSTANCE
DECL|IS_USB_ALL_INSTANCE|macro|IS_USB_ALL_INSTANCE
DECL|IS_WWDG_ALL_INSTANCE|macro|IS_WWDG_ALL_INSTANCE
DECL|IWDG_BASE|macro|IWDG_BASE
DECL|IWDG_KR_KEY_Msk|macro|IWDG_KR_KEY_Msk
DECL|IWDG_KR_KEY_Pos|macro|IWDG_KR_KEY_Pos
DECL|IWDG_KR_KEY|macro|IWDG_KR_KEY
DECL|IWDG_PR_PR_0|macro|IWDG_PR_PR_0
DECL|IWDG_PR_PR_1|macro|IWDG_PR_PR_1
DECL|IWDG_PR_PR_2|macro|IWDG_PR_PR_2
DECL|IWDG_PR_PR_Msk|macro|IWDG_PR_PR_Msk
DECL|IWDG_PR_PR_Pos|macro|IWDG_PR_PR_Pos
DECL|IWDG_PR_PR|macro|IWDG_PR_PR
DECL|IWDG_RLR_RL_Msk|macro|IWDG_RLR_RL_Msk
DECL|IWDG_RLR_RL_Pos|macro|IWDG_RLR_RL_Pos
DECL|IWDG_RLR_RL|macro|IWDG_RLR_RL
DECL|IWDG_SR_PVU_Msk|macro|IWDG_SR_PVU_Msk
DECL|IWDG_SR_PVU_Pos|macro|IWDG_SR_PVU_Pos
DECL|IWDG_SR_PVU|macro|IWDG_SR_PVU
DECL|IWDG_SR_RVU_Msk|macro|IWDG_SR_RVU_Msk
DECL|IWDG_SR_RVU_Pos|macro|IWDG_SR_RVU_Pos
DECL|IWDG_SR_RVU|macro|IWDG_SR_RVU
DECL|IWDG_SR_WVU_Msk|macro|IWDG_SR_WVU_Msk
DECL|IWDG_SR_WVU_Pos|macro|IWDG_SR_WVU_Pos
DECL|IWDG_SR_WVU|macro|IWDG_SR_WVU
DECL|IWDG_TypeDef|typedef|} IWDG_TypeDef;
DECL|IWDG_WINR_WIN_Msk|macro|IWDG_WINR_WIN_Msk
DECL|IWDG_WINR_WIN_Pos|macro|IWDG_WINR_WIN_Pos
DECL|IWDG_WINR_WIN|macro|IWDG_WINR_WIN
DECL|IWDG|macro|IWDG
DECL|JDR1|member|__IO uint32_t JDR1; /*!< ADC group injected rank 1 data register, Address offset: 0x80 */
DECL|JDR2|member|__IO uint32_t JDR2; /*!< ADC group injected rank 2 data register, Address offset: 0x84 */
DECL|JDR3|member|__IO uint32_t JDR3; /*!< ADC group injected rank 3 data register, Address offset: 0x88 */
DECL|JDR4|member|__IO uint32_t JDR4; /*!< ADC group injected rank 4 data register, Address offset: 0x8C */
DECL|JSQR|member|__IO uint32_t JSQR; /*!< ADC group injected sequencer register, Address offset: 0x4C */
DECL|KEYR|member|__IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x08 */
DECL|KR|member|__IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
DECL|LCKR|member|__IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
DECL|LPMCSR|member|__IO uint16_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */
DECL|LPOTR|member|__IO uint32_t LPOTR; /*!< OPAMP offset trimming register for low power mode, Address offset: 0x08 */
DECL|LPTIM1_BASE|macro|LPTIM1_BASE
DECL|LPTIM1_IRQn|enumerator|LPTIM1_IRQn = 65, /*!< LP TIM1 interrupt */
DECL|LPTIM1|macro|LPTIM1
DECL|LPTIM2_BASE|macro|LPTIM2_BASE
DECL|LPTIM2_IRQn|enumerator|LPTIM2_IRQn = 66, /*!< LP TIM2 interrupt */
DECL|LPTIM2|macro|LPTIM2
DECL|LPTIM_ARR_ARR_Msk|macro|LPTIM_ARR_ARR_Msk
DECL|LPTIM_ARR_ARR_Pos|macro|LPTIM_ARR_ARR_Pos
DECL|LPTIM_ARR_ARR|macro|LPTIM_ARR_ARR
DECL|LPTIM_CFGR_CKFLT_0|macro|LPTIM_CFGR_CKFLT_0
DECL|LPTIM_CFGR_CKFLT_1|macro|LPTIM_CFGR_CKFLT_1
DECL|LPTIM_CFGR_CKFLT_Msk|macro|LPTIM_CFGR_CKFLT_Msk
DECL|LPTIM_CFGR_CKFLT_Pos|macro|LPTIM_CFGR_CKFLT_Pos
DECL|LPTIM_CFGR_CKFLT|macro|LPTIM_CFGR_CKFLT
DECL|LPTIM_CFGR_CKPOL_0|macro|LPTIM_CFGR_CKPOL_0
DECL|LPTIM_CFGR_CKPOL_1|macro|LPTIM_CFGR_CKPOL_1
DECL|LPTIM_CFGR_CKPOL_Msk|macro|LPTIM_CFGR_CKPOL_Msk
DECL|LPTIM_CFGR_CKPOL_Pos|macro|LPTIM_CFGR_CKPOL_Pos
DECL|LPTIM_CFGR_CKPOL|macro|LPTIM_CFGR_CKPOL
DECL|LPTIM_CFGR_CKSEL_Msk|macro|LPTIM_CFGR_CKSEL_Msk
DECL|LPTIM_CFGR_CKSEL_Pos|macro|LPTIM_CFGR_CKSEL_Pos
DECL|LPTIM_CFGR_CKSEL|macro|LPTIM_CFGR_CKSEL
DECL|LPTIM_CFGR_COUNTMODE_Msk|macro|LPTIM_CFGR_COUNTMODE_Msk
DECL|LPTIM_CFGR_COUNTMODE_Pos|macro|LPTIM_CFGR_COUNTMODE_Pos
DECL|LPTIM_CFGR_COUNTMODE|macro|LPTIM_CFGR_COUNTMODE
DECL|LPTIM_CFGR_ENC_Msk|macro|LPTIM_CFGR_ENC_Msk
DECL|LPTIM_CFGR_ENC_Pos|macro|LPTIM_CFGR_ENC_Pos
DECL|LPTIM_CFGR_ENC|macro|LPTIM_CFGR_ENC
DECL|LPTIM_CFGR_PRELOAD_Msk|macro|LPTIM_CFGR_PRELOAD_Msk
DECL|LPTIM_CFGR_PRELOAD_Pos|macro|LPTIM_CFGR_PRELOAD_Pos
DECL|LPTIM_CFGR_PRELOAD|macro|LPTIM_CFGR_PRELOAD
DECL|LPTIM_CFGR_PRESC_0|macro|LPTIM_CFGR_PRESC_0
DECL|LPTIM_CFGR_PRESC_1|macro|LPTIM_CFGR_PRESC_1
DECL|LPTIM_CFGR_PRESC_2|macro|LPTIM_CFGR_PRESC_2
DECL|LPTIM_CFGR_PRESC_Msk|macro|LPTIM_CFGR_PRESC_Msk
DECL|LPTIM_CFGR_PRESC_Pos|macro|LPTIM_CFGR_PRESC_Pos
DECL|LPTIM_CFGR_PRESC|macro|LPTIM_CFGR_PRESC
DECL|LPTIM_CFGR_TIMOUT_Msk|macro|LPTIM_CFGR_TIMOUT_Msk
DECL|LPTIM_CFGR_TIMOUT_Pos|macro|LPTIM_CFGR_TIMOUT_Pos
DECL|LPTIM_CFGR_TIMOUT|macro|LPTIM_CFGR_TIMOUT
DECL|LPTIM_CFGR_TRGFLT_0|macro|LPTIM_CFGR_TRGFLT_0
DECL|LPTIM_CFGR_TRGFLT_1|macro|LPTIM_CFGR_TRGFLT_1
DECL|LPTIM_CFGR_TRGFLT_Msk|macro|LPTIM_CFGR_TRGFLT_Msk
DECL|LPTIM_CFGR_TRGFLT_Pos|macro|LPTIM_CFGR_TRGFLT_Pos
DECL|LPTIM_CFGR_TRGFLT|macro|LPTIM_CFGR_TRGFLT
DECL|LPTIM_CFGR_TRIGEN_0|macro|LPTIM_CFGR_TRIGEN_0
DECL|LPTIM_CFGR_TRIGEN_1|macro|LPTIM_CFGR_TRIGEN_1
DECL|LPTIM_CFGR_TRIGEN_Msk|macro|LPTIM_CFGR_TRIGEN_Msk
DECL|LPTIM_CFGR_TRIGEN_Pos|macro|LPTIM_CFGR_TRIGEN_Pos
DECL|LPTIM_CFGR_TRIGEN|macro|LPTIM_CFGR_TRIGEN
DECL|LPTIM_CFGR_TRIGSEL_0|macro|LPTIM_CFGR_TRIGSEL_0
DECL|LPTIM_CFGR_TRIGSEL_1|macro|LPTIM_CFGR_TRIGSEL_1
DECL|LPTIM_CFGR_TRIGSEL_2|macro|LPTIM_CFGR_TRIGSEL_2
DECL|LPTIM_CFGR_TRIGSEL_Msk|macro|LPTIM_CFGR_TRIGSEL_Msk
DECL|LPTIM_CFGR_TRIGSEL_Pos|macro|LPTIM_CFGR_TRIGSEL_Pos
DECL|LPTIM_CFGR_TRIGSEL|macro|LPTIM_CFGR_TRIGSEL
DECL|LPTIM_CFGR_WAVE_Msk|macro|LPTIM_CFGR_WAVE_Msk
DECL|LPTIM_CFGR_WAVE_Pos|macro|LPTIM_CFGR_WAVE_Pos
DECL|LPTIM_CFGR_WAVE|macro|LPTIM_CFGR_WAVE
DECL|LPTIM_CFGR_WAVPOL_Msk|macro|LPTIM_CFGR_WAVPOL_Msk
DECL|LPTIM_CFGR_WAVPOL_Pos|macro|LPTIM_CFGR_WAVPOL_Pos
DECL|LPTIM_CFGR_WAVPOL|macro|LPTIM_CFGR_WAVPOL
DECL|LPTIM_CMP_CMP_Msk|macro|LPTIM_CMP_CMP_Msk
DECL|LPTIM_CMP_CMP_Pos|macro|LPTIM_CMP_CMP_Pos
DECL|LPTIM_CMP_CMP|macro|LPTIM_CMP_CMP
DECL|LPTIM_CNT_CNT_Msk|macro|LPTIM_CNT_CNT_Msk
DECL|LPTIM_CNT_CNT_Pos|macro|LPTIM_CNT_CNT_Pos
DECL|LPTIM_CNT_CNT|macro|LPTIM_CNT_CNT
DECL|LPTIM_CR_CNTSTRT_Msk|macro|LPTIM_CR_CNTSTRT_Msk
DECL|LPTIM_CR_CNTSTRT_Pos|macro|LPTIM_CR_CNTSTRT_Pos
DECL|LPTIM_CR_CNTSTRT|macro|LPTIM_CR_CNTSTRT
DECL|LPTIM_CR_ENABLE_Msk|macro|LPTIM_CR_ENABLE_Msk
DECL|LPTIM_CR_ENABLE_Pos|macro|LPTIM_CR_ENABLE_Pos
DECL|LPTIM_CR_ENABLE|macro|LPTIM_CR_ENABLE
DECL|LPTIM_CR_SNGSTRT_Msk|macro|LPTIM_CR_SNGSTRT_Msk
DECL|LPTIM_CR_SNGSTRT_Pos|macro|LPTIM_CR_SNGSTRT_Pos
DECL|LPTIM_CR_SNGSTRT|macro|LPTIM_CR_SNGSTRT
DECL|LPTIM_ICR_ARRMCF_Msk|macro|LPTIM_ICR_ARRMCF_Msk
DECL|LPTIM_ICR_ARRMCF_Pos|macro|LPTIM_ICR_ARRMCF_Pos
DECL|LPTIM_ICR_ARRMCF|macro|LPTIM_ICR_ARRMCF
DECL|LPTIM_ICR_ARROKCF_Msk|macro|LPTIM_ICR_ARROKCF_Msk
DECL|LPTIM_ICR_ARROKCF_Pos|macro|LPTIM_ICR_ARROKCF_Pos
DECL|LPTIM_ICR_ARROKCF|macro|LPTIM_ICR_ARROKCF
DECL|LPTIM_ICR_CMPMCF_Msk|macro|LPTIM_ICR_CMPMCF_Msk
DECL|LPTIM_ICR_CMPMCF_Pos|macro|LPTIM_ICR_CMPMCF_Pos
DECL|LPTIM_ICR_CMPMCF|macro|LPTIM_ICR_CMPMCF
DECL|LPTIM_ICR_CMPOKCF_Msk|macro|LPTIM_ICR_CMPOKCF_Msk
DECL|LPTIM_ICR_CMPOKCF_Pos|macro|LPTIM_ICR_CMPOKCF_Pos
DECL|LPTIM_ICR_CMPOKCF|macro|LPTIM_ICR_CMPOKCF
DECL|LPTIM_ICR_DOWNCF_Msk|macro|LPTIM_ICR_DOWNCF_Msk
DECL|LPTIM_ICR_DOWNCF_Pos|macro|LPTIM_ICR_DOWNCF_Pos
DECL|LPTIM_ICR_DOWNCF|macro|LPTIM_ICR_DOWNCF
DECL|LPTIM_ICR_EXTTRIGCF_Msk|macro|LPTIM_ICR_EXTTRIGCF_Msk
DECL|LPTIM_ICR_EXTTRIGCF_Pos|macro|LPTIM_ICR_EXTTRIGCF_Pos
DECL|LPTIM_ICR_EXTTRIGCF|macro|LPTIM_ICR_EXTTRIGCF
DECL|LPTIM_ICR_UPCF_Msk|macro|LPTIM_ICR_UPCF_Msk
DECL|LPTIM_ICR_UPCF_Pos|macro|LPTIM_ICR_UPCF_Pos
DECL|LPTIM_ICR_UPCF|macro|LPTIM_ICR_UPCF
DECL|LPTIM_IER_ARRMIE_Msk|macro|LPTIM_IER_ARRMIE_Msk
DECL|LPTIM_IER_ARRMIE_Pos|macro|LPTIM_IER_ARRMIE_Pos
DECL|LPTIM_IER_ARRMIE|macro|LPTIM_IER_ARRMIE
DECL|LPTIM_IER_ARROKIE_Msk|macro|LPTIM_IER_ARROKIE_Msk
DECL|LPTIM_IER_ARROKIE_Pos|macro|LPTIM_IER_ARROKIE_Pos
DECL|LPTIM_IER_ARROKIE|macro|LPTIM_IER_ARROKIE
DECL|LPTIM_IER_CMPMIE_Msk|macro|LPTIM_IER_CMPMIE_Msk
DECL|LPTIM_IER_CMPMIE_Pos|macro|LPTIM_IER_CMPMIE_Pos
DECL|LPTIM_IER_CMPMIE|macro|LPTIM_IER_CMPMIE
DECL|LPTIM_IER_CMPOKIE_Msk|macro|LPTIM_IER_CMPOKIE_Msk
DECL|LPTIM_IER_CMPOKIE_Pos|macro|LPTIM_IER_CMPOKIE_Pos
DECL|LPTIM_IER_CMPOKIE|macro|LPTIM_IER_CMPOKIE
DECL|LPTIM_IER_DOWNIE_Msk|macro|LPTIM_IER_DOWNIE_Msk
DECL|LPTIM_IER_DOWNIE_Pos|macro|LPTIM_IER_DOWNIE_Pos
DECL|LPTIM_IER_DOWNIE|macro|LPTIM_IER_DOWNIE
DECL|LPTIM_IER_EXTTRIGIE_Msk|macro|LPTIM_IER_EXTTRIGIE_Msk
DECL|LPTIM_IER_EXTTRIGIE_Pos|macro|LPTIM_IER_EXTTRIGIE_Pos
DECL|LPTIM_IER_EXTTRIGIE|macro|LPTIM_IER_EXTTRIGIE
DECL|LPTIM_IER_UPIE_Msk|macro|LPTIM_IER_UPIE_Msk
DECL|LPTIM_IER_UPIE_Pos|macro|LPTIM_IER_UPIE_Pos
DECL|LPTIM_IER_UPIE|macro|LPTIM_IER_UPIE
DECL|LPTIM_ISR_ARRM_Msk|macro|LPTIM_ISR_ARRM_Msk
DECL|LPTIM_ISR_ARRM_Pos|macro|LPTIM_ISR_ARRM_Pos
DECL|LPTIM_ISR_ARRM|macro|LPTIM_ISR_ARRM
DECL|LPTIM_ISR_ARROK_Msk|macro|LPTIM_ISR_ARROK_Msk
DECL|LPTIM_ISR_ARROK_Pos|macro|LPTIM_ISR_ARROK_Pos
DECL|LPTIM_ISR_ARROK|macro|LPTIM_ISR_ARROK
DECL|LPTIM_ISR_CMPM_Msk|macro|LPTIM_ISR_CMPM_Msk
DECL|LPTIM_ISR_CMPM_Pos|macro|LPTIM_ISR_CMPM_Pos
DECL|LPTIM_ISR_CMPM|macro|LPTIM_ISR_CMPM
DECL|LPTIM_ISR_CMPOK_Msk|macro|LPTIM_ISR_CMPOK_Msk
DECL|LPTIM_ISR_CMPOK_Pos|macro|LPTIM_ISR_CMPOK_Pos
DECL|LPTIM_ISR_CMPOK|macro|LPTIM_ISR_CMPOK
DECL|LPTIM_ISR_DOWN_Msk|macro|LPTIM_ISR_DOWN_Msk
DECL|LPTIM_ISR_DOWN_Pos|macro|LPTIM_ISR_DOWN_Pos
DECL|LPTIM_ISR_DOWN|macro|LPTIM_ISR_DOWN
DECL|LPTIM_ISR_EXTTRIG_Msk|macro|LPTIM_ISR_EXTTRIG_Msk
DECL|LPTIM_ISR_EXTTRIG_Pos|macro|LPTIM_ISR_EXTTRIG_Pos
DECL|LPTIM_ISR_EXTTRIG|macro|LPTIM_ISR_EXTTRIG
DECL|LPTIM_ISR_UP_Msk|macro|LPTIM_ISR_UP_Msk
DECL|LPTIM_ISR_UP_Pos|macro|LPTIM_ISR_UP_Pos
DECL|LPTIM_ISR_UP|macro|LPTIM_ISR_UP
DECL|LPTIM_OR_OR_0|macro|LPTIM_OR_OR_0
DECL|LPTIM_OR_OR_1|macro|LPTIM_OR_OR_1
DECL|LPTIM_OR_OR_Msk|macro|LPTIM_OR_OR_Msk
DECL|LPTIM_OR_OR_Pos|macro|LPTIM_OR_OR_Pos
DECL|LPTIM_OR_OR|macro|LPTIM_OR_OR
DECL|LPTIM_TypeDef|typedef|} LPTIM_TypeDef;
DECL|LPTR|member|__IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */
DECL|LPUART1_BASE|macro|LPUART1_BASE
DECL|LPUART1_IRQn|enumerator|LPUART1_IRQn = 70, /*!< LP UART1 interrupt */
DECL|LPUART1|macro|LPUART1
DECL|MCR|member|__IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
DECL|MCR|member|__IO uint32_t MCR; /*!< DAC mode control register, Address offset: 0x3C */
DECL|MEMRMP|member|__IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
DECL|MODER|member|__IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
DECL|MSR|member|__IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
DECL|NVDSL|member|__IO uint32_t NVDSL; /*!< NON volatile data Segment Length register, Address offset: 0x0C */
DECL|NVDSSA|member|__IO uint32_t NVDSSA; /*!< NON volatile data Segment Start Address register, Address offset: 0x08 */
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /*!< 2 Cortex-M4 Non Maskable Interrupt */
DECL|OAR1|member|__IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */
DECL|OAR2|member|__IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */
DECL|ODR|member|__IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
DECL|OFR1|member|__IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */
DECL|OFR2|member|__IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */
DECL|OFR3|member|__IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */
DECL|OFR4|member|__IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */
DECL|OPAMP1_BASE|macro|OPAMP1_BASE
DECL|OPAMP1_COMMON|macro|OPAMP1_COMMON
DECL|OPAMP1_CSR_CALON_Msk|macro|OPAMP1_CSR_CALON_Msk
DECL|OPAMP1_CSR_CALON_Pos|macro|OPAMP1_CSR_CALON_Pos
DECL|OPAMP1_CSR_CALON|macro|OPAMP1_CSR_CALON
DECL|OPAMP1_CSR_CALOUT_Msk|macro|OPAMP1_CSR_CALOUT_Msk
DECL|OPAMP1_CSR_CALOUT_Pos|macro|OPAMP1_CSR_CALOUT_Pos
DECL|OPAMP1_CSR_CALOUT|macro|OPAMP1_CSR_CALOUT
DECL|OPAMP1_CSR_CALSEL_Msk|macro|OPAMP1_CSR_CALSEL_Msk
DECL|OPAMP1_CSR_CALSEL_Pos|macro|OPAMP1_CSR_CALSEL_Pos
DECL|OPAMP1_CSR_CALSEL|macro|OPAMP1_CSR_CALSEL
DECL|OPAMP1_CSR_OPAEN_Msk|macro|OPAMP1_CSR_OPAEN_Msk
DECL|OPAMP1_CSR_OPAEN_Pos|macro|OPAMP1_CSR_OPAEN_Pos
DECL|OPAMP1_CSR_OPAEN|macro|OPAMP1_CSR_OPAEN
DECL|OPAMP1_CSR_OPALPM_Msk|macro|OPAMP1_CSR_OPALPM_Msk
DECL|OPAMP1_CSR_OPALPM_Pos|macro|OPAMP1_CSR_OPALPM_Pos
DECL|OPAMP1_CSR_OPALPM|macro|OPAMP1_CSR_OPALPM
DECL|OPAMP1_CSR_OPAMODE_0|macro|OPAMP1_CSR_OPAMODE_0
DECL|OPAMP1_CSR_OPAMODE_1|macro|OPAMP1_CSR_OPAMODE_1
DECL|OPAMP1_CSR_OPAMODE_Msk|macro|OPAMP1_CSR_OPAMODE_Msk
DECL|OPAMP1_CSR_OPAMODE_Pos|macro|OPAMP1_CSR_OPAMODE_Pos
DECL|OPAMP1_CSR_OPAMODE|macro|OPAMP1_CSR_OPAMODE
DECL|OPAMP1_CSR_OPARANGE_Msk|macro|OPAMP1_CSR_OPARANGE_Msk
DECL|OPAMP1_CSR_OPARANGE_Pos|macro|OPAMP1_CSR_OPARANGE_Pos
DECL|OPAMP1_CSR_OPARANGE|macro|OPAMP1_CSR_OPARANGE
DECL|OPAMP1_CSR_PGAGAIN_0|macro|OPAMP1_CSR_PGAGAIN_0
DECL|OPAMP1_CSR_PGAGAIN_1|macro|OPAMP1_CSR_PGAGAIN_1
DECL|OPAMP1_CSR_PGAGAIN_Msk|macro|OPAMP1_CSR_PGAGAIN_Msk
DECL|OPAMP1_CSR_PGAGAIN_Pos|macro|OPAMP1_CSR_PGAGAIN_Pos
DECL|OPAMP1_CSR_PGAGAIN|macro|OPAMP1_CSR_PGAGAIN
DECL|OPAMP1_CSR_USERTRIM_Msk|macro|OPAMP1_CSR_USERTRIM_Msk
DECL|OPAMP1_CSR_USERTRIM_Pos|macro|OPAMP1_CSR_USERTRIM_Pos
DECL|OPAMP1_CSR_USERTRIM|macro|OPAMP1_CSR_USERTRIM
DECL|OPAMP1_CSR_VMSEL_0|macro|OPAMP1_CSR_VMSEL_0
DECL|OPAMP1_CSR_VMSEL_1|macro|OPAMP1_CSR_VMSEL_1
DECL|OPAMP1_CSR_VMSEL_Msk|macro|OPAMP1_CSR_VMSEL_Msk
DECL|OPAMP1_CSR_VMSEL_Pos|macro|OPAMP1_CSR_VMSEL_Pos
DECL|OPAMP1_CSR_VMSEL|macro|OPAMP1_CSR_VMSEL
DECL|OPAMP1_CSR_VPSEL_Msk|macro|OPAMP1_CSR_VPSEL_Msk
DECL|OPAMP1_CSR_VPSEL_Pos|macro|OPAMP1_CSR_VPSEL_Pos
DECL|OPAMP1_CSR_VPSEL|macro|OPAMP1_CSR_VPSEL
DECL|OPAMP1_LPOTR_TRIMLPOFFSETN_Msk|macro|OPAMP1_LPOTR_TRIMLPOFFSETN_Msk
DECL|OPAMP1_LPOTR_TRIMLPOFFSETN_Pos|macro|OPAMP1_LPOTR_TRIMLPOFFSETN_Pos
DECL|OPAMP1_LPOTR_TRIMLPOFFSETN|macro|OPAMP1_LPOTR_TRIMLPOFFSETN
DECL|OPAMP1_LPOTR_TRIMLPOFFSETP_Msk|macro|OPAMP1_LPOTR_TRIMLPOFFSETP_Msk
DECL|OPAMP1_LPOTR_TRIMLPOFFSETP_Pos|macro|OPAMP1_LPOTR_TRIMLPOFFSETP_Pos
DECL|OPAMP1_LPOTR_TRIMLPOFFSETP|macro|OPAMP1_LPOTR_TRIMLPOFFSETP
DECL|OPAMP1_OTR_TRIMOFFSETN_Msk|macro|OPAMP1_OTR_TRIMOFFSETN_Msk
DECL|OPAMP1_OTR_TRIMOFFSETN_Pos|macro|OPAMP1_OTR_TRIMOFFSETN_Pos
DECL|OPAMP1_OTR_TRIMOFFSETN|macro|OPAMP1_OTR_TRIMOFFSETN
DECL|OPAMP1_OTR_TRIMOFFSETP_Msk|macro|OPAMP1_OTR_TRIMOFFSETP_Msk
DECL|OPAMP1_OTR_TRIMOFFSETP_Pos|macro|OPAMP1_OTR_TRIMOFFSETP_Pos
DECL|OPAMP1_OTR_TRIMOFFSETP|macro|OPAMP1_OTR_TRIMOFFSETP
DECL|OPAMP1|macro|OPAMP1
DECL|OPAMP_BASE|macro|OPAMP_BASE
DECL|OPAMP_CSR_CALON_Msk|macro|OPAMP_CSR_CALON_Msk
DECL|OPAMP_CSR_CALON_Pos|macro|OPAMP_CSR_CALON_Pos
DECL|OPAMP_CSR_CALON|macro|OPAMP_CSR_CALON
DECL|OPAMP_CSR_CALOUT_Msk|macro|OPAMP_CSR_CALOUT_Msk
DECL|OPAMP_CSR_CALOUT_Pos|macro|OPAMP_CSR_CALOUT_Pos
DECL|OPAMP_CSR_CALOUT|macro|OPAMP_CSR_CALOUT
DECL|OPAMP_CSR_CALSEL_Msk|macro|OPAMP_CSR_CALSEL_Msk
DECL|OPAMP_CSR_CALSEL_Pos|macro|OPAMP_CSR_CALSEL_Pos
DECL|OPAMP_CSR_CALSEL|macro|OPAMP_CSR_CALSEL
DECL|OPAMP_CSR_OPALPM_Msk|macro|OPAMP_CSR_OPALPM_Msk
DECL|OPAMP_CSR_OPALPM_Pos|macro|OPAMP_CSR_OPALPM_Pos
DECL|OPAMP_CSR_OPALPM|macro|OPAMP_CSR_OPALPM
DECL|OPAMP_CSR_OPAMODE_0|macro|OPAMP_CSR_OPAMODE_0
DECL|OPAMP_CSR_OPAMODE_1|macro|OPAMP_CSR_OPAMODE_1
DECL|OPAMP_CSR_OPAMODE_Msk|macro|OPAMP_CSR_OPAMODE_Msk
DECL|OPAMP_CSR_OPAMODE_Pos|macro|OPAMP_CSR_OPAMODE_Pos
DECL|OPAMP_CSR_OPAMODE|macro|OPAMP_CSR_OPAMODE
DECL|OPAMP_CSR_OPAMPxEN_Msk|macro|OPAMP_CSR_OPAMPxEN_Msk
DECL|OPAMP_CSR_OPAMPxEN_Pos|macro|OPAMP_CSR_OPAMPxEN_Pos
DECL|OPAMP_CSR_OPAMPxEN|macro|OPAMP_CSR_OPAMPxEN
DECL|OPAMP_CSR_PGGAIN_0|macro|OPAMP_CSR_PGGAIN_0
DECL|OPAMP_CSR_PGGAIN_1|macro|OPAMP_CSR_PGGAIN_1
DECL|OPAMP_CSR_PGGAIN_Msk|macro|OPAMP_CSR_PGGAIN_Msk
DECL|OPAMP_CSR_PGGAIN_Pos|macro|OPAMP_CSR_PGGAIN_Pos
DECL|OPAMP_CSR_PGGAIN|macro|OPAMP_CSR_PGGAIN
DECL|OPAMP_CSR_USERTRIM_Msk|macro|OPAMP_CSR_USERTRIM_Msk
DECL|OPAMP_CSR_USERTRIM_Pos|macro|OPAMP_CSR_USERTRIM_Pos
DECL|OPAMP_CSR_USERTRIM|macro|OPAMP_CSR_USERTRIM
DECL|OPAMP_CSR_VMSEL_0|macro|OPAMP_CSR_VMSEL_0
DECL|OPAMP_CSR_VMSEL_1|macro|OPAMP_CSR_VMSEL_1
DECL|OPAMP_CSR_VMSEL_Msk|macro|OPAMP_CSR_VMSEL_Msk
DECL|OPAMP_CSR_VMSEL_Pos|macro|OPAMP_CSR_VMSEL_Pos
DECL|OPAMP_CSR_VMSEL|macro|OPAMP_CSR_VMSEL
DECL|OPAMP_CSR_VPSEL_Msk|macro|OPAMP_CSR_VPSEL_Msk
DECL|OPAMP_CSR_VPSEL_Pos|macro|OPAMP_CSR_VPSEL_Pos
DECL|OPAMP_CSR_VPSEL|macro|OPAMP_CSR_VPSEL
DECL|OPAMP_Common_TypeDef|typedef|} OPAMP_Common_TypeDef;
DECL|OPAMP_LPOTR_TRIMLPOFFSETN_Msk|macro|OPAMP_LPOTR_TRIMLPOFFSETN_Msk
DECL|OPAMP_LPOTR_TRIMLPOFFSETN_Pos|macro|OPAMP_LPOTR_TRIMLPOFFSETN_Pos
DECL|OPAMP_LPOTR_TRIMLPOFFSETN|macro|OPAMP_LPOTR_TRIMLPOFFSETN
DECL|OPAMP_LPOTR_TRIMLPOFFSETP_Msk|macro|OPAMP_LPOTR_TRIMLPOFFSETP_Msk
DECL|OPAMP_LPOTR_TRIMLPOFFSETP_Pos|macro|OPAMP_LPOTR_TRIMLPOFFSETP_Pos
DECL|OPAMP_LPOTR_TRIMLPOFFSETP|macro|OPAMP_LPOTR_TRIMLPOFFSETP
DECL|OPAMP_OTR_TRIMOFFSETN_Msk|macro|OPAMP_OTR_TRIMOFFSETN_Msk
DECL|OPAMP_OTR_TRIMOFFSETN_Pos|macro|OPAMP_OTR_TRIMOFFSETN_Pos
DECL|OPAMP_OTR_TRIMOFFSETN|macro|OPAMP_OTR_TRIMOFFSETN
DECL|OPAMP_OTR_TRIMOFFSETP_Msk|macro|OPAMP_OTR_TRIMOFFSETP_Msk
DECL|OPAMP_OTR_TRIMOFFSETP_Pos|macro|OPAMP_OTR_TRIMOFFSETP_Pos
DECL|OPAMP_OTR_TRIMOFFSETP|macro|OPAMP_OTR_TRIMOFFSETP
DECL|OPAMP_TypeDef|typedef|} OPAMP_TypeDef;
DECL|OPAMP|macro|OPAMP
DECL|OPTKEYR|member|__IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x0C */
DECL|OPTR|member|__IO uint32_t OPTR; /*!< FLASH option register, Address offset: 0x20 */
DECL|OR1|member|__IO uint32_t OR1; /*!< TIM option register 1, Address offset: 0x50 */
DECL|OR2|member|__IO uint32_t OR2; /*!< TIM option register 2, Address offset: 0x60 */
DECL|OR3|member|__IO uint32_t OR3; /*!< TIM option register 3, Address offset: 0x64 */
DECL|OR|member|__IO uint32_t OR; /*!< LPTIM Option register, Address offset: 0x20 */
DECL|OR|member|__IO uint32_t OR; /*!< RTC option register, Address offset: 0x4C */
DECL|OR|member|__IO uint32_t OR; /*!< SWPMI Option register, Address offset: 0x24 */
DECL|OSPEEDR|member|__IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
DECL|OTR|member|__IO uint32_t OTR; /*!< OPAMP offset trimming register for normal mode, Address offset: 0x04 */
DECL|OTYPER|member|__IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
DECL|PACKAGE_BASE|macro|PACKAGE_BASE
DECL|PCROP1ER|member|__IO uint32_t PCROP1ER; /*!< FLASH bank1 PCROP end address register, Address offset: 0x28 */
DECL|PCROP1SR|member|__IO uint32_t PCROP1SR; /*!< FLASH bank1 PCROP start address register, Address offset: 0x24 */
DECL|PDCRA|member|__IO uint32_t PDCRA; /*!< Pull_Down control register of portA, Address offset: 0x24 */
DECL|PDCRB|member|__IO uint32_t PDCRB; /*!< Pull_Down control register of portB, Address offset: 0x2C */
DECL|PDCRC|member|__IO uint32_t PDCRC; /*!< Pull_Down control register of portC, Address offset: 0x34 */
DECL|PDCRD|member|__IO uint32_t PDCRD; /*!< Pull_Down control register of portD, Address offset: 0x3C */
DECL|PDCRE|member|__IO uint32_t PDCRE; /*!< Pull_Down control register of portE, Address offset: 0x44 */
DECL|PDCRH|member|__IO uint32_t PDCRH; /*!< Pull_Down control register of portH, Address offset: 0x5C */
DECL|PDKEYR|member|__IO uint32_t PDKEYR; /*!< FLASH power down key register, Address offset: 0x04 */
DECL|PECR|member|__IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */
DECL|PERIPH_BASE|macro|PERIPH_BASE
DECL|PERIPH_BB_BASE|macro|PERIPH_BB_BASE
DECL|PIR|member|__IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */
DECL|PLLCFGR|member|__IO uint32_t PLLCFGR; /*!< RCC system PLL configuration register, Address offset: 0x0C */
DECL|PLLSAI1CFGR|member|__IO uint32_t PLLSAI1CFGR; /*!< RCC PLL SAI1 configuration register, Address offset: 0x10 */
DECL|POL|member|__IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */
DECL|PR1|member|__IO uint32_t PR1; /*!< EXTI Pending register 1, Address offset: 0x14 */
DECL|PR2|member|__IO uint32_t PR2; /*!< EXTI Pending register 2, Address offset: 0x34 */
DECL|PRER|member|__IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
DECL|PR|member|__IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
DECL|PSC|member|__IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
DECL|PSMAR|member|__IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */
DECL|PSMKR|member|__IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */
DECL|PUCRA|member|__IO uint32_t PUCRA; /*!< Pull_up control register of portA, Address offset: 0x20 */
DECL|PUCRB|member|__IO uint32_t PUCRB; /*!< Pull_up control register of portB, Address offset: 0x28 */
DECL|PUCRC|member|__IO uint32_t PUCRC; /*!< Pull_up control register of portC, Address offset: 0x30 */
DECL|PUCRD|member|__IO uint32_t PUCRD; /*!< Pull_up control register of portD, Address offset: 0x38 */
DECL|PUCRE|member|__IO uint32_t PUCRE; /*!< Pull_up control register of portE, Address offset: 0x40 */
DECL|PUCRH|member|__IO uint32_t PUCRH; /*!< Pull_up control register of portH, Address offset: 0x58 */
DECL|PUPDR|member|__IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
DECL|PVD_PVM_IRQn|enumerator|PVD_PVM_IRQn = 1, /*!< PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts */
DECL|PWR_BASE|macro|PWR_BASE
DECL|PWR_CR1_DBP_Msk|macro|PWR_CR1_DBP_Msk
DECL|PWR_CR1_DBP_Pos|macro|PWR_CR1_DBP_Pos
DECL|PWR_CR1_DBP|macro|PWR_CR1_DBP
DECL|PWR_CR1_LPMS_Msk|macro|PWR_CR1_LPMS_Msk
DECL|PWR_CR1_LPMS_Pos|macro|PWR_CR1_LPMS_Pos
DECL|PWR_CR1_LPMS_SHUTDOWN_Msk|macro|PWR_CR1_LPMS_SHUTDOWN_Msk
DECL|PWR_CR1_LPMS_SHUTDOWN_Pos|macro|PWR_CR1_LPMS_SHUTDOWN_Pos
DECL|PWR_CR1_LPMS_SHUTDOWN|macro|PWR_CR1_LPMS_SHUTDOWN
DECL|PWR_CR1_LPMS_STANDBY_Msk|macro|PWR_CR1_LPMS_STANDBY_Msk
DECL|PWR_CR1_LPMS_STANDBY_Pos|macro|PWR_CR1_LPMS_STANDBY_Pos
DECL|PWR_CR1_LPMS_STANDBY|macro|PWR_CR1_LPMS_STANDBY
DECL|PWR_CR1_LPMS_STOP0|macro|PWR_CR1_LPMS_STOP0
DECL|PWR_CR1_LPMS_STOP1_Msk|macro|PWR_CR1_LPMS_STOP1_Msk
DECL|PWR_CR1_LPMS_STOP1_Pos|macro|PWR_CR1_LPMS_STOP1_Pos
DECL|PWR_CR1_LPMS_STOP1|macro|PWR_CR1_LPMS_STOP1
DECL|PWR_CR1_LPMS_STOP2_Msk|macro|PWR_CR1_LPMS_STOP2_Msk
DECL|PWR_CR1_LPMS_STOP2_Pos|macro|PWR_CR1_LPMS_STOP2_Pos
DECL|PWR_CR1_LPMS_STOP2|macro|PWR_CR1_LPMS_STOP2
DECL|PWR_CR1_LPMS|macro|PWR_CR1_LPMS
DECL|PWR_CR1_LPR_Msk|macro|PWR_CR1_LPR_Msk
DECL|PWR_CR1_LPR_Pos|macro|PWR_CR1_LPR_Pos
DECL|PWR_CR1_LPR|macro|PWR_CR1_LPR
DECL|PWR_CR1_VOS_0|macro|PWR_CR1_VOS_0
DECL|PWR_CR1_VOS_1|macro|PWR_CR1_VOS_1
DECL|PWR_CR1_VOS_Msk|macro|PWR_CR1_VOS_Msk
DECL|PWR_CR1_VOS_Pos|macro|PWR_CR1_VOS_Pos
DECL|PWR_CR1_VOS|macro|PWR_CR1_VOS
DECL|PWR_CR2_PLS_LEV0|macro|PWR_CR2_PLS_LEV0
DECL|PWR_CR2_PLS_LEV1_Msk|macro|PWR_CR2_PLS_LEV1_Msk
DECL|PWR_CR2_PLS_LEV1_Pos|macro|PWR_CR2_PLS_LEV1_Pos
DECL|PWR_CR2_PLS_LEV1|macro|PWR_CR2_PLS_LEV1
DECL|PWR_CR2_PLS_LEV2_Msk|macro|PWR_CR2_PLS_LEV2_Msk
DECL|PWR_CR2_PLS_LEV2_Pos|macro|PWR_CR2_PLS_LEV2_Pos
DECL|PWR_CR2_PLS_LEV2|macro|PWR_CR2_PLS_LEV2
DECL|PWR_CR2_PLS_LEV3_Msk|macro|PWR_CR2_PLS_LEV3_Msk
DECL|PWR_CR2_PLS_LEV3_Pos|macro|PWR_CR2_PLS_LEV3_Pos
DECL|PWR_CR2_PLS_LEV3|macro|PWR_CR2_PLS_LEV3
DECL|PWR_CR2_PLS_LEV4_Msk|macro|PWR_CR2_PLS_LEV4_Msk
DECL|PWR_CR2_PLS_LEV4_Pos|macro|PWR_CR2_PLS_LEV4_Pos
DECL|PWR_CR2_PLS_LEV4|macro|PWR_CR2_PLS_LEV4
DECL|PWR_CR2_PLS_LEV5_Msk|macro|PWR_CR2_PLS_LEV5_Msk
DECL|PWR_CR2_PLS_LEV5_Pos|macro|PWR_CR2_PLS_LEV5_Pos
DECL|PWR_CR2_PLS_LEV5|macro|PWR_CR2_PLS_LEV5
DECL|PWR_CR2_PLS_LEV6_Msk|macro|PWR_CR2_PLS_LEV6_Msk
DECL|PWR_CR2_PLS_LEV6_Pos|macro|PWR_CR2_PLS_LEV6_Pos
DECL|PWR_CR2_PLS_LEV6|macro|PWR_CR2_PLS_LEV6
DECL|PWR_CR2_PLS_LEV7_Msk|macro|PWR_CR2_PLS_LEV7_Msk
DECL|PWR_CR2_PLS_LEV7_Pos|macro|PWR_CR2_PLS_LEV7_Pos
DECL|PWR_CR2_PLS_LEV7|macro|PWR_CR2_PLS_LEV7
DECL|PWR_CR2_PLS_Msk|macro|PWR_CR2_PLS_Msk
DECL|PWR_CR2_PLS_Pos|macro|PWR_CR2_PLS_Pos
DECL|PWR_CR2_PLS|macro|PWR_CR2_PLS
DECL|PWR_CR2_PVDE_Msk|macro|PWR_CR2_PVDE_Msk
DECL|PWR_CR2_PVDE_Pos|macro|PWR_CR2_PVDE_Pos
DECL|PWR_CR2_PVDE|macro|PWR_CR2_PVDE
DECL|PWR_CR2_PVME3_Msk|macro|PWR_CR2_PVME3_Msk
DECL|PWR_CR2_PVME3_Pos|macro|PWR_CR2_PVME3_Pos
DECL|PWR_CR2_PVME3|macro|PWR_CR2_PVME3
DECL|PWR_CR2_PVME4_Msk|macro|PWR_CR2_PVME4_Msk
DECL|PWR_CR2_PVME4_Pos|macro|PWR_CR2_PVME4_Pos
DECL|PWR_CR2_PVME4|macro|PWR_CR2_PVME4
DECL|PWR_CR2_PVME_Msk|macro|PWR_CR2_PVME_Msk
DECL|PWR_CR2_PVME_Pos|macro|PWR_CR2_PVME_Pos
DECL|PWR_CR2_PVME|macro|PWR_CR2_PVME
DECL|PWR_CR2_USV_Msk|macro|PWR_CR2_USV_Msk
DECL|PWR_CR2_USV_Pos|macro|PWR_CR2_USV_Pos
DECL|PWR_CR2_USV|macro|PWR_CR2_USV
DECL|PWR_CR3_APC_Msk|macro|PWR_CR3_APC_Msk
DECL|PWR_CR3_APC_Pos|macro|PWR_CR3_APC_Pos
DECL|PWR_CR3_APC|macro|PWR_CR3_APC
DECL|PWR_CR3_EIWF_Msk|macro|PWR_CR3_EIWF_Msk
DECL|PWR_CR3_EIWF_Pos|macro|PWR_CR3_EIWF_Pos
DECL|PWR_CR3_EIWF|macro|PWR_CR3_EIWF
DECL|PWR_CR3_EIWUL_Msk|macro|PWR_CR3_EIWUL_Msk
DECL|PWR_CR3_EIWUL_Pos|macro|PWR_CR3_EIWUL_Pos
DECL|PWR_CR3_EIWUL|macro|PWR_CR3_EIWUL
DECL|PWR_CR3_EWUP1_Msk|macro|PWR_CR3_EWUP1_Msk
DECL|PWR_CR3_EWUP1_Pos|macro|PWR_CR3_EWUP1_Pos
DECL|PWR_CR3_EWUP1|macro|PWR_CR3_EWUP1
DECL|PWR_CR3_EWUP2_Msk|macro|PWR_CR3_EWUP2_Msk
DECL|PWR_CR3_EWUP2_Pos|macro|PWR_CR3_EWUP2_Pos
DECL|PWR_CR3_EWUP2|macro|PWR_CR3_EWUP2
DECL|PWR_CR3_EWUP3_Msk|macro|PWR_CR3_EWUP3_Msk
DECL|PWR_CR3_EWUP3_Pos|macro|PWR_CR3_EWUP3_Pos
DECL|PWR_CR3_EWUP3|macro|PWR_CR3_EWUP3
DECL|PWR_CR3_EWUP4_Msk|macro|PWR_CR3_EWUP4_Msk
DECL|PWR_CR3_EWUP4_Pos|macro|PWR_CR3_EWUP4_Pos
DECL|PWR_CR3_EWUP4|macro|PWR_CR3_EWUP4
DECL|PWR_CR3_EWUP5_Msk|macro|PWR_CR3_EWUP5_Msk
DECL|PWR_CR3_EWUP5_Pos|macro|PWR_CR3_EWUP5_Pos
DECL|PWR_CR3_EWUP5|macro|PWR_CR3_EWUP5
DECL|PWR_CR3_EWUP_Msk|macro|PWR_CR3_EWUP_Msk
DECL|PWR_CR3_EWUP_Pos|macro|PWR_CR3_EWUP_Pos
DECL|PWR_CR3_EWUP|macro|PWR_CR3_EWUP
DECL|PWR_CR3_RRS_Msk|macro|PWR_CR3_RRS_Msk
DECL|PWR_CR3_RRS_Pos|macro|PWR_CR3_RRS_Pos
DECL|PWR_CR3_RRS|macro|PWR_CR3_RRS
DECL|PWR_CR4_VBE_Msk|macro|PWR_CR4_VBE_Msk
DECL|PWR_CR4_VBE_Pos|macro|PWR_CR4_VBE_Pos
DECL|PWR_CR4_VBE|macro|PWR_CR4_VBE
DECL|PWR_CR4_VBRS_Msk|macro|PWR_CR4_VBRS_Msk
DECL|PWR_CR4_VBRS_Pos|macro|PWR_CR4_VBRS_Pos
DECL|PWR_CR4_VBRS|macro|PWR_CR4_VBRS
DECL|PWR_CR4_WP1_Msk|macro|PWR_CR4_WP1_Msk
DECL|PWR_CR4_WP1_Pos|macro|PWR_CR4_WP1_Pos
DECL|PWR_CR4_WP1|macro|PWR_CR4_WP1
DECL|PWR_CR4_WP2_Msk|macro|PWR_CR4_WP2_Msk
DECL|PWR_CR4_WP2_Pos|macro|PWR_CR4_WP2_Pos
DECL|PWR_CR4_WP2|macro|PWR_CR4_WP2
DECL|PWR_CR4_WP3_Msk|macro|PWR_CR4_WP3_Msk
DECL|PWR_CR4_WP3_Pos|macro|PWR_CR4_WP3_Pos
DECL|PWR_CR4_WP3|macro|PWR_CR4_WP3
DECL|PWR_CR4_WP4_Msk|macro|PWR_CR4_WP4_Msk
DECL|PWR_CR4_WP4_Pos|macro|PWR_CR4_WP4_Pos
DECL|PWR_CR4_WP4|macro|PWR_CR4_WP4
DECL|PWR_CR4_WP5_Msk|macro|PWR_CR4_WP5_Msk
DECL|PWR_CR4_WP5_Pos|macro|PWR_CR4_WP5_Pos
DECL|PWR_CR4_WP5|macro|PWR_CR4_WP5
DECL|PWR_PDCRA_PA0_Msk|macro|PWR_PDCRA_PA0_Msk
DECL|PWR_PDCRA_PA0_Pos|macro|PWR_PDCRA_PA0_Pos
DECL|PWR_PDCRA_PA0|macro|PWR_PDCRA_PA0
DECL|PWR_PDCRA_PA10_Msk|macro|PWR_PDCRA_PA10_Msk
DECL|PWR_PDCRA_PA10_Pos|macro|PWR_PDCRA_PA10_Pos
DECL|PWR_PDCRA_PA10|macro|PWR_PDCRA_PA10
DECL|PWR_PDCRA_PA11_Msk|macro|PWR_PDCRA_PA11_Msk
DECL|PWR_PDCRA_PA11_Pos|macro|PWR_PDCRA_PA11_Pos
DECL|PWR_PDCRA_PA11|macro|PWR_PDCRA_PA11
DECL|PWR_PDCRA_PA12_Msk|macro|PWR_PDCRA_PA12_Msk
DECL|PWR_PDCRA_PA12_Pos|macro|PWR_PDCRA_PA12_Pos
DECL|PWR_PDCRA_PA12|macro|PWR_PDCRA_PA12
DECL|PWR_PDCRA_PA14_Msk|macro|PWR_PDCRA_PA14_Msk
DECL|PWR_PDCRA_PA14_Pos|macro|PWR_PDCRA_PA14_Pos
DECL|PWR_PDCRA_PA14|macro|PWR_PDCRA_PA14
DECL|PWR_PDCRA_PA1_Msk|macro|PWR_PDCRA_PA1_Msk
DECL|PWR_PDCRA_PA1_Pos|macro|PWR_PDCRA_PA1_Pos
DECL|PWR_PDCRA_PA1|macro|PWR_PDCRA_PA1
DECL|PWR_PDCRA_PA2_Msk|macro|PWR_PDCRA_PA2_Msk
DECL|PWR_PDCRA_PA2_Pos|macro|PWR_PDCRA_PA2_Pos
DECL|PWR_PDCRA_PA2|macro|PWR_PDCRA_PA2
DECL|PWR_PDCRA_PA3_Msk|macro|PWR_PDCRA_PA3_Msk
DECL|PWR_PDCRA_PA3_Pos|macro|PWR_PDCRA_PA3_Pos
DECL|PWR_PDCRA_PA3|macro|PWR_PDCRA_PA3
DECL|PWR_PDCRA_PA4_Msk|macro|PWR_PDCRA_PA4_Msk
DECL|PWR_PDCRA_PA4_Pos|macro|PWR_PDCRA_PA4_Pos
DECL|PWR_PDCRA_PA4|macro|PWR_PDCRA_PA4
DECL|PWR_PDCRA_PA5_Msk|macro|PWR_PDCRA_PA5_Msk
DECL|PWR_PDCRA_PA5_Pos|macro|PWR_PDCRA_PA5_Pos
DECL|PWR_PDCRA_PA5|macro|PWR_PDCRA_PA5
DECL|PWR_PDCRA_PA6_Msk|macro|PWR_PDCRA_PA6_Msk
DECL|PWR_PDCRA_PA6_Pos|macro|PWR_PDCRA_PA6_Pos
DECL|PWR_PDCRA_PA6|macro|PWR_PDCRA_PA6
DECL|PWR_PDCRA_PA7_Msk|macro|PWR_PDCRA_PA7_Msk
DECL|PWR_PDCRA_PA7_Pos|macro|PWR_PDCRA_PA7_Pos
DECL|PWR_PDCRA_PA7|macro|PWR_PDCRA_PA7
DECL|PWR_PDCRA_PA8_Msk|macro|PWR_PDCRA_PA8_Msk
DECL|PWR_PDCRA_PA8_Pos|macro|PWR_PDCRA_PA8_Pos
DECL|PWR_PDCRA_PA8|macro|PWR_PDCRA_PA8
DECL|PWR_PDCRA_PA9_Msk|macro|PWR_PDCRA_PA9_Msk
DECL|PWR_PDCRA_PA9_Pos|macro|PWR_PDCRA_PA9_Pos
DECL|PWR_PDCRA_PA9|macro|PWR_PDCRA_PA9
DECL|PWR_PDCRB_PB0_Msk|macro|PWR_PDCRB_PB0_Msk
DECL|PWR_PDCRB_PB0_Pos|macro|PWR_PDCRB_PB0_Pos
DECL|PWR_PDCRB_PB0|macro|PWR_PDCRB_PB0
DECL|PWR_PDCRB_PB1_Msk|macro|PWR_PDCRB_PB1_Msk
DECL|PWR_PDCRB_PB1_Pos|macro|PWR_PDCRB_PB1_Pos
DECL|PWR_PDCRB_PB1|macro|PWR_PDCRB_PB1
DECL|PWR_PDCRB_PB3_Msk|macro|PWR_PDCRB_PB3_Msk
DECL|PWR_PDCRB_PB3_Pos|macro|PWR_PDCRB_PB3_Pos
DECL|PWR_PDCRB_PB3|macro|PWR_PDCRB_PB3
DECL|PWR_PDCRB_PB5_Msk|macro|PWR_PDCRB_PB5_Msk
DECL|PWR_PDCRB_PB5_Pos|macro|PWR_PDCRB_PB5_Pos
DECL|PWR_PDCRB_PB5|macro|PWR_PDCRB_PB5
DECL|PWR_PDCRB_PB6_Msk|macro|PWR_PDCRB_PB6_Msk
DECL|PWR_PDCRB_PB6_Pos|macro|PWR_PDCRB_PB6_Pos
DECL|PWR_PDCRB_PB6|macro|PWR_PDCRB_PB6
DECL|PWR_PDCRB_PB7_Msk|macro|PWR_PDCRB_PB7_Msk
DECL|PWR_PDCRB_PB7_Pos|macro|PWR_PDCRB_PB7_Pos
DECL|PWR_PDCRB_PB7|macro|PWR_PDCRB_PB7
DECL|PWR_PDCRC_PC14_Msk|macro|PWR_PDCRC_PC14_Msk
DECL|PWR_PDCRC_PC14_Pos|macro|PWR_PDCRC_PC14_Pos
DECL|PWR_PDCRC_PC14|macro|PWR_PDCRC_PC14
DECL|PWR_PDCRC_PC15_Msk|macro|PWR_PDCRC_PC15_Msk
DECL|PWR_PDCRC_PC15_Pos|macro|PWR_PDCRC_PC15_Pos
DECL|PWR_PDCRC_PC15|macro|PWR_PDCRC_PC15
DECL|PWR_PDCRH_PH3_Msk|macro|PWR_PDCRH_PH3_Msk
DECL|PWR_PDCRH_PH3_Pos|macro|PWR_PDCRH_PH3_Pos
DECL|PWR_PDCRH_PH3|macro|PWR_PDCRH_PH3
DECL|PWR_PUCRA_PA0_Msk|macro|PWR_PUCRA_PA0_Msk
DECL|PWR_PUCRA_PA0_Pos|macro|PWR_PUCRA_PA0_Pos
DECL|PWR_PUCRA_PA0|macro|PWR_PUCRA_PA0
DECL|PWR_PUCRA_PA10_Msk|macro|PWR_PUCRA_PA10_Msk
DECL|PWR_PUCRA_PA10_Pos|macro|PWR_PUCRA_PA10_Pos
DECL|PWR_PUCRA_PA10|macro|PWR_PUCRA_PA10
DECL|PWR_PUCRA_PA11_Msk|macro|PWR_PUCRA_PA11_Msk
DECL|PWR_PUCRA_PA11_Pos|macro|PWR_PUCRA_PA11_Pos
DECL|PWR_PUCRA_PA11|macro|PWR_PUCRA_PA11
DECL|PWR_PUCRA_PA12_Msk|macro|PWR_PUCRA_PA12_Msk
DECL|PWR_PUCRA_PA12_Pos|macro|PWR_PUCRA_PA12_Pos
DECL|PWR_PUCRA_PA12|macro|PWR_PUCRA_PA12
DECL|PWR_PUCRA_PA13_Msk|macro|PWR_PUCRA_PA13_Msk
DECL|PWR_PUCRA_PA13_Pos|macro|PWR_PUCRA_PA13_Pos
DECL|PWR_PUCRA_PA13|macro|PWR_PUCRA_PA13
DECL|PWR_PUCRA_PA15_Msk|macro|PWR_PUCRA_PA15_Msk
DECL|PWR_PUCRA_PA15_Pos|macro|PWR_PUCRA_PA15_Pos
DECL|PWR_PUCRA_PA15|macro|PWR_PUCRA_PA15
DECL|PWR_PUCRA_PA1_Msk|macro|PWR_PUCRA_PA1_Msk
DECL|PWR_PUCRA_PA1_Pos|macro|PWR_PUCRA_PA1_Pos
DECL|PWR_PUCRA_PA1|macro|PWR_PUCRA_PA1
DECL|PWR_PUCRA_PA2_Msk|macro|PWR_PUCRA_PA2_Msk
DECL|PWR_PUCRA_PA2_Pos|macro|PWR_PUCRA_PA2_Pos
DECL|PWR_PUCRA_PA2|macro|PWR_PUCRA_PA2
DECL|PWR_PUCRA_PA3_Msk|macro|PWR_PUCRA_PA3_Msk
DECL|PWR_PUCRA_PA3_Pos|macro|PWR_PUCRA_PA3_Pos
DECL|PWR_PUCRA_PA3|macro|PWR_PUCRA_PA3
DECL|PWR_PUCRA_PA4_Msk|macro|PWR_PUCRA_PA4_Msk
DECL|PWR_PUCRA_PA4_Pos|macro|PWR_PUCRA_PA4_Pos
DECL|PWR_PUCRA_PA4|macro|PWR_PUCRA_PA4
DECL|PWR_PUCRA_PA5_Msk|macro|PWR_PUCRA_PA5_Msk
DECL|PWR_PUCRA_PA5_Pos|macro|PWR_PUCRA_PA5_Pos
DECL|PWR_PUCRA_PA5|macro|PWR_PUCRA_PA5
DECL|PWR_PUCRA_PA6_Msk|macro|PWR_PUCRA_PA6_Msk
DECL|PWR_PUCRA_PA6_Pos|macro|PWR_PUCRA_PA6_Pos
DECL|PWR_PUCRA_PA6|macro|PWR_PUCRA_PA6
DECL|PWR_PUCRA_PA7_Msk|macro|PWR_PUCRA_PA7_Msk
DECL|PWR_PUCRA_PA7_Pos|macro|PWR_PUCRA_PA7_Pos
DECL|PWR_PUCRA_PA7|macro|PWR_PUCRA_PA7
DECL|PWR_PUCRA_PA8_Msk|macro|PWR_PUCRA_PA8_Msk
DECL|PWR_PUCRA_PA8_Pos|macro|PWR_PUCRA_PA8_Pos
DECL|PWR_PUCRA_PA8|macro|PWR_PUCRA_PA8
DECL|PWR_PUCRA_PA9_Msk|macro|PWR_PUCRA_PA9_Msk
DECL|PWR_PUCRA_PA9_Pos|macro|PWR_PUCRA_PA9_Pos
DECL|PWR_PUCRA_PA9|macro|PWR_PUCRA_PA9
DECL|PWR_PUCRB_PB0_Msk|macro|PWR_PUCRB_PB0_Msk
DECL|PWR_PUCRB_PB0_Pos|macro|PWR_PUCRB_PB0_Pos
DECL|PWR_PUCRB_PB0|macro|PWR_PUCRB_PB0
DECL|PWR_PUCRB_PB1_Msk|macro|PWR_PUCRB_PB1_Msk
DECL|PWR_PUCRB_PB1_Pos|macro|PWR_PUCRB_PB1_Pos
DECL|PWR_PUCRB_PB1|macro|PWR_PUCRB_PB1
DECL|PWR_PUCRB_PB3_Msk|macro|PWR_PUCRB_PB3_Msk
DECL|PWR_PUCRB_PB3_Pos|macro|PWR_PUCRB_PB3_Pos
DECL|PWR_PUCRB_PB3|macro|PWR_PUCRB_PB3
DECL|PWR_PUCRB_PB4_Msk|macro|PWR_PUCRB_PB4_Msk
DECL|PWR_PUCRB_PB4_Pos|macro|PWR_PUCRB_PB4_Pos
DECL|PWR_PUCRB_PB4|macro|PWR_PUCRB_PB4
DECL|PWR_PUCRB_PB5_Msk|macro|PWR_PUCRB_PB5_Msk
DECL|PWR_PUCRB_PB5_Pos|macro|PWR_PUCRB_PB5_Pos
DECL|PWR_PUCRB_PB5|macro|PWR_PUCRB_PB5
DECL|PWR_PUCRB_PB6_Msk|macro|PWR_PUCRB_PB6_Msk
DECL|PWR_PUCRB_PB6_Pos|macro|PWR_PUCRB_PB6_Pos
DECL|PWR_PUCRB_PB6|macro|PWR_PUCRB_PB6
DECL|PWR_PUCRB_PB7_Msk|macro|PWR_PUCRB_PB7_Msk
DECL|PWR_PUCRB_PB7_Pos|macro|PWR_PUCRB_PB7_Pos
DECL|PWR_PUCRB_PB7|macro|PWR_PUCRB_PB7
DECL|PWR_PUCRC_PC14_Msk|macro|PWR_PUCRC_PC14_Msk
DECL|PWR_PUCRC_PC14_Pos|macro|PWR_PUCRC_PC14_Pos
DECL|PWR_PUCRC_PC14|macro|PWR_PUCRC_PC14
DECL|PWR_PUCRC_PC15_Msk|macro|PWR_PUCRC_PC15_Msk
DECL|PWR_PUCRC_PC15_Pos|macro|PWR_PUCRC_PC15_Pos
DECL|PWR_PUCRC_PC15|macro|PWR_PUCRC_PC15
DECL|PWR_PUCRH_PH3_Msk|macro|PWR_PUCRH_PH3_Msk
DECL|PWR_PUCRH_PH3_Pos|macro|PWR_PUCRH_PH3_Pos
DECL|PWR_PUCRH_PH3|macro|PWR_PUCRH_PH3
DECL|PWR_SCR_CSBF_Msk|macro|PWR_SCR_CSBF_Msk
DECL|PWR_SCR_CSBF_Pos|macro|PWR_SCR_CSBF_Pos
DECL|PWR_SCR_CSBF|macro|PWR_SCR_CSBF
DECL|PWR_SCR_CWUF1_Msk|macro|PWR_SCR_CWUF1_Msk
DECL|PWR_SCR_CWUF1_Pos|macro|PWR_SCR_CWUF1_Pos
DECL|PWR_SCR_CWUF1|macro|PWR_SCR_CWUF1
DECL|PWR_SCR_CWUF2_Msk|macro|PWR_SCR_CWUF2_Msk
DECL|PWR_SCR_CWUF2_Pos|macro|PWR_SCR_CWUF2_Pos
DECL|PWR_SCR_CWUF2|macro|PWR_SCR_CWUF2
DECL|PWR_SCR_CWUF3_Msk|macro|PWR_SCR_CWUF3_Msk
DECL|PWR_SCR_CWUF3_Pos|macro|PWR_SCR_CWUF3_Pos
DECL|PWR_SCR_CWUF3|macro|PWR_SCR_CWUF3
DECL|PWR_SCR_CWUF4_Msk|macro|PWR_SCR_CWUF4_Msk
DECL|PWR_SCR_CWUF4_Pos|macro|PWR_SCR_CWUF4_Pos
DECL|PWR_SCR_CWUF4|macro|PWR_SCR_CWUF4
DECL|PWR_SCR_CWUF5_Msk|macro|PWR_SCR_CWUF5_Msk
DECL|PWR_SCR_CWUF5_Pos|macro|PWR_SCR_CWUF5_Pos
DECL|PWR_SCR_CWUF5|macro|PWR_SCR_CWUF5
DECL|PWR_SCR_CWUF_Msk|macro|PWR_SCR_CWUF_Msk
DECL|PWR_SCR_CWUF_Pos|macro|PWR_SCR_CWUF_Pos
DECL|PWR_SCR_CWUF|macro|PWR_SCR_CWUF
DECL|PWR_SR1_SBF_Msk|macro|PWR_SR1_SBF_Msk
DECL|PWR_SR1_SBF_Pos|macro|PWR_SR1_SBF_Pos
DECL|PWR_SR1_SBF|macro|PWR_SR1_SBF
DECL|PWR_SR1_WUF1_Msk|macro|PWR_SR1_WUF1_Msk
DECL|PWR_SR1_WUF1_Pos|macro|PWR_SR1_WUF1_Pos
DECL|PWR_SR1_WUF1|macro|PWR_SR1_WUF1
DECL|PWR_SR1_WUF2_Msk|macro|PWR_SR1_WUF2_Msk
DECL|PWR_SR1_WUF2_Pos|macro|PWR_SR1_WUF2_Pos
DECL|PWR_SR1_WUF2|macro|PWR_SR1_WUF2
DECL|PWR_SR1_WUF3_Msk|macro|PWR_SR1_WUF3_Msk
DECL|PWR_SR1_WUF3_Pos|macro|PWR_SR1_WUF3_Pos
DECL|PWR_SR1_WUF3|macro|PWR_SR1_WUF3
DECL|PWR_SR1_WUF4_Msk|macro|PWR_SR1_WUF4_Msk
DECL|PWR_SR1_WUF4_Pos|macro|PWR_SR1_WUF4_Pos
DECL|PWR_SR1_WUF4|macro|PWR_SR1_WUF4
DECL|PWR_SR1_WUF5_Msk|macro|PWR_SR1_WUF5_Msk
DECL|PWR_SR1_WUF5_Pos|macro|PWR_SR1_WUF5_Pos
DECL|PWR_SR1_WUF5|macro|PWR_SR1_WUF5
DECL|PWR_SR1_WUFI_Msk|macro|PWR_SR1_WUFI_Msk
DECL|PWR_SR1_WUFI_Pos|macro|PWR_SR1_WUFI_Pos
DECL|PWR_SR1_WUFI|macro|PWR_SR1_WUFI
DECL|PWR_SR1_WUF_Msk|macro|PWR_SR1_WUF_Msk
DECL|PWR_SR1_WUF_Pos|macro|PWR_SR1_WUF_Pos
DECL|PWR_SR1_WUF|macro|PWR_SR1_WUF
DECL|PWR_SR2_PVDO_Msk|macro|PWR_SR2_PVDO_Msk
DECL|PWR_SR2_PVDO_Pos|macro|PWR_SR2_PVDO_Pos
DECL|PWR_SR2_PVDO|macro|PWR_SR2_PVDO
DECL|PWR_SR2_PVMO3_Msk|macro|PWR_SR2_PVMO3_Msk
DECL|PWR_SR2_PVMO3_Pos|macro|PWR_SR2_PVMO3_Pos
DECL|PWR_SR2_PVMO3|macro|PWR_SR2_PVMO3
DECL|PWR_SR2_PVMO4_Msk|macro|PWR_SR2_PVMO4_Msk
DECL|PWR_SR2_PVMO4_Pos|macro|PWR_SR2_PVMO4_Pos
DECL|PWR_SR2_PVMO4|macro|PWR_SR2_PVMO4
DECL|PWR_SR2_REGLPF_Msk|macro|PWR_SR2_REGLPF_Msk
DECL|PWR_SR2_REGLPF_Pos|macro|PWR_SR2_REGLPF_Pos
DECL|PWR_SR2_REGLPF|macro|PWR_SR2_REGLPF
DECL|PWR_SR2_REGLPS_Msk|macro|PWR_SR2_REGLPS_Msk
DECL|PWR_SR2_REGLPS_Pos|macro|PWR_SR2_REGLPS_Pos
DECL|PWR_SR2_REGLPS|macro|PWR_SR2_REGLPS
DECL|PWR_SR2_VOSF_Msk|macro|PWR_SR2_VOSF_Msk
DECL|PWR_SR2_VOSF_Pos|macro|PWR_SR2_VOSF_Pos
DECL|PWR_SR2_VOSF|macro|PWR_SR2_VOSF
DECL|PWR_TypeDef|typedef|} PWR_TypeDef;
DECL|PWR|macro|PWR
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
DECL|QSPI_BASE|macro|QSPI_BASE
DECL|QSPI_R_BASE|macro|QSPI_R_BASE
DECL|QUADSPI_ABR_ALTERNATE_Msk|macro|QUADSPI_ABR_ALTERNATE_Msk
DECL|QUADSPI_ABR_ALTERNATE_Pos|macro|QUADSPI_ABR_ALTERNATE_Pos
DECL|QUADSPI_ABR_ALTERNATE|macro|QUADSPI_ABR_ALTERNATE
DECL|QUADSPI_AR_ADDRESS_Msk|macro|QUADSPI_AR_ADDRESS_Msk
DECL|QUADSPI_AR_ADDRESS_Pos|macro|QUADSPI_AR_ADDRESS_Pos
DECL|QUADSPI_AR_ADDRESS|macro|QUADSPI_AR_ADDRESS
DECL|QUADSPI_CCR_ABMODE_0|macro|QUADSPI_CCR_ABMODE_0
DECL|QUADSPI_CCR_ABMODE_1|macro|QUADSPI_CCR_ABMODE_1
DECL|QUADSPI_CCR_ABMODE_Msk|macro|QUADSPI_CCR_ABMODE_Msk
DECL|QUADSPI_CCR_ABMODE_Pos|macro|QUADSPI_CCR_ABMODE_Pos
DECL|QUADSPI_CCR_ABMODE|macro|QUADSPI_CCR_ABMODE
DECL|QUADSPI_CCR_ABSIZE_0|macro|QUADSPI_CCR_ABSIZE_0
DECL|QUADSPI_CCR_ABSIZE_1|macro|QUADSPI_CCR_ABSIZE_1
DECL|QUADSPI_CCR_ABSIZE_Msk|macro|QUADSPI_CCR_ABSIZE_Msk
DECL|QUADSPI_CCR_ABSIZE_Pos|macro|QUADSPI_CCR_ABSIZE_Pos
DECL|QUADSPI_CCR_ABSIZE|macro|QUADSPI_CCR_ABSIZE
DECL|QUADSPI_CCR_ADMODE_0|macro|QUADSPI_CCR_ADMODE_0
DECL|QUADSPI_CCR_ADMODE_1|macro|QUADSPI_CCR_ADMODE_1
DECL|QUADSPI_CCR_ADMODE_Msk|macro|QUADSPI_CCR_ADMODE_Msk
DECL|QUADSPI_CCR_ADMODE_Pos|macro|QUADSPI_CCR_ADMODE_Pos
DECL|QUADSPI_CCR_ADMODE|macro|QUADSPI_CCR_ADMODE
DECL|QUADSPI_CCR_ADSIZE_0|macro|QUADSPI_CCR_ADSIZE_0
DECL|QUADSPI_CCR_ADSIZE_1|macro|QUADSPI_CCR_ADSIZE_1
DECL|QUADSPI_CCR_ADSIZE_Msk|macro|QUADSPI_CCR_ADSIZE_Msk
DECL|QUADSPI_CCR_ADSIZE_Pos|macro|QUADSPI_CCR_ADSIZE_Pos
DECL|QUADSPI_CCR_ADSIZE|macro|QUADSPI_CCR_ADSIZE
DECL|QUADSPI_CCR_DCYC_Msk|macro|QUADSPI_CCR_DCYC_Msk
DECL|QUADSPI_CCR_DCYC_Pos|macro|QUADSPI_CCR_DCYC_Pos
DECL|QUADSPI_CCR_DCYC|macro|QUADSPI_CCR_DCYC
DECL|QUADSPI_CCR_DDRM_Msk|macro|QUADSPI_CCR_DDRM_Msk
DECL|QUADSPI_CCR_DDRM_Pos|macro|QUADSPI_CCR_DDRM_Pos
DECL|QUADSPI_CCR_DDRM|macro|QUADSPI_CCR_DDRM
DECL|QUADSPI_CCR_DHHC_Msk|macro|QUADSPI_CCR_DHHC_Msk
DECL|QUADSPI_CCR_DHHC_Pos|macro|QUADSPI_CCR_DHHC_Pos
DECL|QUADSPI_CCR_DHHC|macro|QUADSPI_CCR_DHHC
DECL|QUADSPI_CCR_DMODE_0|macro|QUADSPI_CCR_DMODE_0
DECL|QUADSPI_CCR_DMODE_1|macro|QUADSPI_CCR_DMODE_1
DECL|QUADSPI_CCR_DMODE_Msk|macro|QUADSPI_CCR_DMODE_Msk
DECL|QUADSPI_CCR_DMODE_Pos|macro|QUADSPI_CCR_DMODE_Pos
DECL|QUADSPI_CCR_DMODE|macro|QUADSPI_CCR_DMODE
DECL|QUADSPI_CCR_FMODE_0|macro|QUADSPI_CCR_FMODE_0
DECL|QUADSPI_CCR_FMODE_1|macro|QUADSPI_CCR_FMODE_1
DECL|QUADSPI_CCR_FMODE_Msk|macro|QUADSPI_CCR_FMODE_Msk
DECL|QUADSPI_CCR_FMODE_Pos|macro|QUADSPI_CCR_FMODE_Pos
DECL|QUADSPI_CCR_FMODE|macro|QUADSPI_CCR_FMODE
DECL|QUADSPI_CCR_IMODE_0|macro|QUADSPI_CCR_IMODE_0
DECL|QUADSPI_CCR_IMODE_1|macro|QUADSPI_CCR_IMODE_1
DECL|QUADSPI_CCR_IMODE_Msk|macro|QUADSPI_CCR_IMODE_Msk
DECL|QUADSPI_CCR_IMODE_Pos|macro|QUADSPI_CCR_IMODE_Pos
DECL|QUADSPI_CCR_IMODE|macro|QUADSPI_CCR_IMODE
DECL|QUADSPI_CCR_INSTRUCTION_Msk|macro|QUADSPI_CCR_INSTRUCTION_Msk
DECL|QUADSPI_CCR_INSTRUCTION_Pos|macro|QUADSPI_CCR_INSTRUCTION_Pos
DECL|QUADSPI_CCR_INSTRUCTION|macro|QUADSPI_CCR_INSTRUCTION
DECL|QUADSPI_CCR_SIOO_Msk|macro|QUADSPI_CCR_SIOO_Msk
DECL|QUADSPI_CCR_SIOO_Pos|macro|QUADSPI_CCR_SIOO_Pos
DECL|QUADSPI_CCR_SIOO|macro|QUADSPI_CCR_SIOO
DECL|QUADSPI_CR_ABORT_Msk|macro|QUADSPI_CR_ABORT_Msk
DECL|QUADSPI_CR_ABORT_Pos|macro|QUADSPI_CR_ABORT_Pos
DECL|QUADSPI_CR_ABORT|macro|QUADSPI_CR_ABORT
DECL|QUADSPI_CR_APMS_Msk|macro|QUADSPI_CR_APMS_Msk
DECL|QUADSPI_CR_APMS_Pos|macro|QUADSPI_CR_APMS_Pos
DECL|QUADSPI_CR_APMS|macro|QUADSPI_CR_APMS
DECL|QUADSPI_CR_DFM_Msk|macro|QUADSPI_CR_DFM_Msk
DECL|QUADSPI_CR_DFM_Pos|macro|QUADSPI_CR_DFM_Pos
DECL|QUADSPI_CR_DFM|macro|QUADSPI_CR_DFM
DECL|QUADSPI_CR_DMAEN_Msk|macro|QUADSPI_CR_DMAEN_Msk
DECL|QUADSPI_CR_DMAEN_Pos|macro|QUADSPI_CR_DMAEN_Pos
DECL|QUADSPI_CR_DMAEN|macro|QUADSPI_CR_DMAEN
DECL|QUADSPI_CR_EN_Msk|macro|QUADSPI_CR_EN_Msk
DECL|QUADSPI_CR_EN_Pos|macro|QUADSPI_CR_EN_Pos
DECL|QUADSPI_CR_EN|macro|QUADSPI_CR_EN
DECL|QUADSPI_CR_FSEL_Msk|macro|QUADSPI_CR_FSEL_Msk
DECL|QUADSPI_CR_FSEL_Pos|macro|QUADSPI_CR_FSEL_Pos
DECL|QUADSPI_CR_FSEL|macro|QUADSPI_CR_FSEL
DECL|QUADSPI_CR_FTHRES_Msk|macro|QUADSPI_CR_FTHRES_Msk
DECL|QUADSPI_CR_FTHRES_Pos|macro|QUADSPI_CR_FTHRES_Pos
DECL|QUADSPI_CR_FTHRES|macro|QUADSPI_CR_FTHRES
DECL|QUADSPI_CR_FTIE_Msk|macro|QUADSPI_CR_FTIE_Msk
DECL|QUADSPI_CR_FTIE_Pos|macro|QUADSPI_CR_FTIE_Pos
DECL|QUADSPI_CR_FTIE|macro|QUADSPI_CR_FTIE
DECL|QUADSPI_CR_PMM_Msk|macro|QUADSPI_CR_PMM_Msk
DECL|QUADSPI_CR_PMM_Pos|macro|QUADSPI_CR_PMM_Pos
DECL|QUADSPI_CR_PMM|macro|QUADSPI_CR_PMM
DECL|QUADSPI_CR_PRESCALER_Msk|macro|QUADSPI_CR_PRESCALER_Msk
DECL|QUADSPI_CR_PRESCALER_Pos|macro|QUADSPI_CR_PRESCALER_Pos
DECL|QUADSPI_CR_PRESCALER|macro|QUADSPI_CR_PRESCALER
DECL|QUADSPI_CR_SMIE_Msk|macro|QUADSPI_CR_SMIE_Msk
DECL|QUADSPI_CR_SMIE_Pos|macro|QUADSPI_CR_SMIE_Pos
DECL|QUADSPI_CR_SMIE|macro|QUADSPI_CR_SMIE
DECL|QUADSPI_CR_SSHIFT_Msk|macro|QUADSPI_CR_SSHIFT_Msk
DECL|QUADSPI_CR_SSHIFT_Pos|macro|QUADSPI_CR_SSHIFT_Pos
DECL|QUADSPI_CR_SSHIFT|macro|QUADSPI_CR_SSHIFT
DECL|QUADSPI_CR_TCEN_Msk|macro|QUADSPI_CR_TCEN_Msk
DECL|QUADSPI_CR_TCEN_Pos|macro|QUADSPI_CR_TCEN_Pos
DECL|QUADSPI_CR_TCEN|macro|QUADSPI_CR_TCEN
DECL|QUADSPI_CR_TCIE_Msk|macro|QUADSPI_CR_TCIE_Msk
DECL|QUADSPI_CR_TCIE_Pos|macro|QUADSPI_CR_TCIE_Pos
DECL|QUADSPI_CR_TCIE|macro|QUADSPI_CR_TCIE
DECL|QUADSPI_CR_TEIE_Msk|macro|QUADSPI_CR_TEIE_Msk
DECL|QUADSPI_CR_TEIE_Pos|macro|QUADSPI_CR_TEIE_Pos
DECL|QUADSPI_CR_TEIE|macro|QUADSPI_CR_TEIE
DECL|QUADSPI_CR_TOIE_Msk|macro|QUADSPI_CR_TOIE_Msk
DECL|QUADSPI_CR_TOIE_Pos|macro|QUADSPI_CR_TOIE_Pos
DECL|QUADSPI_CR_TOIE|macro|QUADSPI_CR_TOIE
DECL|QUADSPI_DCR_CKMODE_Msk|macro|QUADSPI_DCR_CKMODE_Msk
DECL|QUADSPI_DCR_CKMODE_Pos|macro|QUADSPI_DCR_CKMODE_Pos
DECL|QUADSPI_DCR_CKMODE|macro|QUADSPI_DCR_CKMODE
DECL|QUADSPI_DCR_CSHT_0|macro|QUADSPI_DCR_CSHT_0
DECL|QUADSPI_DCR_CSHT_1|macro|QUADSPI_DCR_CSHT_1
DECL|QUADSPI_DCR_CSHT_2|macro|QUADSPI_DCR_CSHT_2
DECL|QUADSPI_DCR_CSHT_Msk|macro|QUADSPI_DCR_CSHT_Msk
DECL|QUADSPI_DCR_CSHT_Pos|macro|QUADSPI_DCR_CSHT_Pos
DECL|QUADSPI_DCR_CSHT|macro|QUADSPI_DCR_CSHT
DECL|QUADSPI_DCR_FSIZE_Msk|macro|QUADSPI_DCR_FSIZE_Msk
DECL|QUADSPI_DCR_FSIZE_Pos|macro|QUADSPI_DCR_FSIZE_Pos
DECL|QUADSPI_DCR_FSIZE|macro|QUADSPI_DCR_FSIZE
DECL|QUADSPI_DLR_DL_Msk|macro|QUADSPI_DLR_DL_Msk
DECL|QUADSPI_DLR_DL_Pos|macro|QUADSPI_DLR_DL_Pos
DECL|QUADSPI_DLR_DL|macro|QUADSPI_DLR_DL
DECL|QUADSPI_DR_DATA_Msk|macro|QUADSPI_DR_DATA_Msk
DECL|QUADSPI_DR_DATA_Pos|macro|QUADSPI_DR_DATA_Pos
DECL|QUADSPI_DR_DATA|macro|QUADSPI_DR_DATA
DECL|QUADSPI_FCR_CSMF_Msk|macro|QUADSPI_FCR_CSMF_Msk
DECL|QUADSPI_FCR_CSMF_Pos|macro|QUADSPI_FCR_CSMF_Pos
DECL|QUADSPI_FCR_CSMF|macro|QUADSPI_FCR_CSMF
DECL|QUADSPI_FCR_CTCF_Msk|macro|QUADSPI_FCR_CTCF_Msk
DECL|QUADSPI_FCR_CTCF_Pos|macro|QUADSPI_FCR_CTCF_Pos
DECL|QUADSPI_FCR_CTCF|macro|QUADSPI_FCR_CTCF
DECL|QUADSPI_FCR_CTEF_Msk|macro|QUADSPI_FCR_CTEF_Msk
DECL|QUADSPI_FCR_CTEF_Pos|macro|QUADSPI_FCR_CTEF_Pos
DECL|QUADSPI_FCR_CTEF|macro|QUADSPI_FCR_CTEF
DECL|QUADSPI_FCR_CTOF_Msk|macro|QUADSPI_FCR_CTOF_Msk
DECL|QUADSPI_FCR_CTOF_Pos|macro|QUADSPI_FCR_CTOF_Pos
DECL|QUADSPI_FCR_CTOF|macro|QUADSPI_FCR_CTOF
DECL|QUADSPI_IRQn|enumerator|QUADSPI_IRQn = 71, /*!< Quad SPI global interrupt */
DECL|QUADSPI_LPTR_TIMEOUT_Msk|macro|QUADSPI_LPTR_TIMEOUT_Msk
DECL|QUADSPI_LPTR_TIMEOUT_Pos|macro|QUADSPI_LPTR_TIMEOUT_Pos
DECL|QUADSPI_LPTR_TIMEOUT|macro|QUADSPI_LPTR_TIMEOUT
DECL|QUADSPI_PIR_INTERVAL_Msk|macro|QUADSPI_PIR_INTERVAL_Msk
DECL|QUADSPI_PIR_INTERVAL_Pos|macro|QUADSPI_PIR_INTERVAL_Pos
DECL|QUADSPI_PIR_INTERVAL|macro|QUADSPI_PIR_INTERVAL
DECL|QUADSPI_PSMAR_MATCH_Msk|macro|QUADSPI_PSMAR_MATCH_Msk
DECL|QUADSPI_PSMAR_MATCH_Pos|macro|QUADSPI_PSMAR_MATCH_Pos
DECL|QUADSPI_PSMAR_MATCH|macro|QUADSPI_PSMAR_MATCH
DECL|QUADSPI_PSMKR_MASK_Msk|macro|QUADSPI_PSMKR_MASK_Msk
DECL|QUADSPI_PSMKR_MASK_Pos|macro|QUADSPI_PSMKR_MASK_Pos
DECL|QUADSPI_PSMKR_MASK|macro|QUADSPI_PSMKR_MASK
DECL|QUADSPI_SR_BUSY_Msk|macro|QUADSPI_SR_BUSY_Msk
DECL|QUADSPI_SR_BUSY_Pos|macro|QUADSPI_SR_BUSY_Pos
DECL|QUADSPI_SR_BUSY|macro|QUADSPI_SR_BUSY
DECL|QUADSPI_SR_FLEVEL_Msk|macro|QUADSPI_SR_FLEVEL_Msk
DECL|QUADSPI_SR_FLEVEL_Pos|macro|QUADSPI_SR_FLEVEL_Pos
DECL|QUADSPI_SR_FLEVEL|macro|QUADSPI_SR_FLEVEL
DECL|QUADSPI_SR_FTF_Msk|macro|QUADSPI_SR_FTF_Msk
DECL|QUADSPI_SR_FTF_Pos|macro|QUADSPI_SR_FTF_Pos
DECL|QUADSPI_SR_FTF|macro|QUADSPI_SR_FTF
DECL|QUADSPI_SR_SMF_Msk|macro|QUADSPI_SR_SMF_Msk
DECL|QUADSPI_SR_SMF_Pos|macro|QUADSPI_SR_SMF_Pos
DECL|QUADSPI_SR_SMF|macro|QUADSPI_SR_SMF
DECL|QUADSPI_SR_TCF_Msk|macro|QUADSPI_SR_TCF_Msk
DECL|QUADSPI_SR_TCF_Pos|macro|QUADSPI_SR_TCF_Pos
DECL|QUADSPI_SR_TCF|macro|QUADSPI_SR_TCF
DECL|QUADSPI_SR_TEF_Msk|macro|QUADSPI_SR_TEF_Msk
DECL|QUADSPI_SR_TEF_Pos|macro|QUADSPI_SR_TEF_Pos
DECL|QUADSPI_SR_TEF|macro|QUADSPI_SR_TEF
DECL|QUADSPI_SR_TOF_Msk|macro|QUADSPI_SR_TOF_Msk
DECL|QUADSPI_SR_TOF_Pos|macro|QUADSPI_SR_TOF_Pos
DECL|QUADSPI_SR_TOF|macro|QUADSPI_SR_TOF
DECL|QUADSPI_TypeDef|typedef|} QUADSPI_TypeDef;
DECL|QUADSPI|macro|QUADSPI
DECL|RCC_AHB1ENR_CRCEN_Msk|macro|RCC_AHB1ENR_CRCEN_Msk
DECL|RCC_AHB1ENR_CRCEN_Pos|macro|RCC_AHB1ENR_CRCEN_Pos
DECL|RCC_AHB1ENR_CRCEN|macro|RCC_AHB1ENR_CRCEN
DECL|RCC_AHB1ENR_DMA1EN_Msk|macro|RCC_AHB1ENR_DMA1EN_Msk
DECL|RCC_AHB1ENR_DMA1EN_Pos|macro|RCC_AHB1ENR_DMA1EN_Pos
DECL|RCC_AHB1ENR_DMA1EN|macro|RCC_AHB1ENR_DMA1EN
DECL|RCC_AHB1ENR_DMA2EN_Msk|macro|RCC_AHB1ENR_DMA2EN_Msk
DECL|RCC_AHB1ENR_DMA2EN_Pos|macro|RCC_AHB1ENR_DMA2EN_Pos
DECL|RCC_AHB1ENR_DMA2EN|macro|RCC_AHB1ENR_DMA2EN
DECL|RCC_AHB1ENR_FLASHEN_Msk|macro|RCC_AHB1ENR_FLASHEN_Msk
DECL|RCC_AHB1ENR_FLASHEN_Pos|macro|RCC_AHB1ENR_FLASHEN_Pos
DECL|RCC_AHB1ENR_FLASHEN|macro|RCC_AHB1ENR_FLASHEN
DECL|RCC_AHB1ENR_TSCEN_Msk|macro|RCC_AHB1ENR_TSCEN_Msk
DECL|RCC_AHB1ENR_TSCEN_Pos|macro|RCC_AHB1ENR_TSCEN_Pos
DECL|RCC_AHB1ENR_TSCEN|macro|RCC_AHB1ENR_TSCEN
DECL|RCC_AHB1RSTR_CRCRST_Msk|macro|RCC_AHB1RSTR_CRCRST_Msk
DECL|RCC_AHB1RSTR_CRCRST_Pos|macro|RCC_AHB1RSTR_CRCRST_Pos
DECL|RCC_AHB1RSTR_CRCRST|macro|RCC_AHB1RSTR_CRCRST
DECL|RCC_AHB1RSTR_DMA1RST_Msk|macro|RCC_AHB1RSTR_DMA1RST_Msk
DECL|RCC_AHB1RSTR_DMA1RST_Pos|macro|RCC_AHB1RSTR_DMA1RST_Pos
DECL|RCC_AHB1RSTR_DMA1RST|macro|RCC_AHB1RSTR_DMA1RST
DECL|RCC_AHB1RSTR_DMA2RST_Msk|macro|RCC_AHB1RSTR_DMA2RST_Msk
DECL|RCC_AHB1RSTR_DMA2RST_Pos|macro|RCC_AHB1RSTR_DMA2RST_Pos
DECL|RCC_AHB1RSTR_DMA2RST|macro|RCC_AHB1RSTR_DMA2RST
DECL|RCC_AHB1RSTR_FLASHRST_Msk|macro|RCC_AHB1RSTR_FLASHRST_Msk
DECL|RCC_AHB1RSTR_FLASHRST_Pos|macro|RCC_AHB1RSTR_FLASHRST_Pos
DECL|RCC_AHB1RSTR_FLASHRST|macro|RCC_AHB1RSTR_FLASHRST
DECL|RCC_AHB1RSTR_TSCRST_Msk|macro|RCC_AHB1RSTR_TSCRST_Msk
DECL|RCC_AHB1RSTR_TSCRST_Pos|macro|RCC_AHB1RSTR_TSCRST_Pos
DECL|RCC_AHB1RSTR_TSCRST|macro|RCC_AHB1RSTR_TSCRST
DECL|RCC_AHB1SMENR_CRCSMEN_Msk|macro|RCC_AHB1SMENR_CRCSMEN_Msk
DECL|RCC_AHB1SMENR_CRCSMEN_Pos|macro|RCC_AHB1SMENR_CRCSMEN_Pos
DECL|RCC_AHB1SMENR_CRCSMEN|macro|RCC_AHB1SMENR_CRCSMEN
DECL|RCC_AHB1SMENR_DMA1SMEN_Msk|macro|RCC_AHB1SMENR_DMA1SMEN_Msk
DECL|RCC_AHB1SMENR_DMA1SMEN_Pos|macro|RCC_AHB1SMENR_DMA1SMEN_Pos
DECL|RCC_AHB1SMENR_DMA1SMEN|macro|RCC_AHB1SMENR_DMA1SMEN
DECL|RCC_AHB1SMENR_DMA2SMEN_Msk|macro|RCC_AHB1SMENR_DMA2SMEN_Msk
DECL|RCC_AHB1SMENR_DMA2SMEN_Pos|macro|RCC_AHB1SMENR_DMA2SMEN_Pos
DECL|RCC_AHB1SMENR_DMA2SMEN|macro|RCC_AHB1SMENR_DMA2SMEN
DECL|RCC_AHB1SMENR_FLASHSMEN_Msk|macro|RCC_AHB1SMENR_FLASHSMEN_Msk
DECL|RCC_AHB1SMENR_FLASHSMEN_Pos|macro|RCC_AHB1SMENR_FLASHSMEN_Pos
DECL|RCC_AHB1SMENR_FLASHSMEN|macro|RCC_AHB1SMENR_FLASHSMEN
DECL|RCC_AHB1SMENR_SRAM1SMEN_Msk|macro|RCC_AHB1SMENR_SRAM1SMEN_Msk
DECL|RCC_AHB1SMENR_SRAM1SMEN_Pos|macro|RCC_AHB1SMENR_SRAM1SMEN_Pos
DECL|RCC_AHB1SMENR_SRAM1SMEN|macro|RCC_AHB1SMENR_SRAM1SMEN
DECL|RCC_AHB1SMENR_TSCSMEN_Msk|macro|RCC_AHB1SMENR_TSCSMEN_Msk
DECL|RCC_AHB1SMENR_TSCSMEN_Pos|macro|RCC_AHB1SMENR_TSCSMEN_Pos
DECL|RCC_AHB1SMENR_TSCSMEN|macro|RCC_AHB1SMENR_TSCSMEN
DECL|RCC_AHB2ENR_ADCEN_Msk|macro|RCC_AHB2ENR_ADCEN_Msk
DECL|RCC_AHB2ENR_ADCEN_Pos|macro|RCC_AHB2ENR_ADCEN_Pos
DECL|RCC_AHB2ENR_ADCEN|macro|RCC_AHB2ENR_ADCEN
DECL|RCC_AHB2ENR_GPIOAEN_Msk|macro|RCC_AHB2ENR_GPIOAEN_Msk
DECL|RCC_AHB2ENR_GPIOAEN_Pos|macro|RCC_AHB2ENR_GPIOAEN_Pos
DECL|RCC_AHB2ENR_GPIOAEN|macro|RCC_AHB2ENR_GPIOAEN
DECL|RCC_AHB2ENR_GPIOBEN_Msk|macro|RCC_AHB2ENR_GPIOBEN_Msk
DECL|RCC_AHB2ENR_GPIOBEN_Pos|macro|RCC_AHB2ENR_GPIOBEN_Pos
DECL|RCC_AHB2ENR_GPIOBEN|macro|RCC_AHB2ENR_GPIOBEN
DECL|RCC_AHB2ENR_GPIOCEN_Msk|macro|RCC_AHB2ENR_GPIOCEN_Msk
DECL|RCC_AHB2ENR_GPIOCEN_Pos|macro|RCC_AHB2ENR_GPIOCEN_Pos
DECL|RCC_AHB2ENR_GPIOCEN|macro|RCC_AHB2ENR_GPIOCEN
DECL|RCC_AHB2ENR_GPIOHEN_Msk|macro|RCC_AHB2ENR_GPIOHEN_Msk
DECL|RCC_AHB2ENR_GPIOHEN_Pos|macro|RCC_AHB2ENR_GPIOHEN_Pos
DECL|RCC_AHB2ENR_GPIOHEN|macro|RCC_AHB2ENR_GPIOHEN
DECL|RCC_AHB2ENR_RNGEN_Msk|macro|RCC_AHB2ENR_RNGEN_Msk
DECL|RCC_AHB2ENR_RNGEN_Pos|macro|RCC_AHB2ENR_RNGEN_Pos
DECL|RCC_AHB2ENR_RNGEN|macro|RCC_AHB2ENR_RNGEN
DECL|RCC_AHB2RSTR_ADCRST_Msk|macro|RCC_AHB2RSTR_ADCRST_Msk
DECL|RCC_AHB2RSTR_ADCRST_Pos|macro|RCC_AHB2RSTR_ADCRST_Pos
DECL|RCC_AHB2RSTR_ADCRST|macro|RCC_AHB2RSTR_ADCRST
DECL|RCC_AHB2RSTR_GPIOARST_Msk|macro|RCC_AHB2RSTR_GPIOARST_Msk
DECL|RCC_AHB2RSTR_GPIOARST_Pos|macro|RCC_AHB2RSTR_GPIOARST_Pos
DECL|RCC_AHB2RSTR_GPIOARST|macro|RCC_AHB2RSTR_GPIOARST
DECL|RCC_AHB2RSTR_GPIOBRST_Msk|macro|RCC_AHB2RSTR_GPIOBRST_Msk
DECL|RCC_AHB2RSTR_GPIOBRST_Pos|macro|RCC_AHB2RSTR_GPIOBRST_Pos
DECL|RCC_AHB2RSTR_GPIOBRST|macro|RCC_AHB2RSTR_GPIOBRST
DECL|RCC_AHB2RSTR_GPIOCRST_Msk|macro|RCC_AHB2RSTR_GPIOCRST_Msk
DECL|RCC_AHB2RSTR_GPIOCRST_Pos|macro|RCC_AHB2RSTR_GPIOCRST_Pos
DECL|RCC_AHB2RSTR_GPIOCRST|macro|RCC_AHB2RSTR_GPIOCRST
DECL|RCC_AHB2RSTR_GPIOHRST_Msk|macro|RCC_AHB2RSTR_GPIOHRST_Msk
DECL|RCC_AHB2RSTR_GPIOHRST_Pos|macro|RCC_AHB2RSTR_GPIOHRST_Pos
DECL|RCC_AHB2RSTR_GPIOHRST|macro|RCC_AHB2RSTR_GPIOHRST
DECL|RCC_AHB2RSTR_RNGRST_Msk|macro|RCC_AHB2RSTR_RNGRST_Msk
DECL|RCC_AHB2RSTR_RNGRST_Pos|macro|RCC_AHB2RSTR_RNGRST_Pos
DECL|RCC_AHB2RSTR_RNGRST|macro|RCC_AHB2RSTR_RNGRST
DECL|RCC_AHB2SMENR_ADCSMEN_Msk|macro|RCC_AHB2SMENR_ADCSMEN_Msk
DECL|RCC_AHB2SMENR_ADCSMEN_Pos|macro|RCC_AHB2SMENR_ADCSMEN_Pos
DECL|RCC_AHB2SMENR_ADCSMEN|macro|RCC_AHB2SMENR_ADCSMEN
DECL|RCC_AHB2SMENR_GPIOASMEN_Msk|macro|RCC_AHB2SMENR_GPIOASMEN_Msk
DECL|RCC_AHB2SMENR_GPIOASMEN_Pos|macro|RCC_AHB2SMENR_GPIOASMEN_Pos
DECL|RCC_AHB2SMENR_GPIOASMEN|macro|RCC_AHB2SMENR_GPIOASMEN
DECL|RCC_AHB2SMENR_GPIOBSMEN_Msk|macro|RCC_AHB2SMENR_GPIOBSMEN_Msk
DECL|RCC_AHB2SMENR_GPIOBSMEN_Pos|macro|RCC_AHB2SMENR_GPIOBSMEN_Pos
DECL|RCC_AHB2SMENR_GPIOBSMEN|macro|RCC_AHB2SMENR_GPIOBSMEN
DECL|RCC_AHB2SMENR_GPIOCSMEN_Msk|macro|RCC_AHB2SMENR_GPIOCSMEN_Msk
DECL|RCC_AHB2SMENR_GPIOCSMEN_Pos|macro|RCC_AHB2SMENR_GPIOCSMEN_Pos
DECL|RCC_AHB2SMENR_GPIOCSMEN|macro|RCC_AHB2SMENR_GPIOCSMEN
DECL|RCC_AHB2SMENR_GPIOHSMEN_Msk|macro|RCC_AHB2SMENR_GPIOHSMEN_Msk
DECL|RCC_AHB2SMENR_GPIOHSMEN_Pos|macro|RCC_AHB2SMENR_GPIOHSMEN_Pos
DECL|RCC_AHB2SMENR_GPIOHSMEN|macro|RCC_AHB2SMENR_GPIOHSMEN
DECL|RCC_AHB2SMENR_RNGSMEN_Msk|macro|RCC_AHB2SMENR_RNGSMEN_Msk
DECL|RCC_AHB2SMENR_RNGSMEN_Pos|macro|RCC_AHB2SMENR_RNGSMEN_Pos
DECL|RCC_AHB2SMENR_RNGSMEN|macro|RCC_AHB2SMENR_RNGSMEN
DECL|RCC_AHB2SMENR_SRAM2SMEN_Msk|macro|RCC_AHB2SMENR_SRAM2SMEN_Msk
DECL|RCC_AHB2SMENR_SRAM2SMEN_Pos|macro|RCC_AHB2SMENR_SRAM2SMEN_Pos
DECL|RCC_AHB2SMENR_SRAM2SMEN|macro|RCC_AHB2SMENR_SRAM2SMEN
DECL|RCC_AHB3ENR_QSPIEN_Msk|macro|RCC_AHB3ENR_QSPIEN_Msk
DECL|RCC_AHB3ENR_QSPIEN_Pos|macro|RCC_AHB3ENR_QSPIEN_Pos
DECL|RCC_AHB3ENR_QSPIEN|macro|RCC_AHB3ENR_QSPIEN
DECL|RCC_AHB3RSTR_QSPIRST_Msk|macro|RCC_AHB3RSTR_QSPIRST_Msk
DECL|RCC_AHB3RSTR_QSPIRST_Pos|macro|RCC_AHB3RSTR_QSPIRST_Pos
DECL|RCC_AHB3RSTR_QSPIRST|macro|RCC_AHB3RSTR_QSPIRST
DECL|RCC_AHB3SMENR_QSPISMEN_Msk|macro|RCC_AHB3SMENR_QSPISMEN_Msk
DECL|RCC_AHB3SMENR_QSPISMEN_Pos|macro|RCC_AHB3SMENR_QSPISMEN_Pos
DECL|RCC_AHB3SMENR_QSPISMEN|macro|RCC_AHB3SMENR_QSPISMEN
DECL|RCC_APB1ENR1_CAN1EN_Msk|macro|RCC_APB1ENR1_CAN1EN_Msk
DECL|RCC_APB1ENR1_CAN1EN_Pos|macro|RCC_APB1ENR1_CAN1EN_Pos
DECL|RCC_APB1ENR1_CAN1EN|macro|RCC_APB1ENR1_CAN1EN
DECL|RCC_APB1ENR1_CRSEN_Msk|macro|RCC_APB1ENR1_CRSEN_Msk
DECL|RCC_APB1ENR1_CRSEN_Pos|macro|RCC_APB1ENR1_CRSEN_Pos
DECL|RCC_APB1ENR1_CRSEN|macro|RCC_APB1ENR1_CRSEN
DECL|RCC_APB1ENR1_DAC1EN_Msk|macro|RCC_APB1ENR1_DAC1EN_Msk
DECL|RCC_APB1ENR1_DAC1EN_Pos|macro|RCC_APB1ENR1_DAC1EN_Pos
DECL|RCC_APB1ENR1_DAC1EN|macro|RCC_APB1ENR1_DAC1EN
DECL|RCC_APB1ENR1_I2C1EN_Msk|macro|RCC_APB1ENR1_I2C1EN_Msk
DECL|RCC_APB1ENR1_I2C1EN_Pos|macro|RCC_APB1ENR1_I2C1EN_Pos
DECL|RCC_APB1ENR1_I2C1EN|macro|RCC_APB1ENR1_I2C1EN
DECL|RCC_APB1ENR1_I2C3EN_Msk|macro|RCC_APB1ENR1_I2C3EN_Msk
DECL|RCC_APB1ENR1_I2C3EN_Pos|macro|RCC_APB1ENR1_I2C3EN_Pos
DECL|RCC_APB1ENR1_I2C3EN|macro|RCC_APB1ENR1_I2C3EN
DECL|RCC_APB1ENR1_LPTIM1EN_Msk|macro|RCC_APB1ENR1_LPTIM1EN_Msk
DECL|RCC_APB1ENR1_LPTIM1EN_Pos|macro|RCC_APB1ENR1_LPTIM1EN_Pos
DECL|RCC_APB1ENR1_LPTIM1EN|macro|RCC_APB1ENR1_LPTIM1EN
DECL|RCC_APB1ENR1_OPAMPEN_Msk|macro|RCC_APB1ENR1_OPAMPEN_Msk
DECL|RCC_APB1ENR1_OPAMPEN_Pos|macro|RCC_APB1ENR1_OPAMPEN_Pos
DECL|RCC_APB1ENR1_OPAMPEN|macro|RCC_APB1ENR1_OPAMPEN
DECL|RCC_APB1ENR1_PWREN_Msk|macro|RCC_APB1ENR1_PWREN_Msk
DECL|RCC_APB1ENR1_PWREN_Pos|macro|RCC_APB1ENR1_PWREN_Pos
DECL|RCC_APB1ENR1_PWREN|macro|RCC_APB1ENR1_PWREN
DECL|RCC_APB1ENR1_RTCAPBEN_Msk|macro|RCC_APB1ENR1_RTCAPBEN_Msk
DECL|RCC_APB1ENR1_RTCAPBEN_Pos|macro|RCC_APB1ENR1_RTCAPBEN_Pos
DECL|RCC_APB1ENR1_RTCAPBEN|macro|RCC_APB1ENR1_RTCAPBEN
DECL|RCC_APB1ENR1_SPI3EN_Msk|macro|RCC_APB1ENR1_SPI3EN_Msk
DECL|RCC_APB1ENR1_SPI3EN_Pos|macro|RCC_APB1ENR1_SPI3EN_Pos
DECL|RCC_APB1ENR1_SPI3EN|macro|RCC_APB1ENR1_SPI3EN
DECL|RCC_APB1ENR1_TIM2EN_Msk|macro|RCC_APB1ENR1_TIM2EN_Msk
DECL|RCC_APB1ENR1_TIM2EN_Pos|macro|RCC_APB1ENR1_TIM2EN_Pos
DECL|RCC_APB1ENR1_TIM2EN|macro|RCC_APB1ENR1_TIM2EN
DECL|RCC_APB1ENR1_TIM6EN_Msk|macro|RCC_APB1ENR1_TIM6EN_Msk
DECL|RCC_APB1ENR1_TIM6EN_Pos|macro|RCC_APB1ENR1_TIM6EN_Pos
DECL|RCC_APB1ENR1_TIM6EN|macro|RCC_APB1ENR1_TIM6EN
DECL|RCC_APB1ENR1_TIM7EN_Msk|macro|RCC_APB1ENR1_TIM7EN_Msk
DECL|RCC_APB1ENR1_TIM7EN_Pos|macro|RCC_APB1ENR1_TIM7EN_Pos
DECL|RCC_APB1ENR1_TIM7EN|macro|RCC_APB1ENR1_TIM7EN
DECL|RCC_APB1ENR1_USART2EN_Msk|macro|RCC_APB1ENR1_USART2EN_Msk
DECL|RCC_APB1ENR1_USART2EN_Pos|macro|RCC_APB1ENR1_USART2EN_Pos
DECL|RCC_APB1ENR1_USART2EN|macro|RCC_APB1ENR1_USART2EN
DECL|RCC_APB1ENR1_USBFSEN_Msk|macro|RCC_APB1ENR1_USBFSEN_Msk
DECL|RCC_APB1ENR1_USBFSEN_Pos|macro|RCC_APB1ENR1_USBFSEN_Pos
DECL|RCC_APB1ENR1_USBFSEN|macro|RCC_APB1ENR1_USBFSEN
DECL|RCC_APB1ENR1_WWDGEN_Msk|macro|RCC_APB1ENR1_WWDGEN_Msk
DECL|RCC_APB1ENR1_WWDGEN_Pos|macro|RCC_APB1ENR1_WWDGEN_Pos
DECL|RCC_APB1ENR1_WWDGEN|macro|RCC_APB1ENR1_WWDGEN
DECL|RCC_APB1ENR2_LPTIM2EN_Msk|macro|RCC_APB1ENR2_LPTIM2EN_Msk
DECL|RCC_APB1ENR2_LPTIM2EN_Pos|macro|RCC_APB1ENR2_LPTIM2EN_Pos
DECL|RCC_APB1ENR2_LPTIM2EN|macro|RCC_APB1ENR2_LPTIM2EN
DECL|RCC_APB1ENR2_LPUART1EN_Msk|macro|RCC_APB1ENR2_LPUART1EN_Msk
DECL|RCC_APB1ENR2_LPUART1EN_Pos|macro|RCC_APB1ENR2_LPUART1EN_Pos
DECL|RCC_APB1ENR2_LPUART1EN|macro|RCC_APB1ENR2_LPUART1EN
DECL|RCC_APB1ENR2_SWPMI1EN_Msk|macro|RCC_APB1ENR2_SWPMI1EN_Msk
DECL|RCC_APB1ENR2_SWPMI1EN_Pos|macro|RCC_APB1ENR2_SWPMI1EN_Pos
DECL|RCC_APB1ENR2_SWPMI1EN|macro|RCC_APB1ENR2_SWPMI1EN
DECL|RCC_APB1RSTR1_CAN1RST_Msk|macro|RCC_APB1RSTR1_CAN1RST_Msk
DECL|RCC_APB1RSTR1_CAN1RST_Pos|macro|RCC_APB1RSTR1_CAN1RST_Pos
DECL|RCC_APB1RSTR1_CAN1RST|macro|RCC_APB1RSTR1_CAN1RST
DECL|RCC_APB1RSTR1_CRSRST_Msk|macro|RCC_APB1RSTR1_CRSRST_Msk
DECL|RCC_APB1RSTR1_CRSRST_Pos|macro|RCC_APB1RSTR1_CRSRST_Pos
DECL|RCC_APB1RSTR1_CRSRST|macro|RCC_APB1RSTR1_CRSRST
DECL|RCC_APB1RSTR1_DAC1RST_Msk|macro|RCC_APB1RSTR1_DAC1RST_Msk
DECL|RCC_APB1RSTR1_DAC1RST_Pos|macro|RCC_APB1RSTR1_DAC1RST_Pos
DECL|RCC_APB1RSTR1_DAC1RST|macro|RCC_APB1RSTR1_DAC1RST
DECL|RCC_APB1RSTR1_I2C1RST_Msk|macro|RCC_APB1RSTR1_I2C1RST_Msk
DECL|RCC_APB1RSTR1_I2C1RST_Pos|macro|RCC_APB1RSTR1_I2C1RST_Pos
DECL|RCC_APB1RSTR1_I2C1RST|macro|RCC_APB1RSTR1_I2C1RST
DECL|RCC_APB1RSTR1_I2C3RST_Msk|macro|RCC_APB1RSTR1_I2C3RST_Msk
DECL|RCC_APB1RSTR1_I2C3RST_Pos|macro|RCC_APB1RSTR1_I2C3RST_Pos
DECL|RCC_APB1RSTR1_I2C3RST|macro|RCC_APB1RSTR1_I2C3RST
DECL|RCC_APB1RSTR1_LPTIM1RST_Msk|macro|RCC_APB1RSTR1_LPTIM1RST_Msk
DECL|RCC_APB1RSTR1_LPTIM1RST_Pos|macro|RCC_APB1RSTR1_LPTIM1RST_Pos
DECL|RCC_APB1RSTR1_LPTIM1RST|macro|RCC_APB1RSTR1_LPTIM1RST
DECL|RCC_APB1RSTR1_OPAMPRST_Msk|macro|RCC_APB1RSTR1_OPAMPRST_Msk
DECL|RCC_APB1RSTR1_OPAMPRST_Pos|macro|RCC_APB1RSTR1_OPAMPRST_Pos
DECL|RCC_APB1RSTR1_OPAMPRST|macro|RCC_APB1RSTR1_OPAMPRST
DECL|RCC_APB1RSTR1_PWRRST_Msk|macro|RCC_APB1RSTR1_PWRRST_Msk
DECL|RCC_APB1RSTR1_PWRRST_Pos|macro|RCC_APB1RSTR1_PWRRST_Pos
DECL|RCC_APB1RSTR1_PWRRST|macro|RCC_APB1RSTR1_PWRRST
DECL|RCC_APB1RSTR1_SPI3RST_Msk|macro|RCC_APB1RSTR1_SPI3RST_Msk
DECL|RCC_APB1RSTR1_SPI3RST_Pos|macro|RCC_APB1RSTR1_SPI3RST_Pos
DECL|RCC_APB1RSTR1_SPI3RST|macro|RCC_APB1RSTR1_SPI3RST
DECL|RCC_APB1RSTR1_TIM2RST_Msk|macro|RCC_APB1RSTR1_TIM2RST_Msk
DECL|RCC_APB1RSTR1_TIM2RST_Pos|macro|RCC_APB1RSTR1_TIM2RST_Pos
DECL|RCC_APB1RSTR1_TIM2RST|macro|RCC_APB1RSTR1_TIM2RST
DECL|RCC_APB1RSTR1_TIM6RST_Msk|macro|RCC_APB1RSTR1_TIM6RST_Msk
DECL|RCC_APB1RSTR1_TIM6RST_Pos|macro|RCC_APB1RSTR1_TIM6RST_Pos
DECL|RCC_APB1RSTR1_TIM6RST|macro|RCC_APB1RSTR1_TIM6RST
DECL|RCC_APB1RSTR1_TIM7RST_Msk|macro|RCC_APB1RSTR1_TIM7RST_Msk
DECL|RCC_APB1RSTR1_TIM7RST_Pos|macro|RCC_APB1RSTR1_TIM7RST_Pos
DECL|RCC_APB1RSTR1_TIM7RST|macro|RCC_APB1RSTR1_TIM7RST
DECL|RCC_APB1RSTR1_USART2RST_Msk|macro|RCC_APB1RSTR1_USART2RST_Msk
DECL|RCC_APB1RSTR1_USART2RST_Pos|macro|RCC_APB1RSTR1_USART2RST_Pos
DECL|RCC_APB1RSTR1_USART2RST|macro|RCC_APB1RSTR1_USART2RST
DECL|RCC_APB1RSTR1_USBFSRST_Msk|macro|RCC_APB1RSTR1_USBFSRST_Msk
DECL|RCC_APB1RSTR1_USBFSRST_Pos|macro|RCC_APB1RSTR1_USBFSRST_Pos
DECL|RCC_APB1RSTR1_USBFSRST|macro|RCC_APB1RSTR1_USBFSRST
DECL|RCC_APB1RSTR2_LPTIM2RST_Msk|macro|RCC_APB1RSTR2_LPTIM2RST_Msk
DECL|RCC_APB1RSTR2_LPTIM2RST_Pos|macro|RCC_APB1RSTR2_LPTIM2RST_Pos
DECL|RCC_APB1RSTR2_LPTIM2RST|macro|RCC_APB1RSTR2_LPTIM2RST
DECL|RCC_APB1RSTR2_LPUART1RST_Msk|macro|RCC_APB1RSTR2_LPUART1RST_Msk
DECL|RCC_APB1RSTR2_LPUART1RST_Pos|macro|RCC_APB1RSTR2_LPUART1RST_Pos
DECL|RCC_APB1RSTR2_LPUART1RST|macro|RCC_APB1RSTR2_LPUART1RST
DECL|RCC_APB1RSTR2_SWPMI1RST_Msk|macro|RCC_APB1RSTR2_SWPMI1RST_Msk
DECL|RCC_APB1RSTR2_SWPMI1RST_Pos|macro|RCC_APB1RSTR2_SWPMI1RST_Pos
DECL|RCC_APB1RSTR2_SWPMI1RST|macro|RCC_APB1RSTR2_SWPMI1RST
DECL|RCC_APB1SMENR1_CAN1SMEN_Msk|macro|RCC_APB1SMENR1_CAN1SMEN_Msk
DECL|RCC_APB1SMENR1_CAN1SMEN_Pos|macro|RCC_APB1SMENR1_CAN1SMEN_Pos
DECL|RCC_APB1SMENR1_CAN1SMEN|macro|RCC_APB1SMENR1_CAN1SMEN
DECL|RCC_APB1SMENR1_CRSSMEN_Msk|macro|RCC_APB1SMENR1_CRSSMEN_Msk
DECL|RCC_APB1SMENR1_CRSSMEN_Pos|macro|RCC_APB1SMENR1_CRSSMEN_Pos
DECL|RCC_APB1SMENR1_CRSSMEN|macro|RCC_APB1SMENR1_CRSSMEN
DECL|RCC_APB1SMENR1_DAC1SMEN_Msk|macro|RCC_APB1SMENR1_DAC1SMEN_Msk
DECL|RCC_APB1SMENR1_DAC1SMEN_Pos|macro|RCC_APB1SMENR1_DAC1SMEN_Pos
DECL|RCC_APB1SMENR1_DAC1SMEN|macro|RCC_APB1SMENR1_DAC1SMEN
DECL|RCC_APB1SMENR1_I2C1SMEN_Msk|macro|RCC_APB1SMENR1_I2C1SMEN_Msk
DECL|RCC_APB1SMENR1_I2C1SMEN_Pos|macro|RCC_APB1SMENR1_I2C1SMEN_Pos
DECL|RCC_APB1SMENR1_I2C1SMEN|macro|RCC_APB1SMENR1_I2C1SMEN
DECL|RCC_APB1SMENR1_I2C3SMEN_Msk|macro|RCC_APB1SMENR1_I2C3SMEN_Msk
DECL|RCC_APB1SMENR1_I2C3SMEN_Pos|macro|RCC_APB1SMENR1_I2C3SMEN_Pos
DECL|RCC_APB1SMENR1_I2C3SMEN|macro|RCC_APB1SMENR1_I2C3SMEN
DECL|RCC_APB1SMENR1_LPTIM1SMEN_Msk|macro|RCC_APB1SMENR1_LPTIM1SMEN_Msk
DECL|RCC_APB1SMENR1_LPTIM1SMEN_Pos|macro|RCC_APB1SMENR1_LPTIM1SMEN_Pos
DECL|RCC_APB1SMENR1_LPTIM1SMEN|macro|RCC_APB1SMENR1_LPTIM1SMEN
DECL|RCC_APB1SMENR1_OPAMPSMEN_Msk|macro|RCC_APB1SMENR1_OPAMPSMEN_Msk
DECL|RCC_APB1SMENR1_OPAMPSMEN_Pos|macro|RCC_APB1SMENR1_OPAMPSMEN_Pos
DECL|RCC_APB1SMENR1_OPAMPSMEN|macro|RCC_APB1SMENR1_OPAMPSMEN
DECL|RCC_APB1SMENR1_PWRSMEN_Msk|macro|RCC_APB1SMENR1_PWRSMEN_Msk
DECL|RCC_APB1SMENR1_PWRSMEN_Pos|macro|RCC_APB1SMENR1_PWRSMEN_Pos
DECL|RCC_APB1SMENR1_PWRSMEN|macro|RCC_APB1SMENR1_PWRSMEN
DECL|RCC_APB1SMENR1_RTCAPBSMEN_Msk|macro|RCC_APB1SMENR1_RTCAPBSMEN_Msk
DECL|RCC_APB1SMENR1_RTCAPBSMEN_Pos|macro|RCC_APB1SMENR1_RTCAPBSMEN_Pos
DECL|RCC_APB1SMENR1_RTCAPBSMEN|macro|RCC_APB1SMENR1_RTCAPBSMEN
DECL|RCC_APB1SMENR1_SPI3SMEN_Msk|macro|RCC_APB1SMENR1_SPI3SMEN_Msk
DECL|RCC_APB1SMENR1_SPI3SMEN_Pos|macro|RCC_APB1SMENR1_SPI3SMEN_Pos
DECL|RCC_APB1SMENR1_SPI3SMEN|macro|RCC_APB1SMENR1_SPI3SMEN
DECL|RCC_APB1SMENR1_TIM2SMEN_Msk|macro|RCC_APB1SMENR1_TIM2SMEN_Msk
DECL|RCC_APB1SMENR1_TIM2SMEN_Pos|macro|RCC_APB1SMENR1_TIM2SMEN_Pos
DECL|RCC_APB1SMENR1_TIM2SMEN|macro|RCC_APB1SMENR1_TIM2SMEN
DECL|RCC_APB1SMENR1_TIM6SMEN_Msk|macro|RCC_APB1SMENR1_TIM6SMEN_Msk
DECL|RCC_APB1SMENR1_TIM6SMEN_Pos|macro|RCC_APB1SMENR1_TIM6SMEN_Pos
DECL|RCC_APB1SMENR1_TIM6SMEN|macro|RCC_APB1SMENR1_TIM6SMEN
DECL|RCC_APB1SMENR1_TIM7SMEN_Msk|macro|RCC_APB1SMENR1_TIM7SMEN_Msk
DECL|RCC_APB1SMENR1_TIM7SMEN_Pos|macro|RCC_APB1SMENR1_TIM7SMEN_Pos
DECL|RCC_APB1SMENR1_TIM7SMEN|macro|RCC_APB1SMENR1_TIM7SMEN
DECL|RCC_APB1SMENR1_USART2SMEN_Msk|macro|RCC_APB1SMENR1_USART2SMEN_Msk
DECL|RCC_APB1SMENR1_USART2SMEN_Pos|macro|RCC_APB1SMENR1_USART2SMEN_Pos
DECL|RCC_APB1SMENR1_USART2SMEN|macro|RCC_APB1SMENR1_USART2SMEN
DECL|RCC_APB1SMENR1_USBFSSMEN_Msk|macro|RCC_APB1SMENR1_USBFSSMEN_Msk
DECL|RCC_APB1SMENR1_USBFSSMEN_Pos|macro|RCC_APB1SMENR1_USBFSSMEN_Pos
DECL|RCC_APB1SMENR1_USBFSSMEN|macro|RCC_APB1SMENR1_USBFSSMEN
DECL|RCC_APB1SMENR1_WWDGSMEN_Msk|macro|RCC_APB1SMENR1_WWDGSMEN_Msk
DECL|RCC_APB1SMENR1_WWDGSMEN_Pos|macro|RCC_APB1SMENR1_WWDGSMEN_Pos
DECL|RCC_APB1SMENR1_WWDGSMEN|macro|RCC_APB1SMENR1_WWDGSMEN
DECL|RCC_APB1SMENR2_LPTIM2SMEN_Msk|macro|RCC_APB1SMENR2_LPTIM2SMEN_Msk
DECL|RCC_APB1SMENR2_LPTIM2SMEN_Pos|macro|RCC_APB1SMENR2_LPTIM2SMEN_Pos
DECL|RCC_APB1SMENR2_LPTIM2SMEN|macro|RCC_APB1SMENR2_LPTIM2SMEN
DECL|RCC_APB1SMENR2_LPUART1SMEN_Msk|macro|RCC_APB1SMENR2_LPUART1SMEN_Msk
DECL|RCC_APB1SMENR2_LPUART1SMEN_Pos|macro|RCC_APB1SMENR2_LPUART1SMEN_Pos
DECL|RCC_APB1SMENR2_LPUART1SMEN|macro|RCC_APB1SMENR2_LPUART1SMEN
DECL|RCC_APB1SMENR2_SWPMI1SMEN_Msk|macro|RCC_APB1SMENR2_SWPMI1SMEN_Msk
DECL|RCC_APB1SMENR2_SWPMI1SMEN_Pos|macro|RCC_APB1SMENR2_SWPMI1SMEN_Pos
DECL|RCC_APB1SMENR2_SWPMI1SMEN|macro|RCC_APB1SMENR2_SWPMI1SMEN
DECL|RCC_APB2ENR_FWEN_Msk|macro|RCC_APB2ENR_FWEN_Msk
DECL|RCC_APB2ENR_FWEN_Pos|macro|RCC_APB2ENR_FWEN_Pos
DECL|RCC_APB2ENR_FWEN|macro|RCC_APB2ENR_FWEN
DECL|RCC_APB2ENR_SAI1EN_Msk|macro|RCC_APB2ENR_SAI1EN_Msk
DECL|RCC_APB2ENR_SAI1EN_Pos|macro|RCC_APB2ENR_SAI1EN_Pos
DECL|RCC_APB2ENR_SAI1EN|macro|RCC_APB2ENR_SAI1EN
DECL|RCC_APB2ENR_SPI1EN_Msk|macro|RCC_APB2ENR_SPI1EN_Msk
DECL|RCC_APB2ENR_SPI1EN_Pos|macro|RCC_APB2ENR_SPI1EN_Pos
DECL|RCC_APB2ENR_SPI1EN|macro|RCC_APB2ENR_SPI1EN
DECL|RCC_APB2ENR_SYSCFGEN_Msk|macro|RCC_APB2ENR_SYSCFGEN_Msk
DECL|RCC_APB2ENR_SYSCFGEN_Pos|macro|RCC_APB2ENR_SYSCFGEN_Pos
DECL|RCC_APB2ENR_SYSCFGEN|macro|RCC_APB2ENR_SYSCFGEN
DECL|RCC_APB2ENR_TIM15EN_Msk|macro|RCC_APB2ENR_TIM15EN_Msk
DECL|RCC_APB2ENR_TIM15EN_Pos|macro|RCC_APB2ENR_TIM15EN_Pos
DECL|RCC_APB2ENR_TIM15EN|macro|RCC_APB2ENR_TIM15EN
DECL|RCC_APB2ENR_TIM16EN_Msk|macro|RCC_APB2ENR_TIM16EN_Msk
DECL|RCC_APB2ENR_TIM16EN_Pos|macro|RCC_APB2ENR_TIM16EN_Pos
DECL|RCC_APB2ENR_TIM16EN|macro|RCC_APB2ENR_TIM16EN
DECL|RCC_APB2ENR_TIM1EN_Msk|macro|RCC_APB2ENR_TIM1EN_Msk
DECL|RCC_APB2ENR_TIM1EN_Pos|macro|RCC_APB2ENR_TIM1EN_Pos
DECL|RCC_APB2ENR_TIM1EN|macro|RCC_APB2ENR_TIM1EN
DECL|RCC_APB2ENR_USART1EN_Msk|macro|RCC_APB2ENR_USART1EN_Msk
DECL|RCC_APB2ENR_USART1EN_Pos|macro|RCC_APB2ENR_USART1EN_Pos
DECL|RCC_APB2ENR_USART1EN|macro|RCC_APB2ENR_USART1EN
DECL|RCC_APB2RSTR_SAI1RST_Msk|macro|RCC_APB2RSTR_SAI1RST_Msk
DECL|RCC_APB2RSTR_SAI1RST_Pos|macro|RCC_APB2RSTR_SAI1RST_Pos
DECL|RCC_APB2RSTR_SAI1RST|macro|RCC_APB2RSTR_SAI1RST
DECL|RCC_APB2RSTR_SPI1RST_Msk|macro|RCC_APB2RSTR_SPI1RST_Msk
DECL|RCC_APB2RSTR_SPI1RST_Pos|macro|RCC_APB2RSTR_SPI1RST_Pos
DECL|RCC_APB2RSTR_SPI1RST|macro|RCC_APB2RSTR_SPI1RST
DECL|RCC_APB2RSTR_SYSCFGRST_Msk|macro|RCC_APB2RSTR_SYSCFGRST_Msk
DECL|RCC_APB2RSTR_SYSCFGRST_Pos|macro|RCC_APB2RSTR_SYSCFGRST_Pos
DECL|RCC_APB2RSTR_SYSCFGRST|macro|RCC_APB2RSTR_SYSCFGRST
DECL|RCC_APB2RSTR_TIM15RST_Msk|macro|RCC_APB2RSTR_TIM15RST_Msk
DECL|RCC_APB2RSTR_TIM15RST_Pos|macro|RCC_APB2RSTR_TIM15RST_Pos
DECL|RCC_APB2RSTR_TIM15RST|macro|RCC_APB2RSTR_TIM15RST
DECL|RCC_APB2RSTR_TIM16RST_Msk|macro|RCC_APB2RSTR_TIM16RST_Msk
DECL|RCC_APB2RSTR_TIM16RST_Pos|macro|RCC_APB2RSTR_TIM16RST_Pos
DECL|RCC_APB2RSTR_TIM16RST|macro|RCC_APB2RSTR_TIM16RST
DECL|RCC_APB2RSTR_TIM1RST_Msk|macro|RCC_APB2RSTR_TIM1RST_Msk
DECL|RCC_APB2RSTR_TIM1RST_Pos|macro|RCC_APB2RSTR_TIM1RST_Pos
DECL|RCC_APB2RSTR_TIM1RST|macro|RCC_APB2RSTR_TIM1RST
DECL|RCC_APB2RSTR_USART1RST_Msk|macro|RCC_APB2RSTR_USART1RST_Msk
DECL|RCC_APB2RSTR_USART1RST_Pos|macro|RCC_APB2RSTR_USART1RST_Pos
DECL|RCC_APB2RSTR_USART1RST|macro|RCC_APB2RSTR_USART1RST
DECL|RCC_APB2SMENR_SAI1SMEN_Msk|macro|RCC_APB2SMENR_SAI1SMEN_Msk
DECL|RCC_APB2SMENR_SAI1SMEN_Pos|macro|RCC_APB2SMENR_SAI1SMEN_Pos
DECL|RCC_APB2SMENR_SAI1SMEN|macro|RCC_APB2SMENR_SAI1SMEN
DECL|RCC_APB2SMENR_SPI1SMEN_Msk|macro|RCC_APB2SMENR_SPI1SMEN_Msk
DECL|RCC_APB2SMENR_SPI1SMEN_Pos|macro|RCC_APB2SMENR_SPI1SMEN_Pos
DECL|RCC_APB2SMENR_SPI1SMEN|macro|RCC_APB2SMENR_SPI1SMEN
DECL|RCC_APB2SMENR_SYSCFGSMEN_Msk|macro|RCC_APB2SMENR_SYSCFGSMEN_Msk
DECL|RCC_APB2SMENR_SYSCFGSMEN_Pos|macro|RCC_APB2SMENR_SYSCFGSMEN_Pos
DECL|RCC_APB2SMENR_SYSCFGSMEN|macro|RCC_APB2SMENR_SYSCFGSMEN
DECL|RCC_APB2SMENR_TIM15SMEN_Msk|macro|RCC_APB2SMENR_TIM15SMEN_Msk
DECL|RCC_APB2SMENR_TIM15SMEN_Pos|macro|RCC_APB2SMENR_TIM15SMEN_Pos
DECL|RCC_APB2SMENR_TIM15SMEN|macro|RCC_APB2SMENR_TIM15SMEN
DECL|RCC_APB2SMENR_TIM16SMEN_Msk|macro|RCC_APB2SMENR_TIM16SMEN_Msk
DECL|RCC_APB2SMENR_TIM16SMEN_Pos|macro|RCC_APB2SMENR_TIM16SMEN_Pos
DECL|RCC_APB2SMENR_TIM16SMEN|macro|RCC_APB2SMENR_TIM16SMEN
DECL|RCC_APB2SMENR_TIM1SMEN_Msk|macro|RCC_APB2SMENR_TIM1SMEN_Msk
DECL|RCC_APB2SMENR_TIM1SMEN_Pos|macro|RCC_APB2SMENR_TIM1SMEN_Pos
DECL|RCC_APB2SMENR_TIM1SMEN|macro|RCC_APB2SMENR_TIM1SMEN
DECL|RCC_APB2SMENR_USART1SMEN_Msk|macro|RCC_APB2SMENR_USART1SMEN_Msk
DECL|RCC_APB2SMENR_USART1SMEN_Pos|macro|RCC_APB2SMENR_USART1SMEN_Pos
DECL|RCC_APB2SMENR_USART1SMEN|macro|RCC_APB2SMENR_USART1SMEN
DECL|RCC_BASE|macro|RCC_BASE
DECL|RCC_BDCR_BDRST_Msk|macro|RCC_BDCR_BDRST_Msk
DECL|RCC_BDCR_BDRST_Pos|macro|RCC_BDCR_BDRST_Pos
DECL|RCC_BDCR_BDRST|macro|RCC_BDCR_BDRST
DECL|RCC_BDCR_LSCOEN_Msk|macro|RCC_BDCR_LSCOEN_Msk
DECL|RCC_BDCR_LSCOEN_Pos|macro|RCC_BDCR_LSCOEN_Pos
DECL|RCC_BDCR_LSCOEN|macro|RCC_BDCR_LSCOEN
DECL|RCC_BDCR_LSCOSEL_Msk|macro|RCC_BDCR_LSCOSEL_Msk
DECL|RCC_BDCR_LSCOSEL_Pos|macro|RCC_BDCR_LSCOSEL_Pos
DECL|RCC_BDCR_LSCOSEL|macro|RCC_BDCR_LSCOSEL
DECL|RCC_BDCR_LSEBYP_Msk|macro|RCC_BDCR_LSEBYP_Msk
DECL|RCC_BDCR_LSEBYP_Pos|macro|RCC_BDCR_LSEBYP_Pos
DECL|RCC_BDCR_LSEBYP|macro|RCC_BDCR_LSEBYP
DECL|RCC_BDCR_LSECSSD_Msk|macro|RCC_BDCR_LSECSSD_Msk
DECL|RCC_BDCR_LSECSSD_Pos|macro|RCC_BDCR_LSECSSD_Pos
DECL|RCC_BDCR_LSECSSD|macro|RCC_BDCR_LSECSSD
DECL|RCC_BDCR_LSECSSON_Msk|macro|RCC_BDCR_LSECSSON_Msk
DECL|RCC_BDCR_LSECSSON_Pos|macro|RCC_BDCR_LSECSSON_Pos
DECL|RCC_BDCR_LSECSSON|macro|RCC_BDCR_LSECSSON
DECL|RCC_BDCR_LSEDRV_0|macro|RCC_BDCR_LSEDRV_0
DECL|RCC_BDCR_LSEDRV_1|macro|RCC_BDCR_LSEDRV_1
DECL|RCC_BDCR_LSEDRV_Msk|macro|RCC_BDCR_LSEDRV_Msk
DECL|RCC_BDCR_LSEDRV_Pos|macro|RCC_BDCR_LSEDRV_Pos
DECL|RCC_BDCR_LSEDRV|macro|RCC_BDCR_LSEDRV
DECL|RCC_BDCR_LSEON_Msk|macro|RCC_BDCR_LSEON_Msk
DECL|RCC_BDCR_LSEON_Pos|macro|RCC_BDCR_LSEON_Pos
DECL|RCC_BDCR_LSEON|macro|RCC_BDCR_LSEON
DECL|RCC_BDCR_LSERDY_Msk|macro|RCC_BDCR_LSERDY_Msk
DECL|RCC_BDCR_LSERDY_Pos|macro|RCC_BDCR_LSERDY_Pos
DECL|RCC_BDCR_LSERDY|macro|RCC_BDCR_LSERDY
DECL|RCC_BDCR_RTCEN_Msk|macro|RCC_BDCR_RTCEN_Msk
DECL|RCC_BDCR_RTCEN_Pos|macro|RCC_BDCR_RTCEN_Pos
DECL|RCC_BDCR_RTCEN|macro|RCC_BDCR_RTCEN
DECL|RCC_BDCR_RTCSEL_0|macro|RCC_BDCR_RTCSEL_0
DECL|RCC_BDCR_RTCSEL_1|macro|RCC_BDCR_RTCSEL_1
DECL|RCC_BDCR_RTCSEL_Msk|macro|RCC_BDCR_RTCSEL_Msk
DECL|RCC_BDCR_RTCSEL_Pos|macro|RCC_BDCR_RTCSEL_Pos
DECL|RCC_BDCR_RTCSEL|macro|RCC_BDCR_RTCSEL
DECL|RCC_CCIPR_ADCSEL_0|macro|RCC_CCIPR_ADCSEL_0
DECL|RCC_CCIPR_ADCSEL_1|macro|RCC_CCIPR_ADCSEL_1
DECL|RCC_CCIPR_ADCSEL_Msk|macro|RCC_CCIPR_ADCSEL_Msk
DECL|RCC_CCIPR_ADCSEL_Pos|macro|RCC_CCIPR_ADCSEL_Pos
DECL|RCC_CCIPR_ADCSEL|macro|RCC_CCIPR_ADCSEL
DECL|RCC_CCIPR_CLK48SEL_0|macro|RCC_CCIPR_CLK48SEL_0
DECL|RCC_CCIPR_CLK48SEL_1|macro|RCC_CCIPR_CLK48SEL_1
DECL|RCC_CCIPR_CLK48SEL_Msk|macro|RCC_CCIPR_CLK48SEL_Msk
DECL|RCC_CCIPR_CLK48SEL_Pos|macro|RCC_CCIPR_CLK48SEL_Pos
DECL|RCC_CCIPR_CLK48SEL|macro|RCC_CCIPR_CLK48SEL
DECL|RCC_CCIPR_I2C1SEL_0|macro|RCC_CCIPR_I2C1SEL_0
DECL|RCC_CCIPR_I2C1SEL_1|macro|RCC_CCIPR_I2C1SEL_1
DECL|RCC_CCIPR_I2C1SEL_Msk|macro|RCC_CCIPR_I2C1SEL_Msk
DECL|RCC_CCIPR_I2C1SEL_Pos|macro|RCC_CCIPR_I2C1SEL_Pos
DECL|RCC_CCIPR_I2C1SEL|macro|RCC_CCIPR_I2C1SEL
DECL|RCC_CCIPR_I2C3SEL_0|macro|RCC_CCIPR_I2C3SEL_0
DECL|RCC_CCIPR_I2C3SEL_1|macro|RCC_CCIPR_I2C3SEL_1
DECL|RCC_CCIPR_I2C3SEL_Msk|macro|RCC_CCIPR_I2C3SEL_Msk
DECL|RCC_CCIPR_I2C3SEL_Pos|macro|RCC_CCIPR_I2C3SEL_Pos
DECL|RCC_CCIPR_I2C3SEL|macro|RCC_CCIPR_I2C3SEL
DECL|RCC_CCIPR_LPTIM1SEL_0|macro|RCC_CCIPR_LPTIM1SEL_0
DECL|RCC_CCIPR_LPTIM1SEL_1|macro|RCC_CCIPR_LPTIM1SEL_1
DECL|RCC_CCIPR_LPTIM1SEL_Msk|macro|RCC_CCIPR_LPTIM1SEL_Msk
DECL|RCC_CCIPR_LPTIM1SEL_Pos|macro|RCC_CCIPR_LPTIM1SEL_Pos
DECL|RCC_CCIPR_LPTIM1SEL|macro|RCC_CCIPR_LPTIM1SEL
DECL|RCC_CCIPR_LPTIM2SEL_0|macro|RCC_CCIPR_LPTIM2SEL_0
DECL|RCC_CCIPR_LPTIM2SEL_1|macro|RCC_CCIPR_LPTIM2SEL_1
DECL|RCC_CCIPR_LPTIM2SEL_Msk|macro|RCC_CCIPR_LPTIM2SEL_Msk
DECL|RCC_CCIPR_LPTIM2SEL_Pos|macro|RCC_CCIPR_LPTIM2SEL_Pos
DECL|RCC_CCIPR_LPTIM2SEL|macro|RCC_CCIPR_LPTIM2SEL
DECL|RCC_CCIPR_LPUART1SEL_0|macro|RCC_CCIPR_LPUART1SEL_0
DECL|RCC_CCIPR_LPUART1SEL_1|macro|RCC_CCIPR_LPUART1SEL_1
DECL|RCC_CCIPR_LPUART1SEL_Msk|macro|RCC_CCIPR_LPUART1SEL_Msk
DECL|RCC_CCIPR_LPUART1SEL_Pos|macro|RCC_CCIPR_LPUART1SEL_Pos
DECL|RCC_CCIPR_LPUART1SEL|macro|RCC_CCIPR_LPUART1SEL
DECL|RCC_CCIPR_SAI1SEL_0|macro|RCC_CCIPR_SAI1SEL_0
DECL|RCC_CCIPR_SAI1SEL_1|macro|RCC_CCIPR_SAI1SEL_1
DECL|RCC_CCIPR_SAI1SEL_Msk|macro|RCC_CCIPR_SAI1SEL_Msk
DECL|RCC_CCIPR_SAI1SEL_Pos|macro|RCC_CCIPR_SAI1SEL_Pos
DECL|RCC_CCIPR_SAI1SEL|macro|RCC_CCIPR_SAI1SEL
DECL|RCC_CCIPR_SWPMI1SEL_Msk|macro|RCC_CCIPR_SWPMI1SEL_Msk
DECL|RCC_CCIPR_SWPMI1SEL_Pos|macro|RCC_CCIPR_SWPMI1SEL_Pos
DECL|RCC_CCIPR_SWPMI1SEL|macro|RCC_CCIPR_SWPMI1SEL
DECL|RCC_CCIPR_USART1SEL_0|macro|RCC_CCIPR_USART1SEL_0
DECL|RCC_CCIPR_USART1SEL_1|macro|RCC_CCIPR_USART1SEL_1
DECL|RCC_CCIPR_USART1SEL_Msk|macro|RCC_CCIPR_USART1SEL_Msk
DECL|RCC_CCIPR_USART1SEL_Pos|macro|RCC_CCIPR_USART1SEL_Pos
DECL|RCC_CCIPR_USART1SEL|macro|RCC_CCIPR_USART1SEL
DECL|RCC_CCIPR_USART2SEL_0|macro|RCC_CCIPR_USART2SEL_0
DECL|RCC_CCIPR_USART2SEL_1|macro|RCC_CCIPR_USART2SEL_1
DECL|RCC_CCIPR_USART2SEL_Msk|macro|RCC_CCIPR_USART2SEL_Msk
DECL|RCC_CCIPR_USART2SEL_Pos|macro|RCC_CCIPR_USART2SEL_Pos
DECL|RCC_CCIPR_USART2SEL|macro|RCC_CCIPR_USART2SEL
DECL|RCC_CFGR_HPRE_0|macro|RCC_CFGR_HPRE_0
DECL|RCC_CFGR_HPRE_1|macro|RCC_CFGR_HPRE_1
DECL|RCC_CFGR_HPRE_2|macro|RCC_CFGR_HPRE_2
DECL|RCC_CFGR_HPRE_3|macro|RCC_CFGR_HPRE_3
DECL|RCC_CFGR_HPRE_DIV128|macro|RCC_CFGR_HPRE_DIV128
DECL|RCC_CFGR_HPRE_DIV16|macro|RCC_CFGR_HPRE_DIV16
DECL|RCC_CFGR_HPRE_DIV1|macro|RCC_CFGR_HPRE_DIV1
DECL|RCC_CFGR_HPRE_DIV256|macro|RCC_CFGR_HPRE_DIV256
DECL|RCC_CFGR_HPRE_DIV2|macro|RCC_CFGR_HPRE_DIV2
DECL|RCC_CFGR_HPRE_DIV4|macro|RCC_CFGR_HPRE_DIV4
DECL|RCC_CFGR_HPRE_DIV512|macro|RCC_CFGR_HPRE_DIV512
DECL|RCC_CFGR_HPRE_DIV64|macro|RCC_CFGR_HPRE_DIV64
DECL|RCC_CFGR_HPRE_DIV8|macro|RCC_CFGR_HPRE_DIV8
DECL|RCC_CFGR_HPRE_Msk|macro|RCC_CFGR_HPRE_Msk
DECL|RCC_CFGR_HPRE_Pos|macro|RCC_CFGR_HPRE_Pos
DECL|RCC_CFGR_HPRE|macro|RCC_CFGR_HPRE
DECL|RCC_CFGR_MCOPRE_0|macro|RCC_CFGR_MCOPRE_0
DECL|RCC_CFGR_MCOPRE_1|macro|RCC_CFGR_MCOPRE_1
DECL|RCC_CFGR_MCOPRE_2|macro|RCC_CFGR_MCOPRE_2
DECL|RCC_CFGR_MCOPRE_DIV16|macro|RCC_CFGR_MCOPRE_DIV16
DECL|RCC_CFGR_MCOPRE_DIV1|macro|RCC_CFGR_MCOPRE_DIV1
DECL|RCC_CFGR_MCOPRE_DIV2|macro|RCC_CFGR_MCOPRE_DIV2
DECL|RCC_CFGR_MCOPRE_DIV4|macro|RCC_CFGR_MCOPRE_DIV4
DECL|RCC_CFGR_MCOPRE_DIV8|macro|RCC_CFGR_MCOPRE_DIV8
DECL|RCC_CFGR_MCOPRE_Msk|macro|RCC_CFGR_MCOPRE_Msk
DECL|RCC_CFGR_MCOPRE_Pos|macro|RCC_CFGR_MCOPRE_Pos
DECL|RCC_CFGR_MCOPRE|macro|RCC_CFGR_MCOPRE
DECL|RCC_CFGR_MCOSEL_0|macro|RCC_CFGR_MCOSEL_0
DECL|RCC_CFGR_MCOSEL_1|macro|RCC_CFGR_MCOSEL_1
DECL|RCC_CFGR_MCOSEL_2|macro|RCC_CFGR_MCOSEL_2
DECL|RCC_CFGR_MCOSEL_3|macro|RCC_CFGR_MCOSEL_3
DECL|RCC_CFGR_MCOSEL_Msk|macro|RCC_CFGR_MCOSEL_Msk
DECL|RCC_CFGR_MCOSEL_Pos|macro|RCC_CFGR_MCOSEL_Pos
DECL|RCC_CFGR_MCOSEL|macro|RCC_CFGR_MCOSEL
DECL|RCC_CFGR_MCO_PRE_16|macro|RCC_CFGR_MCO_PRE_16
DECL|RCC_CFGR_MCO_PRE_1|macro|RCC_CFGR_MCO_PRE_1
DECL|RCC_CFGR_MCO_PRE_2|macro|RCC_CFGR_MCO_PRE_2
DECL|RCC_CFGR_MCO_PRE_4|macro|RCC_CFGR_MCO_PRE_4
DECL|RCC_CFGR_MCO_PRE_8|macro|RCC_CFGR_MCO_PRE_8
DECL|RCC_CFGR_MCO_PRE|macro|RCC_CFGR_MCO_PRE
DECL|RCC_CFGR_PPRE1_0|macro|RCC_CFGR_PPRE1_0
DECL|RCC_CFGR_PPRE1_1|macro|RCC_CFGR_PPRE1_1
DECL|RCC_CFGR_PPRE1_2|macro|RCC_CFGR_PPRE1_2
DECL|RCC_CFGR_PPRE1_DIV16|macro|RCC_CFGR_PPRE1_DIV16
DECL|RCC_CFGR_PPRE1_DIV1|macro|RCC_CFGR_PPRE1_DIV1
DECL|RCC_CFGR_PPRE1_DIV2|macro|RCC_CFGR_PPRE1_DIV2
DECL|RCC_CFGR_PPRE1_DIV4|macro|RCC_CFGR_PPRE1_DIV4
DECL|RCC_CFGR_PPRE1_DIV8|macro|RCC_CFGR_PPRE1_DIV8
DECL|RCC_CFGR_PPRE1_Msk|macro|RCC_CFGR_PPRE1_Msk
DECL|RCC_CFGR_PPRE1_Pos|macro|RCC_CFGR_PPRE1_Pos
DECL|RCC_CFGR_PPRE1|macro|RCC_CFGR_PPRE1
DECL|RCC_CFGR_PPRE2_0|macro|RCC_CFGR_PPRE2_0
DECL|RCC_CFGR_PPRE2_1|macro|RCC_CFGR_PPRE2_1
DECL|RCC_CFGR_PPRE2_2|macro|RCC_CFGR_PPRE2_2
DECL|RCC_CFGR_PPRE2_DIV16|macro|RCC_CFGR_PPRE2_DIV16
DECL|RCC_CFGR_PPRE2_DIV1|macro|RCC_CFGR_PPRE2_DIV1
DECL|RCC_CFGR_PPRE2_DIV2|macro|RCC_CFGR_PPRE2_DIV2
DECL|RCC_CFGR_PPRE2_DIV4|macro|RCC_CFGR_PPRE2_DIV4
DECL|RCC_CFGR_PPRE2_DIV8|macro|RCC_CFGR_PPRE2_DIV8
DECL|RCC_CFGR_PPRE2_Msk|macro|RCC_CFGR_PPRE2_Msk
DECL|RCC_CFGR_PPRE2_Pos|macro|RCC_CFGR_PPRE2_Pos
DECL|RCC_CFGR_PPRE2|macro|RCC_CFGR_PPRE2
DECL|RCC_CFGR_STOPWUCK_Msk|macro|RCC_CFGR_STOPWUCK_Msk
DECL|RCC_CFGR_STOPWUCK_Pos|macro|RCC_CFGR_STOPWUCK_Pos
DECL|RCC_CFGR_STOPWUCK|macro|RCC_CFGR_STOPWUCK
DECL|RCC_CFGR_SWS_0|macro|RCC_CFGR_SWS_0
DECL|RCC_CFGR_SWS_1|macro|RCC_CFGR_SWS_1
DECL|RCC_CFGR_SWS_HSE|macro|RCC_CFGR_SWS_HSE
DECL|RCC_CFGR_SWS_HSI|macro|RCC_CFGR_SWS_HSI
DECL|RCC_CFGR_SWS_MSI|macro|RCC_CFGR_SWS_MSI
DECL|RCC_CFGR_SWS_Msk|macro|RCC_CFGR_SWS_Msk
DECL|RCC_CFGR_SWS_PLL|macro|RCC_CFGR_SWS_PLL
DECL|RCC_CFGR_SWS_Pos|macro|RCC_CFGR_SWS_Pos
DECL|RCC_CFGR_SWS|macro|RCC_CFGR_SWS
DECL|RCC_CFGR_SW_0|macro|RCC_CFGR_SW_0
DECL|RCC_CFGR_SW_1|macro|RCC_CFGR_SW_1
DECL|RCC_CFGR_SW_HSE|macro|RCC_CFGR_SW_HSE
DECL|RCC_CFGR_SW_HSI|macro|RCC_CFGR_SW_HSI
DECL|RCC_CFGR_SW_MSI|macro|RCC_CFGR_SW_MSI
DECL|RCC_CFGR_SW_Msk|macro|RCC_CFGR_SW_Msk
DECL|RCC_CFGR_SW_PLL|macro|RCC_CFGR_SW_PLL
DECL|RCC_CFGR_SW_Pos|macro|RCC_CFGR_SW_Pos
DECL|RCC_CFGR_SW|macro|RCC_CFGR_SW
DECL|RCC_CICR_CSSC_Msk|macro|RCC_CICR_CSSC_Msk
DECL|RCC_CICR_CSSC_Pos|macro|RCC_CICR_CSSC_Pos
DECL|RCC_CICR_CSSC|macro|RCC_CICR_CSSC
DECL|RCC_CICR_HSERDYC_Msk|macro|RCC_CICR_HSERDYC_Msk
DECL|RCC_CICR_HSERDYC_Pos|macro|RCC_CICR_HSERDYC_Pos
DECL|RCC_CICR_HSERDYC|macro|RCC_CICR_HSERDYC
DECL|RCC_CICR_HSI48RDYC_Msk|macro|RCC_CICR_HSI48RDYC_Msk
DECL|RCC_CICR_HSI48RDYC_Pos|macro|RCC_CICR_HSI48RDYC_Pos
DECL|RCC_CICR_HSI48RDYC|macro|RCC_CICR_HSI48RDYC
DECL|RCC_CICR_HSIRDYC_Msk|macro|RCC_CICR_HSIRDYC_Msk
DECL|RCC_CICR_HSIRDYC_Pos|macro|RCC_CICR_HSIRDYC_Pos
DECL|RCC_CICR_HSIRDYC|macro|RCC_CICR_HSIRDYC
DECL|RCC_CICR_LSECSSC_Msk|macro|RCC_CICR_LSECSSC_Msk
DECL|RCC_CICR_LSECSSC_Pos|macro|RCC_CICR_LSECSSC_Pos
DECL|RCC_CICR_LSECSSC|macro|RCC_CICR_LSECSSC
DECL|RCC_CICR_LSERDYC_Msk|macro|RCC_CICR_LSERDYC_Msk
DECL|RCC_CICR_LSERDYC_Pos|macro|RCC_CICR_LSERDYC_Pos
DECL|RCC_CICR_LSERDYC|macro|RCC_CICR_LSERDYC
DECL|RCC_CICR_LSIRDYC_Msk|macro|RCC_CICR_LSIRDYC_Msk
DECL|RCC_CICR_LSIRDYC_Pos|macro|RCC_CICR_LSIRDYC_Pos
DECL|RCC_CICR_LSIRDYC|macro|RCC_CICR_LSIRDYC
DECL|RCC_CICR_MSIRDYC_Msk|macro|RCC_CICR_MSIRDYC_Msk
DECL|RCC_CICR_MSIRDYC_Pos|macro|RCC_CICR_MSIRDYC_Pos
DECL|RCC_CICR_MSIRDYC|macro|RCC_CICR_MSIRDYC
DECL|RCC_CICR_PLLRDYC_Msk|macro|RCC_CICR_PLLRDYC_Msk
DECL|RCC_CICR_PLLRDYC_Pos|macro|RCC_CICR_PLLRDYC_Pos
DECL|RCC_CICR_PLLRDYC|macro|RCC_CICR_PLLRDYC
DECL|RCC_CICR_PLLSAI1RDYC_Msk|macro|RCC_CICR_PLLSAI1RDYC_Msk
DECL|RCC_CICR_PLLSAI1RDYC_Pos|macro|RCC_CICR_PLLSAI1RDYC_Pos
DECL|RCC_CICR_PLLSAI1RDYC|macro|RCC_CICR_PLLSAI1RDYC
DECL|RCC_CIER_HSERDYIE_Msk|macro|RCC_CIER_HSERDYIE_Msk
DECL|RCC_CIER_HSERDYIE_Pos|macro|RCC_CIER_HSERDYIE_Pos
DECL|RCC_CIER_HSERDYIE|macro|RCC_CIER_HSERDYIE
DECL|RCC_CIER_HSI48RDYIE_Msk|macro|RCC_CIER_HSI48RDYIE_Msk
DECL|RCC_CIER_HSI48RDYIE_Pos|macro|RCC_CIER_HSI48RDYIE_Pos
DECL|RCC_CIER_HSI48RDYIE|macro|RCC_CIER_HSI48RDYIE
DECL|RCC_CIER_HSIRDYIE_Msk|macro|RCC_CIER_HSIRDYIE_Msk
DECL|RCC_CIER_HSIRDYIE_Pos|macro|RCC_CIER_HSIRDYIE_Pos
DECL|RCC_CIER_HSIRDYIE|macro|RCC_CIER_HSIRDYIE
DECL|RCC_CIER_LSECSSIE_Msk|macro|RCC_CIER_LSECSSIE_Msk
DECL|RCC_CIER_LSECSSIE_Pos|macro|RCC_CIER_LSECSSIE_Pos
DECL|RCC_CIER_LSECSSIE|macro|RCC_CIER_LSECSSIE
DECL|RCC_CIER_LSERDYIE_Msk|macro|RCC_CIER_LSERDYIE_Msk
DECL|RCC_CIER_LSERDYIE_Pos|macro|RCC_CIER_LSERDYIE_Pos
DECL|RCC_CIER_LSERDYIE|macro|RCC_CIER_LSERDYIE
DECL|RCC_CIER_LSIRDYIE_Msk|macro|RCC_CIER_LSIRDYIE_Msk
DECL|RCC_CIER_LSIRDYIE_Pos|macro|RCC_CIER_LSIRDYIE_Pos
DECL|RCC_CIER_LSIRDYIE|macro|RCC_CIER_LSIRDYIE
DECL|RCC_CIER_MSIRDYIE_Msk|macro|RCC_CIER_MSIRDYIE_Msk
DECL|RCC_CIER_MSIRDYIE_Pos|macro|RCC_CIER_MSIRDYIE_Pos
DECL|RCC_CIER_MSIRDYIE|macro|RCC_CIER_MSIRDYIE
DECL|RCC_CIER_PLLRDYIE_Msk|macro|RCC_CIER_PLLRDYIE_Msk
DECL|RCC_CIER_PLLRDYIE_Pos|macro|RCC_CIER_PLLRDYIE_Pos
DECL|RCC_CIER_PLLRDYIE|macro|RCC_CIER_PLLRDYIE
DECL|RCC_CIER_PLLSAI1RDYIE_Msk|macro|RCC_CIER_PLLSAI1RDYIE_Msk
DECL|RCC_CIER_PLLSAI1RDYIE_Pos|macro|RCC_CIER_PLLSAI1RDYIE_Pos
DECL|RCC_CIER_PLLSAI1RDYIE|macro|RCC_CIER_PLLSAI1RDYIE
DECL|RCC_CIFR_CSSF_Msk|macro|RCC_CIFR_CSSF_Msk
DECL|RCC_CIFR_CSSF_Pos|macro|RCC_CIFR_CSSF_Pos
DECL|RCC_CIFR_CSSF|macro|RCC_CIFR_CSSF
DECL|RCC_CIFR_HSERDYF_Msk|macro|RCC_CIFR_HSERDYF_Msk
DECL|RCC_CIFR_HSERDYF_Pos|macro|RCC_CIFR_HSERDYF_Pos
DECL|RCC_CIFR_HSERDYF|macro|RCC_CIFR_HSERDYF
DECL|RCC_CIFR_HSI48RDYF_Msk|macro|RCC_CIFR_HSI48RDYF_Msk
DECL|RCC_CIFR_HSI48RDYF_Pos|macro|RCC_CIFR_HSI48RDYF_Pos
DECL|RCC_CIFR_HSI48RDYF|macro|RCC_CIFR_HSI48RDYF
DECL|RCC_CIFR_HSIRDYF_Msk|macro|RCC_CIFR_HSIRDYF_Msk
DECL|RCC_CIFR_HSIRDYF_Pos|macro|RCC_CIFR_HSIRDYF_Pos
DECL|RCC_CIFR_HSIRDYF|macro|RCC_CIFR_HSIRDYF
DECL|RCC_CIFR_LSECSSF_Msk|macro|RCC_CIFR_LSECSSF_Msk
DECL|RCC_CIFR_LSECSSF_Pos|macro|RCC_CIFR_LSECSSF_Pos
DECL|RCC_CIFR_LSECSSF|macro|RCC_CIFR_LSECSSF
DECL|RCC_CIFR_LSERDYF_Msk|macro|RCC_CIFR_LSERDYF_Msk
DECL|RCC_CIFR_LSERDYF_Pos|macro|RCC_CIFR_LSERDYF_Pos
DECL|RCC_CIFR_LSERDYF|macro|RCC_CIFR_LSERDYF
DECL|RCC_CIFR_LSIRDYF_Msk|macro|RCC_CIFR_LSIRDYF_Msk
DECL|RCC_CIFR_LSIRDYF_Pos|macro|RCC_CIFR_LSIRDYF_Pos
DECL|RCC_CIFR_LSIRDYF|macro|RCC_CIFR_LSIRDYF
DECL|RCC_CIFR_MSIRDYF_Msk|macro|RCC_CIFR_MSIRDYF_Msk
DECL|RCC_CIFR_MSIRDYF_Pos|macro|RCC_CIFR_MSIRDYF_Pos
DECL|RCC_CIFR_MSIRDYF|macro|RCC_CIFR_MSIRDYF
DECL|RCC_CIFR_PLLRDYF_Msk|macro|RCC_CIFR_PLLRDYF_Msk
DECL|RCC_CIFR_PLLRDYF_Pos|macro|RCC_CIFR_PLLRDYF_Pos
DECL|RCC_CIFR_PLLRDYF|macro|RCC_CIFR_PLLRDYF
DECL|RCC_CIFR_PLLSAI1RDYF_Msk|macro|RCC_CIFR_PLLSAI1RDYF_Msk
DECL|RCC_CIFR_PLLSAI1RDYF_Pos|macro|RCC_CIFR_PLLSAI1RDYF_Pos
DECL|RCC_CIFR_PLLSAI1RDYF|macro|RCC_CIFR_PLLSAI1RDYF
DECL|RCC_CRRCR_HSI48CAL_0|macro|RCC_CRRCR_HSI48CAL_0
DECL|RCC_CRRCR_HSI48CAL_1|macro|RCC_CRRCR_HSI48CAL_1
DECL|RCC_CRRCR_HSI48CAL_2|macro|RCC_CRRCR_HSI48CAL_2
DECL|RCC_CRRCR_HSI48CAL_3|macro|RCC_CRRCR_HSI48CAL_3
DECL|RCC_CRRCR_HSI48CAL_4|macro|RCC_CRRCR_HSI48CAL_4
DECL|RCC_CRRCR_HSI48CAL_5|macro|RCC_CRRCR_HSI48CAL_5
DECL|RCC_CRRCR_HSI48CAL_6|macro|RCC_CRRCR_HSI48CAL_6
DECL|RCC_CRRCR_HSI48CAL_7|macro|RCC_CRRCR_HSI48CAL_7
DECL|RCC_CRRCR_HSI48CAL_8|macro|RCC_CRRCR_HSI48CAL_8
DECL|RCC_CRRCR_HSI48CAL_Msk|macro|RCC_CRRCR_HSI48CAL_Msk
DECL|RCC_CRRCR_HSI48CAL_Pos|macro|RCC_CRRCR_HSI48CAL_Pos
DECL|RCC_CRRCR_HSI48CAL|macro|RCC_CRRCR_HSI48CAL
DECL|RCC_CRRCR_HSI48ON_Msk|macro|RCC_CRRCR_HSI48ON_Msk
DECL|RCC_CRRCR_HSI48ON_Pos|macro|RCC_CRRCR_HSI48ON_Pos
DECL|RCC_CRRCR_HSI48ON|macro|RCC_CRRCR_HSI48ON
DECL|RCC_CRRCR_HSI48RDY_Msk|macro|RCC_CRRCR_HSI48RDY_Msk
DECL|RCC_CRRCR_HSI48RDY_Pos|macro|RCC_CRRCR_HSI48RDY_Pos
DECL|RCC_CRRCR_HSI48RDY|macro|RCC_CRRCR_HSI48RDY
DECL|RCC_CR_CSSON_Msk|macro|RCC_CR_CSSON_Msk
DECL|RCC_CR_CSSON_Pos|macro|RCC_CR_CSSON_Pos
DECL|RCC_CR_CSSON|macro|RCC_CR_CSSON
DECL|RCC_CR_HSEBYP_Msk|macro|RCC_CR_HSEBYP_Msk
DECL|RCC_CR_HSEBYP_Pos|macro|RCC_CR_HSEBYP_Pos
DECL|RCC_CR_HSEBYP|macro|RCC_CR_HSEBYP
DECL|RCC_CR_HSEON_Msk|macro|RCC_CR_HSEON_Msk
DECL|RCC_CR_HSEON_Pos|macro|RCC_CR_HSEON_Pos
DECL|RCC_CR_HSEON|macro|RCC_CR_HSEON
DECL|RCC_CR_HSERDY_Msk|macro|RCC_CR_HSERDY_Msk
DECL|RCC_CR_HSERDY_Pos|macro|RCC_CR_HSERDY_Pos
DECL|RCC_CR_HSERDY|macro|RCC_CR_HSERDY
DECL|RCC_CR_HSIASFS_Msk|macro|RCC_CR_HSIASFS_Msk
DECL|RCC_CR_HSIASFS_Pos|macro|RCC_CR_HSIASFS_Pos
DECL|RCC_CR_HSIASFS|macro|RCC_CR_HSIASFS
DECL|RCC_CR_HSIKERON_Msk|macro|RCC_CR_HSIKERON_Msk
DECL|RCC_CR_HSIKERON_Pos|macro|RCC_CR_HSIKERON_Pos
DECL|RCC_CR_HSIKERON|macro|RCC_CR_HSIKERON
DECL|RCC_CR_HSION_Msk|macro|RCC_CR_HSION_Msk
DECL|RCC_CR_HSION_Pos|macro|RCC_CR_HSION_Pos
DECL|RCC_CR_HSION|macro|RCC_CR_HSION
DECL|RCC_CR_HSIRDY_Msk|macro|RCC_CR_HSIRDY_Msk
DECL|RCC_CR_HSIRDY_Pos|macro|RCC_CR_HSIRDY_Pos
DECL|RCC_CR_HSIRDY|macro|RCC_CR_HSIRDY
DECL|RCC_CR_MSION_Msk|macro|RCC_CR_MSION_Msk
DECL|RCC_CR_MSION_Pos|macro|RCC_CR_MSION_Pos
DECL|RCC_CR_MSION|macro|RCC_CR_MSION
DECL|RCC_CR_MSIPLLEN_Msk|macro|RCC_CR_MSIPLLEN_Msk
DECL|RCC_CR_MSIPLLEN_Pos|macro|RCC_CR_MSIPLLEN_Pos
DECL|RCC_CR_MSIPLLEN|macro|RCC_CR_MSIPLLEN
DECL|RCC_CR_MSIRANGE_0|macro|RCC_CR_MSIRANGE_0
DECL|RCC_CR_MSIRANGE_10|macro|RCC_CR_MSIRANGE_10
DECL|RCC_CR_MSIRANGE_11|macro|RCC_CR_MSIRANGE_11
DECL|RCC_CR_MSIRANGE_1|macro|RCC_CR_MSIRANGE_1
DECL|RCC_CR_MSIRANGE_2|macro|RCC_CR_MSIRANGE_2
DECL|RCC_CR_MSIRANGE_3|macro|RCC_CR_MSIRANGE_3
DECL|RCC_CR_MSIRANGE_4|macro|RCC_CR_MSIRANGE_4
DECL|RCC_CR_MSIRANGE_5|macro|RCC_CR_MSIRANGE_5
DECL|RCC_CR_MSIRANGE_6|macro|RCC_CR_MSIRANGE_6
DECL|RCC_CR_MSIRANGE_7|macro|RCC_CR_MSIRANGE_7
DECL|RCC_CR_MSIRANGE_8|macro|RCC_CR_MSIRANGE_8
DECL|RCC_CR_MSIRANGE_9|macro|RCC_CR_MSIRANGE_9
DECL|RCC_CR_MSIRANGE_Msk|macro|RCC_CR_MSIRANGE_Msk
DECL|RCC_CR_MSIRANGE_Pos|macro|RCC_CR_MSIRANGE_Pos
DECL|RCC_CR_MSIRANGE|macro|RCC_CR_MSIRANGE
DECL|RCC_CR_MSIRDY_Msk|macro|RCC_CR_MSIRDY_Msk
DECL|RCC_CR_MSIRDY_Pos|macro|RCC_CR_MSIRDY_Pos
DECL|RCC_CR_MSIRDY|macro|RCC_CR_MSIRDY
DECL|RCC_CR_MSIRGSEL_Msk|macro|RCC_CR_MSIRGSEL_Msk
DECL|RCC_CR_MSIRGSEL_Pos|macro|RCC_CR_MSIRGSEL_Pos
DECL|RCC_CR_MSIRGSEL|macro|RCC_CR_MSIRGSEL
DECL|RCC_CR_PLLON_Msk|macro|RCC_CR_PLLON_Msk
DECL|RCC_CR_PLLON_Pos|macro|RCC_CR_PLLON_Pos
DECL|RCC_CR_PLLON|macro|RCC_CR_PLLON
DECL|RCC_CR_PLLRDY_Msk|macro|RCC_CR_PLLRDY_Msk
DECL|RCC_CR_PLLRDY_Pos|macro|RCC_CR_PLLRDY_Pos
DECL|RCC_CR_PLLRDY|macro|RCC_CR_PLLRDY
DECL|RCC_CR_PLLSAI1ON_Msk|macro|RCC_CR_PLLSAI1ON_Msk
DECL|RCC_CR_PLLSAI1ON_Pos|macro|RCC_CR_PLLSAI1ON_Pos
DECL|RCC_CR_PLLSAI1ON|macro|RCC_CR_PLLSAI1ON
DECL|RCC_CR_PLLSAI1RDY_Msk|macro|RCC_CR_PLLSAI1RDY_Msk
DECL|RCC_CR_PLLSAI1RDY_Pos|macro|RCC_CR_PLLSAI1RDY_Pos
DECL|RCC_CR_PLLSAI1RDY|macro|RCC_CR_PLLSAI1RDY
DECL|RCC_CSR_BORRSTF_Msk|macro|RCC_CSR_BORRSTF_Msk
DECL|RCC_CSR_BORRSTF_Pos|macro|RCC_CSR_BORRSTF_Pos
DECL|RCC_CSR_BORRSTF|macro|RCC_CSR_BORRSTF
DECL|RCC_CSR_FWRSTF_Msk|macro|RCC_CSR_FWRSTF_Msk
DECL|RCC_CSR_FWRSTF_Pos|macro|RCC_CSR_FWRSTF_Pos
DECL|RCC_CSR_FWRSTF|macro|RCC_CSR_FWRSTF
DECL|RCC_CSR_IWDGRSTF_Msk|macro|RCC_CSR_IWDGRSTF_Msk
DECL|RCC_CSR_IWDGRSTF_Pos|macro|RCC_CSR_IWDGRSTF_Pos
DECL|RCC_CSR_IWDGRSTF|macro|RCC_CSR_IWDGRSTF
DECL|RCC_CSR_LPWRRSTF_Msk|macro|RCC_CSR_LPWRRSTF_Msk
DECL|RCC_CSR_LPWRRSTF_Pos|macro|RCC_CSR_LPWRRSTF_Pos
DECL|RCC_CSR_LPWRRSTF|macro|RCC_CSR_LPWRRSTF
DECL|RCC_CSR_LSION_Msk|macro|RCC_CSR_LSION_Msk
DECL|RCC_CSR_LSION_Pos|macro|RCC_CSR_LSION_Pos
DECL|RCC_CSR_LSION|macro|RCC_CSR_LSION
DECL|RCC_CSR_LSIRDY_Msk|macro|RCC_CSR_LSIRDY_Msk
DECL|RCC_CSR_LSIRDY_Pos|macro|RCC_CSR_LSIRDY_Pos
DECL|RCC_CSR_LSIRDY|macro|RCC_CSR_LSIRDY
DECL|RCC_CSR_MSISRANGE_1|macro|RCC_CSR_MSISRANGE_1
DECL|RCC_CSR_MSISRANGE_2|macro|RCC_CSR_MSISRANGE_2
DECL|RCC_CSR_MSISRANGE_4|macro|RCC_CSR_MSISRANGE_4
DECL|RCC_CSR_MSISRANGE_8|macro|RCC_CSR_MSISRANGE_8
DECL|RCC_CSR_MSISRANGE_Msk|macro|RCC_CSR_MSISRANGE_Msk
DECL|RCC_CSR_MSISRANGE_Pos|macro|RCC_CSR_MSISRANGE_Pos
DECL|RCC_CSR_MSISRANGE|macro|RCC_CSR_MSISRANGE
DECL|RCC_CSR_OBLRSTF_Msk|macro|RCC_CSR_OBLRSTF_Msk
DECL|RCC_CSR_OBLRSTF_Pos|macro|RCC_CSR_OBLRSTF_Pos
DECL|RCC_CSR_OBLRSTF|macro|RCC_CSR_OBLRSTF
DECL|RCC_CSR_PINRSTF_Msk|macro|RCC_CSR_PINRSTF_Msk
DECL|RCC_CSR_PINRSTF_Pos|macro|RCC_CSR_PINRSTF_Pos
DECL|RCC_CSR_PINRSTF|macro|RCC_CSR_PINRSTF
DECL|RCC_CSR_RMVF_Msk|macro|RCC_CSR_RMVF_Msk
DECL|RCC_CSR_RMVF_Pos|macro|RCC_CSR_RMVF_Pos
DECL|RCC_CSR_RMVF|macro|RCC_CSR_RMVF
DECL|RCC_CSR_SFTRSTF_Msk|macro|RCC_CSR_SFTRSTF_Msk
DECL|RCC_CSR_SFTRSTF_Pos|macro|RCC_CSR_SFTRSTF_Pos
DECL|RCC_CSR_SFTRSTF|macro|RCC_CSR_SFTRSTF
DECL|RCC_CSR_WWDGRSTF_Msk|macro|RCC_CSR_WWDGRSTF_Msk
DECL|RCC_CSR_WWDGRSTF_Pos|macro|RCC_CSR_WWDGRSTF_Pos
DECL|RCC_CSR_WWDGRSTF|macro|RCC_CSR_WWDGRSTF
DECL|RCC_HSI48_SUPPORT|macro|RCC_HSI48_SUPPORT
DECL|RCC_ICSCR_HSICAL_0|macro|RCC_ICSCR_HSICAL_0
DECL|RCC_ICSCR_HSICAL_1|macro|RCC_ICSCR_HSICAL_1
DECL|RCC_ICSCR_HSICAL_2|macro|RCC_ICSCR_HSICAL_2
DECL|RCC_ICSCR_HSICAL_3|macro|RCC_ICSCR_HSICAL_3
DECL|RCC_ICSCR_HSICAL_4|macro|RCC_ICSCR_HSICAL_4
DECL|RCC_ICSCR_HSICAL_5|macro|RCC_ICSCR_HSICAL_5
DECL|RCC_ICSCR_HSICAL_6|macro|RCC_ICSCR_HSICAL_6
DECL|RCC_ICSCR_HSICAL_7|macro|RCC_ICSCR_HSICAL_7
DECL|RCC_ICSCR_HSICAL_Msk|macro|RCC_ICSCR_HSICAL_Msk
DECL|RCC_ICSCR_HSICAL_Pos|macro|RCC_ICSCR_HSICAL_Pos
DECL|RCC_ICSCR_HSICAL|macro|RCC_ICSCR_HSICAL
DECL|RCC_ICSCR_HSITRIM_0|macro|RCC_ICSCR_HSITRIM_0
DECL|RCC_ICSCR_HSITRIM_1|macro|RCC_ICSCR_HSITRIM_1
DECL|RCC_ICSCR_HSITRIM_2|macro|RCC_ICSCR_HSITRIM_2
DECL|RCC_ICSCR_HSITRIM_3|macro|RCC_ICSCR_HSITRIM_3
DECL|RCC_ICSCR_HSITRIM_4|macro|RCC_ICSCR_HSITRIM_4
DECL|RCC_ICSCR_HSITRIM_Msk|macro|RCC_ICSCR_HSITRIM_Msk
DECL|RCC_ICSCR_HSITRIM_Pos|macro|RCC_ICSCR_HSITRIM_Pos
DECL|RCC_ICSCR_HSITRIM|macro|RCC_ICSCR_HSITRIM
DECL|RCC_ICSCR_MSICAL_0|macro|RCC_ICSCR_MSICAL_0
DECL|RCC_ICSCR_MSICAL_1|macro|RCC_ICSCR_MSICAL_1
DECL|RCC_ICSCR_MSICAL_2|macro|RCC_ICSCR_MSICAL_2
DECL|RCC_ICSCR_MSICAL_3|macro|RCC_ICSCR_MSICAL_3
DECL|RCC_ICSCR_MSICAL_4|macro|RCC_ICSCR_MSICAL_4
DECL|RCC_ICSCR_MSICAL_5|macro|RCC_ICSCR_MSICAL_5
DECL|RCC_ICSCR_MSICAL_6|macro|RCC_ICSCR_MSICAL_6
DECL|RCC_ICSCR_MSICAL_7|macro|RCC_ICSCR_MSICAL_7
DECL|RCC_ICSCR_MSICAL_Msk|macro|RCC_ICSCR_MSICAL_Msk
DECL|RCC_ICSCR_MSICAL_Pos|macro|RCC_ICSCR_MSICAL_Pos
DECL|RCC_ICSCR_MSICAL|macro|RCC_ICSCR_MSICAL
DECL|RCC_ICSCR_MSITRIM_0|macro|RCC_ICSCR_MSITRIM_0
DECL|RCC_ICSCR_MSITRIM_1|macro|RCC_ICSCR_MSITRIM_1
DECL|RCC_ICSCR_MSITRIM_2|macro|RCC_ICSCR_MSITRIM_2
DECL|RCC_ICSCR_MSITRIM_3|macro|RCC_ICSCR_MSITRIM_3
DECL|RCC_ICSCR_MSITRIM_4|macro|RCC_ICSCR_MSITRIM_4
DECL|RCC_ICSCR_MSITRIM_5|macro|RCC_ICSCR_MSITRIM_5
DECL|RCC_ICSCR_MSITRIM_6|macro|RCC_ICSCR_MSITRIM_6
DECL|RCC_ICSCR_MSITRIM_7|macro|RCC_ICSCR_MSITRIM_7
DECL|RCC_ICSCR_MSITRIM_Msk|macro|RCC_ICSCR_MSITRIM_Msk
DECL|RCC_ICSCR_MSITRIM_Pos|macro|RCC_ICSCR_MSITRIM_Pos
DECL|RCC_ICSCR_MSITRIM|macro|RCC_ICSCR_MSITRIM
DECL|RCC_IRQn|enumerator|RCC_IRQn = 5, /*!< RCC global Interrupt */
DECL|RCC_PLLCFGR_PLLM_0|macro|RCC_PLLCFGR_PLLM_0
DECL|RCC_PLLCFGR_PLLM_1|macro|RCC_PLLCFGR_PLLM_1
DECL|RCC_PLLCFGR_PLLM_2|macro|RCC_PLLCFGR_PLLM_2
DECL|RCC_PLLCFGR_PLLM_Msk|macro|RCC_PLLCFGR_PLLM_Msk
DECL|RCC_PLLCFGR_PLLM_Pos|macro|RCC_PLLCFGR_PLLM_Pos
DECL|RCC_PLLCFGR_PLLM|macro|RCC_PLLCFGR_PLLM
DECL|RCC_PLLCFGR_PLLN_0|macro|RCC_PLLCFGR_PLLN_0
DECL|RCC_PLLCFGR_PLLN_1|macro|RCC_PLLCFGR_PLLN_1
DECL|RCC_PLLCFGR_PLLN_2|macro|RCC_PLLCFGR_PLLN_2
DECL|RCC_PLLCFGR_PLLN_3|macro|RCC_PLLCFGR_PLLN_3
DECL|RCC_PLLCFGR_PLLN_4|macro|RCC_PLLCFGR_PLLN_4
DECL|RCC_PLLCFGR_PLLN_5|macro|RCC_PLLCFGR_PLLN_5
DECL|RCC_PLLCFGR_PLLN_6|macro|RCC_PLLCFGR_PLLN_6
DECL|RCC_PLLCFGR_PLLN_Msk|macro|RCC_PLLCFGR_PLLN_Msk
DECL|RCC_PLLCFGR_PLLN_Pos|macro|RCC_PLLCFGR_PLLN_Pos
DECL|RCC_PLLCFGR_PLLN|macro|RCC_PLLCFGR_PLLN
DECL|RCC_PLLCFGR_PLLPDIV_0|macro|RCC_PLLCFGR_PLLPDIV_0
DECL|RCC_PLLCFGR_PLLPDIV_1|macro|RCC_PLLCFGR_PLLPDIV_1
DECL|RCC_PLLCFGR_PLLPDIV_2|macro|RCC_PLLCFGR_PLLPDIV_2
DECL|RCC_PLLCFGR_PLLPDIV_3|macro|RCC_PLLCFGR_PLLPDIV_3
DECL|RCC_PLLCFGR_PLLPDIV_4|macro|RCC_PLLCFGR_PLLPDIV_4
DECL|RCC_PLLCFGR_PLLPDIV_Msk|macro|RCC_PLLCFGR_PLLPDIV_Msk
DECL|RCC_PLLCFGR_PLLPDIV_Pos|macro|RCC_PLLCFGR_PLLPDIV_Pos
DECL|RCC_PLLCFGR_PLLPDIV|macro|RCC_PLLCFGR_PLLPDIV
DECL|RCC_PLLCFGR_PLLPEN_Msk|macro|RCC_PLLCFGR_PLLPEN_Msk
DECL|RCC_PLLCFGR_PLLPEN_Pos|macro|RCC_PLLCFGR_PLLPEN_Pos
DECL|RCC_PLLCFGR_PLLPEN|macro|RCC_PLLCFGR_PLLPEN
DECL|RCC_PLLCFGR_PLLP_Msk|macro|RCC_PLLCFGR_PLLP_Msk
DECL|RCC_PLLCFGR_PLLP_Pos|macro|RCC_PLLCFGR_PLLP_Pos
DECL|RCC_PLLCFGR_PLLP|macro|RCC_PLLCFGR_PLLP
DECL|RCC_PLLCFGR_PLLQEN_Msk|macro|RCC_PLLCFGR_PLLQEN_Msk
DECL|RCC_PLLCFGR_PLLQEN_Pos|macro|RCC_PLLCFGR_PLLQEN_Pos
DECL|RCC_PLLCFGR_PLLQEN|macro|RCC_PLLCFGR_PLLQEN
DECL|RCC_PLLCFGR_PLLQ_0|macro|RCC_PLLCFGR_PLLQ_0
DECL|RCC_PLLCFGR_PLLQ_1|macro|RCC_PLLCFGR_PLLQ_1
DECL|RCC_PLLCFGR_PLLQ_Msk|macro|RCC_PLLCFGR_PLLQ_Msk
DECL|RCC_PLLCFGR_PLLQ_Pos|macro|RCC_PLLCFGR_PLLQ_Pos
DECL|RCC_PLLCFGR_PLLQ|macro|RCC_PLLCFGR_PLLQ
DECL|RCC_PLLCFGR_PLLREN_Msk|macro|RCC_PLLCFGR_PLLREN_Msk
DECL|RCC_PLLCFGR_PLLREN_Pos|macro|RCC_PLLCFGR_PLLREN_Pos
DECL|RCC_PLLCFGR_PLLREN|macro|RCC_PLLCFGR_PLLREN
DECL|RCC_PLLCFGR_PLLR_0|macro|RCC_PLLCFGR_PLLR_0
DECL|RCC_PLLCFGR_PLLR_1|macro|RCC_PLLCFGR_PLLR_1
DECL|RCC_PLLCFGR_PLLR_Msk|macro|RCC_PLLCFGR_PLLR_Msk
DECL|RCC_PLLCFGR_PLLR_Pos|macro|RCC_PLLCFGR_PLLR_Pos
DECL|RCC_PLLCFGR_PLLR|macro|RCC_PLLCFGR_PLLR
DECL|RCC_PLLCFGR_PLLSRC_HSE_Msk|macro|RCC_PLLCFGR_PLLSRC_HSE_Msk
DECL|RCC_PLLCFGR_PLLSRC_HSE_Pos|macro|RCC_PLLCFGR_PLLSRC_HSE_Pos
DECL|RCC_PLLCFGR_PLLSRC_HSE|macro|RCC_PLLCFGR_PLLSRC_HSE
DECL|RCC_PLLCFGR_PLLSRC_HSI_Msk|macro|RCC_PLLCFGR_PLLSRC_HSI_Msk
DECL|RCC_PLLCFGR_PLLSRC_HSI_Pos|macro|RCC_PLLCFGR_PLLSRC_HSI_Pos
DECL|RCC_PLLCFGR_PLLSRC_HSI|macro|RCC_PLLCFGR_PLLSRC_HSI
DECL|RCC_PLLCFGR_PLLSRC_MSI_Msk|macro|RCC_PLLCFGR_PLLSRC_MSI_Msk
DECL|RCC_PLLCFGR_PLLSRC_MSI_Pos|macro|RCC_PLLCFGR_PLLSRC_MSI_Pos
DECL|RCC_PLLCFGR_PLLSRC_MSI|macro|RCC_PLLCFGR_PLLSRC_MSI
DECL|RCC_PLLCFGR_PLLSRC_Msk|macro|RCC_PLLCFGR_PLLSRC_Msk
DECL|RCC_PLLCFGR_PLLSRC_Pos|macro|RCC_PLLCFGR_PLLSRC_Pos
DECL|RCC_PLLCFGR_PLLSRC|macro|RCC_PLLCFGR_PLLSRC
DECL|RCC_PLLP_DIV_2_31_SUPPORT|macro|RCC_PLLP_DIV_2_31_SUPPORT
DECL|RCC_PLLSAI1CFGR_PLLSAI1N_0|macro|RCC_PLLSAI1CFGR_PLLSAI1N_0
DECL|RCC_PLLSAI1CFGR_PLLSAI1N_1|macro|RCC_PLLSAI1CFGR_PLLSAI1N_1
DECL|RCC_PLLSAI1CFGR_PLLSAI1N_2|macro|RCC_PLLSAI1CFGR_PLLSAI1N_2
DECL|RCC_PLLSAI1CFGR_PLLSAI1N_3|macro|RCC_PLLSAI1CFGR_PLLSAI1N_3
DECL|RCC_PLLSAI1CFGR_PLLSAI1N_4|macro|RCC_PLLSAI1CFGR_PLLSAI1N_4
DECL|RCC_PLLSAI1CFGR_PLLSAI1N_5|macro|RCC_PLLSAI1CFGR_PLLSAI1N_5
DECL|RCC_PLLSAI1CFGR_PLLSAI1N_6|macro|RCC_PLLSAI1CFGR_PLLSAI1N_6
DECL|RCC_PLLSAI1CFGR_PLLSAI1N_Msk|macro|RCC_PLLSAI1CFGR_PLLSAI1N_Msk
DECL|RCC_PLLSAI1CFGR_PLLSAI1N_Pos|macro|RCC_PLLSAI1CFGR_PLLSAI1N_Pos
DECL|RCC_PLLSAI1CFGR_PLLSAI1N|macro|RCC_PLLSAI1CFGR_PLLSAI1N
DECL|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0|macro|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0
DECL|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|macro|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1
DECL|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|macro|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2
DECL|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|macro|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3
DECL|RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|macro|RCC_PLLSAI1CFGR_PLLSAI1PDIV_4
DECL|RCC_PLLSAI1CFGR_PLLSAI1PDIV_Msk|macro|RCC_PLLSAI1CFGR_PLLSAI1PDIV_Msk
DECL|RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos|macro|RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos
DECL|RCC_PLLSAI1CFGR_PLLSAI1PDIV|macro|RCC_PLLSAI1CFGR_PLLSAI1PDIV
DECL|RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk|macro|RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk
DECL|RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos|macro|RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos
DECL|RCC_PLLSAI1CFGR_PLLSAI1PEN|macro|RCC_PLLSAI1CFGR_PLLSAI1PEN
DECL|RCC_PLLSAI1CFGR_PLLSAI1P_Msk|macro|RCC_PLLSAI1CFGR_PLLSAI1P_Msk
DECL|RCC_PLLSAI1CFGR_PLLSAI1P_Pos|macro|RCC_PLLSAI1CFGR_PLLSAI1P_Pos
DECL|RCC_PLLSAI1CFGR_PLLSAI1P|macro|RCC_PLLSAI1CFGR_PLLSAI1P
DECL|RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk|macro|RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk
DECL|RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos|macro|RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos
DECL|RCC_PLLSAI1CFGR_PLLSAI1QEN|macro|RCC_PLLSAI1CFGR_PLLSAI1QEN
DECL|RCC_PLLSAI1CFGR_PLLSAI1Q_0|macro|RCC_PLLSAI1CFGR_PLLSAI1Q_0
DECL|RCC_PLLSAI1CFGR_PLLSAI1Q_1|macro|RCC_PLLSAI1CFGR_PLLSAI1Q_1
DECL|RCC_PLLSAI1CFGR_PLLSAI1Q_Msk|macro|RCC_PLLSAI1CFGR_PLLSAI1Q_Msk
DECL|RCC_PLLSAI1CFGR_PLLSAI1Q_Pos|macro|RCC_PLLSAI1CFGR_PLLSAI1Q_Pos
DECL|RCC_PLLSAI1CFGR_PLLSAI1Q|macro|RCC_PLLSAI1CFGR_PLLSAI1Q
DECL|RCC_PLLSAI1CFGR_PLLSAI1REN_Msk|macro|RCC_PLLSAI1CFGR_PLLSAI1REN_Msk
DECL|RCC_PLLSAI1CFGR_PLLSAI1REN_Pos|macro|RCC_PLLSAI1CFGR_PLLSAI1REN_Pos
DECL|RCC_PLLSAI1CFGR_PLLSAI1REN|macro|RCC_PLLSAI1CFGR_PLLSAI1REN
DECL|RCC_PLLSAI1CFGR_PLLSAI1R_0|macro|RCC_PLLSAI1CFGR_PLLSAI1R_0
DECL|RCC_PLLSAI1CFGR_PLLSAI1R_1|macro|RCC_PLLSAI1CFGR_PLLSAI1R_1
DECL|RCC_PLLSAI1CFGR_PLLSAI1R_Msk|macro|RCC_PLLSAI1CFGR_PLLSAI1R_Msk
DECL|RCC_PLLSAI1CFGR_PLLSAI1R_Pos|macro|RCC_PLLSAI1CFGR_PLLSAI1R_Pos
DECL|RCC_PLLSAI1CFGR_PLLSAI1R|macro|RCC_PLLSAI1CFGR_PLLSAI1R
DECL|RCC_PLLSAI1P_DIV_2_31_SUPPORT|macro|RCC_PLLSAI1P_DIV_2_31_SUPPORT
DECL|RCC_TypeDef|typedef|} RCC_TypeDef;
DECL|RCC|macro|RCC
DECL|RCR|member|__IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
DECL|RDHR|member|__IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
DECL|RDLR|member|__IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
DECL|RDR|member|__IO uint16_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */
DECL|RDR|member|__IO uint32_t RDR; /*!< SWPMI Receive data register, Address offset: 0x20 */
DECL|RDTR|member|__IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
DECL|RESERVED0|member|__IO uint16_t RESERVED0; /*!< Reserved */
DECL|RESERVED0|member|uint32_t RESERVED0; /*!< Reserved, Address offset: 0x24 */
DECL|RESERVED0|member|uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
DECL|RESERVED0|member|uint8_t RESERVED0; /*!< Reserved, 0x05 */
DECL|RESERVED1|member|__IO uint16_t RESERVED1; /*!< Reserved */
DECL|RESERVED1|member|__IO uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x1C */
DECL|RESERVED1|member|uint16_t RESERVED1; /*!< Reserved, 0x06 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, 0x08 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, 0x18 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, 0x1C */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, Address offset: 0x34 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, Address offset: 0x48 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, Address offset: ADC1 base address + 0x300 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x18 */
DECL|RESERVED1|member|uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
DECL|RESERVED2|member|__IO uint16_t RESERVED2; /*!< Reserved */
DECL|RESERVED2|member|uint16_t RESERVED2; /*!< Reserved, 0x12 */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x0C */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x1C */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x208 */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x2C */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, Address offset: 0x20 */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, Address offset: 0x44 */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, Address offset: 0x4C */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, Address offset: ADC1 base address + 0x304 */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */
DECL|RESERVED3|member|__IO uint16_t RESERVED3; /*!< Reserved */
DECL|RESERVED3|member|uint16_t RESERVED3; /*!< Reserved, 0x1A */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, 0x210 */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, 0x44 */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, Address offset: 0x50 */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, Address offset: 0x54 */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, Address offset: ADC1 base address + 0x30C */
DECL|RESERVED4|member|__IO uint16_t RESERVED4; /*!< Reserved */
DECL|RESERVED4|member|uint16_t RESERVED4; /*!< Reserved, 0x26 */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, 0x218 */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, 0x48 */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, Address offset: 0x54 */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, Address offset: 0x64 */
DECL|RESERVED5|member|__IO uint16_t RESERVED5; /*!< Reserved */
DECL|RESERVED5|member|uint16_t RESERVED5; /*!< Reserved, 0x2A */
DECL|RESERVED5|member|uint32_t RESERVED5; /*!< Reserved, Address offset: 0x74 */
DECL|RESERVED5|member|uint32_t RESERVED5[4]; /*!< Reserved, 0x50 - 0x5C */
DECL|RESERVED5|member|uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
DECL|RESERVED6|member|__IO uint16_t RESERVED6; /*!< Reserved */
DECL|RESERVED6|member|uint32_t RESERVED6; /*!< Reserved, Address offset: 0x84 */
DECL|RESERVED6|member|uint32_t RESERVED6[4]; /*!< Reserved, 0x70 - 0x7C */
DECL|RESERVED7|member|__IO uint16_t RESERVED7[17]; /*!< Reserved */
DECL|RESERVED7|member|uint32_t RESERVED7; /*!< Reserved, Address offset: 0x8C */
DECL|RESERVED7|member|uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */
DECL|RESERVED8|member|__IO uint16_t RESERVED8; /*!< Reserved */
DECL|RESERVED8|member|uint32_t RESERVED8; /*!< Reserved, 0x0A8 */
DECL|RESERVED9|member|__IO uint16_t RESERVED9; /*!< Reserved */
DECL|RESERVED9|member|uint32_t RESERVED9; /*!< Reserved, 0x0AC */
DECL|RESERVEDA|member|__IO uint16_t RESERVEDA; /*!< Reserved */
DECL|RESERVEDB|member|__IO uint16_t RESERVEDB; /*!< Reserved */
DECL|RESERVEDC|member|__IO uint16_t RESERVEDC; /*!< Reserved */
DECL|RESERVEDD|member|__IO uint16_t RESERVEDD; /*!< Reserved */
DECL|RESERVEDE|member|__IO uint16_t RESERVEDE; /*!< Reserved */
DECL|RESERVED|member|uint32_t RESERVED; /*!< Reserved, Address offset: 0x14 */
DECL|RESERVED|member|uint32_t RESERVED; /*!< Reserved, Address offset: 0x1C */
DECL|RF0R|member|__IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
DECL|RF1R|member|__IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
DECL|RFL|member|__IO uint32_t RFL; /*!< SWPMI Receive Frame Length register, Address offset: 0x18 */
DECL|RIR|member|__IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
DECL|RLR|member|__IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
DECL|RNG_BASE|macro|RNG_BASE
DECL|RNG_CR_IE_Msk|macro|RNG_CR_IE_Msk
DECL|RNG_CR_IE_Pos|macro|RNG_CR_IE_Pos
DECL|RNG_CR_IE|macro|RNG_CR_IE
DECL|RNG_CR_RNGEN_Msk|macro|RNG_CR_RNGEN_Msk
DECL|RNG_CR_RNGEN_Pos|macro|RNG_CR_RNGEN_Pos
DECL|RNG_CR_RNGEN|macro|RNG_CR_RNGEN
DECL|RNG_IRQn|enumerator|RNG_IRQn = 80, /*!< RNG global interrupt */
DECL|RNG_SR_CECS_Msk|macro|RNG_SR_CECS_Msk
DECL|RNG_SR_CECS_Pos|macro|RNG_SR_CECS_Pos
DECL|RNG_SR_CECS|macro|RNG_SR_CECS
DECL|RNG_SR_CEIS_Msk|macro|RNG_SR_CEIS_Msk
DECL|RNG_SR_CEIS_Pos|macro|RNG_SR_CEIS_Pos
DECL|RNG_SR_CEIS|macro|RNG_SR_CEIS
DECL|RNG_SR_DRDY_Msk|macro|RNG_SR_DRDY_Msk
DECL|RNG_SR_DRDY_Pos|macro|RNG_SR_DRDY_Pos
DECL|RNG_SR_DRDY|macro|RNG_SR_DRDY
DECL|RNG_SR_SECS_Msk|macro|RNG_SR_SECS_Msk
DECL|RNG_SR_SECS_Pos|macro|RNG_SR_SECS_Pos
DECL|RNG_SR_SECS|macro|RNG_SR_SECS
DECL|RNG_SR_SEIS_Msk|macro|RNG_SR_SEIS_Msk
DECL|RNG_SR_SEIS_Pos|macro|RNG_SR_SEIS_Pos
DECL|RNG_SR_SEIS|macro|RNG_SR_SEIS
DECL|RNG_TypeDef|typedef|} RNG_TypeDef;
DECL|RNG|macro|RNG
DECL|RQR|member|__IO uint16_t RQR; /*!< USART Request register, Address offset: 0x18 */
DECL|RTC_ALRMAR_DT_0|macro|RTC_ALRMAR_DT_0
DECL|RTC_ALRMAR_DT_1|macro|RTC_ALRMAR_DT_1
DECL|RTC_ALRMAR_DT_Msk|macro|RTC_ALRMAR_DT_Msk
DECL|RTC_ALRMAR_DT_Pos|macro|RTC_ALRMAR_DT_Pos
DECL|RTC_ALRMAR_DT|macro|RTC_ALRMAR_DT
DECL|RTC_ALRMAR_DU_0|macro|RTC_ALRMAR_DU_0
DECL|RTC_ALRMAR_DU_1|macro|RTC_ALRMAR_DU_1
DECL|RTC_ALRMAR_DU_2|macro|RTC_ALRMAR_DU_2
DECL|RTC_ALRMAR_DU_3|macro|RTC_ALRMAR_DU_3
DECL|RTC_ALRMAR_DU_Msk|macro|RTC_ALRMAR_DU_Msk
DECL|RTC_ALRMAR_DU_Pos|macro|RTC_ALRMAR_DU_Pos
DECL|RTC_ALRMAR_DU|macro|RTC_ALRMAR_DU
DECL|RTC_ALRMAR_HT_0|macro|RTC_ALRMAR_HT_0
DECL|RTC_ALRMAR_HT_1|macro|RTC_ALRMAR_HT_1
DECL|RTC_ALRMAR_HT_Msk|macro|RTC_ALRMAR_HT_Msk
DECL|RTC_ALRMAR_HT_Pos|macro|RTC_ALRMAR_HT_Pos
DECL|RTC_ALRMAR_HT|macro|RTC_ALRMAR_HT
DECL|RTC_ALRMAR_HU_0|macro|RTC_ALRMAR_HU_0
DECL|RTC_ALRMAR_HU_1|macro|RTC_ALRMAR_HU_1
DECL|RTC_ALRMAR_HU_2|macro|RTC_ALRMAR_HU_2
DECL|RTC_ALRMAR_HU_3|macro|RTC_ALRMAR_HU_3
DECL|RTC_ALRMAR_HU_Msk|macro|RTC_ALRMAR_HU_Msk
DECL|RTC_ALRMAR_HU_Pos|macro|RTC_ALRMAR_HU_Pos
DECL|RTC_ALRMAR_HU|macro|RTC_ALRMAR_HU
DECL|RTC_ALRMAR_MNT_0|macro|RTC_ALRMAR_MNT_0
DECL|RTC_ALRMAR_MNT_1|macro|RTC_ALRMAR_MNT_1
DECL|RTC_ALRMAR_MNT_2|macro|RTC_ALRMAR_MNT_2
DECL|RTC_ALRMAR_MNT_Msk|macro|RTC_ALRMAR_MNT_Msk
DECL|RTC_ALRMAR_MNT_Pos|macro|RTC_ALRMAR_MNT_Pos
DECL|RTC_ALRMAR_MNT|macro|RTC_ALRMAR_MNT
DECL|RTC_ALRMAR_MNU_0|macro|RTC_ALRMAR_MNU_0
DECL|RTC_ALRMAR_MNU_1|macro|RTC_ALRMAR_MNU_1
DECL|RTC_ALRMAR_MNU_2|macro|RTC_ALRMAR_MNU_2
DECL|RTC_ALRMAR_MNU_3|macro|RTC_ALRMAR_MNU_3
DECL|RTC_ALRMAR_MNU_Msk|macro|RTC_ALRMAR_MNU_Msk
DECL|RTC_ALRMAR_MNU_Pos|macro|RTC_ALRMAR_MNU_Pos
DECL|RTC_ALRMAR_MNU|macro|RTC_ALRMAR_MNU
DECL|RTC_ALRMAR_MSK1_Msk|macro|RTC_ALRMAR_MSK1_Msk
DECL|RTC_ALRMAR_MSK1_Pos|macro|RTC_ALRMAR_MSK1_Pos
DECL|RTC_ALRMAR_MSK1|macro|RTC_ALRMAR_MSK1
DECL|RTC_ALRMAR_MSK2_Msk|macro|RTC_ALRMAR_MSK2_Msk
DECL|RTC_ALRMAR_MSK2_Pos|macro|RTC_ALRMAR_MSK2_Pos
DECL|RTC_ALRMAR_MSK2|macro|RTC_ALRMAR_MSK2
DECL|RTC_ALRMAR_MSK3_Msk|macro|RTC_ALRMAR_MSK3_Msk
DECL|RTC_ALRMAR_MSK3_Pos|macro|RTC_ALRMAR_MSK3_Pos
DECL|RTC_ALRMAR_MSK3|macro|RTC_ALRMAR_MSK3
DECL|RTC_ALRMAR_MSK4_Msk|macro|RTC_ALRMAR_MSK4_Msk
DECL|RTC_ALRMAR_MSK4_Pos|macro|RTC_ALRMAR_MSK4_Pos
DECL|RTC_ALRMAR_MSK4|macro|RTC_ALRMAR_MSK4
DECL|RTC_ALRMAR_PM_Msk|macro|RTC_ALRMAR_PM_Msk
DECL|RTC_ALRMAR_PM_Pos|macro|RTC_ALRMAR_PM_Pos
DECL|RTC_ALRMAR_PM|macro|RTC_ALRMAR_PM
DECL|RTC_ALRMAR_ST_0|macro|RTC_ALRMAR_ST_0
DECL|RTC_ALRMAR_ST_1|macro|RTC_ALRMAR_ST_1
DECL|RTC_ALRMAR_ST_2|macro|RTC_ALRMAR_ST_2
DECL|RTC_ALRMAR_ST_Msk|macro|RTC_ALRMAR_ST_Msk
DECL|RTC_ALRMAR_ST_Pos|macro|RTC_ALRMAR_ST_Pos
DECL|RTC_ALRMAR_ST|macro|RTC_ALRMAR_ST
DECL|RTC_ALRMAR_SU_0|macro|RTC_ALRMAR_SU_0
DECL|RTC_ALRMAR_SU_1|macro|RTC_ALRMAR_SU_1
DECL|RTC_ALRMAR_SU_2|macro|RTC_ALRMAR_SU_2
DECL|RTC_ALRMAR_SU_3|macro|RTC_ALRMAR_SU_3
DECL|RTC_ALRMAR_SU_Msk|macro|RTC_ALRMAR_SU_Msk
DECL|RTC_ALRMAR_SU_Pos|macro|RTC_ALRMAR_SU_Pos
DECL|RTC_ALRMAR_SU|macro|RTC_ALRMAR_SU
DECL|RTC_ALRMAR_WDSEL_Msk|macro|RTC_ALRMAR_WDSEL_Msk
DECL|RTC_ALRMAR_WDSEL_Pos|macro|RTC_ALRMAR_WDSEL_Pos
DECL|RTC_ALRMAR_WDSEL|macro|RTC_ALRMAR_WDSEL
DECL|RTC_ALRMASSR_MASKSS_0|macro|RTC_ALRMASSR_MASKSS_0
DECL|RTC_ALRMASSR_MASKSS_1|macro|RTC_ALRMASSR_MASKSS_1
DECL|RTC_ALRMASSR_MASKSS_2|macro|RTC_ALRMASSR_MASKSS_2
DECL|RTC_ALRMASSR_MASKSS_3|macro|RTC_ALRMASSR_MASKSS_3
DECL|RTC_ALRMASSR_MASKSS_Msk|macro|RTC_ALRMASSR_MASKSS_Msk
DECL|RTC_ALRMASSR_MASKSS_Pos|macro|RTC_ALRMASSR_MASKSS_Pos
DECL|RTC_ALRMASSR_MASKSS|macro|RTC_ALRMASSR_MASKSS
DECL|RTC_ALRMASSR_SS_Msk|macro|RTC_ALRMASSR_SS_Msk
DECL|RTC_ALRMASSR_SS_Pos|macro|RTC_ALRMASSR_SS_Pos
DECL|RTC_ALRMASSR_SS|macro|RTC_ALRMASSR_SS
DECL|RTC_ALRMBR_DT_0|macro|RTC_ALRMBR_DT_0
DECL|RTC_ALRMBR_DT_1|macro|RTC_ALRMBR_DT_1
DECL|RTC_ALRMBR_DT_Msk|macro|RTC_ALRMBR_DT_Msk
DECL|RTC_ALRMBR_DT_Pos|macro|RTC_ALRMBR_DT_Pos
DECL|RTC_ALRMBR_DT|macro|RTC_ALRMBR_DT
DECL|RTC_ALRMBR_DU_0|macro|RTC_ALRMBR_DU_0
DECL|RTC_ALRMBR_DU_1|macro|RTC_ALRMBR_DU_1
DECL|RTC_ALRMBR_DU_2|macro|RTC_ALRMBR_DU_2
DECL|RTC_ALRMBR_DU_3|macro|RTC_ALRMBR_DU_3
DECL|RTC_ALRMBR_DU_Msk|macro|RTC_ALRMBR_DU_Msk
DECL|RTC_ALRMBR_DU_Pos|macro|RTC_ALRMBR_DU_Pos
DECL|RTC_ALRMBR_DU|macro|RTC_ALRMBR_DU
DECL|RTC_ALRMBR_HT_0|macro|RTC_ALRMBR_HT_0
DECL|RTC_ALRMBR_HT_1|macro|RTC_ALRMBR_HT_1
DECL|RTC_ALRMBR_HT_Msk|macro|RTC_ALRMBR_HT_Msk
DECL|RTC_ALRMBR_HT_Pos|macro|RTC_ALRMBR_HT_Pos
DECL|RTC_ALRMBR_HT|macro|RTC_ALRMBR_HT
DECL|RTC_ALRMBR_HU_0|macro|RTC_ALRMBR_HU_0
DECL|RTC_ALRMBR_HU_1|macro|RTC_ALRMBR_HU_1
DECL|RTC_ALRMBR_HU_2|macro|RTC_ALRMBR_HU_2
DECL|RTC_ALRMBR_HU_3|macro|RTC_ALRMBR_HU_3
DECL|RTC_ALRMBR_HU_Msk|macro|RTC_ALRMBR_HU_Msk
DECL|RTC_ALRMBR_HU_Pos|macro|RTC_ALRMBR_HU_Pos
DECL|RTC_ALRMBR_HU|macro|RTC_ALRMBR_HU
DECL|RTC_ALRMBR_MNT_0|macro|RTC_ALRMBR_MNT_0
DECL|RTC_ALRMBR_MNT_1|macro|RTC_ALRMBR_MNT_1
DECL|RTC_ALRMBR_MNT_2|macro|RTC_ALRMBR_MNT_2
DECL|RTC_ALRMBR_MNT_Msk|macro|RTC_ALRMBR_MNT_Msk
DECL|RTC_ALRMBR_MNT_Pos|macro|RTC_ALRMBR_MNT_Pos
DECL|RTC_ALRMBR_MNT|macro|RTC_ALRMBR_MNT
DECL|RTC_ALRMBR_MNU_0|macro|RTC_ALRMBR_MNU_0
DECL|RTC_ALRMBR_MNU_1|macro|RTC_ALRMBR_MNU_1
DECL|RTC_ALRMBR_MNU_2|macro|RTC_ALRMBR_MNU_2
DECL|RTC_ALRMBR_MNU_3|macro|RTC_ALRMBR_MNU_3
DECL|RTC_ALRMBR_MNU_Msk|macro|RTC_ALRMBR_MNU_Msk
DECL|RTC_ALRMBR_MNU_Pos|macro|RTC_ALRMBR_MNU_Pos
DECL|RTC_ALRMBR_MNU|macro|RTC_ALRMBR_MNU
DECL|RTC_ALRMBR_MSK1_Msk|macro|RTC_ALRMBR_MSK1_Msk
DECL|RTC_ALRMBR_MSK1_Pos|macro|RTC_ALRMBR_MSK1_Pos
DECL|RTC_ALRMBR_MSK1|macro|RTC_ALRMBR_MSK1
DECL|RTC_ALRMBR_MSK2_Msk|macro|RTC_ALRMBR_MSK2_Msk
DECL|RTC_ALRMBR_MSK2_Pos|macro|RTC_ALRMBR_MSK2_Pos
DECL|RTC_ALRMBR_MSK2|macro|RTC_ALRMBR_MSK2
DECL|RTC_ALRMBR_MSK3_Msk|macro|RTC_ALRMBR_MSK3_Msk
DECL|RTC_ALRMBR_MSK3_Pos|macro|RTC_ALRMBR_MSK3_Pos
DECL|RTC_ALRMBR_MSK3|macro|RTC_ALRMBR_MSK3
DECL|RTC_ALRMBR_MSK4_Msk|macro|RTC_ALRMBR_MSK4_Msk
DECL|RTC_ALRMBR_MSK4_Pos|macro|RTC_ALRMBR_MSK4_Pos
DECL|RTC_ALRMBR_MSK4|macro|RTC_ALRMBR_MSK4
DECL|RTC_ALRMBR_PM_Msk|macro|RTC_ALRMBR_PM_Msk
DECL|RTC_ALRMBR_PM_Pos|macro|RTC_ALRMBR_PM_Pos
DECL|RTC_ALRMBR_PM|macro|RTC_ALRMBR_PM
DECL|RTC_ALRMBR_ST_0|macro|RTC_ALRMBR_ST_0
DECL|RTC_ALRMBR_ST_1|macro|RTC_ALRMBR_ST_1
DECL|RTC_ALRMBR_ST_2|macro|RTC_ALRMBR_ST_2
DECL|RTC_ALRMBR_ST_Msk|macro|RTC_ALRMBR_ST_Msk
DECL|RTC_ALRMBR_ST_Pos|macro|RTC_ALRMBR_ST_Pos
DECL|RTC_ALRMBR_ST|macro|RTC_ALRMBR_ST
DECL|RTC_ALRMBR_SU_0|macro|RTC_ALRMBR_SU_0
DECL|RTC_ALRMBR_SU_1|macro|RTC_ALRMBR_SU_1
DECL|RTC_ALRMBR_SU_2|macro|RTC_ALRMBR_SU_2
DECL|RTC_ALRMBR_SU_3|macro|RTC_ALRMBR_SU_3
DECL|RTC_ALRMBR_SU_Msk|macro|RTC_ALRMBR_SU_Msk
DECL|RTC_ALRMBR_SU_Pos|macro|RTC_ALRMBR_SU_Pos
DECL|RTC_ALRMBR_SU|macro|RTC_ALRMBR_SU
DECL|RTC_ALRMBR_WDSEL_Msk|macro|RTC_ALRMBR_WDSEL_Msk
DECL|RTC_ALRMBR_WDSEL_Pos|macro|RTC_ALRMBR_WDSEL_Pos
DECL|RTC_ALRMBR_WDSEL|macro|RTC_ALRMBR_WDSEL
DECL|RTC_ALRMBSSR_MASKSS_0|macro|RTC_ALRMBSSR_MASKSS_0
DECL|RTC_ALRMBSSR_MASKSS_1|macro|RTC_ALRMBSSR_MASKSS_1
DECL|RTC_ALRMBSSR_MASKSS_2|macro|RTC_ALRMBSSR_MASKSS_2
DECL|RTC_ALRMBSSR_MASKSS_3|macro|RTC_ALRMBSSR_MASKSS_3
DECL|RTC_ALRMBSSR_MASKSS_Msk|macro|RTC_ALRMBSSR_MASKSS_Msk
DECL|RTC_ALRMBSSR_MASKSS_Pos|macro|RTC_ALRMBSSR_MASKSS_Pos
DECL|RTC_ALRMBSSR_MASKSS|macro|RTC_ALRMBSSR_MASKSS
DECL|RTC_ALRMBSSR_SS_Msk|macro|RTC_ALRMBSSR_SS_Msk
DECL|RTC_ALRMBSSR_SS_Pos|macro|RTC_ALRMBSSR_SS_Pos
DECL|RTC_ALRMBSSR_SS|macro|RTC_ALRMBSSR_SS
DECL|RTC_Alarm_IRQn|enumerator|RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
DECL|RTC_BACKUP_SUPPORT|macro|RTC_BACKUP_SUPPORT
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_BKP0R_Msk|macro|RTC_BKP0R_Msk
DECL|RTC_BKP0R_Pos|macro|RTC_BKP0R_Pos
DECL|RTC_BKP0R|macro|RTC_BKP0R
DECL|RTC_BKP10R_Msk|macro|RTC_BKP10R_Msk
DECL|RTC_BKP10R_Pos|macro|RTC_BKP10R_Pos
DECL|RTC_BKP10R|macro|RTC_BKP10R
DECL|RTC_BKP11R_Msk|macro|RTC_BKP11R_Msk
DECL|RTC_BKP11R_Pos|macro|RTC_BKP11R_Pos
DECL|RTC_BKP11R|macro|RTC_BKP11R
DECL|RTC_BKP12R_Msk|macro|RTC_BKP12R_Msk
DECL|RTC_BKP12R_Pos|macro|RTC_BKP12R_Pos
DECL|RTC_BKP12R|macro|RTC_BKP12R
DECL|RTC_BKP13R_Msk|macro|RTC_BKP13R_Msk
DECL|RTC_BKP13R_Pos|macro|RTC_BKP13R_Pos
DECL|RTC_BKP13R|macro|RTC_BKP13R
DECL|RTC_BKP14R_Msk|macro|RTC_BKP14R_Msk
DECL|RTC_BKP14R_Pos|macro|RTC_BKP14R_Pos
DECL|RTC_BKP14R|macro|RTC_BKP14R
DECL|RTC_BKP15R_Msk|macro|RTC_BKP15R_Msk
DECL|RTC_BKP15R_Pos|macro|RTC_BKP15R_Pos
DECL|RTC_BKP15R|macro|RTC_BKP15R
DECL|RTC_BKP16R_Msk|macro|RTC_BKP16R_Msk
DECL|RTC_BKP16R_Pos|macro|RTC_BKP16R_Pos
DECL|RTC_BKP16R|macro|RTC_BKP16R
DECL|RTC_BKP17R_Msk|macro|RTC_BKP17R_Msk
DECL|RTC_BKP17R_Pos|macro|RTC_BKP17R_Pos
DECL|RTC_BKP17R|macro|RTC_BKP17R
DECL|RTC_BKP18R_Msk|macro|RTC_BKP18R_Msk
DECL|RTC_BKP18R_Pos|macro|RTC_BKP18R_Pos
DECL|RTC_BKP18R|macro|RTC_BKP18R
DECL|RTC_BKP19R_Msk|macro|RTC_BKP19R_Msk
DECL|RTC_BKP19R_Pos|macro|RTC_BKP19R_Pos
DECL|RTC_BKP19R|macro|RTC_BKP19R
DECL|RTC_BKP1R_Msk|macro|RTC_BKP1R_Msk
DECL|RTC_BKP1R_Pos|macro|RTC_BKP1R_Pos
DECL|RTC_BKP1R|macro|RTC_BKP1R
DECL|RTC_BKP20R_Msk|macro|RTC_BKP20R_Msk
DECL|RTC_BKP20R_Pos|macro|RTC_BKP20R_Pos
DECL|RTC_BKP20R|macro|RTC_BKP20R
DECL|RTC_BKP21R_Msk|macro|RTC_BKP21R_Msk
DECL|RTC_BKP21R_Pos|macro|RTC_BKP21R_Pos
DECL|RTC_BKP21R|macro|RTC_BKP21R
DECL|RTC_BKP22R_Msk|macro|RTC_BKP22R_Msk
DECL|RTC_BKP22R_Pos|macro|RTC_BKP22R_Pos
DECL|RTC_BKP22R|macro|RTC_BKP22R
DECL|RTC_BKP23R_Msk|macro|RTC_BKP23R_Msk
DECL|RTC_BKP23R_Pos|macro|RTC_BKP23R_Pos
DECL|RTC_BKP23R|macro|RTC_BKP23R
DECL|RTC_BKP24R_Msk|macro|RTC_BKP24R_Msk
DECL|RTC_BKP24R_Pos|macro|RTC_BKP24R_Pos
DECL|RTC_BKP24R|macro|RTC_BKP24R
DECL|RTC_BKP25R_Msk|macro|RTC_BKP25R_Msk
DECL|RTC_BKP25R_Pos|macro|RTC_BKP25R_Pos
DECL|RTC_BKP25R|macro|RTC_BKP25R
DECL|RTC_BKP26R_Msk|macro|RTC_BKP26R_Msk
DECL|RTC_BKP26R_Pos|macro|RTC_BKP26R_Pos
DECL|RTC_BKP26R|macro|RTC_BKP26R
DECL|RTC_BKP27R_Msk|macro|RTC_BKP27R_Msk
DECL|RTC_BKP27R_Pos|macro|RTC_BKP27R_Pos
DECL|RTC_BKP27R|macro|RTC_BKP27R
DECL|RTC_BKP28R_Msk|macro|RTC_BKP28R_Msk
DECL|RTC_BKP28R_Pos|macro|RTC_BKP28R_Pos
DECL|RTC_BKP28R|macro|RTC_BKP28R
DECL|RTC_BKP29R_Msk|macro|RTC_BKP29R_Msk
DECL|RTC_BKP29R_Pos|macro|RTC_BKP29R_Pos
DECL|RTC_BKP29R|macro|RTC_BKP29R
DECL|RTC_BKP2R_Msk|macro|RTC_BKP2R_Msk
DECL|RTC_BKP2R_Pos|macro|RTC_BKP2R_Pos
DECL|RTC_BKP2R|macro|RTC_BKP2R
DECL|RTC_BKP30R_Msk|macro|RTC_BKP30R_Msk
DECL|RTC_BKP30R_Pos|macro|RTC_BKP30R_Pos
DECL|RTC_BKP30R|macro|RTC_BKP30R
DECL|RTC_BKP31R_Msk|macro|RTC_BKP31R_Msk
DECL|RTC_BKP31R_Pos|macro|RTC_BKP31R_Pos
DECL|RTC_BKP31R|macro|RTC_BKP31R
DECL|RTC_BKP3R_Msk|macro|RTC_BKP3R_Msk
DECL|RTC_BKP3R_Pos|macro|RTC_BKP3R_Pos
DECL|RTC_BKP3R|macro|RTC_BKP3R
DECL|RTC_BKP4R_Msk|macro|RTC_BKP4R_Msk
DECL|RTC_BKP4R_Pos|macro|RTC_BKP4R_Pos
DECL|RTC_BKP4R|macro|RTC_BKP4R
DECL|RTC_BKP5R_Msk|macro|RTC_BKP5R_Msk
DECL|RTC_BKP5R_Pos|macro|RTC_BKP5R_Pos
DECL|RTC_BKP5R|macro|RTC_BKP5R
DECL|RTC_BKP6R_Msk|macro|RTC_BKP6R_Msk
DECL|RTC_BKP6R_Pos|macro|RTC_BKP6R_Pos
DECL|RTC_BKP6R|macro|RTC_BKP6R
DECL|RTC_BKP7R_Msk|macro|RTC_BKP7R_Msk
DECL|RTC_BKP7R_Pos|macro|RTC_BKP7R_Pos
DECL|RTC_BKP7R|macro|RTC_BKP7R
DECL|RTC_BKP8R_Msk|macro|RTC_BKP8R_Msk
DECL|RTC_BKP8R_Pos|macro|RTC_BKP8R_Pos
DECL|RTC_BKP8R|macro|RTC_BKP8R
DECL|RTC_BKP9R_Msk|macro|RTC_BKP9R_Msk
DECL|RTC_BKP9R_Pos|macro|RTC_BKP9R_Pos
DECL|RTC_BKP9R|macro|RTC_BKP9R
DECL|RTC_BKP_NUMBER|macro|RTC_BKP_NUMBER
DECL|RTC_CALR_CALM_0|macro|RTC_CALR_CALM_0
DECL|RTC_CALR_CALM_1|macro|RTC_CALR_CALM_1
DECL|RTC_CALR_CALM_2|macro|RTC_CALR_CALM_2
DECL|RTC_CALR_CALM_3|macro|RTC_CALR_CALM_3
DECL|RTC_CALR_CALM_4|macro|RTC_CALR_CALM_4
DECL|RTC_CALR_CALM_5|macro|RTC_CALR_CALM_5
DECL|RTC_CALR_CALM_6|macro|RTC_CALR_CALM_6
DECL|RTC_CALR_CALM_7|macro|RTC_CALR_CALM_7
DECL|RTC_CALR_CALM_8|macro|RTC_CALR_CALM_8
DECL|RTC_CALR_CALM_Msk|macro|RTC_CALR_CALM_Msk
DECL|RTC_CALR_CALM_Pos|macro|RTC_CALR_CALM_Pos
DECL|RTC_CALR_CALM|macro|RTC_CALR_CALM
DECL|RTC_CALR_CALP_Msk|macro|RTC_CALR_CALP_Msk
DECL|RTC_CALR_CALP_Pos|macro|RTC_CALR_CALP_Pos
DECL|RTC_CALR_CALP|macro|RTC_CALR_CALP
DECL|RTC_CALR_CALW16_Msk|macro|RTC_CALR_CALW16_Msk
DECL|RTC_CALR_CALW16_Pos|macro|RTC_CALR_CALW16_Pos
DECL|RTC_CALR_CALW16|macro|RTC_CALR_CALW16
DECL|RTC_CALR_CALW8_Msk|macro|RTC_CALR_CALW8_Msk
DECL|RTC_CALR_CALW8_Pos|macro|RTC_CALR_CALW8_Pos
DECL|RTC_CALR_CALW8|macro|RTC_CALR_CALW8
DECL|RTC_CR_ADD1H_Msk|macro|RTC_CR_ADD1H_Msk
DECL|RTC_CR_ADD1H_Pos|macro|RTC_CR_ADD1H_Pos
DECL|RTC_CR_ADD1H|macro|RTC_CR_ADD1H
DECL|RTC_CR_ALRAE_Msk|macro|RTC_CR_ALRAE_Msk
DECL|RTC_CR_ALRAE_Pos|macro|RTC_CR_ALRAE_Pos
DECL|RTC_CR_ALRAE|macro|RTC_CR_ALRAE
DECL|RTC_CR_ALRAIE_Msk|macro|RTC_CR_ALRAIE_Msk
DECL|RTC_CR_ALRAIE_Pos|macro|RTC_CR_ALRAIE_Pos
DECL|RTC_CR_ALRAIE|macro|RTC_CR_ALRAIE
DECL|RTC_CR_ALRBE_Msk|macro|RTC_CR_ALRBE_Msk
DECL|RTC_CR_ALRBE_Pos|macro|RTC_CR_ALRBE_Pos
DECL|RTC_CR_ALRBE|macro|RTC_CR_ALRBE
DECL|RTC_CR_ALRBIE_Msk|macro|RTC_CR_ALRBIE_Msk
DECL|RTC_CR_ALRBIE_Pos|macro|RTC_CR_ALRBIE_Pos
DECL|RTC_CR_ALRBIE|macro|RTC_CR_ALRBIE
DECL|RTC_CR_BCK_Msk|macro|RTC_CR_BCK_Msk
DECL|RTC_CR_BCK_Pos|macro|RTC_CR_BCK_Pos
DECL|RTC_CR_BCK|macro|RTC_CR_BCK
DECL|RTC_CR_BKP_Msk|macro|RTC_CR_BKP_Msk
DECL|RTC_CR_BKP_Pos|macro|RTC_CR_BKP_Pos
DECL|RTC_CR_BKP|macro|RTC_CR_BKP
DECL|RTC_CR_BYPSHAD_Msk|macro|RTC_CR_BYPSHAD_Msk
DECL|RTC_CR_BYPSHAD_Pos|macro|RTC_CR_BYPSHAD_Pos
DECL|RTC_CR_BYPSHAD|macro|RTC_CR_BYPSHAD
DECL|RTC_CR_COE_Msk|macro|RTC_CR_COE_Msk
DECL|RTC_CR_COE_Pos|macro|RTC_CR_COE_Pos
DECL|RTC_CR_COE|macro|RTC_CR_COE
DECL|RTC_CR_COSEL_Msk|macro|RTC_CR_COSEL_Msk
DECL|RTC_CR_COSEL_Pos|macro|RTC_CR_COSEL_Pos
DECL|RTC_CR_COSEL|macro|RTC_CR_COSEL
DECL|RTC_CR_FMT_Msk|macro|RTC_CR_FMT_Msk
DECL|RTC_CR_FMT_Pos|macro|RTC_CR_FMT_Pos
DECL|RTC_CR_FMT|macro|RTC_CR_FMT
DECL|RTC_CR_ITSE_Msk|macro|RTC_CR_ITSE_Msk
DECL|RTC_CR_ITSE_Pos|macro|RTC_CR_ITSE_Pos
DECL|RTC_CR_ITSE|macro|RTC_CR_ITSE
DECL|RTC_CR_OSEL_0|macro|RTC_CR_OSEL_0
DECL|RTC_CR_OSEL_1|macro|RTC_CR_OSEL_1
DECL|RTC_CR_OSEL_Msk|macro|RTC_CR_OSEL_Msk
DECL|RTC_CR_OSEL_Pos|macro|RTC_CR_OSEL_Pos
DECL|RTC_CR_OSEL|macro|RTC_CR_OSEL
DECL|RTC_CR_POL_Msk|macro|RTC_CR_POL_Msk
DECL|RTC_CR_POL_Pos|macro|RTC_CR_POL_Pos
DECL|RTC_CR_POL|macro|RTC_CR_POL
DECL|RTC_CR_REFCKON_Msk|macro|RTC_CR_REFCKON_Msk
DECL|RTC_CR_REFCKON_Pos|macro|RTC_CR_REFCKON_Pos
DECL|RTC_CR_REFCKON|macro|RTC_CR_REFCKON
DECL|RTC_CR_SUB1H_Msk|macro|RTC_CR_SUB1H_Msk
DECL|RTC_CR_SUB1H_Pos|macro|RTC_CR_SUB1H_Pos
DECL|RTC_CR_SUB1H|macro|RTC_CR_SUB1H
DECL|RTC_CR_TSEDGE_Msk|macro|RTC_CR_TSEDGE_Msk
DECL|RTC_CR_TSEDGE_Pos|macro|RTC_CR_TSEDGE_Pos
DECL|RTC_CR_TSEDGE|macro|RTC_CR_TSEDGE
DECL|RTC_CR_TSE_Msk|macro|RTC_CR_TSE_Msk
DECL|RTC_CR_TSE_Pos|macro|RTC_CR_TSE_Pos
DECL|RTC_CR_TSE|macro|RTC_CR_TSE
DECL|RTC_CR_TSIE_Msk|macro|RTC_CR_TSIE_Msk
DECL|RTC_CR_TSIE_Pos|macro|RTC_CR_TSIE_Pos
DECL|RTC_CR_TSIE|macro|RTC_CR_TSIE
DECL|RTC_CR_WUCKSEL_0|macro|RTC_CR_WUCKSEL_0
DECL|RTC_CR_WUCKSEL_1|macro|RTC_CR_WUCKSEL_1
DECL|RTC_CR_WUCKSEL_2|macro|RTC_CR_WUCKSEL_2
DECL|RTC_CR_WUCKSEL_Msk|macro|RTC_CR_WUCKSEL_Msk
DECL|RTC_CR_WUCKSEL_Pos|macro|RTC_CR_WUCKSEL_Pos
DECL|RTC_CR_WUCKSEL|macro|RTC_CR_WUCKSEL
DECL|RTC_CR_WUTE_Msk|macro|RTC_CR_WUTE_Msk
DECL|RTC_CR_WUTE_Pos|macro|RTC_CR_WUTE_Pos
DECL|RTC_CR_WUTE|macro|RTC_CR_WUTE
DECL|RTC_CR_WUTIE_Msk|macro|RTC_CR_WUTIE_Msk
DECL|RTC_CR_WUTIE_Pos|macro|RTC_CR_WUTIE_Pos
DECL|RTC_CR_WUTIE|macro|RTC_CR_WUTIE
DECL|RTC_DR_DT_0|macro|RTC_DR_DT_0
DECL|RTC_DR_DT_1|macro|RTC_DR_DT_1
DECL|RTC_DR_DT_Msk|macro|RTC_DR_DT_Msk
DECL|RTC_DR_DT_Pos|macro|RTC_DR_DT_Pos
DECL|RTC_DR_DT|macro|RTC_DR_DT
DECL|RTC_DR_DU_0|macro|RTC_DR_DU_0
DECL|RTC_DR_DU_1|macro|RTC_DR_DU_1
DECL|RTC_DR_DU_2|macro|RTC_DR_DU_2
DECL|RTC_DR_DU_3|macro|RTC_DR_DU_3
DECL|RTC_DR_DU_Msk|macro|RTC_DR_DU_Msk
DECL|RTC_DR_DU_Pos|macro|RTC_DR_DU_Pos
DECL|RTC_DR_DU|macro|RTC_DR_DU
DECL|RTC_DR_MT_Msk|macro|RTC_DR_MT_Msk
DECL|RTC_DR_MT_Pos|macro|RTC_DR_MT_Pos
DECL|RTC_DR_MT|macro|RTC_DR_MT
DECL|RTC_DR_MU_0|macro|RTC_DR_MU_0
DECL|RTC_DR_MU_1|macro|RTC_DR_MU_1
DECL|RTC_DR_MU_2|macro|RTC_DR_MU_2
DECL|RTC_DR_MU_3|macro|RTC_DR_MU_3
DECL|RTC_DR_MU_Msk|macro|RTC_DR_MU_Msk
DECL|RTC_DR_MU_Pos|macro|RTC_DR_MU_Pos
DECL|RTC_DR_MU|macro|RTC_DR_MU
DECL|RTC_DR_WDU_0|macro|RTC_DR_WDU_0
DECL|RTC_DR_WDU_1|macro|RTC_DR_WDU_1
DECL|RTC_DR_WDU_2|macro|RTC_DR_WDU_2
DECL|RTC_DR_WDU_Msk|macro|RTC_DR_WDU_Msk
DECL|RTC_DR_WDU_Pos|macro|RTC_DR_WDU_Pos
DECL|RTC_DR_WDU|macro|RTC_DR_WDU
DECL|RTC_DR_YT_0|macro|RTC_DR_YT_0
DECL|RTC_DR_YT_1|macro|RTC_DR_YT_1
DECL|RTC_DR_YT_2|macro|RTC_DR_YT_2
DECL|RTC_DR_YT_3|macro|RTC_DR_YT_3
DECL|RTC_DR_YT_Msk|macro|RTC_DR_YT_Msk
DECL|RTC_DR_YT_Pos|macro|RTC_DR_YT_Pos
DECL|RTC_DR_YT|macro|RTC_DR_YT
DECL|RTC_DR_YU_0|macro|RTC_DR_YU_0
DECL|RTC_DR_YU_1|macro|RTC_DR_YU_1
DECL|RTC_DR_YU_2|macro|RTC_DR_YU_2
DECL|RTC_DR_YU_3|macro|RTC_DR_YU_3
DECL|RTC_DR_YU_Msk|macro|RTC_DR_YU_Msk
DECL|RTC_DR_YU_Pos|macro|RTC_DR_YU_Pos
DECL|RTC_DR_YU|macro|RTC_DR_YU
DECL|RTC_ISR_ALRAF_Msk|macro|RTC_ISR_ALRAF_Msk
DECL|RTC_ISR_ALRAF_Pos|macro|RTC_ISR_ALRAF_Pos
DECL|RTC_ISR_ALRAF|macro|RTC_ISR_ALRAF
DECL|RTC_ISR_ALRAWF_Msk|macro|RTC_ISR_ALRAWF_Msk
DECL|RTC_ISR_ALRAWF_Pos|macro|RTC_ISR_ALRAWF_Pos
DECL|RTC_ISR_ALRAWF|macro|RTC_ISR_ALRAWF
DECL|RTC_ISR_ALRBF_Msk|macro|RTC_ISR_ALRBF_Msk
DECL|RTC_ISR_ALRBF_Pos|macro|RTC_ISR_ALRBF_Pos
DECL|RTC_ISR_ALRBF|macro|RTC_ISR_ALRBF
DECL|RTC_ISR_ALRBWF_Msk|macro|RTC_ISR_ALRBWF_Msk
DECL|RTC_ISR_ALRBWF_Pos|macro|RTC_ISR_ALRBWF_Pos
DECL|RTC_ISR_ALRBWF|macro|RTC_ISR_ALRBWF
DECL|RTC_ISR_INITF_Msk|macro|RTC_ISR_INITF_Msk
DECL|RTC_ISR_INITF_Pos|macro|RTC_ISR_INITF_Pos
DECL|RTC_ISR_INITF|macro|RTC_ISR_INITF
DECL|RTC_ISR_INITS_Msk|macro|RTC_ISR_INITS_Msk
DECL|RTC_ISR_INITS_Pos|macro|RTC_ISR_INITS_Pos
DECL|RTC_ISR_INITS|macro|RTC_ISR_INITS
DECL|RTC_ISR_INIT_Msk|macro|RTC_ISR_INIT_Msk
DECL|RTC_ISR_INIT_Pos|macro|RTC_ISR_INIT_Pos
DECL|RTC_ISR_INIT|macro|RTC_ISR_INIT
DECL|RTC_ISR_ITSF_Msk|macro|RTC_ISR_ITSF_Msk
DECL|RTC_ISR_ITSF_Pos|macro|RTC_ISR_ITSF_Pos
DECL|RTC_ISR_ITSF|macro|RTC_ISR_ITSF
DECL|RTC_ISR_RECALPF_Msk|macro|RTC_ISR_RECALPF_Msk
DECL|RTC_ISR_RECALPF_Pos|macro|RTC_ISR_RECALPF_Pos
DECL|RTC_ISR_RECALPF|macro|RTC_ISR_RECALPF
DECL|RTC_ISR_RSF_Msk|macro|RTC_ISR_RSF_Msk
DECL|RTC_ISR_RSF_Pos|macro|RTC_ISR_RSF_Pos
DECL|RTC_ISR_RSF|macro|RTC_ISR_RSF
DECL|RTC_ISR_SHPF_Msk|macro|RTC_ISR_SHPF_Msk
DECL|RTC_ISR_SHPF_Pos|macro|RTC_ISR_SHPF_Pos
DECL|RTC_ISR_SHPF|macro|RTC_ISR_SHPF
DECL|RTC_ISR_TAMP2F_Msk|macro|RTC_ISR_TAMP2F_Msk
DECL|RTC_ISR_TAMP2F_Pos|macro|RTC_ISR_TAMP2F_Pos
DECL|RTC_ISR_TAMP2F|macro|RTC_ISR_TAMP2F
DECL|RTC_ISR_TSF_Msk|macro|RTC_ISR_TSF_Msk
DECL|RTC_ISR_TSF_Pos|macro|RTC_ISR_TSF_Pos
DECL|RTC_ISR_TSF|macro|RTC_ISR_TSF
DECL|RTC_ISR_TSOVF_Msk|macro|RTC_ISR_TSOVF_Msk
DECL|RTC_ISR_TSOVF_Pos|macro|RTC_ISR_TSOVF_Pos
DECL|RTC_ISR_TSOVF|macro|RTC_ISR_TSOVF
DECL|RTC_ISR_WUTF_Msk|macro|RTC_ISR_WUTF_Msk
DECL|RTC_ISR_WUTF_Pos|macro|RTC_ISR_WUTF_Pos
DECL|RTC_ISR_WUTF|macro|RTC_ISR_WUTF
DECL|RTC_ISR_WUTWF_Msk|macro|RTC_ISR_WUTWF_Msk
DECL|RTC_ISR_WUTWF_Pos|macro|RTC_ISR_WUTWF_Pos
DECL|RTC_ISR_WUTWF|macro|RTC_ISR_WUTWF
DECL|RTC_OR_ALARMOUTTYPE_Msk|macro|RTC_OR_ALARMOUTTYPE_Msk
DECL|RTC_OR_ALARMOUTTYPE_Pos|macro|RTC_OR_ALARMOUTTYPE_Pos
DECL|RTC_OR_ALARMOUTTYPE|macro|RTC_OR_ALARMOUTTYPE
DECL|RTC_OR_OUT_RMP_Msk|macro|RTC_OR_OUT_RMP_Msk
DECL|RTC_OR_OUT_RMP_Pos|macro|RTC_OR_OUT_RMP_Pos
DECL|RTC_OR_OUT_RMP|macro|RTC_OR_OUT_RMP
DECL|RTC_PRER_PREDIV_A_Msk|macro|RTC_PRER_PREDIV_A_Msk
DECL|RTC_PRER_PREDIV_A_Pos|macro|RTC_PRER_PREDIV_A_Pos
DECL|RTC_PRER_PREDIV_A|macro|RTC_PRER_PREDIV_A
DECL|RTC_PRER_PREDIV_S_Msk|macro|RTC_PRER_PREDIV_S_Msk
DECL|RTC_PRER_PREDIV_S_Pos|macro|RTC_PRER_PREDIV_S_Pos
DECL|RTC_PRER_PREDIV_S|macro|RTC_PRER_PREDIV_S
DECL|RTC_SHIFTR_ADD1S_Msk|macro|RTC_SHIFTR_ADD1S_Msk
DECL|RTC_SHIFTR_ADD1S_Pos|macro|RTC_SHIFTR_ADD1S_Pos
DECL|RTC_SHIFTR_ADD1S|macro|RTC_SHIFTR_ADD1S
DECL|RTC_SHIFTR_SUBFS_Msk|macro|RTC_SHIFTR_SUBFS_Msk
DECL|RTC_SHIFTR_SUBFS_Pos|macro|RTC_SHIFTR_SUBFS_Pos
DECL|RTC_SHIFTR_SUBFS|macro|RTC_SHIFTR_SUBFS
DECL|RTC_SSR_SS_Msk|macro|RTC_SSR_SS_Msk
DECL|RTC_SSR_SS_Pos|macro|RTC_SSR_SS_Pos
DECL|RTC_SSR_SS|macro|RTC_SSR_SS
DECL|RTC_TAMPCR_TAMP2E_Msk|macro|RTC_TAMPCR_TAMP2E_Msk
DECL|RTC_TAMPCR_TAMP2E_Pos|macro|RTC_TAMPCR_TAMP2E_Pos
DECL|RTC_TAMPCR_TAMP2E|macro|RTC_TAMPCR_TAMP2E
DECL|RTC_TAMPCR_TAMP2IE_Msk|macro|RTC_TAMPCR_TAMP2IE_Msk
DECL|RTC_TAMPCR_TAMP2IE_Pos|macro|RTC_TAMPCR_TAMP2IE_Pos
DECL|RTC_TAMPCR_TAMP2IE|macro|RTC_TAMPCR_TAMP2IE
DECL|RTC_TAMPCR_TAMP2MF_Msk|macro|RTC_TAMPCR_TAMP2MF_Msk
DECL|RTC_TAMPCR_TAMP2MF_Pos|macro|RTC_TAMPCR_TAMP2MF_Pos
DECL|RTC_TAMPCR_TAMP2MF|macro|RTC_TAMPCR_TAMP2MF
DECL|RTC_TAMPCR_TAMP2NOERASE_Msk|macro|RTC_TAMPCR_TAMP2NOERASE_Msk
DECL|RTC_TAMPCR_TAMP2NOERASE_Pos|macro|RTC_TAMPCR_TAMP2NOERASE_Pos
DECL|RTC_TAMPCR_TAMP2NOERASE|macro|RTC_TAMPCR_TAMP2NOERASE
DECL|RTC_TAMPCR_TAMP2TRG_Msk|macro|RTC_TAMPCR_TAMP2TRG_Msk
DECL|RTC_TAMPCR_TAMP2TRG_Pos|macro|RTC_TAMPCR_TAMP2TRG_Pos
DECL|RTC_TAMPCR_TAMP2TRG|macro|RTC_TAMPCR_TAMP2TRG
DECL|RTC_TAMPCR_TAMPFLT_0|macro|RTC_TAMPCR_TAMPFLT_0
DECL|RTC_TAMPCR_TAMPFLT_1|macro|RTC_TAMPCR_TAMPFLT_1
DECL|RTC_TAMPCR_TAMPFLT_Msk|macro|RTC_TAMPCR_TAMPFLT_Msk
DECL|RTC_TAMPCR_TAMPFLT_Pos|macro|RTC_TAMPCR_TAMPFLT_Pos
DECL|RTC_TAMPCR_TAMPFLT|macro|RTC_TAMPCR_TAMPFLT
DECL|RTC_TAMPCR_TAMPFREQ_0|macro|RTC_TAMPCR_TAMPFREQ_0
DECL|RTC_TAMPCR_TAMPFREQ_1|macro|RTC_TAMPCR_TAMPFREQ_1
DECL|RTC_TAMPCR_TAMPFREQ_2|macro|RTC_TAMPCR_TAMPFREQ_2
DECL|RTC_TAMPCR_TAMPFREQ_Msk|macro|RTC_TAMPCR_TAMPFREQ_Msk
DECL|RTC_TAMPCR_TAMPFREQ_Pos|macro|RTC_TAMPCR_TAMPFREQ_Pos
DECL|RTC_TAMPCR_TAMPFREQ|macro|RTC_TAMPCR_TAMPFREQ
DECL|RTC_TAMPCR_TAMPIE_Msk|macro|RTC_TAMPCR_TAMPIE_Msk
DECL|RTC_TAMPCR_TAMPIE_Pos|macro|RTC_TAMPCR_TAMPIE_Pos
DECL|RTC_TAMPCR_TAMPIE|macro|RTC_TAMPCR_TAMPIE
DECL|RTC_TAMPCR_TAMPPRCH_0|macro|RTC_TAMPCR_TAMPPRCH_0
DECL|RTC_TAMPCR_TAMPPRCH_1|macro|RTC_TAMPCR_TAMPPRCH_1
DECL|RTC_TAMPCR_TAMPPRCH_Msk|macro|RTC_TAMPCR_TAMPPRCH_Msk
DECL|RTC_TAMPCR_TAMPPRCH_Pos|macro|RTC_TAMPCR_TAMPPRCH_Pos
DECL|RTC_TAMPCR_TAMPPRCH|macro|RTC_TAMPCR_TAMPPRCH
DECL|RTC_TAMPCR_TAMPPUDIS_Msk|macro|RTC_TAMPCR_TAMPPUDIS_Msk
DECL|RTC_TAMPCR_TAMPPUDIS_Pos|macro|RTC_TAMPCR_TAMPPUDIS_Pos
DECL|RTC_TAMPCR_TAMPPUDIS|macro|RTC_TAMPCR_TAMPPUDIS
DECL|RTC_TAMPCR_TAMPTS_Msk|macro|RTC_TAMPCR_TAMPTS_Msk
DECL|RTC_TAMPCR_TAMPTS_Pos|macro|RTC_TAMPCR_TAMPTS_Pos
DECL|RTC_TAMPCR_TAMPTS|macro|RTC_TAMPCR_TAMPTS
DECL|RTC_TAMPER2_SUPPORT|macro|RTC_TAMPER2_SUPPORT
DECL|RTC_TR_HT_0|macro|RTC_TR_HT_0
DECL|RTC_TR_HT_1|macro|RTC_TR_HT_1
DECL|RTC_TR_HT_Msk|macro|RTC_TR_HT_Msk
DECL|RTC_TR_HT_Pos|macro|RTC_TR_HT_Pos
DECL|RTC_TR_HT|macro|RTC_TR_HT
DECL|RTC_TR_HU_0|macro|RTC_TR_HU_0
DECL|RTC_TR_HU_1|macro|RTC_TR_HU_1
DECL|RTC_TR_HU_2|macro|RTC_TR_HU_2
DECL|RTC_TR_HU_3|macro|RTC_TR_HU_3
DECL|RTC_TR_HU_Msk|macro|RTC_TR_HU_Msk
DECL|RTC_TR_HU_Pos|macro|RTC_TR_HU_Pos
DECL|RTC_TR_HU|macro|RTC_TR_HU
DECL|RTC_TR_MNT_0|macro|RTC_TR_MNT_0
DECL|RTC_TR_MNT_1|macro|RTC_TR_MNT_1
DECL|RTC_TR_MNT_2|macro|RTC_TR_MNT_2
DECL|RTC_TR_MNT_Msk|macro|RTC_TR_MNT_Msk
DECL|RTC_TR_MNT_Pos|macro|RTC_TR_MNT_Pos
DECL|RTC_TR_MNT|macro|RTC_TR_MNT
DECL|RTC_TR_MNU_0|macro|RTC_TR_MNU_0
DECL|RTC_TR_MNU_1|macro|RTC_TR_MNU_1
DECL|RTC_TR_MNU_2|macro|RTC_TR_MNU_2
DECL|RTC_TR_MNU_3|macro|RTC_TR_MNU_3
DECL|RTC_TR_MNU_Msk|macro|RTC_TR_MNU_Msk
DECL|RTC_TR_MNU_Pos|macro|RTC_TR_MNU_Pos
DECL|RTC_TR_MNU|macro|RTC_TR_MNU
DECL|RTC_TR_PM_Msk|macro|RTC_TR_PM_Msk
DECL|RTC_TR_PM_Pos|macro|RTC_TR_PM_Pos
DECL|RTC_TR_PM|macro|RTC_TR_PM
DECL|RTC_TR_ST_0|macro|RTC_TR_ST_0
DECL|RTC_TR_ST_1|macro|RTC_TR_ST_1
DECL|RTC_TR_ST_2|macro|RTC_TR_ST_2
DECL|RTC_TR_ST_Msk|macro|RTC_TR_ST_Msk
DECL|RTC_TR_ST_Pos|macro|RTC_TR_ST_Pos
DECL|RTC_TR_ST|macro|RTC_TR_ST
DECL|RTC_TR_SU_0|macro|RTC_TR_SU_0
DECL|RTC_TR_SU_1|macro|RTC_TR_SU_1
DECL|RTC_TR_SU_2|macro|RTC_TR_SU_2
DECL|RTC_TR_SU_3|macro|RTC_TR_SU_3
DECL|RTC_TR_SU_Msk|macro|RTC_TR_SU_Msk
DECL|RTC_TR_SU_Pos|macro|RTC_TR_SU_Pos
DECL|RTC_TR_SU|macro|RTC_TR_SU
DECL|RTC_TSDR_DT_0|macro|RTC_TSDR_DT_0
DECL|RTC_TSDR_DT_1|macro|RTC_TSDR_DT_1
DECL|RTC_TSDR_DT_Msk|macro|RTC_TSDR_DT_Msk
DECL|RTC_TSDR_DT_Pos|macro|RTC_TSDR_DT_Pos
DECL|RTC_TSDR_DT|macro|RTC_TSDR_DT
DECL|RTC_TSDR_DU_0|macro|RTC_TSDR_DU_0
DECL|RTC_TSDR_DU_1|macro|RTC_TSDR_DU_1
DECL|RTC_TSDR_DU_2|macro|RTC_TSDR_DU_2
DECL|RTC_TSDR_DU_3|macro|RTC_TSDR_DU_3
DECL|RTC_TSDR_DU_Msk|macro|RTC_TSDR_DU_Msk
DECL|RTC_TSDR_DU_Pos|macro|RTC_TSDR_DU_Pos
DECL|RTC_TSDR_DU|macro|RTC_TSDR_DU
DECL|RTC_TSDR_MT_Msk|macro|RTC_TSDR_MT_Msk
DECL|RTC_TSDR_MT_Pos|macro|RTC_TSDR_MT_Pos
DECL|RTC_TSDR_MT|macro|RTC_TSDR_MT
DECL|RTC_TSDR_MU_0|macro|RTC_TSDR_MU_0
DECL|RTC_TSDR_MU_1|macro|RTC_TSDR_MU_1
DECL|RTC_TSDR_MU_2|macro|RTC_TSDR_MU_2
DECL|RTC_TSDR_MU_3|macro|RTC_TSDR_MU_3
DECL|RTC_TSDR_MU_Msk|macro|RTC_TSDR_MU_Msk
DECL|RTC_TSDR_MU_Pos|macro|RTC_TSDR_MU_Pos
DECL|RTC_TSDR_MU|macro|RTC_TSDR_MU
DECL|RTC_TSDR_WDU_0|macro|RTC_TSDR_WDU_0
DECL|RTC_TSDR_WDU_1|macro|RTC_TSDR_WDU_1
DECL|RTC_TSDR_WDU_2|macro|RTC_TSDR_WDU_2
DECL|RTC_TSDR_WDU_Msk|macro|RTC_TSDR_WDU_Msk
DECL|RTC_TSDR_WDU_Pos|macro|RTC_TSDR_WDU_Pos
DECL|RTC_TSDR_WDU|macro|RTC_TSDR_WDU
DECL|RTC_TSSSR_SS_Msk|macro|RTC_TSSSR_SS_Msk
DECL|RTC_TSSSR_SS_Pos|macro|RTC_TSSSR_SS_Pos
DECL|RTC_TSSSR_SS|macro|RTC_TSSSR_SS
DECL|RTC_TSTR_HT_0|macro|RTC_TSTR_HT_0
DECL|RTC_TSTR_HT_1|macro|RTC_TSTR_HT_1
DECL|RTC_TSTR_HT_Msk|macro|RTC_TSTR_HT_Msk
DECL|RTC_TSTR_HT_Pos|macro|RTC_TSTR_HT_Pos
DECL|RTC_TSTR_HT|macro|RTC_TSTR_HT
DECL|RTC_TSTR_HU_0|macro|RTC_TSTR_HU_0
DECL|RTC_TSTR_HU_1|macro|RTC_TSTR_HU_1
DECL|RTC_TSTR_HU_2|macro|RTC_TSTR_HU_2
DECL|RTC_TSTR_HU_3|macro|RTC_TSTR_HU_3
DECL|RTC_TSTR_HU_Msk|macro|RTC_TSTR_HU_Msk
DECL|RTC_TSTR_HU_Pos|macro|RTC_TSTR_HU_Pos
DECL|RTC_TSTR_HU|macro|RTC_TSTR_HU
DECL|RTC_TSTR_MNT_0|macro|RTC_TSTR_MNT_0
DECL|RTC_TSTR_MNT_1|macro|RTC_TSTR_MNT_1
DECL|RTC_TSTR_MNT_2|macro|RTC_TSTR_MNT_2
DECL|RTC_TSTR_MNT_Msk|macro|RTC_TSTR_MNT_Msk
DECL|RTC_TSTR_MNT_Pos|macro|RTC_TSTR_MNT_Pos
DECL|RTC_TSTR_MNT|macro|RTC_TSTR_MNT
DECL|RTC_TSTR_MNU_0|macro|RTC_TSTR_MNU_0
DECL|RTC_TSTR_MNU_1|macro|RTC_TSTR_MNU_1
DECL|RTC_TSTR_MNU_2|macro|RTC_TSTR_MNU_2
DECL|RTC_TSTR_MNU_3|macro|RTC_TSTR_MNU_3
DECL|RTC_TSTR_MNU_Msk|macro|RTC_TSTR_MNU_Msk
DECL|RTC_TSTR_MNU_Pos|macro|RTC_TSTR_MNU_Pos
DECL|RTC_TSTR_MNU|macro|RTC_TSTR_MNU
DECL|RTC_TSTR_PM_Msk|macro|RTC_TSTR_PM_Msk
DECL|RTC_TSTR_PM_Pos|macro|RTC_TSTR_PM_Pos
DECL|RTC_TSTR_PM|macro|RTC_TSTR_PM
DECL|RTC_TSTR_ST_0|macro|RTC_TSTR_ST_0
DECL|RTC_TSTR_ST_1|macro|RTC_TSTR_ST_1
DECL|RTC_TSTR_ST_2|macro|RTC_TSTR_ST_2
DECL|RTC_TSTR_ST_Msk|macro|RTC_TSTR_ST_Msk
DECL|RTC_TSTR_ST_Pos|macro|RTC_TSTR_ST_Pos
DECL|RTC_TSTR_ST|macro|RTC_TSTR_ST
DECL|RTC_TSTR_SU_0|macro|RTC_TSTR_SU_0
DECL|RTC_TSTR_SU_1|macro|RTC_TSTR_SU_1
DECL|RTC_TSTR_SU_2|macro|RTC_TSTR_SU_2
DECL|RTC_TSTR_SU_3|macro|RTC_TSTR_SU_3
DECL|RTC_TSTR_SU_Msk|macro|RTC_TSTR_SU_Msk
DECL|RTC_TSTR_SU_Pos|macro|RTC_TSTR_SU_Pos
DECL|RTC_TSTR_SU|macro|RTC_TSTR_SU
DECL|RTC_TypeDef|typedef|} RTC_TypeDef;
DECL|RTC_WAKEUP_SUPPORT|macro|RTC_WAKEUP_SUPPORT
DECL|RTC_WKUP_IRQn|enumerator|RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
DECL|RTC_WPR_KEY_Msk|macro|RTC_WPR_KEY_Msk
DECL|RTC_WPR_KEY_Pos|macro|RTC_WPR_KEY_Pos
DECL|RTC_WPR_KEY|macro|RTC_WPR_KEY
DECL|RTC_WUTR_WUT_Msk|macro|RTC_WUTR_WUT_Msk
DECL|RTC_WUTR_WUT_Pos|macro|RTC_WUTR_WUT_Pos
DECL|RTC_WUTR_WUT|macro|RTC_WUTR_WUT
DECL|RTC|macro|RTC
DECL|RTOR|member|__IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */
DECL|RTSR1|member|__IO uint32_t RTSR1; /*!< EXTI Rising trigger selection register 1, Address offset: 0x08 */
DECL|RTSR2|member|__IO uint32_t RTSR2; /*!< EXTI Rising trigger selection register 2, Address offset: 0x28 */
DECL|RXCRCR|member|__IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */
DECL|RXDR|member|__IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */
DECL|SAI1_BASE|macro|SAI1_BASE
DECL|SAI1_Block_A_BASE|macro|SAI1_Block_A_BASE
DECL|SAI1_Block_A|macro|SAI1_Block_A
DECL|SAI1_Block_B_BASE|macro|SAI1_Block_B_BASE
DECL|SAI1_Block_B|macro|SAI1_Block_B
DECL|SAI1_IRQn|enumerator|SAI1_IRQn = 74, /*!< Serial Audio Interface 1 global interrupt */
DECL|SAI1|macro|SAI1
DECL|SAI_Block_TypeDef|typedef|} SAI_Block_TypeDef;
DECL|SAI_GCR_SYNCIN_0|macro|SAI_GCR_SYNCIN_0
DECL|SAI_GCR_SYNCIN_1|macro|SAI_GCR_SYNCIN_1
DECL|SAI_GCR_SYNCIN_Msk|macro|SAI_GCR_SYNCIN_Msk
DECL|SAI_GCR_SYNCIN_Pos|macro|SAI_GCR_SYNCIN_Pos
DECL|SAI_GCR_SYNCIN|macro|SAI_GCR_SYNCIN
DECL|SAI_GCR_SYNCOUT_0|macro|SAI_GCR_SYNCOUT_0
DECL|SAI_GCR_SYNCOUT_1|macro|SAI_GCR_SYNCOUT_1
DECL|SAI_GCR_SYNCOUT_Msk|macro|SAI_GCR_SYNCOUT_Msk
DECL|SAI_GCR_SYNCOUT_Pos|macro|SAI_GCR_SYNCOUT_Pos
DECL|SAI_GCR_SYNCOUT|macro|SAI_GCR_SYNCOUT
DECL|SAI_TypeDef|typedef|} SAI_TypeDef;
DECL|SAI_xCLRFR_CAFSDET_Msk|macro|SAI_xCLRFR_CAFSDET_Msk
DECL|SAI_xCLRFR_CAFSDET_Pos|macro|SAI_xCLRFR_CAFSDET_Pos
DECL|SAI_xCLRFR_CAFSDET|macro|SAI_xCLRFR_CAFSDET
DECL|SAI_xCLRFR_CCNRDY_Msk|macro|SAI_xCLRFR_CCNRDY_Msk
DECL|SAI_xCLRFR_CCNRDY_Pos|macro|SAI_xCLRFR_CCNRDY_Pos
DECL|SAI_xCLRFR_CCNRDY|macro|SAI_xCLRFR_CCNRDY
DECL|SAI_xCLRFR_CFREQ_Msk|macro|SAI_xCLRFR_CFREQ_Msk
DECL|SAI_xCLRFR_CFREQ_Pos|macro|SAI_xCLRFR_CFREQ_Pos
DECL|SAI_xCLRFR_CFREQ|macro|SAI_xCLRFR_CFREQ
DECL|SAI_xCLRFR_CLFSDET_Msk|macro|SAI_xCLRFR_CLFSDET_Msk
DECL|SAI_xCLRFR_CLFSDET_Pos|macro|SAI_xCLRFR_CLFSDET_Pos
DECL|SAI_xCLRFR_CLFSDET|macro|SAI_xCLRFR_CLFSDET
DECL|SAI_xCLRFR_CMUTEDET_Msk|macro|SAI_xCLRFR_CMUTEDET_Msk
DECL|SAI_xCLRFR_CMUTEDET_Pos|macro|SAI_xCLRFR_CMUTEDET_Pos
DECL|SAI_xCLRFR_CMUTEDET|macro|SAI_xCLRFR_CMUTEDET
DECL|SAI_xCLRFR_COVRUDR_Msk|macro|SAI_xCLRFR_COVRUDR_Msk
DECL|SAI_xCLRFR_COVRUDR_Pos|macro|SAI_xCLRFR_COVRUDR_Pos
DECL|SAI_xCLRFR_COVRUDR|macro|SAI_xCLRFR_COVRUDR
DECL|SAI_xCLRFR_CWCKCFG_Msk|macro|SAI_xCLRFR_CWCKCFG_Msk
DECL|SAI_xCLRFR_CWCKCFG_Pos|macro|SAI_xCLRFR_CWCKCFG_Pos
DECL|SAI_xCLRFR_CWCKCFG|macro|SAI_xCLRFR_CWCKCFG
DECL|SAI_xCR1_CKSTR_Msk|macro|SAI_xCR1_CKSTR_Msk
DECL|SAI_xCR1_CKSTR_Pos|macro|SAI_xCR1_CKSTR_Pos
DECL|SAI_xCR1_CKSTR|macro|SAI_xCR1_CKSTR
DECL|SAI_xCR1_DMAEN_Msk|macro|SAI_xCR1_DMAEN_Msk
DECL|SAI_xCR1_DMAEN_Pos|macro|SAI_xCR1_DMAEN_Pos
DECL|SAI_xCR1_DMAEN|macro|SAI_xCR1_DMAEN
DECL|SAI_xCR1_DS_0|macro|SAI_xCR1_DS_0
DECL|SAI_xCR1_DS_1|macro|SAI_xCR1_DS_1
DECL|SAI_xCR1_DS_2|macro|SAI_xCR1_DS_2
DECL|SAI_xCR1_DS_Msk|macro|SAI_xCR1_DS_Msk
DECL|SAI_xCR1_DS_Pos|macro|SAI_xCR1_DS_Pos
DECL|SAI_xCR1_DS|macro|SAI_xCR1_DS
DECL|SAI_xCR1_LSBFIRST_Msk|macro|SAI_xCR1_LSBFIRST_Msk
DECL|SAI_xCR1_LSBFIRST_Pos|macro|SAI_xCR1_LSBFIRST_Pos
DECL|SAI_xCR1_LSBFIRST|macro|SAI_xCR1_LSBFIRST
DECL|SAI_xCR1_MCKDIV_0|macro|SAI_xCR1_MCKDIV_0
DECL|SAI_xCR1_MCKDIV_1|macro|SAI_xCR1_MCKDIV_1
DECL|SAI_xCR1_MCKDIV_2|macro|SAI_xCR1_MCKDIV_2
DECL|SAI_xCR1_MCKDIV_3|macro|SAI_xCR1_MCKDIV_3
DECL|SAI_xCR1_MCKDIV_Msk|macro|SAI_xCR1_MCKDIV_Msk
DECL|SAI_xCR1_MCKDIV_Pos|macro|SAI_xCR1_MCKDIV_Pos
DECL|SAI_xCR1_MCKDIV|macro|SAI_xCR1_MCKDIV
DECL|SAI_xCR1_MODE_0|macro|SAI_xCR1_MODE_0
DECL|SAI_xCR1_MODE_1|macro|SAI_xCR1_MODE_1
DECL|SAI_xCR1_MODE_Msk|macro|SAI_xCR1_MODE_Msk
DECL|SAI_xCR1_MODE_Pos|macro|SAI_xCR1_MODE_Pos
DECL|SAI_xCR1_MODE|macro|SAI_xCR1_MODE
DECL|SAI_xCR1_MONO_Msk|macro|SAI_xCR1_MONO_Msk
DECL|SAI_xCR1_MONO_Pos|macro|SAI_xCR1_MONO_Pos
DECL|SAI_xCR1_MONO|macro|SAI_xCR1_MONO
DECL|SAI_xCR1_NODIV_Msk|macro|SAI_xCR1_NODIV_Msk
DECL|SAI_xCR1_NODIV_Pos|macro|SAI_xCR1_NODIV_Pos
DECL|SAI_xCR1_NODIV|macro|SAI_xCR1_NODIV
DECL|SAI_xCR1_OUTDRIV_Msk|macro|SAI_xCR1_OUTDRIV_Msk
DECL|SAI_xCR1_OUTDRIV_Pos|macro|SAI_xCR1_OUTDRIV_Pos
DECL|SAI_xCR1_OUTDRIV|macro|SAI_xCR1_OUTDRIV
DECL|SAI_xCR1_PRTCFG_0|macro|SAI_xCR1_PRTCFG_0
DECL|SAI_xCR1_PRTCFG_1|macro|SAI_xCR1_PRTCFG_1
DECL|SAI_xCR1_PRTCFG_Msk|macro|SAI_xCR1_PRTCFG_Msk
DECL|SAI_xCR1_PRTCFG_Pos|macro|SAI_xCR1_PRTCFG_Pos
DECL|SAI_xCR1_PRTCFG|macro|SAI_xCR1_PRTCFG
DECL|SAI_xCR1_SAIEN_Msk|macro|SAI_xCR1_SAIEN_Msk
DECL|SAI_xCR1_SAIEN_Pos|macro|SAI_xCR1_SAIEN_Pos
DECL|SAI_xCR1_SAIEN|macro|SAI_xCR1_SAIEN
DECL|SAI_xCR1_SYNCEN_0|macro|SAI_xCR1_SYNCEN_0
DECL|SAI_xCR1_SYNCEN_1|macro|SAI_xCR1_SYNCEN_1
DECL|SAI_xCR1_SYNCEN_Msk|macro|SAI_xCR1_SYNCEN_Msk
DECL|SAI_xCR1_SYNCEN_Pos|macro|SAI_xCR1_SYNCEN_Pos
DECL|SAI_xCR1_SYNCEN|macro|SAI_xCR1_SYNCEN
DECL|SAI_xCR2_COMP_0|macro|SAI_xCR2_COMP_0
DECL|SAI_xCR2_COMP_1|macro|SAI_xCR2_COMP_1
DECL|SAI_xCR2_COMP_Msk|macro|SAI_xCR2_COMP_Msk
DECL|SAI_xCR2_COMP_Pos|macro|SAI_xCR2_COMP_Pos
DECL|SAI_xCR2_COMP|macro|SAI_xCR2_COMP
DECL|SAI_xCR2_CPL_Msk|macro|SAI_xCR2_CPL_Msk
DECL|SAI_xCR2_CPL_Pos|macro|SAI_xCR2_CPL_Pos
DECL|SAI_xCR2_CPL|macro|SAI_xCR2_CPL
DECL|SAI_xCR2_FFLUSH_Msk|macro|SAI_xCR2_FFLUSH_Msk
DECL|SAI_xCR2_FFLUSH_Pos|macro|SAI_xCR2_FFLUSH_Pos
DECL|SAI_xCR2_FFLUSH|macro|SAI_xCR2_FFLUSH
DECL|SAI_xCR2_FTH_0|macro|SAI_xCR2_FTH_0
DECL|SAI_xCR2_FTH_1|macro|SAI_xCR2_FTH_1
DECL|SAI_xCR2_FTH_2|macro|SAI_xCR2_FTH_2
DECL|SAI_xCR2_FTH_Msk|macro|SAI_xCR2_FTH_Msk
DECL|SAI_xCR2_FTH_Pos|macro|SAI_xCR2_FTH_Pos
DECL|SAI_xCR2_FTH|macro|SAI_xCR2_FTH
DECL|SAI_xCR2_MUTECNT_0|macro|SAI_xCR2_MUTECNT_0
DECL|SAI_xCR2_MUTECNT_1|macro|SAI_xCR2_MUTECNT_1
DECL|SAI_xCR2_MUTECNT_2|macro|SAI_xCR2_MUTECNT_2
DECL|SAI_xCR2_MUTECNT_3|macro|SAI_xCR2_MUTECNT_3
DECL|SAI_xCR2_MUTECNT_4|macro|SAI_xCR2_MUTECNT_4
DECL|SAI_xCR2_MUTECNT_5|macro|SAI_xCR2_MUTECNT_5
DECL|SAI_xCR2_MUTECNT_Msk|macro|SAI_xCR2_MUTECNT_Msk
DECL|SAI_xCR2_MUTECNT_Pos|macro|SAI_xCR2_MUTECNT_Pos
DECL|SAI_xCR2_MUTECNT|macro|SAI_xCR2_MUTECNT
DECL|SAI_xCR2_MUTEVAL_Msk|macro|SAI_xCR2_MUTEVAL_Msk
DECL|SAI_xCR2_MUTEVAL_Pos|macro|SAI_xCR2_MUTEVAL_Pos
DECL|SAI_xCR2_MUTEVAL|macro|SAI_xCR2_MUTEVAL
DECL|SAI_xCR2_MUTE_Msk|macro|SAI_xCR2_MUTE_Msk
DECL|SAI_xCR2_MUTE_Pos|macro|SAI_xCR2_MUTE_Pos
DECL|SAI_xCR2_MUTE|macro|SAI_xCR2_MUTE
DECL|SAI_xCR2_TRIS_Msk|macro|SAI_xCR2_TRIS_Msk
DECL|SAI_xCR2_TRIS_Pos|macro|SAI_xCR2_TRIS_Pos
DECL|SAI_xCR2_TRIS|macro|SAI_xCR2_TRIS
DECL|SAI_xDR_DATA_Msk|macro|SAI_xDR_DATA_Msk
DECL|SAI_xDR_DATA_Pos|macro|SAI_xDR_DATA_Pos
DECL|SAI_xDR_DATA|macro|SAI_xDR_DATA
DECL|SAI_xFRCR_FRL_0|macro|SAI_xFRCR_FRL_0
DECL|SAI_xFRCR_FRL_1|macro|SAI_xFRCR_FRL_1
DECL|SAI_xFRCR_FRL_2|macro|SAI_xFRCR_FRL_2
DECL|SAI_xFRCR_FRL_3|macro|SAI_xFRCR_FRL_3
DECL|SAI_xFRCR_FRL_4|macro|SAI_xFRCR_FRL_4
DECL|SAI_xFRCR_FRL_5|macro|SAI_xFRCR_FRL_5
DECL|SAI_xFRCR_FRL_6|macro|SAI_xFRCR_FRL_6
DECL|SAI_xFRCR_FRL_7|macro|SAI_xFRCR_FRL_7
DECL|SAI_xFRCR_FRL_Msk|macro|SAI_xFRCR_FRL_Msk
DECL|SAI_xFRCR_FRL_Pos|macro|SAI_xFRCR_FRL_Pos
DECL|SAI_xFRCR_FRL|macro|SAI_xFRCR_FRL
DECL|SAI_xFRCR_FSALL_0|macro|SAI_xFRCR_FSALL_0
DECL|SAI_xFRCR_FSALL_1|macro|SAI_xFRCR_FSALL_1
DECL|SAI_xFRCR_FSALL_2|macro|SAI_xFRCR_FSALL_2
DECL|SAI_xFRCR_FSALL_3|macro|SAI_xFRCR_FSALL_3
DECL|SAI_xFRCR_FSALL_4|macro|SAI_xFRCR_FSALL_4
DECL|SAI_xFRCR_FSALL_5|macro|SAI_xFRCR_FSALL_5
DECL|SAI_xFRCR_FSALL_6|macro|SAI_xFRCR_FSALL_6
DECL|SAI_xFRCR_FSALL_Msk|macro|SAI_xFRCR_FSALL_Msk
DECL|SAI_xFRCR_FSALL_Pos|macro|SAI_xFRCR_FSALL_Pos
DECL|SAI_xFRCR_FSALL|macro|SAI_xFRCR_FSALL
DECL|SAI_xFRCR_FSDEF_Msk|macro|SAI_xFRCR_FSDEF_Msk
DECL|SAI_xFRCR_FSDEF_Pos|macro|SAI_xFRCR_FSDEF_Pos
DECL|SAI_xFRCR_FSDEF|macro|SAI_xFRCR_FSDEF
DECL|SAI_xFRCR_FSOFF_Msk|macro|SAI_xFRCR_FSOFF_Msk
DECL|SAI_xFRCR_FSOFF_Pos|macro|SAI_xFRCR_FSOFF_Pos
DECL|SAI_xFRCR_FSOFF|macro|SAI_xFRCR_FSOFF
DECL|SAI_xFRCR_FSPOL_Msk|macro|SAI_xFRCR_FSPOL_Msk
DECL|SAI_xFRCR_FSPOL_Pos|macro|SAI_xFRCR_FSPOL_Pos
DECL|SAI_xFRCR_FSPOL|macro|SAI_xFRCR_FSPOL
DECL|SAI_xIMR_AFSDETIE_Msk|macro|SAI_xIMR_AFSDETIE_Msk
DECL|SAI_xIMR_AFSDETIE_Pos|macro|SAI_xIMR_AFSDETIE_Pos
DECL|SAI_xIMR_AFSDETIE|macro|SAI_xIMR_AFSDETIE
DECL|SAI_xIMR_CNRDYIE_Msk|macro|SAI_xIMR_CNRDYIE_Msk
DECL|SAI_xIMR_CNRDYIE_Pos|macro|SAI_xIMR_CNRDYIE_Pos
DECL|SAI_xIMR_CNRDYIE|macro|SAI_xIMR_CNRDYIE
DECL|SAI_xIMR_FREQIE_Msk|macro|SAI_xIMR_FREQIE_Msk
DECL|SAI_xIMR_FREQIE_Pos|macro|SAI_xIMR_FREQIE_Pos
DECL|SAI_xIMR_FREQIE|macro|SAI_xIMR_FREQIE
DECL|SAI_xIMR_LFSDETIE_Msk|macro|SAI_xIMR_LFSDETIE_Msk
DECL|SAI_xIMR_LFSDETIE_Pos|macro|SAI_xIMR_LFSDETIE_Pos
DECL|SAI_xIMR_LFSDETIE|macro|SAI_xIMR_LFSDETIE
DECL|SAI_xIMR_MUTEDETIE_Msk|macro|SAI_xIMR_MUTEDETIE_Msk
DECL|SAI_xIMR_MUTEDETIE_Pos|macro|SAI_xIMR_MUTEDETIE_Pos
DECL|SAI_xIMR_MUTEDETIE|macro|SAI_xIMR_MUTEDETIE
DECL|SAI_xIMR_OVRUDRIE_Msk|macro|SAI_xIMR_OVRUDRIE_Msk
DECL|SAI_xIMR_OVRUDRIE_Pos|macro|SAI_xIMR_OVRUDRIE_Pos
DECL|SAI_xIMR_OVRUDRIE|macro|SAI_xIMR_OVRUDRIE
DECL|SAI_xIMR_WCKCFGIE_Msk|macro|SAI_xIMR_WCKCFGIE_Msk
DECL|SAI_xIMR_WCKCFGIE_Pos|macro|SAI_xIMR_WCKCFGIE_Pos
DECL|SAI_xIMR_WCKCFGIE|macro|SAI_xIMR_WCKCFGIE
DECL|SAI_xSLOTR_FBOFF_0|macro|SAI_xSLOTR_FBOFF_0
DECL|SAI_xSLOTR_FBOFF_1|macro|SAI_xSLOTR_FBOFF_1
DECL|SAI_xSLOTR_FBOFF_2|macro|SAI_xSLOTR_FBOFF_2
DECL|SAI_xSLOTR_FBOFF_3|macro|SAI_xSLOTR_FBOFF_3
DECL|SAI_xSLOTR_FBOFF_4|macro|SAI_xSLOTR_FBOFF_4
DECL|SAI_xSLOTR_FBOFF_Msk|macro|SAI_xSLOTR_FBOFF_Msk
DECL|SAI_xSLOTR_FBOFF_Pos|macro|SAI_xSLOTR_FBOFF_Pos
DECL|SAI_xSLOTR_FBOFF|macro|SAI_xSLOTR_FBOFF
DECL|SAI_xSLOTR_NBSLOT_0|macro|SAI_xSLOTR_NBSLOT_0
DECL|SAI_xSLOTR_NBSLOT_1|macro|SAI_xSLOTR_NBSLOT_1
DECL|SAI_xSLOTR_NBSLOT_2|macro|SAI_xSLOTR_NBSLOT_2
DECL|SAI_xSLOTR_NBSLOT_3|macro|SAI_xSLOTR_NBSLOT_3
DECL|SAI_xSLOTR_NBSLOT_Msk|macro|SAI_xSLOTR_NBSLOT_Msk
DECL|SAI_xSLOTR_NBSLOT_Pos|macro|SAI_xSLOTR_NBSLOT_Pos
DECL|SAI_xSLOTR_NBSLOT|macro|SAI_xSLOTR_NBSLOT
DECL|SAI_xSLOTR_SLOTEN_Msk|macro|SAI_xSLOTR_SLOTEN_Msk
DECL|SAI_xSLOTR_SLOTEN_Pos|macro|SAI_xSLOTR_SLOTEN_Pos
DECL|SAI_xSLOTR_SLOTEN|macro|SAI_xSLOTR_SLOTEN
DECL|SAI_xSLOTR_SLOTSZ_0|macro|SAI_xSLOTR_SLOTSZ_0
DECL|SAI_xSLOTR_SLOTSZ_1|macro|SAI_xSLOTR_SLOTSZ_1
DECL|SAI_xSLOTR_SLOTSZ_Msk|macro|SAI_xSLOTR_SLOTSZ_Msk
DECL|SAI_xSLOTR_SLOTSZ_Pos|macro|SAI_xSLOTR_SLOTSZ_Pos
DECL|SAI_xSLOTR_SLOTSZ|macro|SAI_xSLOTR_SLOTSZ
DECL|SAI_xSR_AFSDET_Msk|macro|SAI_xSR_AFSDET_Msk
DECL|SAI_xSR_AFSDET_Pos|macro|SAI_xSR_AFSDET_Pos
DECL|SAI_xSR_AFSDET|macro|SAI_xSR_AFSDET
DECL|SAI_xSR_CNRDY_Msk|macro|SAI_xSR_CNRDY_Msk
DECL|SAI_xSR_CNRDY_Pos|macro|SAI_xSR_CNRDY_Pos
DECL|SAI_xSR_CNRDY|macro|SAI_xSR_CNRDY
DECL|SAI_xSR_FLVL_0|macro|SAI_xSR_FLVL_0
DECL|SAI_xSR_FLVL_1|macro|SAI_xSR_FLVL_1
DECL|SAI_xSR_FLVL_2|macro|SAI_xSR_FLVL_2
DECL|SAI_xSR_FLVL_Msk|macro|SAI_xSR_FLVL_Msk
DECL|SAI_xSR_FLVL_Pos|macro|SAI_xSR_FLVL_Pos
DECL|SAI_xSR_FLVL|macro|SAI_xSR_FLVL
DECL|SAI_xSR_FREQ_Msk|macro|SAI_xSR_FREQ_Msk
DECL|SAI_xSR_FREQ_Pos|macro|SAI_xSR_FREQ_Pos
DECL|SAI_xSR_FREQ|macro|SAI_xSR_FREQ
DECL|SAI_xSR_LFSDET_Msk|macro|SAI_xSR_LFSDET_Msk
DECL|SAI_xSR_LFSDET_Pos|macro|SAI_xSR_LFSDET_Pos
DECL|SAI_xSR_LFSDET|macro|SAI_xSR_LFSDET
DECL|SAI_xSR_MUTEDET_Msk|macro|SAI_xSR_MUTEDET_Msk
DECL|SAI_xSR_MUTEDET_Pos|macro|SAI_xSR_MUTEDET_Pos
DECL|SAI_xSR_MUTEDET|macro|SAI_xSR_MUTEDET
DECL|SAI_xSR_OVRUDR_Msk|macro|SAI_xSR_OVRUDR_Msk
DECL|SAI_xSR_OVRUDR_Pos|macro|SAI_xSR_OVRUDR_Pos
DECL|SAI_xSR_OVRUDR|macro|SAI_xSR_OVRUDR
DECL|SAI_xSR_WCKCFG_Msk|macro|SAI_xSR_WCKCFG_Msk
DECL|SAI_xSR_WCKCFG_Pos|macro|SAI_xSR_WCKCFG_Pos
DECL|SAI_xSR_WCKCFG|macro|SAI_xSR_WCKCFG
DECL|SCR|member|__IO uint32_t SCR; /*!< PWR power status reset register, Address offset: 0x18 */
DECL|SCSR|member|__IO uint32_t SCSR; /*!< SYSCFG SRAM2 control and status register, Address offset: 0x18 */
DECL|SHHR|member|__IO uint32_t SHHR; /*!< DAC Sample and Hold hold time register, Address offset: 0x48 */
DECL|SHIFTR|member|__IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
DECL|SHRR|member|__IO uint32_t SHRR; /*!< DAC Sample and Hold refresh time register, Address offset: 0x4C */
DECL|SHSR1|member|__IO uint32_t SHSR1; /*!< DAC Sample and Hold sample time register 1, Address offset: 0x40 */
DECL|SHSR2|member|__IO uint32_t SHSR2; /*!< DAC Sample and Hold sample time register 2, Address offset: 0x44 */
DECL|SKR|member|__IO uint32_t SKR; /*!< SYSCFG SRAM2 key register, Address offset: 0x24 */
DECL|SLOTR|member|__IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */
DECL|SMCR|member|__IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
DECL|SMPR1|member|__IO uint32_t SMPR1; /*!< ADC sampling time register 1, Address offset: 0x14 */
DECL|SMPR2|member|__IO uint32_t SMPR2; /*!< ADC sampling time register 2, Address offset: 0x18 */
DECL|SPI1_BASE|macro|SPI1_BASE
DECL|SPI1_IRQn|enumerator|SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
DECL|SPI1|macro|SPI1
DECL|SPI3_BASE|macro|SPI3_BASE
DECL|SPI3_IRQn|enumerator|SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
DECL|SPI3|macro|SPI3
DECL|SPI_CR1_BIDIMODE_Msk|macro|SPI_CR1_BIDIMODE_Msk
DECL|SPI_CR1_BIDIMODE_Pos|macro|SPI_CR1_BIDIMODE_Pos
DECL|SPI_CR1_BIDIMODE|macro|SPI_CR1_BIDIMODE
DECL|SPI_CR1_BIDIOE_Msk|macro|SPI_CR1_BIDIOE_Msk
DECL|SPI_CR1_BIDIOE_Pos|macro|SPI_CR1_BIDIOE_Pos
DECL|SPI_CR1_BIDIOE|macro|SPI_CR1_BIDIOE
DECL|SPI_CR1_BR_0|macro|SPI_CR1_BR_0
DECL|SPI_CR1_BR_1|macro|SPI_CR1_BR_1
DECL|SPI_CR1_BR_2|macro|SPI_CR1_BR_2
DECL|SPI_CR1_BR_Msk|macro|SPI_CR1_BR_Msk
DECL|SPI_CR1_BR_Pos|macro|SPI_CR1_BR_Pos
DECL|SPI_CR1_BR|macro|SPI_CR1_BR
DECL|SPI_CR1_CPHA_Msk|macro|SPI_CR1_CPHA_Msk
DECL|SPI_CR1_CPHA_Pos|macro|SPI_CR1_CPHA_Pos
DECL|SPI_CR1_CPHA|macro|SPI_CR1_CPHA
DECL|SPI_CR1_CPOL_Msk|macro|SPI_CR1_CPOL_Msk
DECL|SPI_CR1_CPOL_Pos|macro|SPI_CR1_CPOL_Pos
DECL|SPI_CR1_CPOL|macro|SPI_CR1_CPOL
DECL|SPI_CR1_CRCEN_Msk|macro|SPI_CR1_CRCEN_Msk
DECL|SPI_CR1_CRCEN_Pos|macro|SPI_CR1_CRCEN_Pos
DECL|SPI_CR1_CRCEN|macro|SPI_CR1_CRCEN
DECL|SPI_CR1_CRCL_Msk|macro|SPI_CR1_CRCL_Msk
DECL|SPI_CR1_CRCL_Pos|macro|SPI_CR1_CRCL_Pos
DECL|SPI_CR1_CRCL|macro|SPI_CR1_CRCL
DECL|SPI_CR1_CRCNEXT_Msk|macro|SPI_CR1_CRCNEXT_Msk
DECL|SPI_CR1_CRCNEXT_Pos|macro|SPI_CR1_CRCNEXT_Pos
DECL|SPI_CR1_CRCNEXT|macro|SPI_CR1_CRCNEXT
DECL|SPI_CR1_LSBFIRST_Msk|macro|SPI_CR1_LSBFIRST_Msk
DECL|SPI_CR1_LSBFIRST_Pos|macro|SPI_CR1_LSBFIRST_Pos
DECL|SPI_CR1_LSBFIRST|macro|SPI_CR1_LSBFIRST
DECL|SPI_CR1_MSTR_Msk|macro|SPI_CR1_MSTR_Msk
DECL|SPI_CR1_MSTR_Pos|macro|SPI_CR1_MSTR_Pos
DECL|SPI_CR1_MSTR|macro|SPI_CR1_MSTR
DECL|SPI_CR1_RXONLY_Msk|macro|SPI_CR1_RXONLY_Msk
DECL|SPI_CR1_RXONLY_Pos|macro|SPI_CR1_RXONLY_Pos
DECL|SPI_CR1_RXONLY|macro|SPI_CR1_RXONLY
DECL|SPI_CR1_SPE_Msk|macro|SPI_CR1_SPE_Msk
DECL|SPI_CR1_SPE_Pos|macro|SPI_CR1_SPE_Pos
DECL|SPI_CR1_SPE|macro|SPI_CR1_SPE
DECL|SPI_CR1_SSI_Msk|macro|SPI_CR1_SSI_Msk
DECL|SPI_CR1_SSI_Pos|macro|SPI_CR1_SSI_Pos
DECL|SPI_CR1_SSI|macro|SPI_CR1_SSI
DECL|SPI_CR1_SSM_Msk|macro|SPI_CR1_SSM_Msk
DECL|SPI_CR1_SSM_Pos|macro|SPI_CR1_SSM_Pos
DECL|SPI_CR1_SSM|macro|SPI_CR1_SSM
DECL|SPI_CR2_DS_0|macro|SPI_CR2_DS_0
DECL|SPI_CR2_DS_1|macro|SPI_CR2_DS_1
DECL|SPI_CR2_DS_2|macro|SPI_CR2_DS_2
DECL|SPI_CR2_DS_3|macro|SPI_CR2_DS_3
DECL|SPI_CR2_DS_Msk|macro|SPI_CR2_DS_Msk
DECL|SPI_CR2_DS_Pos|macro|SPI_CR2_DS_Pos
DECL|SPI_CR2_DS|macro|SPI_CR2_DS
DECL|SPI_CR2_ERRIE_Msk|macro|SPI_CR2_ERRIE_Msk
DECL|SPI_CR2_ERRIE_Pos|macro|SPI_CR2_ERRIE_Pos
DECL|SPI_CR2_ERRIE|macro|SPI_CR2_ERRIE
DECL|SPI_CR2_FRF_Msk|macro|SPI_CR2_FRF_Msk
DECL|SPI_CR2_FRF_Pos|macro|SPI_CR2_FRF_Pos
DECL|SPI_CR2_FRF|macro|SPI_CR2_FRF
DECL|SPI_CR2_FRXTH_Msk|macro|SPI_CR2_FRXTH_Msk
DECL|SPI_CR2_FRXTH_Pos|macro|SPI_CR2_FRXTH_Pos
DECL|SPI_CR2_FRXTH|macro|SPI_CR2_FRXTH
DECL|SPI_CR2_LDMARX_Msk|macro|SPI_CR2_LDMARX_Msk
DECL|SPI_CR2_LDMARX_Pos|macro|SPI_CR2_LDMARX_Pos
DECL|SPI_CR2_LDMARX|macro|SPI_CR2_LDMARX
DECL|SPI_CR2_LDMATX_Msk|macro|SPI_CR2_LDMATX_Msk
DECL|SPI_CR2_LDMATX_Pos|macro|SPI_CR2_LDMATX_Pos
DECL|SPI_CR2_LDMATX|macro|SPI_CR2_LDMATX
DECL|SPI_CR2_NSSP_Msk|macro|SPI_CR2_NSSP_Msk
DECL|SPI_CR2_NSSP_Pos|macro|SPI_CR2_NSSP_Pos
DECL|SPI_CR2_NSSP|macro|SPI_CR2_NSSP
DECL|SPI_CR2_RXDMAEN_Msk|macro|SPI_CR2_RXDMAEN_Msk
DECL|SPI_CR2_RXDMAEN_Pos|macro|SPI_CR2_RXDMAEN_Pos
DECL|SPI_CR2_RXDMAEN|macro|SPI_CR2_RXDMAEN
DECL|SPI_CR2_RXNEIE_Msk|macro|SPI_CR2_RXNEIE_Msk
DECL|SPI_CR2_RXNEIE_Pos|macro|SPI_CR2_RXNEIE_Pos
DECL|SPI_CR2_RXNEIE|macro|SPI_CR2_RXNEIE
DECL|SPI_CR2_SSOE_Msk|macro|SPI_CR2_SSOE_Msk
DECL|SPI_CR2_SSOE_Pos|macro|SPI_CR2_SSOE_Pos
DECL|SPI_CR2_SSOE|macro|SPI_CR2_SSOE
DECL|SPI_CR2_TXDMAEN_Msk|macro|SPI_CR2_TXDMAEN_Msk
DECL|SPI_CR2_TXDMAEN_Pos|macro|SPI_CR2_TXDMAEN_Pos
DECL|SPI_CR2_TXDMAEN|macro|SPI_CR2_TXDMAEN
DECL|SPI_CR2_TXEIE_Msk|macro|SPI_CR2_TXEIE_Msk
DECL|SPI_CR2_TXEIE_Pos|macro|SPI_CR2_TXEIE_Pos
DECL|SPI_CR2_TXEIE|macro|SPI_CR2_TXEIE
DECL|SPI_CRCPR_CRCPOLY_Msk|macro|SPI_CRCPR_CRCPOLY_Msk
DECL|SPI_CRCPR_CRCPOLY_Pos|macro|SPI_CRCPR_CRCPOLY_Pos
DECL|SPI_CRCPR_CRCPOLY|macro|SPI_CRCPR_CRCPOLY
DECL|SPI_DR_DR_Msk|macro|SPI_DR_DR_Msk
DECL|SPI_DR_DR_Pos|macro|SPI_DR_DR_Pos
DECL|SPI_DR_DR|macro|SPI_DR_DR
DECL|SPI_RXCRCR_RXCRC_Msk|macro|SPI_RXCRCR_RXCRC_Msk
DECL|SPI_RXCRCR_RXCRC_Pos|macro|SPI_RXCRCR_RXCRC_Pos
DECL|SPI_RXCRCR_RXCRC|macro|SPI_RXCRCR_RXCRC
DECL|SPI_SR_BSY_Msk|macro|SPI_SR_BSY_Msk
DECL|SPI_SR_BSY_Pos|macro|SPI_SR_BSY_Pos
DECL|SPI_SR_BSY|macro|SPI_SR_BSY
DECL|SPI_SR_CHSIDE_Msk|macro|SPI_SR_CHSIDE_Msk
DECL|SPI_SR_CHSIDE_Pos|macro|SPI_SR_CHSIDE_Pos
DECL|SPI_SR_CHSIDE|macro|SPI_SR_CHSIDE
DECL|SPI_SR_CRCERR_Msk|macro|SPI_SR_CRCERR_Msk
DECL|SPI_SR_CRCERR_Pos|macro|SPI_SR_CRCERR_Pos
DECL|SPI_SR_CRCERR|macro|SPI_SR_CRCERR
DECL|SPI_SR_FRE_Msk|macro|SPI_SR_FRE_Msk
DECL|SPI_SR_FRE_Pos|macro|SPI_SR_FRE_Pos
DECL|SPI_SR_FRE|macro|SPI_SR_FRE
DECL|SPI_SR_FRLVL_0|macro|SPI_SR_FRLVL_0
DECL|SPI_SR_FRLVL_1|macro|SPI_SR_FRLVL_1
DECL|SPI_SR_FRLVL_Msk|macro|SPI_SR_FRLVL_Msk
DECL|SPI_SR_FRLVL_Pos|macro|SPI_SR_FRLVL_Pos
DECL|SPI_SR_FRLVL|macro|SPI_SR_FRLVL
DECL|SPI_SR_FTLVL_0|macro|SPI_SR_FTLVL_0
DECL|SPI_SR_FTLVL_1|macro|SPI_SR_FTLVL_1
DECL|SPI_SR_FTLVL_Msk|macro|SPI_SR_FTLVL_Msk
DECL|SPI_SR_FTLVL_Pos|macro|SPI_SR_FTLVL_Pos
DECL|SPI_SR_FTLVL|macro|SPI_SR_FTLVL
DECL|SPI_SR_MODF_Msk|macro|SPI_SR_MODF_Msk
DECL|SPI_SR_MODF_Pos|macro|SPI_SR_MODF_Pos
DECL|SPI_SR_MODF|macro|SPI_SR_MODF
DECL|SPI_SR_OVR_Msk|macro|SPI_SR_OVR_Msk
DECL|SPI_SR_OVR_Pos|macro|SPI_SR_OVR_Pos
DECL|SPI_SR_OVR|macro|SPI_SR_OVR
DECL|SPI_SR_RXNE_Msk|macro|SPI_SR_RXNE_Msk
DECL|SPI_SR_RXNE_Pos|macro|SPI_SR_RXNE_Pos
DECL|SPI_SR_RXNE|macro|SPI_SR_RXNE
DECL|SPI_SR_TXE_Msk|macro|SPI_SR_TXE_Msk
DECL|SPI_SR_TXE_Pos|macro|SPI_SR_TXE_Pos
DECL|SPI_SR_TXE|macro|SPI_SR_TXE
DECL|SPI_SR_UDR_Msk|macro|SPI_SR_UDR_Msk
DECL|SPI_SR_UDR_Pos|macro|SPI_SR_UDR_Pos
DECL|SPI_SR_UDR|macro|SPI_SR_UDR
DECL|SPI_TXCRCR_TXCRC_Msk|macro|SPI_TXCRCR_TXCRC_Msk
DECL|SPI_TXCRCR_TXCRC_Pos|macro|SPI_TXCRCR_TXCRC_Pos
DECL|SPI_TXCRCR_TXCRC|macro|SPI_TXCRCR_TXCRC
DECL|SPI_TypeDef|typedef|} SPI_TypeDef;
DECL|SQR1|member|__IO uint32_t SQR1; /*!< ADC group regular sequencer register 1, Address offset: 0x30 */
DECL|SQR2|member|__IO uint32_t SQR2; /*!< ADC group regular sequencer register 2, Address offset: 0x34 */
DECL|SQR3|member|__IO uint32_t SQR3; /*!< ADC group regular sequencer register 3, Address offset: 0x38 */
DECL|SQR4|member|__IO uint32_t SQR4; /*!< ADC group regular sequencer register 4, Address offset: 0x3C */
DECL|SR1|member|__IO uint32_t SR1; /*!< PWR power status register 1, Address offset: 0x10 */
DECL|SR2|member|__IO uint32_t SR2; /*!< PWR power status register 2, Address offset: 0x14 */
DECL|SRAM1_BASE|macro|SRAM1_BASE
DECL|SRAM1_BB_BASE|macro|SRAM1_BB_BASE
DECL|SRAM1_SIZE_MAX|macro|SRAM1_SIZE_MAX
DECL|SRAM2_BASE|macro|SRAM2_BASE
DECL|SRAM2_SIZE|macro|SRAM2_SIZE
DECL|SRAM_BASE|macro|SRAM_BASE
DECL|SRAM_BB_BASE|macro|SRAM_BB_BASE
DECL|SR|member|__IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
DECL|SR|member|__IO uint32_t SR; /*!< FLASH status register, Address offset: 0x10 */
DECL|SR|member|__IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
DECL|SR|member|__IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */
DECL|SR|member|__IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
DECL|SR|member|__IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */
DECL|SR|member|__IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */
DECL|SR|member|__IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
DECL|SR|member|__IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
DECL|SSR|member|__IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
DECL|SWIER1|member|__IO uint32_t SWIER1; /*!< EXTI Software interrupt event register 1, Address offset: 0x10 */
DECL|SWIER2|member|__IO uint32_t SWIER2; /*!< EXTI Software interrupt event register 2, Address offset: 0x30 */
DECL|SWPMI1_BASE|macro|SWPMI1_BASE
DECL|SWPMI1_IRQn|enumerator|SWPMI1_IRQn = 76, /*!< Serial Wire Interface 1 global interrupt */
DECL|SWPMI1|macro|SWPMI1
DECL|SWPMI_BRR_BR_Msk|macro|SWPMI_BRR_BR_Msk
DECL|SWPMI_BRR_BR_Pos|macro|SWPMI_BRR_BR_Pos
DECL|SWPMI_BRR_BR|macro|SWPMI_BRR_BR
DECL|SWPMI_CR_DEACT_Msk|macro|SWPMI_CR_DEACT_Msk
DECL|SWPMI_CR_DEACT_Pos|macro|SWPMI_CR_DEACT_Pos
DECL|SWPMI_CR_DEACT|macro|SWPMI_CR_DEACT
DECL|SWPMI_CR_LPBK_Msk|macro|SWPMI_CR_LPBK_Msk
DECL|SWPMI_CR_LPBK_Pos|macro|SWPMI_CR_LPBK_Pos
DECL|SWPMI_CR_LPBK|macro|SWPMI_CR_LPBK
DECL|SWPMI_CR_RXDMA_Msk|macro|SWPMI_CR_RXDMA_Msk
DECL|SWPMI_CR_RXDMA_Pos|macro|SWPMI_CR_RXDMA_Pos
DECL|SWPMI_CR_RXDMA|macro|SWPMI_CR_RXDMA
DECL|SWPMI_CR_RXMODE_Msk|macro|SWPMI_CR_RXMODE_Msk
DECL|SWPMI_CR_RXMODE_Pos|macro|SWPMI_CR_RXMODE_Pos
DECL|SWPMI_CR_RXMODE|macro|SWPMI_CR_RXMODE
DECL|SWPMI_CR_SWPACT_Msk|macro|SWPMI_CR_SWPACT_Msk
DECL|SWPMI_CR_SWPACT_Pos|macro|SWPMI_CR_SWPACT_Pos
DECL|SWPMI_CR_SWPACT|macro|SWPMI_CR_SWPACT
DECL|SWPMI_CR_TXDMA_Msk|macro|SWPMI_CR_TXDMA_Msk
DECL|SWPMI_CR_TXDMA_Pos|macro|SWPMI_CR_TXDMA_Pos
DECL|SWPMI_CR_TXDMA|macro|SWPMI_CR_TXDMA
DECL|SWPMI_CR_TXMODE_Msk|macro|SWPMI_CR_TXMODE_Msk
DECL|SWPMI_CR_TXMODE_Pos|macro|SWPMI_CR_TXMODE_Pos
DECL|SWPMI_CR_TXMODE|macro|SWPMI_CR_TXMODE
DECL|SWPMI_ICR_CRXBERF_Msk|macro|SWPMI_ICR_CRXBERF_Msk
DECL|SWPMI_ICR_CRXBERF_Pos|macro|SWPMI_ICR_CRXBERF_Pos
DECL|SWPMI_ICR_CRXBERF|macro|SWPMI_ICR_CRXBERF
DECL|SWPMI_ICR_CRXBFF_Msk|macro|SWPMI_ICR_CRXBFF_Msk
DECL|SWPMI_ICR_CRXBFF_Pos|macro|SWPMI_ICR_CRXBFF_Pos
DECL|SWPMI_ICR_CRXBFF|macro|SWPMI_ICR_CRXBFF
DECL|SWPMI_ICR_CRXOVRF_Msk|macro|SWPMI_ICR_CRXOVRF_Msk
DECL|SWPMI_ICR_CRXOVRF_Pos|macro|SWPMI_ICR_CRXOVRF_Pos
DECL|SWPMI_ICR_CRXOVRF|macro|SWPMI_ICR_CRXOVRF
DECL|SWPMI_ICR_CSRF_Msk|macro|SWPMI_ICR_CSRF_Msk
DECL|SWPMI_ICR_CSRF_Pos|macro|SWPMI_ICR_CSRF_Pos
DECL|SWPMI_ICR_CSRF|macro|SWPMI_ICR_CSRF
DECL|SWPMI_ICR_CTCF_Msk|macro|SWPMI_ICR_CTCF_Msk
DECL|SWPMI_ICR_CTCF_Pos|macro|SWPMI_ICR_CTCF_Pos
DECL|SWPMI_ICR_CTCF|macro|SWPMI_ICR_CTCF
DECL|SWPMI_ICR_CTXBEF_Msk|macro|SWPMI_ICR_CTXBEF_Msk
DECL|SWPMI_ICR_CTXBEF_Pos|macro|SWPMI_ICR_CTXBEF_Pos
DECL|SWPMI_ICR_CTXBEF|macro|SWPMI_ICR_CTXBEF
DECL|SWPMI_ICR_CTXUNRF_Msk|macro|SWPMI_ICR_CTXUNRF_Msk
DECL|SWPMI_ICR_CTXUNRF_Pos|macro|SWPMI_ICR_CTXUNRF_Pos
DECL|SWPMI_ICR_CTXUNRF|macro|SWPMI_ICR_CTXUNRF
DECL|SWPMI_IER_RIE_Msk|macro|SWPMI_IER_RIE_Msk
DECL|SWPMI_IER_RIE_Pos|macro|SWPMI_IER_RIE_Pos
DECL|SWPMI_IER_RIE|macro|SWPMI_IER_RIE
DECL|SWPMI_IER_RXBERIE_Msk|macro|SWPMI_IER_RXBERIE_Msk
DECL|SWPMI_IER_RXBERIE_Pos|macro|SWPMI_IER_RXBERIE_Pos
DECL|SWPMI_IER_RXBERIE|macro|SWPMI_IER_RXBERIE
DECL|SWPMI_IER_RXBFIE_Msk|macro|SWPMI_IER_RXBFIE_Msk
DECL|SWPMI_IER_RXBFIE_Pos|macro|SWPMI_IER_RXBFIE_Pos
DECL|SWPMI_IER_RXBFIE|macro|SWPMI_IER_RXBFIE
DECL|SWPMI_IER_RXOVRIE_Msk|macro|SWPMI_IER_RXOVRIE_Msk
DECL|SWPMI_IER_RXOVRIE_Pos|macro|SWPMI_IER_RXOVRIE_Pos
DECL|SWPMI_IER_RXOVRIE|macro|SWPMI_IER_RXOVRIE
DECL|SWPMI_IER_SRIE_Msk|macro|SWPMI_IER_SRIE_Msk
DECL|SWPMI_IER_SRIE_Pos|macro|SWPMI_IER_SRIE_Pos
DECL|SWPMI_IER_SRIE|macro|SWPMI_IER_SRIE
DECL|SWPMI_IER_TCIE_Msk|macro|SWPMI_IER_TCIE_Msk
DECL|SWPMI_IER_TCIE_Pos|macro|SWPMI_IER_TCIE_Pos
DECL|SWPMI_IER_TCIE|macro|SWPMI_IER_TCIE
DECL|SWPMI_IER_TIE_Msk|macro|SWPMI_IER_TIE_Msk
DECL|SWPMI_IER_TIE_Pos|macro|SWPMI_IER_TIE_Pos
DECL|SWPMI_IER_TIE|macro|SWPMI_IER_TIE
DECL|SWPMI_IER_TXBEIE_Msk|macro|SWPMI_IER_TXBEIE_Msk
DECL|SWPMI_IER_TXBEIE_Pos|macro|SWPMI_IER_TXBEIE_Pos
DECL|SWPMI_IER_TXBEIE|macro|SWPMI_IER_TXBEIE
DECL|SWPMI_IER_TXUNRIE_Msk|macro|SWPMI_IER_TXUNRIE_Msk
DECL|SWPMI_IER_TXUNRIE_Pos|macro|SWPMI_IER_TXUNRIE_Pos
DECL|SWPMI_IER_TXUNRIE|macro|SWPMI_IER_TXUNRIE
DECL|SWPMI_ISR_DEACTF_Msk|macro|SWPMI_ISR_DEACTF_Msk
DECL|SWPMI_ISR_DEACTF_Pos|macro|SWPMI_ISR_DEACTF_Pos
DECL|SWPMI_ISR_DEACTF|macro|SWPMI_ISR_DEACTF
DECL|SWPMI_ISR_RXBERF_Msk|macro|SWPMI_ISR_RXBERF_Msk
DECL|SWPMI_ISR_RXBERF_Pos|macro|SWPMI_ISR_RXBERF_Pos
DECL|SWPMI_ISR_RXBERF|macro|SWPMI_ISR_RXBERF
DECL|SWPMI_ISR_RXBFF_Msk|macro|SWPMI_ISR_RXBFF_Msk
DECL|SWPMI_ISR_RXBFF_Pos|macro|SWPMI_ISR_RXBFF_Pos
DECL|SWPMI_ISR_RXBFF|macro|SWPMI_ISR_RXBFF
DECL|SWPMI_ISR_RXNE_Msk|macro|SWPMI_ISR_RXNE_Msk
DECL|SWPMI_ISR_RXNE_Pos|macro|SWPMI_ISR_RXNE_Pos
DECL|SWPMI_ISR_RXNE|macro|SWPMI_ISR_RXNE
DECL|SWPMI_ISR_RXOVRF_Msk|macro|SWPMI_ISR_RXOVRF_Msk
DECL|SWPMI_ISR_RXOVRF_Pos|macro|SWPMI_ISR_RXOVRF_Pos
DECL|SWPMI_ISR_RXOVRF|macro|SWPMI_ISR_RXOVRF
DECL|SWPMI_ISR_SRF_Msk|macro|SWPMI_ISR_SRF_Msk
DECL|SWPMI_ISR_SRF_Pos|macro|SWPMI_ISR_SRF_Pos
DECL|SWPMI_ISR_SRF|macro|SWPMI_ISR_SRF
DECL|SWPMI_ISR_SUSP_Msk|macro|SWPMI_ISR_SUSP_Msk
DECL|SWPMI_ISR_SUSP_Pos|macro|SWPMI_ISR_SUSP_Pos
DECL|SWPMI_ISR_SUSP|macro|SWPMI_ISR_SUSP
DECL|SWPMI_ISR_TCF_Msk|macro|SWPMI_ISR_TCF_Msk
DECL|SWPMI_ISR_TCF_Pos|macro|SWPMI_ISR_TCF_Pos
DECL|SWPMI_ISR_TCF|macro|SWPMI_ISR_TCF
DECL|SWPMI_ISR_TXBEF_Msk|macro|SWPMI_ISR_TXBEF_Msk
DECL|SWPMI_ISR_TXBEF_Pos|macro|SWPMI_ISR_TXBEF_Pos
DECL|SWPMI_ISR_TXBEF|macro|SWPMI_ISR_TXBEF
DECL|SWPMI_ISR_TXE_Msk|macro|SWPMI_ISR_TXE_Msk
DECL|SWPMI_ISR_TXE_Pos|macro|SWPMI_ISR_TXE_Pos
DECL|SWPMI_ISR_TXE|macro|SWPMI_ISR_TXE
DECL|SWPMI_ISR_TXUNRF_Msk|macro|SWPMI_ISR_TXUNRF_Msk
DECL|SWPMI_ISR_TXUNRF_Pos|macro|SWPMI_ISR_TXUNRF_Pos
DECL|SWPMI_ISR_TXUNRF|macro|SWPMI_ISR_TXUNRF
DECL|SWPMI_OR_CLASS_Msk|macro|SWPMI_OR_CLASS_Msk
DECL|SWPMI_OR_CLASS_Pos|macro|SWPMI_OR_CLASS_Pos
DECL|SWPMI_OR_CLASS|macro|SWPMI_OR_CLASS
DECL|SWPMI_OR_TBYP_Msk|macro|SWPMI_OR_TBYP_Msk
DECL|SWPMI_OR_TBYP_Pos|macro|SWPMI_OR_TBYP_Pos
DECL|SWPMI_OR_TBYP|macro|SWPMI_OR_TBYP
DECL|SWPMI_RDR_RD_Msk|macro|SWPMI_RDR_RD_Msk
DECL|SWPMI_RDR_RD_Pos|macro|SWPMI_RDR_RD_Pos
DECL|SWPMI_RDR_RD|macro|SWPMI_RDR_RD
DECL|SWPMI_RFL_RFL_0_1_Msk|macro|SWPMI_RFL_RFL_0_1_Msk
DECL|SWPMI_RFL_RFL_0_1_Pos|macro|SWPMI_RFL_RFL_0_1_Pos
DECL|SWPMI_RFL_RFL_0_1|macro|SWPMI_RFL_RFL_0_1
DECL|SWPMI_RFL_RFL_Msk|macro|SWPMI_RFL_RFL_Msk
DECL|SWPMI_RFL_RFL_Pos|macro|SWPMI_RFL_RFL_Pos
DECL|SWPMI_RFL_RFL|macro|SWPMI_RFL_RFL
DECL|SWPMI_TDR_TD_Msk|macro|SWPMI_TDR_TD_Msk
DECL|SWPMI_TDR_TD_Pos|macro|SWPMI_TDR_TD_Pos
DECL|SWPMI_TDR_TD|macro|SWPMI_TDR_TD
DECL|SWPMI_TypeDef|typedef|} SWPMI_TypeDef;
DECL|SWPR|member|__IO uint32_t SWPR; /*!< SYSCFG SRAM2 write protection register, Address offset: 0x20 */
DECL|SWTRIGR|member|__IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
DECL|SYSCFG_BASE|macro|SYSCFG_BASE
DECL|SYSCFG_CFGR1_BOOSTEN_Msk|macro|SYSCFG_CFGR1_BOOSTEN_Msk
DECL|SYSCFG_CFGR1_BOOSTEN_Pos|macro|SYSCFG_CFGR1_BOOSTEN_Pos
DECL|SYSCFG_CFGR1_BOOSTEN|macro|SYSCFG_CFGR1_BOOSTEN
DECL|SYSCFG_CFGR1_FPU_IE_0|macro|SYSCFG_CFGR1_FPU_IE_0
DECL|SYSCFG_CFGR1_FPU_IE_1|macro|SYSCFG_CFGR1_FPU_IE_1
DECL|SYSCFG_CFGR1_FPU_IE_2|macro|SYSCFG_CFGR1_FPU_IE_2
DECL|SYSCFG_CFGR1_FPU_IE_3|macro|SYSCFG_CFGR1_FPU_IE_3
DECL|SYSCFG_CFGR1_FPU_IE_4|macro|SYSCFG_CFGR1_FPU_IE_4
DECL|SYSCFG_CFGR1_FPU_IE_5|macro|SYSCFG_CFGR1_FPU_IE_5
DECL|SYSCFG_CFGR1_FWDIS_Msk|macro|SYSCFG_CFGR1_FWDIS_Msk
DECL|SYSCFG_CFGR1_FWDIS_Pos|macro|SYSCFG_CFGR1_FWDIS_Pos
DECL|SYSCFG_CFGR1_FWDIS|macro|SYSCFG_CFGR1_FWDIS
DECL|SYSCFG_CFGR1_I2C1_FMP_Msk|macro|SYSCFG_CFGR1_I2C1_FMP_Msk
DECL|SYSCFG_CFGR1_I2C1_FMP_Pos|macro|SYSCFG_CFGR1_I2C1_FMP_Pos
DECL|SYSCFG_CFGR1_I2C1_FMP|macro|SYSCFG_CFGR1_I2C1_FMP
DECL|SYSCFG_CFGR1_I2C3_FMP_Msk|macro|SYSCFG_CFGR1_I2C3_FMP_Msk
DECL|SYSCFG_CFGR1_I2C3_FMP_Pos|macro|SYSCFG_CFGR1_I2C3_FMP_Pos
DECL|SYSCFG_CFGR1_I2C3_FMP|macro|SYSCFG_CFGR1_I2C3_FMP
DECL|SYSCFG_CFGR1_I2C_PB6_FMP_Msk|macro|SYSCFG_CFGR1_I2C_PB6_FMP_Msk
DECL|SYSCFG_CFGR1_I2C_PB6_FMP_Pos|macro|SYSCFG_CFGR1_I2C_PB6_FMP_Pos
DECL|SYSCFG_CFGR1_I2C_PB6_FMP|macro|SYSCFG_CFGR1_I2C_PB6_FMP
DECL|SYSCFG_CFGR1_I2C_PB7_FMP_Msk|macro|SYSCFG_CFGR1_I2C_PB7_FMP_Msk
DECL|SYSCFG_CFGR1_I2C_PB7_FMP_Pos|macro|SYSCFG_CFGR1_I2C_PB7_FMP_Pos
DECL|SYSCFG_CFGR1_I2C_PB7_FMP|macro|SYSCFG_CFGR1_I2C_PB7_FMP
DECL|SYSCFG_CFGR2_CLL_Msk|macro|SYSCFG_CFGR2_CLL_Msk
DECL|SYSCFG_CFGR2_CLL_Pos|macro|SYSCFG_CFGR2_CLL_Pos
DECL|SYSCFG_CFGR2_CLL|macro|SYSCFG_CFGR2_CLL
DECL|SYSCFG_CFGR2_ECCL_Msk|macro|SYSCFG_CFGR2_ECCL_Msk
DECL|SYSCFG_CFGR2_ECCL_Pos|macro|SYSCFG_CFGR2_ECCL_Pos
DECL|SYSCFG_CFGR2_ECCL|macro|SYSCFG_CFGR2_ECCL
DECL|SYSCFG_CFGR2_PVDL_Msk|macro|SYSCFG_CFGR2_PVDL_Msk
DECL|SYSCFG_CFGR2_PVDL_Pos|macro|SYSCFG_CFGR2_PVDL_Pos
DECL|SYSCFG_CFGR2_PVDL|macro|SYSCFG_CFGR2_PVDL
DECL|SYSCFG_CFGR2_SPF_Msk|macro|SYSCFG_CFGR2_SPF_Msk
DECL|SYSCFG_CFGR2_SPF_Pos|macro|SYSCFG_CFGR2_SPF_Pos
DECL|SYSCFG_CFGR2_SPF|macro|SYSCFG_CFGR2_SPF
DECL|SYSCFG_CFGR2_SPL_Msk|macro|SYSCFG_CFGR2_SPL_Msk
DECL|SYSCFG_CFGR2_SPL_Pos|macro|SYSCFG_CFGR2_SPL_Pos
DECL|SYSCFG_CFGR2_SPL|macro|SYSCFG_CFGR2_SPL
DECL|SYSCFG_EXTICR1_EXTI0_Msk|macro|SYSCFG_EXTICR1_EXTI0_Msk
DECL|SYSCFG_EXTICR1_EXTI0_PA|macro|SYSCFG_EXTICR1_EXTI0_PA
DECL|SYSCFG_EXTICR1_EXTI0_PB|macro|SYSCFG_EXTICR1_EXTI0_PB
DECL|SYSCFG_EXTICR1_EXTI0_PH|macro|SYSCFG_EXTICR1_EXTI0_PH
DECL|SYSCFG_EXTICR1_EXTI0_Pos|macro|SYSCFG_EXTICR1_EXTI0_Pos
DECL|SYSCFG_EXTICR1_EXTI0|macro|SYSCFG_EXTICR1_EXTI0
DECL|SYSCFG_EXTICR1_EXTI1_Msk|macro|SYSCFG_EXTICR1_EXTI1_Msk
DECL|SYSCFG_EXTICR1_EXTI1_PA|macro|SYSCFG_EXTICR1_EXTI1_PA
DECL|SYSCFG_EXTICR1_EXTI1_PB|macro|SYSCFG_EXTICR1_EXTI1_PB
DECL|SYSCFG_EXTICR1_EXTI1_PH|macro|SYSCFG_EXTICR1_EXTI1_PH
DECL|SYSCFG_EXTICR1_EXTI1_Pos|macro|SYSCFG_EXTICR1_EXTI1_Pos
DECL|SYSCFG_EXTICR1_EXTI1|macro|SYSCFG_EXTICR1_EXTI1
DECL|SYSCFG_EXTICR1_EXTI2_Msk|macro|SYSCFG_EXTICR1_EXTI2_Msk
DECL|SYSCFG_EXTICR1_EXTI2_PA|macro|SYSCFG_EXTICR1_EXTI2_PA
DECL|SYSCFG_EXTICR1_EXTI2_Pos|macro|SYSCFG_EXTICR1_EXTI2_Pos
DECL|SYSCFG_EXTICR1_EXTI2|macro|SYSCFG_EXTICR1_EXTI2
DECL|SYSCFG_EXTICR1_EXTI3_Msk|macro|SYSCFG_EXTICR1_EXTI3_Msk
DECL|SYSCFG_EXTICR1_EXTI3_PA|macro|SYSCFG_EXTICR1_EXTI3_PA
DECL|SYSCFG_EXTICR1_EXTI3_PB|macro|SYSCFG_EXTICR1_EXTI3_PB
DECL|SYSCFG_EXTICR1_EXTI3_PG|macro|SYSCFG_EXTICR1_EXTI3_PG
DECL|SYSCFG_EXTICR1_EXTI3_Pos|macro|SYSCFG_EXTICR1_EXTI3_Pos
DECL|SYSCFG_EXTICR1_EXTI3|macro|SYSCFG_EXTICR1_EXTI3
DECL|SYSCFG_EXTICR2_EXTI4_Msk|macro|SYSCFG_EXTICR2_EXTI4_Msk
DECL|SYSCFG_EXTICR2_EXTI4_PA|macro|SYSCFG_EXTICR2_EXTI4_PA
DECL|SYSCFG_EXTICR2_EXTI4_PB|macro|SYSCFG_EXTICR2_EXTI4_PB
DECL|SYSCFG_EXTICR2_EXTI4_Pos|macro|SYSCFG_EXTICR2_EXTI4_Pos
DECL|SYSCFG_EXTICR2_EXTI4|macro|SYSCFG_EXTICR2_EXTI4
DECL|SYSCFG_EXTICR2_EXTI5_Msk|macro|SYSCFG_EXTICR2_EXTI5_Msk
DECL|SYSCFG_EXTICR2_EXTI5_PA|macro|SYSCFG_EXTICR2_EXTI5_PA
DECL|SYSCFG_EXTICR2_EXTI5_PB|macro|SYSCFG_EXTICR2_EXTI5_PB
DECL|SYSCFG_EXTICR2_EXTI5_Pos|macro|SYSCFG_EXTICR2_EXTI5_Pos
DECL|SYSCFG_EXTICR2_EXTI5|macro|SYSCFG_EXTICR2_EXTI5
DECL|SYSCFG_EXTICR2_EXTI6_Msk|macro|SYSCFG_EXTICR2_EXTI6_Msk
DECL|SYSCFG_EXTICR2_EXTI6_PA|macro|SYSCFG_EXTICR2_EXTI6_PA
DECL|SYSCFG_EXTICR2_EXTI6_PB|macro|SYSCFG_EXTICR2_EXTI6_PB
DECL|SYSCFG_EXTICR2_EXTI6_Pos|macro|SYSCFG_EXTICR2_EXTI6_Pos
DECL|SYSCFG_EXTICR2_EXTI6|macro|SYSCFG_EXTICR2_EXTI6
DECL|SYSCFG_EXTICR2_EXTI7_Msk|macro|SYSCFG_EXTICR2_EXTI7_Msk
DECL|SYSCFG_EXTICR2_EXTI7_PA|macro|SYSCFG_EXTICR2_EXTI7_PA
DECL|SYSCFG_EXTICR2_EXTI7_PB|macro|SYSCFG_EXTICR2_EXTI7_PB
DECL|SYSCFG_EXTICR2_EXTI7_Pos|macro|SYSCFG_EXTICR2_EXTI7_Pos
DECL|SYSCFG_EXTICR2_EXTI7|macro|SYSCFG_EXTICR2_EXTI7
DECL|SYSCFG_EXTICR3_EXTI10_Msk|macro|SYSCFG_EXTICR3_EXTI10_Msk
DECL|SYSCFG_EXTICR3_EXTI10_PA|macro|SYSCFG_EXTICR3_EXTI10_PA
DECL|SYSCFG_EXTICR3_EXTI10_Pos|macro|SYSCFG_EXTICR3_EXTI10_Pos
DECL|SYSCFG_EXTICR3_EXTI10|macro|SYSCFG_EXTICR3_EXTI10
DECL|SYSCFG_EXTICR3_EXTI11_Msk|macro|SYSCFG_EXTICR3_EXTI11_Msk
DECL|SYSCFG_EXTICR3_EXTI11_PA|macro|SYSCFG_EXTICR3_EXTI11_PA
DECL|SYSCFG_EXTICR3_EXTI11_Pos|macro|SYSCFG_EXTICR3_EXTI11_Pos
DECL|SYSCFG_EXTICR3_EXTI11|macro|SYSCFG_EXTICR3_EXTI11
DECL|SYSCFG_EXTICR3_EXTI8_Msk|macro|SYSCFG_EXTICR3_EXTI8_Msk
DECL|SYSCFG_EXTICR3_EXTI8_PA|macro|SYSCFG_EXTICR3_EXTI8_PA
DECL|SYSCFG_EXTICR3_EXTI8_Pos|macro|SYSCFG_EXTICR3_EXTI8_Pos
DECL|SYSCFG_EXTICR3_EXTI8|macro|SYSCFG_EXTICR3_EXTI8
DECL|SYSCFG_EXTICR3_EXTI9_Msk|macro|SYSCFG_EXTICR3_EXTI9_Msk
DECL|SYSCFG_EXTICR3_EXTI9_PA|macro|SYSCFG_EXTICR3_EXTI9_PA
DECL|SYSCFG_EXTICR3_EXTI9_Pos|macro|SYSCFG_EXTICR3_EXTI9_Pos
DECL|SYSCFG_EXTICR3_EXTI9|macro|SYSCFG_EXTICR3_EXTI9
DECL|SYSCFG_EXTICR4_EXTI12_Msk|macro|SYSCFG_EXTICR4_EXTI12_Msk
DECL|SYSCFG_EXTICR4_EXTI12_PA|macro|SYSCFG_EXTICR4_EXTI12_PA
DECL|SYSCFG_EXTICR4_EXTI12_Pos|macro|SYSCFG_EXTICR4_EXTI12_Pos
DECL|SYSCFG_EXTICR4_EXTI12|macro|SYSCFG_EXTICR4_EXTI12
DECL|SYSCFG_EXTICR4_EXTI13_Msk|macro|SYSCFG_EXTICR4_EXTI13_Msk
DECL|SYSCFG_EXTICR4_EXTI13_PA|macro|SYSCFG_EXTICR4_EXTI13_PA
DECL|SYSCFG_EXTICR4_EXTI13_Pos|macro|SYSCFG_EXTICR4_EXTI13_Pos
DECL|SYSCFG_EXTICR4_EXTI13|macro|SYSCFG_EXTICR4_EXTI13
DECL|SYSCFG_EXTICR4_EXTI14_Msk|macro|SYSCFG_EXTICR4_EXTI14_Msk
DECL|SYSCFG_EXTICR4_EXTI14_PA|macro|SYSCFG_EXTICR4_EXTI14_PA
DECL|SYSCFG_EXTICR4_EXTI14_PC|macro|SYSCFG_EXTICR4_EXTI14_PC
DECL|SYSCFG_EXTICR4_EXTI14_Pos|macro|SYSCFG_EXTICR4_EXTI14_Pos
DECL|SYSCFG_EXTICR4_EXTI14|macro|SYSCFG_EXTICR4_EXTI14
DECL|SYSCFG_EXTICR4_EXTI15_Msk|macro|SYSCFG_EXTICR4_EXTI15_Msk
DECL|SYSCFG_EXTICR4_EXTI15_PA|macro|SYSCFG_EXTICR4_EXTI15_PA
DECL|SYSCFG_EXTICR4_EXTI15_PC|macro|SYSCFG_EXTICR4_EXTI15_PC
DECL|SYSCFG_EXTICR4_EXTI15_Pos|macro|SYSCFG_EXTICR4_EXTI15_Pos
DECL|SYSCFG_EXTICR4_EXTI15|macro|SYSCFG_EXTICR4_EXTI15
DECL|SYSCFG_MEMRMP_MEM_MODE_0|macro|SYSCFG_MEMRMP_MEM_MODE_0
DECL|SYSCFG_MEMRMP_MEM_MODE_1|macro|SYSCFG_MEMRMP_MEM_MODE_1
DECL|SYSCFG_MEMRMP_MEM_MODE_2|macro|SYSCFG_MEMRMP_MEM_MODE_2
DECL|SYSCFG_MEMRMP_MEM_MODE_Msk|macro|SYSCFG_MEMRMP_MEM_MODE_Msk
DECL|SYSCFG_MEMRMP_MEM_MODE_Pos|macro|SYSCFG_MEMRMP_MEM_MODE_Pos
DECL|SYSCFG_MEMRMP_MEM_MODE|macro|SYSCFG_MEMRMP_MEM_MODE
DECL|SYSCFG_SCSR_SRAM2BSY_Msk|macro|SYSCFG_SCSR_SRAM2BSY_Msk
DECL|SYSCFG_SCSR_SRAM2BSY_Pos|macro|SYSCFG_SCSR_SRAM2BSY_Pos
DECL|SYSCFG_SCSR_SRAM2BSY|macro|SYSCFG_SCSR_SRAM2BSY
DECL|SYSCFG_SCSR_SRAM2ER_Msk|macro|SYSCFG_SCSR_SRAM2ER_Msk
DECL|SYSCFG_SCSR_SRAM2ER_Pos|macro|SYSCFG_SCSR_SRAM2ER_Pos
DECL|SYSCFG_SCSR_SRAM2ER|macro|SYSCFG_SCSR_SRAM2ER
DECL|SYSCFG_SKR_KEY_Msk|macro|SYSCFG_SKR_KEY_Msk
DECL|SYSCFG_SKR_KEY_Pos|macro|SYSCFG_SKR_KEY_Pos
DECL|SYSCFG_SKR_KEY|macro|SYSCFG_SKR_KEY
DECL|SYSCFG_SWPR_PAGE0_Msk|macro|SYSCFG_SWPR_PAGE0_Msk
DECL|SYSCFG_SWPR_PAGE0_Pos|macro|SYSCFG_SWPR_PAGE0_Pos
DECL|SYSCFG_SWPR_PAGE0|macro|SYSCFG_SWPR_PAGE0
DECL|SYSCFG_SWPR_PAGE10_Msk|macro|SYSCFG_SWPR_PAGE10_Msk
DECL|SYSCFG_SWPR_PAGE10_Pos|macro|SYSCFG_SWPR_PAGE10_Pos
DECL|SYSCFG_SWPR_PAGE10|macro|SYSCFG_SWPR_PAGE10
DECL|SYSCFG_SWPR_PAGE11_Msk|macro|SYSCFG_SWPR_PAGE11_Msk
DECL|SYSCFG_SWPR_PAGE11_Pos|macro|SYSCFG_SWPR_PAGE11_Pos
DECL|SYSCFG_SWPR_PAGE11|macro|SYSCFG_SWPR_PAGE11
DECL|SYSCFG_SWPR_PAGE12_Msk|macro|SYSCFG_SWPR_PAGE12_Msk
DECL|SYSCFG_SWPR_PAGE12_Pos|macro|SYSCFG_SWPR_PAGE12_Pos
DECL|SYSCFG_SWPR_PAGE12|macro|SYSCFG_SWPR_PAGE12
DECL|SYSCFG_SWPR_PAGE13_Msk|macro|SYSCFG_SWPR_PAGE13_Msk
DECL|SYSCFG_SWPR_PAGE13_Pos|macro|SYSCFG_SWPR_PAGE13_Pos
DECL|SYSCFG_SWPR_PAGE13|macro|SYSCFG_SWPR_PAGE13
DECL|SYSCFG_SWPR_PAGE14_Msk|macro|SYSCFG_SWPR_PAGE14_Msk
DECL|SYSCFG_SWPR_PAGE14_Pos|macro|SYSCFG_SWPR_PAGE14_Pos
DECL|SYSCFG_SWPR_PAGE14|macro|SYSCFG_SWPR_PAGE14
DECL|SYSCFG_SWPR_PAGE15_Msk|macro|SYSCFG_SWPR_PAGE15_Msk
DECL|SYSCFG_SWPR_PAGE15_Pos|macro|SYSCFG_SWPR_PAGE15_Pos
DECL|SYSCFG_SWPR_PAGE15|macro|SYSCFG_SWPR_PAGE15
DECL|SYSCFG_SWPR_PAGE1_Msk|macro|SYSCFG_SWPR_PAGE1_Msk
DECL|SYSCFG_SWPR_PAGE1_Pos|macro|SYSCFG_SWPR_PAGE1_Pos
DECL|SYSCFG_SWPR_PAGE1|macro|SYSCFG_SWPR_PAGE1
DECL|SYSCFG_SWPR_PAGE2_Msk|macro|SYSCFG_SWPR_PAGE2_Msk
DECL|SYSCFG_SWPR_PAGE2_Pos|macro|SYSCFG_SWPR_PAGE2_Pos
DECL|SYSCFG_SWPR_PAGE2|macro|SYSCFG_SWPR_PAGE2
DECL|SYSCFG_SWPR_PAGE3_Msk|macro|SYSCFG_SWPR_PAGE3_Msk
DECL|SYSCFG_SWPR_PAGE3_Pos|macro|SYSCFG_SWPR_PAGE3_Pos
DECL|SYSCFG_SWPR_PAGE3|macro|SYSCFG_SWPR_PAGE3
DECL|SYSCFG_SWPR_PAGE4_Msk|macro|SYSCFG_SWPR_PAGE4_Msk
DECL|SYSCFG_SWPR_PAGE4_Pos|macro|SYSCFG_SWPR_PAGE4_Pos
DECL|SYSCFG_SWPR_PAGE4|macro|SYSCFG_SWPR_PAGE4
DECL|SYSCFG_SWPR_PAGE5_Msk|macro|SYSCFG_SWPR_PAGE5_Msk
DECL|SYSCFG_SWPR_PAGE5_Pos|macro|SYSCFG_SWPR_PAGE5_Pos
DECL|SYSCFG_SWPR_PAGE5|macro|SYSCFG_SWPR_PAGE5
DECL|SYSCFG_SWPR_PAGE6_Msk|macro|SYSCFG_SWPR_PAGE6_Msk
DECL|SYSCFG_SWPR_PAGE6_Pos|macro|SYSCFG_SWPR_PAGE6_Pos
DECL|SYSCFG_SWPR_PAGE6|macro|SYSCFG_SWPR_PAGE6
DECL|SYSCFG_SWPR_PAGE7_Msk|macro|SYSCFG_SWPR_PAGE7_Msk
DECL|SYSCFG_SWPR_PAGE7_Pos|macro|SYSCFG_SWPR_PAGE7_Pos
DECL|SYSCFG_SWPR_PAGE7|macro|SYSCFG_SWPR_PAGE7
DECL|SYSCFG_SWPR_PAGE8_Msk|macro|SYSCFG_SWPR_PAGE8_Msk
DECL|SYSCFG_SWPR_PAGE8_Pos|macro|SYSCFG_SWPR_PAGE8_Pos
DECL|SYSCFG_SWPR_PAGE8|macro|SYSCFG_SWPR_PAGE8
DECL|SYSCFG_SWPR_PAGE9_Msk|macro|SYSCFG_SWPR_PAGE9_Msk
DECL|SYSCFG_SWPR_PAGE9_Pos|macro|SYSCFG_SWPR_PAGE9_Pos
DECL|SYSCFG_SWPR_PAGE9|macro|SYSCFG_SWPR_PAGE9
DECL|SYSCFG_TypeDef|typedef|} SYSCFG_TypeDef;
DECL|SYSCFG|macro|SYSCFG
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
DECL|TAMPCR|member|__IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */
DECL|TAMP_STAMP_IRQn|enumerator|TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
DECL|TDHR|member|__IO uint32_t TDHR; /*!< CAN mailbox data high register */
DECL|TDLR|member|__IO uint32_t TDLR; /*!< CAN mailbox data low register */
DECL|TDR|member|__IO uint16_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */
DECL|TDR|member|__IO uint32_t TDR; /*!< SWPMI Transmit data register, Address offset: 0x1C */
DECL|TDTR|member|__IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
DECL|TIM15_BASE|macro|TIM15_BASE
DECL|TIM15_OR1_ENCODER_MODE_0|macro|TIM15_OR1_ENCODER_MODE_0
DECL|TIM15_OR1_ENCODER_MODE_1|macro|TIM15_OR1_ENCODER_MODE_1
DECL|TIM15_OR1_ENCODER_MODE_Msk|macro|TIM15_OR1_ENCODER_MODE_Msk
DECL|TIM15_OR1_ENCODER_MODE_Pos|macro|TIM15_OR1_ENCODER_MODE_Pos
DECL|TIM15_OR1_ENCODER_MODE|macro|TIM15_OR1_ENCODER_MODE
DECL|TIM15_OR1_TI1_RMP_Msk|macro|TIM15_OR1_TI1_RMP_Msk
DECL|TIM15_OR1_TI1_RMP_Pos|macro|TIM15_OR1_TI1_RMP_Pos
DECL|TIM15_OR1_TI1_RMP|macro|TIM15_OR1_TI1_RMP
DECL|TIM15_OR2_BKCMP1E_Msk|macro|TIM15_OR2_BKCMP1E_Msk
DECL|TIM15_OR2_BKCMP1E_Pos|macro|TIM15_OR2_BKCMP1E_Pos
DECL|TIM15_OR2_BKCMP1E|macro|TIM15_OR2_BKCMP1E
DECL|TIM15_OR2_BKCMP1P_Msk|macro|TIM15_OR2_BKCMP1P_Msk
DECL|TIM15_OR2_BKCMP1P_Pos|macro|TIM15_OR2_BKCMP1P_Pos
DECL|TIM15_OR2_BKCMP1P|macro|TIM15_OR2_BKCMP1P
DECL|TIM15_OR2_BKCMP2E_Msk|macro|TIM15_OR2_BKCMP2E_Msk
DECL|TIM15_OR2_BKCMP2E_Pos|macro|TIM15_OR2_BKCMP2E_Pos
DECL|TIM15_OR2_BKCMP2E|macro|TIM15_OR2_BKCMP2E
DECL|TIM15_OR2_BKCMP2P_Msk|macro|TIM15_OR2_BKCMP2P_Msk
DECL|TIM15_OR2_BKCMP2P_Pos|macro|TIM15_OR2_BKCMP2P_Pos
DECL|TIM15_OR2_BKCMP2P|macro|TIM15_OR2_BKCMP2P
DECL|TIM15_OR2_BKINE_Msk|macro|TIM15_OR2_BKINE_Msk
DECL|TIM15_OR2_BKINE_Pos|macro|TIM15_OR2_BKINE_Pos
DECL|TIM15_OR2_BKINE|macro|TIM15_OR2_BKINE
DECL|TIM15_OR2_BKINP_Msk|macro|TIM15_OR2_BKINP_Msk
DECL|TIM15_OR2_BKINP_Pos|macro|TIM15_OR2_BKINP_Pos
DECL|TIM15_OR2_BKINP|macro|TIM15_OR2_BKINP
DECL|TIM15|macro|TIM15
DECL|TIM16_BASE|macro|TIM16_BASE
DECL|TIM16_OR1_TI1_RMP_0|macro|TIM16_OR1_TI1_RMP_0
DECL|TIM16_OR1_TI1_RMP_1|macro|TIM16_OR1_TI1_RMP_1
DECL|TIM16_OR1_TI1_RMP_2|macro|TIM16_OR1_TI1_RMP_2
DECL|TIM16_OR1_TI1_RMP_Msk|macro|TIM16_OR1_TI1_RMP_Msk
DECL|TIM16_OR1_TI1_RMP_Pos|macro|TIM16_OR1_TI1_RMP_Pos
DECL|TIM16_OR1_TI1_RMP|macro|TIM16_OR1_TI1_RMP
DECL|TIM16_OR2_BKCMP1E_Msk|macro|TIM16_OR2_BKCMP1E_Msk
DECL|TIM16_OR2_BKCMP1E_Pos|macro|TIM16_OR2_BKCMP1E_Pos
DECL|TIM16_OR2_BKCMP1E|macro|TIM16_OR2_BKCMP1E
DECL|TIM16_OR2_BKCMP1P_Msk|macro|TIM16_OR2_BKCMP1P_Msk
DECL|TIM16_OR2_BKCMP1P_Pos|macro|TIM16_OR2_BKCMP1P_Pos
DECL|TIM16_OR2_BKCMP1P|macro|TIM16_OR2_BKCMP1P
DECL|TIM16_OR2_BKCMP2E_Msk|macro|TIM16_OR2_BKCMP2E_Msk
DECL|TIM16_OR2_BKCMP2E_Pos|macro|TIM16_OR2_BKCMP2E_Pos
DECL|TIM16_OR2_BKCMP2E|macro|TIM16_OR2_BKCMP2E
DECL|TIM16_OR2_BKCMP2P_Msk|macro|TIM16_OR2_BKCMP2P_Msk
DECL|TIM16_OR2_BKCMP2P_Pos|macro|TIM16_OR2_BKCMP2P_Pos
DECL|TIM16_OR2_BKCMP2P|macro|TIM16_OR2_BKCMP2P
DECL|TIM16_OR2_BKINE_Msk|macro|TIM16_OR2_BKINE_Msk
DECL|TIM16_OR2_BKINE_Pos|macro|TIM16_OR2_BKINE_Pos
DECL|TIM16_OR2_BKINE|macro|TIM16_OR2_BKINE
DECL|TIM16_OR2_BKINP_Msk|macro|TIM16_OR2_BKINP_Msk
DECL|TIM16_OR2_BKINP_Pos|macro|TIM16_OR2_BKINP_Pos
DECL|TIM16_OR2_BKINP|macro|TIM16_OR2_BKINP
DECL|TIM16|macro|TIM16
DECL|TIM1_BASE|macro|TIM1_BASE
DECL|TIM1_BRK_TIM15_IRQn|enumerator|TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break interrupt and TIM15 global interrupt */
DECL|TIM1_CC_IRQn|enumerator|TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
DECL|TIM1_OR1_ETR_ADC1_RMP_0|macro|TIM1_OR1_ETR_ADC1_RMP_0
DECL|TIM1_OR1_ETR_ADC1_RMP_1|macro|TIM1_OR1_ETR_ADC1_RMP_1
DECL|TIM1_OR1_ETR_ADC1_RMP_Msk|macro|TIM1_OR1_ETR_ADC1_RMP_Msk
DECL|TIM1_OR1_ETR_ADC1_RMP_Pos|macro|TIM1_OR1_ETR_ADC1_RMP_Pos
DECL|TIM1_OR1_ETR_ADC1_RMP|macro|TIM1_OR1_ETR_ADC1_RMP
DECL|TIM1_OR1_TI1_RMP_Msk|macro|TIM1_OR1_TI1_RMP_Msk
DECL|TIM1_OR1_TI1_RMP_Pos|macro|TIM1_OR1_TI1_RMP_Pos
DECL|TIM1_OR1_TI1_RMP|macro|TIM1_OR1_TI1_RMP
DECL|TIM1_OR2_BKCMP1E_Msk|macro|TIM1_OR2_BKCMP1E_Msk
DECL|TIM1_OR2_BKCMP1E_Pos|macro|TIM1_OR2_BKCMP1E_Pos
DECL|TIM1_OR2_BKCMP1E|macro|TIM1_OR2_BKCMP1E
DECL|TIM1_OR2_BKCMP1P_Msk|macro|TIM1_OR2_BKCMP1P_Msk
DECL|TIM1_OR2_BKCMP1P_Pos|macro|TIM1_OR2_BKCMP1P_Pos
DECL|TIM1_OR2_BKCMP1P|macro|TIM1_OR2_BKCMP1P
DECL|TIM1_OR2_BKCMP2E_Msk|macro|TIM1_OR2_BKCMP2E_Msk
DECL|TIM1_OR2_BKCMP2E_Pos|macro|TIM1_OR2_BKCMP2E_Pos
DECL|TIM1_OR2_BKCMP2E|macro|TIM1_OR2_BKCMP2E
DECL|TIM1_OR2_BKCMP2P_Msk|macro|TIM1_OR2_BKCMP2P_Msk
DECL|TIM1_OR2_BKCMP2P_Pos|macro|TIM1_OR2_BKCMP2P_Pos
DECL|TIM1_OR2_BKCMP2P|macro|TIM1_OR2_BKCMP2P
DECL|TIM1_OR2_BKINE_Msk|macro|TIM1_OR2_BKINE_Msk
DECL|TIM1_OR2_BKINE_Pos|macro|TIM1_OR2_BKINE_Pos
DECL|TIM1_OR2_BKINE|macro|TIM1_OR2_BKINE
DECL|TIM1_OR2_BKINP_Msk|macro|TIM1_OR2_BKINP_Msk
DECL|TIM1_OR2_BKINP_Pos|macro|TIM1_OR2_BKINP_Pos
DECL|TIM1_OR2_BKINP|macro|TIM1_OR2_BKINP
DECL|TIM1_OR2_ETRSEL_0|macro|TIM1_OR2_ETRSEL_0
DECL|TIM1_OR2_ETRSEL_1|macro|TIM1_OR2_ETRSEL_1
DECL|TIM1_OR2_ETRSEL_2|macro|TIM1_OR2_ETRSEL_2
DECL|TIM1_OR2_ETRSEL_Msk|macro|TIM1_OR2_ETRSEL_Msk
DECL|TIM1_OR2_ETRSEL_Pos|macro|TIM1_OR2_ETRSEL_Pos
DECL|TIM1_OR2_ETRSEL|macro|TIM1_OR2_ETRSEL
DECL|TIM1_OR3_BK2CMP1E_Msk|macro|TIM1_OR3_BK2CMP1E_Msk
DECL|TIM1_OR3_BK2CMP1E_Pos|macro|TIM1_OR3_BK2CMP1E_Pos
DECL|TIM1_OR3_BK2CMP1E|macro|TIM1_OR3_BK2CMP1E
DECL|TIM1_OR3_BK2CMP1P_Msk|macro|TIM1_OR3_BK2CMP1P_Msk
DECL|TIM1_OR3_BK2CMP1P_Pos|macro|TIM1_OR3_BK2CMP1P_Pos
DECL|TIM1_OR3_BK2CMP1P|macro|TIM1_OR3_BK2CMP1P
DECL|TIM1_OR3_BK2CMP2E_Msk|macro|TIM1_OR3_BK2CMP2E_Msk
DECL|TIM1_OR3_BK2CMP2E_Pos|macro|TIM1_OR3_BK2CMP2E_Pos
DECL|TIM1_OR3_BK2CMP2E|macro|TIM1_OR3_BK2CMP2E
DECL|TIM1_OR3_BK2CMP2P_Msk|macro|TIM1_OR3_BK2CMP2P_Msk
DECL|TIM1_OR3_BK2CMP2P_Pos|macro|TIM1_OR3_BK2CMP2P_Pos
DECL|TIM1_OR3_BK2CMP2P|macro|TIM1_OR3_BK2CMP2P
DECL|TIM1_OR3_BK2INE_Msk|macro|TIM1_OR3_BK2INE_Msk
DECL|TIM1_OR3_BK2INE_Pos|macro|TIM1_OR3_BK2INE_Pos
DECL|TIM1_OR3_BK2INE|macro|TIM1_OR3_BK2INE
DECL|TIM1_OR3_BK2INP_Msk|macro|TIM1_OR3_BK2INP_Msk
DECL|TIM1_OR3_BK2INP_Pos|macro|TIM1_OR3_BK2INP_Pos
DECL|TIM1_OR3_BK2INP|macro|TIM1_OR3_BK2INP
DECL|TIM1_TRG_COM_IRQn|enumerator|TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */
DECL|TIM1_TRG_COM_TIM17_IRQHandler|macro|TIM1_TRG_COM_TIM17_IRQHandler
DECL|TIM1_TRG_COM_TIM17_IRQn|macro|TIM1_TRG_COM_TIM17_IRQn
DECL|TIM1_UP_TIM16_IRQn|enumerator|TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update Interrupt and TIM16 global interrupt */
DECL|TIM1|macro|TIM1
DECL|TIM2_BASE|macro|TIM2_BASE
DECL|TIM2_IRQn|enumerator|TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
DECL|TIM2_OR1_ETR1_RMP_Msk|macro|TIM2_OR1_ETR1_RMP_Msk
DECL|TIM2_OR1_ETR1_RMP_Pos|macro|TIM2_OR1_ETR1_RMP_Pos
DECL|TIM2_OR1_ETR1_RMP|macro|TIM2_OR1_ETR1_RMP
DECL|TIM2_OR1_ITR1_RMP_Msk|macro|TIM2_OR1_ITR1_RMP_Msk
DECL|TIM2_OR1_ITR1_RMP_Pos|macro|TIM2_OR1_ITR1_RMP_Pos
DECL|TIM2_OR1_ITR1_RMP|macro|TIM2_OR1_ITR1_RMP
DECL|TIM2_OR1_TI4_RMP_0|macro|TIM2_OR1_TI4_RMP_0
DECL|TIM2_OR1_TI4_RMP_1|macro|TIM2_OR1_TI4_RMP_1
DECL|TIM2_OR1_TI4_RMP_Msk|macro|TIM2_OR1_TI4_RMP_Msk
DECL|TIM2_OR1_TI4_RMP_Pos|macro|TIM2_OR1_TI4_RMP_Pos
DECL|TIM2_OR1_TI4_RMP|macro|TIM2_OR1_TI4_RMP
DECL|TIM2_OR2_ETRSEL_0|macro|TIM2_OR2_ETRSEL_0
DECL|TIM2_OR2_ETRSEL_1|macro|TIM2_OR2_ETRSEL_1
DECL|TIM2_OR2_ETRSEL_2|macro|TIM2_OR2_ETRSEL_2
DECL|TIM2_OR2_ETRSEL_Msk|macro|TIM2_OR2_ETRSEL_Msk
DECL|TIM2_OR2_ETRSEL_Pos|macro|TIM2_OR2_ETRSEL_Pos
DECL|TIM2_OR2_ETRSEL|macro|TIM2_OR2_ETRSEL
DECL|TIM2|macro|TIM2
DECL|TIM6_BASE|macro|TIM6_BASE
DECL|TIM6_DAC_IRQn|enumerator|TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */
DECL|TIM6|macro|TIM6
DECL|TIM7_BASE|macro|TIM7_BASE
DECL|TIM7_IRQn|enumerator|TIM7_IRQn = 55, /*!< TIM7 global interrupt */
DECL|TIM7|macro|TIM7
DECL|TIMEOUTR|member|__IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */
DECL|TIMINGR|member|__IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */
DECL|TIM_ARR_ARR_Msk|macro|TIM_ARR_ARR_Msk
DECL|TIM_ARR_ARR_Pos|macro|TIM_ARR_ARR_Pos
DECL|TIM_ARR_ARR|macro|TIM_ARR_ARR
DECL|TIM_BDTR_AOE_Msk|macro|TIM_BDTR_AOE_Msk
DECL|TIM_BDTR_AOE_Pos|macro|TIM_BDTR_AOE_Pos
DECL|TIM_BDTR_AOE|macro|TIM_BDTR_AOE
DECL|TIM_BDTR_BK2E_Msk|macro|TIM_BDTR_BK2E_Msk
DECL|TIM_BDTR_BK2E_Pos|macro|TIM_BDTR_BK2E_Pos
DECL|TIM_BDTR_BK2E|macro|TIM_BDTR_BK2E
DECL|TIM_BDTR_BK2F_Msk|macro|TIM_BDTR_BK2F_Msk
DECL|TIM_BDTR_BK2F_Pos|macro|TIM_BDTR_BK2F_Pos
DECL|TIM_BDTR_BK2F|macro|TIM_BDTR_BK2F
DECL|TIM_BDTR_BK2P_Msk|macro|TIM_BDTR_BK2P_Msk
DECL|TIM_BDTR_BK2P_Pos|macro|TIM_BDTR_BK2P_Pos
DECL|TIM_BDTR_BK2P|macro|TIM_BDTR_BK2P
DECL|TIM_BDTR_BKE_Msk|macro|TIM_BDTR_BKE_Msk
DECL|TIM_BDTR_BKE_Pos|macro|TIM_BDTR_BKE_Pos
DECL|TIM_BDTR_BKE|macro|TIM_BDTR_BKE
DECL|TIM_BDTR_BKF_Msk|macro|TIM_BDTR_BKF_Msk
DECL|TIM_BDTR_BKF_Pos|macro|TIM_BDTR_BKF_Pos
DECL|TIM_BDTR_BKF|macro|TIM_BDTR_BKF
DECL|TIM_BDTR_BKP_Msk|macro|TIM_BDTR_BKP_Msk
DECL|TIM_BDTR_BKP_Pos|macro|TIM_BDTR_BKP_Pos
DECL|TIM_BDTR_BKP|macro|TIM_BDTR_BKP
DECL|TIM_BDTR_DTG_0|macro|TIM_BDTR_DTG_0
DECL|TIM_BDTR_DTG_1|macro|TIM_BDTR_DTG_1
DECL|TIM_BDTR_DTG_2|macro|TIM_BDTR_DTG_2
DECL|TIM_BDTR_DTG_3|macro|TIM_BDTR_DTG_3
DECL|TIM_BDTR_DTG_4|macro|TIM_BDTR_DTG_4
DECL|TIM_BDTR_DTG_5|macro|TIM_BDTR_DTG_5
DECL|TIM_BDTR_DTG_6|macro|TIM_BDTR_DTG_6
DECL|TIM_BDTR_DTG_7|macro|TIM_BDTR_DTG_7
DECL|TIM_BDTR_DTG_Msk|macro|TIM_BDTR_DTG_Msk
DECL|TIM_BDTR_DTG_Pos|macro|TIM_BDTR_DTG_Pos
DECL|TIM_BDTR_DTG|macro|TIM_BDTR_DTG
DECL|TIM_BDTR_LOCK_0|macro|TIM_BDTR_LOCK_0
DECL|TIM_BDTR_LOCK_1|macro|TIM_BDTR_LOCK_1
DECL|TIM_BDTR_LOCK_Msk|macro|TIM_BDTR_LOCK_Msk
DECL|TIM_BDTR_LOCK_Pos|macro|TIM_BDTR_LOCK_Pos
DECL|TIM_BDTR_LOCK|macro|TIM_BDTR_LOCK
DECL|TIM_BDTR_MOE_Msk|macro|TIM_BDTR_MOE_Msk
DECL|TIM_BDTR_MOE_Pos|macro|TIM_BDTR_MOE_Pos
DECL|TIM_BDTR_MOE|macro|TIM_BDTR_MOE
DECL|TIM_BDTR_OSSI_Msk|macro|TIM_BDTR_OSSI_Msk
DECL|TIM_BDTR_OSSI_Pos|macro|TIM_BDTR_OSSI_Pos
DECL|TIM_BDTR_OSSI|macro|TIM_BDTR_OSSI
DECL|TIM_BDTR_OSSR_Msk|macro|TIM_BDTR_OSSR_Msk
DECL|TIM_BDTR_OSSR_Pos|macro|TIM_BDTR_OSSR_Pos
DECL|TIM_BDTR_OSSR|macro|TIM_BDTR_OSSR
DECL|TIM_CCER_CC1E_Msk|macro|TIM_CCER_CC1E_Msk
DECL|TIM_CCER_CC1E_Pos|macro|TIM_CCER_CC1E_Pos
DECL|TIM_CCER_CC1E|macro|TIM_CCER_CC1E
DECL|TIM_CCER_CC1NE_Msk|macro|TIM_CCER_CC1NE_Msk
DECL|TIM_CCER_CC1NE_Pos|macro|TIM_CCER_CC1NE_Pos
DECL|TIM_CCER_CC1NE|macro|TIM_CCER_CC1NE
DECL|TIM_CCER_CC1NP_Msk|macro|TIM_CCER_CC1NP_Msk
DECL|TIM_CCER_CC1NP_Pos|macro|TIM_CCER_CC1NP_Pos
DECL|TIM_CCER_CC1NP|macro|TIM_CCER_CC1NP
DECL|TIM_CCER_CC1P_Msk|macro|TIM_CCER_CC1P_Msk
DECL|TIM_CCER_CC1P_Pos|macro|TIM_CCER_CC1P_Pos
DECL|TIM_CCER_CC1P|macro|TIM_CCER_CC1P
DECL|TIM_CCER_CC2E_Msk|macro|TIM_CCER_CC2E_Msk
DECL|TIM_CCER_CC2E_Pos|macro|TIM_CCER_CC2E_Pos
DECL|TIM_CCER_CC2E|macro|TIM_CCER_CC2E
DECL|TIM_CCER_CC2NE_Msk|macro|TIM_CCER_CC2NE_Msk
DECL|TIM_CCER_CC2NE_Pos|macro|TIM_CCER_CC2NE_Pos
DECL|TIM_CCER_CC2NE|macro|TIM_CCER_CC2NE
DECL|TIM_CCER_CC2NP_Msk|macro|TIM_CCER_CC2NP_Msk
DECL|TIM_CCER_CC2NP_Pos|macro|TIM_CCER_CC2NP_Pos
DECL|TIM_CCER_CC2NP|macro|TIM_CCER_CC2NP
DECL|TIM_CCER_CC2P_Msk|macro|TIM_CCER_CC2P_Msk
DECL|TIM_CCER_CC2P_Pos|macro|TIM_CCER_CC2P_Pos
DECL|TIM_CCER_CC2P|macro|TIM_CCER_CC2P
DECL|TIM_CCER_CC3E_Msk|macro|TIM_CCER_CC3E_Msk
DECL|TIM_CCER_CC3E_Pos|macro|TIM_CCER_CC3E_Pos
DECL|TIM_CCER_CC3E|macro|TIM_CCER_CC3E
DECL|TIM_CCER_CC3NE_Msk|macro|TIM_CCER_CC3NE_Msk
DECL|TIM_CCER_CC3NE_Pos|macro|TIM_CCER_CC3NE_Pos
DECL|TIM_CCER_CC3NE|macro|TIM_CCER_CC3NE
DECL|TIM_CCER_CC3NP_Msk|macro|TIM_CCER_CC3NP_Msk
DECL|TIM_CCER_CC3NP_Pos|macro|TIM_CCER_CC3NP_Pos
DECL|TIM_CCER_CC3NP|macro|TIM_CCER_CC3NP
DECL|TIM_CCER_CC3P_Msk|macro|TIM_CCER_CC3P_Msk
DECL|TIM_CCER_CC3P_Pos|macro|TIM_CCER_CC3P_Pos
DECL|TIM_CCER_CC3P|macro|TIM_CCER_CC3P
DECL|TIM_CCER_CC4E_Msk|macro|TIM_CCER_CC4E_Msk
DECL|TIM_CCER_CC4E_Pos|macro|TIM_CCER_CC4E_Pos
DECL|TIM_CCER_CC4E|macro|TIM_CCER_CC4E
DECL|TIM_CCER_CC4NP_Msk|macro|TIM_CCER_CC4NP_Msk
DECL|TIM_CCER_CC4NP_Pos|macro|TIM_CCER_CC4NP_Pos
DECL|TIM_CCER_CC4NP|macro|TIM_CCER_CC4NP
DECL|TIM_CCER_CC4P_Msk|macro|TIM_CCER_CC4P_Msk
DECL|TIM_CCER_CC4P_Pos|macro|TIM_CCER_CC4P_Pos
DECL|TIM_CCER_CC4P|macro|TIM_CCER_CC4P
DECL|TIM_CCER_CC5E_Msk|macro|TIM_CCER_CC5E_Msk
DECL|TIM_CCER_CC5E_Pos|macro|TIM_CCER_CC5E_Pos
DECL|TIM_CCER_CC5E|macro|TIM_CCER_CC5E
DECL|TIM_CCER_CC5P_Msk|macro|TIM_CCER_CC5P_Msk
DECL|TIM_CCER_CC5P_Pos|macro|TIM_CCER_CC5P_Pos
DECL|TIM_CCER_CC5P|macro|TIM_CCER_CC5P
DECL|TIM_CCER_CC6E_Msk|macro|TIM_CCER_CC6E_Msk
DECL|TIM_CCER_CC6E_Pos|macro|TIM_CCER_CC6E_Pos
DECL|TIM_CCER_CC6E|macro|TIM_CCER_CC6E
DECL|TIM_CCER_CC6P_Msk|macro|TIM_CCER_CC6P_Msk
DECL|TIM_CCER_CC6P_Pos|macro|TIM_CCER_CC6P_Pos
DECL|TIM_CCER_CC6P|macro|TIM_CCER_CC6P
DECL|TIM_CCMR1_CC1S_0|macro|TIM_CCMR1_CC1S_0
DECL|TIM_CCMR1_CC1S_1|macro|TIM_CCMR1_CC1S_1
DECL|TIM_CCMR1_CC1S_Msk|macro|TIM_CCMR1_CC1S_Msk
DECL|TIM_CCMR1_CC1S_Pos|macro|TIM_CCMR1_CC1S_Pos
DECL|TIM_CCMR1_CC1S|macro|TIM_CCMR1_CC1S
DECL|TIM_CCMR1_CC2S_0|macro|TIM_CCMR1_CC2S_0
DECL|TIM_CCMR1_CC2S_1|macro|TIM_CCMR1_CC2S_1
DECL|TIM_CCMR1_CC2S_Msk|macro|TIM_CCMR1_CC2S_Msk
DECL|TIM_CCMR1_CC2S_Pos|macro|TIM_CCMR1_CC2S_Pos
DECL|TIM_CCMR1_CC2S|macro|TIM_CCMR1_CC2S
DECL|TIM_CCMR1_IC1F_0|macro|TIM_CCMR1_IC1F_0
DECL|TIM_CCMR1_IC1F_1|macro|TIM_CCMR1_IC1F_1
DECL|TIM_CCMR1_IC1F_2|macro|TIM_CCMR1_IC1F_2
DECL|TIM_CCMR1_IC1F_3|macro|TIM_CCMR1_IC1F_3
DECL|TIM_CCMR1_IC1F_Msk|macro|TIM_CCMR1_IC1F_Msk
DECL|TIM_CCMR1_IC1F_Pos|macro|TIM_CCMR1_IC1F_Pos
DECL|TIM_CCMR1_IC1F|macro|TIM_CCMR1_IC1F
DECL|TIM_CCMR1_IC1PSC_0|macro|TIM_CCMR1_IC1PSC_0
DECL|TIM_CCMR1_IC1PSC_1|macro|TIM_CCMR1_IC1PSC_1
DECL|TIM_CCMR1_IC1PSC_Msk|macro|TIM_CCMR1_IC1PSC_Msk
DECL|TIM_CCMR1_IC1PSC_Pos|macro|TIM_CCMR1_IC1PSC_Pos
DECL|TIM_CCMR1_IC1PSC|macro|TIM_CCMR1_IC1PSC
DECL|TIM_CCMR1_IC2F_0|macro|TIM_CCMR1_IC2F_0
DECL|TIM_CCMR1_IC2F_1|macro|TIM_CCMR1_IC2F_1
DECL|TIM_CCMR1_IC2F_2|macro|TIM_CCMR1_IC2F_2
DECL|TIM_CCMR1_IC2F_3|macro|TIM_CCMR1_IC2F_3
DECL|TIM_CCMR1_IC2F_Msk|macro|TIM_CCMR1_IC2F_Msk
DECL|TIM_CCMR1_IC2F_Pos|macro|TIM_CCMR1_IC2F_Pos
DECL|TIM_CCMR1_IC2F|macro|TIM_CCMR1_IC2F
DECL|TIM_CCMR1_IC2PSC_0|macro|TIM_CCMR1_IC2PSC_0
DECL|TIM_CCMR1_IC2PSC_1|macro|TIM_CCMR1_IC2PSC_1
DECL|TIM_CCMR1_IC2PSC_Msk|macro|TIM_CCMR1_IC2PSC_Msk
DECL|TIM_CCMR1_IC2PSC_Pos|macro|TIM_CCMR1_IC2PSC_Pos
DECL|TIM_CCMR1_IC2PSC|macro|TIM_CCMR1_IC2PSC
DECL|TIM_CCMR1_OC1CE_Msk|macro|TIM_CCMR1_OC1CE_Msk
DECL|TIM_CCMR1_OC1CE_Pos|macro|TIM_CCMR1_OC1CE_Pos
DECL|TIM_CCMR1_OC1CE|macro|TIM_CCMR1_OC1CE
DECL|TIM_CCMR1_OC1FE_Msk|macro|TIM_CCMR1_OC1FE_Msk
DECL|TIM_CCMR1_OC1FE_Pos|macro|TIM_CCMR1_OC1FE_Pos
DECL|TIM_CCMR1_OC1FE|macro|TIM_CCMR1_OC1FE
DECL|TIM_CCMR1_OC1M_0|macro|TIM_CCMR1_OC1M_0
DECL|TIM_CCMR1_OC1M_1|macro|TIM_CCMR1_OC1M_1
DECL|TIM_CCMR1_OC1M_2|macro|TIM_CCMR1_OC1M_2
DECL|TIM_CCMR1_OC1M_3|macro|TIM_CCMR1_OC1M_3
DECL|TIM_CCMR1_OC1M_Msk|macro|TIM_CCMR1_OC1M_Msk
DECL|TIM_CCMR1_OC1M_Pos|macro|TIM_CCMR1_OC1M_Pos
DECL|TIM_CCMR1_OC1M|macro|TIM_CCMR1_OC1M
DECL|TIM_CCMR1_OC1PE_Msk|macro|TIM_CCMR1_OC1PE_Msk
DECL|TIM_CCMR1_OC1PE_Pos|macro|TIM_CCMR1_OC1PE_Pos
DECL|TIM_CCMR1_OC1PE|macro|TIM_CCMR1_OC1PE
DECL|TIM_CCMR1_OC2CE_Msk|macro|TIM_CCMR1_OC2CE_Msk
DECL|TIM_CCMR1_OC2CE_Pos|macro|TIM_CCMR1_OC2CE_Pos
DECL|TIM_CCMR1_OC2CE|macro|TIM_CCMR1_OC2CE
DECL|TIM_CCMR1_OC2FE_Msk|macro|TIM_CCMR1_OC2FE_Msk
DECL|TIM_CCMR1_OC2FE_Pos|macro|TIM_CCMR1_OC2FE_Pos
DECL|TIM_CCMR1_OC2FE|macro|TIM_CCMR1_OC2FE
DECL|TIM_CCMR1_OC2M_0|macro|TIM_CCMR1_OC2M_0
DECL|TIM_CCMR1_OC2M_1|macro|TIM_CCMR1_OC2M_1
DECL|TIM_CCMR1_OC2M_2|macro|TIM_CCMR1_OC2M_2
DECL|TIM_CCMR1_OC2M_3|macro|TIM_CCMR1_OC2M_3
DECL|TIM_CCMR1_OC2M_Msk|macro|TIM_CCMR1_OC2M_Msk
DECL|TIM_CCMR1_OC2M_Pos|macro|TIM_CCMR1_OC2M_Pos
DECL|TIM_CCMR1_OC2M|macro|TIM_CCMR1_OC2M
DECL|TIM_CCMR1_OC2PE_Msk|macro|TIM_CCMR1_OC2PE_Msk
DECL|TIM_CCMR1_OC2PE_Pos|macro|TIM_CCMR1_OC2PE_Pos
DECL|TIM_CCMR1_OC2PE|macro|TIM_CCMR1_OC2PE
DECL|TIM_CCMR2_CC3S_0|macro|TIM_CCMR2_CC3S_0
DECL|TIM_CCMR2_CC3S_1|macro|TIM_CCMR2_CC3S_1
DECL|TIM_CCMR2_CC3S_Msk|macro|TIM_CCMR2_CC3S_Msk
DECL|TIM_CCMR2_CC3S_Pos|macro|TIM_CCMR2_CC3S_Pos
DECL|TIM_CCMR2_CC3S|macro|TIM_CCMR2_CC3S
DECL|TIM_CCMR2_CC4S_0|macro|TIM_CCMR2_CC4S_0
DECL|TIM_CCMR2_CC4S_1|macro|TIM_CCMR2_CC4S_1
DECL|TIM_CCMR2_CC4S_Msk|macro|TIM_CCMR2_CC4S_Msk
DECL|TIM_CCMR2_CC4S_Pos|macro|TIM_CCMR2_CC4S_Pos
DECL|TIM_CCMR2_CC4S|macro|TIM_CCMR2_CC4S
DECL|TIM_CCMR2_IC3F_0|macro|TIM_CCMR2_IC3F_0
DECL|TIM_CCMR2_IC3F_1|macro|TIM_CCMR2_IC3F_1
DECL|TIM_CCMR2_IC3F_2|macro|TIM_CCMR2_IC3F_2
DECL|TIM_CCMR2_IC3F_3|macro|TIM_CCMR2_IC3F_3
DECL|TIM_CCMR2_IC3F_Msk|macro|TIM_CCMR2_IC3F_Msk
DECL|TIM_CCMR2_IC3F_Pos|macro|TIM_CCMR2_IC3F_Pos
DECL|TIM_CCMR2_IC3F|macro|TIM_CCMR2_IC3F
DECL|TIM_CCMR2_IC3PSC_0|macro|TIM_CCMR2_IC3PSC_0
DECL|TIM_CCMR2_IC3PSC_1|macro|TIM_CCMR2_IC3PSC_1
DECL|TIM_CCMR2_IC3PSC_Msk|macro|TIM_CCMR2_IC3PSC_Msk
DECL|TIM_CCMR2_IC3PSC_Pos|macro|TIM_CCMR2_IC3PSC_Pos
DECL|TIM_CCMR2_IC3PSC|macro|TIM_CCMR2_IC3PSC
DECL|TIM_CCMR2_IC4F_0|macro|TIM_CCMR2_IC4F_0
DECL|TIM_CCMR2_IC4F_1|macro|TIM_CCMR2_IC4F_1
DECL|TIM_CCMR2_IC4F_2|macro|TIM_CCMR2_IC4F_2
DECL|TIM_CCMR2_IC4F_3|macro|TIM_CCMR2_IC4F_3
DECL|TIM_CCMR2_IC4F_Msk|macro|TIM_CCMR2_IC4F_Msk
DECL|TIM_CCMR2_IC4F_Pos|macro|TIM_CCMR2_IC4F_Pos
DECL|TIM_CCMR2_IC4F|macro|TIM_CCMR2_IC4F
DECL|TIM_CCMR2_IC4PSC_0|macro|TIM_CCMR2_IC4PSC_0
DECL|TIM_CCMR2_IC4PSC_1|macro|TIM_CCMR2_IC4PSC_1
DECL|TIM_CCMR2_IC4PSC_Msk|macro|TIM_CCMR2_IC4PSC_Msk
DECL|TIM_CCMR2_IC4PSC_Pos|macro|TIM_CCMR2_IC4PSC_Pos
DECL|TIM_CCMR2_IC4PSC|macro|TIM_CCMR2_IC4PSC
DECL|TIM_CCMR2_OC3CE_Msk|macro|TIM_CCMR2_OC3CE_Msk
DECL|TIM_CCMR2_OC3CE_Pos|macro|TIM_CCMR2_OC3CE_Pos
DECL|TIM_CCMR2_OC3CE|macro|TIM_CCMR2_OC3CE
DECL|TIM_CCMR2_OC3FE_Msk|macro|TIM_CCMR2_OC3FE_Msk
DECL|TIM_CCMR2_OC3FE_Pos|macro|TIM_CCMR2_OC3FE_Pos
DECL|TIM_CCMR2_OC3FE|macro|TIM_CCMR2_OC3FE
DECL|TIM_CCMR2_OC3M_0|macro|TIM_CCMR2_OC3M_0
DECL|TIM_CCMR2_OC3M_1|macro|TIM_CCMR2_OC3M_1
DECL|TIM_CCMR2_OC3M_2|macro|TIM_CCMR2_OC3M_2
DECL|TIM_CCMR2_OC3M_3|macro|TIM_CCMR2_OC3M_3
DECL|TIM_CCMR2_OC3M_Msk|macro|TIM_CCMR2_OC3M_Msk
DECL|TIM_CCMR2_OC3M_Pos|macro|TIM_CCMR2_OC3M_Pos
DECL|TIM_CCMR2_OC3M|macro|TIM_CCMR2_OC3M
DECL|TIM_CCMR2_OC3PE_Msk|macro|TIM_CCMR2_OC3PE_Msk
DECL|TIM_CCMR2_OC3PE_Pos|macro|TIM_CCMR2_OC3PE_Pos
DECL|TIM_CCMR2_OC3PE|macro|TIM_CCMR2_OC3PE
DECL|TIM_CCMR2_OC4CE_Msk|macro|TIM_CCMR2_OC4CE_Msk
DECL|TIM_CCMR2_OC4CE_Pos|macro|TIM_CCMR2_OC4CE_Pos
DECL|TIM_CCMR2_OC4CE|macro|TIM_CCMR2_OC4CE
DECL|TIM_CCMR2_OC4FE_Msk|macro|TIM_CCMR2_OC4FE_Msk
DECL|TIM_CCMR2_OC4FE_Pos|macro|TIM_CCMR2_OC4FE_Pos
DECL|TIM_CCMR2_OC4FE|macro|TIM_CCMR2_OC4FE
DECL|TIM_CCMR2_OC4M_0|macro|TIM_CCMR2_OC4M_0
DECL|TIM_CCMR2_OC4M_1|macro|TIM_CCMR2_OC4M_1
DECL|TIM_CCMR2_OC4M_2|macro|TIM_CCMR2_OC4M_2
DECL|TIM_CCMR2_OC4M_3|macro|TIM_CCMR2_OC4M_3
DECL|TIM_CCMR2_OC4M_Msk|macro|TIM_CCMR2_OC4M_Msk
DECL|TIM_CCMR2_OC4M_Pos|macro|TIM_CCMR2_OC4M_Pos
DECL|TIM_CCMR2_OC4M|macro|TIM_CCMR2_OC4M
DECL|TIM_CCMR2_OC4PE_Msk|macro|TIM_CCMR2_OC4PE_Msk
DECL|TIM_CCMR2_OC4PE_Pos|macro|TIM_CCMR2_OC4PE_Pos
DECL|TIM_CCMR2_OC4PE|macro|TIM_CCMR2_OC4PE
DECL|TIM_CCMR3_OC5CE_Msk|macro|TIM_CCMR3_OC5CE_Msk
DECL|TIM_CCMR3_OC5CE_Pos|macro|TIM_CCMR3_OC5CE_Pos
DECL|TIM_CCMR3_OC5CE|macro|TIM_CCMR3_OC5CE
DECL|TIM_CCMR3_OC5FE_Msk|macro|TIM_CCMR3_OC5FE_Msk
DECL|TIM_CCMR3_OC5FE_Pos|macro|TIM_CCMR3_OC5FE_Pos
DECL|TIM_CCMR3_OC5FE|macro|TIM_CCMR3_OC5FE
DECL|TIM_CCMR3_OC5M_0|macro|TIM_CCMR3_OC5M_0
DECL|TIM_CCMR3_OC5M_1|macro|TIM_CCMR3_OC5M_1
DECL|TIM_CCMR3_OC5M_2|macro|TIM_CCMR3_OC5M_2
DECL|TIM_CCMR3_OC5M_3|macro|TIM_CCMR3_OC5M_3
DECL|TIM_CCMR3_OC5M_Msk|macro|TIM_CCMR3_OC5M_Msk
DECL|TIM_CCMR3_OC5M_Pos|macro|TIM_CCMR3_OC5M_Pos
DECL|TIM_CCMR3_OC5M|macro|TIM_CCMR3_OC5M
DECL|TIM_CCMR3_OC5PE_Msk|macro|TIM_CCMR3_OC5PE_Msk
DECL|TIM_CCMR3_OC5PE_Pos|macro|TIM_CCMR3_OC5PE_Pos
DECL|TIM_CCMR3_OC5PE|macro|TIM_CCMR3_OC5PE
DECL|TIM_CCMR3_OC6CE_Msk|macro|TIM_CCMR3_OC6CE_Msk
DECL|TIM_CCMR3_OC6CE_Pos|macro|TIM_CCMR3_OC6CE_Pos
DECL|TIM_CCMR3_OC6CE|macro|TIM_CCMR3_OC6CE
DECL|TIM_CCMR3_OC6FE_Msk|macro|TIM_CCMR3_OC6FE_Msk
DECL|TIM_CCMR3_OC6FE_Pos|macro|TIM_CCMR3_OC6FE_Pos
DECL|TIM_CCMR3_OC6FE|macro|TIM_CCMR3_OC6FE
DECL|TIM_CCMR3_OC6M_0|macro|TIM_CCMR3_OC6M_0
DECL|TIM_CCMR3_OC6M_1|macro|TIM_CCMR3_OC6M_1
DECL|TIM_CCMR3_OC6M_2|macro|TIM_CCMR3_OC6M_2
DECL|TIM_CCMR3_OC6M_3|macro|TIM_CCMR3_OC6M_3
DECL|TIM_CCMR3_OC6M_Msk|macro|TIM_CCMR3_OC6M_Msk
DECL|TIM_CCMR3_OC6M_Pos|macro|TIM_CCMR3_OC6M_Pos
DECL|TIM_CCMR3_OC6M|macro|TIM_CCMR3_OC6M
DECL|TIM_CCMR3_OC6PE_Msk|macro|TIM_CCMR3_OC6PE_Msk
DECL|TIM_CCMR3_OC6PE_Pos|macro|TIM_CCMR3_OC6PE_Pos
DECL|TIM_CCMR3_OC6PE|macro|TIM_CCMR3_OC6PE
DECL|TIM_CCR1_CCR1_Msk|macro|TIM_CCR1_CCR1_Msk
DECL|TIM_CCR1_CCR1_Pos|macro|TIM_CCR1_CCR1_Pos
DECL|TIM_CCR1_CCR1|macro|TIM_CCR1_CCR1
DECL|TIM_CCR2_CCR2_Msk|macro|TIM_CCR2_CCR2_Msk
DECL|TIM_CCR2_CCR2_Pos|macro|TIM_CCR2_CCR2_Pos
DECL|TIM_CCR2_CCR2|macro|TIM_CCR2_CCR2
DECL|TIM_CCR3_CCR3_Msk|macro|TIM_CCR3_CCR3_Msk
DECL|TIM_CCR3_CCR3_Pos|macro|TIM_CCR3_CCR3_Pos
DECL|TIM_CCR3_CCR3|macro|TIM_CCR3_CCR3
DECL|TIM_CCR4_CCR4_Msk|macro|TIM_CCR4_CCR4_Msk
DECL|TIM_CCR4_CCR4_Pos|macro|TIM_CCR4_CCR4_Pos
DECL|TIM_CCR4_CCR4|macro|TIM_CCR4_CCR4
DECL|TIM_CCR5_CCR5_Msk|macro|TIM_CCR5_CCR5_Msk
DECL|TIM_CCR5_CCR5_Pos|macro|TIM_CCR5_CCR5_Pos
DECL|TIM_CCR5_CCR5|macro|TIM_CCR5_CCR5
DECL|TIM_CCR5_GC5C1_Msk|macro|TIM_CCR5_GC5C1_Msk
DECL|TIM_CCR5_GC5C1_Pos|macro|TIM_CCR5_GC5C1_Pos
DECL|TIM_CCR5_GC5C1|macro|TIM_CCR5_GC5C1
DECL|TIM_CCR5_GC5C2_Msk|macro|TIM_CCR5_GC5C2_Msk
DECL|TIM_CCR5_GC5C2_Pos|macro|TIM_CCR5_GC5C2_Pos
DECL|TIM_CCR5_GC5C2|macro|TIM_CCR5_GC5C2
DECL|TIM_CCR5_GC5C3_Msk|macro|TIM_CCR5_GC5C3_Msk
DECL|TIM_CCR5_GC5C3_Pos|macro|TIM_CCR5_GC5C3_Pos
DECL|TIM_CCR5_GC5C3|macro|TIM_CCR5_GC5C3
DECL|TIM_CCR6_CCR6_Msk|macro|TIM_CCR6_CCR6_Msk
DECL|TIM_CCR6_CCR6_Pos|macro|TIM_CCR6_CCR6_Pos
DECL|TIM_CCR6_CCR6|macro|TIM_CCR6_CCR6
DECL|TIM_CNT_CNT_Msk|macro|TIM_CNT_CNT_Msk
DECL|TIM_CNT_CNT_Pos|macro|TIM_CNT_CNT_Pos
DECL|TIM_CNT_CNT|macro|TIM_CNT_CNT
DECL|TIM_CNT_UIFCPY_Msk|macro|TIM_CNT_UIFCPY_Msk
DECL|TIM_CNT_UIFCPY_Pos|macro|TIM_CNT_UIFCPY_Pos
DECL|TIM_CNT_UIFCPY|macro|TIM_CNT_UIFCPY
DECL|TIM_CR1_ARPE_Msk|macro|TIM_CR1_ARPE_Msk
DECL|TIM_CR1_ARPE_Pos|macro|TIM_CR1_ARPE_Pos
DECL|TIM_CR1_ARPE|macro|TIM_CR1_ARPE
DECL|TIM_CR1_CEN_Msk|macro|TIM_CR1_CEN_Msk
DECL|TIM_CR1_CEN_Pos|macro|TIM_CR1_CEN_Pos
DECL|TIM_CR1_CEN|macro|TIM_CR1_CEN
DECL|TIM_CR1_CKD_0|macro|TIM_CR1_CKD_0
DECL|TIM_CR1_CKD_1|macro|TIM_CR1_CKD_1
DECL|TIM_CR1_CKD_Msk|macro|TIM_CR1_CKD_Msk
DECL|TIM_CR1_CKD_Pos|macro|TIM_CR1_CKD_Pos
DECL|TIM_CR1_CKD|macro|TIM_CR1_CKD
DECL|TIM_CR1_CMS_0|macro|TIM_CR1_CMS_0
DECL|TIM_CR1_CMS_1|macro|TIM_CR1_CMS_1
DECL|TIM_CR1_CMS_Msk|macro|TIM_CR1_CMS_Msk
DECL|TIM_CR1_CMS_Pos|macro|TIM_CR1_CMS_Pos
DECL|TIM_CR1_CMS|macro|TIM_CR1_CMS
DECL|TIM_CR1_DIR_Msk|macro|TIM_CR1_DIR_Msk
DECL|TIM_CR1_DIR_Pos|macro|TIM_CR1_DIR_Pos
DECL|TIM_CR1_DIR|macro|TIM_CR1_DIR
DECL|TIM_CR1_OPM_Msk|macro|TIM_CR1_OPM_Msk
DECL|TIM_CR1_OPM_Pos|macro|TIM_CR1_OPM_Pos
DECL|TIM_CR1_OPM|macro|TIM_CR1_OPM
DECL|TIM_CR1_UDIS_Msk|macro|TIM_CR1_UDIS_Msk
DECL|TIM_CR1_UDIS_Pos|macro|TIM_CR1_UDIS_Pos
DECL|TIM_CR1_UDIS|macro|TIM_CR1_UDIS
DECL|TIM_CR1_UIFREMAP_Msk|macro|TIM_CR1_UIFREMAP_Msk
DECL|TIM_CR1_UIFREMAP_Pos|macro|TIM_CR1_UIFREMAP_Pos
DECL|TIM_CR1_UIFREMAP|macro|TIM_CR1_UIFREMAP
DECL|TIM_CR1_URS_Msk|macro|TIM_CR1_URS_Msk
DECL|TIM_CR1_URS_Pos|macro|TIM_CR1_URS_Pos
DECL|TIM_CR1_URS|macro|TIM_CR1_URS
DECL|TIM_CR2_CCDS_Msk|macro|TIM_CR2_CCDS_Msk
DECL|TIM_CR2_CCDS_Pos|macro|TIM_CR2_CCDS_Pos
DECL|TIM_CR2_CCDS|macro|TIM_CR2_CCDS
DECL|TIM_CR2_CCPC_Msk|macro|TIM_CR2_CCPC_Msk
DECL|TIM_CR2_CCPC_Pos|macro|TIM_CR2_CCPC_Pos
DECL|TIM_CR2_CCPC|macro|TIM_CR2_CCPC
DECL|TIM_CR2_CCUS_Msk|macro|TIM_CR2_CCUS_Msk
DECL|TIM_CR2_CCUS_Pos|macro|TIM_CR2_CCUS_Pos
DECL|TIM_CR2_CCUS|macro|TIM_CR2_CCUS
DECL|TIM_CR2_MMS2_0|macro|TIM_CR2_MMS2_0
DECL|TIM_CR2_MMS2_1|macro|TIM_CR2_MMS2_1
DECL|TIM_CR2_MMS2_2|macro|TIM_CR2_MMS2_2
DECL|TIM_CR2_MMS2_3|macro|TIM_CR2_MMS2_3
DECL|TIM_CR2_MMS2_Msk|macro|TIM_CR2_MMS2_Msk
DECL|TIM_CR2_MMS2_Pos|macro|TIM_CR2_MMS2_Pos
DECL|TIM_CR2_MMS2|macro|TIM_CR2_MMS2
DECL|TIM_CR2_MMS_0|macro|TIM_CR2_MMS_0
DECL|TIM_CR2_MMS_1|macro|TIM_CR2_MMS_1
DECL|TIM_CR2_MMS_2|macro|TIM_CR2_MMS_2
DECL|TIM_CR2_MMS_Msk|macro|TIM_CR2_MMS_Msk
DECL|TIM_CR2_MMS_Pos|macro|TIM_CR2_MMS_Pos
DECL|TIM_CR2_MMS|macro|TIM_CR2_MMS
DECL|TIM_CR2_OIS1N_Msk|macro|TIM_CR2_OIS1N_Msk
DECL|TIM_CR2_OIS1N_Pos|macro|TIM_CR2_OIS1N_Pos
DECL|TIM_CR2_OIS1N|macro|TIM_CR2_OIS1N
DECL|TIM_CR2_OIS1_Msk|macro|TIM_CR2_OIS1_Msk
DECL|TIM_CR2_OIS1_Pos|macro|TIM_CR2_OIS1_Pos
DECL|TIM_CR2_OIS1|macro|TIM_CR2_OIS1
DECL|TIM_CR2_OIS2N_Msk|macro|TIM_CR2_OIS2N_Msk
DECL|TIM_CR2_OIS2N_Pos|macro|TIM_CR2_OIS2N_Pos
DECL|TIM_CR2_OIS2N|macro|TIM_CR2_OIS2N
DECL|TIM_CR2_OIS2_Msk|macro|TIM_CR2_OIS2_Msk
DECL|TIM_CR2_OIS2_Pos|macro|TIM_CR2_OIS2_Pos
DECL|TIM_CR2_OIS2|macro|TIM_CR2_OIS2
DECL|TIM_CR2_OIS3N_Msk|macro|TIM_CR2_OIS3N_Msk
DECL|TIM_CR2_OIS3N_Pos|macro|TIM_CR2_OIS3N_Pos
DECL|TIM_CR2_OIS3N|macro|TIM_CR2_OIS3N
DECL|TIM_CR2_OIS3_Msk|macro|TIM_CR2_OIS3_Msk
DECL|TIM_CR2_OIS3_Pos|macro|TIM_CR2_OIS3_Pos
DECL|TIM_CR2_OIS3|macro|TIM_CR2_OIS3
DECL|TIM_CR2_OIS4_Msk|macro|TIM_CR2_OIS4_Msk
DECL|TIM_CR2_OIS4_Pos|macro|TIM_CR2_OIS4_Pos
DECL|TIM_CR2_OIS4|macro|TIM_CR2_OIS4
DECL|TIM_CR2_OIS5_Msk|macro|TIM_CR2_OIS5_Msk
DECL|TIM_CR2_OIS5_Pos|macro|TIM_CR2_OIS5_Pos
DECL|TIM_CR2_OIS5|macro|TIM_CR2_OIS5
DECL|TIM_CR2_OIS6_Msk|macro|TIM_CR2_OIS6_Msk
DECL|TIM_CR2_OIS6_Pos|macro|TIM_CR2_OIS6_Pos
DECL|TIM_CR2_OIS6|macro|TIM_CR2_OIS6
DECL|TIM_CR2_TI1S_Msk|macro|TIM_CR2_TI1S_Msk
DECL|TIM_CR2_TI1S_Pos|macro|TIM_CR2_TI1S_Pos
DECL|TIM_CR2_TI1S|macro|TIM_CR2_TI1S
DECL|TIM_DCR_DBA_0|macro|TIM_DCR_DBA_0
DECL|TIM_DCR_DBA_1|macro|TIM_DCR_DBA_1
DECL|TIM_DCR_DBA_2|macro|TIM_DCR_DBA_2
DECL|TIM_DCR_DBA_3|macro|TIM_DCR_DBA_3
DECL|TIM_DCR_DBA_4|macro|TIM_DCR_DBA_4
DECL|TIM_DCR_DBA_Msk|macro|TIM_DCR_DBA_Msk
DECL|TIM_DCR_DBA_Pos|macro|TIM_DCR_DBA_Pos
DECL|TIM_DCR_DBA|macro|TIM_DCR_DBA
DECL|TIM_DCR_DBL_0|macro|TIM_DCR_DBL_0
DECL|TIM_DCR_DBL_1|macro|TIM_DCR_DBL_1
DECL|TIM_DCR_DBL_2|macro|TIM_DCR_DBL_2
DECL|TIM_DCR_DBL_3|macro|TIM_DCR_DBL_3
DECL|TIM_DCR_DBL_4|macro|TIM_DCR_DBL_4
DECL|TIM_DCR_DBL_Msk|macro|TIM_DCR_DBL_Msk
DECL|TIM_DCR_DBL_Pos|macro|TIM_DCR_DBL_Pos
DECL|TIM_DCR_DBL|macro|TIM_DCR_DBL
DECL|TIM_DIER_BIE_Msk|macro|TIM_DIER_BIE_Msk
DECL|TIM_DIER_BIE_Pos|macro|TIM_DIER_BIE_Pos
DECL|TIM_DIER_BIE|macro|TIM_DIER_BIE
DECL|TIM_DIER_CC1DE_Msk|macro|TIM_DIER_CC1DE_Msk
DECL|TIM_DIER_CC1DE_Pos|macro|TIM_DIER_CC1DE_Pos
DECL|TIM_DIER_CC1DE|macro|TIM_DIER_CC1DE
DECL|TIM_DIER_CC1IE_Msk|macro|TIM_DIER_CC1IE_Msk
DECL|TIM_DIER_CC1IE_Pos|macro|TIM_DIER_CC1IE_Pos
DECL|TIM_DIER_CC1IE|macro|TIM_DIER_CC1IE
DECL|TIM_DIER_CC2DE_Msk|macro|TIM_DIER_CC2DE_Msk
DECL|TIM_DIER_CC2DE_Pos|macro|TIM_DIER_CC2DE_Pos
DECL|TIM_DIER_CC2DE|macro|TIM_DIER_CC2DE
DECL|TIM_DIER_CC2IE_Msk|macro|TIM_DIER_CC2IE_Msk
DECL|TIM_DIER_CC2IE_Pos|macro|TIM_DIER_CC2IE_Pos
DECL|TIM_DIER_CC2IE|macro|TIM_DIER_CC2IE
DECL|TIM_DIER_CC3DE_Msk|macro|TIM_DIER_CC3DE_Msk
DECL|TIM_DIER_CC3DE_Pos|macro|TIM_DIER_CC3DE_Pos
DECL|TIM_DIER_CC3DE|macro|TIM_DIER_CC3DE
DECL|TIM_DIER_CC3IE_Msk|macro|TIM_DIER_CC3IE_Msk
DECL|TIM_DIER_CC3IE_Pos|macro|TIM_DIER_CC3IE_Pos
DECL|TIM_DIER_CC3IE|macro|TIM_DIER_CC3IE
DECL|TIM_DIER_CC4DE_Msk|macro|TIM_DIER_CC4DE_Msk
DECL|TIM_DIER_CC4DE_Pos|macro|TIM_DIER_CC4DE_Pos
DECL|TIM_DIER_CC4DE|macro|TIM_DIER_CC4DE
DECL|TIM_DIER_CC4IE_Msk|macro|TIM_DIER_CC4IE_Msk
DECL|TIM_DIER_CC4IE_Pos|macro|TIM_DIER_CC4IE_Pos
DECL|TIM_DIER_CC4IE|macro|TIM_DIER_CC4IE
DECL|TIM_DIER_COMDE_Msk|macro|TIM_DIER_COMDE_Msk
DECL|TIM_DIER_COMDE_Pos|macro|TIM_DIER_COMDE_Pos
DECL|TIM_DIER_COMDE|macro|TIM_DIER_COMDE
DECL|TIM_DIER_COMIE_Msk|macro|TIM_DIER_COMIE_Msk
DECL|TIM_DIER_COMIE_Pos|macro|TIM_DIER_COMIE_Pos
DECL|TIM_DIER_COMIE|macro|TIM_DIER_COMIE
DECL|TIM_DIER_TDE_Msk|macro|TIM_DIER_TDE_Msk
DECL|TIM_DIER_TDE_Pos|macro|TIM_DIER_TDE_Pos
DECL|TIM_DIER_TDE|macro|TIM_DIER_TDE
DECL|TIM_DIER_TIE_Msk|macro|TIM_DIER_TIE_Msk
DECL|TIM_DIER_TIE_Pos|macro|TIM_DIER_TIE_Pos
DECL|TIM_DIER_TIE|macro|TIM_DIER_TIE
DECL|TIM_DIER_UDE_Msk|macro|TIM_DIER_UDE_Msk
DECL|TIM_DIER_UDE_Pos|macro|TIM_DIER_UDE_Pos
DECL|TIM_DIER_UDE|macro|TIM_DIER_UDE
DECL|TIM_DIER_UIE_Msk|macro|TIM_DIER_UIE_Msk
DECL|TIM_DIER_UIE_Pos|macro|TIM_DIER_UIE_Pos
DECL|TIM_DIER_UIE|macro|TIM_DIER_UIE
DECL|TIM_DMAR_DMAB_Msk|macro|TIM_DMAR_DMAB_Msk
DECL|TIM_DMAR_DMAB_Pos|macro|TIM_DMAR_DMAB_Pos
DECL|TIM_DMAR_DMAB|macro|TIM_DMAR_DMAB
DECL|TIM_EGR_B2G_Msk|macro|TIM_EGR_B2G_Msk
DECL|TIM_EGR_B2G_Pos|macro|TIM_EGR_B2G_Pos
DECL|TIM_EGR_B2G|macro|TIM_EGR_B2G
DECL|TIM_EGR_BG_Msk|macro|TIM_EGR_BG_Msk
DECL|TIM_EGR_BG_Pos|macro|TIM_EGR_BG_Pos
DECL|TIM_EGR_BG|macro|TIM_EGR_BG
DECL|TIM_EGR_CC1G_Msk|macro|TIM_EGR_CC1G_Msk
DECL|TIM_EGR_CC1G_Pos|macro|TIM_EGR_CC1G_Pos
DECL|TIM_EGR_CC1G|macro|TIM_EGR_CC1G
DECL|TIM_EGR_CC2G_Msk|macro|TIM_EGR_CC2G_Msk
DECL|TIM_EGR_CC2G_Pos|macro|TIM_EGR_CC2G_Pos
DECL|TIM_EGR_CC2G|macro|TIM_EGR_CC2G
DECL|TIM_EGR_CC3G_Msk|macro|TIM_EGR_CC3G_Msk
DECL|TIM_EGR_CC3G_Pos|macro|TIM_EGR_CC3G_Pos
DECL|TIM_EGR_CC3G|macro|TIM_EGR_CC3G
DECL|TIM_EGR_CC4G_Msk|macro|TIM_EGR_CC4G_Msk
DECL|TIM_EGR_CC4G_Pos|macro|TIM_EGR_CC4G_Pos
DECL|TIM_EGR_CC4G|macro|TIM_EGR_CC4G
DECL|TIM_EGR_COMG_Msk|macro|TIM_EGR_COMG_Msk
DECL|TIM_EGR_COMG_Pos|macro|TIM_EGR_COMG_Pos
DECL|TIM_EGR_COMG|macro|TIM_EGR_COMG
DECL|TIM_EGR_TG_Msk|macro|TIM_EGR_TG_Msk
DECL|TIM_EGR_TG_Pos|macro|TIM_EGR_TG_Pos
DECL|TIM_EGR_TG|macro|TIM_EGR_TG
DECL|TIM_EGR_UG_Msk|macro|TIM_EGR_UG_Msk
DECL|TIM_EGR_UG_Pos|macro|TIM_EGR_UG_Pos
DECL|TIM_EGR_UG|macro|TIM_EGR_UG
DECL|TIM_PSC_PSC_Msk|macro|TIM_PSC_PSC_Msk
DECL|TIM_PSC_PSC_Pos|macro|TIM_PSC_PSC_Pos
DECL|TIM_PSC_PSC|macro|TIM_PSC_PSC
DECL|TIM_RCR_REP_Msk|macro|TIM_RCR_REP_Msk
DECL|TIM_RCR_REP_Pos|macro|TIM_RCR_REP_Pos
DECL|TIM_RCR_REP|macro|TIM_RCR_REP
DECL|TIM_SMCR_ECE_Msk|macro|TIM_SMCR_ECE_Msk
DECL|TIM_SMCR_ECE_Pos|macro|TIM_SMCR_ECE_Pos
DECL|TIM_SMCR_ECE|macro|TIM_SMCR_ECE
DECL|TIM_SMCR_ETF_0|macro|TIM_SMCR_ETF_0
DECL|TIM_SMCR_ETF_1|macro|TIM_SMCR_ETF_1
DECL|TIM_SMCR_ETF_2|macro|TIM_SMCR_ETF_2
DECL|TIM_SMCR_ETF_3|macro|TIM_SMCR_ETF_3
DECL|TIM_SMCR_ETF_Msk|macro|TIM_SMCR_ETF_Msk
DECL|TIM_SMCR_ETF_Pos|macro|TIM_SMCR_ETF_Pos
DECL|TIM_SMCR_ETF|macro|TIM_SMCR_ETF
DECL|TIM_SMCR_ETPS_0|macro|TIM_SMCR_ETPS_0
DECL|TIM_SMCR_ETPS_1|macro|TIM_SMCR_ETPS_1
DECL|TIM_SMCR_ETPS_Msk|macro|TIM_SMCR_ETPS_Msk
DECL|TIM_SMCR_ETPS_Pos|macro|TIM_SMCR_ETPS_Pos
DECL|TIM_SMCR_ETPS|macro|TIM_SMCR_ETPS
DECL|TIM_SMCR_ETP_Msk|macro|TIM_SMCR_ETP_Msk
DECL|TIM_SMCR_ETP_Pos|macro|TIM_SMCR_ETP_Pos
DECL|TIM_SMCR_ETP|macro|TIM_SMCR_ETP
DECL|TIM_SMCR_MSM_Msk|macro|TIM_SMCR_MSM_Msk
DECL|TIM_SMCR_MSM_Pos|macro|TIM_SMCR_MSM_Pos
DECL|TIM_SMCR_MSM|macro|TIM_SMCR_MSM
DECL|TIM_SMCR_OCCS_Msk|macro|TIM_SMCR_OCCS_Msk
DECL|TIM_SMCR_OCCS_Pos|macro|TIM_SMCR_OCCS_Pos
DECL|TIM_SMCR_OCCS|macro|TIM_SMCR_OCCS
DECL|TIM_SMCR_SMS_0|macro|TIM_SMCR_SMS_0
DECL|TIM_SMCR_SMS_1|macro|TIM_SMCR_SMS_1
DECL|TIM_SMCR_SMS_2|macro|TIM_SMCR_SMS_2
DECL|TIM_SMCR_SMS_3|macro|TIM_SMCR_SMS_3
DECL|TIM_SMCR_SMS_Msk|macro|TIM_SMCR_SMS_Msk
DECL|TIM_SMCR_SMS_Pos|macro|TIM_SMCR_SMS_Pos
DECL|TIM_SMCR_SMS|macro|TIM_SMCR_SMS
DECL|TIM_SMCR_TS_0|macro|TIM_SMCR_TS_0
DECL|TIM_SMCR_TS_1|macro|TIM_SMCR_TS_1
DECL|TIM_SMCR_TS_2|macro|TIM_SMCR_TS_2
DECL|TIM_SMCR_TS_Msk|macro|TIM_SMCR_TS_Msk
DECL|TIM_SMCR_TS_Pos|macro|TIM_SMCR_TS_Pos
DECL|TIM_SMCR_TS|macro|TIM_SMCR_TS
DECL|TIM_SR_B2IF_Msk|macro|TIM_SR_B2IF_Msk
DECL|TIM_SR_B2IF_Pos|macro|TIM_SR_B2IF_Pos
DECL|TIM_SR_B2IF|macro|TIM_SR_B2IF
DECL|TIM_SR_BIF_Msk|macro|TIM_SR_BIF_Msk
DECL|TIM_SR_BIF_Pos|macro|TIM_SR_BIF_Pos
DECL|TIM_SR_BIF|macro|TIM_SR_BIF
DECL|TIM_SR_CC1IF_Msk|macro|TIM_SR_CC1IF_Msk
DECL|TIM_SR_CC1IF_Pos|macro|TIM_SR_CC1IF_Pos
DECL|TIM_SR_CC1IF|macro|TIM_SR_CC1IF
DECL|TIM_SR_CC1OF_Msk|macro|TIM_SR_CC1OF_Msk
DECL|TIM_SR_CC1OF_Pos|macro|TIM_SR_CC1OF_Pos
DECL|TIM_SR_CC1OF|macro|TIM_SR_CC1OF
DECL|TIM_SR_CC2IF_Msk|macro|TIM_SR_CC2IF_Msk
DECL|TIM_SR_CC2IF_Pos|macro|TIM_SR_CC2IF_Pos
DECL|TIM_SR_CC2IF|macro|TIM_SR_CC2IF
DECL|TIM_SR_CC2OF_Msk|macro|TIM_SR_CC2OF_Msk
DECL|TIM_SR_CC2OF_Pos|macro|TIM_SR_CC2OF_Pos
DECL|TIM_SR_CC2OF|macro|TIM_SR_CC2OF
DECL|TIM_SR_CC3IF_Msk|macro|TIM_SR_CC3IF_Msk
DECL|TIM_SR_CC3IF_Pos|macro|TIM_SR_CC3IF_Pos
DECL|TIM_SR_CC3IF|macro|TIM_SR_CC3IF
DECL|TIM_SR_CC3OF_Msk|macro|TIM_SR_CC3OF_Msk
DECL|TIM_SR_CC3OF_Pos|macro|TIM_SR_CC3OF_Pos
DECL|TIM_SR_CC3OF|macro|TIM_SR_CC3OF
DECL|TIM_SR_CC4IF_Msk|macro|TIM_SR_CC4IF_Msk
DECL|TIM_SR_CC4IF_Pos|macro|TIM_SR_CC4IF_Pos
DECL|TIM_SR_CC4IF|macro|TIM_SR_CC4IF
DECL|TIM_SR_CC4OF_Msk|macro|TIM_SR_CC4OF_Msk
DECL|TIM_SR_CC4OF_Pos|macro|TIM_SR_CC4OF_Pos
DECL|TIM_SR_CC4OF|macro|TIM_SR_CC4OF
DECL|TIM_SR_CC5IF_Msk|macro|TIM_SR_CC5IF_Msk
DECL|TIM_SR_CC5IF_Pos|macro|TIM_SR_CC5IF_Pos
DECL|TIM_SR_CC5IF|macro|TIM_SR_CC5IF
DECL|TIM_SR_CC6IF_Msk|macro|TIM_SR_CC6IF_Msk
DECL|TIM_SR_CC6IF_Pos|macro|TIM_SR_CC6IF_Pos
DECL|TIM_SR_CC6IF|macro|TIM_SR_CC6IF
DECL|TIM_SR_COMIF_Msk|macro|TIM_SR_COMIF_Msk
DECL|TIM_SR_COMIF_Pos|macro|TIM_SR_COMIF_Pos
DECL|TIM_SR_COMIF|macro|TIM_SR_COMIF
DECL|TIM_SR_SBIF_Msk|macro|TIM_SR_SBIF_Msk
DECL|TIM_SR_SBIF_Pos|macro|TIM_SR_SBIF_Pos
DECL|TIM_SR_SBIF|macro|TIM_SR_SBIF
DECL|TIM_SR_TIF_Msk|macro|TIM_SR_TIF_Msk
DECL|TIM_SR_TIF_Pos|macro|TIM_SR_TIF_Pos
DECL|TIM_SR_TIF|macro|TIM_SR_TIF
DECL|TIM_SR_UIF_Msk|macro|TIM_SR_UIF_Msk
DECL|TIM_SR_UIF_Pos|macro|TIM_SR_UIF_Pos
DECL|TIM_SR_UIF|macro|TIM_SR_UIF
DECL|TIM_TypeDef|typedef|} TIM_TypeDef;
DECL|TIR|member|__IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
DECL|TR1|member|__IO uint32_t TR1; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */
DECL|TR2|member|__IO uint32_t TR2; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */
DECL|TR3|member|__IO uint32_t TR3; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x28 */
DECL|TR|member|__IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
DECL|TSC_BASE|macro|TSC_BASE
DECL|TSC_CR_AM_Msk|macro|TSC_CR_AM_Msk
DECL|TSC_CR_AM_Pos|macro|TSC_CR_AM_Pos
DECL|TSC_CR_AM|macro|TSC_CR_AM
DECL|TSC_CR_CTPH_0|macro|TSC_CR_CTPH_0
DECL|TSC_CR_CTPH_1|macro|TSC_CR_CTPH_1
DECL|TSC_CR_CTPH_2|macro|TSC_CR_CTPH_2
DECL|TSC_CR_CTPH_3|macro|TSC_CR_CTPH_3
DECL|TSC_CR_CTPH_Msk|macro|TSC_CR_CTPH_Msk
DECL|TSC_CR_CTPH_Pos|macro|TSC_CR_CTPH_Pos
DECL|TSC_CR_CTPH|macro|TSC_CR_CTPH
DECL|TSC_CR_CTPL_0|macro|TSC_CR_CTPL_0
DECL|TSC_CR_CTPL_1|macro|TSC_CR_CTPL_1
DECL|TSC_CR_CTPL_2|macro|TSC_CR_CTPL_2
DECL|TSC_CR_CTPL_3|macro|TSC_CR_CTPL_3
DECL|TSC_CR_CTPL_Msk|macro|TSC_CR_CTPL_Msk
DECL|TSC_CR_CTPL_Pos|macro|TSC_CR_CTPL_Pos
DECL|TSC_CR_CTPL|macro|TSC_CR_CTPL
DECL|TSC_CR_IODEF_Msk|macro|TSC_CR_IODEF_Msk
DECL|TSC_CR_IODEF_Pos|macro|TSC_CR_IODEF_Pos
DECL|TSC_CR_IODEF|macro|TSC_CR_IODEF
DECL|TSC_CR_MCV_0|macro|TSC_CR_MCV_0
DECL|TSC_CR_MCV_1|macro|TSC_CR_MCV_1
DECL|TSC_CR_MCV_2|macro|TSC_CR_MCV_2
DECL|TSC_CR_MCV_Msk|macro|TSC_CR_MCV_Msk
DECL|TSC_CR_MCV_Pos|macro|TSC_CR_MCV_Pos
DECL|TSC_CR_MCV|macro|TSC_CR_MCV
DECL|TSC_CR_PGPSC_0|macro|TSC_CR_PGPSC_0
DECL|TSC_CR_PGPSC_1|macro|TSC_CR_PGPSC_1
DECL|TSC_CR_PGPSC_2|macro|TSC_CR_PGPSC_2
DECL|TSC_CR_PGPSC_Msk|macro|TSC_CR_PGPSC_Msk
DECL|TSC_CR_PGPSC_Pos|macro|TSC_CR_PGPSC_Pos
DECL|TSC_CR_PGPSC|macro|TSC_CR_PGPSC
DECL|TSC_CR_SSD_0|macro|TSC_CR_SSD_0
DECL|TSC_CR_SSD_1|macro|TSC_CR_SSD_1
DECL|TSC_CR_SSD_2|macro|TSC_CR_SSD_2
DECL|TSC_CR_SSD_3|macro|TSC_CR_SSD_3
DECL|TSC_CR_SSD_4|macro|TSC_CR_SSD_4
DECL|TSC_CR_SSD_5|macro|TSC_CR_SSD_5
DECL|TSC_CR_SSD_6|macro|TSC_CR_SSD_6
DECL|TSC_CR_SSD_Msk|macro|TSC_CR_SSD_Msk
DECL|TSC_CR_SSD_Pos|macro|TSC_CR_SSD_Pos
DECL|TSC_CR_SSD|macro|TSC_CR_SSD
DECL|TSC_CR_SSE_Msk|macro|TSC_CR_SSE_Msk
DECL|TSC_CR_SSE_Pos|macro|TSC_CR_SSE_Pos
DECL|TSC_CR_SSE|macro|TSC_CR_SSE
DECL|TSC_CR_SSPSC_Msk|macro|TSC_CR_SSPSC_Msk
DECL|TSC_CR_SSPSC_Pos|macro|TSC_CR_SSPSC_Pos
DECL|TSC_CR_SSPSC|macro|TSC_CR_SSPSC
DECL|TSC_CR_START_Msk|macro|TSC_CR_START_Msk
DECL|TSC_CR_START_Pos|macro|TSC_CR_START_Pos
DECL|TSC_CR_START|macro|TSC_CR_START
DECL|TSC_CR_SYNCPOL_Msk|macro|TSC_CR_SYNCPOL_Msk
DECL|TSC_CR_SYNCPOL_Pos|macro|TSC_CR_SYNCPOL_Pos
DECL|TSC_CR_SYNCPOL|macro|TSC_CR_SYNCPOL
DECL|TSC_CR_TSCE_Msk|macro|TSC_CR_TSCE_Msk
DECL|TSC_CR_TSCE_Pos|macro|TSC_CR_TSCE_Pos
DECL|TSC_CR_TSCE|macro|TSC_CR_TSCE
DECL|TSC_ICR_EOAIC_Msk|macro|TSC_ICR_EOAIC_Msk
DECL|TSC_ICR_EOAIC_Pos|macro|TSC_ICR_EOAIC_Pos
DECL|TSC_ICR_EOAIC|macro|TSC_ICR_EOAIC
DECL|TSC_ICR_MCEIC_Msk|macro|TSC_ICR_MCEIC_Msk
DECL|TSC_ICR_MCEIC_Pos|macro|TSC_ICR_MCEIC_Pos
DECL|TSC_ICR_MCEIC|macro|TSC_ICR_MCEIC
DECL|TSC_IER_EOAIE_Msk|macro|TSC_IER_EOAIE_Msk
DECL|TSC_IER_EOAIE_Pos|macro|TSC_IER_EOAIE_Pos
DECL|TSC_IER_EOAIE|macro|TSC_IER_EOAIE
DECL|TSC_IER_MCEIE_Msk|macro|TSC_IER_MCEIE_Msk
DECL|TSC_IER_MCEIE_Pos|macro|TSC_IER_MCEIE_Pos
DECL|TSC_IER_MCEIE|macro|TSC_IER_MCEIE
DECL|TSC_IOASCR_G1_IO1_Msk|macro|TSC_IOASCR_G1_IO1_Msk
DECL|TSC_IOASCR_G1_IO1_Pos|macro|TSC_IOASCR_G1_IO1_Pos
DECL|TSC_IOASCR_G1_IO1|macro|TSC_IOASCR_G1_IO1
DECL|TSC_IOASCR_G1_IO2_Msk|macro|TSC_IOASCR_G1_IO2_Msk
DECL|TSC_IOASCR_G1_IO2_Pos|macro|TSC_IOASCR_G1_IO2_Pos
DECL|TSC_IOASCR_G1_IO2|macro|TSC_IOASCR_G1_IO2
DECL|TSC_IOASCR_G1_IO3_Msk|macro|TSC_IOASCR_G1_IO3_Msk
DECL|TSC_IOASCR_G1_IO3_Pos|macro|TSC_IOASCR_G1_IO3_Pos
DECL|TSC_IOASCR_G1_IO3|macro|TSC_IOASCR_G1_IO3
DECL|TSC_IOASCR_G1_IO4_Msk|macro|TSC_IOASCR_G1_IO4_Msk
DECL|TSC_IOASCR_G1_IO4_Pos|macro|TSC_IOASCR_G1_IO4_Pos
DECL|TSC_IOASCR_G1_IO4|macro|TSC_IOASCR_G1_IO4
DECL|TSC_IOASCR_G2_IO1_Msk|macro|TSC_IOASCR_G2_IO1_Msk
DECL|TSC_IOASCR_G2_IO1_Pos|macro|TSC_IOASCR_G2_IO1_Pos
DECL|TSC_IOASCR_G2_IO1|macro|TSC_IOASCR_G2_IO1
DECL|TSC_IOASCR_G2_IO2_Msk|macro|TSC_IOASCR_G2_IO2_Msk
DECL|TSC_IOASCR_G2_IO2_Pos|macro|TSC_IOASCR_G2_IO2_Pos
DECL|TSC_IOASCR_G2_IO2|macro|TSC_IOASCR_G2_IO2
DECL|TSC_IOASCR_G2_IO3_Msk|macro|TSC_IOASCR_G2_IO3_Msk
DECL|TSC_IOASCR_G2_IO3_Pos|macro|TSC_IOASCR_G2_IO3_Pos
DECL|TSC_IOASCR_G2_IO3|macro|TSC_IOASCR_G2_IO3
DECL|TSC_IOASCR_G2_IO4_Msk|macro|TSC_IOASCR_G2_IO4_Msk
DECL|TSC_IOASCR_G2_IO4_Pos|macro|TSC_IOASCR_G2_IO4_Pos
DECL|TSC_IOASCR_G2_IO4|macro|TSC_IOASCR_G2_IO4
DECL|TSC_IOASCR_G3_IO1_Msk|macro|TSC_IOASCR_G3_IO1_Msk
DECL|TSC_IOASCR_G3_IO1_Pos|macro|TSC_IOASCR_G3_IO1_Pos
DECL|TSC_IOASCR_G3_IO1|macro|TSC_IOASCR_G3_IO1
DECL|TSC_IOASCR_G3_IO2_Msk|macro|TSC_IOASCR_G3_IO2_Msk
DECL|TSC_IOASCR_G3_IO2_Pos|macro|TSC_IOASCR_G3_IO2_Pos
DECL|TSC_IOASCR_G3_IO2|macro|TSC_IOASCR_G3_IO2
DECL|TSC_IOASCR_G3_IO3_Msk|macro|TSC_IOASCR_G3_IO3_Msk
DECL|TSC_IOASCR_G3_IO3_Pos|macro|TSC_IOASCR_G3_IO3_Pos
DECL|TSC_IOASCR_G3_IO3|macro|TSC_IOASCR_G3_IO3
DECL|TSC_IOASCR_G3_IO4_Msk|macro|TSC_IOASCR_G3_IO4_Msk
DECL|TSC_IOASCR_G3_IO4_Pos|macro|TSC_IOASCR_G3_IO4_Pos
DECL|TSC_IOASCR_G3_IO4|macro|TSC_IOASCR_G3_IO4
DECL|TSC_IOASCR_G4_IO1_Msk|macro|TSC_IOASCR_G4_IO1_Msk
DECL|TSC_IOASCR_G4_IO1_Pos|macro|TSC_IOASCR_G4_IO1_Pos
DECL|TSC_IOASCR_G4_IO1|macro|TSC_IOASCR_G4_IO1
DECL|TSC_IOASCR_G4_IO2_Msk|macro|TSC_IOASCR_G4_IO2_Msk
DECL|TSC_IOASCR_G4_IO2_Pos|macro|TSC_IOASCR_G4_IO2_Pos
DECL|TSC_IOASCR_G4_IO2|macro|TSC_IOASCR_G4_IO2
DECL|TSC_IOASCR_G4_IO3_Msk|macro|TSC_IOASCR_G4_IO3_Msk
DECL|TSC_IOASCR_G4_IO3_Pos|macro|TSC_IOASCR_G4_IO3_Pos
DECL|TSC_IOASCR_G4_IO3|macro|TSC_IOASCR_G4_IO3
DECL|TSC_IOASCR_G4_IO4_Msk|macro|TSC_IOASCR_G4_IO4_Msk
DECL|TSC_IOASCR_G4_IO4_Pos|macro|TSC_IOASCR_G4_IO4_Pos
DECL|TSC_IOASCR_G4_IO4|macro|TSC_IOASCR_G4_IO4
DECL|TSC_IOASCR_G5_IO1_Msk|macro|TSC_IOASCR_G5_IO1_Msk
DECL|TSC_IOASCR_G5_IO1_Pos|macro|TSC_IOASCR_G5_IO1_Pos
DECL|TSC_IOASCR_G5_IO1|macro|TSC_IOASCR_G5_IO1
DECL|TSC_IOASCR_G5_IO2_Msk|macro|TSC_IOASCR_G5_IO2_Msk
DECL|TSC_IOASCR_G5_IO2_Pos|macro|TSC_IOASCR_G5_IO2_Pos
DECL|TSC_IOASCR_G5_IO2|macro|TSC_IOASCR_G5_IO2
DECL|TSC_IOASCR_G5_IO3_Msk|macro|TSC_IOASCR_G5_IO3_Msk
DECL|TSC_IOASCR_G5_IO3_Pos|macro|TSC_IOASCR_G5_IO3_Pos
DECL|TSC_IOASCR_G5_IO3|macro|TSC_IOASCR_G5_IO3
DECL|TSC_IOASCR_G5_IO4_Msk|macro|TSC_IOASCR_G5_IO4_Msk
DECL|TSC_IOASCR_G5_IO4_Pos|macro|TSC_IOASCR_G5_IO4_Pos
DECL|TSC_IOASCR_G5_IO4|macro|TSC_IOASCR_G5_IO4
DECL|TSC_IOASCR_G6_IO1_Msk|macro|TSC_IOASCR_G6_IO1_Msk
DECL|TSC_IOASCR_G6_IO1_Pos|macro|TSC_IOASCR_G6_IO1_Pos
DECL|TSC_IOASCR_G6_IO1|macro|TSC_IOASCR_G6_IO1
DECL|TSC_IOASCR_G6_IO2_Msk|macro|TSC_IOASCR_G6_IO2_Msk
DECL|TSC_IOASCR_G6_IO2_Pos|macro|TSC_IOASCR_G6_IO2_Pos
DECL|TSC_IOASCR_G6_IO2|macro|TSC_IOASCR_G6_IO2
DECL|TSC_IOASCR_G6_IO3_Msk|macro|TSC_IOASCR_G6_IO3_Msk
DECL|TSC_IOASCR_G6_IO3_Pos|macro|TSC_IOASCR_G6_IO3_Pos
DECL|TSC_IOASCR_G6_IO3|macro|TSC_IOASCR_G6_IO3
DECL|TSC_IOASCR_G6_IO4_Msk|macro|TSC_IOASCR_G6_IO4_Msk
DECL|TSC_IOASCR_G6_IO4_Pos|macro|TSC_IOASCR_G6_IO4_Pos
DECL|TSC_IOASCR_G6_IO4|macro|TSC_IOASCR_G6_IO4
DECL|TSC_IOASCR_G7_IO1_Msk|macro|TSC_IOASCR_G7_IO1_Msk
DECL|TSC_IOASCR_G7_IO1_Pos|macro|TSC_IOASCR_G7_IO1_Pos
DECL|TSC_IOASCR_G7_IO1|macro|TSC_IOASCR_G7_IO1
DECL|TSC_IOASCR_G7_IO2_Msk|macro|TSC_IOASCR_G7_IO2_Msk
DECL|TSC_IOASCR_G7_IO2_Pos|macro|TSC_IOASCR_G7_IO2_Pos
DECL|TSC_IOASCR_G7_IO2|macro|TSC_IOASCR_G7_IO2
DECL|TSC_IOASCR_G7_IO3_Msk|macro|TSC_IOASCR_G7_IO3_Msk
DECL|TSC_IOASCR_G7_IO3_Pos|macro|TSC_IOASCR_G7_IO3_Pos
DECL|TSC_IOASCR_G7_IO3|macro|TSC_IOASCR_G7_IO3
DECL|TSC_IOASCR_G7_IO4_Msk|macro|TSC_IOASCR_G7_IO4_Msk
DECL|TSC_IOASCR_G7_IO4_Pos|macro|TSC_IOASCR_G7_IO4_Pos
DECL|TSC_IOASCR_G7_IO4|macro|TSC_IOASCR_G7_IO4
DECL|TSC_IOCCR_G1_IO1_Msk|macro|TSC_IOCCR_G1_IO1_Msk
DECL|TSC_IOCCR_G1_IO1_Pos|macro|TSC_IOCCR_G1_IO1_Pos
DECL|TSC_IOCCR_G1_IO1|macro|TSC_IOCCR_G1_IO1
DECL|TSC_IOCCR_G1_IO2_Msk|macro|TSC_IOCCR_G1_IO2_Msk
DECL|TSC_IOCCR_G1_IO2_Pos|macro|TSC_IOCCR_G1_IO2_Pos
DECL|TSC_IOCCR_G1_IO2|macro|TSC_IOCCR_G1_IO2
DECL|TSC_IOCCR_G1_IO3_Msk|macro|TSC_IOCCR_G1_IO3_Msk
DECL|TSC_IOCCR_G1_IO3_Pos|macro|TSC_IOCCR_G1_IO3_Pos
DECL|TSC_IOCCR_G1_IO3|macro|TSC_IOCCR_G1_IO3
DECL|TSC_IOCCR_G1_IO4_Msk|macro|TSC_IOCCR_G1_IO4_Msk
DECL|TSC_IOCCR_G1_IO4_Pos|macro|TSC_IOCCR_G1_IO4_Pos
DECL|TSC_IOCCR_G1_IO4|macro|TSC_IOCCR_G1_IO4
DECL|TSC_IOCCR_G2_IO1_Msk|macro|TSC_IOCCR_G2_IO1_Msk
DECL|TSC_IOCCR_G2_IO1_Pos|macro|TSC_IOCCR_G2_IO1_Pos
DECL|TSC_IOCCR_G2_IO1|macro|TSC_IOCCR_G2_IO1
DECL|TSC_IOCCR_G2_IO2_Msk|macro|TSC_IOCCR_G2_IO2_Msk
DECL|TSC_IOCCR_G2_IO2_Pos|macro|TSC_IOCCR_G2_IO2_Pos
DECL|TSC_IOCCR_G2_IO2|macro|TSC_IOCCR_G2_IO2
DECL|TSC_IOCCR_G2_IO3_Msk|macro|TSC_IOCCR_G2_IO3_Msk
DECL|TSC_IOCCR_G2_IO3_Pos|macro|TSC_IOCCR_G2_IO3_Pos
DECL|TSC_IOCCR_G2_IO3|macro|TSC_IOCCR_G2_IO3
DECL|TSC_IOCCR_G2_IO4_Msk|macro|TSC_IOCCR_G2_IO4_Msk
DECL|TSC_IOCCR_G2_IO4_Pos|macro|TSC_IOCCR_G2_IO4_Pos
DECL|TSC_IOCCR_G2_IO4|macro|TSC_IOCCR_G2_IO4
DECL|TSC_IOCCR_G3_IO1_Msk|macro|TSC_IOCCR_G3_IO1_Msk
DECL|TSC_IOCCR_G3_IO1_Pos|macro|TSC_IOCCR_G3_IO1_Pos
DECL|TSC_IOCCR_G3_IO1|macro|TSC_IOCCR_G3_IO1
DECL|TSC_IOCCR_G3_IO2_Msk|macro|TSC_IOCCR_G3_IO2_Msk
DECL|TSC_IOCCR_G3_IO2_Pos|macro|TSC_IOCCR_G3_IO2_Pos
DECL|TSC_IOCCR_G3_IO2|macro|TSC_IOCCR_G3_IO2
DECL|TSC_IOCCR_G3_IO3_Msk|macro|TSC_IOCCR_G3_IO3_Msk
DECL|TSC_IOCCR_G3_IO3_Pos|macro|TSC_IOCCR_G3_IO3_Pos
DECL|TSC_IOCCR_G3_IO3|macro|TSC_IOCCR_G3_IO3
DECL|TSC_IOCCR_G3_IO4_Msk|macro|TSC_IOCCR_G3_IO4_Msk
DECL|TSC_IOCCR_G3_IO4_Pos|macro|TSC_IOCCR_G3_IO4_Pos
DECL|TSC_IOCCR_G3_IO4|macro|TSC_IOCCR_G3_IO4
DECL|TSC_IOCCR_G4_IO1_Msk|macro|TSC_IOCCR_G4_IO1_Msk
DECL|TSC_IOCCR_G4_IO1_Pos|macro|TSC_IOCCR_G4_IO1_Pos
DECL|TSC_IOCCR_G4_IO1|macro|TSC_IOCCR_G4_IO1
DECL|TSC_IOCCR_G4_IO2_Msk|macro|TSC_IOCCR_G4_IO2_Msk
DECL|TSC_IOCCR_G4_IO2_Pos|macro|TSC_IOCCR_G4_IO2_Pos
DECL|TSC_IOCCR_G4_IO2|macro|TSC_IOCCR_G4_IO2
DECL|TSC_IOCCR_G4_IO3_Msk|macro|TSC_IOCCR_G4_IO3_Msk
DECL|TSC_IOCCR_G4_IO3_Pos|macro|TSC_IOCCR_G4_IO3_Pos
DECL|TSC_IOCCR_G4_IO3|macro|TSC_IOCCR_G4_IO3
DECL|TSC_IOCCR_G4_IO4_Msk|macro|TSC_IOCCR_G4_IO4_Msk
DECL|TSC_IOCCR_G4_IO4_Pos|macro|TSC_IOCCR_G4_IO4_Pos
DECL|TSC_IOCCR_G4_IO4|macro|TSC_IOCCR_G4_IO4
DECL|TSC_IOCCR_G5_IO1_Msk|macro|TSC_IOCCR_G5_IO1_Msk
DECL|TSC_IOCCR_G5_IO1_Pos|macro|TSC_IOCCR_G5_IO1_Pos
DECL|TSC_IOCCR_G5_IO1|macro|TSC_IOCCR_G5_IO1
DECL|TSC_IOCCR_G5_IO2_Msk|macro|TSC_IOCCR_G5_IO2_Msk
DECL|TSC_IOCCR_G5_IO2_Pos|macro|TSC_IOCCR_G5_IO2_Pos
DECL|TSC_IOCCR_G5_IO2|macro|TSC_IOCCR_G5_IO2
DECL|TSC_IOCCR_G5_IO3_Msk|macro|TSC_IOCCR_G5_IO3_Msk
DECL|TSC_IOCCR_G5_IO3_Pos|macro|TSC_IOCCR_G5_IO3_Pos
DECL|TSC_IOCCR_G5_IO3|macro|TSC_IOCCR_G5_IO3
DECL|TSC_IOCCR_G5_IO4_Msk|macro|TSC_IOCCR_G5_IO4_Msk
DECL|TSC_IOCCR_G5_IO4_Pos|macro|TSC_IOCCR_G5_IO4_Pos
DECL|TSC_IOCCR_G5_IO4|macro|TSC_IOCCR_G5_IO4
DECL|TSC_IOCCR_G6_IO1_Msk|macro|TSC_IOCCR_G6_IO1_Msk
DECL|TSC_IOCCR_G6_IO1_Pos|macro|TSC_IOCCR_G6_IO1_Pos
DECL|TSC_IOCCR_G6_IO1|macro|TSC_IOCCR_G6_IO1
DECL|TSC_IOCCR_G6_IO2_Msk|macro|TSC_IOCCR_G6_IO2_Msk
DECL|TSC_IOCCR_G6_IO2_Pos|macro|TSC_IOCCR_G6_IO2_Pos
DECL|TSC_IOCCR_G6_IO2|macro|TSC_IOCCR_G6_IO2
DECL|TSC_IOCCR_G6_IO3_Msk|macro|TSC_IOCCR_G6_IO3_Msk
DECL|TSC_IOCCR_G6_IO3_Pos|macro|TSC_IOCCR_G6_IO3_Pos
DECL|TSC_IOCCR_G6_IO3|macro|TSC_IOCCR_G6_IO3
DECL|TSC_IOCCR_G6_IO4_Msk|macro|TSC_IOCCR_G6_IO4_Msk
DECL|TSC_IOCCR_G6_IO4_Pos|macro|TSC_IOCCR_G6_IO4_Pos
DECL|TSC_IOCCR_G6_IO4|macro|TSC_IOCCR_G6_IO4
DECL|TSC_IOCCR_G7_IO1_Msk|macro|TSC_IOCCR_G7_IO1_Msk
DECL|TSC_IOCCR_G7_IO1_Pos|macro|TSC_IOCCR_G7_IO1_Pos
DECL|TSC_IOCCR_G7_IO1|macro|TSC_IOCCR_G7_IO1
DECL|TSC_IOCCR_G7_IO2_Msk|macro|TSC_IOCCR_G7_IO2_Msk
DECL|TSC_IOCCR_G7_IO2_Pos|macro|TSC_IOCCR_G7_IO2_Pos
DECL|TSC_IOCCR_G7_IO2|macro|TSC_IOCCR_G7_IO2
DECL|TSC_IOCCR_G7_IO3_Msk|macro|TSC_IOCCR_G7_IO3_Msk
DECL|TSC_IOCCR_G7_IO3_Pos|macro|TSC_IOCCR_G7_IO3_Pos
DECL|TSC_IOCCR_G7_IO3|macro|TSC_IOCCR_G7_IO3
DECL|TSC_IOCCR_G7_IO4_Msk|macro|TSC_IOCCR_G7_IO4_Msk
DECL|TSC_IOCCR_G7_IO4_Pos|macro|TSC_IOCCR_G7_IO4_Pos
DECL|TSC_IOCCR_G7_IO4|macro|TSC_IOCCR_G7_IO4
DECL|TSC_IOGCSR_G1E_Msk|macro|TSC_IOGCSR_G1E_Msk
DECL|TSC_IOGCSR_G1E_Pos|macro|TSC_IOGCSR_G1E_Pos
DECL|TSC_IOGCSR_G1E|macro|TSC_IOGCSR_G1E
DECL|TSC_IOGCSR_G1S_Msk|macro|TSC_IOGCSR_G1S_Msk
DECL|TSC_IOGCSR_G1S_Pos|macro|TSC_IOGCSR_G1S_Pos
DECL|TSC_IOGCSR_G1S|macro|TSC_IOGCSR_G1S
DECL|TSC_IOGCSR_G2E_Msk|macro|TSC_IOGCSR_G2E_Msk
DECL|TSC_IOGCSR_G2E_Pos|macro|TSC_IOGCSR_G2E_Pos
DECL|TSC_IOGCSR_G2E|macro|TSC_IOGCSR_G2E
DECL|TSC_IOGCSR_G2S_Msk|macro|TSC_IOGCSR_G2S_Msk
DECL|TSC_IOGCSR_G2S_Pos|macro|TSC_IOGCSR_G2S_Pos
DECL|TSC_IOGCSR_G2S|macro|TSC_IOGCSR_G2S
DECL|TSC_IOGCSR_G3E_Msk|macro|TSC_IOGCSR_G3E_Msk
DECL|TSC_IOGCSR_G3E_Pos|macro|TSC_IOGCSR_G3E_Pos
DECL|TSC_IOGCSR_G3E|macro|TSC_IOGCSR_G3E
DECL|TSC_IOGCSR_G3S_Msk|macro|TSC_IOGCSR_G3S_Msk
DECL|TSC_IOGCSR_G3S_Pos|macro|TSC_IOGCSR_G3S_Pos
DECL|TSC_IOGCSR_G3S|macro|TSC_IOGCSR_G3S
DECL|TSC_IOGCSR_G4E_Msk|macro|TSC_IOGCSR_G4E_Msk
DECL|TSC_IOGCSR_G4E_Pos|macro|TSC_IOGCSR_G4E_Pos
DECL|TSC_IOGCSR_G4E|macro|TSC_IOGCSR_G4E
DECL|TSC_IOGCSR_G4S_Msk|macro|TSC_IOGCSR_G4S_Msk
DECL|TSC_IOGCSR_G4S_Pos|macro|TSC_IOGCSR_G4S_Pos
DECL|TSC_IOGCSR_G4S|macro|TSC_IOGCSR_G4S
DECL|TSC_IOGCSR_G5E_Msk|macro|TSC_IOGCSR_G5E_Msk
DECL|TSC_IOGCSR_G5E_Pos|macro|TSC_IOGCSR_G5E_Pos
DECL|TSC_IOGCSR_G5E|macro|TSC_IOGCSR_G5E
DECL|TSC_IOGCSR_G5S_Msk|macro|TSC_IOGCSR_G5S_Msk
DECL|TSC_IOGCSR_G5S_Pos|macro|TSC_IOGCSR_G5S_Pos
DECL|TSC_IOGCSR_G5S|macro|TSC_IOGCSR_G5S
DECL|TSC_IOGCSR_G6E_Msk|macro|TSC_IOGCSR_G6E_Msk
DECL|TSC_IOGCSR_G6E_Pos|macro|TSC_IOGCSR_G6E_Pos
DECL|TSC_IOGCSR_G6E|macro|TSC_IOGCSR_G6E
DECL|TSC_IOGCSR_G6S_Msk|macro|TSC_IOGCSR_G6S_Msk
DECL|TSC_IOGCSR_G6S_Pos|macro|TSC_IOGCSR_G6S_Pos
DECL|TSC_IOGCSR_G6S|macro|TSC_IOGCSR_G6S
DECL|TSC_IOGCSR_G7E_Msk|macro|TSC_IOGCSR_G7E_Msk
DECL|TSC_IOGCSR_G7E_Pos|macro|TSC_IOGCSR_G7E_Pos
DECL|TSC_IOGCSR_G7E|macro|TSC_IOGCSR_G7E
DECL|TSC_IOGCSR_G7S_Msk|macro|TSC_IOGCSR_G7S_Msk
DECL|TSC_IOGCSR_G7S_Pos|macro|TSC_IOGCSR_G7S_Pos
DECL|TSC_IOGCSR_G7S|macro|TSC_IOGCSR_G7S
DECL|TSC_IOGXCR_CNT_Msk|macro|TSC_IOGXCR_CNT_Msk
DECL|TSC_IOGXCR_CNT_Pos|macro|TSC_IOGXCR_CNT_Pos
DECL|TSC_IOGXCR_CNT|macro|TSC_IOGXCR_CNT
DECL|TSC_IOHCR_G1_IO1_Msk|macro|TSC_IOHCR_G1_IO1_Msk
DECL|TSC_IOHCR_G1_IO1_Pos|macro|TSC_IOHCR_G1_IO1_Pos
DECL|TSC_IOHCR_G1_IO1|macro|TSC_IOHCR_G1_IO1
DECL|TSC_IOHCR_G1_IO2_Msk|macro|TSC_IOHCR_G1_IO2_Msk
DECL|TSC_IOHCR_G1_IO2_Pos|macro|TSC_IOHCR_G1_IO2_Pos
DECL|TSC_IOHCR_G1_IO2|macro|TSC_IOHCR_G1_IO2
DECL|TSC_IOHCR_G1_IO3_Msk|macro|TSC_IOHCR_G1_IO3_Msk
DECL|TSC_IOHCR_G1_IO3_Pos|macro|TSC_IOHCR_G1_IO3_Pos
DECL|TSC_IOHCR_G1_IO3|macro|TSC_IOHCR_G1_IO3
DECL|TSC_IOHCR_G1_IO4_Msk|macro|TSC_IOHCR_G1_IO4_Msk
DECL|TSC_IOHCR_G1_IO4_Pos|macro|TSC_IOHCR_G1_IO4_Pos
DECL|TSC_IOHCR_G1_IO4|macro|TSC_IOHCR_G1_IO4
DECL|TSC_IOHCR_G2_IO1_Msk|macro|TSC_IOHCR_G2_IO1_Msk
DECL|TSC_IOHCR_G2_IO1_Pos|macro|TSC_IOHCR_G2_IO1_Pos
DECL|TSC_IOHCR_G2_IO1|macro|TSC_IOHCR_G2_IO1
DECL|TSC_IOHCR_G2_IO2_Msk|macro|TSC_IOHCR_G2_IO2_Msk
DECL|TSC_IOHCR_G2_IO2_Pos|macro|TSC_IOHCR_G2_IO2_Pos
DECL|TSC_IOHCR_G2_IO2|macro|TSC_IOHCR_G2_IO2
DECL|TSC_IOHCR_G2_IO3_Msk|macro|TSC_IOHCR_G2_IO3_Msk
DECL|TSC_IOHCR_G2_IO3_Pos|macro|TSC_IOHCR_G2_IO3_Pos
DECL|TSC_IOHCR_G2_IO3|macro|TSC_IOHCR_G2_IO3
DECL|TSC_IOHCR_G2_IO4_Msk|macro|TSC_IOHCR_G2_IO4_Msk
DECL|TSC_IOHCR_G2_IO4_Pos|macro|TSC_IOHCR_G2_IO4_Pos
DECL|TSC_IOHCR_G2_IO4|macro|TSC_IOHCR_G2_IO4
DECL|TSC_IOHCR_G3_IO1_Msk|macro|TSC_IOHCR_G3_IO1_Msk
DECL|TSC_IOHCR_G3_IO1_Pos|macro|TSC_IOHCR_G3_IO1_Pos
DECL|TSC_IOHCR_G3_IO1|macro|TSC_IOHCR_G3_IO1
DECL|TSC_IOHCR_G3_IO2_Msk|macro|TSC_IOHCR_G3_IO2_Msk
DECL|TSC_IOHCR_G3_IO2_Pos|macro|TSC_IOHCR_G3_IO2_Pos
DECL|TSC_IOHCR_G3_IO2|macro|TSC_IOHCR_G3_IO2
DECL|TSC_IOHCR_G3_IO3_Msk|macro|TSC_IOHCR_G3_IO3_Msk
DECL|TSC_IOHCR_G3_IO3_Pos|macro|TSC_IOHCR_G3_IO3_Pos
DECL|TSC_IOHCR_G3_IO3|macro|TSC_IOHCR_G3_IO3
DECL|TSC_IOHCR_G3_IO4_Msk|macro|TSC_IOHCR_G3_IO4_Msk
DECL|TSC_IOHCR_G3_IO4_Pos|macro|TSC_IOHCR_G3_IO4_Pos
DECL|TSC_IOHCR_G3_IO4|macro|TSC_IOHCR_G3_IO4
DECL|TSC_IOHCR_G4_IO1_Msk|macro|TSC_IOHCR_G4_IO1_Msk
DECL|TSC_IOHCR_G4_IO1_Pos|macro|TSC_IOHCR_G4_IO1_Pos
DECL|TSC_IOHCR_G4_IO1|macro|TSC_IOHCR_G4_IO1
DECL|TSC_IOHCR_G4_IO2_Msk|macro|TSC_IOHCR_G4_IO2_Msk
DECL|TSC_IOHCR_G4_IO2_Pos|macro|TSC_IOHCR_G4_IO2_Pos
DECL|TSC_IOHCR_G4_IO2|macro|TSC_IOHCR_G4_IO2
DECL|TSC_IOHCR_G4_IO3_Msk|macro|TSC_IOHCR_G4_IO3_Msk
DECL|TSC_IOHCR_G4_IO3_Pos|macro|TSC_IOHCR_G4_IO3_Pos
DECL|TSC_IOHCR_G4_IO3|macro|TSC_IOHCR_G4_IO3
DECL|TSC_IOHCR_G4_IO4_Msk|macro|TSC_IOHCR_G4_IO4_Msk
DECL|TSC_IOHCR_G4_IO4_Pos|macro|TSC_IOHCR_G4_IO4_Pos
DECL|TSC_IOHCR_G4_IO4|macro|TSC_IOHCR_G4_IO4
DECL|TSC_IOHCR_G5_IO1_Msk|macro|TSC_IOHCR_G5_IO1_Msk
DECL|TSC_IOHCR_G5_IO1_Pos|macro|TSC_IOHCR_G5_IO1_Pos
DECL|TSC_IOHCR_G5_IO1|macro|TSC_IOHCR_G5_IO1
DECL|TSC_IOHCR_G5_IO2_Msk|macro|TSC_IOHCR_G5_IO2_Msk
DECL|TSC_IOHCR_G5_IO2_Pos|macro|TSC_IOHCR_G5_IO2_Pos
DECL|TSC_IOHCR_G5_IO2|macro|TSC_IOHCR_G5_IO2
DECL|TSC_IOHCR_G5_IO3_Msk|macro|TSC_IOHCR_G5_IO3_Msk
DECL|TSC_IOHCR_G5_IO3_Pos|macro|TSC_IOHCR_G5_IO3_Pos
DECL|TSC_IOHCR_G5_IO3|macro|TSC_IOHCR_G5_IO3
DECL|TSC_IOHCR_G5_IO4_Msk|macro|TSC_IOHCR_G5_IO4_Msk
DECL|TSC_IOHCR_G5_IO4_Pos|macro|TSC_IOHCR_G5_IO4_Pos
DECL|TSC_IOHCR_G5_IO4|macro|TSC_IOHCR_G5_IO4
DECL|TSC_IOHCR_G6_IO1_Msk|macro|TSC_IOHCR_G6_IO1_Msk
DECL|TSC_IOHCR_G6_IO1_Pos|macro|TSC_IOHCR_G6_IO1_Pos
DECL|TSC_IOHCR_G6_IO1|macro|TSC_IOHCR_G6_IO1
DECL|TSC_IOHCR_G6_IO2_Msk|macro|TSC_IOHCR_G6_IO2_Msk
DECL|TSC_IOHCR_G6_IO2_Pos|macro|TSC_IOHCR_G6_IO2_Pos
DECL|TSC_IOHCR_G6_IO2|macro|TSC_IOHCR_G6_IO2
DECL|TSC_IOHCR_G6_IO3_Msk|macro|TSC_IOHCR_G6_IO3_Msk
DECL|TSC_IOHCR_G6_IO3_Pos|macro|TSC_IOHCR_G6_IO3_Pos
DECL|TSC_IOHCR_G6_IO3|macro|TSC_IOHCR_G6_IO3
DECL|TSC_IOHCR_G6_IO4_Msk|macro|TSC_IOHCR_G6_IO4_Msk
DECL|TSC_IOHCR_G6_IO4_Pos|macro|TSC_IOHCR_G6_IO4_Pos
DECL|TSC_IOHCR_G6_IO4|macro|TSC_IOHCR_G6_IO4
DECL|TSC_IOHCR_G7_IO1_Msk|macro|TSC_IOHCR_G7_IO1_Msk
DECL|TSC_IOHCR_G7_IO1_Pos|macro|TSC_IOHCR_G7_IO1_Pos
DECL|TSC_IOHCR_G7_IO1|macro|TSC_IOHCR_G7_IO1
DECL|TSC_IOHCR_G7_IO2_Msk|macro|TSC_IOHCR_G7_IO2_Msk
DECL|TSC_IOHCR_G7_IO2_Pos|macro|TSC_IOHCR_G7_IO2_Pos
DECL|TSC_IOHCR_G7_IO2|macro|TSC_IOHCR_G7_IO2
DECL|TSC_IOHCR_G7_IO3_Msk|macro|TSC_IOHCR_G7_IO3_Msk
DECL|TSC_IOHCR_G7_IO3_Pos|macro|TSC_IOHCR_G7_IO3_Pos
DECL|TSC_IOHCR_G7_IO3|macro|TSC_IOHCR_G7_IO3
DECL|TSC_IOHCR_G7_IO4_Msk|macro|TSC_IOHCR_G7_IO4_Msk
DECL|TSC_IOHCR_G7_IO4_Pos|macro|TSC_IOHCR_G7_IO4_Pos
DECL|TSC_IOHCR_G7_IO4|macro|TSC_IOHCR_G7_IO4
DECL|TSC_IOSCR_G1_IO1_Msk|macro|TSC_IOSCR_G1_IO1_Msk
DECL|TSC_IOSCR_G1_IO1_Pos|macro|TSC_IOSCR_G1_IO1_Pos
DECL|TSC_IOSCR_G1_IO1|macro|TSC_IOSCR_G1_IO1
DECL|TSC_IOSCR_G1_IO2_Msk|macro|TSC_IOSCR_G1_IO2_Msk
DECL|TSC_IOSCR_G1_IO2_Pos|macro|TSC_IOSCR_G1_IO2_Pos
DECL|TSC_IOSCR_G1_IO2|macro|TSC_IOSCR_G1_IO2
DECL|TSC_IOSCR_G1_IO3_Msk|macro|TSC_IOSCR_G1_IO3_Msk
DECL|TSC_IOSCR_G1_IO3_Pos|macro|TSC_IOSCR_G1_IO3_Pos
DECL|TSC_IOSCR_G1_IO3|macro|TSC_IOSCR_G1_IO3
DECL|TSC_IOSCR_G1_IO4_Msk|macro|TSC_IOSCR_G1_IO4_Msk
DECL|TSC_IOSCR_G1_IO4_Pos|macro|TSC_IOSCR_G1_IO4_Pos
DECL|TSC_IOSCR_G1_IO4|macro|TSC_IOSCR_G1_IO4
DECL|TSC_IOSCR_G2_IO1_Msk|macro|TSC_IOSCR_G2_IO1_Msk
DECL|TSC_IOSCR_G2_IO1_Pos|macro|TSC_IOSCR_G2_IO1_Pos
DECL|TSC_IOSCR_G2_IO1|macro|TSC_IOSCR_G2_IO1
DECL|TSC_IOSCR_G2_IO2_Msk|macro|TSC_IOSCR_G2_IO2_Msk
DECL|TSC_IOSCR_G2_IO2_Pos|macro|TSC_IOSCR_G2_IO2_Pos
DECL|TSC_IOSCR_G2_IO2|macro|TSC_IOSCR_G2_IO2
DECL|TSC_IOSCR_G2_IO3_Msk|macro|TSC_IOSCR_G2_IO3_Msk
DECL|TSC_IOSCR_G2_IO3_Pos|macro|TSC_IOSCR_G2_IO3_Pos
DECL|TSC_IOSCR_G2_IO3|macro|TSC_IOSCR_G2_IO3
DECL|TSC_IOSCR_G2_IO4_Msk|macro|TSC_IOSCR_G2_IO4_Msk
DECL|TSC_IOSCR_G2_IO4_Pos|macro|TSC_IOSCR_G2_IO4_Pos
DECL|TSC_IOSCR_G2_IO4|macro|TSC_IOSCR_G2_IO4
DECL|TSC_IOSCR_G3_IO1_Msk|macro|TSC_IOSCR_G3_IO1_Msk
DECL|TSC_IOSCR_G3_IO1_Pos|macro|TSC_IOSCR_G3_IO1_Pos
DECL|TSC_IOSCR_G3_IO1|macro|TSC_IOSCR_G3_IO1
DECL|TSC_IOSCR_G3_IO2_Msk|macro|TSC_IOSCR_G3_IO2_Msk
DECL|TSC_IOSCR_G3_IO2_Pos|macro|TSC_IOSCR_G3_IO2_Pos
DECL|TSC_IOSCR_G3_IO2|macro|TSC_IOSCR_G3_IO2
DECL|TSC_IOSCR_G3_IO3_Msk|macro|TSC_IOSCR_G3_IO3_Msk
DECL|TSC_IOSCR_G3_IO3_Pos|macro|TSC_IOSCR_G3_IO3_Pos
DECL|TSC_IOSCR_G3_IO3|macro|TSC_IOSCR_G3_IO3
DECL|TSC_IOSCR_G3_IO4_Msk|macro|TSC_IOSCR_G3_IO4_Msk
DECL|TSC_IOSCR_G3_IO4_Pos|macro|TSC_IOSCR_G3_IO4_Pos
DECL|TSC_IOSCR_G3_IO4|macro|TSC_IOSCR_G3_IO4
DECL|TSC_IOSCR_G4_IO1_Msk|macro|TSC_IOSCR_G4_IO1_Msk
DECL|TSC_IOSCR_G4_IO1_Pos|macro|TSC_IOSCR_G4_IO1_Pos
DECL|TSC_IOSCR_G4_IO1|macro|TSC_IOSCR_G4_IO1
DECL|TSC_IOSCR_G4_IO2_Msk|macro|TSC_IOSCR_G4_IO2_Msk
DECL|TSC_IOSCR_G4_IO2_Pos|macro|TSC_IOSCR_G4_IO2_Pos
DECL|TSC_IOSCR_G4_IO2|macro|TSC_IOSCR_G4_IO2
DECL|TSC_IOSCR_G4_IO3_Msk|macro|TSC_IOSCR_G4_IO3_Msk
DECL|TSC_IOSCR_G4_IO3_Pos|macro|TSC_IOSCR_G4_IO3_Pos
DECL|TSC_IOSCR_G4_IO3|macro|TSC_IOSCR_G4_IO3
DECL|TSC_IOSCR_G4_IO4_Msk|macro|TSC_IOSCR_G4_IO4_Msk
DECL|TSC_IOSCR_G4_IO4_Pos|macro|TSC_IOSCR_G4_IO4_Pos
DECL|TSC_IOSCR_G4_IO4|macro|TSC_IOSCR_G4_IO4
DECL|TSC_IOSCR_G5_IO1_Msk|macro|TSC_IOSCR_G5_IO1_Msk
DECL|TSC_IOSCR_G5_IO1_Pos|macro|TSC_IOSCR_G5_IO1_Pos
DECL|TSC_IOSCR_G5_IO1|macro|TSC_IOSCR_G5_IO1
DECL|TSC_IOSCR_G5_IO2_Msk|macro|TSC_IOSCR_G5_IO2_Msk
DECL|TSC_IOSCR_G5_IO2_Pos|macro|TSC_IOSCR_G5_IO2_Pos
DECL|TSC_IOSCR_G5_IO2|macro|TSC_IOSCR_G5_IO2
DECL|TSC_IOSCR_G5_IO3_Msk|macro|TSC_IOSCR_G5_IO3_Msk
DECL|TSC_IOSCR_G5_IO3_Pos|macro|TSC_IOSCR_G5_IO3_Pos
DECL|TSC_IOSCR_G5_IO3|macro|TSC_IOSCR_G5_IO3
DECL|TSC_IOSCR_G5_IO4_Msk|macro|TSC_IOSCR_G5_IO4_Msk
DECL|TSC_IOSCR_G5_IO4_Pos|macro|TSC_IOSCR_G5_IO4_Pos
DECL|TSC_IOSCR_G5_IO4|macro|TSC_IOSCR_G5_IO4
DECL|TSC_IOSCR_G6_IO1_Msk|macro|TSC_IOSCR_G6_IO1_Msk
DECL|TSC_IOSCR_G6_IO1_Pos|macro|TSC_IOSCR_G6_IO1_Pos
DECL|TSC_IOSCR_G6_IO1|macro|TSC_IOSCR_G6_IO1
DECL|TSC_IOSCR_G6_IO2_Msk|macro|TSC_IOSCR_G6_IO2_Msk
DECL|TSC_IOSCR_G6_IO2_Pos|macro|TSC_IOSCR_G6_IO2_Pos
DECL|TSC_IOSCR_G6_IO2|macro|TSC_IOSCR_G6_IO2
DECL|TSC_IOSCR_G6_IO3_Msk|macro|TSC_IOSCR_G6_IO3_Msk
DECL|TSC_IOSCR_G6_IO3_Pos|macro|TSC_IOSCR_G6_IO3_Pos
DECL|TSC_IOSCR_G6_IO3|macro|TSC_IOSCR_G6_IO3
DECL|TSC_IOSCR_G6_IO4_Msk|macro|TSC_IOSCR_G6_IO4_Msk
DECL|TSC_IOSCR_G6_IO4_Pos|macro|TSC_IOSCR_G6_IO4_Pos
DECL|TSC_IOSCR_G6_IO4|macro|TSC_IOSCR_G6_IO4
DECL|TSC_IOSCR_G7_IO1_Msk|macro|TSC_IOSCR_G7_IO1_Msk
DECL|TSC_IOSCR_G7_IO1_Pos|macro|TSC_IOSCR_G7_IO1_Pos
DECL|TSC_IOSCR_G7_IO1|macro|TSC_IOSCR_G7_IO1
DECL|TSC_IOSCR_G7_IO2_Msk|macro|TSC_IOSCR_G7_IO2_Msk
DECL|TSC_IOSCR_G7_IO2_Pos|macro|TSC_IOSCR_G7_IO2_Pos
DECL|TSC_IOSCR_G7_IO2|macro|TSC_IOSCR_G7_IO2
DECL|TSC_IOSCR_G7_IO3_Msk|macro|TSC_IOSCR_G7_IO3_Msk
DECL|TSC_IOSCR_G7_IO3_Pos|macro|TSC_IOSCR_G7_IO3_Pos
DECL|TSC_IOSCR_G7_IO3|macro|TSC_IOSCR_G7_IO3
DECL|TSC_IOSCR_G7_IO4_Msk|macro|TSC_IOSCR_G7_IO4_Msk
DECL|TSC_IOSCR_G7_IO4_Pos|macro|TSC_IOSCR_G7_IO4_Pos
DECL|TSC_IOSCR_G7_IO4|macro|TSC_IOSCR_G7_IO4
DECL|TSC_IRQn|enumerator|TSC_IRQn = 77, /*!< Touch Sense Controller global interrupt */
DECL|TSC_ISR_EOAF_Msk|macro|TSC_ISR_EOAF_Msk
DECL|TSC_ISR_EOAF_Pos|macro|TSC_ISR_EOAF_Pos
DECL|TSC_ISR_EOAF|macro|TSC_ISR_EOAF
DECL|TSC_ISR_MCEF_Msk|macro|TSC_ISR_MCEF_Msk
DECL|TSC_ISR_MCEF_Pos|macro|TSC_ISR_MCEF_Pos
DECL|TSC_ISR_MCEF|macro|TSC_ISR_MCEF
DECL|TSC_TypeDef|typedef|} TSC_TypeDef;
DECL|TSC|macro|TSC
DECL|TSDR|member|__IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
DECL|TSR|member|__IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
DECL|TSSSR|member|__IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
DECL|TSTR|member|__IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
DECL|TXCRCR|member|__IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */
DECL|TXDR|member|__IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */
DECL|UID_BASE|macro|UID_BASE
DECL|USART1_BASE|macro|USART1_BASE
DECL|USART1_IRQn|enumerator|USART1_IRQn = 37, /*!< USART1 global Interrupt */
DECL|USART1|macro|USART1
DECL|USART2_BASE|macro|USART2_BASE
DECL|USART2_IRQn|enumerator|USART2_IRQn = 38, /*!< USART2 global Interrupt */
DECL|USART2|macro|USART2
DECL|USART_BRR_DIV_FRACTION_Msk|macro|USART_BRR_DIV_FRACTION_Msk
DECL|USART_BRR_DIV_FRACTION_Pos|macro|USART_BRR_DIV_FRACTION_Pos
DECL|USART_BRR_DIV_FRACTION|macro|USART_BRR_DIV_FRACTION
DECL|USART_BRR_DIV_MANTISSA_Msk|macro|USART_BRR_DIV_MANTISSA_Msk
DECL|USART_BRR_DIV_MANTISSA_Pos|macro|USART_BRR_DIV_MANTISSA_Pos
DECL|USART_BRR_DIV_MANTISSA|macro|USART_BRR_DIV_MANTISSA
DECL|USART_CR1_CMIE_Msk|macro|USART_CR1_CMIE_Msk
DECL|USART_CR1_CMIE_Pos|macro|USART_CR1_CMIE_Pos
DECL|USART_CR1_CMIE|macro|USART_CR1_CMIE
DECL|USART_CR1_DEAT_0|macro|USART_CR1_DEAT_0
DECL|USART_CR1_DEAT_1|macro|USART_CR1_DEAT_1
DECL|USART_CR1_DEAT_2|macro|USART_CR1_DEAT_2
DECL|USART_CR1_DEAT_3|macro|USART_CR1_DEAT_3
DECL|USART_CR1_DEAT_4|macro|USART_CR1_DEAT_4
DECL|USART_CR1_DEAT_Msk|macro|USART_CR1_DEAT_Msk
DECL|USART_CR1_DEAT_Pos|macro|USART_CR1_DEAT_Pos
DECL|USART_CR1_DEAT|macro|USART_CR1_DEAT
DECL|USART_CR1_DEDT_0|macro|USART_CR1_DEDT_0
DECL|USART_CR1_DEDT_1|macro|USART_CR1_DEDT_1
DECL|USART_CR1_DEDT_2|macro|USART_CR1_DEDT_2
DECL|USART_CR1_DEDT_3|macro|USART_CR1_DEDT_3
DECL|USART_CR1_DEDT_4|macro|USART_CR1_DEDT_4
DECL|USART_CR1_DEDT_Msk|macro|USART_CR1_DEDT_Msk
DECL|USART_CR1_DEDT_Pos|macro|USART_CR1_DEDT_Pos
DECL|USART_CR1_DEDT|macro|USART_CR1_DEDT
DECL|USART_CR1_EOBIE_Msk|macro|USART_CR1_EOBIE_Msk
DECL|USART_CR1_EOBIE_Pos|macro|USART_CR1_EOBIE_Pos
DECL|USART_CR1_EOBIE|macro|USART_CR1_EOBIE
DECL|USART_CR1_IDLEIE_Msk|macro|USART_CR1_IDLEIE_Msk
DECL|USART_CR1_IDLEIE_Pos|macro|USART_CR1_IDLEIE_Pos
DECL|USART_CR1_IDLEIE|macro|USART_CR1_IDLEIE
DECL|USART_CR1_M0_Msk|macro|USART_CR1_M0_Msk
DECL|USART_CR1_M0_Pos|macro|USART_CR1_M0_Pos
DECL|USART_CR1_M0|macro|USART_CR1_M0
DECL|USART_CR1_M1_Msk|macro|USART_CR1_M1_Msk
DECL|USART_CR1_M1_Pos|macro|USART_CR1_M1_Pos
DECL|USART_CR1_M1|macro|USART_CR1_M1
DECL|USART_CR1_MME_Msk|macro|USART_CR1_MME_Msk
DECL|USART_CR1_MME_Pos|macro|USART_CR1_MME_Pos
DECL|USART_CR1_MME|macro|USART_CR1_MME
DECL|USART_CR1_M_Msk|macro|USART_CR1_M_Msk
DECL|USART_CR1_M_Pos|macro|USART_CR1_M_Pos
DECL|USART_CR1_M|macro|USART_CR1_M
DECL|USART_CR1_OVER8_Msk|macro|USART_CR1_OVER8_Msk
DECL|USART_CR1_OVER8_Pos|macro|USART_CR1_OVER8_Pos
DECL|USART_CR1_OVER8|macro|USART_CR1_OVER8
DECL|USART_CR1_PCE_Msk|macro|USART_CR1_PCE_Msk
DECL|USART_CR1_PCE_Pos|macro|USART_CR1_PCE_Pos
DECL|USART_CR1_PCE|macro|USART_CR1_PCE
DECL|USART_CR1_PEIE_Msk|macro|USART_CR1_PEIE_Msk
DECL|USART_CR1_PEIE_Pos|macro|USART_CR1_PEIE_Pos
DECL|USART_CR1_PEIE|macro|USART_CR1_PEIE
DECL|USART_CR1_PS_Msk|macro|USART_CR1_PS_Msk
DECL|USART_CR1_PS_Pos|macro|USART_CR1_PS_Pos
DECL|USART_CR1_PS|macro|USART_CR1_PS
DECL|USART_CR1_RE_Msk|macro|USART_CR1_RE_Msk
DECL|USART_CR1_RE_Pos|macro|USART_CR1_RE_Pos
DECL|USART_CR1_RE|macro|USART_CR1_RE
DECL|USART_CR1_RTOIE_Msk|macro|USART_CR1_RTOIE_Msk
DECL|USART_CR1_RTOIE_Pos|macro|USART_CR1_RTOIE_Pos
DECL|USART_CR1_RTOIE|macro|USART_CR1_RTOIE
DECL|USART_CR1_RXNEIE_Msk|macro|USART_CR1_RXNEIE_Msk
DECL|USART_CR1_RXNEIE_Pos|macro|USART_CR1_RXNEIE_Pos
DECL|USART_CR1_RXNEIE|macro|USART_CR1_RXNEIE
DECL|USART_CR1_TCIE_Msk|macro|USART_CR1_TCIE_Msk
DECL|USART_CR1_TCIE_Pos|macro|USART_CR1_TCIE_Pos
DECL|USART_CR1_TCIE|macro|USART_CR1_TCIE
DECL|USART_CR1_TE_Msk|macro|USART_CR1_TE_Msk
DECL|USART_CR1_TE_Pos|macro|USART_CR1_TE_Pos
DECL|USART_CR1_TE|macro|USART_CR1_TE
DECL|USART_CR1_TXEIE_Msk|macro|USART_CR1_TXEIE_Msk
DECL|USART_CR1_TXEIE_Pos|macro|USART_CR1_TXEIE_Pos
DECL|USART_CR1_TXEIE|macro|USART_CR1_TXEIE
DECL|USART_CR1_UESM_Msk|macro|USART_CR1_UESM_Msk
DECL|USART_CR1_UESM_Pos|macro|USART_CR1_UESM_Pos
DECL|USART_CR1_UESM|macro|USART_CR1_UESM
DECL|USART_CR1_UE_Msk|macro|USART_CR1_UE_Msk
DECL|USART_CR1_UE_Pos|macro|USART_CR1_UE_Pos
DECL|USART_CR1_UE|macro|USART_CR1_UE
DECL|USART_CR1_WAKE_Msk|macro|USART_CR1_WAKE_Msk
DECL|USART_CR1_WAKE_Pos|macro|USART_CR1_WAKE_Pos
DECL|USART_CR1_WAKE|macro|USART_CR1_WAKE
DECL|USART_CR2_ABREN_Msk|macro|USART_CR2_ABREN_Msk
DECL|USART_CR2_ABREN_Pos|macro|USART_CR2_ABREN_Pos
DECL|USART_CR2_ABREN|macro|USART_CR2_ABREN
DECL|USART_CR2_ABRMODE_0|macro|USART_CR2_ABRMODE_0
DECL|USART_CR2_ABRMODE_1|macro|USART_CR2_ABRMODE_1
DECL|USART_CR2_ABRMODE_Msk|macro|USART_CR2_ABRMODE_Msk
DECL|USART_CR2_ABRMODE_Pos|macro|USART_CR2_ABRMODE_Pos
DECL|USART_CR2_ABRMODE|macro|USART_CR2_ABRMODE
DECL|USART_CR2_ADDM7_Msk|macro|USART_CR2_ADDM7_Msk
DECL|USART_CR2_ADDM7_Pos|macro|USART_CR2_ADDM7_Pos
DECL|USART_CR2_ADDM7|macro|USART_CR2_ADDM7
DECL|USART_CR2_ADD_Msk|macro|USART_CR2_ADD_Msk
DECL|USART_CR2_ADD_Pos|macro|USART_CR2_ADD_Pos
DECL|USART_CR2_ADD|macro|USART_CR2_ADD
DECL|USART_CR2_CLKEN_Msk|macro|USART_CR2_CLKEN_Msk
DECL|USART_CR2_CLKEN_Pos|macro|USART_CR2_CLKEN_Pos
DECL|USART_CR2_CLKEN|macro|USART_CR2_CLKEN
DECL|USART_CR2_CPHA_Msk|macro|USART_CR2_CPHA_Msk
DECL|USART_CR2_CPHA_Pos|macro|USART_CR2_CPHA_Pos
DECL|USART_CR2_CPHA|macro|USART_CR2_CPHA
DECL|USART_CR2_CPOL_Msk|macro|USART_CR2_CPOL_Msk
DECL|USART_CR2_CPOL_Pos|macro|USART_CR2_CPOL_Pos
DECL|USART_CR2_CPOL|macro|USART_CR2_CPOL
DECL|USART_CR2_DATAINV_Msk|macro|USART_CR2_DATAINV_Msk
DECL|USART_CR2_DATAINV_Pos|macro|USART_CR2_DATAINV_Pos
DECL|USART_CR2_DATAINV|macro|USART_CR2_DATAINV
DECL|USART_CR2_LBCL_Msk|macro|USART_CR2_LBCL_Msk
DECL|USART_CR2_LBCL_Pos|macro|USART_CR2_LBCL_Pos
DECL|USART_CR2_LBCL|macro|USART_CR2_LBCL
DECL|USART_CR2_LBDIE_Msk|macro|USART_CR2_LBDIE_Msk
DECL|USART_CR2_LBDIE_Pos|macro|USART_CR2_LBDIE_Pos
DECL|USART_CR2_LBDIE|macro|USART_CR2_LBDIE
DECL|USART_CR2_LBDL_Msk|macro|USART_CR2_LBDL_Msk
DECL|USART_CR2_LBDL_Pos|macro|USART_CR2_LBDL_Pos
DECL|USART_CR2_LBDL|macro|USART_CR2_LBDL
DECL|USART_CR2_LINEN_Msk|macro|USART_CR2_LINEN_Msk
DECL|USART_CR2_LINEN_Pos|macro|USART_CR2_LINEN_Pos
DECL|USART_CR2_LINEN|macro|USART_CR2_LINEN
DECL|USART_CR2_MSBFIRST_Msk|macro|USART_CR2_MSBFIRST_Msk
DECL|USART_CR2_MSBFIRST_Pos|macro|USART_CR2_MSBFIRST_Pos
DECL|USART_CR2_MSBFIRST|macro|USART_CR2_MSBFIRST
DECL|USART_CR2_RTOEN_Msk|macro|USART_CR2_RTOEN_Msk
DECL|USART_CR2_RTOEN_Pos|macro|USART_CR2_RTOEN_Pos
DECL|USART_CR2_RTOEN|macro|USART_CR2_RTOEN
DECL|USART_CR2_RXINV_Msk|macro|USART_CR2_RXINV_Msk
DECL|USART_CR2_RXINV_Pos|macro|USART_CR2_RXINV_Pos
DECL|USART_CR2_RXINV|macro|USART_CR2_RXINV
DECL|USART_CR2_STOP_0|macro|USART_CR2_STOP_0
DECL|USART_CR2_STOP_1|macro|USART_CR2_STOP_1
DECL|USART_CR2_STOP_Msk|macro|USART_CR2_STOP_Msk
DECL|USART_CR2_STOP_Pos|macro|USART_CR2_STOP_Pos
DECL|USART_CR2_STOP|macro|USART_CR2_STOP
DECL|USART_CR2_SWAP_Msk|macro|USART_CR2_SWAP_Msk
DECL|USART_CR2_SWAP_Pos|macro|USART_CR2_SWAP_Pos
DECL|USART_CR2_SWAP|macro|USART_CR2_SWAP
DECL|USART_CR2_TXINV_Msk|macro|USART_CR2_TXINV_Msk
DECL|USART_CR2_TXINV_Pos|macro|USART_CR2_TXINV_Pos
DECL|USART_CR2_TXINV|macro|USART_CR2_TXINV
DECL|USART_CR3_CTSE_Msk|macro|USART_CR3_CTSE_Msk
DECL|USART_CR3_CTSE_Pos|macro|USART_CR3_CTSE_Pos
DECL|USART_CR3_CTSE|macro|USART_CR3_CTSE
DECL|USART_CR3_CTSIE_Msk|macro|USART_CR3_CTSIE_Msk
DECL|USART_CR3_CTSIE_Pos|macro|USART_CR3_CTSIE_Pos
DECL|USART_CR3_CTSIE|macro|USART_CR3_CTSIE
DECL|USART_CR3_DDRE_Msk|macro|USART_CR3_DDRE_Msk
DECL|USART_CR3_DDRE_Pos|macro|USART_CR3_DDRE_Pos
DECL|USART_CR3_DDRE|macro|USART_CR3_DDRE
DECL|USART_CR3_DEM_Msk|macro|USART_CR3_DEM_Msk
DECL|USART_CR3_DEM_Pos|macro|USART_CR3_DEM_Pos
DECL|USART_CR3_DEM|macro|USART_CR3_DEM
DECL|USART_CR3_DEP_Msk|macro|USART_CR3_DEP_Msk
DECL|USART_CR3_DEP_Pos|macro|USART_CR3_DEP_Pos
DECL|USART_CR3_DEP|macro|USART_CR3_DEP
DECL|USART_CR3_DMAR_Msk|macro|USART_CR3_DMAR_Msk
DECL|USART_CR3_DMAR_Pos|macro|USART_CR3_DMAR_Pos
DECL|USART_CR3_DMAR|macro|USART_CR3_DMAR
DECL|USART_CR3_DMAT_Msk|macro|USART_CR3_DMAT_Msk
DECL|USART_CR3_DMAT_Pos|macro|USART_CR3_DMAT_Pos
DECL|USART_CR3_DMAT|macro|USART_CR3_DMAT
DECL|USART_CR3_EIE_Msk|macro|USART_CR3_EIE_Msk
DECL|USART_CR3_EIE_Pos|macro|USART_CR3_EIE_Pos
DECL|USART_CR3_EIE|macro|USART_CR3_EIE
DECL|USART_CR3_HDSEL_Msk|macro|USART_CR3_HDSEL_Msk
DECL|USART_CR3_HDSEL_Pos|macro|USART_CR3_HDSEL_Pos
DECL|USART_CR3_HDSEL|macro|USART_CR3_HDSEL
DECL|USART_CR3_IREN_Msk|macro|USART_CR3_IREN_Msk
DECL|USART_CR3_IREN_Pos|macro|USART_CR3_IREN_Pos
DECL|USART_CR3_IREN|macro|USART_CR3_IREN
DECL|USART_CR3_IRLP_Msk|macro|USART_CR3_IRLP_Msk
DECL|USART_CR3_IRLP_Pos|macro|USART_CR3_IRLP_Pos
DECL|USART_CR3_IRLP|macro|USART_CR3_IRLP
DECL|USART_CR3_NACK_Msk|macro|USART_CR3_NACK_Msk
DECL|USART_CR3_NACK_Pos|macro|USART_CR3_NACK_Pos
DECL|USART_CR3_NACK|macro|USART_CR3_NACK
DECL|USART_CR3_ONEBIT_Msk|macro|USART_CR3_ONEBIT_Msk
DECL|USART_CR3_ONEBIT_Pos|macro|USART_CR3_ONEBIT_Pos
DECL|USART_CR3_ONEBIT|macro|USART_CR3_ONEBIT
DECL|USART_CR3_OVRDIS_Msk|macro|USART_CR3_OVRDIS_Msk
DECL|USART_CR3_OVRDIS_Pos|macro|USART_CR3_OVRDIS_Pos
DECL|USART_CR3_OVRDIS|macro|USART_CR3_OVRDIS
DECL|USART_CR3_RTSE_Msk|macro|USART_CR3_RTSE_Msk
DECL|USART_CR3_RTSE_Pos|macro|USART_CR3_RTSE_Pos
DECL|USART_CR3_RTSE|macro|USART_CR3_RTSE
DECL|USART_CR3_SCARCNT_0|macro|USART_CR3_SCARCNT_0
DECL|USART_CR3_SCARCNT_1|macro|USART_CR3_SCARCNT_1
DECL|USART_CR3_SCARCNT_2|macro|USART_CR3_SCARCNT_2
DECL|USART_CR3_SCARCNT_Msk|macro|USART_CR3_SCARCNT_Msk
DECL|USART_CR3_SCARCNT_Pos|macro|USART_CR3_SCARCNT_Pos
DECL|USART_CR3_SCARCNT|macro|USART_CR3_SCARCNT
DECL|USART_CR3_SCEN_Msk|macro|USART_CR3_SCEN_Msk
DECL|USART_CR3_SCEN_Pos|macro|USART_CR3_SCEN_Pos
DECL|USART_CR3_SCEN|macro|USART_CR3_SCEN
DECL|USART_CR3_TCBGTIE_Msk|macro|USART_CR3_TCBGTIE_Msk
DECL|USART_CR3_TCBGTIE_Pos|macro|USART_CR3_TCBGTIE_Pos
DECL|USART_CR3_TCBGTIE|macro|USART_CR3_TCBGTIE
DECL|USART_CR3_WUFIE_Msk|macro|USART_CR3_WUFIE_Msk
DECL|USART_CR3_WUFIE_Pos|macro|USART_CR3_WUFIE_Pos
DECL|USART_CR3_WUFIE|macro|USART_CR3_WUFIE
DECL|USART_CR3_WUS_0|macro|USART_CR3_WUS_0
DECL|USART_CR3_WUS_1|macro|USART_CR3_WUS_1
DECL|USART_CR3_WUS_Msk|macro|USART_CR3_WUS_Msk
DECL|USART_CR3_WUS_Pos|macro|USART_CR3_WUS_Pos
DECL|USART_CR3_WUS|macro|USART_CR3_WUS
DECL|USART_GTPR_GT_Msk|macro|USART_GTPR_GT_Msk
DECL|USART_GTPR_GT_Pos|macro|USART_GTPR_GT_Pos
DECL|USART_GTPR_GT|macro|USART_GTPR_GT
DECL|USART_GTPR_PSC_Msk|macro|USART_GTPR_PSC_Msk
DECL|USART_GTPR_PSC_Pos|macro|USART_GTPR_PSC_Pos
DECL|USART_GTPR_PSC|macro|USART_GTPR_PSC
DECL|USART_ICR_CMCF_Msk|macro|USART_ICR_CMCF_Msk
DECL|USART_ICR_CMCF_Pos|macro|USART_ICR_CMCF_Pos
DECL|USART_ICR_CMCF|macro|USART_ICR_CMCF
DECL|USART_ICR_CTSCF_Msk|macro|USART_ICR_CTSCF_Msk
DECL|USART_ICR_CTSCF_Pos|macro|USART_ICR_CTSCF_Pos
DECL|USART_ICR_CTSCF|macro|USART_ICR_CTSCF
DECL|USART_ICR_EOBCF_Msk|macro|USART_ICR_EOBCF_Msk
DECL|USART_ICR_EOBCF_Pos|macro|USART_ICR_EOBCF_Pos
DECL|USART_ICR_EOBCF|macro|USART_ICR_EOBCF
DECL|USART_ICR_FECF_Msk|macro|USART_ICR_FECF_Msk
DECL|USART_ICR_FECF_Pos|macro|USART_ICR_FECF_Pos
DECL|USART_ICR_FECF|macro|USART_ICR_FECF
DECL|USART_ICR_IDLECF_Msk|macro|USART_ICR_IDLECF_Msk
DECL|USART_ICR_IDLECF_Pos|macro|USART_ICR_IDLECF_Pos
DECL|USART_ICR_IDLECF|macro|USART_ICR_IDLECF
DECL|USART_ICR_LBDCF_Msk|macro|USART_ICR_LBDCF_Msk
DECL|USART_ICR_LBDCF_Pos|macro|USART_ICR_LBDCF_Pos
DECL|USART_ICR_LBDCF|macro|USART_ICR_LBDCF
DECL|USART_ICR_NCF_Msk|macro|USART_ICR_NCF_Msk
DECL|USART_ICR_NCF_Pos|macro|USART_ICR_NCF_Pos
DECL|USART_ICR_NCF|macro|USART_ICR_NCF
DECL|USART_ICR_NECF_Msk|macro|USART_ICR_NECF_Msk
DECL|USART_ICR_NECF_Pos|macro|USART_ICR_NECF_Pos
DECL|USART_ICR_NECF|macro|USART_ICR_NECF
DECL|USART_ICR_ORECF_Msk|macro|USART_ICR_ORECF_Msk
DECL|USART_ICR_ORECF_Pos|macro|USART_ICR_ORECF_Pos
DECL|USART_ICR_ORECF|macro|USART_ICR_ORECF
DECL|USART_ICR_PECF_Msk|macro|USART_ICR_PECF_Msk
DECL|USART_ICR_PECF_Pos|macro|USART_ICR_PECF_Pos
DECL|USART_ICR_PECF|macro|USART_ICR_PECF
DECL|USART_ICR_RTOCF_Msk|macro|USART_ICR_RTOCF_Msk
DECL|USART_ICR_RTOCF_Pos|macro|USART_ICR_RTOCF_Pos
DECL|USART_ICR_RTOCF|macro|USART_ICR_RTOCF
DECL|USART_ICR_TCBGTCF_Msk|macro|USART_ICR_TCBGTCF_Msk
DECL|USART_ICR_TCBGTCF_Pos|macro|USART_ICR_TCBGTCF_Pos
DECL|USART_ICR_TCBGTCF|macro|USART_ICR_TCBGTCF
DECL|USART_ICR_TCCF_Msk|macro|USART_ICR_TCCF_Msk
DECL|USART_ICR_TCCF_Pos|macro|USART_ICR_TCCF_Pos
DECL|USART_ICR_TCCF|macro|USART_ICR_TCCF
DECL|USART_ICR_WUCF_Msk|macro|USART_ICR_WUCF_Msk
DECL|USART_ICR_WUCF_Pos|macro|USART_ICR_WUCF_Pos
DECL|USART_ICR_WUCF|macro|USART_ICR_WUCF
DECL|USART_ISR_ABRE_Msk|macro|USART_ISR_ABRE_Msk
DECL|USART_ISR_ABRE_Pos|macro|USART_ISR_ABRE_Pos
DECL|USART_ISR_ABRE|macro|USART_ISR_ABRE
DECL|USART_ISR_ABRF_Msk|macro|USART_ISR_ABRF_Msk
DECL|USART_ISR_ABRF_Pos|macro|USART_ISR_ABRF_Pos
DECL|USART_ISR_ABRF|macro|USART_ISR_ABRF
DECL|USART_ISR_BUSY_Msk|macro|USART_ISR_BUSY_Msk
DECL|USART_ISR_BUSY_Pos|macro|USART_ISR_BUSY_Pos
DECL|USART_ISR_BUSY|macro|USART_ISR_BUSY
DECL|USART_ISR_CMF_Msk|macro|USART_ISR_CMF_Msk
DECL|USART_ISR_CMF_Pos|macro|USART_ISR_CMF_Pos
DECL|USART_ISR_CMF|macro|USART_ISR_CMF
DECL|USART_ISR_CTSIF_Msk|macro|USART_ISR_CTSIF_Msk
DECL|USART_ISR_CTSIF_Pos|macro|USART_ISR_CTSIF_Pos
DECL|USART_ISR_CTSIF|macro|USART_ISR_CTSIF
DECL|USART_ISR_CTS_Msk|macro|USART_ISR_CTS_Msk
DECL|USART_ISR_CTS_Pos|macro|USART_ISR_CTS_Pos
DECL|USART_ISR_CTS|macro|USART_ISR_CTS
DECL|USART_ISR_EOBF_Msk|macro|USART_ISR_EOBF_Msk
DECL|USART_ISR_EOBF_Pos|macro|USART_ISR_EOBF_Pos
DECL|USART_ISR_EOBF|macro|USART_ISR_EOBF
DECL|USART_ISR_FE_Msk|macro|USART_ISR_FE_Msk
DECL|USART_ISR_FE_Pos|macro|USART_ISR_FE_Pos
DECL|USART_ISR_FE|macro|USART_ISR_FE
DECL|USART_ISR_IDLE_Msk|macro|USART_ISR_IDLE_Msk
DECL|USART_ISR_IDLE_Pos|macro|USART_ISR_IDLE_Pos
DECL|USART_ISR_IDLE|macro|USART_ISR_IDLE
DECL|USART_ISR_LBDF_Msk|macro|USART_ISR_LBDF_Msk
DECL|USART_ISR_LBDF_Pos|macro|USART_ISR_LBDF_Pos
DECL|USART_ISR_LBDF|macro|USART_ISR_LBDF
DECL|USART_ISR_NE_Msk|macro|USART_ISR_NE_Msk
DECL|USART_ISR_NE_Pos|macro|USART_ISR_NE_Pos
DECL|USART_ISR_NE|macro|USART_ISR_NE
DECL|USART_ISR_ORE_Msk|macro|USART_ISR_ORE_Msk
DECL|USART_ISR_ORE_Pos|macro|USART_ISR_ORE_Pos
DECL|USART_ISR_ORE|macro|USART_ISR_ORE
DECL|USART_ISR_PE_Msk|macro|USART_ISR_PE_Msk
DECL|USART_ISR_PE_Pos|macro|USART_ISR_PE_Pos
DECL|USART_ISR_PE|macro|USART_ISR_PE
DECL|USART_ISR_REACK_Msk|macro|USART_ISR_REACK_Msk
DECL|USART_ISR_REACK_Pos|macro|USART_ISR_REACK_Pos
DECL|USART_ISR_REACK|macro|USART_ISR_REACK
DECL|USART_ISR_RTOF_Msk|macro|USART_ISR_RTOF_Msk
DECL|USART_ISR_RTOF_Pos|macro|USART_ISR_RTOF_Pos
DECL|USART_ISR_RTOF|macro|USART_ISR_RTOF
DECL|USART_ISR_RWU_Msk|macro|USART_ISR_RWU_Msk
DECL|USART_ISR_RWU_Pos|macro|USART_ISR_RWU_Pos
DECL|USART_ISR_RWU|macro|USART_ISR_RWU
DECL|USART_ISR_RXNE_Msk|macro|USART_ISR_RXNE_Msk
DECL|USART_ISR_RXNE_Pos|macro|USART_ISR_RXNE_Pos
DECL|USART_ISR_RXNE|macro|USART_ISR_RXNE
DECL|USART_ISR_SBKF_Msk|macro|USART_ISR_SBKF_Msk
DECL|USART_ISR_SBKF_Pos|macro|USART_ISR_SBKF_Pos
DECL|USART_ISR_SBKF|macro|USART_ISR_SBKF
DECL|USART_ISR_TCBGT_Msk|macro|USART_ISR_TCBGT_Msk
DECL|USART_ISR_TCBGT_Pos|macro|USART_ISR_TCBGT_Pos
DECL|USART_ISR_TCBGT|macro|USART_ISR_TCBGT
DECL|USART_ISR_TC_Msk|macro|USART_ISR_TC_Msk
DECL|USART_ISR_TC_Pos|macro|USART_ISR_TC_Pos
DECL|USART_ISR_TC|macro|USART_ISR_TC
DECL|USART_ISR_TEACK_Msk|macro|USART_ISR_TEACK_Msk
DECL|USART_ISR_TEACK_Pos|macro|USART_ISR_TEACK_Pos
DECL|USART_ISR_TEACK|macro|USART_ISR_TEACK
DECL|USART_ISR_TXE_Msk|macro|USART_ISR_TXE_Msk
DECL|USART_ISR_TXE_Pos|macro|USART_ISR_TXE_Pos
DECL|USART_ISR_TXE|macro|USART_ISR_TXE
DECL|USART_ISR_WUF_Msk|macro|USART_ISR_WUF_Msk
DECL|USART_ISR_WUF_Pos|macro|USART_ISR_WUF_Pos
DECL|USART_ISR_WUF|macro|USART_ISR_WUF
DECL|USART_RDR_RDR_Msk|macro|USART_RDR_RDR_Msk
DECL|USART_RDR_RDR_Pos|macro|USART_RDR_RDR_Pos
DECL|USART_RDR_RDR|macro|USART_RDR_RDR
DECL|USART_RQR_ABRRQ_Msk|macro|USART_RQR_ABRRQ_Msk
DECL|USART_RQR_ABRRQ_Pos|macro|USART_RQR_ABRRQ_Pos
DECL|USART_RQR_ABRRQ|macro|USART_RQR_ABRRQ
DECL|USART_RQR_MMRQ_Msk|macro|USART_RQR_MMRQ_Msk
DECL|USART_RQR_MMRQ_Pos|macro|USART_RQR_MMRQ_Pos
DECL|USART_RQR_MMRQ|macro|USART_RQR_MMRQ
DECL|USART_RQR_RXFRQ_Msk|macro|USART_RQR_RXFRQ_Msk
DECL|USART_RQR_RXFRQ_Pos|macro|USART_RQR_RXFRQ_Pos
DECL|USART_RQR_RXFRQ|macro|USART_RQR_RXFRQ
DECL|USART_RQR_SBKRQ_Msk|macro|USART_RQR_SBKRQ_Msk
DECL|USART_RQR_SBKRQ_Pos|macro|USART_RQR_SBKRQ_Pos
DECL|USART_RQR_SBKRQ|macro|USART_RQR_SBKRQ
DECL|USART_RQR_TXFRQ_Msk|macro|USART_RQR_TXFRQ_Msk
DECL|USART_RQR_TXFRQ_Pos|macro|USART_RQR_TXFRQ_Pos
DECL|USART_RQR_TXFRQ|macro|USART_RQR_TXFRQ
DECL|USART_RTOR_BLEN_Msk|macro|USART_RTOR_BLEN_Msk
DECL|USART_RTOR_BLEN_Pos|macro|USART_RTOR_BLEN_Pos
DECL|USART_RTOR_BLEN|macro|USART_RTOR_BLEN
DECL|USART_RTOR_RTO_Msk|macro|USART_RTOR_RTO_Msk
DECL|USART_RTOR_RTO_Pos|macro|USART_RTOR_RTO_Pos
DECL|USART_RTOR_RTO|macro|USART_RTOR_RTO
DECL|USART_TCBGT_SUPPORT|macro|USART_TCBGT_SUPPORT
DECL|USART_TDR_TDR_Msk|macro|USART_TDR_TDR_Msk
DECL|USART_TDR_TDR_Pos|macro|USART_TDR_TDR_Pos
DECL|USART_TDR_TDR|macro|USART_TDR_TDR
DECL|USART_TypeDef|typedef|} USART_TypeDef;
DECL|USB_ADDR0_RX_ADDR0_RX_Msk|macro|USB_ADDR0_RX_ADDR0_RX_Msk
DECL|USB_ADDR0_RX_ADDR0_RX_Pos|macro|USB_ADDR0_RX_ADDR0_RX_Pos
DECL|USB_ADDR0_RX_ADDR0_RX|macro|USB_ADDR0_RX_ADDR0_RX
DECL|USB_ADDR0_TX_ADDR0_TX_Msk|macro|USB_ADDR0_TX_ADDR0_TX_Msk
DECL|USB_ADDR0_TX_ADDR0_TX_Pos|macro|USB_ADDR0_TX_ADDR0_TX_Pos
DECL|USB_ADDR0_TX_ADDR0_TX|macro|USB_ADDR0_TX_ADDR0_TX
DECL|USB_ADDR1_RX_ADDR1_RX_Msk|macro|USB_ADDR1_RX_ADDR1_RX_Msk
DECL|USB_ADDR1_RX_ADDR1_RX_Pos|macro|USB_ADDR1_RX_ADDR1_RX_Pos
DECL|USB_ADDR1_RX_ADDR1_RX|macro|USB_ADDR1_RX_ADDR1_RX
DECL|USB_ADDR1_TX_ADDR1_TX_Msk|macro|USB_ADDR1_TX_ADDR1_TX_Msk
DECL|USB_ADDR1_TX_ADDR1_TX_Pos|macro|USB_ADDR1_TX_ADDR1_TX_Pos
DECL|USB_ADDR1_TX_ADDR1_TX|macro|USB_ADDR1_TX_ADDR1_TX
DECL|USB_ADDR2_RX_ADDR2_RX_Msk|macro|USB_ADDR2_RX_ADDR2_RX_Msk
DECL|USB_ADDR2_RX_ADDR2_RX_Pos|macro|USB_ADDR2_RX_ADDR2_RX_Pos
DECL|USB_ADDR2_RX_ADDR2_RX|macro|USB_ADDR2_RX_ADDR2_RX
DECL|USB_ADDR2_TX_ADDR2_TX_Msk|macro|USB_ADDR2_TX_ADDR2_TX_Msk
DECL|USB_ADDR2_TX_ADDR2_TX_Pos|macro|USB_ADDR2_TX_ADDR2_TX_Pos
DECL|USB_ADDR2_TX_ADDR2_TX|macro|USB_ADDR2_TX_ADDR2_TX
DECL|USB_ADDR3_RX_ADDR3_RX_Msk|macro|USB_ADDR3_RX_ADDR3_RX_Msk
DECL|USB_ADDR3_RX_ADDR3_RX_Pos|macro|USB_ADDR3_RX_ADDR3_RX_Pos
DECL|USB_ADDR3_RX_ADDR3_RX|macro|USB_ADDR3_RX_ADDR3_RX
DECL|USB_ADDR3_TX_ADDR3_TX_Msk|macro|USB_ADDR3_TX_ADDR3_TX_Msk
DECL|USB_ADDR3_TX_ADDR3_TX_Pos|macro|USB_ADDR3_TX_ADDR3_TX_Pos
DECL|USB_ADDR3_TX_ADDR3_TX|macro|USB_ADDR3_TX_ADDR3_TX
DECL|USB_ADDR4_RX_ADDR4_RX_Msk|macro|USB_ADDR4_RX_ADDR4_RX_Msk
DECL|USB_ADDR4_RX_ADDR4_RX_Pos|macro|USB_ADDR4_RX_ADDR4_RX_Pos
DECL|USB_ADDR4_RX_ADDR4_RX|macro|USB_ADDR4_RX_ADDR4_RX
DECL|USB_ADDR4_TX_ADDR4_TX_Msk|macro|USB_ADDR4_TX_ADDR4_TX_Msk
DECL|USB_ADDR4_TX_ADDR4_TX_Pos|macro|USB_ADDR4_TX_ADDR4_TX_Pos
DECL|USB_ADDR4_TX_ADDR4_TX|macro|USB_ADDR4_TX_ADDR4_TX
DECL|USB_ADDR5_RX_ADDR5_RX_Msk|macro|USB_ADDR5_RX_ADDR5_RX_Msk
DECL|USB_ADDR5_RX_ADDR5_RX_Pos|macro|USB_ADDR5_RX_ADDR5_RX_Pos
DECL|USB_ADDR5_RX_ADDR5_RX|macro|USB_ADDR5_RX_ADDR5_RX
DECL|USB_ADDR5_TX_ADDR5_TX_Msk|macro|USB_ADDR5_TX_ADDR5_TX_Msk
DECL|USB_ADDR5_TX_ADDR5_TX_Pos|macro|USB_ADDR5_TX_ADDR5_TX_Pos
DECL|USB_ADDR5_TX_ADDR5_TX|macro|USB_ADDR5_TX_ADDR5_TX
DECL|USB_ADDR6_RX_ADDR6_RX_Msk|macro|USB_ADDR6_RX_ADDR6_RX_Msk
DECL|USB_ADDR6_RX_ADDR6_RX_Pos|macro|USB_ADDR6_RX_ADDR6_RX_Pos
DECL|USB_ADDR6_RX_ADDR6_RX|macro|USB_ADDR6_RX_ADDR6_RX
DECL|USB_ADDR6_TX_ADDR6_TX_Msk|macro|USB_ADDR6_TX_ADDR6_TX_Msk
DECL|USB_ADDR6_TX_ADDR6_TX_Pos|macro|USB_ADDR6_TX_ADDR6_TX_Pos
DECL|USB_ADDR6_TX_ADDR6_TX|macro|USB_ADDR6_TX_ADDR6_TX
DECL|USB_ADDR7_RX_ADDR7_RX_Msk|macro|USB_ADDR7_RX_ADDR7_RX_Msk
DECL|USB_ADDR7_RX_ADDR7_RX_Pos|macro|USB_ADDR7_RX_ADDR7_RX_Pos
DECL|USB_ADDR7_RX_ADDR7_RX|macro|USB_ADDR7_RX_ADDR7_RX
DECL|USB_ADDR7_TX_ADDR7_TX_Msk|macro|USB_ADDR7_TX_ADDR7_TX_Msk
DECL|USB_ADDR7_TX_ADDR7_TX_Pos|macro|USB_ADDR7_TX_ADDR7_TX_Pos
DECL|USB_ADDR7_TX_ADDR7_TX|macro|USB_ADDR7_TX_ADDR7_TX
DECL|USB_BASE|macro|USB_BASE
DECL|USB_BCDR_BCDEN|macro|USB_BCDR_BCDEN
DECL|USB_BCDR_DCDEN|macro|USB_BCDR_DCDEN
DECL|USB_BCDR_DCDET|macro|USB_BCDR_DCDET
DECL|USB_BCDR_DPPU|macro|USB_BCDR_DPPU
DECL|USB_BCDR_PDEN|macro|USB_BCDR_PDEN
DECL|USB_BCDR_PDET|macro|USB_BCDR_PDET
DECL|USB_BCDR_PS2DET|macro|USB_BCDR_PS2DET
DECL|USB_BCDR_SDEN|macro|USB_BCDR_SDEN
DECL|USB_BCDR_SDET|macro|USB_BCDR_SDET
DECL|USB_BCDR|macro|USB_BCDR
DECL|USB_BTABLE_BTABLE|macro|USB_BTABLE_BTABLE
DECL|USB_BTABLE|macro|USB_BTABLE
DECL|USB_CLR_CTR|macro|USB_CLR_CTR
DECL|USB_CLR_ERR|macro|USB_CLR_ERR
DECL|USB_CLR_ESOF|macro|USB_CLR_ESOF
DECL|USB_CLR_L1REQ|macro|USB_CLR_L1REQ
DECL|USB_CLR_PMAOVR|macro|USB_CLR_PMAOVR
DECL|USB_CLR_RESET|macro|USB_CLR_RESET
DECL|USB_CLR_SOF|macro|USB_CLR_SOF
DECL|USB_CLR_SUSP|macro|USB_CLR_SUSP
DECL|USB_CLR_WKUP|macro|USB_CLR_WKUP
DECL|USB_CNTR_CTRM|macro|USB_CNTR_CTRM
DECL|USB_CNTR_ERRM|macro|USB_CNTR_ERRM
DECL|USB_CNTR_ESOFM|macro|USB_CNTR_ESOFM
DECL|USB_CNTR_FRES|macro|USB_CNTR_FRES
DECL|USB_CNTR_FSUSP|macro|USB_CNTR_FSUSP
DECL|USB_CNTR_L1REQM|macro|USB_CNTR_L1REQM
DECL|USB_CNTR_L1RESUME|macro|USB_CNTR_L1RESUME
DECL|USB_CNTR_LPMODE|macro|USB_CNTR_LPMODE
DECL|USB_CNTR_PDWN|macro|USB_CNTR_PDWN
DECL|USB_CNTR_PMAOVRM|macro|USB_CNTR_PMAOVRM
DECL|USB_CNTR_RESETM|macro|USB_CNTR_RESETM
DECL|USB_CNTR_RESUME|macro|USB_CNTR_RESUME
DECL|USB_CNTR_SOFM|macro|USB_CNTR_SOFM
DECL|USB_CNTR_SUSPM|macro|USB_CNTR_SUSPM
DECL|USB_CNTR_WKUPM|macro|USB_CNTR_WKUPM
DECL|USB_CNTR|macro|USB_CNTR
DECL|USB_COUNT0_RX_0_BLSIZE_0|macro|USB_COUNT0_RX_0_BLSIZE_0
DECL|USB_COUNT0_RX_0_COUNT0_RX_0|macro|USB_COUNT0_RX_0_COUNT0_RX_0
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT0_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT0_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT0_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT0_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT0_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT0_RX_0_NUM_BLOCK_0|macro|USB_COUNT0_RX_0_NUM_BLOCK_0
DECL|USB_COUNT0_RX_1_BLSIZE_1|macro|USB_COUNT0_RX_1_BLSIZE_1
DECL|USB_COUNT0_RX_1_COUNT0_RX_1|macro|USB_COUNT0_RX_1_COUNT0_RX_1
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT0_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT0_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT0_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT0_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT0_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT0_RX_1_NUM_BLOCK_1|macro|USB_COUNT0_RX_1_NUM_BLOCK_1
DECL|USB_COUNT0_RX_BLSIZE_Msk|macro|USB_COUNT0_RX_BLSIZE_Msk
DECL|USB_COUNT0_RX_BLSIZE_Pos|macro|USB_COUNT0_RX_BLSIZE_Pos
DECL|USB_COUNT0_RX_BLSIZE|macro|USB_COUNT0_RX_BLSIZE
DECL|USB_COUNT0_RX_COUNT0_RX_Msk|macro|USB_COUNT0_RX_COUNT0_RX_Msk
DECL|USB_COUNT0_RX_COUNT0_RX_Pos|macro|USB_COUNT0_RX_COUNT0_RX_Pos
DECL|USB_COUNT0_RX_COUNT0_RX|macro|USB_COUNT0_RX_COUNT0_RX
DECL|USB_COUNT0_RX_NUM_BLOCK_0|macro|USB_COUNT0_RX_NUM_BLOCK_0
DECL|USB_COUNT0_RX_NUM_BLOCK_1|macro|USB_COUNT0_RX_NUM_BLOCK_1
DECL|USB_COUNT0_RX_NUM_BLOCK_2|macro|USB_COUNT0_RX_NUM_BLOCK_2
DECL|USB_COUNT0_RX_NUM_BLOCK_3|macro|USB_COUNT0_RX_NUM_BLOCK_3
DECL|USB_COUNT0_RX_NUM_BLOCK_4|macro|USB_COUNT0_RX_NUM_BLOCK_4
DECL|USB_COUNT0_RX_NUM_BLOCK_Msk|macro|USB_COUNT0_RX_NUM_BLOCK_Msk
DECL|USB_COUNT0_RX_NUM_BLOCK_Pos|macro|USB_COUNT0_RX_NUM_BLOCK_Pos
DECL|USB_COUNT0_RX_NUM_BLOCK|macro|USB_COUNT0_RX_NUM_BLOCK
DECL|USB_COUNT0_TX_0_COUNT0_TX_0|macro|USB_COUNT0_TX_0_COUNT0_TX_0
DECL|USB_COUNT0_TX_1_COUNT0_TX_1|macro|USB_COUNT0_TX_1_COUNT0_TX_1
DECL|USB_COUNT0_TX_COUNT0_TX_Msk|macro|USB_COUNT0_TX_COUNT0_TX_Msk
DECL|USB_COUNT0_TX_COUNT0_TX_Pos|macro|USB_COUNT0_TX_COUNT0_TX_Pos
DECL|USB_COUNT0_TX_COUNT0_TX|macro|USB_COUNT0_TX_COUNT0_TX
DECL|USB_COUNT1_RX_0_BLSIZE_0|macro|USB_COUNT1_RX_0_BLSIZE_0
DECL|USB_COUNT1_RX_0_COUNT1_RX_0|macro|USB_COUNT1_RX_0_COUNT1_RX_0
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT1_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT1_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT1_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT1_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT1_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT1_RX_0_NUM_BLOCK_0|macro|USB_COUNT1_RX_0_NUM_BLOCK_0
DECL|USB_COUNT1_RX_1_BLSIZE_1|macro|USB_COUNT1_RX_1_BLSIZE_1
DECL|USB_COUNT1_RX_1_COUNT1_RX_1|macro|USB_COUNT1_RX_1_COUNT1_RX_1
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT1_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT1_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT1_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT1_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT1_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT1_RX_1_NUM_BLOCK_1|macro|USB_COUNT1_RX_1_NUM_BLOCK_1
DECL|USB_COUNT1_RX_BLSIZE_Msk|macro|USB_COUNT1_RX_BLSIZE_Msk
DECL|USB_COUNT1_RX_BLSIZE_Pos|macro|USB_COUNT1_RX_BLSIZE_Pos
DECL|USB_COUNT1_RX_BLSIZE|macro|USB_COUNT1_RX_BLSIZE
DECL|USB_COUNT1_RX_COUNT1_RX_Msk|macro|USB_COUNT1_RX_COUNT1_RX_Msk
DECL|USB_COUNT1_RX_COUNT1_RX_Pos|macro|USB_COUNT1_RX_COUNT1_RX_Pos
DECL|USB_COUNT1_RX_COUNT1_RX|macro|USB_COUNT1_RX_COUNT1_RX
DECL|USB_COUNT1_RX_NUM_BLOCK_0|macro|USB_COUNT1_RX_NUM_BLOCK_0
DECL|USB_COUNT1_RX_NUM_BLOCK_1|macro|USB_COUNT1_RX_NUM_BLOCK_1
DECL|USB_COUNT1_RX_NUM_BLOCK_2|macro|USB_COUNT1_RX_NUM_BLOCK_2
DECL|USB_COUNT1_RX_NUM_BLOCK_3|macro|USB_COUNT1_RX_NUM_BLOCK_3
DECL|USB_COUNT1_RX_NUM_BLOCK_4|macro|USB_COUNT1_RX_NUM_BLOCK_4
DECL|USB_COUNT1_RX_NUM_BLOCK_Msk|macro|USB_COUNT1_RX_NUM_BLOCK_Msk
DECL|USB_COUNT1_RX_NUM_BLOCK_Pos|macro|USB_COUNT1_RX_NUM_BLOCK_Pos
DECL|USB_COUNT1_RX_NUM_BLOCK|macro|USB_COUNT1_RX_NUM_BLOCK
DECL|USB_COUNT1_TX_0_COUNT1_TX_0|macro|USB_COUNT1_TX_0_COUNT1_TX_0
DECL|USB_COUNT1_TX_1_COUNT1_TX_1|macro|USB_COUNT1_TX_1_COUNT1_TX_1
DECL|USB_COUNT1_TX_COUNT1_TX_Msk|macro|USB_COUNT1_TX_COUNT1_TX_Msk
DECL|USB_COUNT1_TX_COUNT1_TX_Pos|macro|USB_COUNT1_TX_COUNT1_TX_Pos
DECL|USB_COUNT1_TX_COUNT1_TX|macro|USB_COUNT1_TX_COUNT1_TX
DECL|USB_COUNT2_RX_0_BLSIZE_0|macro|USB_COUNT2_RX_0_BLSIZE_0
DECL|USB_COUNT2_RX_0_COUNT2_RX_0|macro|USB_COUNT2_RX_0_COUNT2_RX_0
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT2_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT2_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT2_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT2_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT2_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT2_RX_0_NUM_BLOCK_0|macro|USB_COUNT2_RX_0_NUM_BLOCK_0
DECL|USB_COUNT2_RX_1_BLSIZE_1|macro|USB_COUNT2_RX_1_BLSIZE_1
DECL|USB_COUNT2_RX_1_COUNT2_RX_1|macro|USB_COUNT2_RX_1_COUNT2_RX_1
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT2_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT2_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT2_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT2_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT2_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT2_RX_1_NUM_BLOCK_1|macro|USB_COUNT2_RX_1_NUM_BLOCK_1
DECL|USB_COUNT2_RX_BLSIZE_Msk|macro|USB_COUNT2_RX_BLSIZE_Msk
DECL|USB_COUNT2_RX_BLSIZE_Pos|macro|USB_COUNT2_RX_BLSIZE_Pos
DECL|USB_COUNT2_RX_BLSIZE|macro|USB_COUNT2_RX_BLSIZE
DECL|USB_COUNT2_RX_COUNT2_RX_Msk|macro|USB_COUNT2_RX_COUNT2_RX_Msk
DECL|USB_COUNT2_RX_COUNT2_RX_Pos|macro|USB_COUNT2_RX_COUNT2_RX_Pos
DECL|USB_COUNT2_RX_COUNT2_RX|macro|USB_COUNT2_RX_COUNT2_RX
DECL|USB_COUNT2_RX_NUM_BLOCK_0|macro|USB_COUNT2_RX_NUM_BLOCK_0
DECL|USB_COUNT2_RX_NUM_BLOCK_1|macro|USB_COUNT2_RX_NUM_BLOCK_1
DECL|USB_COUNT2_RX_NUM_BLOCK_2|macro|USB_COUNT2_RX_NUM_BLOCK_2
DECL|USB_COUNT2_RX_NUM_BLOCK_3|macro|USB_COUNT2_RX_NUM_BLOCK_3
DECL|USB_COUNT2_RX_NUM_BLOCK_4|macro|USB_COUNT2_RX_NUM_BLOCK_4
DECL|USB_COUNT2_RX_NUM_BLOCK_Msk|macro|USB_COUNT2_RX_NUM_BLOCK_Msk
DECL|USB_COUNT2_RX_NUM_BLOCK_Pos|macro|USB_COUNT2_RX_NUM_BLOCK_Pos
DECL|USB_COUNT2_RX_NUM_BLOCK|macro|USB_COUNT2_RX_NUM_BLOCK
DECL|USB_COUNT2_TX_0_COUNT2_TX_0|macro|USB_COUNT2_TX_0_COUNT2_TX_0
DECL|USB_COUNT2_TX_1_COUNT2_TX_1|macro|USB_COUNT2_TX_1_COUNT2_TX_1
DECL|USB_COUNT2_TX_COUNT2_TX_Msk|macro|USB_COUNT2_TX_COUNT2_TX_Msk
DECL|USB_COUNT2_TX_COUNT2_TX_Pos|macro|USB_COUNT2_TX_COUNT2_TX_Pos
DECL|USB_COUNT2_TX_COUNT2_TX|macro|USB_COUNT2_TX_COUNT2_TX
DECL|USB_COUNT3_RX_0_BLSIZE_0|macro|USB_COUNT3_RX_0_BLSIZE_0
DECL|USB_COUNT3_RX_0_COUNT3_RX_0|macro|USB_COUNT3_RX_0_COUNT3_RX_0
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT3_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT3_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT3_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT3_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT3_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT3_RX_0_NUM_BLOCK_0|macro|USB_COUNT3_RX_0_NUM_BLOCK_0
DECL|USB_COUNT3_RX_1_BLSIZE_1|macro|USB_COUNT3_RX_1_BLSIZE_1
DECL|USB_COUNT3_RX_1_COUNT3_RX_1|macro|USB_COUNT3_RX_1_COUNT3_RX_1
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT3_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT3_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT3_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT3_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT3_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT3_RX_1_NUM_BLOCK_1|macro|USB_COUNT3_RX_1_NUM_BLOCK_1
DECL|USB_COUNT3_RX_BLSIZE_Msk|macro|USB_COUNT3_RX_BLSIZE_Msk
DECL|USB_COUNT3_RX_BLSIZE_Pos|macro|USB_COUNT3_RX_BLSIZE_Pos
DECL|USB_COUNT3_RX_BLSIZE|macro|USB_COUNT3_RX_BLSIZE
DECL|USB_COUNT3_RX_COUNT3_RX_Msk|macro|USB_COUNT3_RX_COUNT3_RX_Msk
DECL|USB_COUNT3_RX_COUNT3_RX_Pos|macro|USB_COUNT3_RX_COUNT3_RX_Pos
DECL|USB_COUNT3_RX_COUNT3_RX|macro|USB_COUNT3_RX_COUNT3_RX
DECL|USB_COUNT3_RX_NUM_BLOCK_0|macro|USB_COUNT3_RX_NUM_BLOCK_0
DECL|USB_COUNT3_RX_NUM_BLOCK_1|macro|USB_COUNT3_RX_NUM_BLOCK_1
DECL|USB_COUNT3_RX_NUM_BLOCK_2|macro|USB_COUNT3_RX_NUM_BLOCK_2
DECL|USB_COUNT3_RX_NUM_BLOCK_3|macro|USB_COUNT3_RX_NUM_BLOCK_3
DECL|USB_COUNT3_RX_NUM_BLOCK_4|macro|USB_COUNT3_RX_NUM_BLOCK_4
DECL|USB_COUNT3_RX_NUM_BLOCK_Msk|macro|USB_COUNT3_RX_NUM_BLOCK_Msk
DECL|USB_COUNT3_RX_NUM_BLOCK_Pos|macro|USB_COUNT3_RX_NUM_BLOCK_Pos
DECL|USB_COUNT3_RX_NUM_BLOCK|macro|USB_COUNT3_RX_NUM_BLOCK
DECL|USB_COUNT3_TX_0_COUNT3_TX_0|macro|USB_COUNT3_TX_0_COUNT3_TX_0
DECL|USB_COUNT3_TX_1_COUNT3_TX_1|macro|USB_COUNT3_TX_1_COUNT3_TX_1
DECL|USB_COUNT3_TX_COUNT3_TX_Msk|macro|USB_COUNT3_TX_COUNT3_TX_Msk
DECL|USB_COUNT3_TX_COUNT3_TX_Pos|macro|USB_COUNT3_TX_COUNT3_TX_Pos
DECL|USB_COUNT3_TX_COUNT3_TX|macro|USB_COUNT3_TX_COUNT3_TX
DECL|USB_COUNT4_RX_0_BLSIZE_0|macro|USB_COUNT4_RX_0_BLSIZE_0
DECL|USB_COUNT4_RX_0_COUNT4_RX_0|macro|USB_COUNT4_RX_0_COUNT4_RX_0
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT4_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT4_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT4_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT4_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT4_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT4_RX_0_NUM_BLOCK_0|macro|USB_COUNT4_RX_0_NUM_BLOCK_0
DECL|USB_COUNT4_RX_1_BLSIZE_1|macro|USB_COUNT4_RX_1_BLSIZE_1
DECL|USB_COUNT4_RX_1_COUNT4_RX_1|macro|USB_COUNT4_RX_1_COUNT4_RX_1
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT4_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT4_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT4_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT4_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT4_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT4_RX_1_NUM_BLOCK_1|macro|USB_COUNT4_RX_1_NUM_BLOCK_1
DECL|USB_COUNT4_RX_BLSIZE_Msk|macro|USB_COUNT4_RX_BLSIZE_Msk
DECL|USB_COUNT4_RX_BLSIZE_Pos|macro|USB_COUNT4_RX_BLSIZE_Pos
DECL|USB_COUNT4_RX_BLSIZE|macro|USB_COUNT4_RX_BLSIZE
DECL|USB_COUNT4_RX_COUNT4_RX_Msk|macro|USB_COUNT4_RX_COUNT4_RX_Msk
DECL|USB_COUNT4_RX_COUNT4_RX_Pos|macro|USB_COUNT4_RX_COUNT4_RX_Pos
DECL|USB_COUNT4_RX_COUNT4_RX|macro|USB_COUNT4_RX_COUNT4_RX
DECL|USB_COUNT4_RX_NUM_BLOCK_0|macro|USB_COUNT4_RX_NUM_BLOCK_0
DECL|USB_COUNT4_RX_NUM_BLOCK_1|macro|USB_COUNT4_RX_NUM_BLOCK_1
DECL|USB_COUNT4_RX_NUM_BLOCK_2|macro|USB_COUNT4_RX_NUM_BLOCK_2
DECL|USB_COUNT4_RX_NUM_BLOCK_3|macro|USB_COUNT4_RX_NUM_BLOCK_3
DECL|USB_COUNT4_RX_NUM_BLOCK_4|macro|USB_COUNT4_RX_NUM_BLOCK_4
DECL|USB_COUNT4_RX_NUM_BLOCK_Msk|macro|USB_COUNT4_RX_NUM_BLOCK_Msk
DECL|USB_COUNT4_RX_NUM_BLOCK_Pos|macro|USB_COUNT4_RX_NUM_BLOCK_Pos
DECL|USB_COUNT4_RX_NUM_BLOCK|macro|USB_COUNT4_RX_NUM_BLOCK
DECL|USB_COUNT4_TX_0_COUNT4_TX_0|macro|USB_COUNT4_TX_0_COUNT4_TX_0
DECL|USB_COUNT4_TX_1_COUNT4_TX_1|macro|USB_COUNT4_TX_1_COUNT4_TX_1
DECL|USB_COUNT4_TX_COUNT4_TX_Msk|macro|USB_COUNT4_TX_COUNT4_TX_Msk
DECL|USB_COUNT4_TX_COUNT4_TX_Pos|macro|USB_COUNT4_TX_COUNT4_TX_Pos
DECL|USB_COUNT4_TX_COUNT4_TX|macro|USB_COUNT4_TX_COUNT4_TX
DECL|USB_COUNT5_RX_0_BLSIZE_0|macro|USB_COUNT5_RX_0_BLSIZE_0
DECL|USB_COUNT5_RX_0_COUNT5_RX_0|macro|USB_COUNT5_RX_0_COUNT5_RX_0
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT5_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT5_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT5_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT5_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT5_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT5_RX_0_NUM_BLOCK_0|macro|USB_COUNT5_RX_0_NUM_BLOCK_0
DECL|USB_COUNT5_RX_1_BLSIZE_1|macro|USB_COUNT5_RX_1_BLSIZE_1
DECL|USB_COUNT5_RX_1_COUNT5_RX_1|macro|USB_COUNT5_RX_1_COUNT5_RX_1
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT5_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT5_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT5_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT5_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT5_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT5_RX_1_NUM_BLOCK_1|macro|USB_COUNT5_RX_1_NUM_BLOCK_1
DECL|USB_COUNT5_RX_BLSIZE_Msk|macro|USB_COUNT5_RX_BLSIZE_Msk
DECL|USB_COUNT5_RX_BLSIZE_Pos|macro|USB_COUNT5_RX_BLSIZE_Pos
DECL|USB_COUNT5_RX_BLSIZE|macro|USB_COUNT5_RX_BLSIZE
DECL|USB_COUNT5_RX_COUNT5_RX_Msk|macro|USB_COUNT5_RX_COUNT5_RX_Msk
DECL|USB_COUNT5_RX_COUNT5_RX_Pos|macro|USB_COUNT5_RX_COUNT5_RX_Pos
DECL|USB_COUNT5_RX_COUNT5_RX|macro|USB_COUNT5_RX_COUNT5_RX
DECL|USB_COUNT5_RX_NUM_BLOCK_0|macro|USB_COUNT5_RX_NUM_BLOCK_0
DECL|USB_COUNT5_RX_NUM_BLOCK_1|macro|USB_COUNT5_RX_NUM_BLOCK_1
DECL|USB_COUNT5_RX_NUM_BLOCK_2|macro|USB_COUNT5_RX_NUM_BLOCK_2
DECL|USB_COUNT5_RX_NUM_BLOCK_3|macro|USB_COUNT5_RX_NUM_BLOCK_3
DECL|USB_COUNT5_RX_NUM_BLOCK_4|macro|USB_COUNT5_RX_NUM_BLOCK_4
DECL|USB_COUNT5_RX_NUM_BLOCK_Msk|macro|USB_COUNT5_RX_NUM_BLOCK_Msk
DECL|USB_COUNT5_RX_NUM_BLOCK_Pos|macro|USB_COUNT5_RX_NUM_BLOCK_Pos
DECL|USB_COUNT5_RX_NUM_BLOCK|macro|USB_COUNT5_RX_NUM_BLOCK
DECL|USB_COUNT5_TX_0_COUNT5_TX_0|macro|USB_COUNT5_TX_0_COUNT5_TX_0
DECL|USB_COUNT5_TX_1_COUNT5_TX_1|macro|USB_COUNT5_TX_1_COUNT5_TX_1
DECL|USB_COUNT5_TX_COUNT5_TX_Msk|macro|USB_COUNT5_TX_COUNT5_TX_Msk
DECL|USB_COUNT5_TX_COUNT5_TX_Pos|macro|USB_COUNT5_TX_COUNT5_TX_Pos
DECL|USB_COUNT5_TX_COUNT5_TX|macro|USB_COUNT5_TX_COUNT5_TX
DECL|USB_COUNT6_RX_0_BLSIZE_0|macro|USB_COUNT6_RX_0_BLSIZE_0
DECL|USB_COUNT6_RX_0_COUNT6_RX_0|macro|USB_COUNT6_RX_0_COUNT6_RX_0
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT6_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT6_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT6_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT6_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT6_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT6_RX_0_NUM_BLOCK_0|macro|USB_COUNT6_RX_0_NUM_BLOCK_0
DECL|USB_COUNT6_RX_1_BLSIZE_1|macro|USB_COUNT6_RX_1_BLSIZE_1
DECL|USB_COUNT6_RX_1_COUNT6_RX_1|macro|USB_COUNT6_RX_1_COUNT6_RX_1
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT6_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT6_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT6_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT6_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT6_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT6_RX_1_NUM_BLOCK_1|macro|USB_COUNT6_RX_1_NUM_BLOCK_1
DECL|USB_COUNT6_RX_BLSIZE_Msk|macro|USB_COUNT6_RX_BLSIZE_Msk
DECL|USB_COUNT6_RX_BLSIZE_Pos|macro|USB_COUNT6_RX_BLSIZE_Pos
DECL|USB_COUNT6_RX_BLSIZE|macro|USB_COUNT6_RX_BLSIZE
DECL|USB_COUNT6_RX_COUNT6_RX_Msk|macro|USB_COUNT6_RX_COUNT6_RX_Msk
DECL|USB_COUNT6_RX_COUNT6_RX_Pos|macro|USB_COUNT6_RX_COUNT6_RX_Pos
DECL|USB_COUNT6_RX_COUNT6_RX|macro|USB_COUNT6_RX_COUNT6_RX
DECL|USB_COUNT6_RX_NUM_BLOCK_0|macro|USB_COUNT6_RX_NUM_BLOCK_0
DECL|USB_COUNT6_RX_NUM_BLOCK_1|macro|USB_COUNT6_RX_NUM_BLOCK_1
DECL|USB_COUNT6_RX_NUM_BLOCK_2|macro|USB_COUNT6_RX_NUM_BLOCK_2
DECL|USB_COUNT6_RX_NUM_BLOCK_3|macro|USB_COUNT6_RX_NUM_BLOCK_3
DECL|USB_COUNT6_RX_NUM_BLOCK_4|macro|USB_COUNT6_RX_NUM_BLOCK_4
DECL|USB_COUNT6_RX_NUM_BLOCK_Msk|macro|USB_COUNT6_RX_NUM_BLOCK_Msk
DECL|USB_COUNT6_RX_NUM_BLOCK_Pos|macro|USB_COUNT6_RX_NUM_BLOCK_Pos
DECL|USB_COUNT6_RX_NUM_BLOCK|macro|USB_COUNT6_RX_NUM_BLOCK
DECL|USB_COUNT6_TX_0_COUNT6_TX_0|macro|USB_COUNT6_TX_0_COUNT6_TX_0
DECL|USB_COUNT6_TX_1_COUNT6_TX_1|macro|USB_COUNT6_TX_1_COUNT6_TX_1
DECL|USB_COUNT6_TX_COUNT6_TX_Msk|macro|USB_COUNT6_TX_COUNT6_TX_Msk
DECL|USB_COUNT6_TX_COUNT6_TX_Pos|macro|USB_COUNT6_TX_COUNT6_TX_Pos
DECL|USB_COUNT6_TX_COUNT6_TX|macro|USB_COUNT6_TX_COUNT6_TX
DECL|USB_COUNT7_RX_0_BLSIZE_0|macro|USB_COUNT7_RX_0_BLSIZE_0
DECL|USB_COUNT7_RX_0_COUNT7_RX_0|macro|USB_COUNT7_RX_0_COUNT7_RX_0
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0_0|macro|USB_COUNT7_RX_0_NUM_BLOCK_0_0
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0_1|macro|USB_COUNT7_RX_0_NUM_BLOCK_0_1
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0_2|macro|USB_COUNT7_RX_0_NUM_BLOCK_0_2
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0_3|macro|USB_COUNT7_RX_0_NUM_BLOCK_0_3
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0_4|macro|USB_COUNT7_RX_0_NUM_BLOCK_0_4
DECL|USB_COUNT7_RX_0_NUM_BLOCK_0|macro|USB_COUNT7_RX_0_NUM_BLOCK_0
DECL|USB_COUNT7_RX_1_BLSIZE_1|macro|USB_COUNT7_RX_1_BLSIZE_1
DECL|USB_COUNT7_RX_1_COUNT7_RX_1|macro|USB_COUNT7_RX_1_COUNT7_RX_1
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1_0|macro|USB_COUNT7_RX_1_NUM_BLOCK_1_0
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1_1|macro|USB_COUNT7_RX_1_NUM_BLOCK_1_1
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1_2|macro|USB_COUNT7_RX_1_NUM_BLOCK_1_2
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1_3|macro|USB_COUNT7_RX_1_NUM_BLOCK_1_3
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1_4|macro|USB_COUNT7_RX_1_NUM_BLOCK_1_4
DECL|USB_COUNT7_RX_1_NUM_BLOCK_1|macro|USB_COUNT7_RX_1_NUM_BLOCK_1
DECL|USB_COUNT7_RX_BLSIZE_Msk|macro|USB_COUNT7_RX_BLSIZE_Msk
DECL|USB_COUNT7_RX_BLSIZE_Pos|macro|USB_COUNT7_RX_BLSIZE_Pos
DECL|USB_COUNT7_RX_BLSIZE|macro|USB_COUNT7_RX_BLSIZE
DECL|USB_COUNT7_RX_COUNT7_RX_Msk|macro|USB_COUNT7_RX_COUNT7_RX_Msk
DECL|USB_COUNT7_RX_COUNT7_RX_Pos|macro|USB_COUNT7_RX_COUNT7_RX_Pos
DECL|USB_COUNT7_RX_COUNT7_RX|macro|USB_COUNT7_RX_COUNT7_RX
DECL|USB_COUNT7_RX_NUM_BLOCK_0|macro|USB_COUNT7_RX_NUM_BLOCK_0
DECL|USB_COUNT7_RX_NUM_BLOCK_1|macro|USB_COUNT7_RX_NUM_BLOCK_1
DECL|USB_COUNT7_RX_NUM_BLOCK_2|macro|USB_COUNT7_RX_NUM_BLOCK_2
DECL|USB_COUNT7_RX_NUM_BLOCK_3|macro|USB_COUNT7_RX_NUM_BLOCK_3
DECL|USB_COUNT7_RX_NUM_BLOCK_4|macro|USB_COUNT7_RX_NUM_BLOCK_4
DECL|USB_COUNT7_RX_NUM_BLOCK_Msk|macro|USB_COUNT7_RX_NUM_BLOCK_Msk
DECL|USB_COUNT7_RX_NUM_BLOCK_Pos|macro|USB_COUNT7_RX_NUM_BLOCK_Pos
DECL|USB_COUNT7_RX_NUM_BLOCK|macro|USB_COUNT7_RX_NUM_BLOCK
DECL|USB_COUNT7_TX_0_COUNT7_TX_0|macro|USB_COUNT7_TX_0_COUNT7_TX_0
DECL|USB_COUNT7_TX_1_COUNT7_TX_1|macro|USB_COUNT7_TX_1_COUNT7_TX_1
DECL|USB_COUNT7_TX_COUNT7_TX_Msk|macro|USB_COUNT7_TX_COUNT7_TX_Msk
DECL|USB_COUNT7_TX_COUNT7_TX_Pos|macro|USB_COUNT7_TX_COUNT7_TX_Pos
DECL|USB_COUNT7_TX_COUNT7_TX|macro|USB_COUNT7_TX_COUNT7_TX
DECL|USB_DADDR_ADD0|macro|USB_DADDR_ADD0
DECL|USB_DADDR_ADD1|macro|USB_DADDR_ADD1
DECL|USB_DADDR_ADD2|macro|USB_DADDR_ADD2
DECL|USB_DADDR_ADD3|macro|USB_DADDR_ADD3
DECL|USB_DADDR_ADD4|macro|USB_DADDR_ADD4
DECL|USB_DADDR_ADD5|macro|USB_DADDR_ADD5
DECL|USB_DADDR_ADD6|macro|USB_DADDR_ADD6
DECL|USB_DADDR_ADD|macro|USB_DADDR_ADD
DECL|USB_DADDR_EF|macro|USB_DADDR_EF
DECL|USB_DADDR|macro|USB_DADDR
DECL|USB_EP0R|macro|USB_EP0R
DECL|USB_EP1R|macro|USB_EP1R
DECL|USB_EP2R|macro|USB_EP2R
DECL|USB_EP3R|macro|USB_EP3R
DECL|USB_EP4R|macro|USB_EP4R
DECL|USB_EP5R|macro|USB_EP5R
DECL|USB_EP6R|macro|USB_EP6R
DECL|USB_EP7R|macro|USB_EP7R
DECL|USB_EPADDR_FIELD|macro|USB_EPADDR_FIELD
DECL|USB_EPKIND_MASK|macro|USB_EPKIND_MASK
DECL|USB_EPREG_MASK|macro|USB_EPREG_MASK
DECL|USB_EPRX_DTOG1|macro|USB_EPRX_DTOG1
DECL|USB_EPRX_DTOG2|macro|USB_EPRX_DTOG2
DECL|USB_EPRX_DTOGMASK|macro|USB_EPRX_DTOGMASK
DECL|USB_EPRX_STAT|macro|USB_EPRX_STAT
DECL|USB_EPTX_DTOG1|macro|USB_EPTX_DTOG1
DECL|USB_EPTX_DTOG2|macro|USB_EPTX_DTOG2
DECL|USB_EPTX_DTOGMASK|macro|USB_EPTX_DTOGMASK
DECL|USB_EPTX_STAT|macro|USB_EPTX_STAT
DECL|USB_EP_BULK|macro|USB_EP_BULK
DECL|USB_EP_CONTROL|macro|USB_EP_CONTROL
DECL|USB_EP_CTR_RX|macro|USB_EP_CTR_RX
DECL|USB_EP_CTR_TX|macro|USB_EP_CTR_TX
DECL|USB_EP_DTOG_RX|macro|USB_EP_DTOG_RX
DECL|USB_EP_DTOG_TX|macro|USB_EP_DTOG_TX
DECL|USB_EP_INTERRUPT|macro|USB_EP_INTERRUPT
DECL|USB_EP_ISOCHRONOUS|macro|USB_EP_ISOCHRONOUS
DECL|USB_EP_KIND|macro|USB_EP_KIND
DECL|USB_EP_RX_DIS|macro|USB_EP_RX_DIS
DECL|USB_EP_RX_NAK|macro|USB_EP_RX_NAK
DECL|USB_EP_RX_STALL|macro|USB_EP_RX_STALL
DECL|USB_EP_RX_VALID|macro|USB_EP_RX_VALID
DECL|USB_EP_SETUP|macro|USB_EP_SETUP
DECL|USB_EP_TX_DIS|macro|USB_EP_TX_DIS
DECL|USB_EP_TX_NAK|macro|USB_EP_TX_NAK
DECL|USB_EP_TX_STALL|macro|USB_EP_TX_STALL
DECL|USB_EP_TX_VALID|macro|USB_EP_TX_VALID
DECL|USB_EP_TYPE_MASK|macro|USB_EP_TYPE_MASK
DECL|USB_EP_T_FIELD|macro|USB_EP_T_FIELD
DECL|USB_EP_T_MASK|macro|USB_EP_T_MASK
DECL|USB_FNR_FN|macro|USB_FNR_FN
DECL|USB_FNR_LCK|macro|USB_FNR_LCK
DECL|USB_FNR_LSOF|macro|USB_FNR_LSOF
DECL|USB_FNR_RXDM|macro|USB_FNR_RXDM
DECL|USB_FNR_RXDP|macro|USB_FNR_RXDP
DECL|USB_FNR|macro|USB_FNR
DECL|USB_FS_IRQHandler|macro|USB_FS_IRQHandler
DECL|USB_FS_IRQn|macro|USB_FS_IRQn
DECL|USB_IRQn|enumerator|USB_IRQn = 67, /*!< USB event Interrupt */
DECL|USB_ISTR_CTR|macro|USB_ISTR_CTR
DECL|USB_ISTR_DIR|macro|USB_ISTR_DIR
DECL|USB_ISTR_EP_ID|macro|USB_ISTR_EP_ID
DECL|USB_ISTR_ERR|macro|USB_ISTR_ERR
DECL|USB_ISTR_ESOF|macro|USB_ISTR_ESOF
DECL|USB_ISTR_L1REQ|macro|USB_ISTR_L1REQ
DECL|USB_ISTR_PMAOVR|macro|USB_ISTR_PMAOVR
DECL|USB_ISTR_RESET|macro|USB_ISTR_RESET
DECL|USB_ISTR_SOF|macro|USB_ISTR_SOF
DECL|USB_ISTR_SUSP|macro|USB_ISTR_SUSP
DECL|USB_ISTR_WKUP|macro|USB_ISTR_WKUP
DECL|USB_ISTR|macro|USB_ISTR
DECL|USB_LPMCSR_BESL|macro|USB_LPMCSR_BESL
DECL|USB_LPMCSR_LMPEN|macro|USB_LPMCSR_LMPEN
DECL|USB_LPMCSR_LPMACK|macro|USB_LPMCSR_LPMACK
DECL|USB_LPMCSR_REMWAKE|macro|USB_LPMCSR_REMWAKE
DECL|USB_LPMCSR|macro|USB_LPMCSR
DECL|USB_PMAADDR|macro|USB_PMAADDR
DECL|USB_TypeDef|typedef|} USB_TypeDef;
DECL|USB|macro|USB
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
DECL|VDSL|member|__IO uint32_t VDSL ; /*!< Volatile data Segment Length register, Address offset: 0x14 */
DECL|VDSSA|member|__IO uint32_t VDSSA ; /*!< Volatile data Segment Start Address register, Address offset: 0x10 */
DECL|WINR|member|__IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */
DECL|WPR|member|__IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
DECL|WRP1AR|member|__IO uint32_t WRP1AR; /*!< FLASH bank1 WRP area A address register, Address offset: 0x2C */
DECL|WRP1BR|member|__IO uint32_t WRP1BR; /*!< FLASH bank1 WRP area B address register, Address offset: 0x30 */
DECL|WUTR|member|__IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
DECL|WWDG_BASE|macro|WWDG_BASE
DECL|WWDG_CFR_EWI_Msk|macro|WWDG_CFR_EWI_Msk
DECL|WWDG_CFR_EWI_Pos|macro|WWDG_CFR_EWI_Pos
DECL|WWDG_CFR_EWI|macro|WWDG_CFR_EWI
DECL|WWDG_CFR_WDGTB_0|macro|WWDG_CFR_WDGTB_0
DECL|WWDG_CFR_WDGTB_1|macro|WWDG_CFR_WDGTB_1
DECL|WWDG_CFR_WDGTB_Msk|macro|WWDG_CFR_WDGTB_Msk
DECL|WWDG_CFR_WDGTB_Pos|macro|WWDG_CFR_WDGTB_Pos
DECL|WWDG_CFR_WDGTB|macro|WWDG_CFR_WDGTB
DECL|WWDG_CFR_W_0|macro|WWDG_CFR_W_0
DECL|WWDG_CFR_W_1|macro|WWDG_CFR_W_1
DECL|WWDG_CFR_W_2|macro|WWDG_CFR_W_2
DECL|WWDG_CFR_W_3|macro|WWDG_CFR_W_3
DECL|WWDG_CFR_W_4|macro|WWDG_CFR_W_4
DECL|WWDG_CFR_W_5|macro|WWDG_CFR_W_5
DECL|WWDG_CFR_W_6|macro|WWDG_CFR_W_6
DECL|WWDG_CFR_W_Msk|macro|WWDG_CFR_W_Msk
DECL|WWDG_CFR_W_Pos|macro|WWDG_CFR_W_Pos
DECL|WWDG_CFR_W|macro|WWDG_CFR_W
DECL|WWDG_CR_T_0|macro|WWDG_CR_T_0
DECL|WWDG_CR_T_1|macro|WWDG_CR_T_1
DECL|WWDG_CR_T_2|macro|WWDG_CR_T_2
DECL|WWDG_CR_T_3|macro|WWDG_CR_T_3
DECL|WWDG_CR_T_4|macro|WWDG_CR_T_4
DECL|WWDG_CR_T_5|macro|WWDG_CR_T_5
DECL|WWDG_CR_T_6|macro|WWDG_CR_T_6
DECL|WWDG_CR_T_Msk|macro|WWDG_CR_T_Msk
DECL|WWDG_CR_T_Pos|macro|WWDG_CR_T_Pos
DECL|WWDG_CR_T|macro|WWDG_CR_T
DECL|WWDG_CR_WDGA_Msk|macro|WWDG_CR_WDGA_Msk
DECL|WWDG_CR_WDGA_Pos|macro|WWDG_CR_WDGA_Pos
DECL|WWDG_CR_WDGA|macro|WWDG_CR_WDGA
DECL|WWDG_IRQn|enumerator|WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
DECL|WWDG_SR_EWIF_Msk|macro|WWDG_SR_EWIF_Msk
DECL|WWDG_SR_EWIF_Pos|macro|WWDG_SR_EWIF_Pos
DECL|WWDG_SR_EWIF|macro|WWDG_SR_EWIF
DECL|WWDG_TypeDef|typedef|} WWDG_TypeDef;
DECL|WWDG|macro|WWDG
DECL|__CM4_REV|macro|__CM4_REV
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__STM32L432xx_H|macro|__STM32L432xx_H
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|reserved|member|uint32_t reserved; /*!< Reserved */
DECL|sFIFOMailBox|member|CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
DECL|sFilterRegister|member|CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
DECL|sTxMailBox|member|CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
