<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_link
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v</a>
defines: 
time_elapsed: 1.300s
ram usage: 44328 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpxxk04mj6/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_link <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:32</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:56</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:9</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:9</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:22</a>: No timescale set for &#34;bsg_link_iddr_phy&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:9</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:9</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:22</a>: Compile module &#34;work@bsg_link_iddr_phy&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:28</a>: Implicit port type (wire) for &#34;data_r_o&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:22</a>: Top level module &#34;work@bsg_link_iddr_phy&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpxxk04mj6/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_link_iddr_phy
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpxxk04mj6/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpxxk04mj6/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_bsg_link_iddr_phy&#39;.
Warning: reg &#39;\data_r_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-34" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:34</a>.0-34.0.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_bsg_link_iddr_phy

2.2. Analyzing design hierarchy..
Top module:  \work_bsg_link_iddr_phy
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_bsg_link_iddr_phy.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:44</a>$3&#39;.
Creating decoders for process `\work_bsg_link_iddr_phy.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:40</a>$2&#39;.
Creating decoders for process `\work_bsg_link_iddr_phy.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:36</a>$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_bsg_link_iddr_phy.\data_rr&#39; using process `\work_bsg_link_iddr_phy.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:44</a>$3&#39;.
  created $dff cell `$procdff$4&#39; with positive edge clock.
Creating register for signal `\work_bsg_link_iddr_phy.\data_n_r&#39; using process `\work_bsg_link_iddr_phy.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:40</a>$2&#39;.
  created $dff cell `$procdff$5&#39; with negative edge clock.
Creating register for signal `\work_bsg_link_iddr_phy.\data_p_r&#39; using process `\work_bsg_link_iddr_phy.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:36</a>$1&#39;.
  created $dff cell `$procdff$6&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_bsg_link_iddr_phy.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:44</a>$3&#39;.
Removing empty process `work_bsg_link_iddr_phy.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:40</a>$2&#39;.
Removing empty process `work_bsg_link_iddr_phy.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:36</a>$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_link_iddr_phy..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_bsg_link_iddr_phy ===

   Number of wires:                  9
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            3

8. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_link_iddr_phy..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_bsg_link_iddr_phy&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:22</a>.0-22.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;bsg_cache_pkg::amo_support_level_arithmetic_lp&#34;: &#34;00000000000000000000000111111111&#34;,
        &#34;bsg_cache_pkg::amo_support_level_logical_lp&#34;: &#34;00000000000000000000000000011101&#34;,
        &#34;bsg_cache_pkg::amo_support_level_none_lp&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;bsg_cache_pkg::amo_support_level_swap_lp&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;width_p&#34;: &#34;&#34;inv&#34;&#34;
      },
      &#34;ports&#34;: {
        &#34;clk_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;data_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 3, 4 ]
        },
        &#34;data_r_o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 5, 6 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$procdff$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:44</a>.0-44.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 7, 8 ],
            &#34;Q&#34;: [ 5, 6 ]
          }
        },
        &#34;$procdff$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:40</a>.0-40.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 3, 4 ],
            &#34;Q&#34;: [ 9, 10 ]
          }
        },
        &#34;$procdff$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:36</a>.0-36.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 3, 4 ],
            &#34;Q&#34;: [ 7, 8 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\data_n_r[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3, 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:40</a>.0-40.0&#34;
          }
        },
        &#34;$0\\data_p_r[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3, 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:36</a>.0-36.0&#34;
          }
        },
        &#34;$0\\data_rr[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7, 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:44</a>.0-44.0&#34;
          }
        },
        &#34;clk_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:26</a>.0-26.0&#34;
          }
        },
        &#34;data_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3, 4 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:27</a>.0-27.0&#34;
          }
        },
        &#34;data_n_r&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9, 10 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:32</a>.0-32.0&#34;
          }
        },
        &#34;data_p_r&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7, 8 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:32</a>.0-32.0&#34;
          }
        },
        &#34;data_r_o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5, 6 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:28</a>.0-28.0&#34;
          }
        },
        &#34;data_rr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5, 6 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:31</a>.0-31.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_bsg_link_iddr_phy&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:22</a>.0-22.0&#34; *)
module work_bsg_link_iddr_phy(clk_i, data_i, data_r_o);
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:40</a>.0-40.0&#34; *)
  wire [1:0] _0_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:36</a>.0-36.0&#34; *)
  wire [1:0] _1_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:44</a>.0-44.0&#34; *)
  wire [1:0] _2_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:26</a>.0-26.0&#34; *)
  input clk_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:27</a>.0-27.0&#34; *)
  input [-1:0] data_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:32</a>.0-32.0&#34; *)
  reg [-1:0] data_n_r;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:32</a>.0-32.0&#34; *)
  reg [-1:0] data_p_r;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:28</a>.0-28.0&#34; *)
  output [-1:0] data_r_o;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v:31</a>.0-31.0&#34; *)
  reg [-1:0] data_rr;
  always @(posedge clk_i)
      data_rr &lt;= data_p_r;
  always @(negedge clk_i)
      data_n_r &lt;= data_i;
  always @(posedge clk_i)
      data_p_r &lt;= data_i;
  assign data_r_o = data_rr;
  assign _2_ = data_p_r;
  assign _0_ = data_i;
  assign _1_ = data_i;
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: df80711667, CPU: user 0.02s system 0.00s, MEM: 15.55 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 82% 2x read_uhdm (0 sec), 8% 2x write_verilog (0 sec), ...

</pre>
</body>