# VHDL_Alarm_Clock
alarm.vhd is the main entity.

This design was intended for a Terasic De-10 Lite FPGA.
Requires a 16x2 LCD, 3 Switches, 2 momentary push buttons, and a buzzer.

Find images and flow charts of the design in ./images

Thanks to Mauer1 for the LCD Controller.
https://github.com/Maeur1/16x2-LCD-Controller-VHDL
