{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699466468006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699466468007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 23:31:07 2023 " "Processing started: Wed Nov  8 23:31:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699466468007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699466468007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699466468007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699466468473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699466468473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 5 5 " "Found 5 design units, including 5 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699466476961 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourBitAdder " "Found entity 2: fourBitAdder" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699466476961 ""} { "Info" "ISGN_ENTITY_NAME" "3 halfAdder " "Found entity 3: halfAdder" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699466476961 ""} { "Info" "ISGN_ENTITY_NAME" "4 fullAdder " "Found entity 4: fullAdder" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699466476961 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiply " "Found entity 5: multiply" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699466476961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699466476961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hiaru/documents/github/verilog_ld_lab/assg4/eightbitshiftregister/multipliertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hiaru/documents/github/verilog_ld_lab/assg4/eightbitshiftregister/multipliertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplierTestbench " "Found entity 1: multiplierTestbench" {  } { { "../eightBitShiftRegister/multiplierTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/eightBitShiftRegister/multiplierTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699466476963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699466476963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699466477003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 multiplier.v(16) " "Verilog HDL assignment warning at multiplier.v(16): truncated value with size 6 to match size of target (4)" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699466477004 "|multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 multiplier.v(17) " "Verilog HDL assignment warning at multiplier.v(17): truncated value with size 6 to match size of target (4)" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699466477004 "|multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 multiplier.v(18) " "Verilog HDL assignment warning at multiplier.v(18): truncated value with size 6 to match size of target (4)" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699466477004 "|multiplier"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumB01_B23\[7..5\] 0 multiplier.v(9) " "Net \"sumB01_B23\[7..5\]\" at multiplier.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699466477004 "|multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply multiply:m0 " "Elaborating entity \"multiply\" for hierarchy \"multiply:m0\"" {  } { { "multiplier.v" "m0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699466477005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitAdder fourBitAdder:fa0 " "Elaborating entity \"fourBitAdder\" for hierarchy \"fourBitAdder:fa0\"" {  } { { "multiplier.v" "fa0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699466477006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 multiplier.v(44) " "Verilog HDL assignment warning at multiplier.v(44): truncated value with size 5 to match size of target (4)" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699466477007 "|multiplier|fourBitAdder:fa0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder fourBitAdder:fa0\|halfAdder:ha0 " "Elaborating entity \"halfAdder\" for hierarchy \"fourBitAdder:fa0\|halfAdder:ha0\"" {  } { { "multiplier.v" "ha0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699466477007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder fourBitAdder:fa0\|fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"fourBitAdder:fa0\|fullAdder:fa0\"" {  } { { "multiplier.v" "fa0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699466477008 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c\[5\] GND " "Pin \"c\[5\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699466477370 "|multiplier|c[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[6\] GND " "Pin \"c\[6\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699466477370 "|multiplier|c[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[7\] GND " "Pin \"c\[7\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699466477370 "|multiplier|c[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699466477370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699466477431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699466477830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699466477830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699466477867 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699466477867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699466477867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699466477867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699466477884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 23:31:17 2023 " "Processing ended: Wed Nov  8 23:31:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699466477884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699466477884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699466477884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699466477884 ""}
