[{"name": "\u90ed\u660e\u5f65", "email": "kuomy@twncal.com.tw", "latestUpdate": "2009-11-03 15:31:33", "objective": "1. Boolean algebra, number systems and logic gates (\u5e03\u6797\u4ee3\u6578, \u6578\u7cfb\u8207\u908f\u8f2f\u9598)\u3002\r\n2. Combinational logic design and HDL (Hardware description languages (\u7d44\u5408\u908f\u8f2f\u8a2d\u8a08\u53caHDL)\u3002\r\n3. Sequential logic design and FSM (Finite state machine) (\u540c\u6b65\u5faa\u5e8f\u908f\r\n\u8f2f\u8a2d\u8a08\u53ca\u6f14\u7e79\u72c0\u614b\u6a5f)\u3002\r\n4. Hardware description languages---Verilog and VHDL (\u786c\u9ad4\u63cf\u8ff0\u8a9e\u8a00)\u30025. Digital building blocks---ALU, shift registers, memories, and logic arrays (\u6578\u4f4d\u7d44\u6210\u6a21\u584a---\u7b97\u8853\u908f\u8f2f\u55ae\u5143,\u79fb\u4f4d\u66ab\u5b58\u5668,\u8a18\u61b6\u9ad4,\u53ca\u908f\u8f2f\u9663\u5217)\u3002", "schedule": "\u7b2c1\u9031\u4e3b\u984c: Number systems.\r\n\u7b2c2\u9031\u4e3b\u984c: Number systems.\r\n\u7b2c3\u9031\u4e3b\u984c: Logic gates.\r\n\u7b2c4\u9031\u4e3b\u984c: Logic gates.\r\n\u7b2c5\u9031\u4e3b\u984c: Beneath the digital abstraction.\r\n\u7b2c6\u9031\u4e3b\u984c: Beneath the digital abstraction.\r\n\u7b2c7\u9031\u4e3b\u984c: \u671f\u4e2d\u8003\u8a66\r\n\u7b2c8\u9031\u4e3b\u984c: Boolean equations.\r\n\u7b2c9\u9031\u4e3b\u984c: Karnauph maps.\r\n\u7b2c10\u9031\u4e3b\u984c: Combinational building blocks.\r\n\u7b2c11\u9031\u4e3b\u984c: Latches and flip-flops.\r\n\u7b2c12\u9031\u4e3b\u984c: Finite state machine.\r\n\u7b2c13\u9031\u4e3b\u984c: Finite state machine.\r\n\u7b2c14\u9031\u4e3b\u984c: HDL.\r\n\u7b2c15\u9031\u4e3b\u984c: ALU.\r\n\u7b2c16\u9031\u4e3b\u984c: Shift registers.\r\n\u7b2c17\u9031\u4e3b\u984c: Memories and logic arrays.\r\n\u7b2c18\u9031\u4e3b\u984c: \u671f\u7d42\u8003\u8a66", "scorePolicy": "1. \u7fd2\u984c: 20%\r\n2. \u51fa\u5e2d: 10%\r\n3. \u671f\u4e2d\u8003\u8a66: 30%\r\n4. \u671f\u7d42\u8003\u8a66: 40%", "materials": "1. Textbook: Digital design and computer architecture, D. M. Harris and S. L. Harris.\r\n2. References:\r\nFundamentals of digital logic with Verilog design, S. Brown and Z. Vranesic.\r\n", "foreignLanguageTextbooks": false}]