#ifndef GPIO_REG_H
#define GPIO_REG_H

#define 	GPIO_PORTA_BASE_ADD			*((volatile uint32*)0x40010800)
#define 	GPIO_PORTB_BASE_ADD			*((volatile uint32*)0x40010C00)
#define 	GPIO_PORTC_BASE_ADD			*((volatile uint32*)0x40011000)



#define 	GPIOA_CRL					*((volatile uint32*)(GPIO_PORTA_BASE_ADD+0x00))
#define 	GPIOA_CRL_CNF71				31u
#define 	GPIOA_CRL_CNF70				31u
#define 	GPIOA_CRL_MODE71			30u
#define 	GPIOA_CRL_MODE70			29u
#define 	GPIOA_CRL_MODE6				28u
#define 	GPIOA_CRL_CNF5				27u
#define 	GPIOA_CRL_MODE5				26u
#define 	GPIOA_CRL_CNF4				25u
#define 	GPIOA_CRL_MODE4				24u
#define 	GPIOA_CRL_CNF3				23u
#define 	GPIOA_CRL_MODE3				22u
#define 	GPIOA_CRL_CNF2				21u
#define 	GPIOA_CRL_MODE2				20u
#define 	GPIOA_CRL_CNF1				19u
#define 	GPIOA_CRL_MODE1				18u
#define 	GPIOA_CRL_CNF0				17u
#define 	GPIOA_CRL_MODE0				16u
#define 	GPIOA_CRL_CNF3				15u
#define 	GPIOA_CRL_MODE3				14u
#define 	GPIOA_CRL_CNF3				13u
#define 	GPIOA_CRL_MODE3				12u
#define 	GPIOA_CRL_CNF3				11u
#define 	GPIOA_CRL_MODE3				10u
#define 	GPIOA_CRL_CNF3				9u
#define 	GPIOA_CRL_MODE3				8u
#define 	GPIOA_CRL_CNF3				7u
#define 	GPIOA_CRL_MODE3				6u
#define 	GPIOA_CRL_CNF3				5u
#define 	GPIOA_CRL_MODE3				4u
#define 	GPIOA_CRL_CNF3				3u
#define 	GPIOA_CRL_MODE3				2u
#define 	GPIOA_CRL_CNF3				1u
#define 	GPIOA_CRL_MODE3				0u

#define 	RCC_CR		*((volatile uint32*)(RCC_BASE_ADD+0x04))
#define 	RCC_CFGR_R1				31u
#define 	RCC_CFGR_R2				30u
#define 	RCC_CFGR_R3				29u
#define 	RCC_CFGR_R4				28u
#define 	RCC_CFGR_R5				27u
#define 	RCC_CFGR_MCO2			26u
#define 	RCC_CFGR_MCO1			25u
#define 	RCC_CFGR_MCO0			24u
#define 	RCC_CFGR_R6				23u
#define 	RCC_CFGR_USBPRE			22u
#define 	RCC_CFGR_PLLMUL3		21u
#define 	RCC_CFGR_PLLMUL2		20u
#define 	RCC_CFGR_PLLMUL1		19u
#define 	RCC_CFGR_PLLMUL0		18u
#define 	RCC_CFGR_PLLXTPRE		17u
#define 	RCC_CFGR_PLLSRC			16u
#define 	RCC_CFGR_ADCPRE1		15u
#define 	RCC_CFGR_ADCPRE0		14u
#define 	RCC_CFGR_PPRE22			13u
#define 	RCC_CFGR_PPRE21			12u
#define 	RCC_CFGR_PPRE20			11u
#define 	RCC_CFGR_PPRE12			10u
#define 	RCC_CFGR_PPRE11			9u
#define 	RCC_CFGR_PPRE10			8u
#define 	RCC_CFGR_HPRE3			7u
#define 	RCC_CFGR_HPRE2			6u
#define 	RCC_CFGR_HPRE1			5u
#define 	RCC_CFGR_HPRE0			4u
#define 	RCC_CFGR_SWS1			3u
#define 	RCC_CFGR_SWS0			2u
#define 	RCC_CFGR_SW1			1u
#define 	RCC_CFGR_SW0			0u

#define 	RCC_AHBENR		*((volatile uint32*)(RCC_BASE_ADD+0x14))
#define 	RCC_AHBENR_R1				31u
#define 	RCC_AHBENR_R2				30u
#define 	RCC_AHBENR_R3				29u
#define 	RCC_AHBENR_R4				28u
#define 	RCC_AHBENR_R5				27u
#define 	RCC_AHBENR_R6				26u
#define 	RCC_AHBENR_R7				25u
#define 	RCC_AHBENR_R8				24u
#define 	RCC_AHBENR_R9				23u
#define 	RCC_AHBENR_R10				22u
#define 	RCC_AHBENR_R11				21u
#define 	RCC_AHBENR_R12				20u
#define 	RCC_AHBENR_R13				19u
#define 	RCC_AHBENR_R14				18u
#define 	RCC_AHBENR_R15				17u
#define 	RCC_AHBENR_R16				16u
#define 	RCC_AHBENR_R17				15u
#define 	RCC_AHBENR_R18				14u
#define 	RCC_AHBENR_R19				13u
#define 	RCC_AHBENR_R20				12u
#define 	RCC_AHBENR_R21				11u
#define 	RCC_AHBENR_SDIOEN			10u
#define 	RCC_AHBENR_R22				9u
#define 	RCC_AHBENR_FSMCEN			8u
#define 	RCC_AHBENR_R23				7u
#define 	RCC_AHBENR_CRCEN			6u
#define 	RCC_AHBENR_R24				5u
#define 	RCC_AHBENR_FLITFEN			4u
#define 	RCC_AHBENR_R25				3u
#define 	RCC_AHBENR_SRAMEN			2u
#define 	RCC_AHBENR_DMA2EN			1u
#define 	RCC_AHBENR_DMA1EN			0u

#endif 
