TimeQuest Timing Analyzer report for SPB_CPLD
Thu Nov 16 16:26:25 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'
 12. Setup: 'LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'
 13. Setup: 'GCLK0'
 14. Setup: 'LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'
 15. Hold: 'LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'
 16. Hold: 'LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'
 17. Hold: 'GCLK0'
 18. Hold: 'LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'
 19. Minimum Pulse Width: 'GCLK0'
 20. Minimum Pulse Width: 'LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'
 21. Minimum Pulse Width: 'LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'
 22. Minimum Pulse Width: 'LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Setup Transfers
 30. Hold Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths
 34. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; SPB_CPLD                                                          ;
; Device Family      ; MAX II                                                            ;
; Device Name        ; EPM570T144A5                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Slow Model                                                        ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+
; Clock Name                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                      ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+
; GCLK0                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GCLK0 }                                                                                    ;
; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] } ;
; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] } ;
; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] } ;
+------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                               ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; 154.51 MHz ; 154.51 MHz      ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;      ;
; 154.73 MHz ; 154.73 MHz      ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;      ;
; 165.81 MHz ; 165.81 MHz      ; GCLK0                                                                                    ;      ;
; 420.7 MHz  ; 420.7 MHz       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                     ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -5.472 ; -21.888       ;
; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -5.463 ; -21.852       ;
; GCLK0                                                                                    ; -5.031 ; -23.923       ;
; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -1.377 ; -5.457        ;
+------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                      ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -6.252 ; -22.179       ;
; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -4.674 ; -15.867       ;
; GCLK0                                                                                    ; -1.931 ; -4.895        ;
; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.975  ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                       ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; GCLK0                                                                                    ; -2.289 ; -2.289        ;
; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.198 ; -1.584        ;
; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.198 ; -1.584        ;
; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.179 ; -2.148        ;
+------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.472 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.707      ;
; -5.472 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.707      ;
; -5.472 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.707      ;
; -5.472 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.707      ;
; -5.453 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.688      ;
; -5.453 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.688      ;
; -5.453 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.688      ;
; -5.453 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.688      ;
; -5.332 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.567      ;
; -5.332 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.567      ;
; -5.332 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.567      ;
; -5.332 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.567      ;
; 0.749  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.500        ; 6.026      ; 5.820      ;
; 0.749  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.500        ; 6.026      ; 5.820      ;
; 0.749  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.500        ; 6.026      ; 5.820      ;
; 0.749  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.500        ; 6.026      ; 5.820      ;
; 1.249  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; 6.026      ; 5.820      ;
; 1.249  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; 6.026      ; 5.820      ;
; 1.249  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; 6.026      ; 5.820      ;
; 1.249  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; 6.026      ; 5.820      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.463 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.698      ;
; -5.463 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.698      ;
; -5.463 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.698      ;
; -5.463 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.698      ;
; -5.445 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.680      ;
; -5.445 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.680      ;
; -5.445 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.680      ;
; -5.445 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.680      ;
; -5.324 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.559      ;
; -5.324 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.559      ;
; -5.324 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.559      ;
; -5.324 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.432     ; 5.559      ;
; 2.327  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.500        ; 7.570      ; 5.786      ;
; 2.327  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.500        ; 7.570      ; 5.786      ;
; 2.327  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.500        ; 7.570      ; 5.786      ;
; 2.327  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.500        ; 7.570      ; 5.786      ;
; 2.827  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; 7.570      ; 5.786      ;
; 2.827  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; 7.570      ; 5.786      ;
; 2.827  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; 7.570      ; 5.786      ;
; 2.827  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; 7.570      ; 5.786      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'GCLK0'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.031 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.698      ;
; -5.031 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.698      ;
; -5.031 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.698      ;
; -5.031 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.698      ;
; -5.013 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.680      ;
; -5.013 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.680      ;
; -5.013 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.680      ;
; -5.013 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.680      ;
; -4.892 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.559      ;
; -4.892 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.559      ;
; -4.892 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.559      ;
; -4.892 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 5.559      ;
; -1.562 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 0.500        ; 3.681      ; 5.786      ;
; -1.562 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 0.500        ; 3.681      ; 5.786      ;
; -1.562 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 0.500        ; 3.681      ; 5.786      ;
; -1.562 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 0.500        ; 3.681      ; 5.786      ;
; -1.062 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 1.000        ; 3.681      ; 5.786      ;
; -1.062 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 1.000        ; 3.681      ; 5.786      ;
; -1.062 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 1.000        ; 3.681      ; 5.786      ;
; -1.062 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 1.000        ; 3.681      ; 5.786      ;
; -0.968 ; inst154                                                                                  ; inst155                                                                                  ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 1.635      ;
; -0.953 ; inst153                                                                                  ; inst154                                                                                  ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 1.620      ;
; -0.939 ; inst148                                                                                  ; inst149                                                                                  ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 1.606      ;
; -0.939 ; inst149                                                                                  ; inst150                                                                                  ; GCLK0                                                                                    ; GCLK0       ; 1.000        ; 0.000      ; 1.606      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'                                                                                                                                                           ;
+--------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.377 ; inst140   ; inst141 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.413     ; 1.631      ;
; -1.370 ; inst145   ; inst143 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.413     ; 1.624      ;
; -1.355 ; inst139   ; inst140 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.413     ; 1.609      ;
; -1.355 ; inst143   ; inst147 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 1.000        ; -0.413     ; 1.609      ;
+--------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.252 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 8.002      ; 2.347      ;
; -5.752 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.500       ; 8.002      ; 2.347      ;
; -5.420 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 8.002      ; 3.179      ;
; -5.309 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 8.002      ; 3.290      ;
; -5.198 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 8.002      ; 3.401      ;
; -4.920 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.500       ; 8.002      ; 3.179      ;
; -4.809 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.500       ; 8.002      ; 3.290      ;
; -4.698 ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.500       ; 8.002      ; 3.401      ;
; 1.711  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 2.364      ;
; 1.713  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 2.366      ;
; 1.809  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 2.462      ;
; 2.543  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 3.196      ;
; 2.545  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 3.198      ;
; 2.654  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 3.307      ;
; 4.360  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.013      ;
; 4.360  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.013      ;
; 4.899  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.552      ;
; 4.972  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.625      ;
; 4.972  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.625      ;
; 4.972  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.625      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.674 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 6.458      ; 2.381      ;
; -4.174 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.500       ; 6.458      ; 2.381      ;
; -3.842 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 6.458      ; 3.213      ;
; -3.731 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 6.458      ; 3.324      ;
; -3.620 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 6.458      ; 3.435      ;
; -3.342 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.500       ; 6.458      ; 3.213      ;
; -3.231 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.500       ; 6.458      ; 3.324      ;
; -3.120 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -0.500       ; 6.458      ; 3.435      ;
; 1.719  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 2.372      ;
; 1.721  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 2.374      ;
; 1.801  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 2.454      ;
; 2.551  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 3.204      ;
; 2.553  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 3.206      ;
; 2.662  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 3.315      ;
; 4.386  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.039      ;
; 4.386  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.039      ;
; 4.925  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.578      ;
; 4.964  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.617      ;
; 4.964  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.617      ;
; 4.964  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.432      ; 5.617      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'GCLK0'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.931 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 0.000        ; 3.681      ; 2.347      ;
; -1.431 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; -0.500       ; 3.681      ; 2.347      ;
; -1.099 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 0.000        ; 3.681      ; 3.179      ;
; -0.988 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 0.000        ; 3.681      ; 3.290      ;
; -0.877 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; 0.000        ; 3.681      ; 3.401      ;
; -0.599 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; -0.500       ; 3.681      ; 3.179      ;
; -0.488 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; -0.500       ; 3.681      ; 3.290      ;
; -0.377 ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0       ; -0.500       ; 3.681      ; 3.401      ;
; 1.385  ; inst148                                                                                  ; inst149                                                                                  ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 1.606      ;
; 1.385  ; inst149                                                                                  ; inst150                                                                                  ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 1.606      ;
; 1.399  ; inst153                                                                                  ; inst154                                                                                  ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 1.620      ;
; 1.414  ; inst154                                                                                  ; inst155                                                                                  ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 1.635      ;
; 2.143  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 2.364      ;
; 2.145  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 2.366      ;
; 2.241  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 2.462      ;
; 2.975  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 3.196      ;
; 2.977  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 3.198      ;
; 3.086  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 3.307      ;
; 4.792  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 5.013      ;
; 4.792  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 5.013      ;
; 5.331  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 5.552      ;
; 5.404  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 5.625      ;
; 5.404  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 5.625      ;
; 5.404  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0                                                                                    ; GCLK0       ; 0.000        ; 0.000      ; 5.625      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'                                                                                                                                                           ;
+-------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.975 ; inst139   ; inst140 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.413      ; 1.609      ;
; 0.975 ; inst143   ; inst147 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.413      ; 1.609      ;
; 0.990 ; inst145   ; inst143 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.413      ; 1.624      ;
; 0.997 ; inst140   ; inst141 ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 0.000        ; 0.413      ; 1.631      ;
+-------+-----------+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'GCLK0'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; GCLK0 ; Rise       ; GCLK0                                                                                    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; GCLK0 ; Rise       ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; GCLK0 ; Rise       ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; GCLK0 ; Rise       ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; GCLK0 ; Rise       ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; GCLK0 ; Rise       ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; GCLK0 ; Rise       ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; GCLK0 ; Rise       ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; GCLK0 ; Rise       ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; GCLK0 ; Rise       ; inst148                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst148                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; GCLK0 ; Rise       ; inst149                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst149                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; GCLK0 ; Rise       ; inst150                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst150                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; GCLK0 ; Rise       ; inst153                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst153                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; GCLK0 ; Rise       ; inst154                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst154                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; GCLK0 ; Rise       ; inst155                                                                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst155                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; GCLK0|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; GCLK0|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella0|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella1|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella1|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella2|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella2|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella3|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella3|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; inst148|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst148|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; inst149|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst149|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; inst150|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst150|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; inst153|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst153|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; inst154|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst154|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GCLK0 ; Rise       ; inst155|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GCLK0 ; Rise       ; inst155|clk                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; -0.198 ; 0.068        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
; -0.198 ; 0.068        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
; -0.198 ; 0.068        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ;
; -0.198 ; 0.068        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ;
; -0.198 ; 0.068        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ;
; -0.198 ; 0.068        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ;
; -0.198 ; 0.068        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ;
; -0.198 ; 0.068        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cout_bit|combout                             ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cout_bit|combout                             ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella0|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella0|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella1|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella1|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella2|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella2|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella3|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella3|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella0|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella0|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella0|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella0|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella0|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella0|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella1|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella1|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella1|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella1|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella1|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella1|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella1|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella1|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella2|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella2|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella2|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella2|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella2|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella2|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella2|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella2|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella3|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella3|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella3|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella3|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella3|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella3|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella3|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_cella3|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cout_bit|cin0                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cout_bit|cin0                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cout_bit|cin1                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cout_bit|cin1                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cout_bit|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|cout_bit|datad                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; -0.198 ; 0.068        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
; -0.198 ; 0.068        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
; -0.198 ; 0.068        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ;
; -0.198 ; 0.068        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[1] ;
; -0.198 ; 0.068        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ;
; -0.198 ; 0.068        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[2] ;
; -0.198 ; 0.068        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ;
; -0.198 ; 0.068        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[3] ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cout_bit|combout                             ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cout_bit|combout                             ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella0|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella0|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella1|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella1|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella2|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella2|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella3|clk                           ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella3|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella0|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella0|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella0|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella0|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella0|datab                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella0|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella0|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella1|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella1|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella1|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella1|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella1|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella1|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella1|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella1|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella2|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella2|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella2|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella2|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella2|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella2|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella2|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella2|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella3|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella3|cin0                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella3|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella3|cin1                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella3|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella3|cout0                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella3|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_cella3|cout1                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cout_bit|cin0                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cout_bit|cin0                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cout_bit|cin1                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cout_bit|cin1                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cout_bit|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|cout_bit|datad                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]'                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; -0.179 ; 0.087        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst139                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst139                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst140                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst140                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst141                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst141                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst143                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst143                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst145                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst145                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst147                                                                         ;
; -0.179 ; 0.087        ; 0.266          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst147                                                                         ;
; 0.087  ; 0.087        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst139|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst139|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst140|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst140|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst141|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst141|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst143|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst143|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst145|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst145|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst147|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst147|clk                                                                     ;
; 0.087  ; 0.087        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cout_bit|combout                    ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cout_bit|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|datac   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|datac   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella0|cout0                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella0|cout0                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella0|cout1                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella0|cout1                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella0|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella0|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella0|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella0|regout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella1|cin0                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella1|cin0                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella1|cin1                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella1|cin1                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella1|cout0                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella1|cout0                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella1|cout1                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella1|cout1                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella2|cin0                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella2|cin0                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella2|cin1                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella2|cin1                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella2|cout0                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella2|cout0                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella2|cout1                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella2|cout1                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella3|cin0                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella3|cin0                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella3|cin1                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella3|cin1                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella3|cout0                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella3|cout0                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella3|cout1                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_cella3|cout1                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cout_bit|cin0                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cout_bit|cin0                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cout_bit|cin1                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cout_bit|cin1                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cout_bit|datad                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|cout_bit|datad                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                            ;
+-------------------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+-------------------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; SIG_RDC1_DIR      ; GCLK0                                                                                    ; 3.470  ; 3.470  ; Rise       ; GCLK0                                                                                    ;
; SIG_RDC2_DIR      ; GCLK0                                                                                    ; 2.511  ; 2.511  ; Rise       ; GCLK0                                                                                    ;
; /SIG_DCU_MODE1_SW ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -1.550 ; -1.550 ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
; /SIG_EMER_SIG     ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; -1.986 ; -1.986 ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
+-------------------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                             ;
+-------------------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+-------------------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; SIG_RDC1_DIR      ; GCLK0                                                                                    ; -2.916 ; -2.916 ; Rise       ; GCLK0                                                                                    ;
; SIG_RDC2_DIR      ; GCLK0                                                                                    ; -1.957 ; -1.957 ; Rise       ; GCLK0                                                                                    ;
; /SIG_DCU_MODE1_SW ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 2.517  ; 2.517  ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
; /SIG_EMER_SIG     ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 2.953  ; 2.953  ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
+-------------------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                          ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; EGPIO0    ; GCLK0                                                                                    ; 10.779 ; 10.779 ; Rise       ; GCLK0                                                                                    ;
; EGPIO1    ; GCLK0                                                                                    ; 11.235 ; 11.235 ; Rise       ; GCLK0                                                                                    ;
; /INT0     ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 16.515 ; 16.515 ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
; /INT1     ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 14.153 ; 14.153 ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                  ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; EGPIO0    ; GCLK0                                                                                    ; 9.350  ; 9.350  ; Rise       ; GCLK0                                                                                    ;
; EGPIO1    ; GCLK0                                                                                    ; 10.004 ; 10.004 ; Rise       ; GCLK0                                                                                    ;
; /INT0     ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 13.751 ; 13.751 ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
; /INT1     ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 13.740 ; 13.740 ; Rise       ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ;
+-----------+------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+--------------------+--------------+--------+----+----+--------+
; Input Port         ; Output Port  ; RR     ; RF ; FR ; FF     ;
+--------------------+--------------+--------+----+----+--------+
; /EM1CS2            ; BUF_DATA_/OE ; 11.421 ;    ;    ; 11.421 ;
; /EM1CS2            ; SIG_ADC1_/CS ; 14.319 ;    ;    ; 14.319 ;
; /EM1CS2            ; SIG_ADC2_/CS ; 14.198 ;    ;    ; 14.198 ;
; /EM1CS2            ; SIG_ADC3_/CS ; 12.865 ;    ;    ; 12.865 ;
; /EM1CS2            ; SIG_ADC4_/CS ; 12.864 ;    ;    ; 12.864 ;
; /EM1CS3            ; BUF_DATA_/OE ; 10.326 ;    ;    ; 10.326 ;
; /EM1CS3            ; SIG_RDC1_/CS ; 10.426 ;    ;    ; 10.426 ;
; /EM1CS3            ; SIG_RDC2_/CS ; 10.416 ;    ;    ; 10.416 ;
; /EM1CS4            ; BUF_DATA_/OE ; 10.701 ;    ;    ; 10.701 ;
; /EM1CS4            ; SIG_DAC1_/CS ; 11.887 ;    ;    ; 11.887 ;
; /EM1CS4            ; SIG_DAC2_/CS ; 11.889 ;    ;    ; 11.889 ;
; /EM1OE             ; BUF_DATA_DIR ; 7.762  ;    ;    ; 7.762  ;
; /SIG_DCU_MODE1_SW  ; /INT1        ; 10.496 ;    ;    ; 10.496 ;
; /SIG_EL_IGBT_ERR_U ; LED0         ; 8.216  ;    ;    ; 8.216  ;
; /SIG_EL_IGBT_ERR_V ; LED1         ; 8.507  ;    ;    ; 8.507  ;
; /SIG_EL_IGBT_ERR_W ; LED2         ; 8.171  ;    ;    ; 8.171  ;
; /SIG_EMER_SIG      ; /INT0        ; 10.069 ;    ;    ; 10.069 ;
; BF_A0              ; SIG_ADC1_/CS ; 11.990 ;    ;    ; 11.990 ;
; BF_A0              ; SIG_ADC2_/CS ; 11.873 ;    ;    ; 11.873 ;
; BF_A0              ; SIG_ADC3_/CS ; 10.558 ;    ;    ; 10.558 ;
; BF_A0              ; SIG_ADC4_/CS ; 10.551 ;    ;    ; 10.551 ;
; BF_A1              ; SIG_ADC1_/CS ; 11.768 ;    ;    ; 11.768 ;
; BF_A1              ; SIG_ADC2_/CS ; 11.647 ;    ;    ; 11.647 ;
; BF_A1              ; SIG_ADC3_/CS ; 10.313 ;    ;    ; 10.313 ;
; BF_A1              ; SIG_ADC4_/CS ; 10.313 ;    ;    ; 10.313 ;
; BF_A2              ; SIG_ADC1_/CS ; 12.032 ;    ;    ; 12.032 ;
; BF_A2              ; SIG_ADC2_/CS ; 11.910 ;    ;    ; 11.910 ;
; BF_A2              ; SIG_ADC3_/CS ; 10.593 ;    ;    ; 10.593 ;
; BF_A2              ; SIG_ADC4_/CS ; 10.588 ;    ;    ; 10.588 ;
; BF_A2              ; SIG_DAC1_/CS ; 10.583 ;    ;    ; 10.583 ;
; BF_A2              ; SIG_DAC2_/CS ; 10.587 ;    ;    ; 10.587 ;
; BF_A17             ; SIG_ADC1_/CS ; 14.431 ;    ;    ; 14.431 ;
; BF_A17             ; SIG_ADC2_/CS ; 14.310 ;    ;    ; 14.310 ;
; BF_A17             ; SIG_ADC3_/CS ; 12.977 ;    ;    ; 12.977 ;
; BF_A17             ; SIG_ADC4_/CS ; 12.976 ;    ;    ; 12.976 ;
; BF_A17             ; SIG_DAC1_/CS ; 13.064 ;    ;    ; 13.064 ;
; BF_A17             ; SIG_DAC2_/CS ; 13.066 ;    ;    ; 13.066 ;
; BF_A17             ; SIG_RDC1_/CS ; 11.653 ;    ;    ; 11.653 ;
; BF_A17             ; SIG_RDC2_/CS ; 11.616 ;    ;    ; 11.616 ;
; BF_A18             ; SIG_ADC1_/CS ; 13.938 ;    ;    ; 13.938 ;
; BF_A18             ; SIG_ADC2_/CS ; 13.817 ;    ;    ; 13.817 ;
; BF_A18             ; SIG_ADC3_/CS ; 12.484 ;    ;    ; 12.484 ;
; BF_A18             ; SIG_ADC4_/CS ; 12.483 ;    ;    ; 12.483 ;
; BF_A18             ; SIG_DAC1_/CS ; 12.775 ;    ;    ; 12.775 ;
; BF_A18             ; SIG_DAC2_/CS ; 12.777 ;    ;    ; 12.777 ;
; BF_A18             ; SIG_RDC1_/CS ; 11.697 ;    ;    ; 11.697 ;
; BF_A18             ; SIG_RDC2_/CS ; 11.671 ;    ;    ; 11.671 ;
; BF_A19             ; SIG_ADC1_/CS ; 14.822 ;    ;    ; 14.822 ;
; BF_A19             ; SIG_ADC2_/CS ; 14.701 ;    ;    ; 14.701 ;
; BF_A19             ; SIG_ADC3_/CS ; 13.368 ;    ;    ; 13.368 ;
; BF_A19             ; SIG_ADC4_/CS ; 13.367 ;    ;    ; 13.367 ;
; BF_A19             ; SIG_DAC1_/CS ; 12.427 ;    ;    ; 12.427 ;
; BF_A19             ; SIG_DAC2_/CS ; 12.429 ;    ;    ; 12.429 ;
; BF_A19             ; SIG_RDC1_/CS ; 12.041 ;    ;    ; 12.041 ;
; BF_A19             ; SIG_RDC2_/CS ; 12.009 ;    ;    ; 12.009 ;
; BF_D[0]            ; LED3         ; 9.200  ;    ;    ; 9.200  ;
; SIG_ADC2_/ELOC     ; EGPIO2       ; 9.096  ;    ;    ; 9.096  ;
; SIG_RDC1_DIR       ; EGPIO0       ; 12.081 ;    ;    ; 12.081 ;
; SIG_RDC2_DIR       ; EGPIO1       ; 11.362 ;    ;    ; 11.362 ;
; SIG_RDC2_DOS       ; /INT5        ; 8.878  ;    ;    ; 8.878  ;
; SIG_RDC2_LOT       ; /INT4        ; 9.196  ;    ;    ; 9.196  ;
+--------------------+--------------+--------+----+----+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+--------------------+--------------+--------+----+----+--------+
; Input Port         ; Output Port  ; RR     ; RF ; FR ; FF     ;
+--------------------+--------------+--------+----+----+--------+
; /EM1CS2            ; BUF_DATA_/OE ; 11.421 ;    ;    ; 11.421 ;
; /EM1CS2            ; SIG_ADC1_/CS ; 14.319 ;    ;    ; 14.319 ;
; /EM1CS2            ; SIG_ADC2_/CS ; 14.198 ;    ;    ; 14.198 ;
; /EM1CS2            ; SIG_ADC3_/CS ; 12.865 ;    ;    ; 12.865 ;
; /EM1CS2            ; SIG_ADC4_/CS ; 12.864 ;    ;    ; 12.864 ;
; /EM1CS3            ; BUF_DATA_/OE ; 10.326 ;    ;    ; 10.326 ;
; /EM1CS3            ; SIG_RDC1_/CS ; 10.426 ;    ;    ; 10.426 ;
; /EM1CS3            ; SIG_RDC2_/CS ; 10.416 ;    ;    ; 10.416 ;
; /EM1CS4            ; BUF_DATA_/OE ; 10.701 ;    ;    ; 10.701 ;
; /EM1CS4            ; SIG_DAC1_/CS ; 11.887 ;    ;    ; 11.887 ;
; /EM1CS4            ; SIG_DAC2_/CS ; 11.889 ;    ;    ; 11.889 ;
; /EM1OE             ; BUF_DATA_DIR ; 7.762  ;    ;    ; 7.762  ;
; /SIG_DCU_MODE1_SW  ; /INT1        ; 10.496 ;    ;    ; 10.496 ;
; /SIG_EL_IGBT_ERR_U ; LED0         ; 8.216  ;    ;    ; 8.216  ;
; /SIG_EL_IGBT_ERR_V ; LED1         ; 8.507  ;    ;    ; 8.507  ;
; /SIG_EL_IGBT_ERR_W ; LED2         ; 8.171  ;    ;    ; 8.171  ;
; /SIG_EMER_SIG      ; /INT0        ; 10.069 ;    ;    ; 10.069 ;
; BF_A0              ; SIG_ADC1_/CS ; 11.990 ;    ;    ; 11.990 ;
; BF_A0              ; SIG_ADC2_/CS ; 11.873 ;    ;    ; 11.873 ;
; BF_A0              ; SIG_ADC3_/CS ; 10.558 ;    ;    ; 10.558 ;
; BF_A0              ; SIG_ADC4_/CS ; 10.551 ;    ;    ; 10.551 ;
; BF_A1              ; SIG_ADC1_/CS ; 11.768 ;    ;    ; 11.768 ;
; BF_A1              ; SIG_ADC2_/CS ; 11.647 ;    ;    ; 11.647 ;
; BF_A1              ; SIG_ADC3_/CS ; 10.313 ;    ;    ; 10.313 ;
; BF_A1              ; SIG_ADC4_/CS ; 10.313 ;    ;    ; 10.313 ;
; BF_A2              ; SIG_ADC1_/CS ; 12.032 ;    ;    ; 12.032 ;
; BF_A2              ; SIG_ADC2_/CS ; 11.910 ;    ;    ; 11.910 ;
; BF_A2              ; SIG_ADC3_/CS ; 10.593 ;    ;    ; 10.593 ;
; BF_A2              ; SIG_ADC4_/CS ; 10.588 ;    ;    ; 10.588 ;
; BF_A2              ; SIG_DAC1_/CS ; 10.583 ;    ;    ; 10.583 ;
; BF_A2              ; SIG_DAC2_/CS ; 10.587 ;    ;    ; 10.587 ;
; BF_A17             ; SIG_ADC1_/CS ; 14.431 ;    ;    ; 14.431 ;
; BF_A17             ; SIG_ADC2_/CS ; 14.310 ;    ;    ; 14.310 ;
; BF_A17             ; SIG_ADC3_/CS ; 12.977 ;    ;    ; 12.977 ;
; BF_A17             ; SIG_ADC4_/CS ; 12.976 ;    ;    ; 12.976 ;
; BF_A17             ; SIG_DAC1_/CS ; 13.064 ;    ;    ; 13.064 ;
; BF_A17             ; SIG_DAC2_/CS ; 13.066 ;    ;    ; 13.066 ;
; BF_A17             ; SIG_RDC1_/CS ; 11.653 ;    ;    ; 11.653 ;
; BF_A17             ; SIG_RDC2_/CS ; 11.616 ;    ;    ; 11.616 ;
; BF_A18             ; SIG_ADC1_/CS ; 13.938 ;    ;    ; 13.938 ;
; BF_A18             ; SIG_ADC2_/CS ; 13.817 ;    ;    ; 13.817 ;
; BF_A18             ; SIG_ADC3_/CS ; 12.484 ;    ;    ; 12.484 ;
; BF_A18             ; SIG_ADC4_/CS ; 12.483 ;    ;    ; 12.483 ;
; BF_A18             ; SIG_DAC1_/CS ; 12.775 ;    ;    ; 12.775 ;
; BF_A18             ; SIG_DAC2_/CS ; 12.777 ;    ;    ; 12.777 ;
; BF_A18             ; SIG_RDC1_/CS ; 11.697 ;    ;    ; 11.697 ;
; BF_A18             ; SIG_RDC2_/CS ; 11.671 ;    ;    ; 11.671 ;
; BF_A19             ; SIG_ADC1_/CS ; 14.822 ;    ;    ; 14.822 ;
; BF_A19             ; SIG_ADC2_/CS ; 14.701 ;    ;    ; 14.701 ;
; BF_A19             ; SIG_ADC3_/CS ; 13.368 ;    ;    ; 13.368 ;
; BF_A19             ; SIG_ADC4_/CS ; 13.367 ;    ;    ; 13.367 ;
; BF_A19             ; SIG_DAC1_/CS ; 12.427 ;    ;    ; 12.427 ;
; BF_A19             ; SIG_DAC2_/CS ; 12.429 ;    ;    ; 12.429 ;
; BF_A19             ; SIG_RDC1_/CS ; 12.041 ;    ;    ; 12.041 ;
; BF_A19             ; SIG_RDC2_/CS ; 12.009 ;    ;    ; 12.009 ;
; BF_D[0]            ; LED3         ; 9.200  ;    ;    ; 9.200  ;
; SIG_ADC2_/ELOC     ; EGPIO2       ; 9.096  ;    ;    ; 9.096  ;
; SIG_RDC1_DIR       ; EGPIO0       ; 12.081 ;    ;    ; 12.081 ;
; SIG_RDC2_DIR       ; EGPIO1       ; 11.362 ;    ;    ; 11.362 ;
; SIG_RDC2_DOS       ; /INT5        ; 8.878  ;    ;    ; 8.878  ;
; SIG_RDC2_LOT       ; /INT4        ; 9.196  ;    ;    ; 9.196  ;
+--------------------+--------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; GCLK0                                                                                    ; GCLK0                                                                                    ; 49       ; 0        ; 0        ; 0        ;
; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0                                                                                    ; 19       ; 19       ; 0        ; 0        ;
; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 45       ; 0        ; 0        ; 0        ;
; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 19       ; 19       ; 0        ; 0        ;
; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 45       ; 0        ; 0        ; 0        ;
; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 19       ; 19       ; 0        ; 0        ;
; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 4        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; GCLK0                                                                                    ; GCLK0                                                                                    ; 49       ; 0        ; 0        ; 0        ;
; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; GCLK0                                                                                    ; 19       ; 19       ; 0        ; 0        ;
; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 45       ; 0        ; 0        ; 0        ;
; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 19       ; 19       ; 0        ; 0        ;
; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 45       ; 0        ; 0        ; 0        ;
; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 19       ; 19       ; 0        ; 0        ;
; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] ; 4        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 65    ; 65   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 71    ; 71   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 16 16:26:24 2023
Info: Command: quartus_sta SPB_CPLD -c SPB_CPLD
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SPB_CPLD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name GCLK0 GCLK0
    Info (332105): create_clock -period 1.000 -name LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.472
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.472       -21.888 LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] 
    Info (332119):    -5.463       -21.852 LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] 
    Info (332119):    -5.031       -23.923 GCLK0 
    Info (332119):    -1.377        -5.457 LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -6.252
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.252       -22.179 LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] 
    Info (332119):    -4.674       -15.867 LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] 
    Info (332119):    -1.931        -4.895 GCLK0 
    Info (332119):     0.975         0.000 LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.289        -2.289 GCLK0 
    Info (332119):    -0.198        -1.584 LPM_COUNTER10:inst10|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] 
    Info (332119):    -0.198        -1.584 LPM_COUNTER10:inst11|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] 
    Info (332119):    -0.179        -2.148 LPM_COUNTER10:inst16|lpm_counter:LPM_COUNTER_component|cntr_r1j:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4529 megabytes
    Info: Processing ended: Thu Nov 16 16:26:25 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


