#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jun 14 12:01:54 2016
# Process ID: 3414
# Current directory: /home/node003/work/proj/spiral/dma
# Command line: vivado
# Log file: /home/node003/work/proj/spiral/dma/vivado.log
# Journal file: /home/node003/work/proj/spiral/dma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/node003/work/proj/spiral/dma/project_1/project_1.xpr
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:axi_fft:1.0 axi_fft_0
endgroup
set_property location {1.5 303 -270} [get_bd_cells processing_system7_0]
ipx::edit_ip_in_project -upgrade true -name axi_fft_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/axi_fft_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0/component.xml
update_compile_order -fileset sim_1
close_project
ipx::edit_ip_in_project -upgrade true -name axi_fft_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/axi_fft_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0/component.xml
update_compile_order -fileset sim_1
current_project project_1
create_bd_design "design_2"
close_bd_design [get_bd_designs design_2]
remove_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_2/design_2.bd
file delete -force /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_2
save_bd_design
close_project
create_project managed_ip_project /home/node003/work/proj/spiral/dma/managed_ip_project -part xc7vx485tffg1157-1 -ip
set_property simulator_language Verilog [current_project]
set_property target_simulator XSim [current_project]
close_project
