// Seed: 2394018254
module module_0;
  initial assume ((id_1));
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output tri   id_3,
    output wire  id_4,
    output uwire id_5
);
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1,
    output wor id_2,
    output logic id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply0 id_8,
    input wire id_9,
    input wand id_10,
    input supply0 id_11,
    input supply1 id_12,
    input uwire id_13,
    output wand id_14
);
  module_0 modCall_1 ();
  wor  id_16 = 1 - 1;
  wire id_17;
  initial id_3 = #1 1;
endmodule
