<<<<<<< HEAD
C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv {2 {vlog -work work -sv -stats=none C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ECE564MyDesign
** Warning: ** while parsing file included at C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv(1)
** at ECE564MyDesign.v(339): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling module sram
-- Compiling module tb_top

Top level modules:
	tb_top

} {} {}} C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/sram.sv {1 {vlog -work work -sv -stats=none C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/sram.sv
=======
C:/Users/Sean/Desktop/projects/verilog-projects/asic-design/src/sram.sv {1 {vlog -work work -sv -stats=none C:/Users/Sean/Desktop/projects/verilog-projects/asic-design/src/sram.sv
>>>>>>> a84bce06ae6d0f8e3aacc308ea6e6b8b8fbb9f01
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sram

Top level modules:
	sram

} {} {}}
