// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Sat May 12 16:33:50 2018
// Host        : LAPTOP-NP95E5V6 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ muxnto1_0_stub.v
// Design      : muxnto1_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tfgg484-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "muxnto1,Vivado 2017.4" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(a0, a1, a2, a3, a4, a5, a6, a7, a8, a9, a10, a11, a12, a13, a14, a15, s, q)
/* synthesis syn_black_box black_box_pad_pin="a0[7:0],a1[7:0],a2[7:0],a3[7:0],a4[7:0],a5[7:0],a6[7:0],a7[7:0],a8[7:0],a9[7:0],a10[7:0],a11[7:0],a12[7:0],a13[7:0],a14[7:0],a15[7:0],s[3:0],q[7:0]" */;
  input [7:0]a0;
  input [7:0]a1;
  input [7:0]a2;
  input [7:0]a3;
  input [7:0]a4;
  input [7:0]a5;
  input [7:0]a6;
  input [7:0]a7;
  input [7:0]a8;
  input [7:0]a9;
  input [7:0]a10;
  input [7:0]a11;
  input [7:0]a12;
  input [7:0]a13;
  input [7:0]a14;
  input [7:0]a15;
  input [3:0]s;
  output [7:0]q;
endmodule
