Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programmes/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c1fb309a8d1546bda5550d8a3ae34202 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assemble_Code_tb_behav xil_defaultlib.Assemble_Code_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Assemble_code [assemble_code_default]
Compiling architecture behavioral of entity xil_defaultlib.assemble_code_tb
Built simulation snapshot Assemble_Code_tb_behav
