1697829784 /home/jpanov/Cadence/XlmSim_24_03_labs/lab5-Multi-Core/LIBS/verilog/include_libraries_sim.v
1697829802 /home/jpanov/Cadence/XlmSim_24_03_labs/lab5-Multi-Core/SOURCEFILES/dtmf_chip.test_netlist.v
1697830125 /home/jpanov/Cadence/XlmSim_24_03_labs/lab5-Multi-Core/workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v
