;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-50
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	SUB #951, 186
	SUB #951, 186
	SUB #951, 186
	SLT -1, <-20
	SUB 12, @210
	SUB @121, 103
	SLT 10, 20
	DJN -1, @-20
	SUB @121, 108
	SPL <121, 103
	JMP <-1, #-50
	SUB @121, 103
	JMP <-1, #-50
	SUB <0, @2
	ADD 270, 60
	ADD 270, 60
	SUB @121, 103
	CMP @0, @1
	SPL 1, @-21
	SUB @-127, 100
	SPL 1, @-21
	SUB @-127, 100
	SUB @-127, 100
	SLT 30, 9
	SUB @121, 108
	MOV -1, <-20
	SUB @121, 108
	CMP -207, <-120
	SPL <0, #1
	CMP -207, <-120
	SPL 1, @-21
	CMP -207, <-120
	CMP @-207, <-120
	SLT #300, @66
	SPL 0, <802
	SLT #300, @66
	DJN 80, @862
	JMZ <208, 85
	SPL 0, <802
	SPL 0, <802
	SPL 0, <802
	SPL 0, <802
	SPL 0, <802
	DJN -1, @-20
	SPL 0, <802
	DJN -1, @-20
