
Information: There are 70 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CPU_DW01_inc_1'
  Processing 'CPU_DW01_inc_0'
  Processing 'ALU_DW_div_uns_6'
  Processing 'ALU_DW_mult_uns_0'
  Processing 'ALU_DW01_add_4'
  Processing 'ALU_DW01_add_3'
  Processing 'ALU_DW01_inc_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU'
  Processing 'Process'
  Processing 'InsDecoder'
  Processing 'ClkDiv_DIV_NUM12'
  Processing 'ClkDiv_DIV_NUM2'
  Processing 'CPU'
  Processing 'IntArbiter'
  Processing 'IntControl'
  Processing 'Timer_1'
  Processing 'Timer_0'
  Processing 'ClkDiv_DIV_NUM16'
  Processing 'UartIf'
  Processing 'fifo_ram_DATA_WIDTH8_RAM_DEPTH16_ADDR_WIDTH4'
Warning: The design named fifo_ram_DATA_WIDTH8_RAM_DEPTH16_ADDR_WIDTH4 has 136 out of 349 cells marked size-only, which may limit optimization. (OPT-301)
  Processing 'gray2bin_BIT_WIDTH5_1'
  Processing 'bin2gray_BIT_WIDTH5_1'
  Processing 'bin2gray_BIT_WIDTH5_0'
  Processing 'UartFiFo_FIFO_WIDTH8_FIFO_DEPTH16_ADDR_WIDTH4'
Warning: The design named UartFiFo_FIFO_WIDTH8_FIFO_DEPTH16_ADDR_WIDTH4 has 59 out of 117 cells marked size-only, which may limit optimization. (OPT-301)
  Processing 'Uart_FIFO_DEPTH16_FIFO_WIDTH8_ADDR_WIDTH4'
  Processing 'Mcu'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: A non-unate path in clock network for clock 'uart_clk'
 from pin 'Uart_ins/UartIf_ins/ClkDiv_tx/U3/Y' is detected. (TIM-052)
Information: Timing loop detected. (OPT-150)
	U10/A1 U10/Y 
Information: Timing loop detected. (OPT-150)
	U8/A1 U8/Y 
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'cpu/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'cpu/U272'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
Warning: A non-unate path in clock network for clock 'uart_clk'
 from pin 'Uart_ins/UartIf_ins/ClkDiv_tx/U3/Y' is detected. (TIM-052)
Warning: A non-unate path in clock network for clock 'uart_clk'
 from pin 'Uart_ins/UartIf_ins/ClkDiv_tx/U3/Y' is detected. (TIM-052)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   50650.8      0.00       0.0     357.9                          
    0:00:02   50650.8      0.00       0.0     357.9                          
    0:00:02   50650.8      0.00       0.0     357.9                          
    0:00:02   50650.8      0.00       0.0     357.9                          
    0:00:02   50650.8      0.00       0.0     357.9                          
    0:00:04   26761.3      5.15      72.6     348.9                          
    0:00:05   27284.8      4.30      58.6     348.8                          
    0:00:05   27304.6      4.21      53.2     348.7                          
    0:00:05   27347.6      3.93      49.7     348.8                          
    0:00:05   27380.8      3.64      43.7     348.8                          
    0:00:05   27397.0      3.64      43.7     348.8                          
    0:00:05   27385.0      3.64      43.7     348.8                          
    0:00:05   27397.7      3.64      43.7     348.8                          
    0:00:06   27385.0      3.64      43.7     348.8                          
    0:00:06   27397.7      3.64      43.7     348.8                          
    0:00:06   27397.7      3.64      43.7     348.8                          
    0:00:06   27397.7      3.64      43.7     348.8                          
    0:00:06   27397.7      3.64      43.7     348.8                          
    0:00:07   27622.1      3.61      44.1     298.1                          
    0:00:08   27835.9      3.35      40.7     238.4                          
    0:00:09   27992.6      3.35      40.7     211.3                          
    0:00:09   28070.9      3.35      40.5     185.2                          
    0:00:10   28128.0      3.24      38.6     165.9                          
    0:00:11   28168.3      3.32      38.6     158.1                          
    0:00:11   28285.4      3.26      37.5     147.3                          
    0:00:11   28375.0      3.09      34.2     122.7                          
    0:00:11   28409.6      3.09      34.2     112.7                          
    0:00:11   28409.6      3.09      34.2     112.7                          
    0:00:12   28995.2      0.96       7.3     121.2 cpu/acc_reg[0]/D         
    0:00:12   29381.9      0.46       2.7     126.2 cpu/psw_reg[0]/D         
    0:00:12   29652.8      0.00       0.0     130.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   29652.8      0.00       0.0     130.8                          
    0:00:12   29652.8      0.00       0.0     130.8                          
    0:00:14   29247.1      0.00       0.0     223.9                          
    0:00:14   29200.6      0.00       0.0     228.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   29200.6      0.00       0.0     228.8                          
    0:00:14   29229.5      0.00       0.0     207.7 cpu/pro/alu/div_35/net43626
    0:00:14   29278.2      0.00       0.0     202.2 cpu/pro/alu/div_35/n12   
    0:00:14   29263.3      0.00       0.0     199.5 cpu/pro/alu/mult_34/n177 
    0:00:15   29306.4      0.00       0.0     186.4 net43109                 
    0:00:15   29467.3      0.00       0.0     159.4 scon[1]                  
    0:00:15   29495.5      0.00       0.0     157.0 net43106                 
    0:00:15   29524.4      0.00       0.0     155.2 n847                     
    0:00:15   29527.2      0.00       0.0     154.5 cpu/pro/ans[1]           
    0:00:16   29588.6      0.00       0.0     109.1 Uart_ins/UartFiFo_ins/fifo_ram_ins/net44177
    0:00:16   29612.6      0.00       0.0      78.1 cpu/pro/alu/net44189     
    0:00:16   29605.6      0.00       0.0      71.1 cpu/insdecoder/net44112  
    0:00:16   29601.3      0.00       0.0      63.1 cpu/insdecoder/net44130  
    0:00:17   29606.3      0.00       0.0      62.1 cpu/insdecoder/net44126  
    0:00:17   29640.8      0.00       0.0      12.0 cpu/insdecoder/instruction[1]
    0:00:17   29643.0      0.01       0.0       0.0 cpu/insdecoder/net44132  
    0:00:17   29655.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17   29655.0      0.00       0.0       0.0                          
    0:00:17   29655.0      0.00       0.0       0.0                          
    0:00:17   28801.9      0.47       3.0       0.0                          
    0:00:18   28701.7      0.47       3.0       0.0                          
    0:00:18   28667.8      0.47       3.0       0.0                          
    0:00:18   28637.5      0.47       3.0       0.0                          
    0:00:18   28622.0      0.47       3.0       0.0                          
    0:00:18   28622.0      0.47       3.0       0.0                          
    0:00:18   28789.2      0.00       0.0       0.0                          
    0:00:18   27669.4      1.36      14.5       0.0                          
    0:00:18   27633.4      1.35      14.4       0.0                          
    0:00:18   27633.4      1.35      14.4       0.0                          
    0:00:18   27633.4      1.35      14.4       0.0                          
    0:00:18   27633.4      1.35      14.4       0.0                          
    0:00:18   27633.4      1.35      14.4       0.0                          
    0:00:18   27633.4      1.35      14.4       0.0                          
    0:00:19   28240.9      0.48       3.1       0.0 cpu/psw_reg[0]/D         
    0:00:19   28557.7      0.00       0.0       0.0                          
    0:00:19   28446.3      0.00       0.0       0.0                          
    0:00:19   28332.0      0.00       0.0       0.0                          
    0:00:20   28276.2      0.00       0.0       0.0                          
    0:00:20   27602.4      0.40       2.7       0.0                          
    0:00:20   27539.6      0.40       2.7       0.0                          
    0:00:20   27533.2      0.40       2.7       0.0                          
    0:00:20   27533.2      0.40       2.7       0.0                          
    0:00:20   27533.2      0.40       2.7       0.0                          
    0:00:20   27533.2      0.40       2.7       0.0                          
    0:00:20   27533.2      0.40       2.7       0.0                          
    0:00:20   27533.2      0.40       2.7       0.0                          
    0:00:21   27797.8      0.00       0.0       0.0                          
Loading db file '/home/milo/TSMC.90/aci/sc-x/synopsys/fast.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
