/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_wfe_nr.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/6/11 11:44a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct  6 10:25:01 2011
 *                 MD5 Checksum         8f37dfc69866893136bc4603c1bedf8c
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3128/rdb/c0/bchp_ds_wfe_nr.h $
 * 
 * Hydra_Software_Devel/1   10/6/11 11:44a farshidf
 * SW3128-1: add C0 RDB files
 *
 ***************************************************************************/

#ifndef BCHP_DS_WFE_NR_H__
#define BCHP_DS_WFE_NR_H__

/***************************************************************************
 *DS_WFE_NR - WFE Non-Reference Lane Control Registers
 ***************************************************************************/
#define BCHP_DS_WFE_NR_DCO_CTL_LN                0x0009f800 /* DCO Control Register, controlling all four Lanes */
#define BCHP_DS_WFE_NR_DCO_CTL_REF               0x0009f804 /* DCO Control Register, controlling Reference Lane */
#define BCHP_DS_WFE_NR_DCO_CTL_THR               0x0009f808 /* DCO Control Register, controlling AGC Threshold */
#define BCHP_DS_WFE_NR_DCO_INT_0                 0x0009f80c /* DCO 0 Integrator */
#define BCHP_DS_WFE_NR_DCO_INT_1                 0x0009f810 /* DCO 1 Integrator */
#define BCHP_DS_WFE_NR_DCO_INT_2                 0x0009f814 /* DCO 2 Integrator */
#define BCHP_DS_WFE_NR_DCO_INT_3                 0x0009f818 /* DCO 3 Integrator */
#define BCHP_DS_WFE_NR_DCO_INT_REF               0x0009f81c /* DCO ref Integrator */
#define BCHP_DS_WFE_NR_DCO_INT_THR               0x0009f820 /* DCO Threshold Integrator */
#define BCHP_DS_WFE_NR_AGC_CTL                   0x0009f824 /* AGC Control */
#define BCHP_DS_WFE_NR_AGC_THR                   0x0009f828 /* AGC Gain Threshold */
#define BCHP_DS_WFE_NR_AGC_LF_0                  0x0009f82c /* AGC0 Loop Filter */
#define BCHP_DS_WFE_NR_AGC_LF_1                  0x0009f830 /* AGC1 Loop Filter */
#define BCHP_DS_WFE_NR_AGC_LF_2                  0x0009f834 /* AGC2 Loop Filter */
#define BCHP_DS_WFE_NR_AGC_LF_3                  0x0009f838 /* AGC3 Loop Filter */
#define BCHP_DS_WFE_NR_AGC_LK_0                  0x0009f83c /* AGC0 Leaky averager output */
#define BCHP_DS_WFE_NR_AGC_LK_1                  0x0009f840 /* AGC1 Leaky averager output */
#define BCHP_DS_WFE_NR_AGC_LK_2                  0x0009f844 /* AGC2 Leaky averager output */
#define BCHP_DS_WFE_NR_AGC_LK_3                  0x0009f848 /* AGC3 Leaky averager output */
#define BCHP_DS_WFE_NR_NR_CTL                    0x0009f84c /* Non-Reference Lane Mode Control register */
#define BCHP_DS_WFE_NR_CORR_CTL                  0x0009f850 /* Correlator Control Word */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I            0x0009f854 /* Lane 0 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_I            0x0009f858 /* Lane 0 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q            0x0009f85c /* Lane 0 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_Q            0x0009f860 /* Lane 0 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P            0x0009f864 /* Lane 0 Correlator Accumulator P[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_P            0x0009f868 /* Lane 0 Correlator Accumulator P[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I            0x0009f86c /* Lane 1 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_I            0x0009f870 /* Lane 1 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q            0x0009f874 /* Lane 1 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_Q            0x0009f878 /* Lane 1 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P            0x0009f87c /* Lane 1 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_P            0x0009f880 /* Lane 1 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I            0x0009f884 /* Lane 2 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_I            0x0009f888 /* Lane 2 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q            0x0009f88c /* Lane 2 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_Q            0x0009f890 /* Lane 2 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P            0x0009f894 /* Lane 2 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_P            0x0009f898 /* Lane 2 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I            0x0009f89c /* Lane 3 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_I            0x0009f8a0 /* Lane 3 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q            0x0009f8a4 /* Lane 3 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_Q            0x0009f8a8 /* Lane 3 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P            0x0009f8ac /* Lane 3 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_P            0x0009f8b0 /* Lane 3 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_BLOCK                0x0009f8b4 /* Correlator Block Size */
#define BCHP_DS_WFE_NR_DDFS_FCW                  0x0009f8b8 /* Correlator DDFS Frequency Control Word */
#define BCHP_DS_WFE_NR_DDFS_THR                  0x0009f8bc /* Correlator DDFS Threshold */
#define BCHP_DS_WFE_NR_DDFS_INT                  0x0009f8c0 /* Correlator DDFS Integrator */

/***************************************************************************
 *DCO_CTL_LN - DCO Control Register, controlling all four Lanes
 ***************************************************************************/
/* DS_WFE_NR :: DCO_CTL_LN :: reserved_for_eco0 [31:08] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco0_MASK           0xffffff00
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco0_SHIFT          8
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco0_DEFAULT        0

/* DS_WFE_NR :: DCO_CTL_LN :: BW [07:04] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BW_MASK                          0x000000f0
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BW_SHIFT                         4
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BW_DEFAULT                       9

/* DS_WFE_NR :: DCO_CTL_LN :: reserved_for_eco1 [03:03] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco1_MASK           0x00000008
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco1_SHIFT          3
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco1_DEFAULT        0

/* DS_WFE_NR :: DCO_CTL_LN :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BYPASS_MASK                      0x00000004
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BYPASS_SHIFT                     2
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BYPASS_DEFAULT                   0

/* DS_WFE_NR :: DCO_CTL_LN :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_FRZ_MASK                         0x00000002
#define BCHP_DS_WFE_NR_DCO_CTL_LN_FRZ_SHIFT                        1
#define BCHP_DS_WFE_NR_DCO_CTL_LN_FRZ_DEFAULT                      1

/* DS_WFE_NR :: DCO_CTL_LN :: RESET [00:00] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_RESET_MASK                       0x00000001
#define BCHP_DS_WFE_NR_DCO_CTL_LN_RESET_SHIFT                      0
#define BCHP_DS_WFE_NR_DCO_CTL_LN_RESET_DEFAULT                    0

/***************************************************************************
 *DCO_CTL_REF - DCO Control Register, controlling Reference Lane
 ***************************************************************************/
/* DS_WFE_NR :: DCO_CTL_REF :: reserved_for_eco0 [31:08] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco0_MASK          0xffffff00
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco0_SHIFT         8
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco0_DEFAULT       0

/* DS_WFE_NR :: DCO_CTL_REF :: BW [07:04] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BW_MASK                         0x000000f0
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BW_SHIFT                        4
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BW_DEFAULT                      9

/* DS_WFE_NR :: DCO_CTL_REF :: reserved_for_eco1 [03:03] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco1_MASK          0x00000008
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco1_SHIFT         3
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco1_DEFAULT       0

/* DS_WFE_NR :: DCO_CTL_REF :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BYPASS_MASK                     0x00000004
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BYPASS_SHIFT                    2
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BYPASS_DEFAULT                  1

/* DS_WFE_NR :: DCO_CTL_REF :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_FRZ_MASK                        0x00000002
#define BCHP_DS_WFE_NR_DCO_CTL_REF_FRZ_SHIFT                       1
#define BCHP_DS_WFE_NR_DCO_CTL_REF_FRZ_DEFAULT                     1

/* DS_WFE_NR :: DCO_CTL_REF :: RESET [00:00] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_RESET_MASK                      0x00000001
#define BCHP_DS_WFE_NR_DCO_CTL_REF_RESET_SHIFT                     0
#define BCHP_DS_WFE_NR_DCO_CTL_REF_RESET_DEFAULT                   0

/***************************************************************************
 *DCO_CTL_THR - DCO Control Register, controlling AGC Threshold
 ***************************************************************************/
/* DS_WFE_NR :: DCO_CTL_THR :: reserved_for_eco0 [31:08] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco0_MASK          0xffffff00
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco0_SHIFT         8
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco0_DEFAULT       0

/* DS_WFE_NR :: DCO_CTL_THR :: BW [07:04] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BW_MASK                         0x000000f0
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BW_SHIFT                        4
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BW_DEFAULT                      9

/* DS_WFE_NR :: DCO_CTL_THR :: reserved_for_eco1 [03:03] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco1_MASK          0x00000008
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco1_SHIFT         3
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco1_DEFAULT       0

/* DS_WFE_NR :: DCO_CTL_THR :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BYPASS_MASK                     0x00000004
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BYPASS_SHIFT                    2
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BYPASS_DEFAULT                  0

/* DS_WFE_NR :: DCO_CTL_THR :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_FRZ_MASK                        0x00000002
#define BCHP_DS_WFE_NR_DCO_CTL_THR_FRZ_SHIFT                       1
#define BCHP_DS_WFE_NR_DCO_CTL_THR_FRZ_DEFAULT                     1

/* DS_WFE_NR :: DCO_CTL_THR :: RESET [00:00] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_RESET_MASK                      0x00000001
#define BCHP_DS_WFE_NR_DCO_CTL_THR_RESET_SHIFT                     0
#define BCHP_DS_WFE_NR_DCO_CTL_THR_RESET_DEFAULT                   0

/***************************************************************************
 *DCO_INT_0 - DCO 0 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_0 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_0_INTVAL_MASK                       0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_0_INTVAL_SHIFT                      0
#define BCHP_DS_WFE_NR_DCO_INT_0_INTVAL_DEFAULT                    0

/***************************************************************************
 *DCO_INT_1 - DCO 1 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_1 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_1_INTVAL_MASK                       0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_1_INTVAL_SHIFT                      0
#define BCHP_DS_WFE_NR_DCO_INT_1_INTVAL_DEFAULT                    0

/***************************************************************************
 *DCO_INT_2 - DCO 2 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_2 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_2_INTVAL_MASK                       0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_2_INTVAL_SHIFT                      0
#define BCHP_DS_WFE_NR_DCO_INT_2_INTVAL_DEFAULT                    0

/***************************************************************************
 *DCO_INT_3 - DCO 3 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_3 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_3_INTVAL_MASK                       0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_3_INTVAL_SHIFT                      0
#define BCHP_DS_WFE_NR_DCO_INT_3_INTVAL_DEFAULT                    0

/***************************************************************************
 *DCO_INT_REF - DCO ref Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_REF :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_REF_INTVAL_MASK                     0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_REF_INTVAL_SHIFT                    0
#define BCHP_DS_WFE_NR_DCO_INT_REF_INTVAL_DEFAULT                  0

/***************************************************************************
 *DCO_INT_THR - DCO Threshold Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_THR :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_THR_INTVAL_MASK                     0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_THR_INTVAL_SHIFT                    0
#define BCHP_DS_WFE_NR_DCO_INT_THR_INTVAL_DEFAULT                  0

/***************************************************************************
 *AGC_CTL - AGC Control
 ***************************************************************************/
/* DS_WFE_NR :: AGC_CTL :: reserved_for_eco0 [31:24] */
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco0_MASK              0xff000000
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco0_SHIFT             24
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco0_DEFAULT           0

/* DS_WFE_NR :: AGC_CTL :: BW [23:20] */
#define BCHP_DS_WFE_NR_AGC_CTL_BW_MASK                             0x00f00000
#define BCHP_DS_WFE_NR_AGC_CTL_BW_SHIFT                            20
#define BCHP_DS_WFE_NR_AGC_CTL_BW_DEFAULT                          5

/* DS_WFE_NR :: AGC_CTL :: reserved_for_eco1 [19:12] */
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco1_MASK              0x000ff000
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco1_SHIFT             12
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco1_DEFAULT           0

/* DS_WFE_NR :: AGC_CTL :: FIX_DEC [11:08] */
#define BCHP_DS_WFE_NR_AGC_CTL_FIX_DEC_MASK                        0x00000f00
#define BCHP_DS_WFE_NR_AGC_CTL_FIX_DEC_SHIFT                       8
#define BCHP_DS_WFE_NR_AGC_CTL_FIX_DEC_DEFAULT                     5

/* DS_WFE_NR :: AGC_CTL :: USE_FIX_DEC [07:07] */
#define BCHP_DS_WFE_NR_AGC_CTL_USE_FIX_DEC_MASK                    0x00000080
#define BCHP_DS_WFE_NR_AGC_CTL_USE_FIX_DEC_SHIFT                   7
#define BCHP_DS_WFE_NR_AGC_CTL_USE_FIX_DEC_DEFAULT                 0

/* DS_WFE_NR :: AGC_CTL :: USE_THR_OFFSET [06:06] */
#define BCHP_DS_WFE_NR_AGC_CTL_USE_THR_OFFSET_MASK                 0x00000040
#define BCHP_DS_WFE_NR_AGC_CTL_USE_THR_OFFSET_SHIFT                6
#define BCHP_DS_WFE_NR_AGC_CTL_USE_THR_OFFSET_DEFAULT              1

/* DS_WFE_NR :: AGC_CTL :: LA_BETA [05:04] */
#define BCHP_DS_WFE_NR_AGC_CTL_LA_BETA_MASK                        0x00000030
#define BCHP_DS_WFE_NR_AGC_CTL_LA_BETA_SHIFT                       4
#define BCHP_DS_WFE_NR_AGC_CTL_LA_BETA_DEFAULT                     2

/* DS_WFE_NR :: AGC_CTL :: reserved_for_eco2 [03:03] */
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco2_MASK              0x00000008
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco2_SHIFT             3
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco2_DEFAULT           0

/* DS_WFE_NR :: AGC_CTL :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_AGC_CTL_BYPASS_MASK                         0x00000004
#define BCHP_DS_WFE_NR_AGC_CTL_BYPASS_SHIFT                        2
#define BCHP_DS_WFE_NR_AGC_CTL_BYPASS_DEFAULT                      0

/* DS_WFE_NR :: AGC_CTL :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_AGC_CTL_FRZ_MASK                            0x00000002
#define BCHP_DS_WFE_NR_AGC_CTL_FRZ_SHIFT                           1
#define BCHP_DS_WFE_NR_AGC_CTL_FRZ_DEFAULT                         1

/* DS_WFE_NR :: AGC_CTL :: RESET [00:00] */
#define BCHP_DS_WFE_NR_AGC_CTL_RESET_MASK                          0x00000001
#define BCHP_DS_WFE_NR_AGC_CTL_RESET_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_CTL_RESET_DEFAULT                       0

/***************************************************************************
 *AGC_THR - AGC Gain Threshold
 ***************************************************************************/
/* DS_WFE_NR :: AGC_THR :: reserved_for_eco0 [31:16] */
#define BCHP_DS_WFE_NR_AGC_THR_reserved_for_eco0_MASK              0xffff0000
#define BCHP_DS_WFE_NR_AGC_THR_reserved_for_eco0_SHIFT             16
#define BCHP_DS_WFE_NR_AGC_THR_reserved_for_eco0_DEFAULT           0

/* DS_WFE_NR :: AGC_THR :: THR [15:00] */
#define BCHP_DS_WFE_NR_AGC_THR_THR_MASK                            0x0000ffff
#define BCHP_DS_WFE_NR_AGC_THR_THR_SHIFT                           0
#define BCHP_DS_WFE_NR_AGC_THR_THR_DEFAULT                         0

/***************************************************************************
 *AGC_LF_0 - AGC0 Loop Filter
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LF_0 :: reserved0 [31:18] */
#define BCHP_DS_WFE_NR_AGC_LF_0_reserved0_MASK                     0xfffc0000
#define BCHP_DS_WFE_NR_AGC_LF_0_reserved0_SHIFT                    18

/* DS_WFE_NR :: AGC_LF_0 :: LF [17:00] */
#define BCHP_DS_WFE_NR_AGC_LF_0_LF_MASK                            0x0003ffff
#define BCHP_DS_WFE_NR_AGC_LF_0_LF_SHIFT                           0
#define BCHP_DS_WFE_NR_AGC_LF_0_LF_DEFAULT                         16384

/***************************************************************************
 *AGC_LF_1 - AGC1 Loop Filter
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LF_1 :: reserved0 [31:18] */
#define BCHP_DS_WFE_NR_AGC_LF_1_reserved0_MASK                     0xfffc0000
#define BCHP_DS_WFE_NR_AGC_LF_1_reserved0_SHIFT                    18

/* DS_WFE_NR :: AGC_LF_1 :: LF [17:00] */
#define BCHP_DS_WFE_NR_AGC_LF_1_LF_MASK                            0x0003ffff
#define BCHP_DS_WFE_NR_AGC_LF_1_LF_SHIFT                           0
#define BCHP_DS_WFE_NR_AGC_LF_1_LF_DEFAULT                         16384

/***************************************************************************
 *AGC_LF_2 - AGC2 Loop Filter
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LF_2 :: reserved0 [31:18] */
#define BCHP_DS_WFE_NR_AGC_LF_2_reserved0_MASK                     0xfffc0000
#define BCHP_DS_WFE_NR_AGC_LF_2_reserved0_SHIFT                    18

/* DS_WFE_NR :: AGC_LF_2 :: LF [17:00] */
#define BCHP_DS_WFE_NR_AGC_LF_2_LF_MASK                            0x0003ffff
#define BCHP_DS_WFE_NR_AGC_LF_2_LF_SHIFT                           0
#define BCHP_DS_WFE_NR_AGC_LF_2_LF_DEFAULT                         16384

/***************************************************************************
 *AGC_LF_3 - AGC3 Loop Filter
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LF_3 :: reserved0 [31:18] */
#define BCHP_DS_WFE_NR_AGC_LF_3_reserved0_MASK                     0xfffc0000
#define BCHP_DS_WFE_NR_AGC_LF_3_reserved0_SHIFT                    18

/* DS_WFE_NR :: AGC_LF_3 :: LF [17:00] */
#define BCHP_DS_WFE_NR_AGC_LF_3_LF_MASK                            0x0003ffff
#define BCHP_DS_WFE_NR_AGC_LF_3_LF_SHIFT                           0
#define BCHP_DS_WFE_NR_AGC_LF_3_LF_DEFAULT                         16384

/***************************************************************************
 *AGC_LK_0 - AGC0 Leaky averager output
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LK_0 :: reserved0 [31:26] */
#define BCHP_DS_WFE_NR_AGC_LK_0_reserved0_MASK                     0xfc000000
#define BCHP_DS_WFE_NR_AGC_LK_0_reserved0_SHIFT                    26

/* DS_WFE_NR :: AGC_LK_0 :: LEAK [25:00] */
#define BCHP_DS_WFE_NR_AGC_LK_0_LEAK_MASK                          0x03ffffff
#define BCHP_DS_WFE_NR_AGC_LK_0_LEAK_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_LK_0_LEAK_DEFAULT                       0

/***************************************************************************
 *AGC_LK_1 - AGC1 Leaky averager output
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LK_1 :: reserved0 [31:26] */
#define BCHP_DS_WFE_NR_AGC_LK_1_reserved0_MASK                     0xfc000000
#define BCHP_DS_WFE_NR_AGC_LK_1_reserved0_SHIFT                    26

/* DS_WFE_NR :: AGC_LK_1 :: LEAK [25:00] */
#define BCHP_DS_WFE_NR_AGC_LK_1_LEAK_MASK                          0x03ffffff
#define BCHP_DS_WFE_NR_AGC_LK_1_LEAK_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_LK_1_LEAK_DEFAULT                       0

/***************************************************************************
 *AGC_LK_2 - AGC2 Leaky averager output
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LK_2 :: reserved0 [31:26] */
#define BCHP_DS_WFE_NR_AGC_LK_2_reserved0_MASK                     0xfc000000
#define BCHP_DS_WFE_NR_AGC_LK_2_reserved0_SHIFT                    26

/* DS_WFE_NR :: AGC_LK_2 :: LEAK [25:00] */
#define BCHP_DS_WFE_NR_AGC_LK_2_LEAK_MASK                          0x03ffffff
#define BCHP_DS_WFE_NR_AGC_LK_2_LEAK_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_LK_2_LEAK_DEFAULT                       0

/***************************************************************************
 *AGC_LK_3 - AGC3 Leaky averager output
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LK_3 :: reserved0 [31:26] */
#define BCHP_DS_WFE_NR_AGC_LK_3_reserved0_MASK                     0xfc000000
#define BCHP_DS_WFE_NR_AGC_LK_3_reserved0_SHIFT                    26

/* DS_WFE_NR :: AGC_LK_3 :: LEAK [25:00] */
#define BCHP_DS_WFE_NR_AGC_LK_3_LEAK_MASK                          0x03ffffff
#define BCHP_DS_WFE_NR_AGC_LK_3_LEAK_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_LK_3_LEAK_DEFAULT                       0

/***************************************************************************
 *NR_CTL - Non-Reference Lane Mode Control register
 ***************************************************************************/
/* DS_WFE_NR :: NR_CTL :: reserved_for_eco0 [31:03] */
#define BCHP_DS_WFE_NR_NR_CTL_reserved_for_eco0_MASK               0xfffffff8
#define BCHP_DS_WFE_NR_NR_CTL_reserved_for_eco0_SHIFT              3
#define BCHP_DS_WFE_NR_NR_CTL_reserved_for_eco0_DEFAULT            0

/* DS_WFE_NR :: NR_CTL :: REF_LN_DLY [02:00] */
#define BCHP_DS_WFE_NR_NR_CTL_REF_LN_DLY_MASK                      0x00000007
#define BCHP_DS_WFE_NR_NR_CTL_REF_LN_DLY_SHIFT                     0
#define BCHP_DS_WFE_NR_NR_CTL_REF_LN_DLY_DEFAULT                   1

/***************************************************************************
 *CORR_CTL - Correlator Control Word
 ***************************************************************************/
/* DS_WFE_NR :: CORR_CTL :: DDFS_LFSR_EN [31:31] */
#define BCHP_DS_WFE_NR_CORR_CTL_DDFS_LFSR_EN_MASK                  0x80000000
#define BCHP_DS_WFE_NR_CORR_CTL_DDFS_LFSR_EN_SHIFT                 31
#define BCHP_DS_WFE_NR_CORR_CTL_DDFS_LFSR_EN_DEFAULT               0

/* DS_WFE_NR :: CORR_CTL :: reserved_for_eco0 [30:24] */
#define BCHP_DS_WFE_NR_CORR_CTL_reserved_for_eco0_MASK             0x7f000000
#define BCHP_DS_WFE_NR_CORR_CTL_reserved_for_eco0_SHIFT            24
#define BCHP_DS_WFE_NR_CORR_CTL_reserved_for_eco0_DEFAULT          0

/* DS_WFE_NR :: CORR_CTL :: LEN [23:04] */
#define BCHP_DS_WFE_NR_CORR_CTL_LEN_MASK                           0x00fffff0
#define BCHP_DS_WFE_NR_CORR_CTL_LEN_SHIFT                          4
#define BCHP_DS_WFE_NR_CORR_CTL_LEN_DEFAULT                        4095

/* DS_WFE_NR :: CORR_CTL :: LN_REF_SEL [03:03] */
#define BCHP_DS_WFE_NR_CORR_CTL_LN_REF_SEL_MASK                    0x00000008
#define BCHP_DS_WFE_NR_CORR_CTL_LN_REF_SEL_SHIFT                   3
#define BCHP_DS_WFE_NR_CORR_CTL_LN_REF_SEL_DEFAULT                 0

/* DS_WFE_NR :: CORR_CTL :: IN_SEL [02:01] */
#define BCHP_DS_WFE_NR_CORR_CTL_IN_SEL_MASK                        0x00000006
#define BCHP_DS_WFE_NR_CORR_CTL_IN_SEL_SHIFT                       1
#define BCHP_DS_WFE_NR_CORR_CTL_IN_SEL_DEFAULT                     0

/* DS_WFE_NR :: CORR_CTL :: ENABLE [00:00] */
#define BCHP_DS_WFE_NR_CORR_CTL_ENABLE_MASK                        0x00000001
#define BCHP_DS_WFE_NR_CORR_CTL_ENABLE_SHIFT                       0
#define BCHP_DS_WFE_NR_CORR_CTL_ENABLE_DEFAULT                     0

/***************************************************************************
 *CORR_LN0_MSB_I - Lane 0 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_MSB_I :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN0_MSB_I :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN0_LSB_I - Lane 0 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_LSB_I :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_I_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_I_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN0_MSB_Q - Lane 0 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_MSB_Q :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN0_MSB_Q :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN0_LSB_Q - Lane 0 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_LSB_Q :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_Q_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_Q_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN0_MSB_P - Lane 0 Correlator Accumulator P[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_MSB_P :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN0_MSB_P :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN0_LSB_P - Lane 0 Correlator Accumulator P[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_LSB_P :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_P_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_P_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN1_MSB_I - Lane 1 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_MSB_I :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN1_MSB_I :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN1_LSB_I - Lane 1 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_LSB_I :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_I_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_I_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN1_MSB_Q - Lane 1 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_MSB_Q :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN1_MSB_Q :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN1_LSB_Q - Lane 1 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_LSB_Q :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_Q_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_Q_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN1_MSB_P - Lane 1 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_MSB_P :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN1_MSB_P :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN1_LSB_P - Lane 1 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_LSB_P :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_P_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_P_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN2_MSB_I - Lane 2 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_MSB_I :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN2_MSB_I :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN2_LSB_I - Lane 2 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_LSB_I :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_I_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_I_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN2_MSB_Q - Lane 2 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_MSB_Q :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN2_MSB_Q :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN2_LSB_Q - Lane 2 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_LSB_Q :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_Q_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_Q_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN2_MSB_P - Lane 2 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_MSB_P :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN2_MSB_P :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN2_LSB_P - Lane 2 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_LSB_P :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_P_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_P_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN3_MSB_I - Lane 3 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_MSB_I :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN3_MSB_I :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN3_LSB_I - Lane 3 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_LSB_I :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_I_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_I_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN3_MSB_Q - Lane 3 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_MSB_Q :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN3_MSB_Q :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN3_LSB_Q - Lane 3 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_LSB_Q :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_Q_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_Q_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN3_MSB_P - Lane 3 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_MSB_P :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_reserved_for_eco0_DEFAULT    0

/* DS_WFE_NR :: CORR_LN3_MSB_P :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_LN3_LSB_P - Lane 3 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_LSB_P :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_P_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_P_ACCUM_DEFAULT                0

/***************************************************************************
 *CORR_BLOCK - Correlator Block Size
 ***************************************************************************/
/* DS_WFE_NR :: CORR_BLOCK :: reserved_for_eco0 [31:16] */
#define BCHP_DS_WFE_NR_CORR_BLOCK_reserved_for_eco0_MASK           0xffff0000
#define BCHP_DS_WFE_NR_CORR_BLOCK_reserved_for_eco0_SHIFT          16
#define BCHP_DS_WFE_NR_CORR_BLOCK_reserved_for_eco0_DEFAULT        0

/* DS_WFE_NR :: CORR_BLOCK :: SIZE [15:00] */
#define BCHP_DS_WFE_NR_CORR_BLOCK_SIZE_MASK                        0x0000ffff
#define BCHP_DS_WFE_NR_CORR_BLOCK_SIZE_SHIFT                       0
#define BCHP_DS_WFE_NR_CORR_BLOCK_SIZE_DEFAULT                     65535

/***************************************************************************
 *DDFS_FCW - Correlator DDFS Frequency Control Word
 ***************************************************************************/
/* DS_WFE_NR :: DDFS_FCW :: FCW [31:00] */
#define BCHP_DS_WFE_NR_DDFS_FCW_FCW_MASK                           0xffffffff
#define BCHP_DS_WFE_NR_DDFS_FCW_FCW_SHIFT                          0
#define BCHP_DS_WFE_NR_DDFS_FCW_FCW_DEFAULT                        0

/***************************************************************************
 *DDFS_THR - Correlator DDFS Threshold
 ***************************************************************************/
/* DS_WFE_NR :: DDFS_THR :: THR [31:00] */
#define BCHP_DS_WFE_NR_DDFS_THR_THR_MASK                           0xffffffff
#define BCHP_DS_WFE_NR_DDFS_THR_THR_SHIFT                          0
#define BCHP_DS_WFE_NR_DDFS_THR_THR_DEFAULT                        0

/***************************************************************************
 *DDFS_INT - Correlator DDFS Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DDFS_INT :: INT [31:00] */
#define BCHP_DS_WFE_NR_DDFS_INT_INT_MASK                           0xffffffff
#define BCHP_DS_WFE_NR_DDFS_INT_INT_SHIFT                          0
#define BCHP_DS_WFE_NR_DDFS_INT_INT_DEFAULT                        0

#endif /* #ifndef BCHP_DS_WFE_NR_H__ */

/* End of File */
