
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= LIMMEXT.Out=>B_EX.In                                   Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F12)
	S15= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F13)
	S16= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F14)
	S17= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F15)
	S18= FU.Bub_ID=>CU_ID.Bub                                   Premise(F16)
	S19= FU.Halt_ID=>CU_ID.Halt                                 Premise(F17)
	S20= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F18)
	S21= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F19)
	S22= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S23= FU.Halt_IF=>CU_IF.Halt                                 Premise(F21)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F22)
	S25= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F23)
	S26= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F24)
	S27= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F25)
	S28= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F27)
	S30= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F29)
	S32= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F30)
	S33= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F31)
	S34= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F32)
	S35= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F33)
	S36= ICache.Hit=>FU.ICacheHit                               Premise(F34)
	S37= IR_EX.Out=>FU.IR_EX                                    Premise(F35)
	S38= IR_ID.Out=>FU.IR_ID                                    Premise(F36)
	S39= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F37)
	S40= IR_MEM.Out=>FU.IR_MEM                                  Premise(F38)
	S41= IR_WB.Out=>FU.IR_WB                                    Premise(F39)
	S42= ALU.Out=>FU.InEX                                       Premise(F40)
	S43= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F41)
	S44= GPR.Rdata1=>FU.InID1                                   Premise(F42)
	S45= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F43)
	S46= ALUOut_MEM.Out=>FU.InMEM                               Premise(F44)
	S47= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F45)
	S48= ALUOut_WB.Out=>FU.InWB                                 Premise(F46)
	S49= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F47)
	S50= IR_ID.Out25_21=>GPR.RReg1                              Premise(F48)
	S51= ALUOut_WB.Out=>GPR.WData                               Premise(F49)
	S52= IR_WB.Out20_16=>GPR.WReg                               Premise(F50)
	S53= IMMU.Addr=>IAddrReg.In                                 Premise(F51)
	S54= PC.Out=>ICache.IEA                                     Premise(F52)
	S55= ICache.IEA=addr                                        Path(S4,S54)
	S56= ICache.Hit=ICacheHit(addr)                             ICache-Search(S55)
	S57= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S56,S24)
	S58= FU.ICacheHit=ICacheHit(addr)                           Path(S56,S36)
	S59= PC.Out=>ICache.IEA                                     Premise(F53)
	S60= IMem.MEM8WordOut=>ICache.WData                         Premise(F54)
	S61= ICache.Out=>ICacheReg.In                               Premise(F55)
	S62= PC.Out=>IMMU.IEA                                       Premise(F56)
	S63= IMMU.IEA=addr                                          Path(S4,S62)
	S64= CP0.ASID=>IMMU.PID                                     Premise(F57)
	S65= IMMU.PID=pid                                           Path(S3,S64)
	S66= IMMU.Addr={pid,addr}                                   IMMU-Search(S65,S63)
	S67= IAddrReg.In={pid,addr}                                 Path(S66,S53)
	S68= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S65,S63)
	S69= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S68,S25)
	S70= IAddrReg.Out=>IMem.RAddr                               Premise(F58)
	S71= ICacheReg.Out=>IRMux.CacheData                         Premise(F59)
	S72= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F60)
	S73= IMem.Out=>IRMux.MemData                                Premise(F61)
	S74= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F62)
	S75= IR_MEM.Out=>IR_DMMU1.In                                Premise(F63)
	S76= IR_ID.Out=>IR_EX.In                                    Premise(F64)
	S77= ICache.Out=>IR_ID.In                                   Premise(F65)
	S78= IRMux.Out=>IR_ID.In                                    Premise(F66)
	S79= ICache.Out=>IR_IMMU.In                                 Premise(F67)
	S80= IR_EX.Out=>IR_MEM.In                                   Premise(F68)
	S81= IR_MEM.Out=>IR_WB.In                                   Premise(F69)
	S82= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F70)
	S83= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F71)
	S84= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F72)
	S85= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F73)
	S86= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F74)
	S87= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F75)
	S88= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F76)
	S89= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F77)
	S90= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F78)
	S91= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F79)
	S92= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F80)
	S93= IR_EX.Out31_26=>CU_EX.Op                               Premise(F81)
	S94= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F82)
	S95= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F83)
	S96= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F84)
	S97= IR_ID.Out31_26=>CU_ID.Op                               Premise(F85)
	S98= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F86)
	S99= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F87)
	S100= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F88)
	S101= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F89)
	S102= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F90)
	S103= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F91)
	S104= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F92)
	S105= IR_WB.Out31_26=>CU_WB.Op                              Premise(F93)
	S106= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F94)
	S107= CtrlA_EX=0                                            Premise(F95)
	S108= CtrlB_EX=0                                            Premise(F96)
	S109= CtrlALUOut_MEM=0                                      Premise(F97)
	S110= CtrlALUOut_DMMU1=0                                    Premise(F98)
	S111= CtrlALUOut_DMMU2=0                                    Premise(F99)
	S112= CtrlALUOut_WB=0                                       Premise(F100)
	S113= CtrlA_MEM=0                                           Premise(F101)
	S114= CtrlA_WB=0                                            Premise(F102)
	S115= CtrlB_MEM=0                                           Premise(F103)
	S116= CtrlB_WB=0                                            Premise(F104)
	S117= CtrlICache=0                                          Premise(F105)
	S118= CtrlIMMU=0                                            Premise(F106)
	S119= CtrlIR_DMMU1=0                                        Premise(F107)
	S120= CtrlIR_DMMU2=0                                        Premise(F108)
	S121= CtrlIR_EX=0                                           Premise(F109)
	S122= CtrlIR_ID=0                                           Premise(F110)
	S123= CtrlIR_IMMU=1                                         Premise(F111)
	S124= CtrlIR_MEM=0                                          Premise(F112)
	S125= CtrlIR_WB=0                                           Premise(F113)
	S126= CtrlGPR=0                                             Premise(F114)
	S127= CtrlIAddrReg=1                                        Premise(F115)
	S128= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S67,S127)
	S129= CtrlPC=0                                              Premise(F116)
	S130= CtrlPCInc=0                                           Premise(F117)
	S131= PC[Out]=addr                                          PC-Hold(S1,S129,S130)
	S132= CtrlIMem=0                                            Premise(F118)
	S133= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S132)
	S134= CtrlICacheReg=1                                       Premise(F119)
	S135= CtrlASIDIn=0                                          Premise(F120)
	S136= CtrlCP0=0                                             Premise(F121)
	S137= CP0[ASID]=pid                                         CP0-Hold(S0,S136)
	S138= CtrlEPCIn=0                                           Premise(F122)
	S139= CtrlExCodeIn=0                                        Premise(F123)
	S140= CtrlIRMux=0                                           Premise(F124)
	S141= GPR[rS]=a                                             Premise(F125)

IMMU	S142= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S128)
	S143= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S128)
	S144= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S128)
	S145= PC.Out=addr                                           PC-Out(S131)
	S146= CP0.ASID=pid                                          CP0-Read-ASID(S137)
	S147= A_EX.Out=>ALU.A                                       Premise(F126)
	S148= B_EX.Out=>ALU.B                                       Premise(F127)
	S149= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F128)
	S150= ALU.Out=>ALUOut_MEM.In                                Premise(F129)
	S151= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F130)
	S152= FU.OutID1=>A_EX.In                                    Premise(F131)
	S153= A_MEM.Out=>A_WB.In                                    Premise(F132)
	S154= LIMMEXT.Out=>B_EX.In                                  Premise(F133)
	S155= B_MEM.Out=>B_WB.In                                    Premise(F134)
	S156= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F135)
	S157= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F136)
	S158= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F137)
	S159= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F138)
	S160= FU.Bub_ID=>CU_ID.Bub                                  Premise(F139)
	S161= FU.Halt_ID=>CU_ID.Halt                                Premise(F140)
	S162= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F141)
	S163= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F142)
	S164= FU.Bub_IF=>CU_IF.Bub                                  Premise(F143)
	S165= FU.Halt_IF=>CU_IF.Halt                                Premise(F144)
	S166= ICache.Hit=>CU_IF.ICacheHit                           Premise(F145)
	S167= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F146)
	S168= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F147)
	S169= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F148)
	S170= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F149)
	S171= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F150)
	S172= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F151)
	S173= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F152)
	S174= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F153)
	S175= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F154)
	S176= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F155)
	S177= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F156)
	S178= ICache.Hit=>FU.ICacheHit                              Premise(F157)
	S179= IR_EX.Out=>FU.IR_EX                                   Premise(F158)
	S180= IR_ID.Out=>FU.IR_ID                                   Premise(F159)
	S181= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F160)
	S182= IR_MEM.Out=>FU.IR_MEM                                 Premise(F161)
	S183= IR_WB.Out=>FU.IR_WB                                   Premise(F162)
	S184= ALU.Out=>FU.InEX                                      Premise(F163)
	S185= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F164)
	S186= GPR.Rdata1=>FU.InID1                                  Premise(F165)
	S187= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F166)
	S188= ALUOut_MEM.Out=>FU.InMEM                              Premise(F167)
	S189= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F168)
	S190= ALUOut_WB.Out=>FU.InWB                                Premise(F169)
	S191= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F170)
	S192= IR_ID.Out25_21=>GPR.RReg1                             Premise(F171)
	S193= ALUOut_WB.Out=>GPR.WData                              Premise(F172)
	S194= IR_WB.Out20_16=>GPR.WReg                              Premise(F173)
	S195= IMMU.Addr=>IAddrReg.In                                Premise(F174)
	S196= PC.Out=>ICache.IEA                                    Premise(F175)
	S197= ICache.IEA=addr                                       Path(S145,S196)
	S198= ICache.Hit=ICacheHit(addr)                            ICache-Search(S197)
	S199= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S198,S166)
	S200= FU.ICacheHit=ICacheHit(addr)                          Path(S198,S178)
	S201= PC.Out=>ICache.IEA                                    Premise(F176)
	S202= IMem.MEM8WordOut=>ICache.WData                        Premise(F177)
	S203= ICache.Out=>ICacheReg.In                              Premise(F178)
	S204= PC.Out=>IMMU.IEA                                      Premise(F179)
	S205= IMMU.IEA=addr                                         Path(S145,S204)
	S206= CP0.ASID=>IMMU.PID                                    Premise(F180)
	S207= IMMU.PID=pid                                          Path(S146,S206)
	S208= IMMU.Addr={pid,addr}                                  IMMU-Search(S207,S205)
	S209= IAddrReg.In={pid,addr}                                Path(S208,S195)
	S210= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S207,S205)
	S211= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S210,S167)
	S212= IAddrReg.Out=>IMem.RAddr                              Premise(F181)
	S213= IMem.RAddr={pid,addr}                                 Path(S142,S212)
	S214= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S213,S133)
	S215= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S213,S133)
	S216= ICache.WData=IMemGet8Word({pid,addr})                 Path(S215,S202)
	S217= ICacheReg.Out=>IRMux.CacheData                        Premise(F182)
	S218= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F183)
	S219= IMem.Out=>IRMux.MemData                               Premise(F184)
	S220= IRMux.MemData={13,rS,rT,UIMM}                         Path(S214,S219)
	S221= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S220)
	S222= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F185)
	S223= IR_MEM.Out=>IR_DMMU1.In                               Premise(F186)
	S224= IR_ID.Out=>IR_EX.In                                   Premise(F187)
	S225= ICache.Out=>IR_ID.In                                  Premise(F188)
	S226= IRMux.Out=>IR_ID.In                                   Premise(F189)
	S227= IR_ID.In={13,rS,rT,UIMM}                              Path(S221,S226)
	S228= ICache.Out=>IR_IMMU.In                                Premise(F190)
	S229= IR_EX.Out=>IR_MEM.In                                  Premise(F191)
	S230= IR_MEM.Out=>IR_WB.In                                  Premise(F192)
	S231= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F193)
	S232= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F194)
	S233= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F195)
	S234= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F196)
	S235= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F197)
	S236= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F198)
	S237= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F199)
	S238= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F200)
	S239= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F201)
	S240= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F202)
	S241= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F203)
	S242= IR_EX.Out31_26=>CU_EX.Op                              Premise(F204)
	S243= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F205)
	S244= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F206)
	S245= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F207)
	S246= IR_ID.Out31_26=>CU_ID.Op                              Premise(F208)
	S247= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F209)
	S248= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F210)
	S249= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F211)
	S250= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F212)
	S251= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F213)
	S252= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F214)
	S253= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F215)
	S254= IR_WB.Out31_26=>CU_WB.Op                              Premise(F216)
	S255= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F217)
	S256= CtrlA_EX=0                                            Premise(F218)
	S257= CtrlB_EX=0                                            Premise(F219)
	S258= CtrlALUOut_MEM=0                                      Premise(F220)
	S259= CtrlALUOut_DMMU1=0                                    Premise(F221)
	S260= CtrlALUOut_DMMU2=0                                    Premise(F222)
	S261= CtrlALUOut_WB=0                                       Premise(F223)
	S262= CtrlA_MEM=0                                           Premise(F224)
	S263= CtrlA_WB=0                                            Premise(F225)
	S264= CtrlB_MEM=0                                           Premise(F226)
	S265= CtrlB_WB=0                                            Premise(F227)
	S266= CtrlICache=1                                          Premise(F228)
	S267= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S197,S216,S266)
	S268= CtrlIMMU=0                                            Premise(F229)
	S269= CtrlIR_DMMU1=0                                        Premise(F230)
	S270= CtrlIR_DMMU2=0                                        Premise(F231)
	S271= CtrlIR_EX=0                                           Premise(F232)
	S272= CtrlIR_ID=1                                           Premise(F233)
	S273= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S227,S272)
	S274= CtrlIR_IMMU=0                                         Premise(F234)
	S275= CtrlIR_MEM=0                                          Premise(F235)
	S276= CtrlIR_WB=0                                           Premise(F236)
	S277= CtrlGPR=0                                             Premise(F237)
	S278= GPR[rS]=a                                             GPR-Hold(S141,S277)
	S279= CtrlIAddrReg=0                                        Premise(F238)
	S280= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S128,S279)
	S281= CtrlPC=0                                              Premise(F239)
	S282= CtrlPCInc=1                                           Premise(F240)
	S283= PC[Out]=addr+4                                        PC-Inc(S131,S281,S282)
	S284= PC[CIA]=addr                                          PC-Inc(S131,S281,S282)
	S285= CtrlIMem=0                                            Premise(F241)
	S286= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S133,S285)
	S287= CtrlICacheReg=0                                       Premise(F242)
	S288= CtrlASIDIn=0                                          Premise(F243)
	S289= CtrlCP0=0                                             Premise(F244)
	S290= CP0[ASID]=pid                                         CP0-Hold(S137,S289)
	S291= CtrlEPCIn=0                                           Premise(F245)
	S292= CtrlExCodeIn=0                                        Premise(F246)
	S293= CtrlIRMux=0                                           Premise(F247)

ID	S294= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S273)
	S295= IR_ID.Out31_26=13                                     IR-Out(S273)
	S296= IR_ID.Out25_21=rS                                     IR-Out(S273)
	S297= IR_ID.Out20_16=rT                                     IR-Out(S273)
	S298= IR_ID.Out15_0=UIMM                                    IR-Out(S273)
	S299= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S280)
	S300= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S280)
	S301= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S280)
	S302= PC.Out=addr+4                                         PC-Out(S283)
	S303= PC.CIA=addr                                           PC-Out(S284)
	S304= PC.CIA31_28=addr[31:28]                               PC-Out(S284)
	S305= CP0.ASID=pid                                          CP0-Read-ASID(S290)
	S306= A_EX.Out=>ALU.A                                       Premise(F248)
	S307= B_EX.Out=>ALU.B                                       Premise(F249)
	S308= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F250)
	S309= ALU.Out=>ALUOut_MEM.In                                Premise(F251)
	S310= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F252)
	S311= FU.OutID1=>A_EX.In                                    Premise(F253)
	S312= A_MEM.Out=>A_WB.In                                    Premise(F254)
	S313= LIMMEXT.Out=>B_EX.In                                  Premise(F255)
	S314= B_MEM.Out=>B_WB.In                                    Premise(F256)
	S315= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F257)
	S316= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F258)
	S317= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F259)
	S318= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F260)
	S319= FU.Bub_ID=>CU_ID.Bub                                  Premise(F261)
	S320= FU.Halt_ID=>CU_ID.Halt                                Premise(F262)
	S321= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F263)
	S322= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F264)
	S323= FU.Bub_IF=>CU_IF.Bub                                  Premise(F265)
	S324= FU.Halt_IF=>CU_IF.Halt                                Premise(F266)
	S325= ICache.Hit=>CU_IF.ICacheHit                           Premise(F267)
	S326= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F268)
	S327= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F269)
	S328= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F270)
	S329= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F271)
	S330= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F272)
	S331= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F273)
	S332= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F274)
	S333= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F275)
	S334= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F276)
	S335= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F277)
	S336= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F278)
	S337= ICache.Hit=>FU.ICacheHit                              Premise(F279)
	S338= IR_EX.Out=>FU.IR_EX                                   Premise(F280)
	S339= IR_ID.Out=>FU.IR_ID                                   Premise(F281)
	S340= FU.IR_ID={13,rS,rT,UIMM}                              Path(S294,S339)
	S341= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F282)
	S342= IR_MEM.Out=>FU.IR_MEM                                 Premise(F283)
	S343= IR_WB.Out=>FU.IR_WB                                   Premise(F284)
	S344= ALU.Out=>FU.InEX                                      Premise(F285)
	S345= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F286)
	S346= GPR.Rdata1=>FU.InID1                                  Premise(F287)
	S347= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F288)
	S348= FU.InID1_RReg=rS                                      Path(S296,S347)
	S349= FU.InID2_RReg=5'b00000                                Premise(F289)
	S350= ALUOut_MEM.Out=>FU.InMEM                              Premise(F290)
	S351= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F291)
	S352= ALUOut_WB.Out=>FU.InWB                                Premise(F292)
	S353= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F293)
	S354= IR_ID.Out25_21=>GPR.RReg1                             Premise(F294)
	S355= GPR.RReg1=rS                                          Path(S296,S354)
	S356= GPR.Rdata1=a                                          GPR-Read(S355,S278)
	S357= FU.InID1=a                                            Path(S356,S346)
	S358= FU.OutID1=FU(a)                                       FU-Forward(S357)
	S359= A_EX.In=FU(a)                                         Path(S358,S311)
	S360= ALUOut_WB.Out=>GPR.WData                              Premise(F295)
	S361= IR_WB.Out20_16=>GPR.WReg                              Premise(F296)
	S362= IMMU.Addr=>IAddrReg.In                                Premise(F297)
	S363= PC.Out=>ICache.IEA                                    Premise(F298)
	S364= ICache.IEA=addr+4                                     Path(S302,S363)
	S365= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S364)
	S366= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S365,S325)
	S367= FU.ICacheHit=ICacheHit(addr+4)                        Path(S365,S337)
	S368= PC.Out=>ICache.IEA                                    Premise(F299)
	S369= IMem.MEM8WordOut=>ICache.WData                        Premise(F300)
	S370= ICache.Out=>ICacheReg.In                              Premise(F301)
	S371= PC.Out=>IMMU.IEA                                      Premise(F302)
	S372= IMMU.IEA=addr+4                                       Path(S302,S371)
	S373= CP0.ASID=>IMMU.PID                                    Premise(F303)
	S374= IMMU.PID=pid                                          Path(S305,S373)
	S375= IMMU.Addr={pid,addr+4}                                IMMU-Search(S374,S372)
	S376= IAddrReg.In={pid,addr+4}                              Path(S375,S362)
	S377= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S374,S372)
	S378= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S377,S326)
	S379= IAddrReg.Out=>IMem.RAddr                              Premise(F304)
	S380= IMem.RAddr={pid,addr}                                 Path(S299,S379)
	S381= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S380,S286)
	S382= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S380,S286)
	S383= ICache.WData=IMemGet8Word({pid,addr})                 Path(S382,S369)
	S384= ICacheReg.Out=>IRMux.CacheData                        Premise(F305)
	S385= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F306)
	S386= IMem.Out=>IRMux.MemData                               Premise(F307)
	S387= IRMux.MemData={13,rS,rT,UIMM}                         Path(S381,S386)
	S388= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S387)
	S389= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F308)
	S390= IR_MEM.Out=>IR_DMMU1.In                               Premise(F309)
	S391= IR_ID.Out=>IR_EX.In                                   Premise(F310)
	S392= IR_EX.In={13,rS,rT,UIMM}                              Path(S294,S391)
	S393= ICache.Out=>IR_ID.In                                  Premise(F311)
	S394= IRMux.Out=>IR_ID.In                                   Premise(F312)
	S395= IR_ID.In={13,rS,rT,UIMM}                              Path(S388,S394)
	S396= ICache.Out=>IR_IMMU.In                                Premise(F313)
	S397= IR_EX.Out=>IR_MEM.In                                  Premise(F314)
	S398= IR_MEM.Out=>IR_WB.In                                  Premise(F315)
	S399= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F316)
	S400= LIMMEXT.In=UIMM                                       Path(S298,S399)
	S401= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S400)
	S402= B_EX.In={16{0},UIMM}                                  Path(S401,S313)
	S403= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F317)
	S404= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F318)
	S405= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F319)
	S406= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F320)
	S407= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F321)
	S408= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F322)
	S409= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F323)
	S410= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F324)
	S411= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F325)
	S412= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F326)
	S413= IR_EX.Out31_26=>CU_EX.Op                              Premise(F327)
	S414= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F328)
	S415= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F329)
	S416= CU_ID.IRFunc1=rT                                      Path(S297,S415)
	S417= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F330)
	S418= CU_ID.IRFunc2=rS                                      Path(S296,S417)
	S419= IR_ID.Out31_26=>CU_ID.Op                              Premise(F331)
	S420= CU_ID.Op=13                                           Path(S295,S419)
	S421= CU_ID.Func=alu_add                                    CU_ID(S420)
	S422= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F332)
	S423= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F333)
	S424= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F334)
	S425= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F335)
	S426= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F336)
	S427= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F337)
	S428= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F338)
	S429= IR_WB.Out31_26=>CU_WB.Op                              Premise(F339)
	S430= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F340)
	S431= CtrlA_EX=1                                            Premise(F341)
	S432= [A_EX]=FU(a)                                          A_EX-Write(S359,S431)
	S433= CtrlB_EX=1                                            Premise(F342)
	S434= [B_EX]={16{0},UIMM}                                   B_EX-Write(S402,S433)
	S435= CtrlALUOut_MEM=0                                      Premise(F343)
	S436= CtrlALUOut_DMMU1=0                                    Premise(F344)
	S437= CtrlALUOut_DMMU2=0                                    Premise(F345)
	S438= CtrlALUOut_WB=0                                       Premise(F346)
	S439= CtrlA_MEM=0                                           Premise(F347)
	S440= CtrlA_WB=0                                            Premise(F348)
	S441= CtrlB_MEM=0                                           Premise(F349)
	S442= CtrlB_WB=0                                            Premise(F350)
	S443= CtrlICache=0                                          Premise(F351)
	S444= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S267,S443)
	S445= CtrlIMMU=0                                            Premise(F352)
	S446= CtrlIR_DMMU1=0                                        Premise(F353)
	S447= CtrlIR_DMMU2=0                                        Premise(F354)
	S448= CtrlIR_EX=1                                           Premise(F355)
	S449= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Write(S392,S448)
	S450= CtrlIR_ID=0                                           Premise(F356)
	S451= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S273,S450)
	S452= CtrlIR_IMMU=0                                         Premise(F357)
	S453= CtrlIR_MEM=0                                          Premise(F358)
	S454= CtrlIR_WB=0                                           Premise(F359)
	S455= CtrlGPR=0                                             Premise(F360)
	S456= GPR[rS]=a                                             GPR-Hold(S278,S455)
	S457= CtrlIAddrReg=0                                        Premise(F361)
	S458= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S280,S457)
	S459= CtrlPC=0                                              Premise(F362)
	S460= CtrlPCInc=0                                           Premise(F363)
	S461= PC[CIA]=addr                                          PC-Hold(S284,S460)
	S462= PC[Out]=addr+4                                        PC-Hold(S283,S459,S460)
	S463= CtrlIMem=0                                            Premise(F364)
	S464= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S286,S463)
	S465= CtrlICacheReg=0                                       Premise(F365)
	S466= CtrlASIDIn=0                                          Premise(F366)
	S467= CtrlCP0=0                                             Premise(F367)
	S468= CP0[ASID]=pid                                         CP0-Hold(S290,S467)
	S469= CtrlEPCIn=0                                           Premise(F368)
	S470= CtrlExCodeIn=0                                        Premise(F369)
	S471= CtrlIRMux=0                                           Premise(F370)

EX	S472= A_EX.Out=FU(a)                                        A_EX-Out(S432)
	S473= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S432)
	S474= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S432)
	S475= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S434)
	S476= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S434)
	S477= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S434)
	S478= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S449)
	S479= IR_EX.Out31_26=13                                     IR_EX-Out(S449)
	S480= IR_EX.Out25_21=rS                                     IR_EX-Out(S449)
	S481= IR_EX.Out20_16=rT                                     IR_EX-Out(S449)
	S482= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S449)
	S483= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S451)
	S484= IR_ID.Out31_26=13                                     IR-Out(S451)
	S485= IR_ID.Out25_21=rS                                     IR-Out(S451)
	S486= IR_ID.Out20_16=rT                                     IR-Out(S451)
	S487= IR_ID.Out15_0=UIMM                                    IR-Out(S451)
	S488= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S458)
	S489= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S458)
	S490= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S458)
	S491= PC.CIA=addr                                           PC-Out(S461)
	S492= PC.CIA31_28=addr[31:28]                               PC-Out(S461)
	S493= PC.Out=addr+4                                         PC-Out(S462)
	S494= CP0.ASID=pid                                          CP0-Read-ASID(S468)
	S495= A_EX.Out=>ALU.A                                       Premise(F371)
	S496= ALU.A=FU(a)                                           Path(S472,S495)
	S497= B_EX.Out=>ALU.B                                       Premise(F372)
	S498= ALU.B={16{0},UIMM}                                    Path(S475,S497)
	S499= ALU.Func=6'b000001                                    Premise(F373)
	S500= ALU.Out=FU(a)|{16{0},UIMM}                            ALU(S496,S498)
	S501= ALU.Out1_0={FU(a)|{16{0},UIMM}}[1:0]                  ALU(S496,S498)
	S502= ALU.CMP=Compare0(FU(a)|{16{0},UIMM})                  ALU(S496,S498)
	S503= ALU.OV=OverFlow(FU(a)|{16{0},UIMM})                   ALU(S496,S498)
	S504= ALU.CA=Carry(FU(a)|{16{0},UIMM})                      ALU(S496,S498)
	S505= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F374)
	S506= ALU.Out=>ALUOut_MEM.In                                Premise(F375)
	S507= ALUOut_MEM.In=FU(a)|{16{0},UIMM}                      Path(S500,S506)
	S508= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F376)
	S509= FU.OutID1=>A_EX.In                                    Premise(F377)
	S510= A_MEM.Out=>A_WB.In                                    Premise(F378)
	S511= LIMMEXT.Out=>B_EX.In                                  Premise(F379)
	S512= B_MEM.Out=>B_WB.In                                    Premise(F380)
	S513= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F381)
	S514= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F382)
	S515= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F383)
	S516= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F384)
	S517= FU.Bub_ID=>CU_ID.Bub                                  Premise(F385)
	S518= FU.Halt_ID=>CU_ID.Halt                                Premise(F386)
	S519= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F387)
	S520= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F388)
	S521= FU.Bub_IF=>CU_IF.Bub                                  Premise(F389)
	S522= FU.Halt_IF=>CU_IF.Halt                                Premise(F390)
	S523= ICache.Hit=>CU_IF.ICacheHit                           Premise(F391)
	S524= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F392)
	S525= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F393)
	S526= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F394)
	S527= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F395)
	S528= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F396)
	S529= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F397)
	S530= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F398)
	S531= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F399)
	S532= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F400)
	S533= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F401)
	S534= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F402)
	S535= ICache.Hit=>FU.ICacheHit                              Premise(F403)
	S536= IR_EX.Out=>FU.IR_EX                                   Premise(F404)
	S537= FU.IR_EX={13,rS,rT,UIMM}                              Path(S478,S536)
	S538= IR_ID.Out=>FU.IR_ID                                   Premise(F405)
	S539= FU.IR_ID={13,rS,rT,UIMM}                              Path(S483,S538)
	S540= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F406)
	S541= IR_MEM.Out=>FU.IR_MEM                                 Premise(F407)
	S542= IR_WB.Out=>FU.IR_WB                                   Premise(F408)
	S543= ALU.Out=>FU.InEX                                      Premise(F409)
	S544= FU.InEX=FU(a)|{16{0},UIMM}                            Path(S500,S543)
	S545= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F410)
	S546= FU.InEX_WReg=rT                                       Path(S481,S545)
	S547= GPR.Rdata1=>FU.InID1                                  Premise(F411)
	S548= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F412)
	S549= FU.InID1_RReg=rS                                      Path(S485,S548)
	S550= ALUOut_MEM.Out=>FU.InMEM                              Premise(F413)
	S551= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F414)
	S552= ALUOut_WB.Out=>FU.InWB                                Premise(F415)
	S553= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F416)
	S554= IR_ID.Out25_21=>GPR.RReg1                             Premise(F417)
	S555= GPR.RReg1=rS                                          Path(S485,S554)
	S556= GPR.Rdata1=a                                          GPR-Read(S555,S456)
	S557= FU.InID1=a                                            Path(S556,S547)
	S558= FU.OutID1=FU(a)                                       FU-Forward(S557)
	S559= A_EX.In=FU(a)                                         Path(S558,S509)
	S560= ALUOut_WB.Out=>GPR.WData                              Premise(F418)
	S561= IR_WB.Out20_16=>GPR.WReg                              Premise(F419)
	S562= IMMU.Addr=>IAddrReg.In                                Premise(F420)
	S563= PC.Out=>ICache.IEA                                    Premise(F421)
	S564= ICache.IEA=addr+4                                     Path(S493,S563)
	S565= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S564)
	S566= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S565,S523)
	S567= FU.ICacheHit=ICacheHit(addr+4)                        Path(S565,S535)
	S568= PC.Out=>ICache.IEA                                    Premise(F422)
	S569= IMem.MEM8WordOut=>ICache.WData                        Premise(F423)
	S570= ICache.Out=>ICacheReg.In                              Premise(F424)
	S571= PC.Out=>IMMU.IEA                                      Premise(F425)
	S572= IMMU.IEA=addr+4                                       Path(S493,S571)
	S573= CP0.ASID=>IMMU.PID                                    Premise(F426)
	S574= IMMU.PID=pid                                          Path(S494,S573)
	S575= IMMU.Addr={pid,addr+4}                                IMMU-Search(S574,S572)
	S576= IAddrReg.In={pid,addr+4}                              Path(S575,S562)
	S577= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S574,S572)
	S578= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S577,S524)
	S579= IAddrReg.Out=>IMem.RAddr                              Premise(F427)
	S580= IMem.RAddr={pid,addr}                                 Path(S488,S579)
	S581= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S580,S464)
	S582= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S580,S464)
	S583= ICache.WData=IMemGet8Word({pid,addr})                 Path(S582,S569)
	S584= ICacheReg.Out=>IRMux.CacheData                        Premise(F428)
	S585= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F429)
	S586= IMem.Out=>IRMux.MemData                               Premise(F430)
	S587= IRMux.MemData={13,rS,rT,UIMM}                         Path(S581,S586)
	S588= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S587)
	S589= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F431)
	S590= IR_MEM.Out=>IR_DMMU1.In                               Premise(F432)
	S591= IR_ID.Out=>IR_EX.In                                   Premise(F433)
	S592= IR_EX.In={13,rS,rT,UIMM}                              Path(S483,S591)
	S593= ICache.Out=>IR_ID.In                                  Premise(F434)
	S594= IRMux.Out=>IR_ID.In                                   Premise(F435)
	S595= IR_ID.In={13,rS,rT,UIMM}                              Path(S588,S594)
	S596= ICache.Out=>IR_IMMU.In                                Premise(F436)
	S597= IR_EX.Out=>IR_MEM.In                                  Premise(F437)
	S598= IR_MEM.In={13,rS,rT,UIMM}                             Path(S478,S597)
	S599= IR_MEM.Out=>IR_WB.In                                  Premise(F438)
	S600= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F439)
	S601= LIMMEXT.In=UIMM                                       Path(S487,S600)
	S602= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S601)
	S603= B_EX.In={16{0},UIMM}                                  Path(S602,S511)
	S604= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F440)
	S605= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F441)
	S606= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F442)
	S607= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F443)
	S608= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F444)
	S609= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F445)
	S610= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F446)
	S611= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F447)
	S612= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F448)
	S613= CU_EX.IRFunc1=rT                                      Path(S481,S612)
	S614= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F449)
	S615= CU_EX.IRFunc2=rS                                      Path(S480,S614)
	S616= IR_EX.Out31_26=>CU_EX.Op                              Premise(F450)
	S617= CU_EX.Op=13                                           Path(S479,S616)
	S618= CU_EX.Func=alu_add                                    CU_EX(S617)
	S619= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F451)
	S620= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F452)
	S621= CU_ID.IRFunc1=rT                                      Path(S486,S620)
	S622= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F453)
	S623= CU_ID.IRFunc2=rS                                      Path(S485,S622)
	S624= IR_ID.Out31_26=>CU_ID.Op                              Premise(F454)
	S625= CU_ID.Op=13                                           Path(S484,S624)
	S626= CU_ID.Func=alu_add                                    CU_ID(S625)
	S627= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F455)
	S628= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F456)
	S629= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F457)
	S630= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F458)
	S631= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F459)
	S632= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F460)
	S633= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F461)
	S634= IR_WB.Out31_26=>CU_WB.Op                              Premise(F462)
	S635= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F463)
	S636= CtrlA_EX=0                                            Premise(F464)
	S637= [A_EX]=FU(a)                                          A_EX-Hold(S432,S636)
	S638= CtrlB_EX=0                                            Premise(F465)
	S639= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S434,S638)
	S640= CtrlALUOut_MEM=1                                      Premise(F466)
	S641= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                       ALUOut_MEM-Write(S507,S640)
	S642= CtrlALUOut_DMMU1=0                                    Premise(F467)
	S643= CtrlALUOut_DMMU2=0                                    Premise(F468)
	S644= CtrlALUOut_WB=0                                       Premise(F469)
	S645= CtrlA_MEM=0                                           Premise(F470)
	S646= CtrlA_WB=0                                            Premise(F471)
	S647= CtrlB_MEM=0                                           Premise(F472)
	S648= CtrlB_WB=0                                            Premise(F473)
	S649= CtrlICache=0                                          Premise(F474)
	S650= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S444,S649)
	S651= CtrlIMMU=0                                            Premise(F475)
	S652= CtrlIR_DMMU1=0                                        Premise(F476)
	S653= CtrlIR_DMMU2=0                                        Premise(F477)
	S654= CtrlIR_EX=0                                           Premise(F478)
	S655= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S449,S654)
	S656= CtrlIR_ID=0                                           Premise(F479)
	S657= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S451,S656)
	S658= CtrlIR_IMMU=0                                         Premise(F480)
	S659= CtrlIR_MEM=1                                          Premise(F481)
	S660= [IR_MEM]={13,rS,rT,UIMM}                              IR_MEM-Write(S598,S659)
	S661= CtrlIR_WB=0                                           Premise(F482)
	S662= CtrlGPR=0                                             Premise(F483)
	S663= GPR[rS]=a                                             GPR-Hold(S456,S662)
	S664= CtrlIAddrReg=0                                        Premise(F484)
	S665= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S458,S664)
	S666= CtrlPC=0                                              Premise(F485)
	S667= CtrlPCInc=0                                           Premise(F486)
	S668= PC[CIA]=addr                                          PC-Hold(S461,S667)
	S669= PC[Out]=addr+4                                        PC-Hold(S462,S666,S667)
	S670= CtrlIMem=0                                            Premise(F487)
	S671= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S464,S670)
	S672= CtrlICacheReg=0                                       Premise(F488)
	S673= CtrlASIDIn=0                                          Premise(F489)
	S674= CtrlCP0=0                                             Premise(F490)
	S675= CP0[ASID]=pid                                         CP0-Hold(S468,S674)
	S676= CtrlEPCIn=0                                           Premise(F491)
	S677= CtrlExCodeIn=0                                        Premise(F492)
	S678= CtrlIRMux=0                                           Premise(F493)

MEM	S679= A_EX.Out=FU(a)                                        A_EX-Out(S637)
	S680= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S637)
	S681= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S637)
	S682= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S639)
	S683= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S639)
	S684= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S639)
	S685= ALUOut_MEM.Out=FU(a)|{16{0},UIMM}                     ALUOut_MEM-Out(S641)
	S686= ALUOut_MEM.Out1_0={FU(a)|{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S641)
	S687= ALUOut_MEM.Out4_0={FU(a)|{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S641)
	S688= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S655)
	S689= IR_EX.Out31_26=13                                     IR_EX-Out(S655)
	S690= IR_EX.Out25_21=rS                                     IR_EX-Out(S655)
	S691= IR_EX.Out20_16=rT                                     IR_EX-Out(S655)
	S692= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S655)
	S693= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S657)
	S694= IR_ID.Out31_26=13                                     IR-Out(S657)
	S695= IR_ID.Out25_21=rS                                     IR-Out(S657)
	S696= IR_ID.Out20_16=rT                                     IR-Out(S657)
	S697= IR_ID.Out15_0=UIMM                                    IR-Out(S657)
	S698= IR_MEM.Out={13,rS,rT,UIMM}                            IR_MEM-Out(S660)
	S699= IR_MEM.Out31_26=13                                    IR_MEM-Out(S660)
	S700= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S660)
	S701= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S660)
	S702= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S660)
	S703= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S665)
	S704= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S665)
	S705= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S665)
	S706= PC.CIA=addr                                           PC-Out(S668)
	S707= PC.CIA31_28=addr[31:28]                               PC-Out(S668)
	S708= PC.Out=addr+4                                         PC-Out(S669)
	S709= CP0.ASID=pid                                          CP0-Read-ASID(S675)
	S710= A_EX.Out=>ALU.A                                       Premise(F494)
	S711= ALU.A=FU(a)                                           Path(S679,S710)
	S712= B_EX.Out=>ALU.B                                       Premise(F495)
	S713= ALU.B={16{0},UIMM}                                    Path(S682,S712)
	S714= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F496)
	S715= ALUOut_DMMU1.In=FU(a)|{16{0},UIMM}                    Path(S685,S714)
	S716= ALU.Out=>ALUOut_MEM.In                                Premise(F497)
	S717= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F498)
	S718= ALUOut_WB.In=FU(a)|{16{0},UIMM}                       Path(S685,S717)
	S719= FU.OutID1=>A_EX.In                                    Premise(F499)
	S720= A_MEM.Out=>A_WB.In                                    Premise(F500)
	S721= LIMMEXT.Out=>B_EX.In                                  Premise(F501)
	S722= B_MEM.Out=>B_WB.In                                    Premise(F502)
	S723= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F503)
	S724= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F504)
	S725= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F505)
	S726= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F506)
	S727= FU.Bub_ID=>CU_ID.Bub                                  Premise(F507)
	S728= FU.Halt_ID=>CU_ID.Halt                                Premise(F508)
	S729= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F509)
	S730= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F510)
	S731= FU.Bub_IF=>CU_IF.Bub                                  Premise(F511)
	S732= FU.Halt_IF=>CU_IF.Halt                                Premise(F512)
	S733= ICache.Hit=>CU_IF.ICacheHit                           Premise(F513)
	S734= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F514)
	S735= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F515)
	S736= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F516)
	S737= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F517)
	S738= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F518)
	S739= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F519)
	S740= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F520)
	S741= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F521)
	S742= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F522)
	S743= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F523)
	S744= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F524)
	S745= ICache.Hit=>FU.ICacheHit                              Premise(F525)
	S746= IR_EX.Out=>FU.IR_EX                                   Premise(F526)
	S747= FU.IR_EX={13,rS,rT,UIMM}                              Path(S688,S746)
	S748= IR_ID.Out=>FU.IR_ID                                   Premise(F527)
	S749= FU.IR_ID={13,rS,rT,UIMM}                              Path(S693,S748)
	S750= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F528)
	S751= IR_MEM.Out=>FU.IR_MEM                                 Premise(F529)
	S752= FU.IR_MEM={13,rS,rT,UIMM}                             Path(S698,S751)
	S753= IR_WB.Out=>FU.IR_WB                                   Premise(F530)
	S754= ALU.Out=>FU.InEX                                      Premise(F531)
	S755= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F532)
	S756= FU.InEX_WReg=rT                                       Path(S691,S755)
	S757= GPR.Rdata1=>FU.InID1                                  Premise(F533)
	S758= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F534)
	S759= FU.InID1_RReg=rS                                      Path(S695,S758)
	S760= ALUOut_MEM.Out=>FU.InMEM                              Premise(F535)
	S761= FU.InMEM=FU(a)|{16{0},UIMM}                           Path(S685,S760)
	S762= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F536)
	S763= FU.InMEM_WReg=rT                                      Path(S701,S762)
	S764= ALUOut_WB.Out=>FU.InWB                                Premise(F537)
	S765= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F538)
	S766= IR_ID.Out25_21=>GPR.RReg1                             Premise(F539)
	S767= GPR.RReg1=rS                                          Path(S695,S766)
	S768= GPR.Rdata1=a                                          GPR-Read(S767,S663)
	S769= FU.InID1=a                                            Path(S768,S757)
	S770= FU.OutID1=FU(a)                                       FU-Forward(S769)
	S771= A_EX.In=FU(a)                                         Path(S770,S719)
	S772= ALUOut_WB.Out=>GPR.WData                              Premise(F540)
	S773= IR_WB.Out20_16=>GPR.WReg                              Premise(F541)
	S774= IMMU.Addr=>IAddrReg.In                                Premise(F542)
	S775= PC.Out=>ICache.IEA                                    Premise(F543)
	S776= ICache.IEA=addr+4                                     Path(S708,S775)
	S777= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S776)
	S778= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S777,S733)
	S779= FU.ICacheHit=ICacheHit(addr+4)                        Path(S777,S745)
	S780= PC.Out=>ICache.IEA                                    Premise(F544)
	S781= IMem.MEM8WordOut=>ICache.WData                        Premise(F545)
	S782= ICache.Out=>ICacheReg.In                              Premise(F546)
	S783= PC.Out=>IMMU.IEA                                      Premise(F547)
	S784= IMMU.IEA=addr+4                                       Path(S708,S783)
	S785= CP0.ASID=>IMMU.PID                                    Premise(F548)
	S786= IMMU.PID=pid                                          Path(S709,S785)
	S787= IMMU.Addr={pid,addr+4}                                IMMU-Search(S786,S784)
	S788= IAddrReg.In={pid,addr+4}                              Path(S787,S774)
	S789= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S786,S784)
	S790= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S789,S734)
	S791= IAddrReg.Out=>IMem.RAddr                              Premise(F549)
	S792= IMem.RAddr={pid,addr}                                 Path(S703,S791)
	S793= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S792,S671)
	S794= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S792,S671)
	S795= ICache.WData=IMemGet8Word({pid,addr})                 Path(S794,S781)
	S796= ICacheReg.Out=>IRMux.CacheData                        Premise(F550)
	S797= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F551)
	S798= IMem.Out=>IRMux.MemData                               Premise(F552)
	S799= IRMux.MemData={13,rS,rT,UIMM}                         Path(S793,S798)
	S800= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S799)
	S801= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F553)
	S802= IR_MEM.Out=>IR_DMMU1.In                               Premise(F554)
	S803= IR_DMMU1.In={13,rS,rT,UIMM}                           Path(S698,S802)
	S804= IR_ID.Out=>IR_EX.In                                   Premise(F555)
	S805= IR_EX.In={13,rS,rT,UIMM}                              Path(S693,S804)
	S806= ICache.Out=>IR_ID.In                                  Premise(F556)
	S807= IRMux.Out=>IR_ID.In                                   Premise(F557)
	S808= IR_ID.In={13,rS,rT,UIMM}                              Path(S800,S807)
	S809= ICache.Out=>IR_IMMU.In                                Premise(F558)
	S810= IR_EX.Out=>IR_MEM.In                                  Premise(F559)
	S811= IR_MEM.In={13,rS,rT,UIMM}                             Path(S688,S810)
	S812= IR_MEM.Out=>IR_WB.In                                  Premise(F560)
	S813= IR_WB.In={13,rS,rT,UIMM}                              Path(S698,S812)
	S814= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F561)
	S815= LIMMEXT.In=UIMM                                       Path(S697,S814)
	S816= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S815)
	S817= B_EX.In={16{0},UIMM}                                  Path(S816,S721)
	S818= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F562)
	S819= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F563)
	S820= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F564)
	S821= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F565)
	S822= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F566)
	S823= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F567)
	S824= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F568)
	S825= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F569)
	S826= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F570)
	S827= CU_EX.IRFunc1=rT                                      Path(S691,S826)
	S828= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F571)
	S829= CU_EX.IRFunc2=rS                                      Path(S690,S828)
	S830= IR_EX.Out31_26=>CU_EX.Op                              Premise(F572)
	S831= CU_EX.Op=13                                           Path(S689,S830)
	S832= CU_EX.Func=alu_add                                    CU_EX(S831)
	S833= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F573)
	S834= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F574)
	S835= CU_ID.IRFunc1=rT                                      Path(S696,S834)
	S836= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F575)
	S837= CU_ID.IRFunc2=rS                                      Path(S695,S836)
	S838= IR_ID.Out31_26=>CU_ID.Op                              Premise(F576)
	S839= CU_ID.Op=13                                           Path(S694,S838)
	S840= CU_ID.Func=alu_add                                    CU_ID(S839)
	S841= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F577)
	S842= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F578)
	S843= CU_MEM.IRFunc1=rT                                     Path(S701,S842)
	S844= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F579)
	S845= CU_MEM.IRFunc2=rS                                     Path(S700,S844)
	S846= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F580)
	S847= CU_MEM.Op=13                                          Path(S699,S846)
	S848= CU_MEM.Func=alu_add                                   CU_MEM(S847)
	S849= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F581)
	S850= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F582)
	S851= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F583)
	S852= IR_WB.Out31_26=>CU_WB.Op                              Premise(F584)
	S853= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F585)
	S854= CtrlA_EX=0                                            Premise(F586)
	S855= [A_EX]=FU(a)                                          A_EX-Hold(S637,S854)
	S856= CtrlB_EX=0                                            Premise(F587)
	S857= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S639,S856)
	S858= CtrlALUOut_MEM=0                                      Premise(F588)
	S859= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                       ALUOut_MEM-Hold(S641,S858)
	S860= CtrlALUOut_DMMU1=1                                    Premise(F589)
	S861= [ALUOut_DMMU1]=FU(a)|{16{0},UIMM}                     ALUOut_DMMU1-Write(S715,S860)
	S862= CtrlALUOut_DMMU2=0                                    Premise(F590)
	S863= CtrlALUOut_WB=1                                       Premise(F591)
	S864= [ALUOut_WB]=FU(a)|{16{0},UIMM}                        ALUOut_WB-Write(S718,S863)
	S865= CtrlA_MEM=0                                           Premise(F592)
	S866= CtrlA_WB=1                                            Premise(F593)
	S867= CtrlB_MEM=0                                           Premise(F594)
	S868= CtrlB_WB=1                                            Premise(F595)
	S869= CtrlICache=0                                          Premise(F596)
	S870= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S650,S869)
	S871= CtrlIMMU=0                                            Premise(F597)
	S872= CtrlIR_DMMU1=1                                        Premise(F598)
	S873= [IR_DMMU1]={13,rS,rT,UIMM}                            IR_DMMU1-Write(S803,S872)
	S874= CtrlIR_DMMU2=0                                        Premise(F599)
	S875= CtrlIR_EX=0                                           Premise(F600)
	S876= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S655,S875)
	S877= CtrlIR_ID=0                                           Premise(F601)
	S878= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S657,S877)
	S879= CtrlIR_IMMU=0                                         Premise(F602)
	S880= CtrlIR_MEM=0                                          Premise(F603)
	S881= [IR_MEM]={13,rS,rT,UIMM}                              IR_MEM-Hold(S660,S880)
	S882= CtrlIR_WB=1                                           Premise(F604)
	S883= [IR_WB]={13,rS,rT,UIMM}                               IR_WB-Write(S813,S882)
	S884= CtrlGPR=0                                             Premise(F605)
	S885= GPR[rS]=a                                             GPR-Hold(S663,S884)
	S886= CtrlIAddrReg=0                                        Premise(F606)
	S887= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S665,S886)
	S888= CtrlPC=0                                              Premise(F607)
	S889= CtrlPCInc=0                                           Premise(F608)
	S890= PC[CIA]=addr                                          PC-Hold(S668,S889)
	S891= PC[Out]=addr+4                                        PC-Hold(S669,S888,S889)
	S892= CtrlIMem=0                                            Premise(F609)
	S893= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S671,S892)
	S894= CtrlICacheReg=0                                       Premise(F610)
	S895= CtrlASIDIn=0                                          Premise(F611)
	S896= CtrlCP0=0                                             Premise(F612)
	S897= CP0[ASID]=pid                                         CP0-Hold(S675,S896)
	S898= CtrlEPCIn=0                                           Premise(F613)
	S899= CtrlExCodeIn=0                                        Premise(F614)
	S900= CtrlIRMux=0                                           Premise(F615)

WB	S901= A_EX.Out=FU(a)                                        A_EX-Out(S855)
	S902= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S855)
	S903= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S855)
	S904= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S857)
	S905= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S857)
	S906= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S857)
	S907= ALUOut_MEM.Out=FU(a)|{16{0},UIMM}                     ALUOut_MEM-Out(S859)
	S908= ALUOut_MEM.Out1_0={FU(a)|{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S859)
	S909= ALUOut_MEM.Out4_0={FU(a)|{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S859)
	S910= ALUOut_DMMU1.Out=FU(a)|{16{0},UIMM}                   ALUOut_DMMU1-Out(S861)
	S911= ALUOut_DMMU1.Out1_0={FU(a)|{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S861)
	S912= ALUOut_DMMU1.Out4_0={FU(a)|{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S861)
	S913= ALUOut_WB.Out=FU(a)|{16{0},UIMM}                      ALUOut_WB-Out(S864)
	S914= ALUOut_WB.Out1_0={FU(a)|{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S864)
	S915= ALUOut_WB.Out4_0={FU(a)|{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S864)
	S916= IR_DMMU1.Out={13,rS,rT,UIMM}                          IR_DMMU1-Out(S873)
	S917= IR_DMMU1.Out31_26=13                                  IR_DMMU1-Out(S873)
	S918= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S873)
	S919= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S873)
	S920= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S873)
	S921= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S876)
	S922= IR_EX.Out31_26=13                                     IR_EX-Out(S876)
	S923= IR_EX.Out25_21=rS                                     IR_EX-Out(S876)
	S924= IR_EX.Out20_16=rT                                     IR_EX-Out(S876)
	S925= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S876)
	S926= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S878)
	S927= IR_ID.Out31_26=13                                     IR-Out(S878)
	S928= IR_ID.Out25_21=rS                                     IR-Out(S878)
	S929= IR_ID.Out20_16=rT                                     IR-Out(S878)
	S930= IR_ID.Out15_0=UIMM                                    IR-Out(S878)
	S931= IR_MEM.Out={13,rS,rT,UIMM}                            IR_MEM-Out(S881)
	S932= IR_MEM.Out31_26=13                                    IR_MEM-Out(S881)
	S933= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S881)
	S934= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S881)
	S935= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S881)
	S936= IR_WB.Out={13,rS,rT,UIMM}                             IR-Out(S883)
	S937= IR_WB.Out31_26=13                                     IR-Out(S883)
	S938= IR_WB.Out25_21=rS                                     IR-Out(S883)
	S939= IR_WB.Out20_16=rT                                     IR-Out(S883)
	S940= IR_WB.Out15_0=UIMM                                    IR-Out(S883)
	S941= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S887)
	S942= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S887)
	S943= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S887)
	S944= PC.CIA=addr                                           PC-Out(S890)
	S945= PC.CIA31_28=addr[31:28]                               PC-Out(S890)
	S946= PC.Out=addr+4                                         PC-Out(S891)
	S947= CP0.ASID=pid                                          CP0-Read-ASID(S897)
	S948= A_EX.Out=>ALU.A                                       Premise(F860)
	S949= ALU.A=FU(a)                                           Path(S901,S948)
	S950= B_EX.Out=>ALU.B                                       Premise(F861)
	S951= ALU.B={16{0},UIMM}                                    Path(S904,S950)
	S952= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F862)
	S953= ALUOut_DMMU1.In=FU(a)|{16{0},UIMM}                    Path(S907,S952)
	S954= ALU.Out=>ALUOut_MEM.In                                Premise(F863)
	S955= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F864)
	S956= ALUOut_WB.In=FU(a)|{16{0},UIMM}                       Path(S907,S955)
	S957= FU.OutID1=>A_EX.In                                    Premise(F865)
	S958= A_MEM.Out=>A_WB.In                                    Premise(F866)
	S959= LIMMEXT.Out=>B_EX.In                                  Premise(F867)
	S960= B_MEM.Out=>B_WB.In                                    Premise(F868)
	S961= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F869)
	S962= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F870)
	S963= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F871)
	S964= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F872)
	S965= FU.Bub_ID=>CU_ID.Bub                                  Premise(F873)
	S966= FU.Halt_ID=>CU_ID.Halt                                Premise(F874)
	S967= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F875)
	S968= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F876)
	S969= FU.Bub_IF=>CU_IF.Bub                                  Premise(F877)
	S970= FU.Halt_IF=>CU_IF.Halt                                Premise(F878)
	S971= ICache.Hit=>CU_IF.ICacheHit                           Premise(F879)
	S972= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F880)
	S973= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F881)
	S974= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F882)
	S975= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F883)
	S976= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F884)
	S977= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F885)
	S978= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F886)
	S979= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F887)
	S980= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F888)
	S981= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F889)
	S982= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F890)
	S983= ICache.Hit=>FU.ICacheHit                              Premise(F891)
	S984= IR_EX.Out=>FU.IR_EX                                   Premise(F892)
	S985= FU.IR_EX={13,rS,rT,UIMM}                              Path(S921,S984)
	S986= IR_ID.Out=>FU.IR_ID                                   Premise(F893)
	S987= FU.IR_ID={13,rS,rT,UIMM}                              Path(S926,S986)
	S988= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F894)
	S989= IR_MEM.Out=>FU.IR_MEM                                 Premise(F895)
	S990= FU.IR_MEM={13,rS,rT,UIMM}                             Path(S931,S989)
	S991= IR_WB.Out=>FU.IR_WB                                   Premise(F896)
	S992= FU.IR_WB={13,rS,rT,UIMM}                              Path(S936,S991)
	S993= ALU.Out=>FU.InEX                                      Premise(F897)
	S994= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F898)
	S995= FU.InEX_WReg=rT                                       Path(S924,S994)
	S996= GPR.Rdata1=>FU.InID1                                  Premise(F899)
	S997= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F900)
	S998= FU.InID1_RReg=rS                                      Path(S928,S997)
	S999= ALUOut_MEM.Out=>FU.InMEM                              Premise(F901)
	S1000= FU.InMEM=FU(a)|{16{0},UIMM}                          Path(S907,S999)
	S1001= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F902)
	S1002= FU.InMEM_WReg=rT                                     Path(S934,S1001)
	S1003= ALUOut_WB.Out=>FU.InWB                               Premise(F903)
	S1004= FU.InWB=FU(a)|{16{0},UIMM}                           Path(S913,S1003)
	S1005= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F904)
	S1006= FU.InWB_WReg=rT                                      Path(S939,S1005)
	S1007= IR_ID.Out25_21=>GPR.RReg1                            Premise(F905)
	S1008= GPR.RReg1=rS                                         Path(S928,S1007)
	S1009= GPR.Rdata1=a                                         GPR-Read(S1008,S885)
	S1010= FU.InID1=a                                           Path(S1009,S996)
	S1011= FU.OutID1=FU(a)                                      FU-Forward(S1010)
	S1012= A_EX.In=FU(a)                                        Path(S1011,S957)
	S1013= ALUOut_WB.Out=>GPR.WData                             Premise(F906)
	S1014= GPR.WData=FU(a)|{16{0},UIMM}                         Path(S913,S1013)
	S1015= IR_WB.Out20_16=>GPR.WReg                             Premise(F907)
	S1016= GPR.WReg=rT                                          Path(S939,S1015)
	S1017= IMMU.Addr=>IAddrReg.In                               Premise(F908)
	S1018= PC.Out=>ICache.IEA                                   Premise(F909)
	S1019= ICache.IEA=addr+4                                    Path(S946,S1018)
	S1020= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1019)
	S1021= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1020,S971)
	S1022= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1020,S983)
	S1023= PC.Out=>ICache.IEA                                   Premise(F910)
	S1024= IMem.MEM8WordOut=>ICache.WData                       Premise(F911)
	S1025= ICache.Out=>ICacheReg.In                             Premise(F912)
	S1026= PC.Out=>IMMU.IEA                                     Premise(F913)
	S1027= IMMU.IEA=addr+4                                      Path(S946,S1026)
	S1028= CP0.ASID=>IMMU.PID                                   Premise(F914)
	S1029= IMMU.PID=pid                                         Path(S947,S1028)
	S1030= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1029,S1027)
	S1031= IAddrReg.In={pid,addr+4}                             Path(S1030,S1017)
	S1032= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1029,S1027)
	S1033= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1032,S972)
	S1034= IAddrReg.Out=>IMem.RAddr                             Premise(F915)
	S1035= IMem.RAddr={pid,addr}                                Path(S941,S1034)
	S1036= IMem.Out={13,rS,rT,UIMM}                             IMem-Read(S1035,S893)
	S1037= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1035,S893)
	S1038= ICache.WData=IMemGet8Word({pid,addr})                Path(S1037,S1024)
	S1039= ICacheReg.Out=>IRMux.CacheData                       Premise(F916)
	S1040= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F917)
	S1041= IMem.Out=>IRMux.MemData                              Premise(F918)
	S1042= IRMux.MemData={13,rS,rT,UIMM}                        Path(S1036,S1041)
	S1043= IRMux.Out={13,rS,rT,UIMM}                            IRMux-Select2(S1042)
	S1044= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F919)
	S1045= IR_MEM.Out=>IR_DMMU1.In                              Premise(F920)
	S1046= IR_DMMU1.In={13,rS,rT,UIMM}                          Path(S931,S1045)
	S1047= IR_ID.Out=>IR_EX.In                                  Premise(F921)
	S1048= IR_EX.In={13,rS,rT,UIMM}                             Path(S926,S1047)
	S1049= ICache.Out=>IR_ID.In                                 Premise(F922)
	S1050= IRMux.Out=>IR_ID.In                                  Premise(F923)
	S1051= IR_ID.In={13,rS,rT,UIMM}                             Path(S1043,S1050)
	S1052= ICache.Out=>IR_IMMU.In                               Premise(F924)
	S1053= IR_EX.Out=>IR_MEM.In                                 Premise(F925)
	S1054= IR_MEM.In={13,rS,rT,UIMM}                            Path(S921,S1053)
	S1055= IR_MEM.Out=>IR_WB.In                                 Premise(F926)
	S1056= IR_WB.In={13,rS,rT,UIMM}                             Path(S931,S1055)
	S1057= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F927)
	S1058= LIMMEXT.In=UIMM                                      Path(S930,S1057)
	S1059= LIMMEXT.Out={16{0},UIMM}                             LIMMEXT(S1058)
	S1060= B_EX.In={16{0},UIMM}                                 Path(S1059,S959)
	S1061= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F928)
	S1062= CU_DMMU1.IRFunc1=rT                                  Path(S919,S1061)
	S1063= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F929)
	S1064= CU_DMMU1.IRFunc2=rS                                  Path(S918,S1063)
	S1065= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F930)
	S1066= CU_DMMU1.Op=13                                       Path(S917,S1065)
	S1067= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1066)
	S1068= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F931)
	S1069= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F932)
	S1070= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F933)
	S1071= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F934)
	S1072= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F935)
	S1073= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F936)
	S1074= CU_EX.IRFunc1=rT                                     Path(S924,S1073)
	S1075= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F937)
	S1076= CU_EX.IRFunc2=rS                                     Path(S923,S1075)
	S1077= IR_EX.Out31_26=>CU_EX.Op                             Premise(F938)
	S1078= CU_EX.Op=13                                          Path(S922,S1077)
	S1079= CU_EX.Func=alu_add                                   CU_EX(S1078)
	S1080= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F939)
	S1081= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F940)
	S1082= CU_ID.IRFunc1=rT                                     Path(S929,S1081)
	S1083= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F941)
	S1084= CU_ID.IRFunc2=rS                                     Path(S928,S1083)
	S1085= IR_ID.Out31_26=>CU_ID.Op                             Premise(F942)
	S1086= CU_ID.Op=13                                          Path(S927,S1085)
	S1087= CU_ID.Func=alu_add                                   CU_ID(S1086)
	S1088= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F943)
	S1089= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F944)
	S1090= CU_MEM.IRFunc1=rT                                    Path(S934,S1089)
	S1091= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F945)
	S1092= CU_MEM.IRFunc2=rS                                    Path(S933,S1091)
	S1093= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F946)
	S1094= CU_MEM.Op=13                                         Path(S932,S1093)
	S1095= CU_MEM.Func=alu_add                                  CU_MEM(S1094)
	S1096= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F947)
	S1097= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F948)
	S1098= CU_WB.IRFunc1=rT                                     Path(S939,S1097)
	S1099= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F949)
	S1100= CU_WB.IRFunc2=rS                                     Path(S938,S1099)
	S1101= IR_WB.Out31_26=>CU_WB.Op                             Premise(F950)
	S1102= CU_WB.Op=13                                          Path(S937,S1101)
	S1103= CU_WB.Func=alu_add                                   CU_WB(S1102)
	S1104= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F951)
	S1105= CtrlA_EX=0                                           Premise(F952)
	S1106= [A_EX]=FU(a)                                         A_EX-Hold(S855,S1105)
	S1107= CtrlB_EX=0                                           Premise(F953)
	S1108= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S857,S1107)
	S1109= CtrlALUOut_MEM=0                                     Premise(F954)
	S1110= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                      ALUOut_MEM-Hold(S859,S1109)
	S1111= CtrlALUOut_DMMU1=0                                   Premise(F955)
	S1112= [ALUOut_DMMU1]=FU(a)|{16{0},UIMM}                    ALUOut_DMMU1-Hold(S861,S1111)
	S1113= CtrlALUOut_DMMU2=0                                   Premise(F956)
	S1114= CtrlALUOut_WB=0                                      Premise(F957)
	S1115= [ALUOut_WB]=FU(a)|{16{0},UIMM}                       ALUOut_WB-Hold(S864,S1114)
	S1116= CtrlA_MEM=0                                          Premise(F958)
	S1117= CtrlA_WB=0                                           Premise(F959)
	S1118= CtrlB_MEM=0                                          Premise(F960)
	S1119= CtrlB_WB=0                                           Premise(F961)
	S1120= CtrlICache=0                                         Premise(F962)
	S1121= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S870,S1120)
	S1122= CtrlIMMU=0                                           Premise(F963)
	S1123= CtrlIR_DMMU1=0                                       Premise(F964)
	S1124= [IR_DMMU1]={13,rS,rT,UIMM}                           IR_DMMU1-Hold(S873,S1123)
	S1125= CtrlIR_DMMU2=0                                       Premise(F965)
	S1126= CtrlIR_EX=0                                          Premise(F966)
	S1127= [IR_EX]={13,rS,rT,UIMM}                              IR_EX-Hold(S876,S1126)
	S1128= CtrlIR_ID=0                                          Premise(F967)
	S1129= [IR_ID]={13,rS,rT,UIMM}                              IR_ID-Hold(S878,S1128)
	S1130= CtrlIR_IMMU=0                                        Premise(F968)
	S1131= CtrlIR_MEM=0                                         Premise(F969)
	S1132= [IR_MEM]={13,rS,rT,UIMM}                             IR_MEM-Hold(S881,S1131)
	S1133= CtrlIR_WB=0                                          Premise(F970)
	S1134= [IR_WB]={13,rS,rT,UIMM}                              IR_WB-Hold(S883,S1133)
	S1135= CtrlGPR=1                                            Premise(F971)
	S1136= GPR[rT]=FU(a)|{16{0},UIMM}                           GPR-Write(S1016,S1014,S1135)
	S1137= CtrlIAddrReg=0                                       Premise(F972)
	S1138= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S887,S1137)
	S1139= CtrlPC=0                                             Premise(F973)
	S1140= CtrlPCInc=0                                          Premise(F974)
	S1141= PC[CIA]=addr                                         PC-Hold(S890,S1140)
	S1142= PC[Out]=addr+4                                       PC-Hold(S891,S1139,S1140)
	S1143= CtrlIMem=0                                           Premise(F975)
	S1144= IMem[{pid,addr}]={13,rS,rT,UIMM}                     IMem-Hold(S893,S1143)
	S1145= CtrlICacheReg=0                                      Premise(F976)
	S1146= CtrlASIDIn=0                                         Premise(F977)
	S1147= CtrlCP0=0                                            Premise(F978)
	S1148= CP0[ASID]=pid                                        CP0-Hold(S897,S1147)
	S1149= CtrlEPCIn=0                                          Premise(F979)
	S1150= CtrlExCodeIn=0                                       Premise(F980)
	S1151= CtrlIRMux=0                                          Premise(F981)

POST	S1106= [A_EX]=FU(a)                                         A_EX-Hold(S855,S1105)
	S1108= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S857,S1107)
	S1110= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                      ALUOut_MEM-Hold(S859,S1109)
	S1112= [ALUOut_DMMU1]=FU(a)|{16{0},UIMM}                    ALUOut_DMMU1-Hold(S861,S1111)
	S1115= [ALUOut_WB]=FU(a)|{16{0},UIMM}                       ALUOut_WB-Hold(S864,S1114)
	S1121= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S870,S1120)
	S1124= [IR_DMMU1]={13,rS,rT,UIMM}                           IR_DMMU1-Hold(S873,S1123)
	S1127= [IR_EX]={13,rS,rT,UIMM}                              IR_EX-Hold(S876,S1126)
	S1129= [IR_ID]={13,rS,rT,UIMM}                              IR_ID-Hold(S878,S1128)
	S1132= [IR_MEM]={13,rS,rT,UIMM}                             IR_MEM-Hold(S881,S1131)
	S1134= [IR_WB]={13,rS,rT,UIMM}                              IR_WB-Hold(S883,S1133)
	S1136= GPR[rT]=FU(a)|{16{0},UIMM}                           GPR-Write(S1016,S1014,S1135)
	S1138= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S887,S1137)
	S1141= PC[CIA]=addr                                         PC-Hold(S890,S1140)
	S1142= PC[Out]=addr+4                                       PC-Hold(S891,S1139,S1140)
	S1144= IMem[{pid,addr}]={13,rS,rT,UIMM}                     IMem-Hold(S893,S1143)
	S1148= CP0[ASID]=pid                                        CP0-Hold(S897,S1147)

