#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0072AF78 .scope module, "teste" "teste" 2 10;
 .timescale 0 0;
L_0078CAC8 .functor OR 1, v007C0D08_0, L_007C0E68, C4<0>, C4<0>;
L_0078CBE0 .functor NOT 1, L_0078CAC8, C4<0>, C4<0>, C4<0>;
L_0078CBA8 .functor NOT 1, L_007C10A8, C4<0>, C4<0>, C4<0>;
L_0078CCC0 .functor NOT 1, L_007C1208, C4<0>, C4<0>, C4<0>;
L_0078CD30 .functor NOT 1, L_007C1368, C4<0>, C4<0>, C4<0>;
L_0078CC88 .functor NOT 1, L_007C14C8, C4<0>, C4<0>, C4<0>;
L_0078CDA0 .functor NOT 1, L_007C1628, C4<0>, C4<0>, C4<0>;
v007C0A48_0 .net *"_s16", 0 0, L_007C10A8; 1 drivers
v007C0AA0_0 .net *"_s2", 0 0, L_007C0E68; 1 drivers
v007C0AF8_0 .net *"_s26", 0 0, L_007C1208; 1 drivers
v007C0B50_0 .net *"_s36", 0 0, L_007C1368; 1 drivers
v007C0BA8_0 .net *"_s46", 0 0, L_007C14C8; 1 drivers
v007C0C00_0 .net *"_s56", 0 0, L_007C1628; 1 drivers
v007C0C58_0 .net "clock", 0 0, v007C09F0_0; 1 drivers
v007C0CB0_0 .var "clr", 0 0;
v007C0D08_0 .var "data", 0 0;
v007C0D60_0 .net "jk", 0 0, L_0078CAC8; 1 drivers
RS_0078F79C/0/0 .resolv tri, L_007C0EC0, L_007C0F70, L_007C1100, L_007C1260;
RS_0078F79C/0/4 .resolv tri, L_007C13C0, L_007C1520, C4<zzzzzz>, C4<zzzzzz>;
RS_0078F79C .resolv tri, RS_0078F79C/0/0, RS_0078F79C/0/4, C4<zzzzzz>, C4<zzzzzz>;
v007C0DB8_0 .net8 "s", 5 0, RS_0078F79C; 6 drivers
RS_0078F7B4/0/0 .resolv tri, L_007C0F18, L_007C0FC8, L_007C1158, L_007C12B8;
RS_0078F7B4/0/4 .resolv tri, L_007C1418, L_007C1578, C4<zzzzzz>, C4<zzzzzz>;
RS_0078F7B4 .resolv tri, RS_0078F7B4/0/0, RS_0078F7B4/0/4, C4<zzzzzz>, C4<zzzzzz>;
v007C0E10_0 .net8 "snot", 5 0, RS_0078F7B4; 6 drivers
L_007C0E68 .part RS_0078F79C, 5, 1;
L_007C0EC0 .part/pv v007C0940_0, 0, 1, 6;
L_007C0F18 .part/pv v007C0998_0, 0, 1, 6;
L_007C0F70 .part/pv v007C0730_0, 1, 1, 6;
L_007C0FC8 .part/pv v007C0788_0, 1, 1, 6;
L_007C1020 .part RS_0078F79C, 0, 1;
L_007C10A8 .part RS_0078F79C, 0, 1;
L_007C1100 .part/pv v007C0520_0, 2, 1, 6;
L_007C1158 .part/pv v007C0578_0, 2, 1, 6;
L_007C11B0 .part RS_0078F79C, 1, 1;
L_007C1208 .part RS_0078F79C, 1, 1;
L_007C1260 .part/pv v007C0310_0, 3, 1, 6;
L_007C12B8 .part/pv v007C0368_0, 3, 1, 6;
L_007C1310 .part RS_0078F79C, 2, 1;
L_007C1368 .part RS_0078F79C, 2, 1;
L_007C13C0 .part/pv v007C0100_0, 4, 1, 6;
L_007C1418 .part/pv v007C0158_0, 4, 1, 6;
L_007C1470 .part RS_0078F79C, 3, 1;
L_007C14C8 .part RS_0078F79C, 3, 1;
L_007C1520 .part/pv v0072D640_0, 5, 1, 6;
L_007C1578 .part/pv v0072D698_0, 5, 1, 6;
L_007C15D0 .part RS_0078F79C, 4, 1;
L_007C1628 .part RS_0078F79C, 4, 1;
S_0072B908 .scope module, "clk" "clock" 2 12, 3 1, S_0072AF78;
 .timescale 0 0;
v007C09F0_0 .var "clk", 0 0;
S_0072BA18 .scope module, "j1" "jkff" 2 20, 4 1, S_0072AF78;
 .timescale 0 0;
v007C07E0_0 .alias "clk", 0 0, v007C0C58_0;
v007C0838_0 .net "clr", 0 0, v007C0CB0_0; 1 drivers
v007C0890_0 .alias "j", 0 0, v007C0D60_0;
v007C08E8_0 .net "k", 0 0, L_0078CBE0; 1 drivers
v007C0940_0 .var "q", 0 0;
v007C0998_0 .var "qnot", 0 0;
S_0072BAA0 .scope module, "j2" "jkff" 2 21, 4 1, S_0072AF78;
 .timescale 0 0;
v007C05D0_0 .alias "clk", 0 0, v007C0C58_0;
v007C0628_0 .alias "clr", 0 0, v007C0838_0;
v007C0680_0 .net "j", 0 0, L_007C1020; 1 drivers
v007C06D8_0 .net "k", 0 0, L_0078CBA8; 1 drivers
v007C0730_0 .var "q", 0 0;
v007C0788_0 .var "qnot", 0 0;
S_0072AEF0 .scope module, "j3" "jkff" 2 22, 4 1, S_0072AF78;
 .timescale 0 0;
v007C03C0_0 .alias "clk", 0 0, v007C0C58_0;
v007C0418_0 .alias "clr", 0 0, v007C0838_0;
v007C0470_0 .net "j", 0 0, L_007C11B0; 1 drivers
v007C04C8_0 .net "k", 0 0, L_0078CCC0; 1 drivers
v007C0520_0 .var "q", 0 0;
v007C0578_0 .var "qnot", 0 0;
S_0072BB28 .scope module, "j4" "jkff" 2 23, 4 1, S_0072AF78;
 .timescale 0 0;
v007C01B0_0 .alias "clk", 0 0, v007C0C58_0;
v007C0208_0 .alias "clr", 0 0, v007C0838_0;
v007C0260_0 .net "j", 0 0, L_007C1310; 1 drivers
v007C02B8_0 .net "k", 0 0, L_0078CD30; 1 drivers
v007C0310_0 .var "q", 0 0;
v007C0368_0 .var "qnot", 0 0;
S_0072BBB0 .scope module, "j5" "jkff" 2 24, 4 1, S_0072AF78;
 .timescale 0 0;
v0072D6F0_0 .alias "clk", 0 0, v007C0C58_0;
v00723890_0 .alias "clr", 0 0, v007C0838_0;
v007238E8_0 .net "j", 0 0, L_007C1470; 1 drivers
v007C00A8_0 .net "k", 0 0, L_0078CC88; 1 drivers
v007C0100_0 .var "q", 0 0;
v007C0158_0 .var "qnot", 0 0;
S_0072BCC0 .scope module, "j6" "jkff" 2 25, 4 1, S_0072AF78;
 .timescale 0 0;
v0072C910_0 .alias "clk", 0 0, v007C0C58_0;
v0072CB78_0 .alias "clr", 0 0, v007C0838_0;
v0078AE20_0 .net "j", 0 0, L_007C15D0; 1 drivers
v0078B890_0 .net "k", 0 0, L_0078CDA0; 1 drivers
v0072D640_0 .var "q", 0 0;
v0072D698_0 .var "qnot", 0 0;
E_0072C1F8 .event posedge, v0072C910_0;
    .scope S_0072B908;
T_0 ;
    %set/v v007C09F0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0072B908;
T_1 ;
    %delay 12, 0;
    %load/v 8, v007C09F0_0, 1;
    %inv 8, 1;
    %set/v v007C09F0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0072BA18;
T_2 ;
    %wait E_0072C1F8;
    %load/v 8, v007C0838_0, 1;
    %load/v 9, v007C0890_0, 1;
    %inv 9, 1;
    %load/v 10, v007C08E8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0998_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v007C0890_0, 1;
    %load/v 9, v007C08E8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0940_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0998_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v007C0890_0, 1;
    %load/v 9, v007C08E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v007C0940_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0940_0, 0, 8;
    %load/v 8, v007C0998_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0998_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0072BAA0;
T_3 ;
    %wait E_0072C1F8;
    %load/v 8, v007C0628_0, 1;
    %load/v 9, v007C0680_0, 1;
    %inv 9, 1;
    %load/v 10, v007C06D8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0788_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v007C0680_0, 1;
    %load/v 9, v007C06D8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0730_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0788_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v007C0680_0, 1;
    %load/v 9, v007C06D8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v007C0730_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0730_0, 0, 8;
    %load/v 8, v007C0788_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0788_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0072AEF0;
T_4 ;
    %wait E_0072C1F8;
    %load/v 8, v007C0418_0, 1;
    %load/v 9, v007C0470_0, 1;
    %inv 9, 1;
    %load/v 10, v007C04C8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0520_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0578_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v007C0470_0, 1;
    %load/v 9, v007C04C8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0520_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0578_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v007C0470_0, 1;
    %load/v 9, v007C04C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v007C0520_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0520_0, 0, 8;
    %load/v 8, v007C0578_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0578_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0072BB28;
T_5 ;
    %wait E_0072C1F8;
    %load/v 8, v007C0208_0, 1;
    %load/v 9, v007C0260_0, 1;
    %inv 9, 1;
    %load/v 10, v007C02B8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0310_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0368_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v007C0260_0, 1;
    %load/v 9, v007C02B8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0310_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0368_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v007C0260_0, 1;
    %load/v 9, v007C02B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v007C0310_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0310_0, 0, 8;
    %load/v 8, v007C0368_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0368_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0072BBB0;
T_6 ;
    %wait E_0072C1F8;
    %load/v 8, v00723890_0, 1;
    %load/v 9, v007238E8_0, 1;
    %inv 9, 1;
    %load/v 10, v007C00A8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0158_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v007238E8_0, 1;
    %load/v 9, v007C00A8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0100_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0158_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v007238E8_0, 1;
    %load/v 9, v007C00A8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v007C0100_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0100_0, 0, 8;
    %load/v 8, v007C0158_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0158_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0072BCC0;
T_7 ;
    %wait E_0072C1F8;
    %load/v 8, v0072CB78_0, 1;
    %load/v 9, v0078AE20_0, 1;
    %inv 9, 1;
    %load/v 10, v0078B890_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0072D640_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0072D698_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0078AE20_0, 1;
    %load/v 9, v0078B890_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0072D640_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0072D698_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0078AE20_0, 1;
    %load/v 9, v0078B890_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0072D640_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0072D640_0, 0, 8;
    %load/v 8, v0072D698_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0072D698_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0072AF78;
T_8 ;
    %set/v v007C0CB0_0, 1, 1;
    %delay 13, 0;
    %set/v v007C0CB0_0, 0, 1;
    %set/v v007C0D08_0, 1, 1;
    %vpi_call 2 34 "$monitor", "%b, %b, %b, %b, %b, %b", &PV<v007C0DB8_0, 5, 1>, &PV<v007C0DB8_0, 4, 1>, &PV<v007C0DB8_0, 3, 1>, &PV<v007C0DB8_0, 2, 1>, &PV<v007C0DB8_0, 1, 1>, &PV<v007C0DB8_0, 0, 1>;
    %delay 12, 0;
    %set/v v007C0D08_0, 0, 1;
    %delay 896, 0;
    %vpi_call 2 37 "$finish";
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio06.v";
    "./Clock.v";
    "./FlipFlopJK.v";
