// Seed: 2921997642
module module_0;
  rpmos (id_1);
  assign id_1 = "";
endmodule
module module_1 ();
  uwire id_2;
  assign id_1 = 1;
  wor id_3;
  id_4(
      .id_0(1), .id_1(1), .id_2(1'b0 - id_1), .id_3(1 - id_2), .id_4(id_1), .id_5(1)
  );
  assign id_3 = 1;
  module_0();
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1
);
  wire id_3;
  module_0();
endmodule
