# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 0.000512 2048 130 740 35456 3.58163 63.1997 104.744 171.575 171.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1320 6.4e-05 1024 390 530 245760 29.7939 13.4875 168.666 417.649 629.781 629.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 3.2e-05 4096 200 2630 587776 154.271 119.478 7283.88 3589.42 11147.2 11147.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1180 0.000512 512 240 540 33024 1.15299 0.830976 10.4679 26.2802 38.8328 38.9259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 600 0.000256 1024 120 1240 54784 6.14998 3.40762 81.5223 104.593 195.801 195.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 3.2e-05 4096 210 2400 519680 230.16 131.959 6237.03 3914.03 10513.4 10513.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1000 0.001024 512 330 340 13568 0.61344 0.364544 2.66323 13.2375 16.977 17.0725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1950 0.000256 2048 380 1210 71296 7.10138 159.098 209.6 375.842 375.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1340 0.000256 4096 420 12540 61568 11.5098 13.9288 2780.54 418.55 3224.6 3224.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1470 0.000256 2048 80 930 75520 7.0615 128.776 209.536 345.417 345.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 0.000512 2048 130 740 35496 3.59302 72.5094 104.948 181.102 181.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1320 6.4e-05 1024 390 530 244224 29.9909 13.5021 190.836 417.634 652.149 652.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 3.2e-05 4096 200 2630 587520 154.62 119.718 8243.97 3553.35 12071.9 12072.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1180 0.000512 512 240 540 32832 1.15786 0.829504 12.0969 26.2837 40.468 40.5607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 600 0.000256 1024 120 1240 54720 6.16093 3.41088 94.6941 104.602 208.999 209.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 3.2e-05 4096 210 2400 519552 230.578 132.099 7098.72 3915.24 11376.9 11377.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1000 0.001024 512 330 340 13248 0.6112 0.362432 2.99888 13.1467 17.2196 17.3141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1950 0.000256 2048 380 1210 71280 7.05248 181.599 209.743 398.437 398.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1340 0.000256 4096 420 12540 61632 11.5798 13.9752 3372.79 419.437 3817.86 3817.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1470 0.000256 2048 80 930 75528 7.0871 149.66 209.74 366.531 366.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 0.000512 2048 130 740 35440 3.584 75.4868 104.74 183.865 183.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1320 6.4e-05 1024 390 530 245760 29.9529 14.7681 200.385 419.134 664.43 664.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 3.2e-05 4096 200 2630 587520 154.044 119.537 8622.1 3569.78 12465.7 12465.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1180 0.000512 512 240 540 32640 1.1512 0.825312 12.5961 26.1632 40.8368 40.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 600 0.000256 1024 120 1240 54400 6.11533 3.39354 98.0948 104.106 211.836 211.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 3.2e-05 4096 210 2400 519680 229.926 131.996 7418.84 3914.38 11695.4 11695.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1000 0.001024 512 330 340 13120 0.60992 0.358816 3.10429 13.0766 17.2467 17.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1950 0.000256 2048 380 1210 71280 7.10426 190.001 209.609 406.756 406.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1340 0.000256 4096 420 12540 61600 11.5139 13.9499 3492.21 418.485 3936.24 3936.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1470 0.000256 2048 80 930 75520 7.05331 155.357 209.585 372.041 372.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 0.000512 2048 130 740 35424 3.57978 70.0548 104.847 178.537 178.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1320 6.4e-05 1024 390 530 242688 29.893 13.4425 184.959 416.733 645.22 645.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 3.2e-05 4096 200 2630 587520 153.867 119.462 8040.51 3574.69 11888.7 11889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1180 0.000512 512 240 540 32640 1.15302 0.82976 11.7295 26.2373 40.0548 40.1508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 600 0.000256 1024 120 1240 54528 6.11904 3.40173 91.5752 104.402 205.63 205.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 3.2e-05 4096 210 2400 519168 229.794 131.907 6904.87 3918.38 11185.2 11185.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1000 0.001024 512 330 340 13056 0.610304 0.360096 2.8487 13.0985 17.0197 17.1143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1950 0.000256 2048 380 1210 71232 7.05126 176.897 209.723 393.715 393.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1340 0.000256 4096 420 12540 61632 11.4988 13.9339 3260.37 419.134 3705.02 3705.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1470 0.000256 2048 80 930 75456 7.088 144.587 209.654 361.377 361.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 0.000512 2048 130 740 35400 3.57414 71.161 104.703 179.492 179.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1320 6.4e-05 1024 390 530 243200 29.9933 13.4864 187.287 416.567 647.536 647.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 3.2e-05 4096 200 2630 587600 154.978 119.816 8117.29 3571.79 11964.1 11964.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1180 0.000512 512 240 540 32800 1.15728 0.827392 11.9436 26.2353 40.2625 40.3571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 600 0.000256 1024 120 1240 54400 6.16358 3.41098 92.5683 104.37 206.639 206.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 3.2e-05 4096 210 2400 520000 231.058 132.319 6995.61 3915.33 11274.6 11274.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1000 0.001024 512 330 340 13200 0.612384 0.360704 2.93552 13.0887 17.0984 17.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1950 0.000256 2048 380 1210 71200 7.04323 179.075 209.479 395.644 395.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1340 0.000256 4096 420 12540 61600 11.5806 13.99 3293.36 419.086 3738.1 3738.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1470 0.000256 2048 80 930 75500 7.17312 146.287 209.619 363.123 363.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 0.000512 2048 130 740 35392 3.57254 72.299 104.797 180.721 180.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1320 6.4e-05 1024 390 530 243712 30.1211 13.5702 193.458 418.796 656.138 656.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 3.2e-05 4096 200 2630 587328 154.108 119.565 8290.85 3572.9 12137.7 12137.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1180 0.000512 512 240 540 32704 1.15078 0.820448 12.324 26.0864 40.4817 40.5809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 600 0.000256 1024 120 1240 54656 6.16384 3.41958 95.481 104.932 210.124 210.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 3.2e-05 4096 210 2400 519680 229.89 131.995 7135.59 3916.88 11414.6 11414.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1000 0.001024 512 330 340 12992 0.61424 0.362496 3.00966 13.1502 17.2339 17.3286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1950 0.000256 2048 380 1210 71232 7.05168 183.93 209.757 400.785 400.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1340 0.000256 4096 420 12540 61600 11.509 13.9479 3354.14 419.208 3798.88 3798.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1470 0.000256 2048 80 930 75488 7.06765 150.137 209.782 367.032 367.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 0.000512 2048 130 740 35400 3.57811 72.3948 104.755 180.781 180.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1320 6.4e-05 1024 390 530 245760 29.8164 13.505 195.737 417.444 656.696 656.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1690 3.2e-05 4096 200 2630 587040 154.465 119.663 8352.39 3570.74 12197.5 12197.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1180 0.000512 512 240 540 32640 1.16326 0.831488 12.3111 26.3012 40.7081 40.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 600 0.000256 1024 120 1240 54720 6.16774 3.41485 96.0075 104.599 210.32 210.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 3.2e-05 4096 210 2400 519360 230.156 131.986 7193.68 3910.06 11466.2 11466.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1000 0.001024 512 330 340 12960 0.614432 0.361472 3.02288 13.1042 17.2012 17.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1950 0.000256 2048 380 1210 71160 7.05376 184.419 209.422 400.941 401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1340 0.000256 4096 420 12540 61680 11.5589 13.9786 3392.65 419.176 3837.45 3837.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1470 0.000256 2048 80 930 75480 7.04922 150.709 209.613 367.415 367.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 0.000512 2048 130 740 35328 3.57286 70.6191 104.659 178.905 178.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1320 6.4e-05 1024 390 530 245760 29.78 13.91 189.027 418.093 651.004 651.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 3.2e-05 4096 200 2630 587264 154.063 119.491 8085.19 3555.28 11914.3 11914.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1180 0.000512 512 240 540 32768 1.15709 0.833536 12.0003 26.3461 40.4354 40.5291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 600 0.000256 1024 120 1240 54272 6.1679 3.40822 92.1867 104.781 206.677 206.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 3.2e-05 4096 210 2400 519168 230.487 132.054 6957.66 3920.81 11241.3 11241.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1000 0.001024 512 330 340 12800 0.607328 0.356608 2.83894 12.952 16.8509 16.9444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1950 0.000256 2048 380 1210 71168 7.05722 178.954 209.601 395.658 395.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1340 0.000256 4096 420 12540 61440 11.4831 13.9325 3266.99 418.554 3711.04 3711.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1470 0.000256 2048 80 930 75392 7.06506 145.88 209.535 362.523 362.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 0.000512 2048 130 740 35328 3.57875 70.8044 104.74 179.176 179.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1320 6.4e-05 1024 390 530 239616 29.7463 13.3279 185.803 412.329 641.399 641.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 3.2e-05 4096 200 2630 586752 154.098 119.519 8149.44 3572.34 11995.6 11995.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1180 0.000512 512 240 540 32256 1.15034 0.819584 11.9105 26.0212 40.0035 40.0993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 600 0.000256 1024 120 1240 53760 6.08352 3.3751 92.1184 103.402 205.109 205.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 3.2e-05 4096 210 2400 517632 230.49 131.936 6996.09 3915.78 11274.6 11274.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1000 0.001024 512 330 340 13056 0.6144 0.362496 2.92314 13.1516 17.1503 17.2473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1950 0.000256 2048 380 1210 71040 7.04538 179.322 209.255 395.669 395.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1340 0.000256 4096 420 12540 61056 11.4747 13.9105 3292.22 417.175 3734.86 3734.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1470 0.000256 2048 80 930 75264 7.04515 146.573 209.193 362.858 362.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 0.000512 2048 130 740 35200 3.56109 74.9307 104.506 183.052 183.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1320 6.4e-05 1024 390 530 236800 30.1736 13.3522 196.332 412.681 652.737 652.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 3.2e-05 4096 200 2630 587200 154.631 119.827 8651.45 3576.51 12502.6 12502.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1180 0.000512 512 240 540 32000 1.15654 0.823424 12.7404 26.0478 40.8672 40.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 600 0.000256 1024 120 1240 52800 6.13027 3.38048 97.1244 103.49 210.252 210.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 3.2e-05 4096 210 2400 518400 231.21 132.183 7423.02 3918.69 11705.4 11705.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1000 0.001024 512 330 340 12800 0.617568 0.365088 3.06499 13.1684 17.3173 17.4132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1950 0.000256 2048 380 1210 71000 7.04301 190.661 209.351 407.101 407.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1340 0.000256 4096 420 12540 61200 11.4995 13.9389 3517.62 417.747 3960.88 3960.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1470 0.000256 2048 80 930 75400 7.0656 158.022 209.761 374.893 374.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 0.000512 2048 130 740 35072 3.55587 83.9967 104.315 191.919 191.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1320 6.4e-05 1024 390 530 245760 29.7824 13.4902 239.522 418.263 701.246 701.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 3.2e-05 4096 200 2630 586752 153.829 119.564 10165.5 3573.85 14012.9 14013.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1180 0.000512 512 240 540 31744 1.14374 0.809088 14.7537 25.7517 42.5572 42.6519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 600 0.000256 1024 120 1240 53248 6.21664 3.95357 114.018 104.939 229.257 229.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 3.2e-05 4096 210 2400 518144 231.077 132.182 8726.07 3927.7 13017.3 13017.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1000 0.001024 512 330 340 12288 0.597536 0.350176 3.48995 12.692 17.2273 17.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1950 0.000256 2048 380 1210 70912 7.05757 224.361 209.266 440.728 440.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1340 0.000256 4096 420 12540 61440 11.4938 13.9421 4090.63 419.251 4535.39 4535.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1470 0.000256 2048 80 930 75264 7.04566 183.089 209.541 399.718 399.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1130 0.000512 2048 130 735 35552 3.58947 62.0606 104.928 170.63 170.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1320 6.4e-05 1024 390 540 246784 29.9247 13.4973 300.883 419.297 763.785 763.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1690 3.2e-05 4096 200 2625 587904 153.747 119.394 7110.2 3570.61 10954.2 10954.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1180 0.000512 512 240 540 32896 1.15235 0.831648 10.2143 26.2779 38.5715 38.6671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 600 0.000256 1024 120 1245 55040 6.15466 3.41402 80.9304 104.973 195.605 195.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1040 3.2e-05 4096 210 2400 520192 229.408 131.797 6334.83 3916.82 10613.1 10613.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1000 0.001024 512 330 345 13184 0.6144 0.364544 2.61789 13.2276 16.9218 17.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1950 0.000256 2048 380 1215 71296 7.03898 156.135 209.75 372.966 373.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1340 0.000256 4096 420 12540 61760 11.522 13.9468 2873.18 419.441 3318.17 3318.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1470 0.000256 2048 80 930 75584 7.06714 126.958 210.059 344.149 344.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 0.000512 2048 130 735 35560 3.59085 62.8894 104.897 171.429 171.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1320 6.4e-05 1024 390 540 245760 30.1306 13.5229 312.061 419.003 774.921 775.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1690 3.2e-05 4096 200 2625 587840 154.98 119.731 7133.93 3551.84 10960.7 10960.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1180 0.000512 512 240 540 32960 1.15325 0.829632 10.3842 26.2492 38.717 38.8137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 600 0.000256 1024 120 1245 55040 6.19315 3.42301 81.9405 104.91 196.605 196.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 3.2e-05 4096 210 2400 520000 231.2 132.258 6154.02 3915.69 10433.4 10433.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1000 0.001024 512 330 345 13120 0.615616 0.364064 2.65504 13.1577 16.8916 16.9841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1950 0.000256 2048 380 1215 71280 7.05011 158.003 209.663 374.762 374.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1340 0.000256 4096 420 12540 61760 11.5937 13.9735 2898.5 419.113 3343.26 3343.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1470 0.000256 2048 80 930 75560 7.0473 128.496 209.586 345.173 345.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 0.000512 2048 130 735 35520 3.57578 63.5003 104.786 171.914 171.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1320 6.4e-05 1024 390 540 245760 29.8919 13.5089 164.932 418.234 626.761 626.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1690 3.2e-05 4096 200 2625 587712 154.237 119.54 7105.12 3562.9 10942 10942.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1180 0.000512 512 240 540 33024 1.15635 0.832384 10.3805 26.3066 38.7744 38.8702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 600 0.000256 1024 120 1245 54912 6.16013 3.41232 81.3638 104.725 195.792 195.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 3.2e-05 4096 210 2400 519936 230.115 132.016 6133.36 3913.04 10408.8 10409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1000 0.001024 512 330 345 13056 0.614976 0.36272 2.56707 13.1797 16.8255 16.9206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1950 0.000256 2048 380 1215 71280 7.03984 156.832 209.547 373.463 373.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1340 0.000256 4096 420 12540 61728 11.5323 13.951 2888.26 418.901 3332.72 3332.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1470 0.000256 2048 80 930 75552 7.076 126.734 209.539 343.393 343.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 0.000512 2048 130 735 35504 3.57491 63.8034 104.803 172.236 172.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1320 6.4e-05 1024 390 540 245504 30.0037 13.5243 171.244 418.39 633.361 633.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 3.2e-05 4096 200 2625 587552 154.473 119.664 7250.85 3568.82 11094 11094.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1180 0.000512 512 240 540 32928 1.15936 0.833088 10.6582 26.3196 39.0731 39.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 600 0.000256 1024 120 1245 54656 6.18272 3.42426 83.1436 104.774 197.654 197.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 3.2e-05 4096 210 2400 519680 230.726 132.1 6251.01 3913.13 10527.2 10527.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1000 0.001024 512 330 345 12992 0.612448 0.362368 2.6257 13.1031 16.807 16.9003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1950 0.000256 2048 380 1215 71232 7.06656 161.398 209.517 378.025 378.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1340 0.000256 4096 420 12540 61712 11.5742 13.9756 2938.11 419.187 3382.92 3383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1470 0.000256 2048 80 930 75544 7.04928 130.612 209.618 347.324 347.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 0.000512 2048 130 735 35520 3.58826 65.6283 104.832 174.102 174.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1320 6.4e-05 1024 390 540 245760 29.7766 13.4861 177.276 417.556 638.292 638.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 3.2e-05 4096 200 2625 587776 154.105 119.497 7447.78 3551.07 11272.7 11272.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1180 0.000512 512 240 540 32768 1.15507 0.82944 10.8064 26.2772 39.1684 39.2663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 600 0.000256 1024 120 1245 54784 6.148 3.40704 84.3643 104.573 198.622 198.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 3.2e-05 4096 210 2400 519680 230.124 131.932 6407.66 3913.3 10683.3 10683.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1000 0.001024 512 330 345 13056 0.618368 0.365696 2.69181 13.2339 17.0077 17.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1950 0.000256 2048 380 1215 71232 7.04739 164.537 209.453 381.082 381.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1340 0.000256 4096 420 12540 61568 11.5187 13.9305 2858.7 418.463 3302.69 3302.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1470 0.000256 2048 80 930 75520 7.05126 133.134 209.49 349.718 349.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 0.000512 2048 130 735 35496 3.57446 72.5299 104.807 180.969 181.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1320 6.4e-05 1024 390 540 244224 29.9831 13.5057 199.269 417.33 660.286 660.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 3.2e-05 4096 200 2625 587520 154.508 119.738 8349.24 3570.22 12193.9 12194.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1180 0.000512 512 240 540 32832 1.15907 0.830944 12.5179 26.2644 40.8696 40.9661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 600 0.000256 1024 120 1245 54720 6.1648 3.40934 96.9066 104.523 211.132 211.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 3.2e-05 4096 210 2400 519552 230.419 132.12 7209.68 3912.1 11484.6 11484.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1000 0.001024 512 330 345 12960 0.612448 0.360448 3.06173 13.1343 17.2674 17.3629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1950 0.000256 2048 380 1215 71208 7.04064 185.967 209.469 402.522 402.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1340 0.000256 4096 420 12540 61632 11.5589 13.9694 3390.99 419.127 3835.72 3835.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1470 0.000256 2048 80 930 75528 7.05888 151.359 209.591 368.052 368.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 0.000512 2048 130 735 35520 3.58323 71.9626 104.981 180.583 180.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1320 6.4e-05 1024 390 540 245760 29.9423 13.5156 195.83 419.398 658.885 659.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 3.2e-05 4096 200 2625 587520 153.972 119.593 8150.73 3567.74 11992.3 11992.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1180 0.000512 512 240 540 32640 1.15306 0.82496 12.1329 26.1829 40.395 40.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 600 0.000256 1024 120 1245 54400 6.12454 3.38928 94.0003 104.202 207.849 207.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 3.2e-05 4096 210 2400 519680 229.896 132.059 7031.6 3917.54 11311.4 11311.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1000 0.001024 512 330 345 12800 0.612832 0.360448 2.99462 13.0864 17.1523 17.2504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1950 0.000256 2048 380 1215 71200 7.10246 182.25 209.643 399.041 399.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1340 0.000256 4096 420 12540 61600 11.5003 13.9503 3304.97 418.838 3749.33 3749.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1470 0.000256 2048 80 930 75520 7.04925 148.303 209.763 365.161 365.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 0.000512 2048 130 735 35424 3.5745 74.0168 104.757 182.404 182.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1320 6.4e-05 1024 390 540 242688 29.8799 14.7641 206.324 416.615 667.77 667.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 3.2e-05 4096 200 2625 587520 153.665 119.46 8673.18 3554.46 12501 12501.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1180 0.000512 512 240 540 32640 1.14989 0.825824 12.9814 26.233 41.2939 41.3853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 600 0.000256 1024 120 1245 54528 6.11165 3.66803 100.354 104.363 214.628 214.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 3.2e-05 4096 210 2400 519168 229.579 131.942 7475.11 3917.18 11754.1 11754.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1000 0.001024 512 330 345 12672 0.6144 0.360448 3.10454 13.0946 17.2698 17.3629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1950 0.000256 2048 380 1215 71232 7.05843 193.677 209.805 410.584 410.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1340 0.000256 4096 420 12540 61632 11.4761 13.9448 3509.29 419.051 3953.84 3953.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1470 0.000256 2048 80 930 75456 7.0505 157.08 209.596 373.768 373.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 0.000512 2048 130 735 35500 3.58259 74.7268 104.878 183.242 183.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1320 6.4e-05 1024 390 540 243200 29.9714 13.484 204.968 416.426 665.041 665.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 3.2e-05 4096 200 2625 587600 154.834 119.82 8610.25 3561.64 12446.8 12447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1180 0.000512 512 240 540 32800 1.16054 0.831488 12.957 26.2226 41.2733 41.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 600 0.000256 1024 120 1245 54400 6.16006 3.40838 99.2873 104.321 213.303 213.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 3.2e-05 4096 210 2400 520000 230.825 132.31 7434.93 3913.71 11712.1 11712.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1000 0.001024 512 330 345 12800 0.617696 0.363424 3.1584 13.0818 17.3207 17.4174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1950 0.000256 2048 380 1215 71200 7.07379 191.86 209.485 408.463 408.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1340 0.000256 4096 420 12540 61600 11.5712 13.9796 3486.79 418.938 3931.35 3931.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1470 0.000256 2048 80 930 75500 7.08643 155.716 209.544 372.394 372.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 0.000512 2048 130 735 35392 3.56966 75.4483 104.65 183.72 183.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1320 6.4e-05 1024 390 540 243712 30.1141 13.5094 206.376 418.528 668.717 668.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 3.2e-05 4096 200 2625 587328 154.026 119.573 8686.82 3550.83 12511.5 12511.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1180 0.000512 512 240 540 32256 1.15238 0.821248 12.8312 26.0548 40.9543 41.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 600 0.000256 1024 120 1245 54656 6.15891 3.41565 100.623 104.847 215.175 215.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 3.2e-05 4096 210 2400 519680 229.821 131.996 7499.31 3913.85 11775.2 11775.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1000 0.001024 512 330 345 12992 0.614784 0.362496 3.24355 13.142 17.4598 17.5575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1950 0.000256 2048 380 1215 71120 7.03078 193.89 209.362 410.328 410.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1340 0.000256 4096 420 12540 61600 11.5056 13.9482 3517.84 418.877 3962.24 3962.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1470 0.000256 2048 80 930 75488 7.05498 157.26 209.61 373.968 374.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 0.000512 2048 130 735 35400 3.58352 74.5124 104.777 182.926 182.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1320 6.4e-05 1024 390 540 241920 30.2759 13.5066 201.625 417.767 663.366 663.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 3.2e-05 4096 200 2625 587040 154.347 119.697 8573.44 3554.9 12402.6 12402.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1180 0.000512 512 240 540 32640 1.16099 0.82944 12.7823 26.3233 41.1953 41.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 600 0.000256 1024 120 1245 54720 6.16253 3.41606 98.8794 104.687 213.272 213.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 3.2e-05 4096 210 2400 518400 231.063 132.166 7388.07 3918.53 11670.1 11670.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1000 0.001024 512 330 345 12960 0.61248 0.360192 3.21021 13.1122 17.3963 17.4879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1950 0.000256 2048 380 1215 71160 7.09507 190.439 209.658 407.235 407.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1340 0.000256 4096 420 12540 61680 11.5528 13.9639 3483.24 419.592 3928.42 3928.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1470 0.000256 2048 80 930 75480 7.06758 154.747 209.781 371.64 371.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 0.000512 2048 130 735 35456 3.59526 72.2575 104.863 180.77 180.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1320 6.4e-05 1024 390 540 245760 29.7643 13.4849 195.904 417.795 657.139 657.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 3.2e-05 4096 200 2625 587264 154.059 119.504 8215.78 3552.74 12042.3 12042.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1180 0.000512 512 240 540 32768 1.16109 0.831488 12.3164 26.3269 40.7359 40.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 600 0.000256 1024 120 1245 54272 6.16595 3.40624 94.0247 104.693 208.422 208.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 3.2e-05 4096 210 2400 519168 230.434 132.032 7090.05 3918.08 11370.9 11371.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1000 0.001024 512 330 345 12288 0.611872 0.358016 2.9201 12.9382 16.9265 17.0243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1950 0.000256 2048 380 1215 71168 7.03862 182.656 209.533 399.274 399.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1340 0.000256 4096 420 12540 61440 11.4884 13.9222 3321.46 418.273 3765.22 3765.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1470 0.000256 2048 80 930 75392 7.04586 148.35 209.388 364.83 364.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 0.000512 2048 130 735 35328 3.57245 77.4799 104.757 185.861 185.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1320 6.4e-05 1024 390 540 239616 29.7518 13.3177 224.709 412.626 680.593 680.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 3.2e-05 4096 200 2625 586752 153.888 119.517 9497.32 3559.22 13330.2 13330.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1180 0.000512 512 240 540 32256 1.14771 0.82128 14.2191 26.0386 42.3268 42.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 600 0.000256 1024 120 1245 53760 6.08106 3.37101 109.016 103.471 222.068 222.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 3.2e-05 4096 210 2400 517632 230.313 131.953 8174.8 3918.59 12455.9 12456.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1000 0.001024 512 330 345 12288 0.619424 0.3616 3.39488 13.1598 17.6383 17.7345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1950 0.000256 2048 380 1215 71040 7.03491 211.982 209.489 428.55 428.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1340 0.000256 4096 420 12540 61056 11.465 13.9134 3812.29 417.483 4255.23 4255.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1470 0.000256 2048 80 930 75264 7.15162 172.254 209.344 388.795 388.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 0.000512 2048 130 735 35400 3.58134 79.5066 104.864 188.005 188.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1320 6.4e-05 1024 390 540 236800 30.1754 13.3474 222.58 412.236 678.531 678.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 3.2e-05 4096 200 2625 587200 154.545 119.846 9571 3554.24 13399.9 13400.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1180 0.000512 512 240 540 32000 1.15504 0.817664 14.2577 26.0217 42.3522 42.4466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 600 0.000256 1024 120 1245 52800 6.13066 3.37658 107.805 103.379 220.823 220.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 3.2e-05 4096 210 2400 518400 231.051 132.151 8225.85 3914.55 12503.9 12504.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1000 0.001024 512 330 345 12800 0.616576 0.365408 3.55942 13.153 17.793 17.8868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1950 0.000256 2048 380 1215 71000 7.02208 211.743 209.193 428.001 428.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1340 0.000256 4096 420 12540 61200 11.5118 13.9366 3877.99 417.298 4320.81 4320.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1470 0.000256 2048 80 930 75400 7.07878 174.132 209.533 390.787 390.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 0.000512 2048 130 735 35328 3.59155 75.6364 104.931 184.209 184.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1320 6.4e-05 1024 390 540 245760 29.7857 14.2234 209.882 418.215 672.296 672.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 3.2e-05 4096 200 2625 586752 153.818 119.535 8749.96 3558.91 12582.4 12582.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1180 0.000512 512 240 540 31744 1.14266 0.809184 12.849 25.7373 40.636 40.7295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 600 0.000256 1024 120 1245 53248 6.21712 3.40653 98.4544 104.926 213.139 213.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 3.2e-05 4096 210 2400 518144 231.112 132.203 7534.69 3927.12 11825.4 11825.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1000 0.001024 512 330 345 11264 0.607456 0.34816 2.79171 12.694 16.5364 16.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1950 0.000256 2048 380 1215 70912 7.02371 194.028 209.308 410.402 410.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1340 0.000256 4096 420 12540 61440 11.4988 13.9394 3530.88 419.204 3975.6 3975.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1470 0.000256 2048 80 930 75264 7.04512 158.132 209.522 374.743 374.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 0.000512 2048 130 740 35520 3.58106 59.8029 104.914 168.352 168.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1320 6.4e-05 1024 390 540 244736 30.1319 13.6995 282.044 419.34 745.402 745.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1690 3.2e-05 4096 200 2640 587520 153.919 119.444 6744.73 3555.65 10574 10574.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1180 0.000512 512 240 540 32896 1.15085 0.82944 9.69629 26.2806 38.0584 38.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 600 0.000256 1024 120 1240 55296 6.14333 3.41606 77.0279 104.985 191.706 191.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1040 3.2e-05 4096 210 2400 519936 229.719 131.912 5993.38 3918.48 10273.8 10274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1000 0.001024 512 330 340 13568 0.611552 0.364416 2.52074 13.2301 16.825 16.9201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1950 0.000256 2048 380 1220 71264 7.05837 148.752 209.761 365.617 365.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1340 0.000256 4096 420 12540 61760 11.5139 13.946 2709.74 419.432 3154.7 3154.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1470 0.000256 2048 80 940 75552 7.05962 121.74 209.79 338.652 338.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 0.000512 2048 130 740 35520 3.584 66.2395 104.933 174.81 174.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1320 6.4e-05 1024 390 540 244480 30.1815 13.5295 177.75 419.346 640.995 641.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1690 3.2e-05 4096 200 2640 587520 154.727 119.786 7524.67 3575.8 11375.2 11375.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1180 0.000512 512 240 540 32960 1.15667 0.833152 11.0434 26.2648 39.3953 39.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 600 0.000256 1024 120 1240 55040 6.19283 3.4304 86.4744 104.996 201.219 201.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 3.2e-05 4096 210 2400 520000 230.953 132.234 6470.56 3918.92 10752.9 10753.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1000 0.001024 512 330 340 13440 0.611968 0.363232 2.84154 13.1665 17.0814 17.1771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1950 0.000256 2048 380 1220 71240 7.10256 167.195 209.716 384.056 384.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1340 0.000256 4096 420 12540 61760 11.5671 13.9757 3044.62 419.464 3489.71 3489.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1470 0.000256 2048 80 940 75520 7.09824 136.448 209.719 353.308 353.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 0.000512 2048 130 740 35520 3.59552 62.198 104.858 170.705 170.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1320 6.4e-05 1024 390 540 244224 30.0739 13.5093 165.227 418.259 627.262 627.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1690 3.2e-05 4096 200 2640 587328 154.286 119.623 6999.49 3571.49 10845.1 10845.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1180 0.000512 512 240 540 33024 1.15885 0.832064 10.3008 26.3092 38.7017 38.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 600 0.000256 1024 120 1240 54912 6.15811 3.41197 80.0922 104.733 194.526 194.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 3.2e-05 4096 210 2400 519552 230.507 132.168 6005.49 3915.42 10283.9 10284.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1000 0.001024 512 330 340 13440 0.61152 0.364288 2.61066 13.1806 16.8686 16.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1950 0.000256 2048 380 1220 71232 7.04755 155.695 209.508 372.297 372.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1340 0.000256 4096 420 12540 61728 11.5405 13.9535 2824.07 418.928 3268.57 3268.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1470 0.000256 2048 80 940 75504 7.05293 127.429 209.498 344.024 344.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 0.000512 2048 130 740 35504 3.58166 63.7241 104.849 172.209 172.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1320 6.4e-05 1024 390 540 243712 30.1923 13.524 168.85 418.331 631.095 631.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 3.2e-05 4096 200 2640 587328 154.476 119.704 7141.1 3552.33 10967.8 10968.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1180 0.000512 512 240 540 32928 1.15715 0.833536 10.5596 26.3168 38.9654 39.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 600 0.000256 1024 120 1240 55104 6.17171 3.42157 81.9882 104.761 196.477 196.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 3.2e-05 4096 210 2400 519232 231.192 132.275 6114.18 3915.14 10393.1 10393.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1000 0.001024 512 330 340 13216 0.611296 0.361536 2.62381 13.1037 16.8017 16.8973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1950 0.000256 2048 380 1220 71232 7.05603 157.717 209.555 374.375 374.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1340 0.000256 4096 420 12540 61712 11.5786 13.9751 2868.67 419.241 3313.54 3313.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1470 0.000256 2048 80 940 75488 7.05296 129.231 209.507 345.836 345.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 0.000512 2048 130 740 35456 3.584 64.4648 104.84 172.939 172.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1320 6.4e-05 1024 390 540 243712 30.0011 13.4861 168.489 418.052 630.217 630.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 3.2e-05 4096 200 2640 587520 154.151 119.513 7246.1 3556.4 11076.4 11076.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1180 0.000512 512 240 540 32768 1.1537 0.82944 10.4724 26.3045 38.8616 38.9541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 600 0.000256 1024 120 1240 54784 6.14477 3.4071 81.421 104.699 195.8 195.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 3.2e-05 4096 210 2400 519680 230.026 131.953 6197.52 3917.82 10477.6 10477.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1000 0.001024 512 330 340 13568 0.613536 0.36368 2.72611 13.2493 17.0505 17.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1950 0.000256 2048 380 1220 71232 7.07677 159.968 209.879 376.968 377.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1340 0.000256 4096 420 12540 61568 11.4975 13.9364 2746.34 418.957 3190.82 3190.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1470 0.000256 2048 80 940 75520 7.05837 130.137 209.986 347.226 347.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 0.000512 2048 130 740 35496 3.59834 75.1016 104.887 183.636 183.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1320 6.4e-05 1024 390 540 244224 29.9775 13.5046 209.358 417.394 670.426 670.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 3.2e-05 4096 200 2640 587232 154.57 119.754 8783.07 3552.89 12610.5 12610.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1180 0.000512 512 240 540 32832 1.15875 0.829504 13.2068 26.2673 41.5606 41.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 600 0.000256 1024 120 1240 54720 6.15418 3.41507 101.466 104.54 215.706 215.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 3.2e-05 4096 210 2400 518976 230.787 132.227 7530.3 3915.79 11809.4 11809.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1000 0.001024 512 330 340 13248 0.614368 0.36128 3.28304 13.1361 17.4935 17.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1950 0.000256 2048 380 1220 71208 7.0575 195.818 209.576 412.496 412.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1340 0.000256 4096 420 12540 61632 11.5521 13.9776 3542.06 419.192 3986.86 3986.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1470 0.000256 2048 80 940 75456 7.05318 160.189 209.501 376.786 376.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 0.000512 2048 130 740 35424 3.58986 57.3421 104.875 165.862 165.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1320 6.4e-05 1024 390 540 239616 30.0053 13.695 143.769 414.346 602.005 602.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 3.2e-05 4096 200 2640 586944 153.965 119.627 6094.34 3570.98 9939.14 9939.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1180 0.000512 512 240 540 32256 1.15382 0.824256 9.1648 26.1229 37.3632 37.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 600 0.000256 1024 120 1240 54144 6.09936 3.38339 70.2618 103.85 183.725 183.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 3.2e-05 4096 210 2400 518400 230.661 132.224 5221.19 3931.11 9515.46 9515.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1000 0.001024 512 330 340 12672 0.610912 0.36512 2.23459 12.987 16.2942 16.3881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1950 0.000256 2048 380 1220 71136 7.06966 136.54 209.547 353.2 353.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1340 0.000256 4096 420 12540 61344 11.4819 13.9483 2444.29 417.979 2887.78 2887.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1470 0.000256 2048 80 940 75312 7.05523 111.664 209.279 328.043 328.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 0.000512 2048 130 740 35440 3.57632 75.3316 104.728 183.689 183.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1320 6.4e-05 1024 390 540 243200 30.2348 13.7667 199.291 419.002 662.487 662.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 3.2e-05 4096 200 2640 587200 153.959 119.617 8513.15 3551.68 12338.6 12338.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1180 0.000512 512 240 540 32640 1.15114 0.82608 12.6116 26.1578 40.8448 40.9372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 600 0.000256 1024 120 1240 54400 6.16976 3.38794 96.8603 104.089 210.638 210.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 3.2e-05 4096 210 2400 519680 229.719 132.077 7308.65 3913.7 11584.4 11584.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1000 0.001024 512 330 340 13120 0.60944 0.360448 3.1456 13.0709 17.2836 17.3773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1950 0.000256 2048 380 1220 71200 7.05094 188.619 209.519 405.233 405.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1340 0.000256 4096 420 12540 61600 11.4893 13.9497 3434.93 418.423 3878.87 3878.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1470 0.000256 2048 80 940 75440 7.05546 154.257 209.415 370.775 370.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 0.000512 2048 130 740 35360 3.57939 55.8255 104.742 164.199 164.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1320 6.4e-05 1024 390 540 240640 30.5004 14.5469 139.115 419.153 603.504 603.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 3.2e-05 4096 200 2640 586880 153.495 119.507 5929.77 3554.72 9757.71 9757.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1180 0.000512 512 240 540 32000 1.14886 0.8192 8.80509 26.0011 36.8751 36.9719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 600 0.000256 1024 120 1240 53760 6.07318 3.36653 67.5909 103.353 180.512 180.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 3.2e-05 4096 210 2400 519680 229.59 131.94 5090.44 3915.16 9367.41 9367.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1000 0.001024 512 330 340 12800 0.61472 0.366688 2.21997 13.1291 16.4285 16.5232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1950 0.000256 2048 380 1220 71040 7.05331 131.985 209.32 348.402 348.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1340 0.000256 4096 420 12540 61440 11.4714 13.9301 2378.51 418.165 2822.16 2822.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1470 0.000256 2048 80 940 75360 7.07379 108.258 209.435 324.812 324.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 0.000512 2048 130 740 35424 3.5799 71.3908 104.73 179.753 179.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1320 6.4e-05 1024 390 540 242688 29.896 13.4408 186.555 416.276 646.36 646.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 3.2e-05 4096 200 2640 587136 153.78 119.524 8003.15 3553.69 11830.4 11830.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1180 0.000512 512 240 540 32640 1.1519 0.828384 11.844 26.2103 40.1372 40.2327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 600 0.000256 1024 120 1240 54528 6.12147 3.40173 90.9027 104.29 204.844 204.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 3.2e-05 4096 210 2400 519168 229.61 131.912 6861.24 3914.1 11137.2 11137.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1000 0.001024 512 330 340 13056 0.611936 0.360992 2.85741 13.0827 17.0112 17.1051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1950 0.000256 2048 380 1220 71136 7.05638 177.165 209.388 393.651 393.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1340 0.000256 4096 420 12540 61632 11.4864 13.9305 3231.14 418.68 3675.31 3675.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1470 0.000256 2048 80 940 75456 7.07866 145.645 209.503 362.268 362.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 0.000512 2048 130 740 35328 3.58262 52.7568 104.844 161.235 161.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1320 6.4e-05 1024 390 540 239616 29.7696 13.3205 133.414 412.72 589.427 589.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 3.2e-05 4096 200 2640 586752 153.898 119.509 5672.47 3575.66 9521.75 9521.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1180 0.000512 512 240 540 32256 1.14966 0.819904 8.46966 26.0476 36.587 36.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 600 0.000256 1024 120 1240 53760 6.08045 3.37306 64.7752 103.488 177.849 177.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 3.2e-05 4096 210 2400 517632 230.314 131.948 4851.02 3919.18 9132.74 9132.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1000 0.001024 512 330 340 13056 0.613376 0.368256 2.13568 13.169 16.3861 16.4819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1950 0.000256 2048 380 1220 71040 7.05277 126.39 209.61 343.097 343.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1340 0.000256 4096 420 12540 61056 11.4607 13.9097 2264.73 417.712 2707.89 2707.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1470 0.000256 2048 80 940 75264 7.08576 103.881 209.465 320.476 320.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 0.000512 2048 130 740 35400 3.57229 72.5707 104.779 180.975 181.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1320 6.4e-05 1024 390 540 243200 29.9649 13.4879 195.913 416.858 656.407 656.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 3.2e-05 4096 200 2640 587200 154.857 119.903 8308.68 3576.22 12159.9 12160.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1180 0.000512 512 240 540 32800 1.16294 0.830464 12.4456 26.2454 40.7842 40.8788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 600 0.000256 1024 120 1240 54400 6.16038 3.41382 95.2242 104.43 209.355 209.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 3.2e-05 4096 210 2400 519200 231.363 132.343 7127.26 3922.09 11413.3 11413.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1000 0.001024 512 330 340 13200 0.610848 0.361248 3.03738 13.1004 17.2117 17.3056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1950 0.000256 2048 380 1220 71200 7.04682 185.352 209.774 402.218 402.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1340 0.000256 4096 420 12540 61600 11.5664 13.9737 3347.61 419.368 3792.59 3792.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1470 0.000256 2048 80 940 75400 7.07149 150.965 209.562 367.642 367.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 0.000512 2048 130 740 35200 3.55968 54.1055 104.522 162.242 162.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1320 6.4e-05 1024 390 540 236800 30.1698 13.3581 135.913 412.738 592.367 592.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 3.2e-05 4096 200 2640 587200 154.538 119.842 5832.05 3558.81 9665.46 9665.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1180 0.000512 512 240 540 32000 1.15712 0.82 8.76566 26.0524 36.8976 36.9949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 600 0.000256 1024 120 1240 52800 6.136 3.3799 65.4659 103.505 178.615 178.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 3.2e-05 4096 210 2400 518400 231.074 132.187 4998.7 3919.39 9281.64 9281.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1000 0.001024 512 330 340 12800 0.618816 0.3672 2.1287 13.1688 16.3845 16.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1950 0.000256 2048 380 1220 71000 7.05712 130.103 209.528 346.735 346.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1340 0.000256 4096 420 12540 61200 11.5108 13.9361 2329.91 417.923 2773.36 2773.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1470 0.000256 2048 80 940 75200 7.04512 106.506 209.323 322.918 322.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 0.000512 2048 130 740 35392 3.57581 86.2021 104.673 194.503 194.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1320 6.4e-05 1024 390 540 243712 30.1258 13.5068 253.14 418.306 715.273 715.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 3.2e-05 4096 200 2640 586880 154.069 119.659 10548.7 3552.1 14374.8 14375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1180 0.000512 512 240 540 32256 1.15165 0.82128 15.7094 26.0465 43.8311 43.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 600 0.000256 1024 120 1240 54656 6.1657 3.41517 121.471 104.806 235.985 236.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 3.2e-05 4096 210 2400 518784 230.639 132.19 9040.87 3917.02 13321 13321.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1000 0.001024 512 330 340 12992 0.61536 0.36176 3.90557 13.136 18.1144 18.2121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1950 0.000256 2048 380 1220 71120 7.05274 234.791 209.359 451.248 451.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1340 0.000256 4096 420 12540 61600 11.5057 13.9448 4233.23 418.719 4677.48 4677.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1470 0.000256 2048 80 940 75376 7.11597 192.023 209.308 408.491 408.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 0.000512 2048 130 740 35168 3.56326 61.3317 104.496 169.441 169.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1320 6.4e-05 1024 390 540 236544 30.2473 13.3612 159.08 414.148 617.022 617.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 3.2e-05 4096 200 2640 586880 153.636 119.541 6954.58 3576.66 10804.6 10804.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1180 0.000512 512 240 540 32256 1.15686 0.828448 10.423 26.1499 38.6583 38.7528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 600 0.000256 1024 120 1240 53760 6.10342 3.37722 78.828 103.881 192.318 192.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 3.2e-05 4096 210 2400 517888 229.873 131.938 5954 3918.21 10234.3 10234.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1000 0.001024 512 330 340 12544 0.608832 0.360192 2.48666 12.9272 16.4827 16.5744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1950 0.000256 2048 380 1220 71008 7.07037 154.211 209.607 370.932 370.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1340 0.000256 4096 420 12540 60928 11.4447 13.9062 2775.18 417.413 3218.02 3218.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1470 0.000256 2048 80 940 75264 7.07437 126.274 209.554 342.945 343.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 0.000512 2048 130 740 35400 3.57933 84.2906 104.757 192.679 192.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1320 6.4e-05 1024 390 540 241920 30.2795 13.5091 238.728 417.466 700.17 700.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 3.2e-05 4096 200 2640 587040 154.287 119.67 10166.6 3552.41 13993.2 13993.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1180 0.000512 512 240 540 32640 1.1593 0.831072 15.2366 26.3069 43.6364 43.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 600 0.000256 1024 120 1240 54720 6.16016 3.41302 116.614 104.602 230.913 231.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 3.2e-05 4096 210 2400 518400 231.008 132.152 8702.08 3915.35 12980.9 12981.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1000 0.001024 512 330 340 12960 0.616448 0.358912 3.74566 13.1029 17.9213 18.0142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1950 0.000256 2048 380 1220 71160 7.09427 225.282 209.574 441.994 442.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1340 0.000256 4096 420 12540 61680 11.5503 13.9732 4086.62 419.188 4531.41 4531.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1470 0.000256 2048 80 940 75360 7.08451 184.135 209.365 400.629 400.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 0.000512 2048 130 740 35280 3.58026 62.1073 104.739 170.478 170.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1320 6.4e-05 1024 390 540 238080 29.9624 13.3421 159.975 412.394 615.866 616.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 3.2e-05 4096 200 2640 586560 154.042 119.561 6875.26 3569.71 10718.8 10719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1180 0.000512 512 240 540 31680 1.15738 0.823168 10.1364 26.0521 38.2684 38.3611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 600 0.000256 1024 120 1240 53760 6.0913 3.37146 78.0394 103.457 191.091 191.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 3.2e-05 4096 210 2400 518400 230.781 132.217 5887.03 3915.86 10166.2 10166.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1000 0.001024 512 330 340 12480 0.622016 0.368224 2.47395 13.1807 16.7442 16.8384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1950 0.000256 2048 380 1220 71040 7.04966 152.929 209.541 369.567 369.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1340 0.000256 4096 420 12540 61440 11.4995 13.9551 2756.41 418.464 3200.4 3200.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1470 0.000256 2048 80 940 75120 7.06768 124.578 209.01 340.699 340.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 0.000512 2048 130 740 35328 3.57094 82.6693 104.673 190.966 191.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1320 6.4e-05 1024 390 540 241664 30.2415 13.4861 230.678 418.134 692.732 692.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 3.2e-05 4096 200 2640 587264 153.92 119.485 9901.9 3555.79 13731.3 13731.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1180 0.000512 512 240 540 32768 1.15811 0.832384 14.9247 26.3481 43.3652 43.4616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 600 0.000256 1024 120 1240 54272 6.16512 3.40752 112.334 104.781 226.818 226.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 3.2e-05 4096 210 2400 519168 230.337 132.019 8495.07 3921.46 12779.1 12779.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1000 0.001024 512 330 340 12800 0.608256 0.356352 3.62173 12.9476 17.6332 17.7278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1950 0.000256 2048 380 1220 71168 7.0559 219.095 209.781 435.977 436.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1340 0.000256 4096 420 12540 61440 11.483 13.9283 3963.64 418.807 4407.93 4408.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1470 0.000256 2048 80 940 75392 7.05674 178.963 209.641 395.703 395.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 0.000512 2048 130 740 35072 3.55907 60.8478 104.315 168.772 168.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1320 6.4e-05 1024 390 540 237568 30.7628 13.4928 153.846 418.261 616.554 616.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 3.2e-05 4096 200 2640 586752 153.891 119.544 6633.95 3578.72 10486.3 10486.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1180 0.000512 512 240 540 31744 1.14493 0.808896 9.79629 25.7433 37.5933 37.6852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 600 0.000256 1024 120 1240 53248 6.22093 3.40931 74.4991 104.942 189.199 189.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 3.2e-05 4096 210 2400 518144 231.109 132.228 5685.6 3927.8 9977.01 9977.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1000 0.001024 512 330 340 12288 0.599264 0.352256 2.34723 12.6916 16.0861 16.1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1950 0.000256 2048 380 1220 70912 7.03693 147.237 209.413 363.729 363.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1340 0.000256 4096 420 12540 61440 11.4975 13.9407 2665.51 419.25 3110.27 3110.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1470 0.000256 2048 80 940 75264 7.08448 120.295 209.619 337.043 337.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 0.000512 2048 130 740 35328 3.58064 74.9445 104.716 183.296 183.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1320 6.4e-05 1024 390 540 239616 29.7298 13.3316 199.709 412.233 655.192 655.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 3.2e-05 4096 200 2640 586752 153.957 119.494 8655.71 3552.06 12481.5 12481.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1180 0.000512 512 240 540 32256 1.15184 0.821248 12.7696 26.0177 40.8613 40.9559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 600 0.000256 1024 120 1240 53760 6.08931 3.36835 96.7925 103.371 209.754 209.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 3.2e-05 4096 210 2400 517632 230.292 131.951 7406.51 3914.42 11683.5 11683.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1000 0.001024 512 330 340 13056 0.616352 0.362496 3.1239 13.1468 17.3482 17.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1950 0.000256 2048 380 1220 71040 7.09059 191.121 209.361 407.619 407.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1340 0.000256 4096 420 12540 61056 11.4606 13.9121 3457.72 417.087 3900.26 3900.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1470 0.000256 2048 80 940 75264 7.0697 156.247 209.212 372.572 372.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 0.000512 2048 130 740 34944 3.55123 55.0021 104.295 162.9 162.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1320 6.4e-05 1024 390 540 233472 30.5478 13.3372 138.519 412.864 595.456 595.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 3.2e-05 4096 200 2640 585216 154.107 119.545 6007.23 3557.39 9838.48 9838.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1180 0.000512 512 240 540 32256 1.15754 0.82896 9.12781 26.1668 37.3782 37.4731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 600 0.000256 1024 120 1240 52224 6.15568 3.37392 67.1259 103.718 180.504 180.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 3.2e-05 4096 210 2400 516096 232.023 132.396 5139.38 3928.44 9432.52 9432.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1000 0.001024 512 330 340 12288 0.603392 0.3584 2.19939 12.7721 16.0318 16.1239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1950 0.000256 2048 380 1220 70656 7.02259 133.848 209.033 349.946 350.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1340 0.000256 4096 420 12540 60672 11.4719 13.9346 2391.75 418.794 2836.02 2836.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1470 0.000256 2048 80 940 74880 7.02787 109.445 208.89 325.405 325.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 0.000512 2048 130 740 35200 3.56166 76.4785 104.419 184.516 184.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1320 6.4e-05 1024 390 540 236800 30.162 13.3499 206.547 412.327 662.584 662.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 3.2e-05 4096 200 2640 587200 154.626 119.837 8859.73 3554.97 12689.4 12689.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1180 0.000512 512 240 540 32000 1.15875 0.821248 13.2814 26.0282 41.3874 41.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 600 0.000256 1024 120 1240 52800 6.13635 3.3792 99.8597 103.407 212.91 213.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 3.2e-05 4096 210 2400 518400 231.112 132.174 7585.86 3915.42 11864.8 11865.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1000 0.001024 512 330 340 12800 0.619616 0.364544 3.14301 13.1546 17.3789 17.4786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1950 0.000256 2048 380 1220 71000 7.05453 197.073 209.318 413.489 413.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1340 0.000256 4096 420 12540 61200 11.5156 13.9354 3559.79 417.385 4002.7 4002.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1470 0.000256 2048 80 940 75200 7.05331 162.431 209.119 378.645 378.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 0.000512 2048 130 740 34800 3.52925 59.9079 103.882 167.371 167.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1320 6.4e-05 1024 390 540 230400 30.9347 13.3428 142.581 412.607 599.662 599.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 3.2e-05 4096 200 2640 585600 154.422 119.77 6309.98 3557.24 10141.6 10141.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1180 0.000512 512 240 540 32000 1.16445 0.82384 9.53606 26.1656 37.7894 37.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 600 0.000256 1024 120 1240 51200 6.20128 3.3792 69.7939 103.671 183.179 183.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 3.2e-05 4096 210 2400 518400 230.515 132.126 5405.21 3917.66 9685.79 9686.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1000 0.001024 512 330 340 11200 0.583744 0.342624 2.14499 12.2173 15.3904 15.4849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1950 0.000256 2048 380 1220 70800 7.04784 139.457 209.32 355.871 355.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1340 0.000256 4096 420 12540 60800 11.4954 13.9551 2569.04 418.81 3013.38 3013.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1470 0.000256 2048 80 940 74800 7.03078 116.9 208.577 332.553 332.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 0.000512 2048 130 744 35520 3.58605 60.5447 104.976 169.161 169.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1320 6.4e-05 1024 390 528 242688 30.3896 13.4999 268.87 419.381 732.33 732.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1690 3.2e-05 4096 200 2640 587520 153.811 119.478 6689.98 3556.1 10519.6 10519.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1180 0.000512 512 240 552 32768 1.15542 0.831808 9.79139 26.2849 38.1628 38.2566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 600 0.000256 1024 120 1248 55040 6.16211 3.41856 76.1971 104.998 190.91 191.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1040 3.2e-05 4096 210 2400 519168 230.348 132.044 5918.94 3923.17 10204.8 10205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1000 0.001024 512 330 336 13056 0.619104 0.363968 2.43251 13.226 16.7405 16.8346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1950 0.000256 2048 380 1224 71232 7.06502 147.511 209.757 364.376 364.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1340 0.000256 4096 420 12552 61760 11.5077 13.9393 2686.43 419.611 3131.56 3131.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1470 0.000256 2048 80 936 75552 7.07789 119.323 210.455 336.917 336.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 0.000512 2048 130 744 35520 3.59008 62.5947 104.901 171.135 171.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1320 6.4e-05 1024 390 528 241920 30.4411 14.9216 160.345 418.99 624.894 625.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1690 3.2e-05 4096 200 2640 587520 154.65 119.781 6990.86 3553.36 10818.9 10819.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1180 0.000512 512 240 552 32640 1.15693 0.83488 10.3614 26.2447 38.6961 38.7896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 600 0.000256 1024 120 1248 55040 6.18406 3.42714 80.4756 104.907 195.128 195.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 3.2e-05 4096 210 2400 519360 231.493 132.359 5989.09 3918.9 10272.1 10272.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1000 0.001024 512 330 336 12960 0.617056 0.364224 2.49066 13.1562 16.7266 16.8234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1950 0.000256 2048 380 1224 71240 7.07971 155.613 209.602 372.339 372.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1340 0.000256 4096 420 12552 61760 11.5783 13.9682 2822.78 419.116 3267.52 3267.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1470 0.000256 2048 80 936 75560 7.05821 126.641 209.63 343.375 343.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 0.000512 2048 130 744 35472 3.58003 61.4944 104.897 170.021 170.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1320 6.4e-05 1024 390 528 241152 30.3968 14.7235 158.32 418.714 622.35 622.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1690 3.2e-05 4096 200 2640 587328 154.156 119.62 6885.62 3555.84 10715.5 10715.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1180 0.000512 512 240 552 32832 1.1561 0.833536 10.4619 26.3371 38.891 38.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 600 0.000256 1024 120 1248 54912 6.15123 3.4135 79.4171 104.846 193.952 194.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 3.2e-05 4096 210 2400 519168 230.842 132.211 5898.8 3921.74 10183.9 10184.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1000 0.001024 512 330 336 12864 0.617888 0.364 2.49939 13.1938 16.7703 16.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1950 0.000256 2048 380 1224 71232 7.07994 153.157 209.885 370.162 370.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1340 0.000256 4096 420 12552 61728 11.5261 13.9557 2775.55 419.393 3220.5 3220.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1470 0.000256 2048 80 936 75552 7.05699 124.296 209.828 341.223 341.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 0.000512 2048 130 744 35424 3.58762 41.9738 104.795 150.409 150.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1320 6.4e-05 1024 390 528 239616 30.2362 13.464 100.918 416.342 561.145 561.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1690 3.2e-05 4096 200 2640 587136 153.775 119.526 4443.01 3554.14 8270.67 8270.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1180 0.000512 512 240 552 32640 1.15552 0.829408 6.7912 26.2143 35.0901 35.1839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 600 0.000256 1024 120 1248 54528 6.11731 3.40224 51.1179 104.296 165.06 165.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 3.2e-05 4096 210 2400 518400 230.243 132.059 3800.51 3918.59 8081.68 8081.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1000 0.001024 512 330 336 12672 0.616224 0.362144 1.77824 13.0841 15.9408 16.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1950 0.000256 2048 380 1224 71136 7.09091 99.156 209.48 315.771 315.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1340 0.000256 4096 420 12552 61632 11.4872 13.9346 1790.2 418.742 2234.44 2234.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1470 0.000256 2048 80 936 75456 7.04307 80.1387 209.505 296.731 296.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 0.000512 2048 130 744 35504 3.58502 68.8738 104.899 177.411 177.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1320 6.4e-05 1024 390 528 241920 30.3953 13.6154 182.696 418.32 645.219 645.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 3.2e-05 4096 200 2640 587328 154.241 119.73 8010.86 3571.67 11856.7 11856.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1180 0.000512 512 240 552 32704 1.16557 0.833664 12.1193 26.3201 40.5369 40.6306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 600 0.000256 1024 120 1248 54656 6.18106 3.42038 91.3919 104.753 205.878 205.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 3.2e-05 4096 210 2400 518784 231.44 132.324 6852.04 3931.94 11148 11148.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1000 0.001024 512 330 336 12768 0.617376 0.362016 2.86586 13.1021 17.0431 17.1385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1950 0.000256 2048 380 1224 71232 7.11504 177.533 209.625 394.32 394.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1340 0.000256 4096 420 12552 61712 11.5584 13.9756 3227.76 419.118 3672.49 3672.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1470 0.000256 2048 80 936 75544 7.0833 145.703 209.628 362.456 362.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 0.000512 2048 130 744 35392 3.57398 47.2722 104.767 155.665 155.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1320 6.4e-05 1024 390 528 240128 30.5374 13.559 116.73 418.472 579.491 579.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1690 3.2e-05 4096 200 2640 586880 154.1 119.65 5056.25 3572.72 8902.93 8903.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1180 0.000512 512 240 552 32256 1.15046 0.820352 7.70218 26.0603 35.8334 35.9283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 600 0.000256 1024 120 1248 54656 6.15907 3.41245 58.3905 104.984 173.071 173.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 3.2e-05 4096 210 2400 518784 230.735 132.189 4323.21 3930.1 8616.52 8616.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1000 0.001024 512 330 336 12544 0.618048 0.367296 1.89475 13.1437 16.123 16.2159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1950 0.000256 2048 380 1224 71120 7.12826 112.509 209.637 329.316 329.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1340 0.000256 4096 420 12552 61600 11.5054 13.9505 2027.31 418.886 2471.73 2471.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1470 0.000256 2048 80 936 75488 7.12909 91.139 209.662 307.973 308.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 0.000512 2048 130 744 35456 3.58186 68.3853 104.795 176.814 176.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1320 6.4e-05 1024 390 528 241664 30.2392 13.4876 177.653 417.664 639.233 639.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 3.2e-05 4096 200 2640 587520 154.139 119.511 7780.79 3572.52 11627.2 11627.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1180 0.000512 512 240 552 32768 1.15824 0.829952 11.6156 26.2875 39.9901 40.0841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 600 0.000256 1024 120 1248 54784 6.14096 3.40992 88.4081 104.598 202.684 202.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 3.2e-05 4096 210 2400 518656 230.761 132.071 6634.76 3919.86 10917.7 10917.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1000 0.001024 512 330 336 13056 0.619168 0.363744 2.80077 13.2382 17.1207 17.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1950 0.000256 2048 380 1224 71168 7.05914 172.782 209.476 389.36 389.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1340 0.000256 4096 420 12552 61568 11.4933 13.9301 2946.56 418.712 3390.76 3390.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1470 0.000256 2048 80 936 75520 7.06333 138.924 209.588 355.619 355.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 0.000512 2048 130 744 35328 3.57098 47.9805 104.699 156.306 156.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1320 6.4e-05 1024 390 528 241664 30.2439 13.5845 119.703 418.046 581.772 581.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 3.2e-05 4096 200 2640 587264 153.996 119.486 5170.61 3574.17 9018.47 9018.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1180 0.000512 512 240 552 32768 1.15728 0.834656 7.7657 26.3399 36.2001 36.2941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 600 0.000256 1024 120 1248 54272 6.1647 3.40883 57.6415 104.76 172.101 172.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 3.2e-05 4096 210 2400 518144 231.15 132.206 4391.06 3925.92 8680.6 8680.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1000 0.001024 512 330 336 12288 0.610304 0.356448 1.81699 12.9462 15.8297 15.9259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1950 0.000256 2048 380 1224 71040 7.0935 113.678 209.456 330.271 330.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1340 0.000256 4096 420 12552 61440 11.4779 13.9303 1871.51 418.624 2315.62 2315.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1470 0.000256 2048 80 936 75392 7.17046 91.743 209.567 308.523 308.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 0.000512 2048 130 744 35424 3.57581 73.6556 104.814 182.097 182.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1320 6.4e-05 1024 390 528 239616 30.519 13.4984 192.016 417.662 653.886 654.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 3.2e-05 4096 200 2640 587232 154.549 119.766 8454.09 3555.12 12283.7 12283.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1180 0.000512 512 240 552 32544 1.15818 0.8296 12.8058 26.2846 41.1787 41.2713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 600 0.000256 1024 120 1248 54720 6.15741 3.41392 97.5805 104.607 211.888 212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 3.2e-05 4096 210 2400 518400 231.307 132.29 7238.41 3921.68 11523.9 11524.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1000 0.001024 512 330 336 12672 0.618432 0.362656 3.03046 13.1441 17.2531 17.3453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1950 0.000256 2048 380 1224 71208 7.05747 188.2 209.775 405.077 405.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1340 0.000256 4096 420 12552 61632 11.5671 13.9724 3413.1 419.464 3858.18 3858.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1470 0.000256 2048 80 936 75528 7.16899 152.957 209.801 369.97 370.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 0.000512 2048 130 744 35280 3.57392 55.9225 104.553 164.104 164.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1320 6.4e-05 1024 390 528 235008 30.583 13.3762 132.514 414.4 591.063 591.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 3.2e-05 4096 200 2640 586944 153.945 119.63 5902.85 3552.11 9728.76 9728.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1180 0.000512 512 240 552 32256 1.15581 0.827392 9.0072 26.1264 37.2157 37.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 600 0.000256 1024 120 1248 54144 6.10381 3.38739 68.1836 103.864 181.666 181.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 3.2e-05 4096 210 2400 518400 230.686 132.227 5055.58 3919.99 9338.76 9338.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1000 0.001024 512 330 336 12096 0.614816 0.358208 2.13917 12.9934 16.2029 16.3012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1950 0.000256 2048 380 1224 71136 7.08138 131.84 209.639 348.603 348.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1340 0.000256 4096 420 12552 61344 11.4853 13.9377 2375.49 418.022 2819.01 2819.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1470 0.000256 2048 80 936 75456 7.09427 107.615 209.656 324.409 324.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 0.000512 2048 130 744 35440 3.57859 70.6376 104.812 179.08 179.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1320 6.4e-05 1024 390 528 240640 30.5433 13.5142 182.702 419.106 646.059 646.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 3.2e-05 4096 200 2640 587200 153.944 119.599 8054.14 3552.68 11880.6 11880.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1180 0.000512 512 240 552 32320 1.15731 0.826912 12.0185 26.1653 40.2693 40.3599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 600 0.000256 1024 120 1248 54400 6.11661 3.39149 91.8822 104.116 205.637 205.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 3.2e-05 4096 210 2400 519040 230.498 132.135 6899.93 3918.52 11181.4 11181.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1000 0.001024 512 330 336 12800 0.610304 0.358816 2.88128 13.0778 17.0301 17.1256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1950 0.000256 2048 380 1224 71200 7.09427 179.163 209.633 395.934 395.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1340 0.000256 4096 420 12552 61600 11.5045 13.9418 3253 418.526 3697.04 3697.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1470 0.000256 2048 80 936 75520 7.05782 145.419 209.658 362.178 362.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 0.000512 2048 130 744 35360 3.58525 53.7167 104.868 162.222 162.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1320 6.4e-05 1024 390 528 240640 30.5063 13.4973 132.208 419.459 595.857 596.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 3.2e-05 4096 200 2640 586880 153.539 119.517 5731.68 3576.56 9581.5 9581.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1180 0.000512 512 240 552 32000 1.14864 0.820672 8.64435 26.0197 36.7327 36.8287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 600 0.000256 1024 120 1248 53760 6.06995 3.36691 65.6038 103.423 178.596 178.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 3.2e-05 4096 210 2400 518400 230.601 132.161 4904.91 3925.06 9193 9193.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1000 0.001024 512 330 336 12800 0.613952 0.362336 2.16304 13.1353 16.3732 16.4734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1950 0.000256 2048 380 1224 71040 7.05181 128.047 209.536 344.681 344.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1340 0.000256 4096 420 12552 61440 11.4631 13.934 2302.82 418.421 2746.72 2746.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1470 0.000256 2048 80 936 75360 7.06365 104.174 209.56 320.844 320.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 0.000512 2048 130 744 35424 3.58026 84.267 104.793 192.691 192.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1320 6.4e-05 1024 390 528 239616 30.2407 13.4431 237.218 416.333 697.423 697.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 3.2e-05 4096 200 2640 587136 153.686 119.53 10228.8 3554.06 14056.3 14056.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1180 0.000512 512 240 552 32640 1.15478 0.8272 15.6617 26.2151 43.9603 44.0537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 600 0.000256 1024 120 1248 54528 6.11469 3.40563 118.298 104.292 232.239 232.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 3.2e-05 4096 210 2400 518400 230.158 132.043 8748.19 3918.73 13029.4 13029.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1000 0.001024 512 330 336 12672 0.614272 0.360448 3.64758 13.0872 17.8075 17.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1950 0.000256 2048 380 1224 71136 7.06982 228.674 209.47 445.257 445.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1340 0.000256 4096 420 12552 61632 11.4708 13.9392 4108.76 418.736 4552.99 4553.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1470 0.000256 2048 80 936 75456 7.0472 185.788 209.498 402.38 402.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 0.000512 2048 130 744 35328 3.57744 59.7605 104.81 168.201 168.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1320 6.4e-05 1024 390 528 233472 30.4855 13.4643 146.844 412.403 603.383 603.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 3.2e-05 4096 200 2640 586752 153.926 119.495 6634.3 3566.8 10474.7 10474.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1180 0.000512 512 240 552 32256 1.15286 0.820832 10.1579 26.0282 38.2572 38.3501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 600 0.000256 1024 120 1248 53760 6.08458 3.3673 75.4831 103.409 188.473 188.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 3.2e-05 4096 210 2400 517632 230.278 131.944 5665.83 3916.12 9944.45 9944.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1000 0.001024 512 330 336 12288 0.623232 0.369184 2.41891 13.1516 16.6607 16.7556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1950 0.000256 2048 380 1224 71040 7.06371 147.024 209.494 363.626 363.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1340 0.000256 4096 420 12552 61056 11.4662 13.9162 2648.59 417.245 3091.29 3091.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1470 0.000256 2048 80 936 75264 7.04333 119.433 209.27 335.79 335.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 0.000512 2048 130 744 35400 3.57811 84.0264 104.832 192.49 192.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1320 6.4e-05 1024 390 528 240000 30.3881 13.5785 231.796 416.854 692.81 692.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 3.2e-05 4096 200 2640 587200 154.794 119.907 10097.3 3570.35 13942.6 13942.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1180 0.000512 512 240 552 32400 1.1625 0.829472 15.3836 26.2496 43.7259 43.8202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 600 0.000256 1024 120 1248 54400 6.16627 3.41664 116.009 104.427 230.155 230.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 3.2e-05 4096 210 2400 519200 231.256 132.364 8654.71 3921.99 12940.6 12940.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1000 0.001024 512 330 336 12800 0.617376 0.360352 3.64163 13.0978 17.8181 17.9118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1950 0.000256 2048 380 1224 71100 7.0615 224.542 209.564 441.214 441.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1340 0.000256 4096 420 12552 61600 11.5649 13.9876 4055.36 419.359 4500.35 4500.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1470 0.000256 2048 80 936 75500 7.06582 182.581 209.805 399.498 399.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 0.000512 2048 130 744 35200 3.56445 61.4279 104.472 169.515 169.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1320 6.4e-05 1024 390 528 236800 30.1634 13.3506 155.809 412.329 611.842 611.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 3.2e-05 4096 200 2640 587200 154.504 119.828 6850.81 3555.15 10680.5 10680.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1180 0.000512 512 240 552 32000 1.15597 0.82224 10.3365 26.0277 38.4445 38.5409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 600 0.000256 1024 120 1248 52800 6.13619 3.3809 76.9389 103.402 189.987 190.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 3.2e-05 4096 210 2400 518400 231.048 132.176 5860.85 3915.44 10139.8 10140
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1000 0.001024 512 330 336 12800 0.619136 0.372384 2.59734 13.1536 16.8405 16.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1950 0.000256 2048 380 1224 71000 7.0656 152.588 209.376 369.073 369.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1340 0.000256 4096 420 12552 61200 11.5036 13.9448 2737.69 417.379 3180.59 3180.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1470 0.000256 2048 80 936 75400 7.05946 124.172 209.615 340.891 340.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 0.000512 2048 130 744 35392 3.57376 82.4396 104.747 190.815 190.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1320 6.4e-05 1024 390 528 240128 30.5352 13.5112 226.422 418.398 689.056 689.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 3.2e-05 4096 200 2640 586880 154.084 119.68 9923.1 3552.83 13749.9 13750.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1180 0.000512 512 240 552 32256 1.15107 0.821248 15.1128 26.0528 43.2383 43.3355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 600 0.000256 1024 120 1248 54656 6.16182 3.41427 114.39 104.832 228.927 229.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 3.2e-05 4096 210 2400 518784 230.675 132.212 8501.59 3918.05 12782.8 12783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1000 0.001024 512 330 336 12544 0.616928 0.36352 3.62429 13.1421 17.8496 17.9446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1950 0.000256 2048 380 1224 71120 7.15728 221.009 209.469 437.686 437.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1340 0.000256 4096 420 12552 61600 11.4913 13.9593 3989.63 418.809 4433.97 4434.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1470 0.000256 2048 80 936 75488 7.06221 179.344 209.626 396.076 396.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 0.000512 2048 130 744 35168 3.56774 59.2926 104.536 167.45 167.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1320 6.4e-05 1024 390 528 236544 30.2534 13.3522 148.69 414.104 606.589 606.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 3.2e-05 4096 200 2640 586880 153.62 119.526 6535.22 3557.04 10365.6 10365.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1180 0.000512 512 240 552 32256 1.15594 0.828224 10.0497 26.1548 38.2894 38.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 600 0.000256 1024 120 1248 53760 6.10166 3.38125 74.8304 103.863 188.303 188.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 3.2e-05 4096 210 2400 517888 229.916 131.883 5589.13 3917.78 9868.98 9869.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1000 0.001024 512 330 336 11648 0.616448 0.360448 2.17299 12.9246 16.1748 16.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1950 0.000256 2048 380 1224 71008 7.07805 146.069 209.646 362.839 362.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1340 0.000256 4096 420 12552 60928 11.4463 13.9063 2601.89 417.357 3044.67 3044.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1470 0.000256 2048 80 936 75264 7.05126 118.381 209.502 334.976 335.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 0.000512 2048 130 744 35400 3.57837 77.712 104.88 186.22 186.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1320 6.4e-05 1024 390 528 238080 30.7661 13.5068 219.466 417.733 681.657 681.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 3.2e-05 4096 200 2640 587040 154.293 119.684 9567.23 3554.84 13396.3 13396.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1180 0.000512 512 240 552 32640 1.15949 0.82944 14.63 26.3206 43.0418 43.1367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 600 0.000256 1024 120 1248 54720 6.16838 3.41811 111.433 104.669 225.816 225.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 3.2e-05 4096 210 2400 518400 230.969 132.169 8186.3 3917.97 12467.7 12467.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1000 0.001024 512 330 336 12480 0.619008 0.362048 3.4232 13.1118 17.617 17.7111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1950 0.000256 2048 380 1224 71160 7.11536 214.054 209.781 430.994 431.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1340 0.000256 4096 420 12552 61680 11.5515 13.9731 3852.17 419.469 4297.24 4297.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1470 0.000256 2048 80 936 75480 7.10128 173.701 209.799 390.645 390.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 0.000512 2048 130 744 35280 3.584 58.5909 104.898 167.123 167.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1320 6.4e-05 1024 390 528 230400 30.9237 13.4734 138.449 412.789 595.825 595.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 3.2e-05 4096 200 2640 586560 154.036 119.608 6162.67 3567.54 10004.1 10004.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1180 0.000512 512 240 552 31680 1.15782 0.82144 9.30864 26.0772 37.4673 37.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 600 0.000256 1024 120 1248 53760 6.09565 3.37891 71.0409 103.567 184.207 184.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 3.2e-05 4096 210 2400 518400 230.793 132.226 5275.14 3919.77 9558.2 9558.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1000 0.001024 512 330 336 12480 0.622112 0.361376 2.2256 13.1915 16.4971 16.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1950 0.000256 2048 380 1224 71040 7.0615 137.972 209.802 354.878 354.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1340 0.000256 4096 420 12552 61440 11.4991 13.9571 2473.74 418.875 2918.14 2918.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1470 0.000256 2048 80 936 75360 7.06102 112.023 209.828 328.959 329.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 0.000512 2048 130 744 35328 3.57597 76.3173 104.703 184.65 184.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1320 6.4e-05 1024 390 528 241664 30.2245 13.5107 213.26 418.044 675.23 675.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 3.2e-05 4096 200 2640 587264 153.93 119.474 9157.66 3554.89 12986.2 12986.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1180 0.000512 512 240 552 32768 1.1591 0.833536 14.1091 26.3436 42.5447 42.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 600 0.000256 1024 120 1248 54272 6.16682 3.40992 105.582 104.757 220.046 220.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 3.2e-05 4096 210 2400 518144 231.17 132.201 7826.59 3925.87 12116.1 12116.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1000 0.001024 512 330 336 12288 0.611712 0.355712 3.23264 12.9476 17.2486 17.3434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1950 0.000256 2048 380 1224 71040 7.05798 204.362 209.453 420.916 420.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1340 0.000256 4096 420 12552 61440 11.4813 13.9261 3669.93 418.521 4113.94 4114.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1470 0.000256 2048 80 936 75392 7.05949 165.929 209.562 382.595 382.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 0.000512 2048 130 744 35072 3.55533 56.7562 104.374 164.738 164.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1320 6.4e-05 1024 390 528 237568 30.7635 13.4963 141.023 418.31 603.786 603.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 3.2e-05 4096 200 2640 586752 153.776 119.536 6224.42 3559.79 10057.7 10057.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1180 0.000512 512 240 552 31744 1.14483 0.811008 9.44451 25.7451 37.2447 37.3356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 600 0.000256 1024 120 1248 53248 6.21699 3.41162 70.4896 104.962 185.208 185.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 3.2e-05 4096 210 2400 518144 231.075 132.218 5329.06 3928.18 9620.8 9621.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1000 0.001024 512 330 336 11264 0.609792 0.348192 2.14317 12.6929 15.8921 15.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1950 0.000256 2048 380 1224 70912 7.05126 137.951 209.498 354.545 354.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1340 0.000256 4096 420 12552 61440 11.4827 13.9384 2504.97 419.302 2949.77 2949.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1470 0.000256 2048 80 936 75264 7.04922 111.968 209.602 328.663 328.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 0.000512 2048 130 750 35488 3.58726 66.5169 104.955 175.11 175.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1320 6.4e-05 1024 390 550 245760 29.9449 13.4945 322.384 419.494 785.507 785.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1690 3.2e-05 4096 200 2625 587648 153.622 119.427 7488.97 3555.01 11317.3 11317.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1180 0.000512 512 240 550 32896 1.14976 0.82768 11.182 26.2811 39.5426 39.6349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 600 0.000256 1024 120 1250 54784 6.16064 3.412 86.2439 104.986 200.938 201.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1040 3.2e-05 4096 210 2400 519680 229.797 131.959 6685.15 3919.91 10967.1 10967.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1000 0.001024 512 330 350 12800 0.619712 0.361408 2.8152 13.2275 17.1214 17.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1950 0.000256 2048 380 1225 71232 7.11462 166.726 209.745 383.63 383.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1340 0.000256 4096 420 12550 61760 11.5119 13.9428 3025.64 419.428 3470.6 3470.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1470 0.000256 2048 80 950 75520 7.05904 137.063 209.772 353.953 354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 0.000512 2048 130 750 35480 3.59014 61.4788 104.882 170.004 170.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1320 6.4e-05 1024 390 550 245760 30.0185 13.5276 162.818 419.069 625.631 625.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1690 3.2e-05 4096 200 2625 587680 154.696 119.738 6689.22 3572.53 10536.4 10536.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1180 0.000512 512 240 550 32800 1.15286 0.831712 10.027 26.2539 38.3683 38.4635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 600 0.000256 1024 120 1250 54720 6.20838 3.42202 76.9436 104.931 191.632 191.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 3.2e-05 4096 210 2400 519680 231.287 132.321 5769.25 3917.85 10051 10051.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1000 0.001024 512 330 350 12640 0.618656 0.362624 2.46685 13.1562 16.7051 16.8002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1950 0.000256 2048 380 1225 71240 7.05536 149.618 209.654 366.371 366.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1340 0.000256 4096 420 12550 61760 11.5778 13.9745 2711.98 419.193 3156.8 3156.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1470 0.000256 2048 80 950 75520 7.06534 123.656 209.66 340.427 340.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 0.000512 2048 130 750 35440 3.58605 40.5174 104.967 149.123 149.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1320 6.4e-05 1024 390 550 245760 30.0601 13.5141 268.609 419.461 731.833 731.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1690 3.2e-05 4096 200 2625 587200 154.145 119.612 4311.16 3555.46 8140.61 8140.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1180 0.000512 512 240 550 32640 1.15242 0.827392 6.60182 26.1862 34.8721 34.9655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 600 0.000256 1024 120 1250 53760 6.14963 3.39142 49.2983 104.2 163.178 163.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1040 3.2e-05 4096 210 2400 519040 230.675 132.174 3989.07 3921.39 8273.58 8273.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1000 0.001024 512 330 350 12480 0.61792 0.366592 1.75069 13.0888 15.9222 16.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1950 0.000256 2048 380 1225 71200 7.05219 96.555 209.816 313.467 313.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1340 0.000256 4096 420 12550 61600 11.5077 13.9438 1742.48 418.874 2186.89 2186.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1470 0.000256 2048 80 950 75440 7.0703 79.3743 209.715 296.219 296.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 0.000512 2048 130 750 35472 3.59536 65.2165 104.97 173.833 173.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1320 6.4e-05 1024 390 550 245760 29.8913 13.5058 172.673 418.716 634.972 635.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1690 3.2e-05 4096 200 2625 587520 154.149 119.571 7119.76 3574.16 10967.9 10968.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1180 0.000512 512 240 550 32832 1.15581 0.829728 10.7644 26.3399 39.1924 39.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 600 0.000256 1024 120 1250 54528 6.16458 3.41402 82.0092 104.85 196.568 196.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 3.2e-05 4096 210 2400 519552 230.404 132.1 6154.86 3919.85 10437.5 10437.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1000 0.001024 512 330 350 12672 0.616576 0.36224 2.63066 13.194 16.9038 16.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1950 0.000256 2048 380 1225 71232 7.07133 159.738 209.815 376.668 376.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1340 0.000256 4096 420 12550 61728 11.5158 13.9549 2893.16 419.489 3338.19 3338.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1470 0.000256 2048 80 950 75504 7.12928 131.4 209.979 348.554 348.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 0.000512 2048 130 750 35424 3.59219 44.1617 104.873 152.678 152.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1320 6.4e-05 1024 390 550 242688 29.9172 13.4492 109.416 416.337 569.325 569.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1690 3.2e-05 4096 200 2625 587520 153.701 119.459 4604.35 3571.31 8449.04 8449.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1180 0.000512 512 240 550 32640 1.15635 0.829536 7.00477 26.2196 35.3091 35.4032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 600 0.000256 1024 120 1250 53760 6.14109 3.39994 52.4606 104.297 166.43 166.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 3.2e-05 4096 210 2400 519168 229.783 131.92 3970.07 3914.57 8246.63 8246.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1000 0.001024 512 330 350 12288 0.618784 0.36896 1.70986 13.088 15.8844 15.9787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1950 0.000256 2048 380 1225 71136 21.623 103.098 209.485 334.251 334.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1340 0.000256 4096 420 12550 61632 11.4899 13.9387 1867.37 418.736 2311.61 2311.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1470 0.000256 2048 80 950 75456 7.08234 84.7752 209.605 301.507 301.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 0.000512 2048 130 750 35448 3.5856 68.2942 104.825 176.758 176.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1320 6.4e-05 1024 390 550 245504 29.9649 13.5191 185.361 418.339 647.383 647.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 3.2e-05 4096 200 2625 587328 154.247 119.722 7649.28 3571.65 11495.1 11495.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1180 0.000512 512 240 550 32928 1.16086 0.833376 11.7225 26.322 40.1431 40.2372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 600 0.000256 1024 120 1250 54656 6.17731 3.41606 87.6134 104.757 202.093 202.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 3.2e-05 4096 210 2400 519232 230.948 132.232 6591.92 3915.12 10870.5 10870.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1000 0.001024 512 330 350 12544 0.616896 0.360448 2.82864 13.1006 17.0031 17.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1950 0.000256 2048 380 1225 71176 7.05331 170.019 209.491 386.607 386.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1340 0.000256 4096 420 12550 61712 11.5473 13.9818 3094.61 419.126 3539.35 3539.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1470 0.000256 2048 80 950 75488 7.06813 139.893 209.581 356.586 356.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 0.000512 2048 130 750 35392 3.58179 45.8711 104.823 154.328 154.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1320 6.4e-05 1024 390 550 243712 30.1239 13.5059 118.524 418.407 580.754 580.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1690 3.2e-05 4096 200 2625 586880 154.144 119.652 4846.6 3572.05 8692.66 8692.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1180 0.000512 512 240 550 32256 1.15037 0.823296 7.39885 26.0611 35.5316 35.6265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 600 0.000256 1024 120 1250 54656 6.1568 3.41203 56.0645 104.83 170.597 170.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 3.2e-05 4096 210 2400 518784 230.717 132.216 4165.58 3918.32 8447.1 8447.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1000 0.001024 512 330 350 12544 0.618624 0.360608 1.89498 13.1423 16.1148 16.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1950 0.000256 2048 380 1225 71120 7.04922 108.168 209.486 324.745 324.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1340 0.000256 4096 420 12550 61600 11.5113 13.9531 1946.34 418.951 2390.83 2390.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1470 0.000256 2048 80 950 75376 7.0751 88.7624 209.42 305.303 305.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 0.000512 2048 130 750 35456 3.58883 70.5529 104.87 179.066 179.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1320 6.4e-05 1024 390 550 243712 29.9947 13.4864 192.217 417.653 653.547 653.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 3.2e-05 4096 200 2625 587520 154.085 119.516 7936.47 3553.07 11763.4 11763.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1180 0.000512 512 240 550 32768 1.15485 0.830784 12.0531 26.2826 40.423 40.5224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 600 0.000256 1024 120 1250 54272 6.15971 3.40582 90.7331 104.607 205.037 205.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 3.2e-05 4096 210 2400 519168 230.333 132.021 6822.73 3916.91 11102.3 11102.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1000 0.001024 512 330 350 12800 0.623744 0.363968 2.97306 13.2372 17.2981 17.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1950 0.000256 2048 380 1225 71168 7.06765 177.727 209.484 394.325 394.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1340 0.000256 4096 420 12550 61568 11.4916 13.9391 3095.28 418.562 3539.35 3539.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1470 0.000256 2048 80 950 75456 7.07424 146.164 209.512 362.795 362.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 0.000512 2048 130 750 35328 3.58022 49.695 104.798 158.129 158.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1320 6.4e-05 1024 390 550 241664 30.2587 13.4881 127.687 418.128 589.754 589.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 3.2e-05 4096 200 2625 587264 154.005 119.461 5301.61 3555.67 9130.97 9131.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1180 0.000512 512 240 550 32768 1.15872 0.831936 8.04944 26.349 36.4888 36.5814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 600 0.000256 1024 120 1250 54272 6.15856 3.41402 59.836 104.786 174.323 174.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 3.2e-05 4096 210 2400 519168 230.349 132.041 4535.74 3921.39 8819.8 8820.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1000 0.001024 512 330 350 12288 0.612032 0.356288 1.95894 12.9454 15.9702 16.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1950 0.000256 2048 380 1225 71040 7.0631 117.705 209.508 334.321 334.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1340 0.000256 4096 420 12550 61440 11.4768 13.9271 1955.1 418.719 2399.3 2399.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1470 0.000256 2048 80 950 75392 7.20691 96.3272 209.71 313.287 313.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 0.000512 2048 130 750 35424 3.5816 73.7382 104.804 182.178 182.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1320 6.4e-05 1024 390 550 244224 29.977 13.5066 202.163 417.319 663.166 663.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 3.2e-05 4096 200 2625 587232 154.576 119.746 8408.92 3565.43 12248.9 12249.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1180 0.000512 512 240 550 32832 1.1591 0.832064 12.8641 26.2647 41.2237 41.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 600 0.000256 1024 120 1250 54144 6.1759 3.41299 96.554 104.52 210.795 210.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 3.2e-05 4096 210 2400 518976 230.796 132.195 7252.63 3915.24 11531.2 11531.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1000 0.001024 512 330 350 12384 0.619488 0.362592 3.08685 13.1367 17.3091 17.4058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1950 0.000256 2048 380 1225 71208 7.05923 188.081 209.612 404.797 404.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1340 0.000256 4096 420 12550 61632 11.5466 13.9715 3421.75 419.121 3866.47 3866.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1470 0.000256 2048 80 950 75456 7.05082 154.901 209.534 371.531 371.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 0.000512 2048 130 750 35280 3.56861 56.8028 104.773 165.199 165.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1320 6.4e-05 1024 390 550 239616 30.0311 13.3838 143.551 414.685 601.836 601.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 3.2e-05 4096 200 2625 586944 153.951 119.622 5998.47 3572.96 9845.21 9845.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1180 0.000512 512 240 550 32256 1.15398 0.825344 9.19955 26.1396 37.4203 37.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 600 0.000256 1024 120 1250 52992 6.14272 3.3833 68.5137 103.932 182.096 182.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 3.2e-05 4096 210 2400 518400 230.667 132.194 5168.84 3922.48 9454.46 9454.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1000 0.001024 512 330 350 12096 0.614432 0.362496 2.27533 13.0012 16.3518 16.4454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1950 0.000256 2048 380 1225 71136 7.05302 135.137 209.795 352.029 352.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1340 0.000256 4096 420 12550 61344 11.4744 13.9447 2429.45 418.322 2873.27 2873.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1470 0.000256 2048 80 950 75312 7.05126 111.839 209.512 328.444 328.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 0.000512 2048 130 750 35440 3.58982 72.552 104.85 181.044 181.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1320 6.4e-05 1024 390 550 245760 29.9307 13.5136 198.389 418.979 661 661.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 3.2e-05 4096 200 2625 587200 154.024 119.608 8167.26 3564.77 12005.9 12006.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1180 0.000512 512 240 550 32640 1.15475 0.826944 12.4709 26.158 40.7072 40.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 600 0.000256 1024 120 1250 53760 6.1417 3.38739 93.2715 104.095 207.025 207.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 3.2e-05 4096 210 2400 519040 230.463 132.148 7039.04 3917.06 11319 11319.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1000 0.001024 512 330 350 12480 0.616608 0.360448 3.03978 13.0733 17.1902 17.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1950 0.000256 2048 380 1225 71200 7.05126 182.811 209.577 399.484 399.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1340 0.000256 4096 420 12550 61600 11.5047 13.9512 3309.73 418.495 3753.76 3753.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1470 0.000256 2048 80 950 75440 7.05171 151.008 209.476 367.579 367.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 0.000512 2048 130 750 35360 3.59357 54.4194 104.955 163.023 163.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1320 6.4e-05 1024 390 550 245760 29.8971 13.5025 140.68 419.509 603.787 603.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 3.2e-05 4096 200 2625 586880 153.526 119.513 5723.41 3575.84 9572.51 9572.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1180 0.000512 512 240 550 32000 1.14806 0.821248 8.72339 26.0215 36.8146 36.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 600 0.000256 1024 120 1250 52480 6.11971 3.37002 64.4255 103.438 177.48 177.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 3.2e-05 4096 210 2400 518400 230.666 132.153 4928.88 3925.32 9217.3 9217.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1000 0.001024 512 330 350 12160 0.620544 0.366592 2.16218 13.1417 16.39 16.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1950 0.000256 2048 380 1225 71040 7.04621 128.806 209.572 345.469 345.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1340 0.000256 4096 420 12550 61440 11.465 13.9327 2306.87 418.507 2750.85 2750.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1470 0.000256 2048 80 950 75360 7.06269 106.267 209.691 323.066 323.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 0.000512 2048 130 750 35424 3.59008 84.421 104.957 193.021 193.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1320 6.4e-05 1024 390 550 242688 29.8756 13.441 240.698 416.68 700.882 701.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 3.2e-05 4096 200 2625 587520 153.64 119.452 9933.5 3555.14 13762 13762.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1180 0.000512 512 240 550 32640 1.15181 0.827392 15.2788 26.2354 43.5937 43.6891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 600 0.000256 1024 120 1250 53760 6.13936 3.40294 113.547 104.385 227.598 227.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 3.2e-05 4096 210 2400 519168 229.502 131.918 8554.94 3917.77 12834.4 12834.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1000 0.001024 512 330 350 12288 0.61616 0.360608 3.60704 13.0979 17.7792 17.8717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1950 0.000256 2048 380 1225 71136 7.08054 222.403 209.662 439.19 439.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1340 0.000256 4096 420 12550 61632 11.484 13.9366 4008.66 419.091 4453.25 4453.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1470 0.000256 2048 80 950 75456 7.11885 183.328 209.781 400.27 400.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 0.000512 2048 130 750 35328 3.5911 59.5868 104.87 168.1 168.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1320 6.4e-05 1024 390 550 239616 29.754 13.5117 158.824 412.347 614.626 614.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 3.2e-05 4096 200 2625 586752 153.891 119.486 6691.77 3553.02 10518.4 10518.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1180 0.000512 512 240 550 32256 1.14893 0.817152 10.296 26.0215 38.3815 38.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 600 0.000256 1024 120 1250 52224 6.1417 3.37184 74.4231 103.397 187.465 187.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 3.2e-05 4096 210 2400 517632 230.268 131.961 5755.17 3915.47 10033.2 10033.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1000 0.001024 512 330 350 12288 0.620352 0.361472 2.53398 13.152 16.7645 16.8608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1950 0.000256 2048 380 1225 71040 7.04307 149.571 209.486 366.143 366.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1340 0.000256 4096 420 12550 61056 11.4641 13.9136 2679.54 417.197 3122.19 3122.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1470 0.000256 2048 80 950 75264 7.04925 123.333 209.347 339.774 339.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 0.000512 2048 130 750 35400 3.58134 84.4012 104.901 192.937 192.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1320 6.4e-05 1024 390 550 243200 29.9882 13.4777 239.882 416.85 700.392 700.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 3.2e-05 4096 200 2625 587200 154.805 119.872 9990.17 3557.13 13822.2 13822.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1180 0.000512 512 240 550 32800 1.16186 0.83024 15.4681 26.2497 43.8086 43.9053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 600 0.000256 1024 120 1250 53600 6.19725 3.412 113.201 104.438 227.382 227.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 3.2e-05 4096 210 2400 519200 231.312 132.35 8616.11 3922.03 12902.1 12902.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1000 0.001024 512 330 350 12400 0.618208 0.359904 3.67923 13.0965 17.8525 17.9483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1950 0.000256 2048 380 1225 71100 7.07414 222.751 209.577 439.447 439.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1340 0.000256 4096 420 12550 61600 11.5651 13.9738 4032.5 419.36 4477.47 4477.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1470 0.000256 2048 80 950 75400 7.05523 183.412 209.635 400.146 400.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 0.000512 2048 130 750 35200 3.56557 62.1855 104.65 170.453 170.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1320 6.4e-05 1024 390 550 236800 30.1851 13.3519 158.429 412.744 614.906 615.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 3.2e-05 4096 200 2625 587200 154.608 119.851 6692.27 3558.51 10525.5 10525.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1180 0.000512 512 240 550 32000 1.15507 0.819616 10.2164 26.0531 38.3458 38.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 600 0.000256 1024 120 1250 52800 6.13747 3.37843 75.0457 103.506 188.197 188.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 3.2e-05 4096 210 2400 518400 231.086 132.189 5765.12 3919.24 10047.9 10048.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1000 0.001024 512 330 350 12000 0.626688 0.36864 2.49578 13.1678 16.7574 16.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1950 0.000256 2048 380 1225 71000 7.04922 149.268 209.598 365.959 366.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1340 0.000256 4096 420 12550 61200 11.5094 13.9366 2684.69 417.804 3128.02 3128.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1470 0.000256 2048 80 950 75200 7.044 122.504 209.394 338.987 339.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 0.000512 2048 130 750 35392 3.57626 79.0957 104.844 187.569 187.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1320 6.4e-05 1024 390 550 243712 30.1203 13.5744 234.494 418.47 696.846 696.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 3.2e-05 4096 200 2625 586880 154.016 119.662 9614.64 3569.81 13458.3 13458.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1180 0.000512 512 240 550 32256 1.14893 0.8224 14.6951 26.0579 42.8235 42.9165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 600 0.000256 1024 120 1250 54656 6.16038 3.41558 112.297 104.847 226.851 226.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 3.2e-05 4096 210 2400 518784 230.638 132.194 8286.81 3918.71 12568.6 12568.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1000 0.001024 512 330 350 12544 0.617312 0.362112 3.66592 13.1382 17.8854 17.9777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1950 0.000256 2048 380 1225 71120 7.05702 216.028 209.516 432.645 432.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1340 0.000256 4096 420 12550 61600 11.4858 13.9489 3886.82 418.875 4331.21 4331.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1470 0.000256 2048 80 950 75376 7.06154 177.718 209.459 394.284 394.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 0.000512 2048 130 750 35168 3.56931 58.0372 104.616 166.277 166.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1320 6.4e-05 1024 390 550 236544 30.2399 13.3532 150.514 414.094 608.393 608.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 3.2e-05 4096 200 2625 586880 153.609 119.528 6293.95 3557.02 10124.3 10124.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1180 0.000512 512 240 550 32256 1.15469 0.825568 9.67277 26.1588 37.9075 38.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 600 0.000256 1024 120 1250 53760 6.10736 3.37686 72.4842 103.868 185.968 186.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 3.2e-05 4096 210 2400 517888 229.901 131.904 5413.17 3917.73 9692.99 9693.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1000 0.001024 512 330 350 11648 0.6144 0.360448 2.19478 12.9251 16.1933 16.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1950 0.000256 2048 380 1225 71008 7.04717 141.543 209.658 358.294 358.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1340 0.000256 4096 420 12550 60928 11.4503 13.9061 2513.84 417.367 2956.64 2956.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1470 0.000256 2048 80 950 75264 7.05549 116.287 209.598 332.986 333.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 0.000512 2048 130 750 35400 3.58611 78.2571 104.87 186.765 186.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1320 6.4e-05 1024 390 550 241920 30.2825 13.5107 226.324 417.384 687.69 687.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 3.2e-05 4096 200 2625 587040 154.269 119.688 9299.16 3551.63 13125 13125.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1180 0.000512 512 240 550 32640 1.16144 0.82944 14.2591 26.2945 42.6468 42.7442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 600 0.000256 1024 120 1250 53760 6.20064 3.41402 106.829 104.586 221.156 221.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 3.2e-05 4096 210 2400 518400 230.901 132.171 8006.48 3914.83 12284.6 12284.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1000 0.001024 512 330 350 12480 0.61792 0.362688 3.48006 13.101 17.6596 17.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1950 0.000256 2048 380 1225 71160 7.05946 209.199 209.619 425.921 425.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1340 0.000256 4096 420 12550 61680 11.5528 13.9672 3761.77 419.125 4206.49 4206.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1470 0.000256 2048 80 950 75360 7.06806 171.773 209.407 388.289 388.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 0.000512 2048 130 750 35280 3.58765 58.6187 104.941 167.199 167.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1320 6.4e-05 1024 390 550 238080 29.9707 13.3345 147.002 412.685 603.181 603.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 3.2e-05 4096 200 2625 586560 154 119.559 6199.08 3552.87 10025.7 10025.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1180 0.000512 512 240 550 31680 1.16125 0.821984 9.44666 26.0703 37.5994 37.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 600 0.000256 1024 120 1250 51840 6.16957 3.37728 68.9733 103.536 182.182 182.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 3.2e-05 4096 210 2400 518400 230.759 132.224 5342.04 3918.87 9624.17 9624.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1000 0.001024 512 330 350 12480 0.622912 0.366592 2.32112 13.1899 16.6037 16.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1950 0.000256 2048 380 1225 71040 7.05274 139.951 209.755 356.801 356.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1340 0.000256 4096 420 12550 61440 11.4927 13.9473 2507.57 418.76 2951.84 2951.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1470 0.000256 2048 80 950 75120 7.03898 114.373 209.23 330.685 330.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 0.000512 2048 130 750 35328 3.57517 78.0145 104.708 186.35 186.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1320 6.4e-05 1024 390 550 241664 30.252 13.484 216.116 417.811 677.852 678.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 3.2e-05 4096 200 2625 587264 153.965 119.48 8918.39 3552.82 12744.9 12745.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1180 0.000512 512 240 550 32768 1.16016 0.831232 13.7994 26.3273 42.2217 42.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 600 0.000256 1024 120 1250 54272 6.16362 3.40787 103.064 104.698 217.465 217.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 3.2e-05 4096 210 2400 519168 230.293 132.017 7681.99 3918.28 11962.8 11963.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1000 0.001024 512 330 350 12288 0.608256 0.356352 3.32371 12.9407 17.3298 17.4244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1950 0.000256 2048 380 1225 71040 7.04531 199.11 209.347 415.546 415.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1340 0.000256 4096 420 12550 61440 11.483 13.9244 3587.41 418.283 4031.17 4031.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1470 0.000256 2048 80 950 75392 7.07994 163.979 209.546 380.649 380.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 0.000512 2048 130 750 35072 3.56669 57.5027 104.349 165.47 165.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1320 6.4e-05 1024 390 550 237568 30.7708 13.4892 148.692 417.902 611.043 611.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 3.2e-05 4096 200 2625 586752 153.812 119.546 6358.71 3556.4 10188.7 10188.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1180 0.000512 512 240 550 31744 1.14278 0.811008 9.70502 25.7225 37.4787 37.5752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 600 0.000256 1024 120 1250 53248 6.21219 3.40944 72.0768 104.86 186.686 186.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 3.2e-05 4096 210 2400 518144 231.14 132.204 5486.28 3924.54 9774.44 9774.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1000 0.001024 512 330 350 11264 0.6072 0.349696 2.25888 12.6788 15.9929 16.0905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1950 0.000256 2048 380 1225 70912 7.05331 141.74 209.315 358.15 358.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1340 0.000256 4096 420 12550 61440 11.4973 13.9342 2575.33 418.895 3019.73 3019.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1470 0.000256 2048 80 950 75264 7.0496 116.399 209.514 333.005 333.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 0.000512 2048 130 736 35552 3.59357 59.05 104.878 167.573 167.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1320 6.4e-05 1024 390 544 241664 30.4475 13.5017 258.255 419.04 721.431 721.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1690 3.2e-05 4096 200 2624 587648 153.666 119.422 6546.43 3552.39 10372.1 10372.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1180 0.000512 512 240 544 32640 1.15622 0.829952 9.72621 26.2628 38.0737 38.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 600 0.000256 1024 120 1248 54016 6.18947 3.41594 74.2772 104.912 188.925 189.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1040 3.2e-05 4096 210 2400 519936 229.594 131.876 5806.27 3915.97 10084 10084.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1000 0.001024 512 330 352 12800 0.619104 0.364544 2.48154 13.2208 16.7831 16.8779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1950 0.000256 2048 380 1216 71296 7.06838 145.609 209.638 362.362 362.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1340 0.000256 4096 420 12544 61696 11.5005 13.9416 2637.71 419.223 3082.45 3082.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1470 0.000256 2048 80 928 75584 7.05795 117.467 209.635 334.205 334.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1130 0.000512 2048 130 736 35520 3.59014 38.8043 104.95 147.395 147.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1320 6.4e-05 1024 390 544 239616 30.6028 13.4857 250.413 418.01 712.699 712.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1690 3.2e-05 4096 200 2624 587520 154.751 119.484 10488 3556.01 14318.5 14318.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1180 0.000512 512 240 544 32512 1.15594 0.833056 6.38886 26.3048 34.7836 34.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 600 0.000256 1024 120 1248 53760 6.18304 3.4064 48.1318 104.685 162.534 162.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1040 3.2e-05 4096 210 2400 519680 229.943 131.921 3884.89 3917.52 8164.54 8164.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1000 0.001024 512 330 352 12800 0.623744 0.367328 1.73955 13.252 16.0813 16.1752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1950 0.000256 2048 380 1216 71232 7.06282 93.4688 209.699 310.274 310.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1340 0.000256 4096 420 12544 61568 11.4958 13.9366 1694.21 418.913 2138.63 2138.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1470 0.000256 2048 80 928 75520 7.08301 75.5586 209.708 292.392 292.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 0.000512 2048 130 736 35560 3.58614 60.9099 105.006 169.556 169.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1320 6.4e-05 1024 390 544 241920 30.4335 13.5318 158.987 419.4 622.546 622.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1690 3.2e-05 4096 200 2624 587680 154.66 119.772 6657.33 3574.4 10506.4 10506.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1180 0.000512 512 240 544 32640 1.15632 0.831488 10.0106 26.266 38.3644 38.4594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 600 0.000256 1024 120 1248 54080 6.2209 3.42832 76.2778 105.009 191.067 191.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 3.2e-05 4096 210 2400 520000 230.862 132.261 5740.36 3919.46 10023.2 10023.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1000 0.001024 512 330 352 12800 0.619072 0.363328 2.51843 13.1668 16.7694 16.8632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1950 0.000256 2048 380 1216 71280 7.14874 148.031 209.791 365.012 365.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1340 0.000256 4096 420 12544 61680 11.5712 13.9777 2699.81 419.52 3144.95 3145.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1470 0.000256 2048 80 928 75560 7.11475 119.565 209.768 336.49 336.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 0.000512 2048 130 736 35520 3.59219 40.5742 104.903 149.125 149.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1320 6.4e-05 1024 390 544 240640 30.647 13.5176 261.428 419.04 724.823 724.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1690 3.2e-05 4096 200 2624 587200 154.025 119.604 4283.57 3551.98 8109.41 8109.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1180 0.000512 512 240 544 32320 1.15939 0.82816 6.50458 26.1591 34.7521 34.8489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 600 0.000256 1024 120 1248 53120 6.17318 3.3904 48.4249 104.097 162.223 162.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 3.2e-05 4096 210 2400 519680 229.885 132.025 3684.07 3914.17 7960.42 7960.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1000 0.001024 512 330 352 12480 0.616544 0.365472 1.77174 13.0756 15.9328 16.0301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1950 0.000256 2048 380 1216 71200 7.11885 95.0347 209.477 311.674 311.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1340 0.000256 4096 420 12544 61440 11.4996 13.951 1728.89 418.461 2172.88 2172.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1470 0.000256 2048 80 928 75520 7.05725 76.9625 209.566 293.631 293.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 0.000512 2048 130 736 35520 3.58435 64.9656 104.824 173.425 173.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1320 6.4e-05 1024 390 544 241152 30.3757 13.5148 171.718 418.325 634.13 634.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 3.2e-05 4096 200 2624 587520 154.017 119.592 7199.69 3551.59 11025.1 11025.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1180 0.000512 512 240 544 32640 1.15933 0.832224 10.9589 26.3173 39.3689 39.4642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 600 0.000256 1024 120 1248 53760 6.1816 3.41091 82.2084 104.747 196.681 196.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 3.2e-05 4096 210 2400 519552 230.304 132.124 6208.48 3916.1 10487.3 10487.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1000 0.001024 512 330 352 12672 0.617984 0.362176 2.71098 13.1826 16.972 17.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1950 0.000256 2048 380 1216 71280 7.06352 160.291 209.695 377.091 377.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1340 0.000256 4096 420 12544 61632 11.5076 13.9575 2920.32 419.135 3365 3365.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1470 0.000256 2048 80 928 75552 7.14138 130.169 209.572 346.927 346.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 0.000512 2048 130 736 35424 3.57574 42.363 104.692 150.681 150.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1320 6.4e-05 1024 390 544 239616 30.2581 13.4492 110.52 416.33 570.746 570.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1690 3.2e-05 4096 200 2624 587520 153.639 119.458 4593.48 3551.93 8418.72 8418.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1180 0.000512 512 240 544 32256 1.15802 0.829792 7.11347 26.2149 35.4188 35.5177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 600 0.000256 1024 120 1248 52992 6.18381 3.40384 52.575 104.296 166.592 166.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 3.2e-05 4096 210 2400 519168 229.586 131.932 3955.63 3914.45 8231.87 8232.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1000 0.001024 512 330 352 12288 0.61872 0.366528 1.74419 13.0828 15.9111 16.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1950 0.000256 2048 380 1216 71232 7.06765 102.754 209.602 319.466 319.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1340 0.000256 4096 420 12544 61440 11.4681 13.9339 1852.85 418.73 2297.05 2297.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1470 0.000256 2048 80 928 75456 7.05619 83.3827 209.437 299.92 299.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 0.000512 2048 130 736 35504 3.57386 62.2942 104.888 170.807 170.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1320 6.4e-05 1024 390 544 240128 30.6151 13.5267 169.795 418.691 632.819 632.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 3.2e-05 4096 200 2624 587328 154.308 119.711 7074.46 3574.7 10923.4 10923.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1180 0.000512 512 240 544 32704 1.16269 0.833984 10.7968 26.3397 39.2344 39.3291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 600 0.000256 1024 120 1248 53760 6.21027 3.41773 81.1772 104.845 195.779 195.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 3.2e-05 4096 210 2400 519232 230.993 132.265 6088.02 3918.3 10369.9 10370.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1000 0.001024 512 330 352 12544 0.617696 0.361376 2.66621 13.1138 16.8589 16.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1950 0.000256 2048 380 1216 71232 7.04614 157.825 209.68 374.597 374.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1340 0.000256 4096 420 12544 61712 11.5665 13.9703 2862.65 419.48 3307.75 3307.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1470 0.000256 2048 80 928 75544 7.06048 127.892 209.747 344.746 344.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 0.000512 2048 130 736 35392 3.572 41.5217 104.653 149.804 149.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1320 6.4e-05 1024 390 544 240128 30.5404 13.5097 109.464 418.407 572.107 572.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 3.2e-05 4096 200 2624 586880 154.088 119.659 4557.1 3552.85 8383.92 8384.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1180 0.000512 512 240 544 32256 1.15456 0.822016 6.96253 26.0578 35.0951 35.1905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 600 0.000256 1024 120 1248 53760 6.20346 3.41408 52.1399 104.834 166.721 166.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 3.2e-05 4096 210 2400 518784 230.663 132.215 3909.74 3918.03 8190.93 8191.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1000 0.001024 512 330 352 12544 0.618432 0.36064 1.83229 13.1396 16.0524 16.1471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1950 0.000256 2048 380 1216 71120 7.04646 101.273 209.354 317.717 317.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1340 0.000256 4096 420 12544 61600 11.5057 13.9469 1832.26 418.828 2276.61 2276.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1470 0.000256 2048 80 928 75488 7.08922 81.7091 209.576 298.416 298.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 0.000512 2048 130 736 35280 3.56144 35.2687 104.497 143.379 143.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1320 6.4e-05 1024 390 544 236544 31.0481 13.5325 89.5309 418.475 552.777 552.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1690 3.2e-05 4096 200 2624 586656 154.476 119.685 3756.76 3571.42 7602.56 7602.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1180 0.000512 512 240 544 31584 1.16032 0.817056 5.75248 25.9416 33.7678 33.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 600 0.000256 1024 120 1248 53760 6.22541 3.42701 43.1827 104.906 157.868 157.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 3.2e-05 4096 210 2400 517440 231.383 132.273 3216.67 3916.12 7496.71 7496.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1000 0.001024 512 330 352 12096 0.611456 0.355328 1.5233 12.8781 15.4664 15.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1950 0.000256 2048 380 1216 71064 7.05379 83.2123 209.351 299.66 299.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1340 0.000256 4096 420 12544 61488 11.5637 13.9694 1507.19 419.113 1951.91 1951.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1470 0.000256 2048 80 928 75432 7.08813 67.2361 209.565 283.933 283.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 0.000512 2048 130 736 35520 3.5881 66.1176 104.835 174.596 174.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1320 6.4e-05 1024 390 544 239616 30.4622 13.4886 171.651 417.552 633.347 633.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 3.2e-05 4096 200 2624 587520 154.054 119.493 7254.84 3552.25 11080.9 11081.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1180 0.000512 512 240 544 32512 1.16122 0.830816 10.8705 26.2747 39.2418 39.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 600 0.000256 1024 120 1248 53760 6.19389 3.40909 81.4724 104.571 195.774 195.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 3.2e-05 4096 210 2400 519680 229.902 131.926 6217.19 3913.64 10492.9 10493.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1000 0.001024 512 330 352 12800 0.619328 0.364256 2.7537 13.2364 17.0718 17.1669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1950 0.000256 2048 380 1216 71232 7.05379 160.117 209.472 376.69 376.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1340 0.000256 4096 420 12544 61568 11.4852 13.9344 2775.35 418.588 3219.43 3219.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1470 0.000256 2048 80 928 75520 7.0697 129.071 209.478 345.662 345.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 0.000512 2048 130 736 35456 3.58714 45.6684 104.965 154.272 154.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1320 6.4e-05 1024 390 544 237568 30.7654 13.4865 115.393 418.133 577.973 578.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 3.2e-05 4096 200 2624 587264 153.977 119.472 4926.87 3575.03 8775.56 8775.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1180 0.000512 512 240 544 32256 1.16432 0.831456 7.31693 26.3461 35.7587 35.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 600 0.000256 1024 120 1248 53248 6.20384 3.40992 54.0089 104.784 168.536 168.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 3.2e-05 4096 210 2400 519168 230.356 132.039 4204.67 3921.32 8488.66 8488.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1000 0.001024 512 330 352 12288 0.610496 0.354496 1.88963 12.9507 15.9056 15.9983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1950 0.000256 2048 380 1216 71168 7.04768 107.774 209.721 324.585 324.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1340 0.000256 4096 420 12544 61440 11.4935 13.9298 1774.24 418.615 2218.35 2218.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1470 0.000256 2048 80 928 75392 7.05331 86.6181 209.553 303.267 303.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 0.000512 2048 130 736 35328 3.5785 38.4492 104.77 146.854 146.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1320 6.4e-05 1024 390 544 233472 30.5299 13.3219 94.8311 412.633 551.51 551.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1690 3.2e-05 4096 200 2624 586752 153.917 119.522 4058.13 3574.74 7906.52 7906.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1180 0.000512 512 240 544 31488 1.16314 0.8192 5.99949 26.0436 34.1236 34.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 600 0.000256 1024 120 1248 52224 6.1457 3.36896 44.3969 103.473 157.513 157.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 3.2e-05 4096 210 2400 517632 230.303 131.94 3456.11 3918.38 7737.01 7737.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1000 0.001024 512 330 352 12288 0.624544 0.36256 1.604 13.163 15.8537 15.9458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1950 0.000256 2048 380 1216 71040 7.05206 89.4239 209.501 306.022 306.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1340 0.000256 4096 420 12544 61056 11.451 13.9121 1474.3 417.608 1917.34 1917.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1470 0.000256 2048 80 928 75264 7.05907 72.0916 209.338 288.532 288.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 0.000512 2048 130 736 35496 3.57888 83.6173 104.918 192.167 192.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1320 6.4e-05 1024 390 544 239616 30.5347 13.5068 245.315 417.714 707.257 707.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 3.2e-05 4096 200 2624 587232 154.477 119.757 10161.1 3555.86 13991.5 13991.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1180 0.000512 512 240 544 32544 1.15958 0.828288 15.5778 26.2866 43.9531 44.0475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 600 0.000256 1024 120 1248 53568 6.19411 3.40957 116.577 104.624 230.931 231.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 3.2e-05 4096 210 2400 518976 230.735 132.204 8744.8 3918.83 13026.8 13027.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1000 0.001024 512 330 352 12672 0.617408 0.361984 3.85866 13.1478 18.0834 18.1781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1950 0.000256 2048 380 1216 71208 7.04922 227.501 209.677 444.273 444.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1340 0.000256 4096 420 12544 61632 11.5429 13.9785 4113.64 419.516 4558.75 4558.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1470 0.000256 2048 80 928 75528 7.07562 184.418 209.767 401.304 401.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 0.000512 2048 130 736 35424 3.58227 59.3705 104.897 167.901 167.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1320 6.4e-05 1024 390 544 235008 30.5918 13.3766 150.797 414.621 609.576 609.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 3.2e-05 4096 200 2624 586944 153.89 119.619 6510.99 3573.07 10357.8 10358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1180 0.000512 512 240 544 32256 1.15594 0.825344 10.1861 26.1341 38.4022 38.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 600 0.000256 1024 120 1248 52992 6.14944 3.38944 74.3071 103.921 187.898 188.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 3.2e-05 4096 210 2400 518400 230.681 132.203 5621.51 3921.87 9906.54 9906.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1000 0.001024 512 330 352 12096 0.613632 0.364544 2.44998 13.0009 16.5256 16.6214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1950 0.000256 2048 380 1216 71136 7.04717 144.749 209.629 361.468 361.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1340 0.000256 4096 420 12544 61344 11.4837 13.9383 2655.99 418.261 3099.75 3099.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1470 0.000256 2048 80 928 75456 7.04746 117.879 209.718 334.69 334.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 0.000512 2048 130 736 35208 3.55923 49.5616 104.517 157.689 157.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1320 6.4e-05 1024 390 544 235008 31.0877 13.5124 124.592 417.858 587.239 587.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 3.2e-05 4096 200 2624 586656 154.415 119.847 5311.28 3559.8 9145.56 9145.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1180 0.000512 512 240 544 31104 1.15306 0.811008 8.34992 25.8006 36.2139 36.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 600 0.000256 1024 120 1248 53568 6.2153 3.41811 62.6106 104.799 177.171 177.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 3.2e-05 4096 210 2400 518400 230.854 132.171 4617.15 3916.87 8897.31 8897.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1000 0.001024 512 330 352 12096 0.619904 0.359776 2.14701 13.0482 16.2718 16.3653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1950 0.000256 2048 380 1216 71064 7.05126 119.729 209.661 336.484 336.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1340 0.000256 4096 420 12544 61344 11.5301 13.9592 2177.8 418.693 2622.06 2622.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1470 0.000256 2048 80 928 75384 7.04966 97.4234 209.748 314.266 314.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 0.000512 2048 130 736 35520 3.59222 80.8322 104.975 189.454 189.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1320 6.4e-05 1024 390 544 240640 30.5534 13.5182 227.334 419.329 690.938 691.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 3.2e-05 4096 200 2624 587200 153.894 119.621 9551.48 3571.69 13396.9 13397.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1180 0.000512 512 240 544 32320 1.15814 0.828 14.6573 26.1779 42.9205 43.0143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 600 0.000256 1024 120 1248 53120 6.16227 3.39014 108.084 104.175 221.939 222.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 3.2e-05 4096 210 2400 519680 229.737 132.034 8234.35 3916.87 12513.3 12513.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1000 0.001024 512 330 352 12480 0.615008 0.360448 3.61872 13.0848 17.7795 17.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1950 0.000256 2048 380 1216 71200 7.05501 212.152 209.621 428.873 428.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1340 0.000256 4096 420 12544 61440 11.4877 13.9551 3851.84 418.754 4296.11 4296.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1470 0.000256 2048 80 928 75520 7.06112 172.059 209.711 388.875 388.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 0.000512 2048 130 736 35360 3.57674 60.1649 104.781 168.576 168.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1320 6.4e-05 1024 390 544 240640 30.4768 13.4987 154.235 419.512 617.909 618.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 3.2e-05 4096 200 2624 586880 153.533 119.538 6411.58 3557.76 10242.6 10242.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1180 0.000512 512 240 544 32000 1.14915 0.821248 9.772 26.022 37.8651 37.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 600 0.000256 1024 120 1248 52480 6.1216 3.36691 71.6468 103.439 184.702 184.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 3.2e-05 4096 210 2400 519680 229.56 131.949 5528.4 3918.4 9808.59 9808.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1000 0.001024 512 330 352 12160 0.623584 0.362464 2.48458 13.1412 16.7085 16.8079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1950 0.000256 2048 380 1216 71040 7.04541 141.869 209.442 358.402 358.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1340 0.000256 4096 420 12544 61120 11.4557 13.9319 2580.3 418.41 3024.18 3024.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1470 0.000256 2048 80 928 75360 7.05277 115.165 209.532 331.792 331.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 0.000512 2048 130 736 35280 3.57309 48.0686 104.79 156.487 156.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1320 6.4e-05 1024 390 544 230400 30.9106 13.3348 123.27 412.792 580.496 580.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 3.2e-05 4096 200 2624 586560 153.985 119.596 5411.24 3553.7 9238.73 9238.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1180 0.000512 512 240 544 31680 1.16045 0.819264 8.13062 26.0781 36.2884 36.3846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 600 0.000256 1024 120 1248 51840 6.17587 3.37715 59.7134 103.557 172.951 173.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 3.2e-05 4096 210 2400 518400 230.835 132.241 4665.55 3919.64 8948.54 8948.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1000 0.001024 512 330 352 12480 0.621152 0.36256 2.17654 13.1959 16.4545 16.5515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1950 0.000256 2048 380 1216 71040 7.06218 119.782 209.677 336.566 336.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1340 0.000256 4096 420 12544 60960 11.4979 13.942 2176.95 418.877 2621.34 2621.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1470 0.000256 2048 80 928 75360 7.05741 96.8651 209.772 313.738 313.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 0.000512 2048 130 736 35424 3.58019 74.46 104.693 182.786 182.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1320 6.4e-05 1024 390 544 239616 30.2276 13.7689 216.624 416.341 677.148 677.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 3.2e-05 4096 200 2624 587520 153.605 119.452 9025.67 3571.53 12870.5 12870.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1180 0.000512 512 240 544 32256 1.15674 0.827392 13.7887 26.2147 42.0877 42.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 600 0.000256 1024 120 1248 52992 6.17994 3.40378 102.66 104.303 216.673 216.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 3.2e-05 4096 210 2400 519168 229.533 131.931 7759.75 3932.84 12054.3 12054.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1000 0.001024 512 330 352 12288 0.616448 0.35968 3.34854 13.0856 17.5094 17.6036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1950 0.000256 2048 380 1216 71232 7.06506 201.767 209.617 418.492 418.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1340 0.000256 4096 420 12544 61440 11.4726 13.932 3637.09 418.744 4081.31 4081.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1470 0.000256 2048 80 928 75456 7.04848 163.268 209.444 379.802 379.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 0.000512 2048 130 736 35328 3.5727 55.2018 104.705 163.532 163.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1320 6.4e-05 1024 390 544 233472 30.5175 13.3165 137.013 412.393 593.428 593.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 3.2e-05 4096 200 2624 586752 153.852 119.496 5871.3 3553.61 9698.47 9698.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1180 0.000512 512 240 544 31488 1.16022 0.819136 8.92714 26.0239 37.0309 37.1249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 600 0.000256 1024 120 1248 52224 6.13878 3.37062 66.2033 103.409 179.249 179.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 3.2e-05 4096 210 2400 517632 230.26 131.948 5042.01 3926.74 9331.24 9331.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1000 0.001024 512 330 352 12288 0.624512 0.362368 2.28432 13.1539 16.525 16.6178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1950 0.000256 2048 380 1216 71040 7.09366 131.187 209.377 347.702 347.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1340 0.000256 4096 420 12544 61056 11.4688 13.9083 2357.84 430.193 2813.49 2813.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1470 0.000256 2048 80 928 75264 7.05741 106.553 209.215 322.867 322.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 0.000512 2048 130 736 35136 3.564 49.5123 104.435 157.563 157.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1320 6.4e-05 1024 390 544 230400 30.3467 13.2552 118.814 408.368 570.979 571.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 3.2e-05 4096 200 2624 586368 153.775 119.591 5073.57 3575.49 8922.64 8922.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1180 0.000512 512 240 544 31104 1.15238 0.814112 7.70288 25.8289 35.5995 35.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 600 0.000256 1024 120 1248 50688 6.13926 3.34131 55.7696 102.497 167.872 167.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 3.2e-05 4096 210 2400 518400 230.389 132.094 4368.46 3920.7 8651.93 8652.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1000 0.001024 512 330 352 11520 0.603904 0.351584 2.06141 12.7026 15.8172 15.9168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1950 0.000256 2048 380 1216 70848 7.0496 113.56 209.1 329.753 329.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1340 0.000256 4096 420 12544 61056 11.4708 13.9288 2036.16 418.747 2480.38 2480.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1470 0.000256 2048 80 928 75168 7.04547 92.1457 209.191 308.43 308.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 0.000512 2048 130 736 35500 3.58387 76.4121 104.994 185.041 185.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1320 6.4e-05 1024 390 544 240000 30.3912 13.4801 213.597 416.858 674.522 674.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 3.2e-05 4096 200 2624 587200 154.8 119.883 8900.2 3576.51 12751.6 12751.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1180 0.000512 512 240 544 32400 1.16576 0.828576 13.8325 26.2499 42.1746 42.2707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 600 0.000256 1024 120 1248 53600 6.19638 3.41155 101.988 104.43 216.154 216.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 3.2e-05 4096 210 2400 519200 231.221 132.336 7652.18 3922.15 11938.2 11938.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1000 0.001024 512 330 352 12400 0.619232 0.362496 3.45008 13.0993 17.6297 17.7234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1950 0.000256 2048 380 1216 71200 7.12022 198.186 209.71 415.059 415.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1340 0.000256 4096 420 12544 61600 11.5753 13.9796 3594.89 419.372 4039.89 4039.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1470 0.000256 2048 80 928 75500 7.05594 160.463 209.754 377.318 377.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 0.000512 2048 130 736 35400 3.58195 57.1021 104.996 165.73 165.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1320 6.4e-05 1024 390 544 236800 30.1754 13.3573 145.303 412.691 601.72 601.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 3.2e-05 4096 200 2624 587200 154.573 119.842 6259.79 3558.12 10092.5 10092.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1180 0.000512 512 240 544 32000 1.15667 0.820096 9.62163 26.0478 37.7415 37.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 600 0.000256 1024 120 1248 52800 6.12845 3.37536 70.6003 103.492 183.725 183.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 3.2e-05 4096 210 2400 518400 231.106 132.162 5379.94 3918.88 9662.36 9662.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1000 0.001024 512 330 352 12000 0.625536 0.368 2.29613 13.1672 16.5546 16.6482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1950 0.000256 2048 380 1216 71000 7.04445 138.245 209.443 354.774 354.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1340 0.000256 4096 420 12544 61200 11.503 13.9374 2522.93 417.754 2966.2 2966.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1470 0.000256 2048 80 928 75400 7.06022 112.165 209.742 329.009 329.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 0.000512 2048 130 736 35100 3.55795 49.4076 104.457 157.476 157.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1320 6.4e-05 1024 390 544 230400 31.0231 13.3612 118.899 412.82 576.301 576.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 3.2e-05 4096 200 2624 585600 154.924 119.997 5140.07 3578.43 8993.64 8993.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1180 0.000512 512 240 544 31200 1.17494 0.824992 7.96349 26.1156 36.1773 36.2704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 600 0.000256 1024 120 1248 52800 6.1519 3.3833 59.0004 103.631 172.3 172.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 3.2e-05 4096 210 2400 518400 231.37 132.429 4453.21 3920.15 8737.43 8737.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1000 0.001024 512 330 352 12000 0.632384 0.364544 2.1569 13.235 16.4839 16.5773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1950 0.000256 2048 380 1216 70800 7.03898 114.551 209.177 330.81 330.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1340 0.000256 4096 420 12544 60600 11.5423 13.9323 2061.82 417.215 2504.59 2504.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1470 0.000256 2048 80 928 75300 7.06205 93.4052 209.752 310.263 310.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 0.000512 2048 130 736 35392 3.56915 72.9498 104.636 181.211 181.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1320 6.4e-05 1024 390 544 240128 30.522 13.5124 204.871 418.348 667.447 667.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 3.2e-05 4096 200 2624 586880 154.052 119.679 8709.14 3571.67 12554.8 12555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1180 0.000512 512 240 544 32256 1.1537 0.819936 13.3114 26.0521 41.4378 41.5329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 600 0.000256 1024 120 1248 53760 6.18992 3.41606 99.7367 104.815 214.29 214.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 3.2e-05 4096 210 2400 518784 230.642 132.197 7503.63 3917.52 11784.3 11784.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1000 0.001024 512 330 352 12544 0.61616 0.362496 3.4391 13.1377 17.6574 17.7525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1950 0.000256 2048 380 1216 71120 7.05078 194.245 209.318 410.658 410.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1340 0.000256 4096 420 12544 61600 11.5024 13.9649 3533.44 418.753 3977.74 3977.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1470 0.000256 2048 80 928 75488 7.05075 157.183 209.546 373.826 373.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 0.000512 2048 130 736 35168 3.55962 55.2405 104.362 163.22 163.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1320 6.4e-05 1024 390 544 236544 30.253 13.3509 141.14 413.827 598.764 598.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 3.2e-05 4096 200 2624 586880 153.585 119.519 6073.64 3554.64 9901.61 9901.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1180 0.000512 512 240 544 32256 1.1552 0.82672 9.4447 26.1363 37.6637 37.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 600 0.000256 1024 120 1248 51968 6.17955 3.37718 67.6139 103.795 181.097 181.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 3.2e-05 4096 210 2400 517888 229.861 131.943 5226.11 3928.59 9516.77 9517.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1000 0.001024 512 330 352 11648 0.617024 0.365792 2.28518 12.9228 16.2905 16.3858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1950 0.000256 2048 380 1216 71008 7.06128 135.295 209.386 351.784 351.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1340 0.000256 4096 420 12544 60928 11.454 13.9132 2441.99 417.084 2884.52 2884.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1470 0.000256 2048 80 928 75264 7.13971 109.505 209.308 325.998 326.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 0.000512 2048 130 736 34944 3.54147 47.1578 104.134 154.888 154.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1320 6.4e-05 1024 390 544 236544 30.9655 13.7042 117.643 419.056 581.564 581.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 3.2e-05 4096 200 2624 585984 153.809 119.57 4973.59 3553.32 8800.51 8800.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1180 0.000512 512 240 544 30912 1.14515 0.801312 7.59626 25.625 35.2676 35.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 600 0.000256 1024 120 1248 51072 6.05014 3.31302 55.0338 101.613 166.142 166.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 3.2e-05 4096 210 2400 516096 232.557 132.709 4268.18 3928.47 8562.2 8562.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1000 0.001024 512 330 352 12096 0.61728 0.358368 2.07587 13.0003 16.1499 16.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1950 0.000256 2048 380 1216 70896 7.05088 111.117 209.531 327.741 327.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1340 0.000256 4096 420 12544 60480 11.4434 13.8759 1986.96 416.771 2429.13 2429.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1470 0.000256 2048 80 928 75264 7.05392 90.071 209.746 306.916 306.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 0.000512 2048 130 736 35400 3.57581 74.8617 104.675 183.165 183.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1320 6.4e-05 1024 390 544 238080 30.7726 13.5291 199.067 417.316 660.878 661.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 3.2e-05 4096 200 2624 587040 154.292 119.697 8599.28 3570.49 12444 12444.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1180 0.000512 512 240 544 32640 1.16406 0.830432 13.1232 26.2922 41.5136 41.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 600 0.000256 1024 120 1248 53760 6.20378 3.41811 97.1124 104.57 211.432 211.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 3.2e-05 4096 210 2400 518400 230.94 132.216 7390.29 3914.05 11667.8 11668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1000 0.001024 512 330 352 12480 0.621888 0.36288 3.3409 13.1008 17.5246 17.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1950 0.000256 2048 380 1216 71160 7.05331 189.767 209.446 406.31 406.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1340 0.000256 4096 420 12544 61440 11.559 13.9717 3467.84 419.048 3912.5 3912.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1470 0.000256 2048 80 928 75480 7.10861 153.256 209.537 369.947 370.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 0.000512 2048 130 736 35280 3.57642 55.8729 104.787 164.29 164.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1320 6.4e-05 1024 390 544 230400 30.9076 13.3709 140.255 412.786 597.515 597.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 3.2e-05 4096 200 2624 586560 154.048 119.549 6053.76 3553.74 9881.31 9881.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1180 0.000512 512 240 544 31680 1.16342 0.819712 9.0776 26.2002 37.3639 37.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 600 0.000256 1024 120 1248 51840 6.17229 3.37606 67.6549 103.555 180.886 181.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 3.2e-05 4096 210 2400 518400 230.821 132.217 5213.82 3919.73 9496.87 9497.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1000 0.001024 512 330 352 12480 0.622592 0.366528 2.4815 13.1954 16.7642 16.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1950 0.000256 2048 380 1216 71040 7.05229 135.709 209.679 352.483 352.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1340 0.000256 4096 420 12544 60960 11.4957 13.953 2426.85 418.988 2871.37 2871.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1470 0.000256 2048 80 928 75360 7.05184 109.73 209.775 326.602 326.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 0.000512 2048 130 736 34920 3.53971 47.135 104.053 154.78 154.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1320 6.4e-05 1024 390 544 230400 31.7095 13.5083 115.589 417.724 578.733 578.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 3.2e-05 4096 200 2624 586080 154.32 119.648 5067.04 3549.05 8890.28 8890.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1180 0.000512 512 240 544 30240 1.14941 0.79872 7.4079 25.4913 34.9487 35.0432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 600 0.000256 1024 120 1248 51840 6.30442 3.42643 56.7453 104.905 171.514 171.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 3.2e-05 4096 210 2400 515520 231.464 132.138 4353.66 3912.06 8629.6 8629.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1000 0.001024 512 330 352 11520 0.621344 0.356352 2.02355 12.9409 16.0447 16.1382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1950 0.000256 2048 380 1216 70920 7.04755 112.491 209.475 329.059 329.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1340 0.000256 4096 420 12544 61200 11.5508 13.9735 2054.87 419.121 2499.6 2499.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1470 0.000256 2048 80 928 75240 7.06355 91.2389 209.567 307.915 307.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 0.000512 2048 130 736 35456 3.58899 73.2058 104.868 181.716 181.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1320 6.4e-05 1024 390 544 237568 30.7535 13.4835 202.189 417.746 664.357 664.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 3.2e-05 4096 200 2624 587264 153.978 119.479 8524.19 3552.27 12350.1 12350.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1180 0.000512 512 240 544 32256 1.16858 0.83168 12.9544 26.3251 41.3789 41.4737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 600 0.000256 1024 120 1248 53248 6.20349 3.40992 97.2549 104.68 211.673 211.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 3.2e-05 4096 210 2400 519168 230.32 132.037 7340.02 3917.6 11620.2 11620.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1000 0.001024 512 330 352 12288 0.610688 0.356384 3.22906 12.9422 17.2361 17.3303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1950 0.000256 2048 380 1216 71168 7.04976 190.585 209.526 407.206 407.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1340 0.000256 4096 420 12544 61440 11.4825 13.9299 3437.79 418.222 3881.49 3881.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1470 0.000256 2048 80 928 75392 7.05325 154.057 209.357 370.51 370.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 0.000512 2048 130 736 35328 3.59206 57.4714 104.95 166.067 166.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1320 6.4e-05 1024 390 544 237568 30.7536 13.4902 138.013 418.267 600.718 600.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 3.2e-05 4096 200 2624 586752 153.889 119.552 5778.3 3578.75 9630.71 9630.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1180 0.000512 512 240 544 30720 1.15261 0.810496 8.60672 25.7418 36.4127 36.5086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 600 0.000256 1024 120 1248 53248 6.21776 3.40992 66.606 104.939 181.3 181.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 3.2e-05 4096 210 2400 518144 231.152 132.217 4969.66 3927.82 9261.13 9261.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1000 0.001024 512 330 352 11264 0.608992 0.354688 2.21078 12.6907 15.9605 16.0568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1950 0.000256 2048 380 1216 70912 7.04512 128.934 209.355 345.377 345.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1340 0.000256 4096 420 12544 61440 11.4831 13.934 2334.76 419.252 2779.51 2779.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1470 0.000256 2048 80 928 75264 7.11443 104.581 209.53 321.27 321.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 0.000512 2048 130 736 34944 3.55398 47.212 104.178 154.995 155.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1320 6.4e-05 1024 390 544 233472 30.5547 13.3273 120.509 412.601 577.184 577.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 3.2e-05 4096 200 2624 585216 154.187 119.527 5296.09 3555.08 9125.1 9125.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1180 0.000512 512 240 544 30720 1.17501 0.825344 7.77997 26.1492 36.0328 36.1308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 600 0.000256 1024 120 1248 52224 6.15446 3.37914 59.3541 103.653 172.67 172.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 3.2e-05 4096 210 2400 516096 232.051 132.437 4555.82 3925.73 8846.31 8846.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1000 0.001024 512 330 352 10752 0.622176 0.353856 1.90038 12.7638 15.7373 15.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1950 0.000256 2048 380 1216 70656 7.02464 116.994 208.842 332.904 332.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1340 0.000256 4096 420 12544 60672 11.4668 13.9306 2118.67 418.219 2562.36 2562.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1470 0.000256 2048 80 928 74880 7.02474 94.9943 208.671 310.734 310.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 0.000512 2048 130 760 35456 3.59626 61.141 105.005 169.795 169.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1320 6.4e-05 1024 390 560 242688 30.3931 15.2274 278.929 419.38 744.116 744.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1690 3.2e-05 4096 200 2640 587136 153.782 119.508 6713.53 3558.14 10545.2 10545.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1180 0.000512 512 240 560 32640 1.15674 0.82944 10.1386 26.2818 38.5063 38.6015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 600 0.000256 1024 120 1240 54272 6.1847 3.41818 75.7644 105 190.5 190.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1040 3.2e-05 4096 210 2400 518400 230.955 132.153 5929.37 3927.17 10219.9 10220.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1000 0.001024 512 330 360 13440 0.613952 0.364544 2.69962 13.2314 17.007 17.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1950 0.000256 2048 380 1240 71168 7.06454 150.321 209.821 367.252 367.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1340 0.000256 4096 420 12560 61696 11.5036 13.9429 2688.43 419.596 3133.54 3133.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1470 0.000256 2048 80 960 75488 7.0553 123.594 209.781 340.474 340.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1130 0.000512 2048 130 760 35392 3.58224 41.4137 104.898 149.947 150.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1320 6.4e-05 1024 390 560 241664 30.3796 13.4984 265.123 417.958 727.149 727.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1690 3.2e-05 4096 200 2640 587008 154.266 119.615 4339.92 3558.5 8172.52 8172.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1180 0.000512 512 240 560 32512 1.16054 0.830912 6.63507 26.299 35.0233 35.1169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 600 0.000256 1024 120 1240 53760 6.18342 3.40582 48.5313 104.675 162.93 163.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1040 3.2e-05 4096 210 2400 518144 231.279 132.215 3966.27 3925.09 8255.11 8255.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1000 0.001024 512 330 360 13312 0.616704 0.371104 1.84416 13.2497 16.1806 16.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1950 0.000256 2048 380 1240 71104 7.05296 96.4342 209.687 313.218 313.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1340 0.000256 4096 420 12560 61568 11.4718 13.9364 1723.71 418.863 2168.06 2168.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1470 0.000256 2048 80 960 75456 7.06173 79.4073 209.733 296.261 296.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 0.000512 2048 130 760 35440 3.59014 67.2546 104.864 175.762 175.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1320 6.4e-05 1024 390 560 243200 30.3055 13.525 184.197 418.904 647.134 647.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1690 3.2e-05 4096 200 2640 587200 154.598 119.838 7614.87 3573.75 11463.3 11463.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1180 0.000512 512 240 560 32640 1.15904 0.82912 11.6129 26.2377 39.9418 40.0359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 600 0.000256 1024 120 1240 54080 6.22438 3.42899 86.1183 104.893 200.796 200.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 3.2e-05 4096 210 2400 518400 232.163 132.535 6535.96 3923.24 10824.2 10824.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1000 0.001024 512 330 360 13280 0.614048 0.361952 2.96848 13.1536 17.2006 17.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1950 0.000256 2048 380 1240 71160 7.06813 172.267 209.578 388.959 389.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1340 0.000256 4096 420 12560 61680 11.5572 13.982 3075.16 419.029 3519.81 3519.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1470 0.000256 2048 80 960 75480 7.06006 140.188 209.543 356.836 356.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 0.000512 2048 130 760 35360 3.58691 46.1005 104.795 154.538 154.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1320 6.4e-05 1024 390 560 243200 30.2256 13.5113 119.627 419.111 582.669 582.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1690 3.2e-05 4096 200 2640 586880 154.002 119.655 4805.12 3554.29 8633.3 8633.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1180 0.000512 512 240 560 32320 1.15997 0.827392 7.51674 26.1652 35.7653 35.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 600 0.000256 1024 120 1240 53120 6.16563 3.38739 54.376 104.118 168.173 168.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 3.2e-05 4096 210 2400 517760 231.552 132.421 4121.64 3925.28 8411.17 8411.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1000 0.001024 512 330 360 13120 0.612256 0.359616 2.04848 13.0768 16.1948 16.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1950 0.000256 2048 380 1240 71120 7.06317 108.655 209.664 325.424 325.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1340 0.000256 4096 420 12560 61440 11.4873 13.9484 1931.71 418.68 2375.9 2375.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1470 0.000256 2048 80 960 75440 7.05702 89.2591 209.623 305.983 306.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 0.000512 2048 130 760 35280 3.57376 38.1891 104.653 146.471 146.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1320 6.4e-05 1024 390 560 241920 30.3393 13.5045 302.687 417.327 764.052 764.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1690 3.2e-05 4096 200 2640 586560 154.263 119.803 3922.68 3573.01 7769.97 7770.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1180 0.000512 512 240 560 32640 1.16531 0.832544 6.25501 26.2908 34.6403 34.7361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 600 0.000256 1024 120 1240 53760 6.1999 3.41424 45.2639 104.569 159.588 159.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1040 3.2e-05 4096 210 2400 517440 231.79 132.335 3710.81 3919.17 7994.38 7994.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1000 0.001024 512 330 360 12960 0.616448 0.361568 1.80771 13.101 15.9806 16.0748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1950 0.000256 2048 380 1240 71040 7.05594 89.0876 209.486 305.673 305.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1340 0.000256 4096 420 12560 61440 11.5466 13.9708 1575.94 419.053 2020.58 2020.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1470 0.000256 2048 80 960 75360 7.05699 73.1498 209.444 289.695 289.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 0.000512 2048 130 760 35424 3.59021 63.9507 104.886 172.479 172.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1320 6.4e-05 1024 390 560 242688 30.2435 13.519 170.242 418.388 632.591 632.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 3.2e-05 4096 200 2640 586944 154.162 119.691 6975.61 3555.25 10804.9 10805.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1180 0.000512 512 240 560 32640 1.16298 0.832512 10.6257 26.317 39.0392 39.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 600 0.000256 1024 120 1240 54144 6.18298 3.41258 79.3455 104.765 193.834 193.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 3.2e-05 4096 210 2400 518016 231.666 132.415 5979.02 3924.92 10268.3 10268.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1000 0.001024 512 330 360 13440 0.61248 0.363008 2.82627 13.1912 17.0951 17.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1950 0.000256 2048 380 1240 71136 7.11728 157.222 209.623 374.009 374.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1340 0.000256 4096 420 12560 61632 11.5185 13.9573 2816.46 419.199 3261.21 3261.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1470 0.000256 2048 80 960 75456 7.09837 129.397 209.58 346.119 346.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 0.000512 2048 130 760 35328 3.58736 42.8781 104.834 151.353 151.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1320 6.4e-05 1024 390 560 239616 30.2652 13.4391 111.248 416.715 571.862 572.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1690 3.2e-05 4096 200 2640 586752 153.701 119.581 4545.2 3559.37 8378.08 8378.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1180 0.000512 512 240 560 32256 1.16048 0.828032 7.08349 26.2391 35.4102 35.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 600 0.000256 1024 120 1240 53760 6.14614 3.40173 51.9514 104.39 166.02 166.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 3.2e-05 4096 210 2400 517632 230.949 132.2 3894.58 3926.44 8184.44 8184.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1000 0.001024 512 330 360 13056 0.610784 0.359104 1.7881 13.0966 15.9484 16.0477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1950 0.000256 2048 380 1240 71040 7.06006 102.923 209.781 319.807 319.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1340 0.000256 4096 420 12560 61440 11.4668 13.9396 1826.17 419.132 2270.79 2270.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1470 0.000256 2048 80 960 75360 7.05126 84.6357 209.613 301.342 301.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 0.000512 2048 130 760 35280 3.57581 35.5983 104.838 144.068 144.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1320 6.4e-05 1024 390 560 239616 30.0572 13.6643 91.4987 414.716 550.133 550.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1690 3.2e-05 4096 200 2640 586368 154.035 119.676 3733.31 3564.27 7571.51 7571.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1180 0.000512 512 240 560 32256 1.15898 0.826016 5.95981 26.1427 34.1885 34.2857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 600 0.000256 1024 120 1240 52992 6.15322 3.3855 42.514 103.946 156.128 156.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 3.2e-05 4096 210 2400 517248 231.995 132.552 3205.37 3929.02 7499.21 7499.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1000 0.001024 512 330 360 12672 0.612384 0.356352 1.50614 13.004 15.5747 15.6713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1950 0.000256 2048 380 1240 70992 7.05114 85.2313 209.652 301.98 302.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1340 0.000256 4096 420 12560 61344 11.4872 13.9436 1504.27 418.348 1948.13 1948.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1470 0.000256 2048 80 960 75312 7.12032 69.5951 209.606 286.366 286.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 0.000512 2048 130 760 35392 3.57786 81.1694 104.815 189.614 189.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1320 6.4e-05 1024 390 560 241920 30.4022 13.5232 248.292 418.394 710.803 710.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 3.2e-05 4096 200 2640 586880 154.256 119.802 9967.41 3555.23 13796.9 13797.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1180 0.000512 512 240 560 32704 1.16394 0.833152 15.2926 26.3248 43.7162 43.8129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 600 0.000256 1024 120 1240 54208 6.19434 3.41866 115.444 104.776 229.957 230.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 3.2e-05 4096 210 2400 517888 232.13 132.421 8529.99 3922.73 12817.6 12817.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1000 0.001024 512 330 360 13216 0.610528 0.36096 3.87658 13.1092 18.055 18.1528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1950 0.000256 2048 380 1240 71120 7.05069 225.473 209.593 442.16 442.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1340 0.000256 4096 420 12560 61712 11.543 13.9653 3981.56 419.18 4426.32 4426.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1470 0.000256 2048 80 960 75432 7.05536 184.85 209.657 401.606 401.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 0.000512 2048 130 760 35280 3.57542 56.2545 104.737 164.619 164.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1320 6.4e-05 1024 390 560 240128 30.5221 13.51 154.354 418.759 617.332 617.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 3.2e-05 4096 200 2640 586432 154.067 119.712 6245.54 3568.05 10087.6 10087.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1180 0.000512 512 240 560 32256 1.1537 0.820864 9.8289 26.073 37.9785 38.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 600 0.000256 1024 120 1240 53760 6.19562 3.41254 71.683 104.918 186.339 186.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 3.2e-05 4096 210 2400 517888 231.378 132.329 5355.67 3926.16 9645.83 9646.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1000 0.001024 512 330 360 12992 0.613888 0.366272 2.49546 13.1502 16.7251 16.8181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1950 0.000256 2048 380 1240 71008 7.05123 141.983 209.586 358.664 358.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1340 0.000256 4096 420 12560 61600 11.5047 13.947 2511.69 419.167 2956.38 2956.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1470 0.000256 2048 80 960 75376 7.05267 116.419 209.676 333.191 333.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 0.000512 2048 130 760 35280 3.57763 48.0406 104.79 156.464 156.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1320 6.4e-05 1024 390 560 241920 30.4102 13.5326 127.262 418.437 589.831 589.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1690 3.2e-05 4096 200 2640 585984 154.523 119.845 5084.65 3555.48 8914.73 8914.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1180 0.000512 512 240 560 31584 1.15725 0.821088 7.9001 25.9401 35.9208 36.0162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 600 0.000256 1024 120 1240 53760 6.22237 3.42403 58.9302 104.897 173.608 173.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 3.2e-05 4096 210 2400 516096 232.523 132.534 4362.59 3922.95 8650.87 8651.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1000 0.001024 512 330 360 12768 0.609632 0.357632 2.1296 12.8778 16.0702 16.1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1950 0.000256 2048 380 1240 70896 7.05824 115.623 209.236 331.963 332.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1340 0.000256 4096 420 12560 61488 11.5419 13.974 2046.97 419.076 2491.64 2491.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1470 0.000256 2048 80 960 75264 7.04922 94.9483 209.328 311.368 311.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 0.000512 2048 130 760 35392 3.58083 78.3703 104.84 186.844 186.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1320 6.4e-05 1024 390 560 241664 30.238 13.4817 230.518 417.715 692.148 692.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 3.2e-05 4096 200 2640 587008 154.104 119.586 9246.51 3575.67 13096.1 13096.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1180 0.000512 512 240 560 32512 1.16262 0.830656 14.3202 26.2882 42.6999 42.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 600 0.000256 1024 120 1240 53760 6.17824 3.41034 106.084 104.607 220.412 220.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 3.2e-05 4096 210 2400 518144 231.113 132.179 7913.48 3922.89 12200 12200.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1000 0.001024 512 330 360 13312 0.61856 0.363232 3.6984 13.2399 18.0183 18.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1950 0.000256 2048 380 1240 71104 7.05434 209.245 209.565 425.909 425.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1340 0.000256 4096 420 12560 61568 11.4773 13.9387 3662.14 418.619 4106.26 4106.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1470 0.000256 2048 80 960 75456 7.06288 171.886 209.612 388.603 388.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 0.000512 2048 130 760 35328 3.58134 56.1815 104.91 164.726 164.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1320 6.4e-05 1024 390 560 241664 30.2455 13.484 145.892 418.09 607.898 608.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 3.2e-05 4096 200 2640 586752 154.052 119.563 5965.16 3558.1 9797.09 9797.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1180 0.000512 512 240 560 32256 1.16845 0.83328 9.23293 26.3445 37.6781 37.7737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 600 0.000256 1024 120 1240 53248 6.20867 3.41021 66.4281 104.768 180.945 181.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 3.2e-05 4096 210 2400 518144 231.24 132.204 5080.18 3926.41 9370.32 9370.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1000 0.001024 512 330 360 12800 0.608128 0.355552 2.42672 12.9461 16.4351 16.5356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1950 0.000256 2048 380 1240 71040 7.05965 133.334 209.713 350.152 350.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1340 0.000256 4096 420 12560 61440 11.4852 13.928 2226.66 418.572 2670.72 2670.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1470 0.000256 2048 80 960 75392 7.05834 109.447 209.762 326.311 326.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 0.000512 2048 130 760 35136 3.57104 45.5066 104.484 153.615 153.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1320 6.4e-05 1024 390 560 233472 30.5133 13.4328 114.532 412.338 571.011 571.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 3.2e-05 4096 200 2640 585984 154.072 119.64 4798.74 3557.06 8629.74 8629.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1180 0.000512 512 240 560 31488 1.15882 0.818464 7.47498 26.0219 35.5756 35.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 600 0.000256 1024 120 1240 52224 6.1497 3.37434 52.9769 103.394 166.027 166.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 3.2e-05 4096 210 2400 516096 231.854 132.406 4101.97 3923.86 8390.38 8390.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1000 0.001024 512 330 360 13056 0.615584 0.362368 2.0071 13.1519 16.238 16.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1950 0.000256 2048 380 1240 70848 7.04467 108.116 209.202 324.409 324.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1340 0.000256 4096 420 12560 61056 11.4644 13.9099 1833.1 417.194 2275.75 2275.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1470 0.000256 2048 80 960 75264 7.05402 89.1149 209.416 305.632 305.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 0.000512 2048 130 760 35352 3.57482 78.6412 104.828 187.098 187.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1320 6.4e-05 1024 390 560 241920 30.2582 13.4989 234.571 417.676 696.193 696.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 3.2e-05 4096 200 2640 586944 154.522 119.818 9470.66 3576.11 13321.3 13321.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1180 0.000512 512 240 560 32544 1.16291 0.82944 14.849 26.2882 43.2266 43.3229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 600 0.000256 1024 120 1240 53568 6.19309 3.41402 108.073 104.612 222.419 222.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 3.2e-05 4096 210 2400 517824 231.738 132.407 8112.15 3924.95 12401.5 12401.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1000 0.001024 512 330 360 13248 0.61296 0.361568 3.86803 13.152 18.0931 18.1888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1950 0.000256 2048 380 1240 71064 7.04806 214.519 209.63 431.242 431.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1340 0.000256 4096 420 12560 61632 11.5484 13.9759 3817.74 419.469 4262.81 4262.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1470 0.000256 2048 80 960 75456 7.05946 176.69 209.787 393.582 393.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 0.000512 2048 130 760 35280 3.57885 59.0028 104.738 167.374 167.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1320 6.4e-05 1024 390 560 239616 30.02 13.3818 151.999 414.337 609.935 610.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 3.2e-05 4096 200 2640 586368 154.032 119.697 6141.15 3554.53 9969.64 9969.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1180 0.000512 512 240 560 32256 1.15763 0.825344 9.63357 26.1171 37.8372 37.9396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 600 0.000256 1024 120 1240 52992 6.15082 3.38739 69.4637 103.853 182.989 183.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 3.2e-05 4096 210 2400 517248 232.022 132.559 5255.75 3925.43 9546.04 9546.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1000 0.001024 512 330 360 12672 0.610112 0.366592 2.38019 12.9904 16.4467 16.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1950 0.000256 2048 380 1240 70992 7.07888 139.124 209.451 355.698 355.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1340 0.000256 4096 420 12560 61344 11.479 13.9469 2462.06 417.966 2905.53 2905.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1470 0.000256 2048 80 960 75312 7.1168 114.364 209.418 330.943 331.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 0.000512 2048 130 760 35208 3.57968 51.8899 104.734 160.254 160.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1320 6.4e-05 1024 390 560 241920 30.2626 13.5325 135.092 417.513 596.593 596.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 3.2e-05 4096 200 2640 586656 154.472 119.848 5423.9 3556.77 9255.21 9255.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1180 0.000512 512 240 560 31104 1.15619 0.811008 8.27869 25.781 36.1305 36.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 600 0.000256 1024 120 1240 53568 6.22317 3.4152 62.3247 104.712 176.805 176.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 3.2e-05 4096 210 2400 516672 232.45 132.635 4645.98 3922.89 8934.24 8934.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1000 0.001024 512 330 360 12960 0.61248 0.359648 2.24781 13.0436 16.3629 16.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1950 0.000256 2048 380 1240 70848 7.05741 122.903 209.258 339.26 339.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1340 0.000256 4096 420 12560 61344 11.5296 13.9653 2180.23 418.35 2624.15 2624.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1470 0.000256 2048 80 960 75168 7.04538 100.965 209.219 317.274 317.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 0.000512 2048 130 760 35136 3.57581 46.7578 104.725 155.112 155.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1320 6.4e-05 1024 390 560 230400 30.3306 13.33 114.059 408.308 566.214 566.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 3.2e-05 4096 200 2640 586368 153.806 119.587 4848.66 3575.05 8697.32 8697.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1180 0.000512 512 240 560 31104 1.1512 0.8144 7.37232 25.8273 35.2626 35.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 600 0.000256 1024 120 1240 50688 6.1409 3.33962 53.1862 102.486 165.281 165.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 3.2e-05 4096 210 2400 516096 232.684 132.771 4149.41 3932.57 8447.7 8447.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1000 0.001024 512 330 360 11520 0.606368 0.349056 1.93962 12.6985 15.6926 15.7855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1950 0.000256 2048 380 1240 70848 7.09837 109.753 209.436 326.331 326.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1340 0.000256 4096 420 12560 61056 11.4813 13.9338 1947 418.71 2391.21 2391.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1470 0.000256 2048 80 960 75168 7.05741 90.7111 209.401 307.211 307.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 0.000512 2048 130 760 35360 3.5832 77.8855 104.866 186.387 186.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1320 6.4e-05 1024 390 560 243200 30.2366 13.5188 221.211 419.412 684.568 684.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 3.2e-05 4096 200 2640 586880 153.87 119.668 8898.2 3576.17 12748.1 12748.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1180 0.000512 512 240 560 32320 1.15491 0.823456 13.7883 26.1914 42.0644 42.1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 600 0.000256 1024 120 1240 53120 6.1648 3.39117 100.13 104.193 214.009 214.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 3.2e-05 4096 210 2400 517760 231.466 132.395 7612.99 3928.04 11905.2 11905.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1000 0.001024 512 330 360 13120 0.610304 0.359136 3.55546 13.0891 17.713 17.8074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1950 0.000256 2048 380 1240 71120 7.07174 200.968 209.802 417.886 417.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1340 0.000256 4096 420 12560 61440 11.4999 13.9449 3567 418.828 4011.35 4011.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1470 0.000256 2048 80 960 75440 7.0593 165.144 209.764 382.013 382.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 0.000512 2048 130 760 35200 3.57171 57.5918 104.583 165.798 165.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1320 6.4e-05 1024 390 560 240640 30.4971 13.5004 148.585 419.218 611.992 612.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 3.2e-05 4096 200 2640 586880 153.452 119.516 6090.32 3555.31 9918.82 9919.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1180 0.000512 512 240 560 32000 1.148 0.818048 9.47997 26.004 37.5508 37.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 600 0.000256 1024 120 1240 52480 6.11376 3.37069 67.9786 103.375 180.968 181.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 3.2e-05 4096 210 2400 517120 231.861 132.532 5209.31 3929.61 9503.58 9503.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1000 0.001024 512 330 360 12800 0.618176 0.3672 2.43347 13.1287 16.6494 16.7444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1950 0.000256 2048 380 1240 71040 7.09338 136.888 209.66 353.687 353.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1340 0.000256 4096 420 12560 61120 11.4692 13.9322 2439.32 418.11 2882.91 2882.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1470 0.000256 2048 80 960 75360 7.11408 112.879 209.621 329.656 329.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 0.000512 2048 130 760 35040 3.55811 50.5987 104.448 158.659 158.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1320 6.4e-05 1024 390 560 238080 29.9547 13.663 123.155 412.777 579.745 579.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 3.2e-05 4096 200 2640 585600 154.309 119.718 5074.05 3558.81 8907.1 8907.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1180 0.000512 512 240 560 31680 1.16086 0.8192 7.96403 26.0762 36.1226 36.2163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 600 0.000256 1024 120 1240 51840 6.16755 3.37648 56.7714 103.553 169.992 170.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 3.2e-05 4096 210 2400 516480 232.494 132.754 4361.78 3929.89 8657.19 8657.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1000 0.001024 512 330 360 12480 0.628992 0.363424 2.11715 13.1939 16.4003 16.4944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1950 0.000256 2048 380 1240 70800 7.05126 114.794 209.395 331.284 331.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1340 0.000256 4096 420 12560 60960 11.4893 13.9469 2037.78 418.869 2482.17 2482.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1470 0.000256 2048 80 960 75120 7.04458 94.7651 209.343 311.197 311.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 0.000512 2048 130 760 34880 3.55376 45.533 104.237 153.375 153.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1320 6.4e-05 1024 390 560 235520 30.2503 13.3867 118.205 412.909 574.94 575.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 3.2e-05 4096 200 2640 586240 154.169 119.694 5117.06 3582.33 8973.46 8973.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1180 0.000512 512 240 560 32000 1.15923 0.825024 7.82522 26.1327 36.0378 36.1317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 600 0.000256 1024 120 1240 51200 6.19603 3.37546 54.3436 103.664 167.707 167.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 3.2e-05 4096 210 2400 517120 232.255 132.628 4407.41 3934.14 8706.71 8706.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1000 0.001024 512 330 360 12800 0.622528 0.364544 2.16717 13.249 16.4994 16.5918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1950 0.000256 2048 380 1240 70720 7.09414 114.74 209.393 331.272 331.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1340 0.000256 4096 420 12560 60800 11.4618 13.916 2041.65 417.586 2484.7 2484.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1470 0.000256 2048 80 960 75200 7.05581 94.9719 209.789 311.858 311.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 0.000512 2048 130 760 35328 3.57786 74.9473 104.717 183.294 183.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1320 6.4e-05 1024 390 560 239616 30.2381 13.6561 204.27 416.242 664.601 664.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 3.2e-05 4096 200 2640 586752 153.734 119.584 8469.1 3586.29 12328.9 12329.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1180 0.000512 512 240 560 32256 1.16106 0.827424 13.0205 26.2133 41.3215 41.4147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 600 0.000256 1024 120 1240 53760 6.1393 3.40301 94.9001 104.273 208.842 208.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 3.2e-05 4096 210 2400 517632 230.877 132.216 7253 3921.98 11538.3 11538.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1000 0.001024 512 330 360 13056 0.610336 0.361216 3.2215 13.0847 17.3774 17.4718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1950 0.000256 2048 380 1240 71040 7.07888 189.466 209.414 406.002 406.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1340 0.000256 4096 420 12560 61440 11.4783 13.9323 3417.83 418.646 3861.96 3862.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1470 0.000256 2048 80 960 75360 7.05312 156.639 209.368 373.104 373.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 0.000512 2048 130 760 35136 3.56627 56.1866 105.48 165.284 165.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1320 6.4e-05 1024 390 560 233472 30.4904 14.8562 142.011 416.302 603.852 604.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 3.2e-05 4096 200 2640 585984 154.112 119.62 5971.32 3609.68 9854.96 9855.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1180 0.000512 512 240 560 31488 1.1609 0.819328 9.24746 26.2722 37.601 37.6984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 600 0.000256 1024 120 1240 52224 6.14742 3.37101 66.5524 104.39 180.59 180.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 3.2e-05 4096 210 2400 516096 231.858 132.39 5111.41 3961.44 9437.37 9437.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1000 0.001024 512 330 360 13056 0.614784 0.367904 2.436 13.2756 16.7935 16.8899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1950 0.000256 2048 380 1240 70848 7.04272 135.088 211.209 353.382 353.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1340 0.000256 4096 420 12560 61056 11.4537 13.9035 2396.5 421.203 2843.13 2843.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1470 0.000256 2048 80 960 75264 7.0656 111.231 211.432 329.771 329.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 0.000512 2048 130 760 35136 3.58509 48.3196 104.71 156.668 156.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1320 6.4e-05 1024 390 560 230400 30.3291 13.2895 116.362 408.241 568.409 568.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 3.2e-05 4096 200 2640 586368 153.808 119.579 4924.04 3555.15 8752.79 8753.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1180 0.000512 512 240 560 31104 1.15197 0.811008 7.50845 25.8232 35.3937 35.4885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 600 0.000256 1024 120 1240 50688 6.13955 3.3345 54.0004 102.471 166.074 166.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 3.2e-05 4096 210 2400 516096 232.692 132.796 4213.02 3931.96 8510.75 8511.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1000 0.001024 512 330 360 11520 0.605312 0.350016 1.97485 12.6971 15.7285 15.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1950 0.000256 2048 380 1240 70848 7.04611 111.528 209.406 328.024 328.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1340 0.000256 4096 420 12560 61056 11.469 13.9345 1974.04 418.634 2418.15 2418.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1470 0.000256 2048 80 960 75168 7.04717 92.0795 209.362 308.534 308.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 0.000512 2048 130 760 34944 3.56557 44.291 104.554 152.463 152.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1320 6.4e-05 1024 390 560 233472 30.5569 13.3522 111.922 412.898 568.923 569.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 3.2e-05 4096 200 2640 585216 154.148 119.547 4600.27 3576.84 8451.03 8451.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1180 0.000512 512 240 560 30720 1.17459 0.82752 7.15802 26.1707 35.4293 35.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 600 0.000256 1024 120 1240 52224 6.16576 3.37571 51.659 103.729 165.055 165.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 3.2e-05 4096 210 2400 516096 232.077 132.479 3935.55 3928.63 8229 8229.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1000 0.001024 512 330 360 12288 0.6056 0.35072 2.08131 12.7735 15.9097 16.0022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1950 0.000256 2048 380 1240 70656 7.06573 103.95 209.343 320.407 320.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1340 0.000256 4096 420 12560 60672 11.4873 13.9326 1829.53 418.523 2273.55 2273.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1470 0.000256 2048 80 960 74880 7.02506 85.5053 209.049 301.622 301.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 0.000512 2048 130 760 35300 3.57581 76.4419 104.773 184.842 184.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1320 6.4e-05 1024 390 560 240000 30.3858 13.4886 212.529 416.907 673.502 673.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 3.2e-05 4096 200 2640 586800 154.826 119.953 8721.13 3578.8 12574.9 12575.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1180 0.000512 512 240 560 32400 1.16461 0.828032 13.5051 26.2497 41.8474 41.9444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 600 0.000256 1024 120 1240 53600 6.20083 3.412 99.2896 104.438 213.469 213.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 3.2e-05 4096 210 2400 517600 233.032 132.833 7463.63 3931.12 11760.9 11761.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1000 0.001024 512 330 360 13200 0.612608 0.360448 3.38883 13.1009 17.5621 17.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1950 0.000256 2048 380 1240 71100 7.07181 197.668 209.829 414.613 414.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1340 0.000256 4096 420 12560 61600 11.5644 13.982 3510.58 419.41 3955.61 3955.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1470 0.000256 2048 80 960 75400 7.05293 162.224 209.726 379.045 379.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 0.000512 2048 130 760 35200 3.56998 60.389 104.669 168.684 168.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1320 6.4e-05 1024 390 560 236800 30.1638 13.5446 144.696 412.348 600.946 601.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 3.2e-05 4096 200 2640 586400 154.791 119.949 5909.16 3559.47 9743.59 9743.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1180 0.000512 512 240 560 32000 1.1592 0.821248 9.16605 26.0299 37.2764 37.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 600 0.000256 1024 120 1240 52800 6.13446 3.37578 67.0112 103.408 180.06 180.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 3.2e-05 4096 210 2400 516800 232.539 132.678 5056.94 3924.16 9346.6 9346.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1000 0.001024 512 330 360 12800 0.618848 0.372096 2.49683 13.1582 16.7444 16.8387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1950 0.000256 2048 380 1240 71000 7.06355 133.825 209.624 350.558 350.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1340 0.000256 4096 420 12560 61200 11.492 13.936 2366.8 417.395 2809.7 2809.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1470 0.000256 2048 80 960 75200 7.05027 109.91 209.261 326.262 326.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 0.000512 2048 130 760 35100 3.57203 49.5288 104.667 157.823 157.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1320 6.4e-05 1024 390 560 230400 31.0131 13.3604 120.253 412.462 577.285 577.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 3.2e-05 4096 200 2640 585600 154.859 119.981 5272.08 3555.99 9103.15 9103.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1180 0.000512 512 240 560 31200 1.17459 0.824608 7.92022 26.0936 36.1148 36.2112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 600 0.000256 1024 120 1240 52800 6.14877 3.38493 58.8358 103.539 172.039 172.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 3.2e-05 4096 210 2400 516000 233.767 133.032 4531.54 3929.36 8827.98 8828.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1000 0.001024 512 330 360 13200 0.623872 0.366112 2.156 13.2269 16.4708 16.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1950 0.000256 2048 380 1240 70800 7.04102 116.201 209.349 332.635 332.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1340 0.000256 4096 420 12560 60600 11.5362 13.9267 2110.52 416.849 2552.91 2552.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1470 0.000256 2048 80 960 75000 7.0441 95.7127 208.99 311.793 311.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 0.000512 2048 130 760 34800 3.55133 46.7485 104.223 154.577 154.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1320 6.4e-05 1024 390 560 230400 30.9418 13.3993 112.405 412.956 569.903 570.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 3.2e-05 4096 200 2640 585600 154.385 119.774 4705.9 3579.45 8559.73 8559.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1180 0.000512 512 240 560 32000 1.16765 0.827392 7.65549 26.1836 35.9328 36.0306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 600 0.000256 1024 120 1240 51200 6.20554 3.3793 52.8212 103.759 166.292 166.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 3.2e-05 4096 210 2400 515200 233.302 133.182 4029.87 3938.08 8334.72 8334.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1000 0.001024 512 330 360 11200 0.585792 0.33776 1.96694 12.2274 15.2204 15.3143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1950 0.000256 2048 380 1240 70800 7.05706 107.015 209.807 323.923 323.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1340 0.000256 4096 420 12560 60800 11.4744 13.9498 1876.5 418.826 2320.83 2320.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1470 0.000256 2048 80 960 74800 7.03488 87.9761 208.902 303.957 304.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 0.000512 2048 130 768 35392 3.57994 66.6116 104.862 175.104 175.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1320 6.4e-05 1024 390 528 241664 30.4042 13.4984 285.733 419.054 748.879 749.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1690 3.2e-05 4096 200 2640 587136 153.624 119.511 7235.5 3557.63 11066.5 11066.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1180 0.000512 512 240 576 32640 1.15626 0.831456 11.2654 26.2648 39.6147 39.7101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 600 0.000256 1024 120 1248 53760 6.19344 3.42016 82.2049 104.912 196.87 196.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 3.2e-05 4096 210 2400 517632 231.541 132.395 6184.86 3946.48 10495.6 10495.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1000 0.001024 512 330 336 12800 0.620736 0.363456 2.78339 13.2175 17.0857 17.1789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1950 0.000256 2048 380 1248 71104 7.06208 163.471 209.613 380.19 380.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1340 0.000256 4096 420 12576 61632 11.4985 22.8474 2902.84 419.137 3356.4 3356.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1470 0.000256 2048 80 960 75488 7.05946 133.461 209.623 350.19 350.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 0.000512 2048 130 768 35328 3.57859 43.778 104.855 152.265 152.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1320 6.4e-05 1024 390 528 239616 30.5324 13.4884 272.159 418.06 734.432 734.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1690 3.2e-05 4096 200 2640 587008 154.187 119.567 4635.55 3559.21 8468.73 8468.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1180 0.000512 512 240 576 32512 1.16096 0.829632 7.3279 26.3035 35.7227 35.8175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 600 0.000256 1024 120 1248 53248 6.1961 3.40842 52.7929 104.703 167.235 167.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1040 3.2e-05 4096 210 2400 517120 232.107 132.525 4282.69 3931.57 8579.16 8579.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1000 0.001024 512 330 336 12800 0.621664 0.36352 1.93661 13.2467 16.267 16.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1950 0.000256 2048 380 1248 71040 7.12723 104.95 209.692 321.812 321.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1340 0.000256 4096 420 12576 61440 11.479 13.9305 1845.17 418.964 2289.61 2289.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1470 0.000256 2048 80 960 75456 7.05904 85.8474 209.791 302.761 302.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1130 0.000512 2048 130 768 35328 3.58496 36.3624 104.937 144.937 144.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1320 6.4e-05 1024 390 528 239616 30.3105 13.4402 272.388 416.721 733.055 733.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1690 3.2e-05 4096 200 2640 586752 154.039 119.561 12319 3578.72 16171.5 16171.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1180 0.000512 512 240 576 32256 1.16173 0.826976 6.09968 26.2383 34.4266 34.5215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 600 0.000256 1024 120 1248 52992 6.1808 3.40378 43.6949 104.393 157.802 157.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1040 3.2e-05 4096 210 2400 516864 231.692 132.476 3634.25 3930.6 7929.29 7929.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1000 0.001024 512 330 336 12288 0.619104 0.360448 1.632 13.0978 15.8114 15.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1950 0.000256 2048 380 1248 71040 7.05536 86.6898 209.771 303.559 303.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1340 0.000256 4096 420 12576 61440 11.4713 13.9293 1529.28 419.242 1973.99 1974.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1470 0.000256 2048 80 960 75360 7.07846 70.7809 209.617 287.521 287.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 0.000512 2048 130 768 35400 3.5881 65.7811 104.982 174.402 174.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1320 6.4e-05 1024 390 528 241920 30.4331 13.526 162.785 419.405 626.339 626.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1690 3.2e-05 4096 200 2640 587200 154.673 119.823 6959.21 3577.79 10811.7 10811.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1180 0.000512 512 240 576 32640 1.1576 0.829568 10.797 26.2688 39.1515 39.2439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 600 0.000256 1024 120 1248 53760 6.22838 3.42387 79.1422 105.01 193.934 194.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 3.2e-05 4096 210 2400 517760 232.807 132.766 5969.2 3931.34 10266.4 10266.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1000 0.001024 512 330 336 12640 0.618432 0.363968 2.55152 13.1698 16.8019 16.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1950 0.000256 2048 380 1248 71080 7.07725 157.389 209.738 374.249 374.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1340 0.000256 4096 420 12576 61680 11.558 13.9699 2810.31 419.52 3255.43 3255.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1470 0.000256 2048 80 960 75480 7.08323 128.625 209.791 345.542 345.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 0.000512 2048 130 768 35360 3.59664 43.2542 104.97 151.874 151.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1320 6.4e-05 1024 390 528 240640 30.5319 13.5165 106.968 419.409 570.616 570.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1690 3.2e-05 4096 200 2640 586880 153.926 119.667 4544.62 3556.82 8375.25 8375.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1180 0.000512 512 240 576 32320 1.15693 0.825344 7.14582 26.1857 35.4112 35.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 600 0.000256 1024 120 1248 53120 6.16954 3.39149 51.4884 104.194 165.37 165.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 3.2e-05 4096 210 2400 517120 232.128 132.66 3890.09 3931.48 8186.62 8186.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1000 0.001024 512 330 336 12480 0.616384 0.360192 1.80109 13.0865 15.9626 16.0584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1950 0.000256 2048 380 1248 71040 7.05741 103.308 209.712 320.121 320.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1340 0.000256 4096 420 12576 61440 11.4858 13.9532 1824.94 418.834 2269.28 2269.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1470 0.000256 2048 80 960 75440 7.0665 84.5312 209.765 301.405 301.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 0.000512 2048 130 768 35280 3.58486 35.8354 104.79 144.261 144.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1320 6.4e-05 1024 390 528 238080 30.8972 13.5106 252.631 417.448 714.674 714.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1690 3.2e-05 4096 200 2640 586560 154.331 119.779 3710.5 3569.66 7554.48 7554.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1180 0.000512 512 240 576 32640 1.16205 0.83088 6.00515 26.3025 34.3999 34.4966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 600 0.000256 1024 120 1248 52800 6.24515 3.41811 42.4264 104.598 156.82 156.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 3.2e-05 4096 210 2400 516480 232.599 132.529 3182.83 3925.54 7473.76 7474.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1000 0.001024 512 330 336 12480 0.62288 0.360192 1.62528 13.1003 15.8085 15.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1950 0.000256 2048 380 1248 70920 7.07037 84.8138 209.35 301.276 301.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1340 0.000256 4096 420 12576 61440 11.5426 13.9715 1497.97 419.184 1942.74 1942.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1470 0.000256 2048 80 960 75360 7.06867 69.4088 209.507 286.027 286.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 0.000512 2048 130 768 35376 3.59014 79.7598 104.925 188.328 188.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1320 6.4e-05 1024 390 528 241152 30.3952 13.511 229.868 418.668 692.633 692.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 3.2e-05 4096 200 2640 586944 153.945 119.662 9646.53 3557.88 13478.2 13478.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1180 0.000512 512 240 576 32640 1.15779 0.832768 15.0169 26.3334 43.4398 43.5343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 600 0.000256 1024 120 1248 53760 6.1863 3.41418 112.181 104.834 226.743 226.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 3.2e-05 4096 210 2400 517248 232.18 132.641 8271.1 3942.35 12578.6 12578.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1000 0.001024 512 330 336 12672 0.618976 0.361216 3.4872 13.1932 17.7622 17.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1950 0.000256 2048 380 1248 71088 7.05386 220.152 209.751 437 437.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1340 0.000256 4096 420 12576 61632 11.5012 13.9512 3867.77 419.348 4312.64 4312.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1470 0.000256 2048 80 960 75456 7.05526 179.737 209.72 396.555 396.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 0.000512 2048 130 768 35328 3.58592 55.2963 104.937 163.872 163.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1320 6.4e-05 1024 390 528 239616 30.2288 13.4434 142.833 416.728 603.434 603.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1690 3.2e-05 4096 200 2640 586752 153.729 119.56 6065.18 3559.53 9898.23 9898.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1180 0.000512 512 240 576 32256 1.16109 0.828832 9.67725 26.2396 38.0103 38.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 600 0.000256 1024 120 1248 52992 6.18995 3.40173 69.4527 104.393 183.57 183.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 3.2e-05 4096 210 2400 516864 231.581 132.492 5203.71 3930.41 9498.48 9498.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1000 0.001024 512 330 336 12288 0.619232 0.361184 2.25274 13.0993 16.4346 16.5315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1950 0.000256 2048 380 1248 71040 7.06 138.291 209.782 355.18 355.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1340 0.000256 4096 420 12576 61440 11.479 13.9283 2438.49 419.13 2883.1 2883.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1470 0.000256 2048 80 960 75360 7.06557 112.852 209.611 329.574 329.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 0.000512 2048 130 768 35280 3.58605 47.1672 104.813 155.62 155.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1320 6.4e-05 1024 390 528 235008 30.5945 13.3853 113.003 414.236 571.407 571.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1690 3.2e-05 4096 200 2640 586368 154.041 119.689 4919.44 3553.73 8747.11 8747.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1180 0.000512 512 240 576 32256 1.15482 0.82592 8.0231 26.1134 36.2185 36.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 600 0.000256 1024 120 1248 52992 6.15386 3.38678 56.5484 103.822 170.043 170.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 3.2e-05 4096 210 2400 516096 232.903 132.847 4213.52 3930.49 8510.03 8510.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1000 0.001024 512 330 336 12096 0.613248 0.358112 1.83645 12.9877 15.8953 15.9904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1950 0.000256 2048 380 1248 70992 7.12205 112.29 209.525 328.98 329.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1340 0.000256 4096 420 12576 61344 11.4845 13.9387 1975.18 417.857 2418.54 2418.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1470 0.000256 2048 80 960 75312 7.04886 91.5174 209.37 307.98 308.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 0.000512 2048 130 768 35136 3.57405 40.1016 104.553 148.282 148.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1320 6.4e-05 1024 390 528 233472 30.5027 15.3537 95.8 412.211 554.062 554.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1690 3.2e-05 4096 200 2640 585984 154.074 119.631 4135.6 3575.55 7985.06 7985.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1180 0.000512 512 240 576 31488 1.16304 0.8192 6.67085 26.0138 34.764 34.8592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 600 0.000256 1024 120 1248 52224 6.14746 3.36896 46.533 103.364 159.539 159.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 3.2e-05 4096 210 2400 516096 231.829 132.385 3550.67 3922.67 7837.83 7838.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1000 0.001024 512 330 336 12288 0.624768 0.363264 1.88758 13.1464 16.12 16.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1950 0.000256 2048 380 1248 70848 7.08198 94.5202 209.257 310.903 310.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1340 0.000256 4096 420 12576 61056 11.4645 13.908 1657.56 417.061 2100.07 2100.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1470 0.000256 2048 80 960 75264 7.05536 77.4286 209.355 293.881 293.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 0.000512 2048 130 768 35392 3.584 78.1455 105.001 186.782 186.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1320 6.4e-05 1024 390 528 240128 30.6061 13.5255 212.486 418.723 675.533 675.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 3.2e-05 4096 200 2640 586880 154.189 119.79 8947.18 3558.05 12779.4 12779.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1180 0.000512 512 240 576 32704 1.16246 0.833376 14.1456 26.3481 42.5912 42.6835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 600 0.000256 1024 120 1248 53760 6.21664 3.41946 103.558 104.855 218.181 218.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 3.2e-05 4096 210 2400 516992 232.967 132.779 7627.22 3930.9 11924.1 11924.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1000 0.001024 512 330 336 12544 0.618688 0.362496 3.29962 13.1157 17.4964 17.5882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1950 0.000256 2048 380 1248 71064 7.05488 203.104 209.732 419.933 419.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1340 0.000256 4096 420 12576 61600 11.5487 13.9725 3566.44 419.519 4011.55 4011.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1470 0.000256 2048 80 960 75432 7.05267 165.847 209.703 382.648 382.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 0.000512 2048 130 768 35280 3.5799 53.8806 104.744 162.255 162.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1320 6.4e-05 1024 390 528 240128 30.5283 13.5192 134.429 418.381 597.049 597.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 3.2e-05 4096 200 2640 586432 154.156 119.715 5654.97 3574.3 9503.35 9503.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1180 0.000512 512 240 576 32256 1.15194 0.821536 9.2112 26.0495 37.3346 37.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 600 0.000256 1024 120 1248 53760 6.19523 3.41562 65.8482 104.827 180.413 180.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 3.2e-05 4096 210 2400 516992 232.267 132.659 4845.04 3941.9 9152.15 9152.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1000 0.001024 512 330 336 12544 0.618336 0.366592 2.21504 13.1395 16.4415 16.5315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1950 0.000256 2048 380 1248 71008 7.08403 128.856 209.523 345.506 345.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1340 0.000256 4096 420 12576 61376 11.5015 13.9594 2261.76 431.758 2719.06 2719.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1470 0.000256 2048 80 960 75376 7.07789 105.286 209.483 321.89 321.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 0.000512 2048 130 768 35280 3.58813 44.8287 104.919 153.389 153.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1320 6.4e-05 1024 390 528 236544 31.0187 13.5476 108.817 418.535 572.11 572.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 3.2e-05 4096 200 2640 585984 154.519 119.819 4641.73 3556.53 8472.82 8473.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1180 0.000512 512 240 576 31584 1.15971 0.818816 7.37107 25.9482 35.3931 35.4857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 600 0.000256 1024 120 1248 53760 6.22864 3.42627 53.9963 104.919 168.7 168.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 3.2e-05 4096 210 2400 516096 232.489 132.55 3984.11 3923.96 8273.38 8273.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1000 0.001024 512 330 336 12096 0.612 0.354848 1.85949 12.8792 15.8059 15.8994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1950 0.000256 2048 380 1248 70896 7.05526 105.892 209.412 322.402 322.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1340 0.000256 4096 420 12576 61488 11.5449 13.9756 1868.7 419.184 2313.47 2313.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1470 0.000256 2048 80 960 75264 7.09891 86.563 209.381 303.087 303.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 0.000512 2048 130 768 35168 3.57581 39.2069 104.752 147.59 147.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1320 6.4e-05 1024 390 528 236544 30.2947 13.353 98.725 413.749 556.319 556.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1690 3.2e-05 4096 200 2640 585984 153.968 119.676 4211.11 3558.77 8043.76 8044.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1180 0.000512 512 240 576 32256 1.15565 0.826432 7.02896 26.1312 35.2386 35.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 600 0.000256 1024 120 1248 51968 6.18666 3.3792 47.5386 103.792 161.031 161.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 3.2e-05 4096 210 2400 516096 231.291 132.266 3610 3924.21 7898.05 7898.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1000 0.001024 512 330 336 11648 0.61808 0.356352 1.80845 12.9159 15.796 15.8925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1950 0.000256 2048 380 1248 70784 7.04512 95.6805 209.24 312.011 312.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1340 0.000256 4096 420 12576 60928 11.4556 13.9059 1676.35 417.016 2118.8 2118.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1470 0.000256 2048 80 960 75264 7.0536 77.9977 209.502 294.597 294.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 0.000512 2048 130 768 35328 3.5792 75.7431 104.769 184.144 184.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1320 6.4e-05 1024 390 528 239616 30.4727 13.4866 204.473 417.728 666.348 666.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 3.2e-05 4096 200 2640 587008 154.127 119.583 8708.89 3572.39 12555.2 12555.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1180 0.000512 512 240 576 32512 1.15894 0.82944 13.7945 26.2851 42.1657 42.2605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 600 0.000256 1024 120 1248 53248 6.1969 3.41149 98.6525 104.611 213.004 213.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 3.2e-05 4096 210 2400 517120 232.116 132.508 7425.59 3946.21 11736.7 11737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1000 0.001024 512 330 336 12800 0.620544 0.363872 3.31382 13.2412 17.6414 17.7368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1950 0.000256 2048 380 1248 71040 7.10861 196.975 209.523 413.65 413.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1340 0.000256 4096 420 12576 61440 11.4831 13.9287 3352.28 418.633 3796.4 3796.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1470 0.000256 2048 80 960 75456 7.05946 160.35 209.621 377.074 377.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 0.000512 2048 130 768 35200 3.5776 53.5051 104.681 161.813 161.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1320 6.4e-05 1024 390 528 237568 30.7458 13.4881 131.731 418.141 594.293 594.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 3.2e-05 4096 200 2640 586752 154.044 119.583 5638.76 3558.5 9471.11 9471.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1180 0.000512 512 240 576 32256 1.1695 0.833536 8.93094 26.3444 37.3771 37.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 600 0.000256 1024 120 1248 53248 6.20438 3.412 64.0371 104.777 178.558 178.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 3.2e-05 4096 210 2400 517120 232.07 132.525 4805.01 3944.59 9114.48 9114.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1000 0.001024 512 330 336 12288 0.614144 0.35488 2.14173 12.9476 16.1586 16.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1950 0.000256 2048 380 1248 70912 7.07546 127.552 209.514 344.188 344.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1340 0.000256 4096 420 12576 61184 11.4811 13.932 2125.62 432.453 2583.56 2583.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1470 0.000256 2048 80 960 75392 7.14304 104.331 209.787 321.306 321.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 0.000512 2048 130 768 35136 3.57437 45.8465 104.654 154.128 154.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1320 6.4e-05 1024 390 528 233472 30.4811 13.3294 109.018 412.613 565.621 565.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 3.2e-05 4096 200 2640 585984 154.106 119.627 4722.39 3578.75 8575.08 8575.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1180 0.000512 512 240 576 31488 1.16326 0.82032 7.46544 26.0459 35.5929 35.6885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 600 0.000256 1024 120 1248 52224 6.14739 3.36918 51.9745 103.469 165.085 165.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 3.2e-05 4096 210 2400 516096 231.802 132.394 4034.46 3926.39 8325.31 8325.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1000 0.001024 512 330 336 12288 0.621568 0.362144 1.90099 13.1604 16.1454 16.2381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1950 0.000256 2048 380 1248 70848 7.04563 107.18 209.459 323.73 323.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1340 0.000256 4096 420 12576 61056 11.4674 13.9162 1740.18 417.467 2183.1 2183.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1470 0.000256 2048 80 960 75264 7.06723 87.1753 209.752 304.038 304.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 0.000512 2048 130 768 35072 3.57786 41.1959 104.584 149.411 149.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1320 6.4e-05 1024 390 528 237568 30.7722 13.4883 97.9784 417.912 560.338 560.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 3.2e-05 4096 200 2640 586752 153.878 119.55 4183.2 3556.31 8013.15 8013.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1180 0.000512 512 240 576 30720 1.15274 0.809216 6.43792 25.7218 34.2222 34.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 600 0.000256 1024 120 1248 53248 6.22016 3.41174 47.3917 104.855 162.009 162.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 3.2e-05 4096 210 2400 516096 232.709 132.825 3559.79 3935.23 7860.82 7861.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1000 0.001024 512 330 336 11264 0.608384 0.349632 1.57552 12.6794 15.3112 15.4066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1950 0.000256 2048 380 1248 70656 7.03283 94.0546 208.974 310.105 310.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1340 0.000256 4096 420 12576 60928 11.4814 13.9366 1532.94 418.906 1977.35 1977.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1470 0.000256 2048 80 960 75264 7.07398 76.8101 209.586 293.512 293.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 0.000512 2048 130 768 35352 3.5839 75.713 104.836 184.186 184.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1320 6.4e-05 1024 390 528 239616 30.5045 13.5079 196.937 417.321 658.463 658.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 3.2e-05 4096 200 2640 586656 154.607 119.838 8535.29 3555.37 12365.3 12365.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1180 0.000512 512 240 576 32544 1.15904 0.8312 13.5932 26.2671 41.9502 42.0453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 600 0.000256 1024 120 1248 53568 6.1985 3.41059 97.0939 104.52 211.353 211.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 3.2e-05 4096 210 2400 516672 232.794 132.738 7315.64 3927.46 11608.9 11609.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1000 0.001024 512 330 336 12384 0.623264 0.363552 3.17946 13.1318 17.3987 17.4943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1950 0.000256 2048 380 1248 71064 7.06227 192.719 209.574 409.4 409.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1340 0.000256 4096 420 12576 61632 11.5507 13.9768 3450.21 419.116 3894.93 3895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1470 0.000256 2048 80 960 75456 7.0615 157.987 209.601 374.693 374.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 0.000512 2048 130 768 35280 3.58554 57.5119 104.926 166.078 166.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1320 6.4e-05 1024 390 528 235008 30.6026 13.6272 136.083 414.672 595.182 595.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 3.2e-05 4096 200 2640 586368 153.945 119.708 5892.85 3557.58 9724.32 9724.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1180 0.000512 512 240 576 32256 1.15597 0.829024 9.55568 26.1401 37.7828 37.8816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 600 0.000256 1024 120 1248 52992 6.15578 3.38938 67.365 103.933 180.976 181.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 3.2e-05 4096 210 2400 516096 232.94 132.869 5040.51 3934.76 9341.36 9341.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1000 0.001024 512 330 336 12096 0.616032 0.364768 2.20746 13.002 16.2868 16.3857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1950 0.000256 2048 380 1248 70992 7.05536 134.098 209.75 350.946 351.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1340 0.000256 4096 420 12576 61344 11.4813 13.9451 2378.34 418.307 2822.15 2822.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1470 0.000256 2048 80 960 75312 7.05334 109.557 209.587 326.24 326.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 0.000512 2048 130 768 35208 3.5831 49.3056 104.923 157.867 157.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1320 6.4e-05 1024 390 528 235008 31.0908 14.2196 115.054 417.86 578.419 578.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 3.2e-05 4096 200 2640 586656 154.454 119.841 4998.34 3559.97 8832.83 8833.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1180 0.000512 512 240 576 31104 1.15555 0.813472 7.98806 25.8023 35.8647 35.9629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 600 0.000256 1024 120 1248 53568 6.22397 3.41654 58.2636 104.8 172.837 172.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 3.2e-05 4096 210 2400 514944 233.684 133.099 4279.48 3935.41 8581.97 8582.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1000 0.001024 512 330 336 12096 0.620768 0.359488 2.01597 13.0491 16.1447 16.2404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1950 0.000256 2048 380 1248 70848 7.07651 113.796 209.556 330.475 330.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1340 0.000256 4096 420 12576 61344 11.5145 13.9576 2021.69 418.692 2465.94 2466.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1470 0.000256 2048 80 960 75168 7.05248 93.4154 209.394 309.906 309.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 0.000512 2048 130 768 35136 3.58371 46.2807 104.936 154.853 154.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1320 6.4e-05 1024 390 528 230400 30.348 14.2265 113.356 408.724 566.845 566.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 3.2e-05 4096 200 2640 586368 153.859 119.585 5015.16 3559.51 8848.34 8848.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1180 0.000512 512 240 576 31104 1.15565 0.811136 7.8441 25.8535 35.7646 35.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 600 0.000256 1024 120 1248 50688 6.14352 3.34586 55.334 102.591 167.54 167.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 3.2e-05 4096 210 2400 516096 232.656 132.787 4300.67 3936.62 8603.01 8603.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1000 0.001024 512 330 336 11520 0.609856 0.351456 1.9839 12.7131 15.7546 15.8454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1950 0.000256 2048 380 1248 70848 7.14525 114.687 209.773 331.647 331.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1340 0.000256 4096 420 12576 61056 11.4665 13.9372 2013.95 419.133 2458.56 2458.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1470 0.000256 2048 80 960 75168 7.0512 93.8718 209.606 310.569 310.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 0.000512 2048 130 768 35360 3.59427 76.2189 104.898 184.764 184.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1320 6.4e-05 1024 390 528 240640 30.5371 13.5168 196.757 419.116 660.117 660.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 3.2e-05 4096 200 2640 586880 153.907 119.667 8525.63 3573.71 12373.1 12373.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1180 0.000512 512 240 576 32320 1.15789 0.829184 13.3659 26.1619 41.6141 41.7117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 600 0.000256 1024 120 1248 53120 6.15946 3.39149 94.6369 104.119 208.434 208.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 3.2e-05 4096 210 2400 517120 232.173 132.638 7285.45 3928.85 11579.4 11579.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1000 0.001024 512 330 336 12480 0.617056 0.360448 3.30992 13.0786 17.4648 17.5596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1950 0.000256 2048 380 1248 71040 7.0528 191.093 209.565 407.757 407.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1340 0.000256 4096 420 12576 61440 11.5046 13.9553 3431.89 418.54 3875.97 3876.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1470 0.000256 2048 80 960 75440 7.06534 156.808 209.621 373.54 373.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 0.000512 2048 130 768 35200 3.57786 57.4256 104.771 165.829 165.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1320 6.4e-05 1024 390 528 240640 30.5068 13.7196 141.309 419.553 605.276 605.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 3.2e-05 4096 200 2640 586880 153.565 119.537 6031.1 3558.11 9862.53 9862.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1180 0.000512 512 240 576 32000 1.1505 0.8192 9.55402 26.0236 37.6459 37.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 600 0.000256 1024 120 1248 52480 6.12333 3.37075 68.1928 103.449 181.26 181.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 3.2e-05 4096 210 2400 517120 231.815 132.564 5171.55 3932.86 9469.06 9469.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1000 0.001024 512 330 336 12160 0.621984 0.36224 2.27146 13.1435 16.4963 16.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1950 0.000256 2048 380 1248 70880 7.05706 137.102 209.513 353.716 353.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1340 0.000256 4096 420 12576 61120 11.4666 13.9349 2417.93 418.534 2861.94 2862.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1470 0.000256 2048 80 960 75360 7.05101 112.31 209.781 329.186 329.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 0.000512 2048 130 768 35040 3.56179 48.9934 104.428 157.037 157.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1320 6.4e-05 1024 390 528 230400 30.9181 13.336 112.65 412.298 569.394 569.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 3.2e-05 4096 200 2640 585600 154.381 119.723 4980.16 3554.65 8809.13 8809.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1180 0.000512 512 240 576 31680 1.16019 0.82144 7.8217 26.0464 35.9484 36.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 600 0.000256 1024 120 1248 51840 6.17754 3.37798 55.7328 103.436 168.855 168.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 3.2e-05 4096 210 2400 516480 232.478 132.796 4265.93 3925.51 8556.99 8557.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1000 0.001024 512 330 336 12480 0.622592 0.360768 2.20048 13.1799 16.4634 16.5567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1950 0.000256 2048 380 1248 70800 7.05126 112.79 209.261 329.145 329.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1340 0.000256 4096 420 12576 60960 11.4903 13.9451 1995.89 418.377 2439.77 2439.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1470 0.000256 2048 80 960 75120 7.04291 92.8322 209.11 309.027 309.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 0.000512 2048 130 768 34880 3.55798 45.0097 104.241 152.863 152.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1320 6.4e-05 1024 390 528 235520 30.2294 13.3257 108.949 412.509 565.199 565.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 3.2e-05 4096 200 2640 586240 154.255 119.691 4618.82 3579.14 8472.12 8472.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1180 0.000512 512 240 576 32000 1.16032 0.826976 7.52102 26.1068 35.7169 35.8108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 600 0.000256 1024 120 1248 51200 6.20099 3.37014 51.4689 103.565 164.738 164.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 3.2e-05 4096 210 2400 517120 232.276 132.629 3964.37 3930.52 8260.07 8260.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1000 0.001024 512 330 336 11520 0.634368 0.362496 1.84886 13.2354 16.1809 16.2739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1950 0.000256 2048 380 1248 70720 7.16054 105.185 209.317 321.705 321.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1340 0.000256 4096 420 12576 60800 11.467 13.9101 1838.17 417.181 2280.8 2280.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1470 0.000256 2048 80 960 75200 7.05754 86.5371 209.578 303.216 303.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 0.000512 2048 130 750 35488 3.58874 65.8366 104.955 174.435 174.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1320 6.4e-05 1024 390 550 238592 30.8572 13.5503 300 419.333 763.932 764.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1690 3.2e-05 4096 200 2650 587392 153.555 119.487 7591.27 3575.6 11440.1 11440.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1180 0.000512 512 240 550 32640 1.15654 0.830048 11.4474 26.2819 39.8165 39.9135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 600 0.000256 1024 120 1250 53760 6.2039 3.41789 85.6055 104.984 200.351 200.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 3.2e-05 4096 210 2400 518144 231.098 132.198 6478.68 3928.15 10770.4 10770.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1000 0.001024 512 330 350 12544 0.622592 0.363072 2.93638 13.2261 17.244 17.3415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1950 0.000256 2048 380 1250 71104 7.18227 172.476 209.782 389.482 389.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1340 0.000256 4096 420 12550 61760 11.495 13.9473 3045.84 419.534 3490.9 3490.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1470 0.000256 2048 80 950 75520 7.07715 139.223 209.772 356.116 356.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 0.000512 2048 130 750 35456 3.59437 45.611 104.957 154.214 154.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1320 6.4e-05 1024 390 550 237568 30.8316 13.4916 283.477 418.008 745.996 746.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1690 3.2e-05 4096 200 2650 587264 154.135 119.535 4824.8 3576.56 8675.25 8675.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1180 0.000512 512 240 550 32512 1.1592 0.829664 7.45632 26.3026 35.8467 35.9435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 600 0.000256 1024 120 1250 53248 6.19987 3.40637 54.7492 104.685 169.177 169.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1040 3.2e-05 4096 210 2400 517632 231.568 132.356 4407.89 3928.39 8700.46 8700.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1000 0.001024 512 330 350 12544 0.626752 0.36864 2.08397 13.2485 16.4274 16.5241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1950 0.000256 2048 380 1250 71040 7.06912 108.715 209.697 325.523 325.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1340 0.000256 4096 420 12550 61568 11.4966 13.9346 1918.21 418.918 2362.63 2362.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1470 0.000256 2048 80 950 75456 7.09747 88.4408 209.688 305.285 305.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1130 0.000512 2048 130 750 35424 3.58694 37.5763 104.889 146.106 146.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1320 6.4e-05 1024 390 550 236544 30.6987 13.439 283.446 416.402 744.174 744.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1690 3.2e-05 4096 200 2650 587136 153.942 119.52 12172.3 3573.99 16020 16020.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1180 0.000512 512 240 550 32256 1.16333 0.82896 6.20742 26.2267 34.5287 34.6244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 600 0.000256 1024 120 1250 52992 6.17789 3.40726 45.0916 104.319 159.125 159.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1040 3.2e-05 4096 210 2400 517632 230.903 132.197 3699.44 3928.06 7990.88 7991.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1000 0.001024 512 330 350 12288 0.618688 0.360384 1.76131 13.0876 15.9296 16.0226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1950 0.000256 2048 380 1250 71040 7.05946 89.77 217.483 314.358 314.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1340 0.000256 4096 420 12550 61632 11.4752 13.9347 1573.96 418.807 2018.25 2018.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1470 0.000256 2048 80 950 75456 7.07373 72.1784 209.639 288.934 288.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 0.000512 2048 130 750 35480 3.59062 63.2768 104.872 171.793 171.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1320 6.4e-05 1024 390 550 239360 30.7854 14.7374 169.161 418.999 633.876 634.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1690 3.2e-05 4096 200 2650 587520 154.577 119.8 7004.57 3572.87 10852 10852.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1180 0.000512 512 240 550 32480 1.15917 0.82976 10.5748 26.2429 38.9102 39.0106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 600 0.000256 1024 120 1250 53760 6.22672 3.4263 80.0062 104.911 194.7 194.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 3.2e-05 4096 210 2400 518400 232.275 132.544 5991.92 3924.18 10281.2 10281.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1000 0.001024 512 330 350 12320 0.623776 0.364512 2.6208 13.1551 16.8647 16.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1950 0.000256 2048 380 1250 71080 7.05123 158.937 209.564 375.598 375.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1340 0.000256 4096 420 12550 61760 11.5611 13.9674 2819.01 419.267 3263.89 3263.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1470 0.000256 2048 80 950 75520 7.0615 128.33 209.627 345.063 345.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 0.000512 2048 130 750 35440 3.5904 42.314 104.97 150.926 150.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1320 6.4e-05 1024 390 550 238080 30.8894 13.5168 109.009 419.45 573.058 573.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1690 3.2e-05 4096 200 2650 587200 153.962 119.612 4493.28 3555.57 8322.64 8322.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1180 0.000512 512 240 550 32320 1.16 0.827168 6.91238 26.1859 35.1847 35.2768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 600 0.000256 1024 120 1250 53120 6.17002 3.3903 51.2451 104.202 165.133 165.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 3.2e-05 4096 210 2400 517760 231.579 132.404 3836.84 3928.2 8129.32 8129.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1000 0.001024 512 330 350 12160 0.621024 0.366432 1.78762 13.0892 15.9641 16.0584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1950 0.000256 2048 380 1250 71040 7.0512 102.158 209.758 319.011 319.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1340 0.000256 4096 420 12550 61600 11.4917 13.9471 1803.45 418.872 2247.84 2247.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1470 0.000256 2048 80 950 75440 7.06374 82.5754 209.711 299.393 299.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 0.000512 2048 130 750 35400 3.59014 35.6106 104.945 144.199 144.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1320 6.4e-05 1024 390 550 238080 30.8844 13.5061 261.413 417.704 723.689 723.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1690 3.2e-05 4096 200 2650 587040 154.275 119.69 3744.34 3573.68 7592.19 7592.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1180 0.000512 512 240 550 32160 1.17075 0.82944 5.82618 26.3149 34.2404 34.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 600 0.000256 1024 120 1250 52800 6.24698 3.41267 42.8739 104.669 157.336 157.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 3.2e-05 4096 210 2400 517440 231.846 132.395 3204.75 3923.07 7492.33 7492.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1000 0.001024 512 330 350 12000 0.626688 0.360224 1.66237 13.113 15.8586 15.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1950 0.000256 2048 380 1250 70920 7.04557 85.5754 209.503 302.17 302.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1340 0.000256 4096 420 12550 61680 11.5425 13.9752 1507.08 419.433 1952.1 1952.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1470 0.000256 2048 80 950 75360 7.05181 69.1466 209.556 285.799 285.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 0.000512 2048 130 750 35360 3.5921 31.0001 104.868 139.512 139.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1320 6.4e-05 1024 390 550 235520 31.2476 13.5828 253.219 419.159 717.4 717.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1690 3.2e-05 4096 200 2650 586880 153.498 119.521 3223.38 3554.73 7051.35 7051.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1180 0.000512 512 240 550 32000 1.15277 0.8192 5.11386 26.0026 33.19 33.2852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 600 0.000256 1024 120 1250 52480 6.12774 3.37085 36.9494 103.35 149.93 150.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1040 3.2e-05 4096 210 2400 517120 231.848 132.523 3081.94 3928.78 7375.37 7375.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1000 0.001024 512 330 350 12160 0.624032 0.361536 1.44896 13.1277 15.6598 15.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1950 0.000256 2048 380 1250 70880 7.04922 73.3717 209.345 289.807 289.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1340 0.000256 4096 420 12550 61440 11.4655 13.9228 1296.67 418.031 1740.17 1740.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1470 0.000256 2048 80 950 75360 7.0864 59.3202 209.513 275.979 276.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 0.000512 2048 130 750 35472 3.59219 77.8854 104.954 186.484 186.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1320 6.4e-05 1024 390 550 238080 30.7956 13.5092 232.719 418.658 695.878 696.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 3.2e-05 4096 200 2650 587328 154.011 119.647 9516.81 3555.54 13346.2 13346.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1180 0.000512 512 240 550 32640 1.1569 0.831488 14.382 26.333 42.8028 42.9009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 600 0.000256 1024 120 1250 53760 6.18768 3.41232 110.665 104.834 225.226 225.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 3.2e-05 4096 210 2400 518016 231.484 132.382 8131.67 3927.46 12423.3 12423.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1000 0.001024 512 330 350 12480 0.622592 0.362144 3.51549 13.1949 17.7886 17.8851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1950 0.000256 2048 380 1250 71088 7.08611 217.001 209.98 434.111 434.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1340 0.000256 4096 420 12550 61728 11.5075 13.9491 3805.42 419.339 4250.29 4250.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1470 0.000256 2048 80 950 75504 7.05859 175.437 209.77 392.31 392.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 0.000512 2048 130 750 35424 3.5881 53.37 104.87 161.881 161.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1320 6.4e-05 1024 390 550 236544 30.6327 13.4368 143.749 416.32 604.328 604.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1690 3.2e-05 4096 200 2650 587136 153.654 119.542 5907.76 3553.99 9735.17 9735.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1180 0.000512 512 240 550 32256 1.16131 0.827392 9.18694 26.2142 37.4927 37.5882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 600 0.000256 1024 120 1250 52992 6.18147 3.39923 67.6844 104.291 181.686 181.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 3.2e-05 4096 210 2400 517632 230.865 132.231 5044.63 3922.7 9330.7 9330.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1000 0.001024 512 330 350 12288 0.617248 0.359232 2.29334 13.0851 16.4525 16.5529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1950 0.000256 2048 380 1250 71040 7.05965 135.133 209.602 351.84 351.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1340 0.000256 4096 420 12550 61632 11.4643 13.9373 2369.46 418.722 2813.66 2813.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1470 0.000256 2048 80 950 75456 7.05907 108.903 209.598 325.603 325.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 0.000512 2048 130 750 35280 3.57267 45.2381 104.71 153.576 153.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1320 6.4e-05 1024 390 550 235008 30.5884 13.3834 115.802 414.726 574.687 574.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1690 3.2e-05 4096 200 2650 586944 153.942 119.626 4817.35 3573.99 8665.13 8665.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1180 0.000512 512 240 550 32256 1.1592 0.8256 7.71312 26.1416 35.9441 36.0407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 600 0.000256 1024 120 1250 52992 6.15242 3.38944 55.8895 103.949 169.51 169.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 3.2e-05 4096 210 2400 517248 231.982 132.555 4135.9 3928.96 8429.68 8429.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1000 0.001024 512 330 350 12096 0.61888 0.356352 1.8743 13.0035 15.951 16.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1950 0.000256 2048 380 1250 70992 7.13066 110.696 209.808 327.679 327.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1340 0.000256 4096 420 12550 61344 11.4851 13.9375 1930.88 418.361 2374.74 2374.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1470 0.000256 2048 80 950 75312 7.13405 89.394 209.542 306.115 306.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 0.000512 2048 130 750 35328 3.58835 38.5077 104.965 147.115 147.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1320 6.4e-05 1024 390 550 233472 30.4998 13.3243 98.7381 412.728 555.477 555.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1690 3.2e-05 4096 200 2650 586752 153.887 119.501 4119.22 3575.56 7968.38 7968.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1180 0.000512 512 240 550 31488 1.16061 0.82 6.52394 26.0476 34.6522 34.7482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 600 0.000256 1024 120 1250 52224 6.15024 3.37101 46.4192 103.498 159.569 159.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 3.2e-05 4096 210 2400 516096 231.87 132.397 3515.68 3927.32 7807.54 7807.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1000 0.001024 512 330 350 12288 0.623232 0.36032 1.9311 13.1618 16.1764 16.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1950 0.000256 2048 380 1250 70848 7.04662 93.9969 209.543 310.629 310.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1340 0.000256 4096 420 12550 61056 11.4755 13.9098 1638.92 417.587 2081.97 2082.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1470 0.000256 2048 80 950 75264 7.07379 75.9419 209.543 292.6 292.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 0.000512 2048 130 750 35448 3.58298 76.1129 104.822 184.572 184.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1320 6.4e-05 1024 390 550 238336 30.8389 13.5221 215.218 418.337 678.109 678.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 3.2e-05 4096 200 2650 587328 154.229 119.723 8784.46 3571.67 12630.3 12630.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1180 0.000512 512 240 550 32704 1.16515 0.832864 13.4458 26.3173 41.8613 41.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 600 0.000256 1024 120 1250 53760 6.21168 3.41811 101.8 104.764 216.321 216.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 3.2e-05 4096 210 2400 517888 232.127 132.463 7479.85 3922.3 11767 11767.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1000 0.001024 512 330 350 12320 0.622112 0.360928 3.26659 13.0992 17.4478 17.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1950 0.000256 2048 380 1250 71064 7.06102 198.907 209.566 415.578 415.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1340 0.000256 4096 420 12550 61712 11.5537 13.9779 3486.76 419.128 3931.5 3931.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1470 0.000256 2048 80 950 75488 7.05331 160.36 209.578 377.034 377.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 0.000512 2048 130 750 35392 3.58048 51.6715 104.817 160.123 160.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1320 6.4e-05 1024 390 550 236544 30.9403 13.5145 135.508 418.372 598.525 598.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 3.2e-05 4096 200 2650 586880 153.989 119.662 5568.89 3552.56 9395.32 9395.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1180 0.000512 512 240 550 32256 1.15085 0.821248 8.85098 26.0555 36.9816 37.0771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 600 0.000256 1024 120 1250 53760 6.19526 3.41606 64.9579 104.826 179.524 179.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 3.2e-05 4096 210 2400 517888 231.395 132.324 4755.3 3933.39 9052.69 9052.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1000 0.001024 512 330 350 12096 0.62464 0.366592 2.25552 13.1387 16.483 16.5771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1950 0.000256 2048 380 1250 71008 7.05536 126.826 209.541 343.468 343.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1340 0.000256 4096 420 12550 61600 11.4995 13.9509 2224.92 431.821 2682.26 2682.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1470 0.000256 2048 80 950 75376 7.05507 102.465 209.41 318.972 319.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 0.000512 2048 130 750 35280 3.5703 42.9637 104.677 151.266 151.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1320 6.4e-05 1024 390 550 236544 31.0224 13.5268 111.141 418.497 574.377 574.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 3.2e-05 4096 200 2650 586656 154.363 119.698 4554.31 3571.55 8400.14 8400.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1180 0.000512 512 240 550 31584 1.16029 0.816608 7.01373 25.9402 35.0306 35.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 600 0.000256 1024 120 1250 53760 6.22304 3.42282 53.141 104.907 167.824 167.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 3.2e-05 4096 210 2400 516096 232.527 132.543 3893.76 3923.42 8182.54 8182.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1000 0.001024 512 330 350 11424 0.619008 0.355584 1.73056 12.8766 15.6805 15.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1950 0.000256 2048 380 1250 70896 7.04922 103.975 209.408 320.473 320.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1340 0.000256 4096 420 12550 61488 11.5517 13.9795 1824.3 419.121 2269.03 2269.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1470 0.000256 2048 80 950 75264 7.05741 83.8839 209.275 300.26 300.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 0.000512 2048 130 750 35168 3.56816 37.5214 104.618 145.762 145.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1320 6.4e-05 1024 390 550 229376 31.1555 14.1326 97.3834 414.099 556.961 557.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1690 3.2e-05 4096 200 2650 586880 153.599 119.535 4114.1 3576.16 7963.6 7963.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1180 0.000512 512 240 550 32256 1.15389 0.828864 6.68854 26.1512 34.92 35.0171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 600 0.000256 1024 120 1250 51968 6.18637 3.38272 46.6392 103.867 160.201 160.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 3.2e-05 4096 210 2400 516096 231.287 132.201 3515.38 3927.25 7806.39 7806.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1000 0.001024 512 330 350 11648 0.617376 0.355968 1.83754 12.9275 15.8393 15.9334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1950 0.000256 2048 380 1250 70784 7.04307 94.1343 209.433 310.656 310.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1340 0.000256 4096 420 12550 60928 11.4504 13.9091 1632.89 417.585 2075.92 2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1470 0.000256 2048 80 950 75264 7.09818 75.502 209.601 292.247 292.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 0.000512 2048 130 750 35456 3.59501 73.243 104.957 181.848 181.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1320 6.4e-05 1024 390 550 237568 30.7445 13.4938 210.135 418.012 672.576 672.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 3.2e-05 4096 200 2650 587264 154.143 119.542 8683.16 3557.61 12514.7 12514.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1180 0.000512 512 240 550 32512 1.16144 0.830976 13.4242 26.3059 41.8213 41.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 600 0.000256 1024 120 1250 53248 6.19946 3.41018 98.5012 104.685 212.928 213.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 3.2e-05 4096 210 2400 517632 231.635 132.347 7399.67 3928.58 11692.5 11692.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1000 0.001024 512 330 350 12544 0.622496 0.362496 3.43139 13.2499 17.7651 17.8595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1950 0.000256 2048 380 1250 71040 7.06355 197.278 209.7 414.087 414.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1340 0.000256 4096 420 12550 61568 11.4788 13.9381 3349.87 418.919 3794.28 3794.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1470 0.000256 2048 80 950 75456 7.05978 158.982 209.692 375.78 375.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 0.000512 2048 130 750 35328 3.58064 53.2908 104.8 161.722 161.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1320 6.4e-05 1024 390 550 237568 30.7549 13.484 136.556 418.133 599.116 599.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 3.2e-05 4096 200 2650 586752 154.075 119.549 5635.78 3577.77 9487.39 9487.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1180 0.000512 512 240 550 32256 1.17059 0.832512 8.76864 26.3491 37.2174 37.3125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 600 0.000256 1024 120 1250 53248 6.20029 3.40982 64.2163 104.783 178.737 178.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 3.2e-05 4096 210 2400 517120 232.089 132.529 4796.1 3932.37 9093.36 9093.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1000 0.001024 512 330 350 11776 0.618208 0.35584 2.24672 12.9538 16.2731 16.3714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1950 0.000256 2048 380 1250 70912 7.1312 127.451 209.547 344.173 344.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1340 0.000256 4096 420 12550 61440 11.4878 13.9272 2187.63 418.686 2631.81 2631.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1470 0.000256 2048 80 950 75392 7.07174 103.676 209.885 320.677 320.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 0.000512 2048 130 750 35328 3.5881 45.9859 104.968 154.596 154.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1320 6.4e-05 1024 390 550 233472 30.4954 13.3226 115.402 412.72 572.13 572.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 3.2e-05 4096 200 2650 586752 153.878 119.509 4773.38 3556.24 8603.23 8603.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1180 0.000512 512 240 550 31488 1.16381 0.8192 7.45037 26.0458 35.5784 35.6764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 600 0.000256 1024 120 1250 52224 6.14662 3.36957 53.0797 103.493 166.217 166.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 3.2e-05 4096 210 2400 516096 231.879 132.405 4074.29 3927.29 8366.15 8366.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1000 0.001024 512 330 350 12288 0.622848 0.360448 2.01555 13.1596 16.2563 16.3496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1950 0.000256 2048 380 1250 70848 7.06288 108.615 209.543 325.266 325.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1340 0.000256 4096 420 12550 61056 11.4697 13.9162 1789.88 417.577 2232.91 2233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1470 0.000256 2048 80 950 75264 7.06989 87.345 209.542 303.999 304.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 0.000512 2048 130 750 35072 3.56358 40.7992 104.353 148.768 148.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1320 6.4e-05 1024 390 550 237568 30.7753 13.4858 103.991 417.927 566.36 566.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 3.2e-05 4096 200 2650 586752 153.88 119.546 4285.86 3575.78 8135.27 8135.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1180 0.000512 512 240 550 30720 1.15219 0.809888 6.39872 25.723 34.1834 34.2769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 600 0.000256 1024 120 1250 53248 6.22198 3.40992 48.4563 104.86 163.076 163.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 3.2e-05 4096 210 2400 516096 232.674 132.874 3631.08 3935.4 7932.3 7932.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1000 0.001024 512 330 350 11264 0.609088 0.350944 1.66317 12.6795 15.4026 15.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1950 0.000256 2048 380 1250 70656 7.0615 96.0478 209.013 312.165 312.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1340 0.000256 4096 420 12550 61440 11.4968 13.9387 1571.17 418.912 2015.59 2015.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1470 0.000256 2048 80 950 75264 7.05341 77.6704 209.519 294.284 294.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 0.000512 2048 130 750 35424 3.5767 77.0027 104.819 185.451 185.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1320 6.4e-05 1024 390 550 237312 30.811 14.0275 214.948 417.38 677.357 677.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 3.2e-05 4096 200 2650 587232 154.521 119.776 8934.53 3552.8 12761.9 12762.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1180 0.000512 512 240 550 32544 1.15981 0.831488 13.8236 26.2671 42.1822 42.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 600 0.000256 1024 120 1250 53568 6.19504 3.53811 101.572 104.536 215.97 216.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 3.2e-05 4096 210 2400 517824 231.759 132.393 7620.34 3922.03 11906.8 11907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1000 0.001024 512 330 350 12384 0.62224 0.3608 3.42326 13.1358 17.637 17.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1950 0.000256 2048 380 1250 71064 7.08518 201.54 209.63 418.3 418.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1340 0.000256 4096 420 12550 61632 11.5475 13.9722 3576.45 419.183 4021.23 4021.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1470 0.000256 2048 80 950 75456 7.05318 162.67 209.566 379.332 379.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 0.000512 2048 130 750 35280 3.57549 58.3987 104.613 166.638 166.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1320 6.4e-05 1024 390 550 235008 30.5887 13.376 150.301 414.331 608.783 608.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 3.2e-05 4096 200 2650 586944 153.904 119.612 6332.39 3551.97 10158.1 10158.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1180 0.000512 512 240 550 32256 1.15674 0.828 9.93917 26.118 38.1425 38.2406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 600 0.000256 1024 120 1250 52992 6.14938 3.38534 72.3411 103.846 185.848 185.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 3.2e-05 4096 210 2400 517248 231.963 132.537 5410.39 3925.29 9700.46 9700.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1000 0.001024 512 330 350 12096 0.616768 0.358272 2.42355 12.9915 16.4889 16.5889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1950 0.000256 2048 380 1250 70992 7.07165 143.589 209.609 360.312 360.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1340 0.000256 4096 420 12550 61344 11.4858 13.9366 2540.42 417.959 2983.88 2983.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1470 0.000256 2048 80 950 75312 7.08906 116.112 209.338 332.583 332.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 0.000512 2048 130 750 35208 3.56902 49.9424 104.698 158.263 158.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1320 6.4e-05 1024 390 550 235008 31.0759 13.5496 124.031 417.857 586.706 586.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 3.2e-05 4096 200 2650 586656 154.402 119.869 5203.17 3559.71 9037.38 9037.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1180 0.000512 512 240 550 31104 1.15357 0.810816 8.11862 25.8049 35.9884 36.0848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 600 0.000256 1024 120 1250 53568 6.22086 3.42426 60.8929 104.805 175.471 175.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 3.2e-05 4096 210 2400 516672 232.429 132.596 4456.27 3926.12 8747.71 8747.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1000 0.001024 512 330 350 12096 0.619328 0.359392 2.21328 13.0483 16.3389 16.4332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1950 0.000256 2048 380 1250 70848 7.05066 118.329 209.588 335.012 335.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1340 0.000256 4096 420 12550 61344 11.5098 13.9588 2093.51 418.704 2537.76 2537.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1470 0.000256 2048 80 950 75168 7.09427 96.0646 209.324 312.53 312.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 0.000512 2048 130 750 35136 3.57181 46.2388 104.708 154.571 154.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1320 6.4e-05 1024 390 550 230400 30.3467 13.2562 117.466 408.725 569.99 570.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 3.2e-05 4096 200 2650 586368 153.774 119.584 4916.09 3578.54 8768.2 8768.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1180 0.000512 512 240 550 31104 1.15373 0.815648 7.47565 25.8516 35.3994 35.4898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 600 0.000256 1024 120 1250 50688 6.14192 3.34438 53.8941 102.589 166.093 166.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 3.2e-05 4096 210 2400 516096 232.602 132.808 4191.05 3936.53 8493.26 8493.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1000 0.001024 512 330 350 11520 0.609088 0.350432 2.06797 12.7122 15.8403 15.9362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1950 0.000256 2048 380 1250 70848 7.16381 112.363 209.803 329.374 329.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1340 0.000256 4096 420 12550 61056 11.4687 13.9387 1956.39 419.124 2401 2401.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1470 0.000256 2048 80 950 75168 7.05331 90.247 209.537 306.881 306.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 0.000512 2048 130 750 34920 3.55875 43.9812 104.323 151.917 151.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1320 6.4e-05 1024 390 550 230400 31.725 13.5168 107.654 418.097 571.182 571.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 3.2e-05 4096 200 2650 586080 154.354 119.641 4502.45 3571.69 8348.34 8348.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1180 0.000512 512 240 550 30240 1.14579 0.799808 7.1089 25.5119 34.6684 34.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 600 0.000256 1024 120 1250 51840 6.30554 3.42931 51.5645 105.003 166.43 166.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 3.2e-05 4096 210 2400 515520 231.539 132.171 3841.55 3915.73 8121.28 8121.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1000 0.001024 512 330 350 11520 0.622208 0.356256 2.09949 12.9567 16.1327 16.2301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1950 0.000256 2048 380 1250 70560 7.04941 103.041 209.221 319.354 319.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1340 0.000256 4096 420 12550 61200 11.5405 13.9735 1802.57 419.506 2247.66 2247.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1470 0.000256 2048 80 950 74880 7.03603 83.6035 208.958 299.64 299.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 0.000512 2048 130 750 35440 3.59258 74.9388 104.946 183.53 183.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1320 6.4e-05 1024 390 550 238080 30.8809 13.5252 207.264 419.35 671.21 671.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 3.2e-05 4096 200 2650 587200 153.918 119.596 8635.49 3580.61 12489.8 12490
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1180 0.000512 512 240 550 32320 1.15757 0.825664 13.2184 26.1796 41.4811 41.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 600 0.000256 1024 120 1250 53120 6.16451 3.39267 98.4072 104.178 212.269 212.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 3.2e-05 4096 210 2400 517760 231.47 132.379 7371.63 3927.59 11663.3 11663.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1000 0.001024 512 330 350 12160 0.619424 0.360704 3.34077 13.0869 17.5064 17.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1950 0.000256 2048 380 1250 71040 7.06381 195.796 209.721 412.623 412.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1340 0.000256 4096 420 12550 61600 11.4976 13.951 3457.41 418.778 3901.71 3901.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1470 0.000256 2048 80 950 75440 7.05536 158.104 209.669 374.873 374.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 0.000512 2048 130 750 35360 3.59219 57.7167 104.883 166.247 166.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1320 6.4e-05 1024 390 550 235520 31.137 13.7136 143.754 419.233 608.028 608.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 3.2e-05 4096 200 2650 586880 153.495 119.54 5906.87 3555.34 9735.46 9735.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1180 0.000512 512 240 550 32000 1.14784 0.821184 9.11552 26.0052 37.1893 37.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 600 0.000256 1024 120 1250 52480 6.11974 3.36691 67.1052 103.372 180.095 180.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 3.2e-05 4096 210 2400 517120 231.853 132.544 5039.86 3943 9347.53 9347.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1000 0.001024 512 330 350 12160 0.62384 0.366592 2.31923 13.1278 16.5314 16.6277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1950 0.000256 2048 380 1250 70880 7.04717 134.25 209.385 350.727 350.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1340 0.000256 4096 420 12550 61440 11.4783 13.926 2360.86 418.102 2804.44 2804.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1470 0.000256 2048 80 950 75360 7.07344 108.736 209.556 325.408 325.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 0.000512 2048 130 750 35280 3.59197 48.7014 104.945 157.291 157.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1320 6.4e-05 1024 390 550 230400 30.9023 13.3404 118.066 412.685 575.178 575.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 3.2e-05 4096 200 2650 586560 154.042 119.596 5111.86 3552.83 8938.55 8938.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1180 0.000512 512 240 550 31680 1.16333 0.821024 7.71053 26.0688 35.8653 35.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 600 0.000256 1024 120 1250 51840 6.1792 3.37683 56.4878 103.533 169.702 169.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 3.2e-05 4096 210 2400 516480 232.445 132.797 4344.44 3928.97 8638.93 8639.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1000 0.001024 512 330 350 11520 0.634784 0.363904 2.03571 13.1968 16.3257 16.4211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1950 0.000256 2048 380 1250 70800 7.05482 114.432 209.493 331.024 331.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1340 0.000256 4096 420 12550 61440 11.4878 13.949 2054.58 418.776 2498.88 2498.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1470 0.000256 2048 80 950 75120 7.05894 92.7364 209.223 309.06 309.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 0.000512 2048 130 750 35200 3.59014 45.6462 104.957 154.246 154.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1320 6.4e-05 1024 390 550 225280 31.5278 13.3295 106.529 412.857 564.439 564.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 3.2e-05 4096 200 2650 586240 154.221 119.707 4636.65 3582.14 8492.93 8493.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1180 0.000512 512 240 550 32000 1.15853 0.825376 7.47392 26.1276 35.6839 35.7786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 600 0.000256 1024 120 1250 51200 6.19926 3.37117 51.3695 103.653 164.722 164.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 3.2e-05 4096 210 2400 517120 232.27 132.619 3973.41 3933.87 8272.45 8272.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1000 0.001024 512 330 350 11520 0.637632 0.364672 1.92851 13.2474 16.2731 16.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1950 0.000256 2048 380 1250 70720 7.05184 105.954 209.527 322.577 322.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1340 0.000256 4096 420 12550 60800 11.469 13.9191 1843.22 417.54 2286.22 2286.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1470 0.000256 2048 80 950 75200 7.05789 85.762 209.691 302.557 302.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 0.000512 2048 130 750 34800 3.54099 45.5159 104.009 153.115 153.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1320 6.4e-05 1024 390 550 230400 30.933 13.5215 105.842 412.601 563.086 563.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 3.2e-05 4096 200 2650 585600 154.381 119.765 4488.01 3576.75 8339.12 8339.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1180 0.000512 512 240 550 32000 1.16736 0.826912 7.11603 26.1645 35.3749 35.4673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 600 0.000256 1024 120 1250 51200 6.21034 3.38125 50.5324 103.668 163.915 164.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 3.2e-05 4096 210 2400 515200 233.443 133.205 3827.38 3934.77 8129.06 8129.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1000 0.001024 512 330 350 9600 0.598144 0.337408 1.88554 12.2168 15.1379 15.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1950 0.000256 2048 380 1250 70400 7.08198 101.089 208.699 316.912 316.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1340 0.000256 4096 420 12550 60800 11.4872 13.9468 1785.3 418.472 2229.28 2229.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1470 0.000256 2048 80 950 74800 7.03898 82.6713 208.653 298.404 298.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 0.000512 2048 130 780 35360 3.59024 64.6904 104.976 173.31 173.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1320 6.4e-05 1024 390 540 234496 31.3372 13.5025 259.617 419.291 723.949 724.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1690 3.2e-05 4096 200 2640 587008 153.677 119.535 6982.55 3577.34 10833.3 10833.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1180 0.000512 512 240 540 32896 1.15197 0.829664 10.3204 26.2774 38.6765 38.7734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 600 0.000256 1024 120 1260 53248 6.22816 3.41898 78.7874 104.976 193.543 193.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 3.2e-05 4096 210 2400 519424 229.936 131.996 5957.36 3920.69 10240.3 10240.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1000 0.001024 512 330 360 12032 0.625024 0.362368 2.61507 13.226 16.9256 17.0189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1950 0.000256 2048 380 1260 71040 7.14966 158.431 209.733 375.357 375.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1340 0.000256 4096 420 12540 61760 11.5018 13.9429 2794.58 419.37 3239.48 3239.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1470 0.000256 2048 80 960 75488 7.05536 128.571 209.735 345.406 345.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 0.000512 2048 130 780 35328 3.59424 43.6163 104.918 152.184 152.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1320 6.4e-05 1024 390 540 233472 31.3064 13.4841 247.608 417.72 710.312 710.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1690 3.2e-05 4096 200 2640 587008 154.142 119.596 4559.12 3575.61 8408.69 8408.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1180 0.000512 512 240 540 32768 1.1568 0.82944 6.87702 26.2823 35.245 35.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 600 0.000256 1024 120 1260 52736 6.2184 3.40454 51.5332 104.61 165.901 166.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1040 3.2e-05 4096 210 2400 519168 230.223 131.998 4143.52 3917.58 8423.58 8423.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1000 0.001024 512 330 360 12032 0.6296 0.364288 1.86048 13.2419 16.1976 16.2992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1950 0.000256 2048 380 1260 70976 7.04947 103.801 209.524 320.419 320.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1340 0.000256 4096 420 12540 61568 11.4833 13.932 1810.77 418.619 2254.88 2254.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1470 0.000256 2048 80 960 75456 7.05843 84.068 209.623 300.806 300.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1130 0.000512 2048 130 780 35232 3.57514 36.1827 104.75 144.56 144.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1320 6.4e-05 1024 390 540 230400 31.459 13.4446 242.933 416.402 704.428 704.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1690 3.2e-05 4096 200 2640 586752 153.733 119.566 3712.3 3575.98 7561.79 7561.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1180 0.000512 512 240 540 32640 1.15853 0.8272 5.64368 26.2193 33.948 34.0402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 600 0.000256 1024 120 1260 52224 6.21683 3.40173 41.8224 104.313 155.892 156.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1040 3.2e-05 4096 210 2400 518400 230.102 132.055 3439.81 3919.24 7721.49 7721.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1000 0.001024 512 330 360 11520 0.626112 0.362432 1.53798 13.0892 15.7153 15.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1950 0.000256 2048 380 1260 70944 7.16698 84.5084 209.531 301.247 301.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1340 0.000256 4096 420 12540 61632 11.4822 13.9362 1475.41 418.798 1919.7 1919.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1470 0.000256 2048 80 960 75360 7.07795 68.6701 209.452 285.261 285.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1130 0.000512 2048 130 780 35200 3.58154 31.7891 104.732 140.156 140.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1320 6.4e-05 1024 390 540 233472 31.3295 13.8445 244.274 417.747 707.386 707.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1690 3.2e-05 4096 200 2640 586752 154.561 119.553 10597.7 3555.11 14427.2 14427.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1180 0.000512 512 240 540 32768 1.15962 0.833536 4.97808 26.3273 33.3993 33.4975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 600 0.000256 1024 120 1260 52224 6.25626 3.41139 36.1951 104.682 150.673 150.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1040 3.2e-05 4096 210 2400 519168 230.334 132.04 3048.06 3917.65 7328.38 7328.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1000 0.001024 512 330 360 11264 0.623136 0.355968 1.4079 12.938 15.4272 15.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1950 0.000256 2048 380 1260 70912 7.05178 73.1715 209.497 289.766 289.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1340 0.000256 4096 420 12540 61440 11.473 13.9268 1274.25 418.209 1717.93 1718.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1470 0.000256 2048 80 960 75392 7.07914 59.1565 209.59 275.869 275.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 0.000512 2048 130 780 35320 3.57834 81.4879 104.79 189.915 189.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1320 6.4e-05 1024 390 540 234240 31.3811 13.525 224.516 418.891 688.506 688.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1690 3.2e-05 4096 200 2640 587040 154.524 119.843 9519.49 3574.58 13368.7 13368.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1180 0.000512 512 240 540 32960 1.1559 0.829568 14.1602 26.2388 42.4882 42.5902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 600 0.000256 1024 120 1260 53120 6.24656 3.4263 110.261 104.88 224.948 225.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 3.2e-05 4096 210 2400 519680 230.908 132.302 8153.8 3916.31 12433.6 12433.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1000 0.001024 512 330 360 12000 0.626944 0.364544 3.46563 13.1563 17.7116 17.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1950 0.000256 2048 380 1260 71040 7.13114 218.782 209.55 435.51 435.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1340 0.000256 4096 420 12540 61760 11.5485 13.9782 3802.54 419.005 4247.14 4247.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1470 0.000256 2048 80 960 75480 7.05926 177.082 209.537 393.725 393.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 0.000512 2048 130 780 35280 3.58381 55.1444 104.817 163.598 163.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1320 6.4e-05 1024 390 540 232960 31.4823 13.5149 138.297 419.055 602.539 602.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1690 3.2e-05 4096 200 2640 586560 154.022 119.696 5911.87 3556.6 9742.41 9742.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1180 0.000512 512 240 540 32640 1.15421 0.829248 8.9559 26.1623 37.2025 37.2948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 600 0.000256 1024 120 1260 52480 6.19782 3.38746 67.4889 104.105 181.306 181.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 3.2e-05 4096 210 2400 519040 230.378 132.18 5060.63 3917.6 9341.08 9341.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1000 0.001024 512 330 360 11840 0.622592 0.358848 2.40704 13.0745 16.5625 16.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1950 0.000256 2048 380 1260 70960 7.0479 135.746 209.496 352.336 352.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1340 0.000256 4096 420 12540 61600 11.4977 13.9543 2367.9 418.461 2811.89 2811.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1470 0.000256 2048 80 960 75440 7.07405 109.957 209.588 326.665 326.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 0.000512 2048 130 780 35160 3.56982 46.8895 104.605 155.116 155.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1320 6.4e-05 1024 390 540 230400 31.6184 13.5044 112.294 417.457 575.065 575.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1690 3.2e-05 4096 200 2640 586560 154.216 119.783 4817.14 3554.18 8645.53 8645.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1180 0.000512 512 240 540 32640 1.16506 0.829088 7.26662 26.2978 35.6585 35.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 600 0.000256 1024 120 1260 52800 6.23952 3.41568 55.3005 104.586 169.668 169.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 3.2e-05 4096 210 2400 518400 230.925 132.172 4137.29 3914.61 8415.26 8415.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1000 0.001024 512 330 360 11520 0.627584 0.35888 2.07331 13.1032 16.2643 16.3617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1950 0.000256 2048 380 1260 70920 7.04342 111.141 209.494 327.721 327.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1340 0.000256 4096 420 12540 61680 11.5389 13.974 1938.91 419.113 2383.61 2383.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1470 0.000256 2048 80 960 75360 7.05331 89.9793 209.472 306.549 306.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 0.000512 2048 130 780 35200 3.57782 40.1605 104.914 148.703 148.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1320 6.4e-05 1024 390 540 230400 31.7369 13.4963 318.833 419.568 783.82 783.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1690 3.2e-05 4096 200 2640 586240 153.814 119.646 4097.44 3580.81 7951.92 7952.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1180 0.000512 512 240 540 32000 1.14979 0.817696 6.36336 26.0259 34.4567 34.5502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 600 0.000256 1024 120 1260 51200 6.18086 3.36982 45.7781 103.452 158.915 159.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1040 3.2e-05 4096 210 2400 518400 230.648 132.21 3509.06 3925.77 7797.95 7798.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1000 0.001024 512 330 360 11520 0.628448 0.362496 1.96278 13.142 16.1963 16.2877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1950 0.000256 2048 380 1260 70880 7.06355 94.3778 209.699 311.184 311.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1340 0.000256 4096 420 12540 61440 11.4726 13.9268 1639.81 418.451 2083.74 2083.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1470 0.000256 2048 80 960 75360 7.05325 76.355 209.787 293.237 293.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 0.000512 2048 130 780 35328 3.58912 77.5455 104.854 186.041 186.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1320 6.4e-05 1024 390 540 233472 31.314 13.5066 205.348 418.297 668.658 668.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 3.2e-05 4096 200 2640 586752 154.082 119.699 8759.04 3574.7 12607.7 12608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1180 0.000512 512 240 540 33024 1.15754 0.833536 13.0932 26.3108 41.4935 41.5911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 600 0.000256 1024 120 1260 52992 6.2239 3.40992 100.807 104.739 215.313 215.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 3.2e-05 4096 210 2400 519168 230.462 132.192 7482.65 3917.81 11763.4 11763.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1000 0.001024 512 330 360 11904 0.626688 0.362432 3.10688 13.1796 17.3741 17.4692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1950 0.000256 2048 380 1260 71040 7.06867 200.858 209.615 417.584 417.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1340 0.000256 4096 420 12540 61728 11.5139 13.951 3492.31 418.952 3936.8 3936.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1470 0.000256 2048 80 960 75456 7.10848 162.4 209.531 379.083 379.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 0.000512 2048 130 780 35232 3.5799 53.2598 104.747 161.639 161.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1320 6.4e-05 1024 390 540 230400 31.3451 13.439 127.802 416.383 589.158 589.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1690 3.2e-05 4096 200 2640 586752 153.732 119.569 5480.77 3575.91 9330.2 9330.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1180 0.000512 512 240 540 32640 1.15488 0.829504 8.47514 26.2185 36.777 36.8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 600 0.000256 1024 120 1260 52224 6.21667 3.40083 62.1649 104.314 176.225 176.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 3.2e-05 4096 210 2400 518400 230.041 132.029 4680.87 3919.21 8962.43 8962.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1000 0.001024 512 330 360 11520 0.625248 0.368032 2.02845 13.0896 16.2116 16.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1950 0.000256 2048 380 1260 70944 7.05536 126.127 209.526 342.752 342.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1340 0.000256 4096 420 12540 61632 11.4688 13.9444 2193.57 418.791 2637.85 2637.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1470 0.000256 2048 80 960 75360 7.06355 101.937 209.445 318.488 318.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 0.000512 2048 130 780 35136 3.56966 43.9235 104.582 152.127 152.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1320 6.4e-05 1024 390 540 230400 31.1085 13.4385 104.508 414.257 563.503 563.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1690 3.2e-05 4096 200 2640 586368 153.943 119.691 4494.2 3573.19 8341.24 8341.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1180 0.000512 512 240 540 32256 1.15542 0.825344 6.98595 26.1124 35.1817 35.2758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 600 0.000256 1024 120 1260 51840 6.19747 3.38672 51.3852 103.827 164.925 165.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 3.2e-05 4096 210 2400 518400 230.603 132.217 3860.61 3918.31 8142.01 8142.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1000 0.001024 512 330 360 11520 0.622592 0.356352 1.92083 12.9901 15.9847 16.0832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1950 0.000256 2048 380 1260 70848 7.06157 103.633 209.328 320.066 320.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1340 0.000256 4096 420 12540 61344 11.4893 13.9368 1801.9 417.89 2245.29 2245.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1470 0.000256 2048 80 960 75312 7.04717 84.1892 209.374 300.653 300.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 0.000512 2048 130 780 35136 3.5777 38.685 104.736 147.053 147.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1320 6.4e-05 1024 390 540 227328 31.2705 13.3161 93.147 412.348 550.274 550.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1690 3.2e-05 4096 200 2640 585984 154.123 119.635 4066.76 3576.63 7917.36 7917.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1180 0.000512 512 240 540 32256 1.15171 0.8192 6.21002 26.0241 34.304 34.3937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 600 0.000256 1024 120 1260 50688 6.21043 3.36765 45.133 103.396 158.232 158.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 3.2e-05 4096 210 2400 517632 230.33 131.932 3483.95 3915.56 7762.05 7762.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1000 0.001024 512 330 360 11520 0.628192 0.362464 1.6617 13.15 15.9002 15.9911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1950 0.000256 2048 380 1260 70848 7.05094 93.2741 209.506 309.874 309.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1340 0.000256 4096 420 12540 61056 11.4683 13.9178 1618.02 417.204 2060.69 2060.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1470 0.000256 2048 80 960 75264 7.07968 76.0566 209.421 292.601 292.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 0.000512 2048 130 780 35040 3.57014 34.6852 104.706 143.014 143.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1320 6.4e-05 1024 390 540 222720 31.8033 13.3723 79.2458 412.803 537.408 537.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1690 3.2e-05 4096 200 2640 585600 154.333 119.741 3518.07 3559.08 7351.45 7351.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1180 0.000512 512 240 540 31680 1.15955 0.823264 5.42128 26.0772 33.5804 33.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 600 0.000256 1024 120 1260 51840 6.17334 3.3777 40.0784 103.56 153.318 153.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 3.2e-05 4096 210 2400 518400 230.735 132.197 3022.14 3919.81 7305.15 7305.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1000 0.001024 512 330 360 11520 0.630752 0.360864 1.69491 13.1927 15.979 16.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1950 0.000256 2048 380 1260 70800 7.04902 81.4538 209.705 298.252 298.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1340 0.000256 4096 420 12540 61440 11.4774 13.9471 1414.11 418.883 1858.5 1858.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1470 0.000256 2048 80 960 75120 7.04512 65.6241 209.355 282.068 282.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 0.000512 2048 130 780 35336 3.58624 72.6364 105.001 181.277 181.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1320 6.4e-05 1024 390 540 234752 31.2814 13.5251 196.929 418.735 660.659 660.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 3.2e-05 4096 200 2640 586880 154.195 119.784 8368.09 3562.14 12204.4 12204.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1180 0.000512 512 240 540 32928 1.15955 0.835584 12.7441 26.3432 41.1867 41.2795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 600 0.000256 1024 120 1260 52864 6.25357 3.41738 95.5643 104.858 210.216 210.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 3.2e-05 4096 210 2400 519232 230.911 132.258 7153.99 3918.7 11436.1 11436.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1000 0.001024 512 330 360 11872 0.625376 0.36096 3.11648 13.1132 17.3109 17.4042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1950 0.000256 2048 380 1260 71008 7.06749 191.422 209.761 408.296 408.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1340 0.000256 4096 420 12540 61712 11.5433 13.9699 3336.94 419.514 3782.04 3782.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1470 0.000256 2048 80 960 75432 7.05885 154.698 209.703 371.502 371.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 0.000512 2048 130 780 35280 3.5895 51.6108 105.001 160.252 160.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1320 6.4e-05 1024 390 540 232960 31.3809 13.5208 124.836 418.8 588.73 588.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 3.2e-05 4096 200 2640 586432 154.106 119.71 5308.72 3577.98 9160.73 9160.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1180 0.000512 512 240 540 32256 1.14989 0.819456 8.24771 26.0792 36.3989 36.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 600 0.000256 1024 120 1260 52864 6.23629 3.4128 60.8463 104.93 175.558 175.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 3.2e-05 4096 210 2400 518784 230.661 132.183 4531.67 3921.79 8816.57 8816.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1000 0.001024 512 330 360 11648 0.629248 0.368832 2.08458 13.1512 16.3347 16.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1950 0.000256 2048 380 1260 70896 7.04922 121.458 209.605 338.156 338.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1340 0.000256 4096 420 12540 61600 11.4977 13.956 2118.5 419.212 2563.25 2563.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1470 0.000256 2048 80 960 75376 7.0697 98.5024 209.701 315.316 315.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 0.000512 2048 130 780 35112 3.57027 43.2214 104.603 151.447 151.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1320 6.4e-05 1024 390 540 231168 31.7292 13.554 105.139 418.485 569.101 569.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 3.2e-05 4096 200 2640 585984 154.537 119.828 4457.36 3575.29 8307.24 8307.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1180 0.000512 512 240 540 32256 1.1535 0.815104 7.00934 25.9421 35.0191 35.1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 600 0.000256 1024 120 1260 52416 6.2855 3.42774 51.2668 104.909 166.014 166.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 3.2e-05 4096 210 2400 517440 231.4 132.255 3821.98 3916.36 8102.28 8102.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1000 0.001024 512 330 360 11424 0.6208 0.353056 1.62538 12.878 15.5775 15.6733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1950 0.000256 2048 380 1260 70896 7.05376 102.797 209.56 319.455 319.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1340 0.000256 4096 420 12540 61488 11.5526 13.976 1783.75 419.126 2228.49 2228.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1470 0.000256 2048 80 960 75264 7.04922 82.8805 209.352 299.325 299.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 0.000512 2048 130 780 35168 3.58512 38.5802 104.99 147.211 147.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1320 6.4e-05 1024 390 540 229376 31.1497 13.4162 91.307 414.105 550.167 550.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1690 3.2e-05 4096 200 2640 585984 153.955 119.669 3938.76 3561.86 7774.47 7774.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1180 0.000512 512 240 540 32256 1.15862 0.824544 6.27632 26.1515 34.5062 34.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 600 0.000256 1024 120 1260 51968 6.19046 3.3825 44.5851 103.872 158.157 158.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 3.2e-05 4096 210 2400 517888 229.888 131.916 3358.23 3917.7 7637.99 7638.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1000 0.001024 512 330 360 10752 0.626432 0.356352 1.6215 12.9272 15.6306 15.7208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1950 0.000256 2048 380 1260 70784 7.05747 90.0756 209.583 306.76 306.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1340 0.000256 4096 420 12540 60928 11.4397 13.9085 1552.66 417.378 1995.46 1995.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1470 0.000256 2048 80 960 75264 7.0681 73.1178 209.681 289.912 289.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 0.000512 2048 130 780 35000 3.57798 33.6855 104.701 142.016 142.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1320 6.4e-05 1024 390 540 224000 31.2965 13.7037 79.3209 409.403 533.916 534.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1690 3.2e-05 4096 200 2640 585760 154.496 119.74 3509.34 3556.67 7340.46 7340.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1180 0.000512 512 240 540 31360 1.15606 0.814816 5.41261 25.8911 33.3737 33.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 600 0.000256 1024 120 1260 49280 6.2473 3.34653 37.5857 102.752 150.06 150.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 3.2e-05 4096 210 2400 517440 230.852 132.03 2978.61 3911.48 7253.24 7253.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1000 0.001024 512 330 360 11200 0.63488 0.360672 1.55648 13.1148 15.7666 15.8659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1950 0.000256 2048 380 1260 70560 7.0313 79.1671 209.155 295.396 295.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1340 0.000256 4096 420 12540 61040 11.5522 13.9771 1376.34 419.516 1821.47 1821.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1470 0.000256 2048 80 960 75040 7.0679 64.5854 209.247 280.943 281.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 0.000512 2048 130 780 35328 3.58886 71.3734 104.922 179.939 179.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1320 6.4e-05 1024 390 540 233472 31.1818 13.4902 186.501 417.725 649.086 649.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 3.2e-05 4096 200 2640 587008 154.13 119.577 7972.72 3556.24 11802.9 11803.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1180 0.000512 512 240 540 32768 1.15917 0.831008 12.1721 26.2844 40.5491 40.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 600 0.000256 1024 120 1260 52736 6.21997 3.40803 90.5426 104.612 204.912 205.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 3.2e-05 4096 210 2400 519168 230.232 132.017 6798.49 3917.39 11078.4 11078.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1000 0.001024 512 330 360 12032 0.628352 0.36352 3.00442 13.2425 17.3396 17.4303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1950 0.000256 2048 380 1260 70976 7.0528 182.121 209.531 398.749 398.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1340 0.000256 4096 420 12540 61568 11.4796 13.9364 3032.45 418.628 3476.57 3476.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1470 0.000256 2048 80 960 75456 7.06406 147.272 209.621 364.001 364.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 0.000512 2048 130 780 35200 3.58211 53.0063 104.736 161.38 161.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1320 6.4e-05 1024 390 540 233472 31.2092 13.4895 126.305 417.752 588.953 589.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 3.2e-05 4096 200 2640 586752 154.072 119.554 5463.2 3574.85 9311.9 9312.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1180 0.000512 512 240 540 32768 1.16525 0.834144 8.26835 26.3235 36.6935 36.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 600 0.000256 1024 120 1260 52224 6.25296 3.40992 60.662 104.681 175.135 175.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 3.2e-05 4096 210 2400 519168 230.302 132.036 4653.2 3917.77 8933.59 8933.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1000 0.001024 512 330 360 11264 0.62128 0.354144 2.03254 12.9334 16.0443 16.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1950 0.000256 2048 380 1260 70912 7.04858 124.357 209.5 340.95 341.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1340 0.000256 4096 420 12540 61440 11.4741 13.9277 2028.99 418.365 2472.83 2472.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1470 0.000256 2048 80 960 75392 7.05504 100.25 209.591 316.94 316.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 0.000512 2048 130 780 35136 3.5799 45.1916 104.706 153.532 153.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1320 6.4e-05 1024 390 540 227328 31.2504 13.3187 103.108 412.236 560.107 560.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 3.2e-05 4096 200 2640 585984 154.121 119.627 4539.02 3575.69 8388.67 8388.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1180 0.000512 512 240 540 32256 1.15603 0.818848 6.82566 26.015 34.9134 35.0074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 600 0.000256 1024 120 1260 50688 6.21299 3.36896 49.2233 103.37 162.303 162.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 3.2e-05 4096 210 2400 517632 230.331 131.932 3857.03 3914.57 8134.12 8134.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1000 0.001024 512 330 360 11520 0.628992 0.360448 1.82557 13.1469 16.0606 16.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1950 0.000256 2048 380 1260 70848 7.07005 103.13 209.443 319.686 319.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1340 0.000256 4096 420 12540 61056 11.4555 13.9187 1669.32 417.086 2111.86 2111.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1470 0.000256 2048 80 960 75264 7.04627 83.415 209.359 299.863 299.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 0.000512 2048 130 780 35072 3.57696 41.3208 104.736 149.685 149.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1320 6.4e-05 1024 390 540 229376 31.7435 13.5072 97.3648 417.912 560.717 560.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 3.2e-05 4096 200 2640 586752 153.876 119.525 4201.66 3556.32 8031.6 8031.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1180 0.000512 512 240 540 31744 1.14934 0.809344 6.40397 25.7203 34.1816 34.2789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 600 0.000256 1024 120 1260 51200 6.29978 3.40605 45.4708 104.858 160.165 160.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 3.2e-05 4096 210 2400 518144 231.057 132.223 3570.63 3924.28 7858.47 7858.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1000 0.001024 512 330 360 10240 0.620512 0.35008 1.65133 12.6781 15.3963 15.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1950 0.000256 2048 380 1260 70656 7.03872 95.6211 209.161 311.866 311.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1340 0.000256 4096 420 12540 61440 11.4896 13.9366 1494.81 418.899 1939.21 1939.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1470 0.000256 2048 80 960 75264 7.07584 77.2239 209.585 293.927 293.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 0.000512 2048 130 780 34880 3.56758 37.5357 104.478 145.634 145.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1320 6.4e-05 1024 390 540 225280 31.5317 13.3258 87.5258 412.851 545.422 545.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 3.2e-05 4096 200 2640 586240 154.244 119.711 3818.73 3562.85 7655.75 7655.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1180 0.000512 512 240 540 32000 1.16074 0.825344 5.97974 26.1304 34.1941 34.2917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 600 0.000256 1024 120 1260 51200 6.20173 3.37114 42.5446 103.657 155.902 156.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 3.2e-05 4096 210 2400 517120 232.286 132.643 3250.43 3933.78 7549.42 7549.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1000 0.001024 512 330 360 11520 0.63504 0.36288 1.86163 13.2496 16.2084 16.3087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1950 0.000256 2048 380 1260 70720 7.05075 87.7139 209.665 304.473 304.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1340 0.000256 4096 420 12540 60800 11.4525 13.9166 1366.7 417.537 1809.68 1809.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1470 0.000256 2048 80 960 75200 7.07741 70.5114 209.76 287.391 287.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 0.000512 2048 130 768 35392 3.58605 63.27 104.858 171.768 171.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1320 6.4e-05 1024 390 576 229376 31.964 13.4989 264.191 419.058 728.919 729.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1690 3.2e-05 4096 200 2624 587264 153.613 119.516 6834.92 3554.99 10663.3 10663.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1180 0.000512 512 240 576 32512 1.1559 0.831648 10.7221 26.2641 39.0764 39.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 600 0.000256 1024 120 1280 52736 6.23786 3.41715 78.4698 104.919 193.18 193.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 3.2e-05 4096 210 2432 518912 230.31 132.064 5914.49 3921.44 10198.6 10198.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1000 0.001024 512 330 384 11648 0.631328 0.363904 2.67251 13.2178 16.9889 17.0838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1950 0.000256 2048 380 1216 71296 7.0608 151.115 209.645 367.864 367.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1340 0.000256 4096 420 12544 61696 11.4982 13.9501 2747.59 419.9 3193.02 3193.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1470 0.000256 2048 80 960 75488 7.05741 127.204 209.617 343.923 343.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 0.000512 2048 130 768 35328 3.58275 41.9158 104.753 150.304 150.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1320 6.4e-05 1024 390 576 227328 32.0722 13.484 251.73 417.711 715.183 715.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1690 3.2e-05 4096 200 2624 587264 154.096 119.517 4399.08 3554.31 8227.24 8227.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1180 0.000512 512 240 576 32512 1.15885 0.828096 7.04323 26.2795 35.4098 35.5045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 600 0.000256 1024 120 1280 52224 6.2425 3.40602 50.2159 104.599 164.597 164.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1040 3.2e-05 4096 210 2432 518656 230.691 132.102 4050.38 3919.66 8333.09 8333.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1000 0.001024 512 330 384 11520 0.632384 0.369888 1.83331 13.2401 16.179 16.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1950 0.000256 2048 380 1216 71232 7.06355 97.3782 209.533 314.016 314.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1340 0.000256 4096 420 12544 61568 11.4749 13.9377 1756.91 418.57 2200.97 2201.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1470 0.000256 2048 80 960 75456 7.09696 81.4611 209.592 298.21 298.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 0.000512 2048 130 768 35328 3.59216 35.3751 104.85 143.871 143.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1320 6.4e-05 1024 390 576 227328 31.823 13.4448 249.399 416.38 711.231 711.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1690 3.2e-05 4096 200 2624 587136 153.688 119.553 3632.23 3554.59 7460.3 7460.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1180 0.000512 512 240 576 32256 1.1657 0.829408 5.88739 26.2166 34.198 34.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 600 0.000256 1024 120 1280 52224 6.22102 3.4007 41.9534 104.307 156.015 156.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1040 3.2e-05 4096 210 2432 518400 230.128 132.053 3421.1 3918.96 7702.52 7702.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1000 0.001024 512 330 384 11136 0.631968 0.360384 1.59978 13.0867 15.7817 15.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1950 0.000256 2048 380 1216 71232 7.07174 80.8387 209.635 297.588 297.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1340 0.000256 4096 420 12544 61440 11.475 13.9302 1445.87 418.788 1890.14 1890.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1470 0.000256 2048 80 960 75360 7.08307 67.4775 209.439 284.058 284.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1130 0.000512 2048 130 768 35200 3.57306 30.7958 104.682 139.105 139.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1320 6.4e-05 1024 390 576 225280 32.339 14.0364 244.572 418.141 709.285 709.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1690 3.2e-05 4096 200 2624 586752 154.595 119.535 10274.2 3558.39 14106.9 14107.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1180 0.000512 512 240 576 32256 1.17178 0.832096 5.19466 26.3498 33.6505 33.7502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 600 0.000256 1024 120 1280 52224 6.26214 3.40672 36.1454 104.782 150.726 150.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1040 3.2e-05 4096 210 2432 518144 231.161 132.221 3018.65 3926.77 7309.07 7309.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1000 0.001024 512 330 384 10752 0.62896 0.355104 1.43856 12.9519 15.4752 15.5771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1950 0.000256 2048 380 1216 71168 7.05008 69.6034 209.726 286.422 286.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1340 0.000256 4096 420 12544 61440 11.4828 13.9303 1254.38 418.618 1698.48 1698.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1470 0.000256 2048 80 960 75392 7.08102 58.1382 209.786 275.049 275.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 0.000512 2048 130 768 35400 3.59171 78.3124 104.977 186.932 186.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1320 6.4e-05 1024 390 576 229120 31.9976 13.5291 224.765 419.393 689.874 690.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1690 3.2e-05 4096 200 2624 587360 154.532 119.799 9130.47 3574.88 12979.9 12980.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1180 0.000512 512 240 576 32480 1.15962 0.830304 14.1992 26.2676 42.5593 42.6546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 600 0.000256 1024 120 1280 52800 6.2593 3.42726 106.721 105.007 221.545 221.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 3.2e-05 4096 210 2432 519040 231.416 132.361 7921.84 3924.58 12210.5 12210.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1000 0.001024 512 330 384 11520 0.629152 0.362432 3.43725 13.1687 17.6947 17.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1950 0.000256 2048 380 1216 71280 7.09222 203.608 209.784 420.528 420.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1340 0.000256 4096 420 12544 61680 11.5528 13.9715 3669.43 419.509 4114.54 4114.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1470 0.000256 2048 80 960 75480 7.06112 170.6 209.783 387.489 387.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 0.000512 2048 130 768 35360 3.59219 52.5455 104.957 161.147 161.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1320 6.4e-05 1024 390 576 227840 32.0864 13.8713 136.964 419.362 602.471 602.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1690 3.2e-05 4096 200 2624 586880 153.858 119.661 5537.31 3567.07 9378.11 9378.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1180 0.000512 512 240 576 32320 1.15936 0.829312 9.15443 26.1796 37.4189 37.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 600 0.000256 1024 120 1280 51840 6.22061 3.39142 64.5503 104.18 178.47 178.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 3.2e-05 4096 210 2432 518400 230.772 132.225 4799.88 3924.43 9087.58 9087.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1000 0.001024 512 330 384 11200 0.630688 0.368256 2.3305 13.0847 16.5118 16.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1950 0.000256 2048 380 1216 71200 7.05251 124.11 209.637 340.842 340.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1340 0.000256 4096 420 12544 61440 11.498 13.9471 2224.45 418.786 2668.76 2668.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1470 0.000256 2048 80 960 75440 7.05302 104.211 209.74 321.046 321.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 0.000512 2048 130 768 35280 3.57379 43.0209 104.865 151.511 151.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1320 6.4e-05 1024 390 576 226560 32.0778 13.5086 112.211 417.737 575.726 575.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1690 3.2e-05 4096 200 2624 586560 154.325 119.796 4594.32 3557.25 8425.9 8426.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1180 0.000512 512 240 576 32160 1.16906 0.830112 7.38525 26.318 35.8001 35.8961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 600 0.000256 1024 120 1280 51840 6.28646 3.41584 53.1513 104.675 167.654 167.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 3.2e-05 4096 210 2432 517440 231.763 132.351 3976.97 3923.07 8264.43 8264.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1000 0.001024 512 330 384 11040 0.635104 0.361504 2.09872 13.1131 16.3065 16.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1950 0.000256 2048 380 1216 71160 7.06733 102.693 209.656 319.462 319.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1340 0.000256 4096 420 12544 61440 11.5543 13.9735 1845.62 419.47 2290.69 2290.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1470 0.000256 2048 80 960 75360 7.0721 86.0021 209.652 302.771 302.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 0.000512 2048 130 768 35200 3.57549 38.1639 104.74 146.534 146.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1320 6.4e-05 1024 390 576 225280 32.3572 13.5004 319.297 419.46 784.803 784.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1690 3.2e-05 4096 200 2624 586880 153.516 119.518 3944.28 3557.27 7774.79 7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1180 0.000512 512 240 576 32000 1.15085 0.818784 6.59875 26.0178 34.6865 34.7819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 600 0.000256 1024 120 1280 51200 6.18035 3.36422 45.3885 103.424 158.489 158.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 3.2e-05 4096 210 2432 518400 230.689 132.171 3421.72 3924.78 7709.63 7709.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1000 0.001024 512 330 384 10880 0.636352 0.362496 1.66291 13.1382 15.898 15.9925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1950 0.000256 2048 380 1216 71040 7.04922 88.3184 209.414 304.825 304.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1340 0.000256 4096 420 12544 61120 11.4707 13.9282 1577.26 418.352 2021.09 2021.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1470 0.000256 2048 80 960 75360 7.05741 73.7716 209.731 290.603 290.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 0.000512 2048 130 768 35200 3.57747 34.2738 104.874 142.777 142.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1320 6.4e-05 1024 390 576 224000 31.729 13.8179 343.259 412.738 801.729 801.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1690 3.2e-05 4096 200 2624 587200 154.503 119.847 3607.03 3558.51 7440.11 7440.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1180 0.000512 512 240 576 32000 1.16173 0.8192 5.96934 26.0488 34.101 34.1962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 600 0.000256 1024 120 1280 51200 6.21507 3.37843 41.9081 103.51 155.151 155.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1040 3.2e-05 4096 210 2432 516800 232.51 132.697 3562.3 3927.81 7855.6 7855.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1000 0.001024 512 330 384 11200 0.63664 0.366272 1.62198 13.17 15.8931 15.9871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1950 0.000256 2048 380 1216 71000 7.0656 81.1109 209.467 297.687 297.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1340 0.000256 4096 420 12544 61200 11.5036 13.9387 1447.57 417.811 1890.9 1890.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1470 0.000256 2048 80 960 75200 7.04326 67.2585 209.461 283.826 283.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 0.000512 2048 130 768 35376 3.58115 74.6366 104.926 183.198 183.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1320 6.4e-05 1024 390 576 228864 31.8755 13.6415 207.754 418.667 672.128 672.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 3.2e-05 4096 200 2624 587136 153.982 119.654 8404.68 3556.36 12234.9 12235.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1180 0.000512 512 240 576 32640 1.16259 0.831488 13.3564 26.3364 41.7843 41.8808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 600 0.000256 1024 120 1280 52608 6.24013 3.40739 98.7963 104.834 213.403 213.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 3.2e-05 4096 210 2432 518784 230.747 132.248 7286.83 3923.22 11573.3 11573.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1000 0.001024 512 330 384 11520 0.629984 0.363392 3.17238 13.1923 17.461 17.5534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1950 0.000256 2048 380 1216 71280 7.07379 187.556 209.782 404.455 404.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1340 0.000256 4096 420 12544 61632 11.505 13.9551 3371.64 419.339 3816.52 3816.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1470 0.000256 2048 80 960 75456 7.05546 157.023 209.717 373.839 373.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 0.000512 2048 130 768 35328 3.58336 50.9405 104.919 159.495 159.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1320 6.4e-05 1024 390 576 227328 31.6615 14.0078 129.085 416.645 591.587 591.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 3.2e-05 4096 200 2624 587136 153.653 119.53 5250.59 3556.7 9080.69 9080.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1180 0.000512 512 240 576 32256 1.15974 0.828768 8.70998 26.233 37.0301 37.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 600 0.000256 1024 120 1280 52224 6.21117 3.40509 61.1225 104.374 175.24 175.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 3.2e-05 4096 210 2432 518400 230.104 132.015 4553.57 3921.57 8837.53 8837.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1000 0.001024 512 330 384 11136 0.629888 0.365568 2.07312 13.0947 16.2627 16.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1950 0.000256 2048 380 1216 71232 7.0639 117.769 209.77 334.646 334.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1340 0.000256 4096 420 12544 61440 11.4689 13.9387 2105.18 419.164 2549.82 2549.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1470 0.000256 2048 80 960 75360 7.07782 98.5088 209.572 315.202 315.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 0.000512 2048 130 768 35280 3.58349 42.2359 104.856 150.728 150.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1320 6.4e-05 1024 390 576 225792 31.6505 13.3832 105.458 414.406 565.087 565.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1690 3.2e-05 4096 200 2624 586368 154.004 119.706 4328.34 3555.06 8157.33 8157.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1180 0.000512 512 240 576 32256 1.15475 0.825152 7.16653 26.1226 35.3692 35.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 600 0.000256 1024 120 1280 51840 6.20003 3.38541 50.4249 103.864 164.003 164.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 3.2e-05 4096 210 2432 518400 230.634 132.184 3759.38 3919.7 8042.17 8042.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1000 0.001024 512 330 384 10944 0.625312 0.35632 1.79846 12.9929 15.8731 15.9662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1950 0.000256 2048 380 1216 71136 7.05386 96.9953 209.515 313.609 313.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1340 0.000256 4096 420 12544 61344 11.4791 13.9471 1738.93 418.032 2182.47 2182.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1470 0.000256 2048 80 960 75312 7.05117 81.0414 209.45 297.586 297.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 0.000512 2048 130 768 35136 3.57885 37.4705 104.554 145.656 145.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1320 6.4e-05 1024 390 576 221184 31.9683 13.32 92.076 412.219 549.774 549.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1690 3.2e-05 4096 200 2624 586752 153.838 119.527 3829.51 3552 7655.09 7655.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1180 0.000512 512 240 576 31488 1.16224 0.818848 6.07456 26.0159 34.1736 34.2671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 600 0.000256 1024 120 1280 50688 6.20643 3.37104 43.5054 103.364 156.577 156.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 3.2e-05 4096 210 2432 517632 230.255 131.937 3316.87 3914.27 7593.6 7593.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1000 0.001024 512 330 384 10752 0.638976 0.360992 1.48042 13.1466 15.7267 15.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1950 0.000256 2048 380 1216 71040 7.05229 85.7526 209.292 302.14 302.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1340 0.000256 4096 420 12544 61056 11.4683 13.911 1528.74 417.071 1971.26 1971.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1470 0.000256 2048 80 960 75264 7.05226 71.7461 209.346 288.189 288.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 0.000512 2048 130 768 35040 3.56762 32.2818 104.473 140.373 140.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1320 6.4e-05 1024 390 576 222720 31.8105 13.3284 81.2432 412.458 539.028 539.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1690 3.2e-05 4096 200 2624 585600 154.276 119.761 3363.77 3556.08 7194.11 7194.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1180 0.000512 512 240 576 31680 1.16397 0.81984 5.56749 26.0538 33.7053 33.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 600 0.000256 1024 120 1280 49920 6.25248 3.37584 38.3353 103.472 151.565 151.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 3.2e-05 4096 210 2432 516480 232.424 132.777 2926.81 3926.77 7219.05 7219.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1000 0.001024 512 330 384 10560 0.644512 0.368672 1.47168 13.1847 15.7716 15.8656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1950 0.000256 2048 380 1216 71040 7.05037 75.5303 209.51 292.131 292.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1340 0.000256 4096 420 12544 60960 11.4905 13.9502 1352.29 418.535 1796.33 1796.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1470 0.000256 2048 80 960 75120 7.07584 63.6049 209.183 279.909 279.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 0.000512 2048 130 768 35392 3.5881 69.9834 105.003 178.628 178.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1320 6.4e-05 1024 390 576 229376 31.8807 13.5217 194.953 418.731 659.278 659.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 3.2e-05 4096 200 2624 587104 154.153 119.763 7896.92 3556.72 11727.8 11728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1180 0.000512 512 240 576 32480 1.16618 0.832224 12.7694 26.3441 41.2157 41.3118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 600 0.000256 1024 120 1280 52416 6.26883 3.41565 91.7805 104.859 206.455 206.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 3.2e-05 4096 210 2432 518336 231.638 132.379 6835.66 3923.58 11123.5 11123.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1000 0.001024 512 330 384 11424 0.630752 0.360544 2.9201 13.1174 17.1261 17.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1950 0.000256 2048 380 1216 71232 7.104 176.409 209.699 393.256 393.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1340 0.000256 4096 420 12544 61712 11.5546 13.981 3179.85 419.512 3624.97 3625.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1470 0.000256 2048 80 960 75432 7.052 147.616 209.695 364.408 364.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 0.000512 2048 130 768 35280 3.58406 48.4908 104.849 156.977 157.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1320 6.4e-05 1024 390 576 229376 31.8043 13.5104 124.485 418.799 588.792 588.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 3.2e-05 4096 200 2624 586880 154.094 119.656 5039.58 3556.14 8869.68 8869.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1180 0.000512 512 240 576 31808 1.156 0.821856 8.24979 26.0779 36.4098 36.5025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 600 0.000256 1024 120 1280 51968 6.2673 3.4144 58.2627 104.936 173.009 173.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 3.2e-05 4096 210 2432 517888 231.423 132.291 4360.01 3926.6 8650.59 8650.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1000 0.001024 512 330 384 11200 0.63104 0.360448 1.96397 13.1511 16.2028 16.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1950 0.000256 2048 380 1216 71120 7.05789 112.177 209.68 328.959 329.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1340 0.000256 4096 420 12544 61600 11.4983 13.9455 2026.15 419.308 2470.98 2471.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1470 0.000256 2048 80 960 75376 7.07206 93.8989 209.701 310.716 310.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 0.000512 2048 130 768 35280 3.58992 41.394 104.902 149.939 149.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1320 6.4e-05 1024 390 576 225792 32.3505 13.5292 104.354 418.483 568.908 569.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 3.2e-05 4096 200 2624 586656 154.446 119.697 4270.42 3571.45 8116.23 8116.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1180 0.000512 512 240 576 31584 1.16122 0.817152 6.93958 25.9393 34.9598 35.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 600 0.000256 1024 120 1280 52416 6.28861 3.42595 50.0119 104.916 164.771 164.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 3.2e-05 4096 210 2432 517440 231.371 132.259 3697.61 3916.55 7978.06 7978.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1000 0.001024 512 330 384 10752 0.626496 0.355424 1.64026 12.8764 15.5933 15.6877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1950 0.000256 2048 380 1216 71064 7.05536 95.549 209.357 312.003 312.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1340 0.000256 4096 420 12544 61488 11.545 13.9756 1712.43 419.118 2157.14 2157.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1470 0.000256 2048 80 960 75264 7.05187 79.3559 209.355 295.807 295.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 0.000512 2048 130 768 35168 3.5777 35.7887 104.838 144.256 144.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1320 6.4e-05 1024 390 576 222208 32.0159 13.3593 90.7645 414.086 550.417 550.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 3.2e-05 4096 200 2624 586880 153.635 119.535 3752.03 3576.27 7601.68 7601.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1180 0.000512 512 240 576 31360 1.16486 0.826144 6.17984 26.1486 34.4223 34.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 600 0.000256 1024 120 1280 50176 6.25715 3.38035 42.2152 103.866 155.846 155.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 3.2e-05 4096 210 2432 516096 231.353 132.218 3232.32 3927.21 7523.38 7523.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1000 0.001024 512 330 384 10752 0.625792 0.356352 1.66838 12.931 15.6782 15.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1950 0.000256 2048 380 1216 71008 7.05331 83.2983 209.524 299.92 299.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1340 0.000256 4096 420 12544 60928 11.4531 13.91 1485.37 417.356 1928.16 1928.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1470 0.000256 2048 80 960 75264 7.05235 69.9276 209.67 286.692 286.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 0.000512 2048 130 768 35000 3.57149 32.7388 104.526 140.889 140.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1320 6.4e-05 1024 390 576 215040 32.3532 13.3187 78.7759 409.441 534.078 534.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1690 3.2e-05 4096 200 2624 585760 154.481 119.722 3349.67 3556.11 7180.19 7180.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1180 0.000512 512 240 576 31360 1.15581 0.815104 5.53779 25.8887 33.4959 33.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 600 0.000256 1024 120 1280 49280 6.25075 3.352 37.0249 102.726 149.483 149.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 3.2e-05 4096 210 2432 515200 232.709 132.54 2879.51 3922.62 7167.65 7167.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1000 0.001024 512 330 384 11200 0.635744 0.360832 1.58573 13.1114 15.7889 15.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1950 0.000256 2048 380 1216 70840 7.05331 73.8652 209.203 290.165 290.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1340 0.000256 4096 420 12544 61040 11.5491 13.973 1325.42 419.424 1770.44 1770.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1470 0.000256 2048 80 960 75040 7.03488 62.081 209.197 278.354 278.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 0.000512 2048 130 768 35328 3.57891 71.9355 104.813 180.381 180.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1320 6.4e-05 1024 390 576 227328 31.9358 13.4844 191.98 417.91 655.499 655.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 3.2e-05 4096 200 2624 587264 154.116 119.562 7863.38 3561.09 11698.4 11698.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1180 0.000512 512 240 576 32512 1.16016 0.8304 12.7597 26.2965 41.1477 41.2385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 600 0.000256 1024 120 1280 52224 6.23971 3.41027 89.9613 104.659 204.4 204.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 3.2e-05 4096 210 2432 518656 230.69 132.128 6790.39 3944.62 11098.1 11098.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1000 0.001024 512 330 384 11520 0.634176 0.364544 3.04163 13.2446 17.3824 17.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1950 0.000256 2048 380 1216 71232 7.05213 174.585 209.654 391.335 391.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1340 0.000256 4096 420 12544 61568 11.4749 13.9325 3023.13 418.821 3467.44 3467.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1470 0.000256 2048 80 960 75456 7.10285 145.748 209.716 362.613 362.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 0.000512 2048 130 768 35200 3.57322 51.2595 104.651 159.538 159.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1320 6.4e-05 1024 390 576 225280 32.2084 13.4865 128.265 418.031 592.18 592.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 3.2e-05 4096 200 2624 586752 153.997 119.551 5302.6 3577 9153.36 9153.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1180 0.000512 512 240 576 32256 1.1664 0.833248 8.55539 26.3434 36.9977 37.0911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 600 0.000256 1024 120 1280 52224 6.26301 3.40608 60.2607 104.753 174.816 174.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 3.2e-05 4096 210 2432 518144 231.238 132.191 4581.84 3925.81 8871.35 8871.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1000 0.001024 512 330 384 10752 0.628256 0.364032 2.096 12.9438 16.129 16.2217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1950 0.000256 2048 380 1216 71168 7.05331 117.757 209.67 334.524 334.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1340 0.000256 4096 420 12544 61440 11.4821 13.9325 1970.93 418.605 2415.03 2415.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1470 0.000256 2048 80 960 75392 7.0583 97.6663 209.731 314.499 314.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 0.000512 2048 130 768 35136 3.57325 43.439 104.576 151.642 151.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1320 6.4e-05 1024 390 576 221184 31.9623 13.3183 104.498 412.32 562.287 562.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 3.2e-05 4096 200 2624 586752 153.836 119.501 4416.65 3572.12 8262.31 8262.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1180 0.000512 512 240 576 31488 1.16544 0.820928 6.85638 26.0203 34.9629 35.0597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 600 0.000256 1024 120 1280 50688 6.21005 3.37101 48.7994 103.392 161.899 162.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 3.2e-05 4096 210 2432 517632 230.269 131.938 3800.84 3915.53 8078.85 8079.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1000 0.001024 512 330 384 10752 0.641248 0.362496 1.64941 13.1571 15.9112 16.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1950 0.000256 2048 380 1216 71040 7.04426 97.6192 209.346 314.051 314.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1340 0.000256 4096 420 12544 61056 11.465 13.9159 1615.09 417.177 2057.72 2057.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1470 0.000256 2048 80 960 75264 7.05331 81.2503 209.412 297.759 297.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 0.000512 2048 130 768 35072 3.56768 39.9189 104.671 148.208 148.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1320 6.4e-05 1024 390 576 221184 32.6823 13.4848 95.9733 418.262 560.595 560.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 3.2e-05 4096 200 2624 586752 153.855 119.534 4064.19 3578.58 7916.38 7916.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1180 0.000512 512 240 576 30720 1.15808 0.807456 6.29267 25.7437 34.1016 34.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 600 0.000256 1024 120 1280 51200 6.30003 3.40522 44.6519 104.941 159.428 159.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 3.2e-05 4096 210 2432 518144 231.096 132.208 3506.39 3927.63 7797.6 7797.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1000 0.001024 512 330 384 10240 0.619136 0.348384 1.71642 12.6885 15.4712 15.5631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1950 0.000256 2048 380 1216 70912 7.06483 89.9689 209.354 306.431 306.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1340 0.000256 4096 420 12544 61440 11.4954 13.9366 1455.32 419.256 1900.08 1900.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1470 0.000256 2048 80 960 75264 7.10042 74.316 209.768 291.228 291.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 0.000512 2048 130 768 34880 3.55862 37.4599 104.256 145.327 145.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1320 6.4e-05 1024 390 576 215040 32.7271 13.492 86.7302 412.572 545.706 545.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 3.2e-05 4096 200 2624 586240 154.253 119.686 3736.14 3560.38 7570.67 7570.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1180 0.000512 512 240 576 32000 1.16272 0.823296 6.23075 26.1118 34.4284 34.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 600 0.000256 1024 120 1280 51200 6.20278 3.37149 42.4262 103.577 155.704 155.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 3.2e-05 4096 210 2432 517120 232.308 132.633 3219.07 3931.13 7515.41 7515.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1000 0.001024 512 330 384 10240 0.650688 0.3624 1.61382 13.2398 15.963 16.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1950 0.000256 2048 380 1216 70720 7.04624 82.3086 208.871 298.268 298.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1340 0.000256 4096 420 12544 60800 11.4669 13.9141 1327.53 417.251 1770.24 1770.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1470 0.000256 2048 80 960 75200 7.05587 68.7148 209.617 285.43 285.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 0.000512 2048 130 768 34944 3.57325 36.2389 104.581 144.448 144.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1320 6.4e-05 1024 390 576 221184 32.0283 13.33 85.1261 412.592 543.274 543.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1690 3.2e-05 4096 200 2624 585216 154.2 119.554 3538.84 3555.21 7368.02 7368.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1180 0.000512 512 240 576 30720 1.17568 0.826208 5.64787 26.1514 33.8998 33.9941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 600 0.000256 1024 120 1280 49152 6.3008 3.37523 38.2486 103.65 151.708 151.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 3.2e-05 4096 210 2432 516096 232.102 132.449 3046.38 3925.94 7337.16 7337.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1000 0.001024 512 330 384 9216 0.63248 0.34816 1.79408 12.7655 15.6424 15.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1950 0.000256 2048 380 1216 70656 7.02509 78.501 208.838 294.409 294.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1340 0.000256 4096 420 12544 60672 11.4731 13.9271 1217.14 418.219 1660.83 1660.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1470 0.000256 2048 80 960 74880 7.05373 65.3965 208.906 281.399 281.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1130 0.000512 2048 130 768 35424 3.59264 91.1122 104.898 199.656 199.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1320 6.4e-05 1024 390 640 221696 32.9804 13.5107 297.321 419.029 763.029 763.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1690 3.2e-05 4096 200 2688 585984 154.922 119.854 13214.7 3561.93 17051.6 17051.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1180 0.000512 512 240 640 31744 1.17462 0.83488 11.5831 26.3393 40.028 40.1223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 600 0.000256 1024 120 1280 50816 6.3239 3.41418 75.2923 104.896 190.074 190.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1040 3.2e-05 4096 210 2432 517120 233.356 132.682 11111.4 3930.56 15408.3 15408.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1000 0.001024 512 330 384 11648 0.63216 0.366176 3.98406 13.2083 18.2886 18.3847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1950 0.000256 2048 380 1280 70960 7.0697 269.109 209.655 485.877 485.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1340 0.000256 4096 420 12544 61600 11.5198 13.9531 2740.1 419.054 3184.7 3184.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1470 0.000256 2048 80 1024 75344 7.0615 134.224 209.943 351.27 351.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 0.000512 2048 130 768 35392 3.5777 68.0668 104.823 176.518 176.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1320 6.4e-05 1024 390 640 221184 32.9571 13.4983 291.104 418.911 756.658 756.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1690 3.2e-05 4096 200 2688 585856 154.032 119.696 7762.62 3561.25 11597.8 11598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1180 0.000512 512 240 640 31616 1.16886 0.831136 12.8059 26.2546 41.161 41.2546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 600 0.000256 1024 120 1280 50688 6.32458 3.41619 85.7347 104.88 200.488 200.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1040 3.2e-05 4096 210 2432 517120 231.934 132.534 6642.05 3940.94 10947.7 10948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1000 0.001024 512 330 384 11648 0.632512 0.364448 3.02486 13.2141 17.3362 17.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1950 0.000256 2048 380 1280 70944 7.08618 177.487 209.587 394.203 394.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1340 0.000256 4096 420 12544 61568 11.4969 13.9469 3041.74 419 3486.27 3486.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1470 0.000256 2048 80 1024 75328 7.06112 150.385 209.588 367.078 367.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 0.000512 2048 130 768 35328 3.5752 47.4884 104.751 155.868 155.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1320 6.4e-05 1024 390 640 219136 33.074 13.484 269.522 417.656 733.924 734.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1690 3.2e-05 4096 200 2688 585728 154.508 119.773 4994.55 3581.92 8850.95 8851.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1180 0.000512 512 240 640 31488 1.17229 0.827808 8.8104 26.2819 37.1929 37.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 600 0.000256 1024 120 1280 50176 6.32701 3.40906 55.7371 104.601 170.202 170.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1040 3.2e-05 4096 210 2432 516608 232.555 132.607 4266.45 3930.5 8562.37 8562.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1000 0.001024 512 330 384 11520 0.636576 0.364544 2.12723 13.2381 16.4668 16.5663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1950 0.000256 2048 380 1280 70912 7.06003 114.002 209.623 330.729 330.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1340 0.000256 4096 420 12544 61440 11.485 13.931 1963.08 418.564 2407.13 2407.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1470 0.000256 2048 80 1024 75264 7.10099 97.8006 209.534 314.479 314.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 0.000512 2048 130 768 35328 3.58106 39.5718 104.918 148.124 148.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1320 6.4e-05 1024 390 640 218112 32.8755 13.4431 269.359 416.626 732.498 732.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1690 3.2e-05 4096 200 2688 585600 154.118 119.77 4112.91 3584.04 7971.05 7971.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1180 0.000512 512 240 640 31488 1.17344 0.82896 7.26832 26.2383 35.6072 35.7031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 600 0.000256 1024 120 1280 49920 6.30883 3.40013 45.134 104.369 159.344 159.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1040 3.2e-05 4096 210 2432 516096 232.229 132.641 3791.37 3934 8090.51 8090.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1000 0.001024 512 330 384 11136 0.633184 0.36208 1.86784 13.0948 16.0557 16.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1950 0.000256 2048 380 1280 70848 7.11162 93.8189 209.777 310.753 310.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1340 0.000256 4096 420 12544 61440 11.4768 13.9325 1610.07 419.039 2054.59 2054.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1470 0.000256 2048 80 1024 75264 7.05795 79.8004 209.771 296.689 296.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1130 0.000512 2048 130 768 35200 3.57651 35.4849 104.682 143.797 143.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1320 6.4e-05 1024 390 640 217088 33.2647 13.4826 267.763 418.145 732.842 733.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1690 3.2e-05 4096 200 2688 585216 154.427 119.812 3682.49 3566.7 7523.66 7523.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1180 0.000512 512 240 640 31232 1.17939 0.835584 6.27197 26.3465 34.7307 34.8264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 600 0.000256 1024 120 1280 50176 6.33667 3.40787 40.5575 104.779 155.217 155.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1040 3.2e-05 4096 210 2432 516096 232.985 132.852 3439.53 3937.78 7743.41 7743.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1000 0.001024 512 330 384 10752 0.626816 0.3552 1.59331 12.9467 15.6232 15.7166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1950 0.000256 2048 380 1280 70784 7.08064 83.8774 209.646 300.648 300.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1340 0.000256 4096 420 12544 61184 11.4812 13.9363 1432.02 418.623 1876.14 1876.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1470 0.000256 2048 80 1024 75136 7.05101 71.5916 209.562 288.273 288.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1130 0.000512 2048 130 768 35200 3.57709 32.372 104.763 140.766 140.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1320 6.4e-05 1024 390 640 220160 33.0542 14.2633 271.622 419.557 738.695 738.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1690 3.2e-05 4096 200 2688 585600 153.978 119.724 3370.68 3564.94 7209.56 7209.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1180 0.000512 512 240 640 30720 1.17251 0.821248 6.01347 26.0213 34.1289 34.2251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 600 0.000256 1024 120 1280 48640 6.29306 3.36896 36.097 103.452 149.35 149.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1040 3.2e-05 4096 210 2432 515840 232.856 132.999 3194.35 3939.36 7499.84 7500.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1000 0.001024 512 330 384 10880 0.637088 0.362496 1.51254 13.1462 15.7565 15.8569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1950 0.000256 2048 380 1280 70720 7.05574 76.4437 209.57 293.115 293.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1340 0.000256 4096 420 12544 61120 11.4699 13.9321 1312.92 418.436 1756.84 1756.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1470 0.000256 2048 80 1024 75200 7.05741 65.695 209.823 282.636 282.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1130 0.000512 2048 130 768 35136 3.5799 30.8695 104.679 139.18 139.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1320 6.4e-05 1024 390 640 215040 32.7773 13.3425 263.394 412.687 722.393 722.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1690 3.2e-05 4096 200 2688 585216 154.336 119.764 3126.63 3564.31 6965.26 6965.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1180 0.000512 512 240 640 30720 1.16915 0.819232 5.6137 26.0451 33.7471 33.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 600 0.000256 1024 120 1280 49152 6.27715 3.3704 33.8921 103.485 147.158 147.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1040 3.2e-05 4096 210 2432 514560 233.167 132.851 2977.08 3935.25 7278.63 7278.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1000 0.001024 512 330 384 10752 0.638176 0.362496 1.61187 13.1611 15.8743 15.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1950 0.000256 2048 380 1280 70656 7.04922 71.3982 209.465 287.955 288.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1340 0.000256 4096 420 12544 61056 11.4594 13.9044 1213.56 417.548 1656.55 1656.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1470 0.000256 2048 80 1024 75072 7.15322 59.9497 209.545 276.706 276.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1130 0.000512 2048 130 768 35168 3.57754 27.8139 104.753 136.197 136.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1320 6.4e-05 1024 390 640 215040 32.9032 13.4457 265.087 413.757 725.386 725.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1690 3.2e-05 4096 200 2688 585088 154.065 119.801 2937.65 3563.55 6775.29 6775.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1180 0.000512 512 240 640 30464 1.17629 0.826656 4.77123 26.13 33.0027 33.0941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 600 0.000256 1024 120 1280 48384 6.33446 3.38006 32.189 103.779 145.809 145.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1040 3.2e-05 4096 210 2432 514304 232.702 132.823 2808.02 3933.6 7107.43 7107.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1000 0.001024 512 330 384 10752 0.62656 0.355072 1.73498 12.9122 15.7278 15.8198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1950 0.000256 2048 380 1280 70560 7.10259 66.7475 209.107 283.003 283.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1340 0.000256 4096 420 12544 60928 11.4483 13.908 1132.22 417.113 1574.76 1574.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1470 0.000256 2048 80 1024 75040 7.05462 56.7629 209.365 273.244 273.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1130 0.000512 2048 130 768 35072 3.57363 27.855 104.679 136.161 136.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1320 6.4e-05 1024 390 640 212992 33.7193 13.4847 259.237 418.311 724.942 725.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1690 3.2e-05 4096 200 2688 584704 154.775 119.925 10960.6 3570.86 14806.4 14806.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1180 0.000512 512 240 640 29696 1.16736 0.810496 4.74362 25.7524 32.5727 32.6656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 600 0.000256 1024 120 1280 49152 6.39386 3.40787 31.1016 104.954 145.99 146.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1040 3.2e-05 4096 210 2432 516096 232.725 132.831 2710.77 3947.05 7023.67 7023.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1000 0.001024 512 330 384 10240 0.620608 0.351936 1.46141 12.6913 15.2248 15.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1950 0.000256 2048 380 1280 70656 7.10675 63.4454 209.653 280.25 280.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1340 0.000256 4096 420 12544 60928 11.4956 13.9346 1080.65 419.301 1525.46 1525.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1470 0.000256 2048 80 1024 75008 7.06205 54.1417 209.564 270.812 270.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1130 0.000512 2048 130 780 35168 3.58605 95.0448 104.902 203.586 203.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1320 6.4e-05 1024 390 540 229376 31.2873 13.353 270.761 413.758 729.35 729.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1690 3.2e-05 4096 200 2640 585984 154.6 119.669 11946.4 3578.36 15799.2 15799.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1180 0.000512 512 240 540 32256 1.15645 0.825344 4.30957 26.1376 32.5276 32.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 600 0.000256 1024 120 1260 51968 6.18925 3.3792 30.3626 103.779 143.84 143.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1040 3.2e-05 4096 210 2400 517888 230.941 131.931 10501.5 3914.79 14779.5 14779.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1000 0.001024 512 330 360 10752 0.6248 0.354976 3.49856 12.9148 17.4939 17.6002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1950 0.000256 2048 380 1260 70784 7.04829 267.942 209.412 484.445 484.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1340 0.000256 4096 420 12540 60928 11.4508 13.9039 1050.7 417.022 1493.15 1493.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1470 0.000256 2048 80 960 75264 7.05126 49.6188 209.496 266.208 266.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1130 0.000512 2048 130 768 35168 3.57389 92.3036 104.839 200.767 200.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1320 6.4e-05 1024 390 576 222208 32.153 13.8826 271.998 414.099 732.321 732.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1690 3.2e-05 4096 200 2624 586880 154.302 119.502 11623.1 3557.02 15454.2 15454.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1180 0.000512 512 240 576 31360 1.17171 0.823552 4.38342 26.1508 32.627 32.7208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 600 0.000256 1024 120 1280 50176 6.26723 3.37818 29.6637 103.869 143.306 143.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1040 3.2e-05 4096 210 2432 516096 232.396 132.195 10404.3 3927.35 14696.5 14696.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1000 0.001024 512 330 384 10752 0.623232 0.356352 3.65811 12.9254 17.664 17.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1950 0.000256 2048 380 1216 71008 7.13318 259.652 209.527 476.354 476.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1340 0.000256 4096 420 12544 60928 11.46 13.9054 1036.15 417.37 1478.97 1479.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1470 0.000256 2048 80 960 75264 7.05725 48.9668 209.669 265.734 265.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1130 0.000512 2048 130 750 35000 3.54538 93.0234 104.3 200.924 200.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1320 6.4e-05 1024 390 550 224000 31.4228 13.2872 276.14 409.324 730.358 730.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1690 3.2e-05 4096 200 2650 585760 155.311 119.746 11981.9 3575.37 15832.5 15832.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1180 0.000512 512 240 550 31360 1.16326 0.81504 4.40182 25.8908 32.3663 32.4608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 600 0.000256 1024 120 1250 51520 6.14422 3.35258 30.4595 102.738 142.821 142.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1040 3.2e-05 4096 210 2400 515200 233.713 132.605 10598.4 3922.81 14887.8 14888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1000 0.001024 512 330 350 11200 0.633152 0.360576 3.80032 13.1103 18.0012 18.1027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1950 0.000256 2048 380 1250 70840 7.06355 274.343 209.717 491.166 491.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1340 0.000256 4096 420 12550 61040 11.5481 13.9715 1066.35 419.436 1511.38 1511.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1470 0.000256 2048 80 950 75040 7.05133 49.2831 209.132 265.508 265.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1130 0.000512 2048 130 768 35000 3.56557 85.3979 104.433 193.45 193.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1320 6.4e-05 1024 390 528 232960 30.3304 13.2896 276.837 408.975 729.62 729.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1690 3.2e-05 4096 200 2640 585760 155.255 119.753 11910.3 3555.13 15740.7 15740.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1180 0.000512 512 240 576 31360 1.15955 0.815808 4.36656 25.8604 32.3063 32.4032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 600 0.000256 1024 120 1248 51520 6.14182 3.35158 30.3201 102.646 142.586 142.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1040 3.2e-05 4096 210 2400 515200 233.791 132.568 10539.6 3919.48 14825.7 14825.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1000 0.001024 512 330 336 12320 0.619968 0.36256 4.03795 13.1021 18.2225 18.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1950 0.000256 2048 380 1248 70840 7.08003 274.59 209.514 491.228 491.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1340 0.000256 4096 420 12576 61040 11.5473 13.9766 1061.46 419.078 1506.14 1506.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1470 0.000256 2048 80 960 75040 7.04307 49.4444 209.023 265.556 265.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1130 0.000512 2048 130 736 35456 3.58605 90.0949 104.865 198.599 198.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1320 6.4e-05 1024 390 544 237568 30.9258 13.484 276.832 417.736 739.169 739.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1690 3.2e-05 4096 200 2624 587264 154.914 119.478 11619.1 3552.36 15446.1 15446.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1180 0.000512 512 240 544 32256 1.16736 0.834016 4.67414 26.3252 33.1012 33.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 600 0.000256 1024 120 1248 53248 6.20355 3.41104 34.6835 104.679 149.106 149.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1040 3.2e-05 4096 210 2400 519168 231.533 132.056 10379.6 3917.51 14661 14661.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1000 0.001024 512 330 352 12288 0.610656 0.358144 3.91405 12.9423 17.9251 18.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1950 0.000256 2048 380 1216 71168 7.0512 264.837 209.524 481.458 481.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1340 0.000256 4096 420 12544 61440 11.4834 13.9264 1233.39 418.208 1677.09 1677.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1470 0.000256 2048 80 928 75392 7.05277 54.9028 209.356 271.355 271.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1130 0.000512 2048 130 736 35040 3.57376 41.1251 104.682 149.436 149.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1320 6.4e-05 1024 390 544 230400 30.9325 13.3285 347.282 412.672 804.405 804.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1690 3.2e-05 4096 200 2624 585600 154.678 119.697 14530.5 3569.88 18375 18375.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1180 0.000512 512 240 544 30720 1.17904 0.830656 6.84128 26.2138 35.1659 35.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 600 0.000256 1024 120 1248 49920 6.2697 3.3833 49.8697 103.768 163.418 163.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1040 3.2e-05 4096 210 2400 514560 231.697 132.213 13754.6 3918.26 18037 18037.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1000 0.001024 512 330 352 9600 0.58688 0.334112 4.35536 12.0585 17.4343 17.5318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1950 0.000256 2048 380 1216 70560 7.03056 371.41 208.821 587.305 587.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1340 0.000256 4096 420 12544 59520 11.3848 13.8171 1785.48 414.569 2225.32 2225.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1470 0.000256 2048 80 928 74880 7.09174 82.6433 208.904 298.681 298.741
