// cwd: /mnt/storage/gefeizuo/FPGA/FPGARR/aws-fpga/hdk/cl/examples/cl_fpgarr/design
// automatically generated by scripts/cl_fpgarr_autogrouping.py
// axi interfaces under track: sda, ocl, bar1, pcim, dma_pcis
// axi interfaces ignored: 
parameter RR_NUM_TRACKED_AXI = 5;
parameter int RR_TRACKED_AXI_PLACEMENT_VEC[0:RR_NUM_TRACKED_AXI-1] = '{
	AWSF1_INTF_RRCFG::PLACEMENT_VEC[AWSF1_INTF_RRCFG::SDA], 
	AWSF1_INTF_RRCFG::PLACEMENT_VEC[AWSF1_INTF_RRCFG::OCL], 
	AWSF1_INTF_RRCFG::PLACEMENT_VEC[AWSF1_INTF_RRCFG::BAR1], 
	AWSF1_INTF_RRCFG::PLACEMENT_VEC[AWSF1_INTF_RRCFG::PCIM], 
	AWSF1_INTF_RRCFG::PLACEMENT_VEC[AWSF1_INTF_RRCFG::PCIS]
};
parameter int RR_TRACKED_LOGE_INTF_IDX[0:AWSF1_INTF_RRCFG::NUM_INTF-1] = '{
	0 /*sda*/, 
	1 /*ocl*/, 
	2 /*bar1*/, 
	3 /*pcim*/, 
	4 /*dma_pcis*/
};
