/*
* Copyright (C) 2012 Invensense, Inc.
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*/
#define pr_fmt(fmt) "inv_mpu: " fmt

#include <linux/module.h>
#include <linux/init.h>
#include <linux/slab.h>
#include <linux/err.h>
#include <linux/delay.h>
#include <linux/sysfs.h>
#include <linux/jiffies.h>
#include <linux/irq.h>
#include <linux/interrupt.h>
#include <linux/kfifo.h>
#include <linux/poll.h>
#include <linux/miscdevice.h>

#include "inv_mpu_iio.h"

static int inv_process_dmp_data(struct inv_mpu_state *st);
static char iden[] = {1, 0, 0, 0, 1, 0, 0, 0, 1};

static int inv_update_dmp_ts(struct inv_mpu_state *st, int ind)
{
	int i;
	u32 counter;
	u64 ts;
	enum INV_ENGINE en_ind;
	INVLOG(FUNC_LOW_ENTRY, "Enter\n");

	ts = st->last_run_time - st->sensor[ind].time_calib;
	counter = st->sensor[ind].sample_calib;
	en_ind = st->sensor[ind].engine_base;

	if (ts < 2 * NSEC_PER_SEC)
		return 0;

	if (!st->sensor[ind].calib_flag) {
		st->sensor[ind].sample_calib = 0;
		st->sensor[ind].time_calib = st->last_run_time;
		st->sensor[ind].calib_flag = 1;
		return 0;
	}

	if (ts > 4 * ((u64)NSEC_PER_SEC)) {
		while (ts > (4 * (u64)NSEC_PER_SEC)) {
			ts -= st->sensor[ind].dur;
			counter--;
		}
	}
	if ((counter > 0) &&
		(st->last_run_time - st->eng_info[en_ind].last_update_time >
		2 * NSEC_PER_SEC)) {
		st->sensor[ind].dur = ((u32)ts) / counter;
		st->eng_info[en_ind].dur = st->sensor[ind].dur /
							st->sensor[ind].div;
		st->eng_info[en_ind].base_time = (st->eng_info[en_ind].dur /
						st->eng_info[en_ind].divider) *
						st->eng_info[en_ind].orig_rate;
		st->eng_info[en_ind].last_update_time = st->last_run_time;
		for (i = 0; i < SENSOR_NUM_MAX; i++) {
			if (st->sensor[i].on &&
					(st->sensor[i].engine_base == en_ind))
				st->sensor[i].dur = st->sensor[i].div *
						st->eng_info[en_ind].dur;
		}

	}
	st->sensor[ind].sample_calib = 0;
	st->sensor[ind].time_calib = st->last_run_time;

	return 0;
}

static int be32_to_int(u8 *d)
{
	return (d[0] << 24) | (d[1] << 16) | (d[2] << 8) | d[3];
}


static void inv_convert_and_push_16bytes(struct inv_mpu_state *st, u16 hdr,
							u8 *d, u64 t, s8 *m)
{
	int i, j;
	s32 in[3], out[3];

	for (i = 0; i < 3; i++)
		in[i] = be32_to_int(d + i * 4);
	/* multiply with orientation matrix can be optimized like this */
	for (i = 0; i < 3; i++)
		for (j = 0; j < 3; j++)
			if (m[i * 3 + j]) {
				out[i] = in[j] * m[i * 3 + j] + st->cal_data[i];
				if (hdr == SENSOR_ACCEL)
					st->accel_data[i] = (out[i] >> 12);  //IKR 060615, 11 -> 12
				}
	INVLOG(SENSOR_DATA, "in %d %d %d\n", in[0], in[1], in[2]);
	INVLOG(SENSOR_DATA, "out %d %d %d\n", out[0], out[1], out[2]);
	inv_push_16bytes_buffer(st, hdr, t, out);
}



static int inv_push_sensor(struct inv_mpu_state *st, int ind, u64 t, u8 *d)
{
	int i, res;
	s16 out_1[3];

	res = 0;

	switch (ind) {
	case SENSOR_ACCEL:
		inv_convert_and_push_16bytes(st, ind, d, t, iden);
		break;
	case SENSOR_ALS:
		for (i = 0; i < 8; i++)
			st->fifo_data[i] = d[i];
		if (st->chip_config.has_als) {
			res = st->slave_als->read_data(st, out_1);
			inv_push_8bytes_buffer(st, ind, t, out_1);

			return res;
		}
		break;

	default:
		break;
	}

	return res;
}

static int inv_get_packet_size(struct inv_mpu_state *st, u16 hdr,
							u32 *pk_size, u8 *dptr)
{
	int i, size;
	u16 hdr2;
	INVLOG(FUNC_INT_ENTRY, "Enter\n");

	size = HEADER_SZ;
	for (i = 0; i < SENSOR_NUM_MAX; i++) {
		if (hdr & st->sensor[i].output) {
			if (st->sensor[i].on)
				size += st->sensor[i].sample_size;
			else
				return -EINVAL;
		}
	}
	if (hdr & HEADER2_SET) {
		size += HEADER2_SZ;
		hdr2 = be16_to_cpup((__be16 *)(dptr + 2));
		for (i = 0; i < SENSOR_ACCURACY_NUM_MAX; i++) {
			if (hdr2 & st->sensor_accuracy[i].output) {
				if (st->sensor_accuracy[i].on)
					size +=
					st->sensor_accuracy[i].sample_size;
				else
					return -EINVAL;
			}
		}
		if (hdr2 & ACT_RECOG_SET) {
			if (st->chip_config.activity_eng_on) {
				size += ACT_RECOG_SZ;
			} else {
				pr_err("ERROR: activity should not be here\n");
				return -EINVAL;
			}
		}
		if (hdr2 & FLIP_PICKUP_SET) {
			if (st->chip_config.pick_up_enable) {
				size += FLIP_PICKUP_SZ;
			} else {
				pr_err("ERROR: pick up should not be here\n");
			}
		}
	}
	if ((!st->chip_config.step_indicator_on) && (hdr & PED_STEPIND_SET)) {
		pr_err("ERROR: step inditor should not be here=%x\n", hdr);
		return -EINVAL;
	}
	if (hdr & PED_STEPDET_SET) {
		if (st->chip_config.step_detector_on) {
			size += PED_STEPDET_TIMESTAMP_SZ;
		} else {
			pr_err("ERROR: step detector should not be here\n");
			return -EINVAL;
		}
	}
	*pk_size = size;

	return 0;
}

static int inv_get_dmp_ts(struct inv_mpu_state *st, int i)
{
	st->sensor[i].ts += (st->sensor[i].dur + st->sensor[i].ts_adj);
	if (st->header_count == 1) {
		inv_update_dmp_ts(st, i);
	}

	return 0;
}

static int inv_process_step_det(struct inv_mpu_state *st, u8 *dptr)
{
	u32 tmp;
	u64 t;
	s16 s[3];
	INVLOG(FUNC_LOW_ENTRY, "Enter\n");

	tmp = be32_to_int(dptr);
	tmp = inv_get_cntr_diff(st->start_dmp_counter, tmp);
	t = st->last_run_time - (u64)tmp * st->eng_info[ENGINE_ACCEL].dur;
	if (st->curr_steps > st->step_det_count)
		tmp = st->curr_steps - st->step_det_count;
	else
		tmp = 0;
	if (st->batch.on)
		inv_send_steps(st, tmp, t);
	if (st->step_detector_l_on)
		inv_push_8bytes_buffer(st, STEP_DETECTOR_HDR, t, s);
	if (st->step_detector_wake_l_on)
		inv_push_8bytes_buffer(st, STEP_DETECTOR_WAKE_HDR, t, s);

	INVLOG(FUNC_LOW_ENTRY, "Exit\n");
	return 0;
}

static int inv_parse_packet(struct inv_mpu_state *st, u16 hdr, u8 *dptr)
{
	struct iio_dev *indio_dev = iio_priv_to_dev(st);
	int i;
	u32 tmp;
	s16 s[3];
	u64 t;
	u16 hdr2 = 0;
	bool data_header;

	t = 0;

	INVLOG(IL4, "Header 0x%x\n", hdr);
	if (hdr & HEADER2_SET) {
		hdr2 = be16_to_cpup((__be16 *)(dptr));
		dptr += HEADER2_SZ;
	}

	data_header = false;
	for (i = 0; i < SENSOR_NUM_MAX; i++) {
		if (hdr & st->sensor[i].output) {
			inv_get_dmp_ts(st, i);
			st->sensor[i].sample_calib++;
			inv_push_sensor(st, i, st->sensor[i].ts, dptr);
			dptr += st->sensor[i].sample_size;
			t = st->sensor[i].ts;
			data_header = true;
		}
	}
	if (data_header)
		st->header_count--;
	if (hdr & PED_STEPDET_SET) {
		INVLOG(IL4, "PED_STEPDET_SET header\n");
		inv_process_step_det(st, dptr);
		dptr += PED_STEPDET_TIMESTAMP_SZ;
		st->step_det_count--;
	}

	if (hdr & PED_STEPIND_MASK)
	{
		INVLOG(IL4, "PED_STEPDET_SET header\n");
		inv_push_step_indicator(st, t);
	}
	if (hdr2) {
		INVLOG(IL4, "HEADER2\n");
		if (hdr2 & ACT_RECOG_SET) {
			tmp = be32_to_int(dptr + 2);
			tmp = inv_get_cntr_diff(tmp, st->start_dmp_counter);

			t = st->step_detector_base_ts + (u64)tmp *
						st->eng_info[ENGINE_ACCEL].dur;
			s[0] = be16_to_cpup((__be16 *)(dptr));
			s[1] = 0;
			s[2] = 0;
			INVLOG(IL4, "Activity 0x%x -> 0x%x\n", s[0]&0xff, (s[0]>>8)&0xff);
			inv_push_8bytes_kf(st, ACTIVITY_HDR, t, s);
			dptr += ACT_RECOG_SZ;
		}
		if (hdr2 & FLIP_PICKUP_SET) {
			INVLOG(IL4, "HEADER2 FLIP_PICKUP_SET DETECTED\n");
			sysfs_notify(&indio_dev->dev.kobj, NULL, "poll_pick_up");
			dptr += FLIP_PICKUP_SZ;
			st->chip_config.pick_up_enable = 0;
			inv_check_sensor_on(st);
			set_inv_enable(indio_dev);
		}
	}
	INVLOG(FUNC_INT_ENTRY, "Exit\n");
	return 0;
}

static int inv_bound_timestamp(struct inv_mpu_state *st)
{
	s64 elaps_time, thresh1, thresh2;
	int i;
	INVLOG(FUNC_INT_ENTRY, "Enter\n");

#define INV_TIME_CALIB_THRESHOLD_1 2
#define JITTER_THRESH (NSEC_PER_MSEC >> 2)
#define DELAY_THRESH  (2 * NSEC_PER_MSEC)

	for (i = 0; i < SENSOR_NUM_MAX; i++) {
		if (st->sensor[i].on) {
			if (st->sensor[i].count) {
				elaps_time = ((u64)(st->sensor[i].dur)) *
							st->sensor[i].count;
				thresh1 = st->last_run_time - elaps_time -
								JITTER_THRESH;
				thresh2 = thresh1 - st->sensor[i].dur;
				if (thresh1 < 0)
					thresh1 = 0;
				if (thresh2 < 0)
					thresh2 = 0;
				st->sensor[i].ts_adj = 0;
				if (st->sensor[i].ts > thresh1)
					st->sensor[i].ts_adj =
						(int)(thresh1 -
							st->sensor[i].ts);
				if (st->time_calib_counter >=
						INV_TIME_CALIB_THRESHOLD_1) {
					if (st->sensor[i].ts < thresh2)
						st->sensor[i].ts_adj =
							(int)(thresh2 -
							st->sensor[i].ts);
				} else {
					st->sensor[i].ts = st->last_run_time -
								elaps_time -
								DELAY_THRESH;
				}
				if (st->sensor[i].ts_adj &&
						(st->sensor[i].count > 1))
					st->sensor[i].ts_adj /=
							st->sensor[i].count;
			} else if (st->time_calib_counter <
						INV_TIME_CALIB_THRESHOLD_1) {
				st->sensor[i].ts = st->reset_ts;
			}
		}
	}

	return 0;
}

static int inv_pre_parse_packet(struct inv_mpu_state *st, u16 hdr, u8 *dptr)
{
	int i;
	u16 hdr2 = 0;
	bool data_header;
	INVLOG(FUNC_INT_ENTRY, "Enter\n");

	if (hdr & HEADER2_SET) {
		hdr2 = be16_to_cpup((__be16 *)(dptr));
		dptr += HEADER2_SZ;
	}

	data_header = false;
	for (i = 0; i < SENSOR_NUM_MAX; i++) {
		if (hdr & st->sensor[i].output) {
			st->sensor[i].count++;
			dptr += st->sensor[i].sample_size;
			data_header = true;
		}
	}
	if (data_header)
		st->header_count++;
	if (hdr & PED_STEPDET_SET) {
		st->step_det_count++;
		dptr += PED_STEPDET_TIMESTAMP_SZ;
	}
	if (hdr2) {
		if (hdr2 & ACT_RECOG_SET)
			dptr += ACT_RECOG_SZ;
		if (hdr2 & FLIP_PICKUP_SET)
			dptr += FLIP_PICKUP_SZ;

		for (i = 0; i < SENSOR_ACCURACY_NUM_MAX; i++) {
			if (hdr2 & st->sensor_accuracy[i].output)
				dptr += st->sensor_accuracy[i].sample_size;
		}
	}
	return 0;
}

static int inv_get_step_params(struct inv_mpu_state *st)
{
	int result;
	INVLOG(FUNC_INT_ENTRY, "Enter\n");

	result = inv_switch_power_in_lp(st, true);
	inv_set_bank(st, BANK_SEL_0);
	result |= read_be32_from_mem(st, &st->curr_steps, PEDSTD_STEPCTR);
	result |= read_be32_from_mem(st, &st->start_dmp_counter, DMPRATE_CNTR);
	result |= inv_switch_power_in_lp(st, false);

	return result;
}
static int inv_prescan_data(struct inv_mpu_state *st, u8 *dptr, int len)
{
	int res, pk_size, i;
	bool done_flag;
	u16 hdr;
	INVLOG(FUNC_INT_ENTRY, "Enter\n");

	done_flag = false;
	st->header_count = 0;
	st->step_det_count = 0;
	st->time_calib_counter++;
	for (i = 0; i < SENSOR_NUM_MAX; i++)
		st->sensor[i].count = 0;
	while (!done_flag) {
		if (len > HEADER_SZ) {
			hdr = (u16)be16_to_cpup((__be16 *)(dptr));
			if (!hdr) {
				INVLOG(ERR, "error header zero\n");
				st->left_over_size = 0;
				return -EINVAL;
			}
			res = inv_get_packet_size(st, hdr, &pk_size, dptr);
			if (res) {
				st->left_over_size = 0;
				INVLOG(ERR, "Error inv_get_packet_size\n");
				return -EINVAL;
			}
			if (len >= pk_size) {
				inv_pre_parse_packet(st, hdr, dptr + HEADER_SZ);
				len -= pk_size;
				dptr += pk_size;
			} else {
				done_flag = true;
			}
		} else {
			done_flag = true;
		}
	}
	if (st->step_det_count)
		inv_get_step_params(st);
	inv_bound_timestamp(st);

	return 0;
}

static u8 fifo_data[HARDWARE_FIFO_SIZE];

static int inv_process_dmp_data(struct inv_mpu_state *st)
{
	int total_bytes, tmp, res, fifo_count, pk_size;
	u8 *dptr, *d;
	u16 hdr;
	u8 data[2];
	bool done_flag;
	INVLOG(FUNC_INT_ENTRY, "Enter\n");

	res = inv_set_bank(st, BANK_SEL_0);
	if (res)
	{
		INVLOG(ERR, "Fail to set BANK_SEL_0.\n");
		return INV_ERR_MPU_REG;
	}

	res = inv_plat_read(st, REG_FIFO_COUNT_H, FIFO_COUNT_BYTE, data);
	if (res)
	{
		INVLOG(ERR, "Fail to read REG_FIFO_COUNT_H.\n");
		return INV_ERR_MPU_REG;
	}
	fifo_count = be16_to_cpup((__be16 *)(data));
	if (!fifo_count || fifo_count > HARDWARE_FIFO_SIZE)
	{
		INVLOG(IL4, "fifo count: %d\n", fifo_count);
		return 0;
	}
	st->fifo_count = fifo_count;
	d = fifo_data;

	if (st->left_over_size > LEFT_OVER_BYTES) {
		st->left_over_size = 0;
		INVLOG(ERR, "left_over_size is lager than 128 Bytes.\n");
		return -EINVAL;
	}

	if (st->left_over_size > 0)
		memcpy(d, st->left_over, st->left_over_size);

	if(st->left_over_size + fifo_count > HARDWARE_FIFO_SIZE)
	{
		INVLOG(ERR, "left_over_size+fifo count: %d\n", st->left_over_size+fifo_count);
		return 0;
	}

	dptr = d + st->left_over_size;
	total_bytes = fifo_count;

	while (total_bytes > 0) {
		if (total_bytes < MAX_READ_SIZE)
			tmp = total_bytes;
		else
			tmp = MAX_READ_SIZE;
		res = inv_plat_read(st, REG_FIFO_R_W, tmp, dptr);
		if (res < 0)
		{
			INVLOG(ERR, "REG_FIFO_R_W read error.\n");
			return res;
		}
		dptr += tmp;
		total_bytes -= tmp;
	}
	dptr = d;
	total_bytes = fifo_count + st->left_over_size;

	res = inv_prescan_data(st, dptr, total_bytes);
	if (res)
	{
		INVLOG(ERR, "Error inv_prescan_data.\n");
		return -EINVAL;
	}

	dptr = d;
	done_flag = false;
	while (!done_flag) {
		if (total_bytes > HEADER_SZ) {
			hdr = (u16)be16_to_cpup((__be16 *)(dptr));
			res = inv_get_packet_size(st, hdr, &pk_size, dptr);
			if (res) {
				INVLOG(ERR, "error in header parsing=%x\n", hdr);
				st->left_over_size = 0;

				return -EINVAL;
			}
			if (total_bytes >= pk_size) {
				inv_parse_packet(st, hdr, dptr + HEADER_SZ);
				total_bytes -= pk_size;
				dptr += pk_size;
			} else {
				done_flag = true;
			}
		} else {
			done_flag = true;
		}
	}
	st->left_over_size = total_bytes;
	if (st->left_over_size > LEFT_OVER_BYTES) {
		st->left_over_size = 0;
		INVLOG(ERR, "left_over_size is lager than 128 Bytes.\n");
		return -EINVAL;
	}

	if (st->left_over_size)
		memcpy(st->left_over, dptr, st->left_over_size);

	return 0;
}

static int inv_process_update_ts(struct inv_mpu_state *st, enum INV_SENSORS t)
{
	u32 diff, dur, adj;
	u64 ts;

	INVLOG(FUNC_INT_ENTRY, "Enter\n");

	ts = st->ts_for_calib - st->sensor[t].time_calib;
	INVLOG(IL4, "ts %lld st->ts_for_calib %lld st->sensor[t].time_calib %lld\n",
		ts, st->ts_for_calib, st->sensor[t].time_calib);

	if (ts < 2 * NSEC_PER_SEC)
		return 0;
	if (ts > 4 * ((u64)NSEC_PER_SEC)) {
		while (ts > (4 * (u64)NSEC_PER_SEC)) {
			ts >>= 1;
			st->sensor[t].sample_calib >>= 1;
			INVLOG(IL4, "ts %lld st->sensor[t].sample_calib %d\n",
				ts, st->sensor[t].sample_calib);
		}
	}
	if (!st->sensor[t].sample_calib) {
		st->sensor[t].time_calib = st->ts_for_calib;
		return 0;
	}

	diff = (u32)ts;
	dur = diff  / st->sensor[t].sample_calib;
	adj = abs(dur - st->sensor[t].dur);
	INVLOG(IL4, "diff %d dur %d adj %d\n", diff, dur, adj);
	adj >>= 3;
	if (adj > (st->sensor[t].dur >> 5))
		adj = (st->sensor[t].dur >> 5);
	if (dur > st->sensor[t].dur)
		st->sensor[t].dur += adj;
	else
		st->sensor[t].dur -= adj;
	st->sensor[t].sample_calib = 0;
	st->sensor[t].time_calib = st->ts_for_calib;
	INVLOG(IL4, "t %d st->sensor[t].time_calib %lld\n", t, st->sensor[t].time_calib);
	return 0;

}

static int inv_push_data(struct inv_mpu_state *st, enum INV_SENSORS type)
{
	int result;
	int i, fifo_count, bpm, read_size, f;
	u8 *dptr;
	u8 data[2];
	s16 out[3];
	s32 out_2[3];

	INVLOG(FUNC_INT_ENTRY, "Enter\n");
	inv_set_bank(st, BANK_SEL_0);

	st->ts_for_calib = get_time_ns();
	result = inv_plat_read(st, REG_FIFO_COUNT_H, FIFO_COUNT_BYTE, data);
	if (result)
	{
		INVLOG(ERR, "Fail to read REG_FIFO_COUNT_H.\n");
		return result;
	}
	fifo_count = be16_to_cpup((__be16 *)(data));
	if (!fifo_count || fifo_count > HARDWARE_FIFO_SIZE)
	{
		INVLOG(ERR, "fifo count: %d\n", fifo_count);
		return 0;
	}

	dptr = fifo_data;
		bpm = 6;
	f = fifo_count;
	while (f >= bpm) {
		if (f < MAX_READ_SIZE)
			read_size = f;
		else
			read_size = MAX_READ_SIZE;
		read_size = read_size / bpm;
		read_size *= bpm;
		result = inv_plat_read(st, REG_FIFO_R_W, read_size, dptr);
		if (result < 0)
		{
			INVLOG(ERR, "REG_FIFO_R_W read error.\n");
			return result;
		}
		dptr += read_size;
		f -= read_size;
	}
	dptr = fifo_data;
	while (fifo_count >= bpm) {
		st->sensor[type].ts += st->sensor[type].dur;
		if (type == SENSOR_ACCEL) {
			for (i = 0; i < 3; i++) {
				out[i] = be16_to_cpup((__be16 *)(dptr + i * 2));
				out_2[i] = (out[i] << 15);
			}
			inv_push_16bytes_buffer(st, type,
						st->sensor[type].ts, out_2);
		}
		else {
			for (i = 0; i < 3; i++)
				out[i] = be16_to_cpup((__be16 *)(dptr + i * 2));
			inv_push_8bytes_buffer(st, type,
						st->sensor[type].ts, out);
		}
		fifo_count -= bpm;
		dptr += bpm;
		st->sensor[type].sample_calib++;
	}
	inv_process_update_ts(st, type);

	INVLOG(FUNC_INT_ENTRY, "Exit\n");
	return 0;
}

static int inv_set_fifo_read_data(struct inv_mpu_state *st,
					enum INV_SENSORS type, u8 cfg)
{
	int res;

	INVLOG(FUNC_INT_ENTRY, "Enter\n");
	inv_set_bank(st, BANK_SEL_0);

	res = inv_plat_single_write(st, REG_FIFO_CFG, cfg);
	if (res)
		return res;
	res = inv_push_data(st, type);

	return res;
}

static int inv_process_non_dmp_data(struct inv_mpu_state *st)
{
	int res;
	u8 cfg;

	INVLOG(FUNC_INT_ENTRY, "Enter\n");

	res = 0;
	if (st->sensor[SENSOR_ACCEL].on) {
		cfg = (BIT_MULTI_FIFO_CFG | BIT_ACCEL_FIFO_NUM);
		res = inv_set_fifo_read_data(st, SENSOR_ACCEL, cfg);
	} else {
		if (st->sensor[SENSOR_ACCEL].on)
			res = inv_push_data(st, SENSOR_ACCEL);
	}

	INVLOG(FUNC_INT_ENTRY, "Exit\n");
	return res;
}


static int inv_process_dmp_interrupt(struct inv_mpu_state *st)
{
	struct iio_dev *indio_dev = iio_priv_to_dev(st);
	u8 d[1];
	int result, step;
	u64 tmp;

	INVLOG(FUNC_INT_ENTRY, "Enter\n");

#define DMP_INT_PEDLOG		0x02
#define DMP_INT_SMD             0x04
#define DMP_INT_PED             0x08

	if ((!st->smd.on) && (!st->ped.on) && (!st->pedlog.enabled))
		return 0;

	inv_set_bank(st, BANK_SEL_0);
	result = inv_plat_read(st, REG_DMP_INT_STATUS, 1, d);
	if (result)
		return result;

	INVLOG(IL4, "DMP_INT_STATUS : 0x%x\n", d[0]);
	if (d[0] & DMP_INT_SMD) {
		sysfs_notify(&indio_dev->dev.kobj, NULL, "poll_smd");
		st->smd.on = false;
		st->trigger_state = EVENT_TRIGGER;
		set_inv_enable(indio_dev);
	}
	step = -1;
	if (st->ped.on && (!st->batch.on)) {
		if (st->ped.int_on) {
			if (d[0] & DMP_INT_PED) {
				sysfs_notify(&indio_dev->dev.kobj, NULL,
							"poll_pedometer");
				inv_get_pedometer_steps(st, &step);
			}
		} else {
			inv_get_pedometer_steps(st, &step);
		}
		/********************************************************************/
		/* Pedo logging mode feature                                        */ 
//		if (st->pedlog.enabled)
		if (step != -1)
		{
			tmp = (u64)st->ped.step + (u64)step;
			if(tmp != st->pedlog.step_count) {
				/*if step count is changed*/
				bool needs_to_complete = false;

				INVLOG(IL3, "pedlog step counter = %lld\n", tmp );
				if(!st->pedlog.enabled) {
					st->pedlog.interrupt_mask |=
							PEDLOG_INT_STEP_COUNTER;

					/*reset timer on walking*/
					del_timer(&st->pedlog.timer);
					st->pedlog.timer.expires = jiffies + 2*HZ;
					st->pedlog.timer.data = (unsigned long)st;
					st->pedlog.timer.function = inv_pedlog_timer_func;
					add_timer(&st->pedlog.timer);

					needs_to_complete = true;
				}

				st->pedlog.step_count = tmp;

				if(st->pedlog.state == PEDLOG_STAT_STOP) {
					st->pedlog.state = PEDLOG_STAT_WALK;
					if(!st->pedlog.enabled) {
						st->pedlog.interrupt_mask |=
							PEDLOG_INT_START_WALKING;
						needs_to_complete = true;
					}
				}

				if(needs_to_complete)
					complete(&st->pedlog.wait);
			}
		}
		/*^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^*/
		if ((step != -1) && (step != st->prev_steps)) {
			inv_send_steps(st, step, st->last_run_time);
			st->prev_steps = step;
		}
	}
	if (d[0] & DMP_INT_PEDLOG)
	{
		INVLOG(IL2, "%d minute interrupt!!!!\n", st->pedlog.interrupt_duration);

		/*wake AP for 1 sec*/
		wake_lock_timeout(&st->pedlog.wake_lock,msecs_to_jiffies(1000));
		st->pedlog.interrupt_counter ++;

		/*set interrupt mask*/
		st->pedlog.interrupt_mask |= PEDLOG_INT_CADENCE;

		/*ready cadence data*/
		inv_get_pedlog_cadence(st, 1, 20, st->pedlog.cadence);
		inv_clear_pedlog_cadence(st);
		st->pedlog.valid_count = st->pedlog.interrupt_duration;
		complete(&st->pedlog.wait);
	}
	return 0;
}

static int inv_process_mpu_interrupt(struct inv_mpu_state *st)
{
	u8 d[1] = {0,};
	int result;
#if defined(CONFIG_SENSORS)
	long long time_diff;
	struct iio_dev *indio_dev = iio_priv_to_dev(st);
#endif
	INVLOG(FUNC_INT_ENTRY, "Enter\n");
	if(!st->wom_enable)
		return 0;
	inv_set_bank(st, BANK_SEL_0);	// select reg bank 0
	result = inv_plat_read(st, REG_INT_STATUS, 1, d);
	INVLOG(IL4, "MPU interrupt 0x%x\n", d[0]);
#if defined(CONFIG_SENSORS)
	if(d[0] & BIT_WOM_INT || st->reactive_factory) {
		sysfs_notify(&indio_dev->dev.kobj, NULL, "event_accel_motion");
		time_diff = get_time_ns() -st->reactive_time;
		INVLOG(IL2, "WOM interrupt occured: %llu\n", time_diff);
		/* ignore motion interrupt happened in 1000ms to skip intial erronous interrupt */
		if(!st->reactive_factory && time_diff < 1000000000)
			return 0;
		st->reactive_state = 1;
		//inv_wom_enable(st, false);
		wake_lock_timeout(&st->reactive_wake_lock, msecs_to_jiffies(2000));
	}
#else
	if(d[0] & BIT_WOM_INT) {
		INVLOG(IL2, "WOM interrupt occured\n");
		st->reactive_state = 1;
		//inv_wom_enable(st, false);
	}
#endif
	return result;
}

/*
 *  inv_read_fifo() - Transfer data from FIFO to ring buffer.
 */
irqreturn_t inv_read_fifo(int irq, void *dev_id)
{
	struct inv_mpu_state *st = (struct inv_mpu_state *)dev_id;
	struct iio_dev *indio_dev = iio_priv_to_dev(st);
	int result, min_run_time;
	u64 pts1;

#define NON_DMP_MIN_RUN_TIME (40 * NSEC_PER_MSEC)
	INVLOG(FUNC_INT_ENTRY, "Enter\n");

	mutex_lock(&indio_dev->mlock);

	st->last_run_time = get_time_ns();
	if (st->wom_enable)
	{
		INVLOG(IL4, "wom_enable : %d\n", st->wom_enable);
		inv_switch_power_in_lp(st, true);
		inv_process_mpu_interrupt(st);
		inv_switch_power_in_lp(st, false);
	}
	if (st->chip_config.is_asleep)
	{
		INVLOG(IL4, "is_asleep : %d\n", st->chip_config.is_asleep);
		goto end_read_fifo;
	}
	if (st->chip_config.dmp_on) {
		st->activity_size = 0;
		inv_switch_power_in_lp(st, true);
		result = inv_process_dmp_interrupt(st);
		if (result)
		{
			inv_switch_power_in_lp(st, false);
			INVLOG(ERR, "Error inv_process_dmp_interrupt.\n");
			goto end_read_fifo;
		}
		result = inv_process_dmp_data(st);
		inv_switch_power_in_lp(st, false);
		if (result)
		{
			INVLOG(ERR, "Error inv_process_dmp_data.\n");
			goto end_read_fifo;
		}
		if (st->activity_size > 0)
			sysfs_notify(&indio_dev->dev.kobj,
					NULL, "poll_activity");
	} else {
		INVLOG(IL4, "DMP OFF\n");
		pts1 = get_time_ns();
		min_run_time = NON_DMP_MIN_RUN_TIME;
		if (pts1 - st->last_run_time < min_run_time)
			goto end_read_fifo;
		else
			st->last_run_time = pts1;
		inv_switch_power_in_lp(st, true);
		result = inv_process_non_dmp_data(st);
		inv_switch_power_in_lp(st, false);
	}
	if (result)
		goto err_reset_fifo;

end_read_fifo:
	mutex_unlock(&indio_dev->mlock);

	return IRQ_HANDLED;

err_reset_fifo:
	if ((!st->chip_config.accel_enable)
		&& (!st->chip_config.slave_enable)
		) {
		mutex_unlock(&indio_dev->mlock);

		return IRQ_HANDLED;
	}

	INVLOG(ERR, "error to reset fifo\n");
	inv_switch_power_in_lp(st, true);
	inv_reset_fifo(st, true);
	inv_switch_power_in_lp(st, false);
	mutex_unlock(&indio_dev->mlock);

	return IRQ_HANDLED;

}

int inv_flush_batch_data(struct iio_dev *indio_dev, int data)
{
	struct inv_mpu_state *st = iio_priv(indio_dev);
	int result;
	u8 w;
	INVLOG(FUNC_INT_ENTRY, "Enter\n");

	if (!(iio_buffer_enabled(indio_dev)))
		return -EINVAL;

	if (st->batch.on) {
		inv_switch_power_in_lp(st, true);
		st->last_run_time = get_time_ns();
		result = inv_plat_read(st, REG_USER_CTRL, 1, &w);
		w &= ~BIT_DMP_EN;
		result = inv_plat_single_write(st, REG_USER_CTRL, w);
		result = write_be32_to_mem(st, 0, BM_BATCH_CNTR);
		w |= BIT_DMP_EN;
		result = inv_plat_single_write(st, REG_USER_CTRL, w);

		inv_process_dmp_data(st);
		inv_switch_power_in_lp(st, false);
		inv_push_marker_to_buffer(st, END_MARKER, data);
		return result;
	}
	inv_push_marker_to_buffer(st, EMPTY_MARKER, data);

	INVLOG(FUNC_INT_ENTRY, "Exit\n");

	return 0;
}
