-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lenet_predict_fully_connected is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    weights : IN STD_LOGIC_VECTOR (63 downto 0);
    bias : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_405_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_405_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_405_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_405_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_405_p_ce : OUT STD_LOGIC;
    grp_fu_409_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_409_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_409_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_409_p_ce : OUT STD_LOGIC );
end;


architecture behav of lenet_predict_fully_connected is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv16_190 : STD_LOGIC_VECTOR (15 downto 0) := "0000000110010000";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal trunc_ln_reg_211 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln56_fu_126_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln56_reg_216 : STD_LOGIC_VECTOR (62 downto 0);
    signal phi_mul_load_reg_221 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_12_reg_226 : STD_LOGIC_VECTOR (6 downto 0);
    signal gmem_addr_reg_234 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln56_fu_152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_read_reg_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_fu_193_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_reg_245 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_done : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_idle : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_ready : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_ce0 : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_we0 : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_ce0 : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_ce : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_ce : STD_LOGIC;
    signal grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal sext_ln57_fu_173_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_mul_fu_60 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln56_2_fu_146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_fu_64 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln56_fu_158_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln56_3_fu_116_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln56_fu_164_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln57_fu_168_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_250_ce : STD_LOGIC;
    signal grp_fu_254_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component lenet_predict_fully_connected_Pipeline_VITIS_LOOP_58_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sum : IN STD_LOGIC_VECTOR (31 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        zext_ln56 : IN STD_LOGIC_VECTOR (6 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln56 : IN STD_LOGIC_VECTOR (61 downto 0);
        zext_ln57 : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_250_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_250_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_250_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_250_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_250_p_ce : OUT STD_LOGIC;
        grp_fu_254_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_254_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_254_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_254_p_ce : OUT STD_LOGIC );
    end component;


    component lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92 : component lenet_predict_fully_connected_Pipeline_VITIS_LOOP_58_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start,
        ap_done => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_done,
        ap_idle => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_idle,
        ap_ready => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_ready,
        sum => sum_reg_245,
        output_r_address0 => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_address0,
        output_r_ce0 => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_ce0,
        output_r_we0 => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_we0,
        output_r_d0 => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_d0,
        zext_ln56 => i_12_reg_226,
        input_r_address0 => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_address0,
        input_r_ce0 => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_ce0,
        input_r_q0 => input_r_q0,
        sext_ln56 => trunc_ln_reg_211,
        zext_ln57 => phi_mul_load_reg_221,
        m_axi_gmem_AWVALID => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        grp_fu_250_p_din0 => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din0,
        grp_fu_250_p_din1 => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din1,
        grp_fu_250_p_opcode => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_opcode,
        grp_fu_250_p_dout0 => grp_fu_405_p_dout0,
        grp_fu_250_p_ce => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_ce,
        grp_fu_254_p_din0 => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din0,
        grp_fu_254_p_din1 => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din1,
        grp_fu_254_p_dout0 => grp_fu_409_p_dout0,
        grp_fu_254_p_ce => grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_ready = ap_const_logic_1)) then 
                    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_64 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln56_fu_152_p2 = ap_const_lv1_0))) then 
                i_fu_64 <= add_ln56_fu_158_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_fu_60 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln56_fu_152_p2 = ap_const_lv1_0))) then 
                phi_mul_fu_60 <= add_ln56_2_fu_146_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                gmem_addr_read_reg_240 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln56_fu_152_p2 = ap_const_lv1_0))) then
                gmem_addr_reg_234 <= sext_ln57_fu_173_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_12_reg_226 <= i_fu_64;
                phi_mul_load_reg_221 <= phi_mul_fu_60;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                sext_ln56_reg_216 <= sext_ln56_fu_126_p1;
                trunc_ln_reg_211 <= weights(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                sum_reg_245 <= sum_fu_193_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem_ARREADY, m_axi_gmem_RVALID, ap_CS_fsm_state3, ap_CS_fsm_state11, ap_CS_fsm_state2, icmp_ln56_fu_152_p2, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_done, ap_CS_fsm_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln56_fu_152_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((m_axi_gmem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln56_2_fu_146_p2 <= std_logic_vector(unsigned(phi_mul_fu_60) + unsigned(ap_const_lv16_190));
    add_ln56_fu_158_p2 <= std_logic_vector(unsigned(i_fu_64) + unsigned(ap_const_lv7_1));
    add_ln57_fu_168_p2 <= std_logic_vector(unsigned(zext_ln56_fu_164_p1) + unsigned(sext_ln56_reg_216));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(m_axi_gmem_RVALID)
    begin
        if ((m_axi_gmem_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_done)
    begin
        if ((grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(m_axi_gmem_ARREADY)
    begin
        if ((m_axi_gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln56_fu_152_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln56_fu_152_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln56_fu_152_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln56_fu_152_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_250_ce_assign_proc : process(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_250_ce <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_ce;
        else 
            grp_fu_250_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_254_ce_assign_proc : process(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_254_ce <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_ce;
        else 
            grp_fu_254_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_405_p_ce <= grp_fu_250_ce;
    grp_fu_405_p_din0 <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din0;
    grp_fu_405_p_din1 <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din1;
    grp_fu_405_p_opcode <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_opcode;
    grp_fu_409_p_ce <= grp_fu_254_ce;
    grp_fu_409_p_din0 <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din0;
    grp_fu_409_p_din1 <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din1;
    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg;
    icmp_ln56_fu_152_p2 <= "1" when (i_fu_64 = ap_const_lv7_78) else "0";
    input_r_address0 <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_address0;
    input_r_ce0 <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_ce0;

    m_axi_gmem_ARADDR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state3, gmem_addr_reg_234, ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARADDR, ap_CS_fsm_state13)
    begin
        if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARADDR <= gmem_addr_reg_234;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARADDR <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARADDR;
        else 
            m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARBURST_assign_proc : process(ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARBURST, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARBURST <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARBURST;
        else 
            m_axi_gmem_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARCACHE_assign_proc : process(ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARCACHE, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARCACHE <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARCACHE;
        else 
            m_axi_gmem_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARID_assign_proc : process(ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARID, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARID <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARID;
        else 
            m_axi_gmem_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARLEN_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLEN, ap_CS_fsm_state13)
    begin
        if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARLEN <= ap_const_lv32_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARLEN <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLEN;
        else 
            m_axi_gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARLOCK_assign_proc : process(ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLOCK, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARLOCK <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLOCK;
        else 
            m_axi_gmem_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARPROT_assign_proc : process(ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARPROT, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARPROT <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARPROT;
        else 
            m_axi_gmem_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARQOS_assign_proc : process(ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARQOS, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARQOS <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARQOS;
        else 
            m_axi_gmem_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARREGION_assign_proc : process(ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARREGION, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARREGION <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARREGION;
        else 
            m_axi_gmem_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARSIZE_assign_proc : process(ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARSIZE, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARSIZE <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARSIZE;
        else 
            m_axi_gmem_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARUSER_assign_proc : process(ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARUSER, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARUSER <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARUSER;
        else 
            m_axi_gmem_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARVALID_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARVALID, ap_CS_fsm_state13)
    begin
        if (((m_axi_gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_ARVALID <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARVALID;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;

    m_axi_gmem_RREADY_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_RREADY, ap_CS_fsm_state13)
    begin
        if (((m_axi_gmem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_gmem_RREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_RREADY <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_RREADY;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= ap_const_lv32_0;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
    output_r_address0 <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_address0;
    output_r_ce0 <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_ce0;
    output_r_d0 <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_d0;
    output_r_we0 <= grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_we0;
        sext_ln56_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln56_3_fu_116_p4),63));

        sext_ln57_fu_173_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln57_fu_168_p2),64));

    sum_fu_193_p1 <= gmem_addr_read_reg_240;
    trunc_ln56_3_fu_116_p4 <= bias(63 downto 2);
    zext_ln56_fu_164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_64),63));
end behav;
