0.7
2020.2
May 21 2025
22:59:56
/var/home/david/vivado/ece_351_final/ECE351 Final Proj.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1764003349,verilog,,/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/animations.v,,blk_mem_gen_0,,,../../../../../../.var/app/com.github.corna.Vivado/data/xilinx-install/2025.1/data/rsb/busdef,,,,,
/var/home/david/vivado/ece_351_final/ECE351 Final Proj.sim/sim_1/behav/xsim/glbl.v,1763846076,verilog,,,,glbl,,,,,,,,
/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sim_1/new/testbench.v,1763996484,verilog,,,,testbench,,,../../../../../../.var/app/com.github.corna.Vivado/data/xilinx-install/2025.1/data/rsb/busdef,,,,,
/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/animations.v,1764003545,verilog,,/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/dependencies.v,,animations;bin_converter;eight_bit_counter;second_clk,,,../../../../../../.var/app/com.github.corna.Vivado/data/xilinx-install/2025.1/data/rsb/busdef,,,,,
/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/dependencies.v,1763846076,verilog,,/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sim_1/new/testbench.v,,angle_decoder;comparator;counter;sw_to_angle,,,../../../../../../.var/app/com.github.corna.Vivado/data/xilinx-install/2025.1/data/rsb/busdef,,,,,
