

================================================================
== Vitis HLS Report for 'unet_pvm_top_Pipeline_VITIS_LOOP_44_2'
================================================================
* Date:           Wed Feb 25 16:07:35 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        unet_pvm_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.500 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                      |
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |     1027|     1027|  5.135 us|  5.135 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      41|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      36|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      36|     106|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+---+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_18_1_1_U1158  |sparsemux_9_2_18_1_1  |        0|   0|  0|  20|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |Total                       |                      |        0|   0|  0|  20|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_164_p2         |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_158_p2        |      icmp|   0|  0|  19|          11|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  41|          24|          16|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   11|         22|
    |gmem1_blk_n_W            |   9|          2|    1|          2|
    |i_fu_76                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_76                           |  11|   0|   11|          0|
    |tmp_reg_271                       |  18|   0|   18|          0|
    |trunc_ln44_reg_246                |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  36|   0|   36|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|                                RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                                                  |   in|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_44_2|  return value|
|ap_rst                                                                  |   in|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_44_2|  return value|
|ap_start                                                                |   in|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_44_2|  return value|
|ap_done                                                                 |  out|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_44_2|  return value|
|ap_idle                                                                 |  out|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_44_2|  return value|
|ap_ready                                                                |  out|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_44_2|  return value|
|m_axi_gmem1_0_AWVALID                                                   |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWREADY                                                   |   in|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWADDR                                                    |  out|   64|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWID                                                      |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWLEN                                                     |  out|   32|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE                                                    |  out|    3|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWBURST                                                   |  out|    2|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK                                                    |  out|    2|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE                                                   |  out|    4|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWPROT                                                    |  out|    3|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWQOS                                                     |  out|    4|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWREGION                                                  |  out|    4|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_AWUSER                                                    |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_WVALID                                                    |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_WREADY                                                    |   in|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_WDATA                                                     |  out|   32|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_WSTRB                                                     |  out|    4|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_WLAST                                                     |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_WID                                                       |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_WUSER                                                     |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARVALID                                                   |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARREADY                                                   |   in|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARADDR                                                    |  out|   64|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARID                                                      |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARLEN                                                     |  out|   32|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE                                                    |  out|    3|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARBURST                                                   |  out|    2|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK                                                    |  out|    2|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE                                                   |  out|    4|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARPROT                                                    |  out|    3|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARQOS                                                     |  out|    4|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARREGION                                                  |  out|    4|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_ARUSER                                                    |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_RVALID                                                    |   in|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_RREADY                                                    |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_RDATA                                                     |   in|   32|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_RLAST                                                     |   in|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_RID                                                       |   in|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM                                                  |   in|    9|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_RUSER                                                     |   in|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_RRESP                                                     |   in|    2|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_BVALID                                                    |   in|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_BREADY                                                    |  out|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_BRESP                                                     |   in|    2|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_BID                                                       |   in|    1|       m_axi|                                                          gmem1|       pointer|
|m_axi_gmem1_0_BUSER                                                     |   in|    1|       m_axi|                                                          gmem1|       pointer|
|sext_ln44                                                               |   in|   62|     ap_none|                                                      sext_ln44|        scalar|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0  |  out|    8|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_q0        |   in|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0  |  out|    8|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_q0        |   in|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0  |  out|    8|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_q0        |   in|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0    |  out|    8|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0         |  out|    1|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_q0          |   in|   18|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out|         array|
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

