{"Source Block": ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@231:241@HdlIdDef", "  reg     [ 63:0]   dma1_wdata = 'd0;\n\n  // internal clocks and resets\n\n  wire              sys_resetn;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5soc/system_top.v@230:240", "  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n\n  // internal clocks and resets\n\n  wire              sys_resetn;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@232:242", "\n  // internal clocks and resets\n\n  wire              sys_resetn;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n  wire              spi_mosi;\n"]], "Diff Content": {"Delete": [[236, "  wire              rx_clk;\n"]], "Add": []}}