Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr  6 17:35:35 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     211         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (243)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (622)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (243)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 127 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (622)
--------------------------------------------------
 There are 622 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.904        0.000                      0                   15        0.225        0.000                      0                   15        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.904        0.000                      0                   15        0.225        0.000                      0                   15        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.904ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.642ns (31.131%)  route 1.420ns (68.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    S0/CLK_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           1.420     7.023    S0/prev_j1_win
    SLICE_X43Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.147 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     7.147    S0/score_1[1]_i_1_n_0
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    S0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X43Y36         FDCE (Setup_fdce_C_D)        0.029    15.051    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.670ns (32.053%)  route 1.420ns (67.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    S0/CLK_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           1.420     7.023    S0/prev_j1_win
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.152     7.175 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.175    S0/score_1[2]_i_1_n_0
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    S0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X43Y36         FDCE (Setup_fdce_C_D)        0.075    15.097    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             8.040ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.642ns (33.546%)  route 1.272ns (66.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    S0/CLK_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           1.272     6.874    S0/prev_j1_win
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.998 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     6.998    S0/score_1[0]_i_1_n_0
    SLICE_X45Y36         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    S0/CLK_IBUF_BUFG
    SLICE_X45Y36         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X45Y36         FDCE (Setup_fdce_C_D)        0.029    15.038    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                  8.040    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.766ns (43.135%)  route 1.010ns (56.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    S0/CLK_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.427     6.030    B2/prev_j1_win
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.154 r  B2/score_2[2]_i_2/O
                         net (fo=1, routed)           0.582     6.736    S0/score_10
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.860 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     6.860    S0/score_2[2]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.029    15.039    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.642ns (36.356%)  route 1.124ns (63.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    S0/CLK_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           1.124     6.726    S0/prev_j1_win
    SLICE_X44Y37         LUT5 (Prop_lut5_I1_O)        0.124     6.850 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     6.850    S0/score_2[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.031    15.041    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.233ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.795ns (42.991%)  route 1.054ns (57.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.559     5.080    A0/CLK_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           1.054     6.612    A0/p_1_in
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.317     6.929 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.929    A0/cnt[1]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.439    14.780    A0/CLK_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.300    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.118    15.163    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  8.233    

Slack (MET) :             8.233ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.795ns (42.991%)  route 1.054ns (57.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    B0/CLK_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           1.054     6.616    B0/cnt_reg_n_0_[1]
    SLICE_X34Y41         LUT2 (Prop_lut2_I1_O)        0.317     6.933 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.933    B0/cnt[1]_i_1__1_n_0
    SLICE_X34Y41         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    B0/CLK_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X34Y41         FDCE (Setup_fdce_C_D)        0.118    15.167    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  8.233    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.773ns (47.084%)  route 0.869ns (52.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.559     5.080    A0/CLK_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.869     6.427    A0/p_1_in
    SLICE_X35Y35         LUT4 (Prop_lut4_I0_O)        0.295     6.722 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.722    A0/PIXEL_CLK_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.439    14.780    A0/CLK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.278    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.029    15.052    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.773ns (47.084%)  route 0.869ns (52.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    B0/CLK_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.478     5.562 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.869     6.431    B0/cnt_reg_n_0_[1]
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.295     6.726 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.726    B0/BALLE_CLK_i_1_n_0
    SLICE_X35Y41         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    B0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.278    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.029    15.056    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.642ns (38.328%)  route 1.033ns (61.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.559     5.080    A0/CLK_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.033     6.631    A0/cnt_reg_n_0_[0]
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.755 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.755    A0/cnt[0]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.439    14.780    A0/CLK_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.300    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.077    15.122    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                  8.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.697%)  route 0.090ns (28.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.090     1.662    S0/prev_j2_win
    SLICE_X44Y37         LUT5 (Prop_lut5_I3_O)        0.099     1.761 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    S0/score_2[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X44Y37         FDCE (Hold_fdce_C_D)         0.092     1.536    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.091     1.663    S0/prev_j2_win
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.099     1.762 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.762    S0/score_2[2]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X44Y37         FDCE (Hold_fdce_C_D)         0.091     1.535    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.443    S0/CLK_IBUF_BUFG
    SLICE_X45Y36         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  S0/score_1_reg[0]/Q
                         net (fo=12, routed)          0.180     1.765    S0/score_1[0]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    S0/score_1[0]_i_1_n_0
    SLICE_X45Y36         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.829     1.956    S0/CLK_IBUF_BUFG
    SLICE_X45Y36         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X45Y36         FDCE (Hold_fdce_C_D)         0.091     1.534    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 A0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.836%)  route 0.195ns (51.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.441    A0/CLK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  A0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  A0/PIXEL_CLK_reg/Q
                         net (fo=21, routed)          0.195     1.777    A0/PIXEL_CLK
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.822    A0/PIXEL_CLK_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.826     1.953    A0/CLK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.091     1.532    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    R0/CLK_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.221     1.829    R0/cnt_reg_n_0_[0]
    SLICE_X34Y41         LUT2 (Prop_lut2_I1_O)        0.044     1.873 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    R0/cnt[1]_i_1__0_n_0
    SLICE_X34Y41         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    R0/CLK_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDCE (Hold_fdce_C_D)         0.131     1.575    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.681%)  route 0.176ns (43.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.559     1.442    S0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  S0/score_1_reg[2]/Q
                         net (fo=5, routed)           0.176     1.746    S0/score_1[2]
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.102     1.848 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    S0/score_1[2]_i_1_n_0
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.828     1.955    S0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y36         FDCE (Hold_fdce_C_D)         0.107     1.549    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 B0/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.000%)  route 0.210ns (53.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    B0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  B0/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  B0/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.210     1.795    B0/balle_clk_s
    SLICE_X35Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.840    B0/BALLE_CLK_i_1_n_0
    SLICE_X35Y41         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    B0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.091     1.535    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    R0/CLK_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.221     1.829    R0/cnt_reg_n_0_[0]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  R0/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.874    R0/cnt[0]_i_1__1_n_0
    SLICE_X34Y41         FDCE                                         r  R0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    R0/CLK_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDCE (Hold_fdce_C_D)         0.121     1.565    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.227ns (56.382%)  route 0.176ns (43.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.176     1.748    S0/prev_j2_win
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.099     1.847 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    S0/score_2[1]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X44Y37         FDCE (Hold_fdce_C_D)         0.092     1.536    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 R0/RAQUETTE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    R0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  R0/RAQUETTE_CLK_reg/Q
                         net (fo=2, routed)           0.233     1.819    R0/RAQUETTE_CLK
    SLICE_X35Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.864 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.864    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X35Y41         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    R0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.092     1.536    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y35   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y35   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y35   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   B0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   R0/RAQUETTE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   R0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   R0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y35   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   B0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           636 Endpoints
Min Delay           636 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.420ns  (logic 6.155ns (42.687%)  route 8.265ns (57.313%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE                         0.000     0.000 r  B2/yBalle_reg[2]/C
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  B2/yBalle_reg[2]/Q
                         net (fo=17, routed)          1.618     2.136    B2/Q[2]
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.260 r  B2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     2.260    B2/i__carry_i_6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.810 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.810    B2/i__carry_i_5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.924 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.924    B2/i__carry__0_i_5_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.146 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.962     4.108    A1/O[0]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.299     4.407 r  A1/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.000     4.407    B2/BLUE_OBUF[3]_inst_i_3_0[1]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.957 f  B2/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=2, routed)           1.498     6.455    A1/BLUE_OBUF[1]_inst_i_1_1[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.579 f  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.951     7.530    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.654 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.235    10.890    GREEN_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.420 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.420    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteD_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.202ns  (logic 6.444ns (45.371%)  route 7.759ns (54.629%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE                         0.000     0.000 r  R1/yRaquetteD_reg[8]/C
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  R1/yRaquetteD_reg[8]/Q
                         net (fo=11, routed)          1.958     2.476    R1/Y_RAQUETTE_D[8]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.600 r  R1/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000     2.600    R1/i__carry__0_i_6__5_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  R1/i__carry__0_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.001    R1/i__carry__0_i_1__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.223 r  R1/i__carry__1_i_1__2/O[0]
                         net (fo=2, routed)           0.800     4.023    R1/i__carry__1_i_1__2_n_7
    SLICE_X38Y38         LUT2 (Prop_lut2_I0_O)        0.299     4.322 r  R1/i__carry__1_i_4__8/O
                         net (fo=1, routed)           0.000     4.322    R1/i__carry__1_i_4__8_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.855 f  R1/_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.937     5.792    A1/RED_OBUF[3]_inst_i_3_1[0]
    SLICE_X39Y39         LUT5 (Prop_lut5_I4_O)        0.150     5.942 f  A1/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.436     6.378    A1/RED_OBUF[3]_inst_i_6_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.326     6.704 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.841     7.545    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y39         LUT4 (Prop_lut4_I3_O)        0.150     7.695 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.787    10.482    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.721    14.202 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.202    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.105ns  (logic 6.374ns (45.188%)  route 7.731ns (54.812%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE                         0.000     0.000 r  B2/yBalle_reg[2]/C
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  B2/yBalle_reg[2]/Q
                         net (fo=17, routed)          1.618     2.136    B2/Q[2]
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.260 r  B2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     2.260    B2/i__carry_i_6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.810 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.810    B2/i__carry_i_5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.924 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.924    B2/i__carry__0_i_5_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.146 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.962     4.108    A1/O[0]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.299     4.407 r  A1/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.000     4.407    B2/BLUE_OBUF[3]_inst_i_3_0[1]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.957 f  B2/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=2, routed)           1.498     6.455    A1/BLUE_OBUF[1]_inst_i_1_1[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.579 f  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.951     7.530    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.150     7.680 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.702    10.382    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    14.105 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.105    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.061ns  (logic 6.144ns (43.698%)  route 7.916ns (56.302%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE                         0.000     0.000 r  B2/yBalle_reg[2]/C
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  B2/yBalle_reg[2]/Q
                         net (fo=17, routed)          1.618     2.136    B2/Q[2]
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.260 r  B2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     2.260    B2/i__carry_i_6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.810 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.810    B2/i__carry_i_5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.924 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.924    B2/i__carry__0_i_5_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.146 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.962     4.108    A1/O[0]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.299     4.407 r  A1/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.000     4.407    B2/BLUE_OBUF[3]_inst_i_3_0[1]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.957 f  B2/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=2, routed)           1.498     6.455    A1/BLUE_OBUF[1]_inst_i_1_1[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.579 f  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.951     7.530    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.654 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.887    10.541    GREEN_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.061 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.061    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.989ns  (logic 6.127ns (43.801%)  route 7.862ns (56.199%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE                         0.000     0.000 r  B2/yBalle_reg[2]/C
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  B2/yBalle_reg[2]/Q
                         net (fo=17, routed)          1.618     2.136    B2/Q[2]
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.260 r  B2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     2.260    B2/i__carry_i_6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.810 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.810    B2/i__carry_i_5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.924 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.924    B2/i__carry__0_i_5_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.146 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.962     4.108    A1/O[0]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.299     4.407 r  A1/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.000     4.407    B2/BLUE_OBUF[3]_inst_i_3_0[1]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.957 f  B2/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=2, routed)           1.498     6.455    A1/BLUE_OBUF[1]_inst_i_1_1[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.579 f  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.972     7.551    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.675 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.812    10.487    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.989 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.989    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.924ns  (logic 6.149ns (44.159%)  route 7.775ns (55.841%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE                         0.000     0.000 r  B2/yBalle_reg[2]/C
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  B2/yBalle_reg[2]/Q
                         net (fo=17, routed)          1.618     2.136    B2/Q[2]
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.260 r  B2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     2.260    B2/i__carry_i_6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.810 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.810    B2/i__carry_i_5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.924 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.924    B2/i__carry__0_i_5_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.146 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.962     4.108    A1/O[0]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.299     4.407 r  A1/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.000     4.407    B2/BLUE_OBUF[3]_inst_i_3_0[1]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.957 f  B2/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=2, routed)           1.498     6.455    A1/BLUE_OBUF[1]_inst_i_1_1[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.579 f  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.951     7.530    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.654 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.746    10.400    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.924 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.924    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteD_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.918ns  (logic 6.428ns (46.188%)  route 7.489ns (53.812%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE                         0.000     0.000 r  R1/yRaquetteD_reg[8]/C
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  R1/yRaquetteD_reg[8]/Q
                         net (fo=11, routed)          1.958     2.476    R1/Y_RAQUETTE_D[8]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.600 r  R1/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000     2.600    R1/i__carry__0_i_6__5_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  R1/i__carry__0_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.001    R1/i__carry__0_i_1__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.223 r  R1/i__carry__1_i_1__2/O[0]
                         net (fo=2, routed)           0.800     4.023    R1/i__carry__1_i_1__2_n_7
    SLICE_X38Y38         LUT2 (Prop_lut2_I0_O)        0.299     4.322 r  R1/i__carry__1_i_4__8/O
                         net (fo=1, routed)           0.000     4.322    R1/i__carry__1_i_4__8_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.855 f  R1/_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.937     5.792    A1/RED_OBUF[3]_inst_i_3_1[0]
    SLICE_X39Y39         LUT5 (Prop_lut5_I4_O)        0.150     5.942 f  A1/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.436     6.378    A1/RED_OBUF[3]_inst_i_6_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.326     6.704 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.833     7.537    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.152     7.689 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.525    10.214    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.703    13.918 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.918    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.828ns  (logic 6.382ns (46.152%)  route 7.446ns (53.848%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE                         0.000     0.000 r  B2/yBalle_reg[2]/C
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  B2/yBalle_reg[2]/Q
                         net (fo=17, routed)          1.618     2.136    B2/Q[2]
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.260 r  B2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     2.260    B2/i__carry_i_6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.810 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.810    B2/i__carry_i_5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.924 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.924    B2/i__carry__0_i_5_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.146 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.962     4.108    A1/O[0]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.299     4.407 r  A1/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.000     4.407    B2/BLUE_OBUF[3]_inst_i_3_0[1]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.957 f  B2/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=2, routed)           1.498     6.455    A1/BLUE_OBUF[1]_inst_i_1_1[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.579 f  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.951     7.530    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.150     7.680 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.417    10.097    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.731    13.828 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.828    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.808ns  (logic 6.149ns (44.530%)  route 7.659ns (55.470%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE                         0.000     0.000 r  B2/yBalle_reg[2]/C
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  B2/yBalle_reg[2]/Q
                         net (fo=17, routed)          1.618     2.136    B2/Q[2]
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.260 r  B2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     2.260    B2/i__carry_i_6_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.810 r  B2/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.810    B2/i__carry_i_5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.924 r  B2/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.924    B2/i__carry__0_i_5_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.146 r  B2/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.962     4.108    A1/O[0]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.299     4.407 r  A1/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.000     4.407    B2/BLUE_OBUF[3]_inst_i_3_0[1]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.957 f  B2/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=2, routed)           1.498     6.455    A1/BLUE_OBUF[1]_inst_i_1_1[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.579 f  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.972     7.551    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.675 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.609    10.284    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.808 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.808    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.766ns  (logic 6.198ns (45.022%)  route 7.568ns (54.978%))
  Logic Levels:           11  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[2]/C
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  R1/yRaquetteG_reg[2]/Q
                         net (fo=11, routed)          1.282     1.738    R1/Y_RAQUETTE_G[2]
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.124     1.862 r  R1/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000     1.862    R1/i__carry_i_7__6_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.412 r  R1/i__carry_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.412    R1/i__carry_i_1__1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.634 r  R1/i__carry__0_i_1__1/O[0]
                         net (fo=2, routed)           0.836     3.470    R1/R[5]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.299     3.769 r  R1/i__carry__0_i_4__8/O
                         net (fo=1, routed)           0.000     3.769    R1/i__carry__0_i_4__8_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.302 r  R1/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.302    R1/_inferred__1/i__carry__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.419 f  R1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.386     5.805    A1/GREEN_OBUF[2]_inst_i_2_0[0]
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.124     5.929 f  A1/GREEN_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.409     6.338    A1/GREEN_OBUF[2]_inst_i_3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.035     7.497    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.621 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.620    10.241    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.766 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.766    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/VxBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VxBalle_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE                         0.000     0.000 r  B2/VxBalle_reg[2]/C
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/VxBalle_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    B2/VxBalle_reg_n_0_[2]
    SLICE_X47Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  B2/VxBalle[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B2/VxBalle[2]_i_1_n_0
    SLICE_X47Y42         FDCE                                         r  B2/VxBalle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/yBalle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE                         0.000     0.000 r  B2/yBalle_reg[0]/C
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/yBalle_reg[0]/Q
                         net (fo=16, routed)          0.168     0.309    B2/Q[0]
    SLICE_X39Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  B2/yBalle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B2/yBalle[0]_i_1_n_0
    SLICE_X39Y41         FDCE                                         r  B2/yBalle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VxBalle_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VxBalle_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE                         0.000     0.000 r  B2/VxBalle_reg[10]/C
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/VxBalle_reg[10]/Q
                         net (fo=2, routed)           0.168     0.309    B2/VxBalle_reg_n_0_[10]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  B2/VxBalle[10]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B2/VxBalle[10]_i_1_n_0
    SLICE_X45Y45         FDCE                                         r  B2/VxBalle_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VxBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VxBalle_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDCE                         0.000     0.000 r  B2/VxBalle_reg[8]/C
    SLICE_X45Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/VxBalle_reg[8]/Q
                         net (fo=2, routed)           0.168     0.309    B2/VxBalle_reg_n_0_[8]
    SLICE_X45Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  B2/VxBalle[8]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B2/VxBalle[8]_i_1_n_0
    SLICE_X45Y44         FDCE                                         r  B2/VxBalle_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VyBalle_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VyBalle_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE                         0.000     0.000 r  B2/VyBalle_reg[18]/C
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/VyBalle_reg[18]/Q
                         net (fo=2, routed)           0.170     0.311    B2/VyBalle_reg_n_0_[18]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  B2/VyBalle[18]_i_1/O
                         net (fo=1, routed)           0.000     0.356    B2/VyBalle[18]_i_1_n_0
    SLICE_X35Y46         FDCE                                         r  B2/VyBalle_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VxBalle_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VxBalle_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE                         0.000     0.000 r  B2/VxBalle_reg[16]/C
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/VxBalle_reg[16]/Q
                         net (fo=2, routed)           0.170     0.311    B2/VxBalle_reg_n_0_[16]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  B2/VxBalle[16]_i_1/O
                         net (fo=1, routed)           0.000     0.356    B2/VxBalle[16]_i_1_n_0
    SLICE_X45Y45         FDCE                                         r  B2/VxBalle_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.227ns (63.699%)  route 0.129ns (36.301%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE                         0.000     0.000 r  A1/countX_reg[6]/C
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  A1/countX_reg[6]/Q
                         net (fo=18, routed)          0.129     0.257    A1/Q[6]
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.099     0.356 r  A1/countX[7]_i_1/O
                         net (fo=1, routed)           0.000     0.356    A1/p_0_in[7]
    SLICE_X41Y35         FDCE                                         r  A1/countX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VxBalle_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VxBalle_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE                         0.000     0.000 r  B2/VxBalle_reg[30]/C
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  B2/VxBalle_reg[30]/Q
                         net (fo=2, routed)           0.148     0.312    B2/VxBalle_reg_n_0_[30]
    SLICE_X46Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.357 r  B2/VxBalle[30]_i_1/O
                         net (fo=1, routed)           0.000     0.357    B2/VxBalle[30]_i_1_n_0
    SLICE_X46Y50         FDCE                                         r  B2/VxBalle_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VyBalle_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VyBalle_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.950%)  route 0.172ns (48.050%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE                         0.000     0.000 r  B2/VyBalle_reg[30]/C
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B2/VyBalle_reg[30]/Q
                         net (fo=2, routed)           0.172     0.313    B2/VyBalle_reg_n_0_[30]
    SLICE_X40Y48         LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  B2/VyBalle[30]_i_1/O
                         net (fo=1, routed)           0.000     0.358    B2/VyBalle[30]_i_1_n_0
    SLICE_X40Y48         FDCE                                         r  B2/VyBalle_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VyBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VyBalle_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE                         0.000     0.000 r  B2/VyBalle_reg[8]/C
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  B2/VyBalle_reg[8]/Q
                         net (fo=2, routed)           0.149     0.313    B2/VyBalle_reg_n_0_[8]
    SLICE_X42Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  B2/VyBalle[8]_i_1/O
                         net (fo=1, routed)           0.000     0.358    B2/VyBalle[8]_i_1_n_0
    SLICE_X42Y41         FDCE                                         r  B2/VyBalle_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.436ns  (logic 0.828ns (24.095%)  route 2.608ns (75.905%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.083    S0/CLK_IBUF_BUFG
    SLICE_X45Y36         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  S0/score_1_reg[0]/Q
                         net (fo=12, routed)          1.093     6.632    A1/score_1[0]
    SLICE_X42Y36         LUT5 (Prop_lut5_I3_O)        0.124     6.756 r  A1/IS_NUMBER_reg_i_18/O
                         net (fo=1, routed)           0.639     7.395    A1/IS_NUMBER_reg_i_18_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  A1/IS_NUMBER_reg_i_4/O
                         net (fo=1, routed)           0.877     8.396    A1/IS_NUMBER_reg_i_4_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.000     8.520    S1/BLUE_OBUF[3]_inst_i_3
    SLICE_X43Y35         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.227ns (59.360%)  route 0.155ns (40.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.559     1.442    S0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  S0/score_1_reg[2]/Q
                         net (fo=5, routed)           0.155     1.726    A1/score_1[2]
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.099     1.825 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.000     1.825    S1/BLUE_OBUF[3]_inst_i_3
    SLICE_X43Y35         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.973ns  (logic 1.590ns (26.624%)  route 4.383ns (73.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.119     4.560    S1/RST_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.149     4.709 f  S1/jwin[1]_i_2/O
                         net (fo=227, routed)         1.264     5.973    S0/score_2_reg[0]_0
    SLICE_X43Y36         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.973ns  (logic 1.590ns (26.624%)  route 4.383ns (73.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.119     4.560    S1/RST_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.149     4.709 f  S1/jwin[1]_i_2/O
                         net (fo=227, routed)         1.264     5.973    S0/score_2_reg[0]_0
    SLICE_X43Y36         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j2_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 1.590ns (26.899%)  route 4.322ns (73.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.119     4.560    S1/RST_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.149     4.709 f  S1/jwin[1]_i_2/O
                         net (fo=227, routed)         1.203     5.912    S0/score_2_reg[0]_0
    SLICE_X44Y37         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 1.590ns (26.899%)  route 4.322ns (73.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.119     4.560    S1/RST_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.149     4.709 f  S1/jwin[1]_i_2/O
                         net (fo=227, routed)         1.203     5.912    S0/score_2_reg[0]_0
    SLICE_X44Y37         FDCE                                         f  S0/score_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 1.590ns (26.899%)  route 4.322ns (73.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.119     4.560    S1/RST_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.149     4.709 f  S1/jwin[1]_i_2/O
                         net (fo=227, routed)         1.203     5.912    S0/score_2_reg[0]_0
    SLICE_X44Y37         FDCE                                         f  S0/score_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 1.590ns (26.899%)  route 4.322ns (73.101%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.119     4.560    S1/RST_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.149     4.709 f  S1/jwin[1]_i_2/O
                         net (fo=227, routed)         1.203     5.912    S0/score_2_reg[0]_0
    SLICE_X44Y37         FDCE                                         f  S0/score_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.851ns  (logic 1.590ns (27.178%)  route 4.261ns (72.822%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.119     4.560    S1/RST_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.149     4.709 f  S1/jwin[1]_i_2/O
                         net (fo=227, routed)         1.142     5.851    A0/cnt_reg[0]_0
    SLICE_X34Y35         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.439     4.780    A0/CLK_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.851ns  (logic 1.590ns (27.178%)  route 4.261ns (72.822%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.119     4.560    S1/RST_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.149     4.709 f  S1/jwin[1]_i_2/O
                         net (fo=227, routed)         1.142     5.851    A0/cnt_reg[0]_0
    SLICE_X34Y35         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.439     4.780    A0/CLK_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.769ns  (logic 1.590ns (27.565%)  route 4.179ns (72.435%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.119     4.560    S1/RST_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.149     4.709 f  S1/jwin[1]_i_2/O
                         net (fo=227, routed)         1.060     5.769    S0/score_2_reg[0]_0
    SLICE_X45Y36         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    S0/CLK_IBUF_BUFG
    SLICE_X45Y36         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.748ns  (logic 1.590ns (27.666%)  route 4.158ns (72.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.119     4.560    S1/RST_IBUF
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.149     4.709 f  S1/jwin[1]_i_2/O
                         net (fo=227, routed)         1.039     5.748    S0/score_2_reg[0]_0
    SLICE_X42Y38         FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  S0/prev_j1_win_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j2_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.201%)  route 0.260ns (64.799%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]/Q
                         net (fo=8, routed)           0.260     0.401    S0/j_win[1]
    SLICE_X44Y37         FDCE                                         r  S0/prev_j2_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.203ns (45.403%)  route 0.244ns (54.597%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X37Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.244     0.402    A0/END_GAME
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.045     0.447 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.447    A0/PIXEL_CLK_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.826     1.953    A0/CLK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.337%)  route 0.356ns (65.663%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]/Q
                         net (fo=8, routed)           0.356     0.497    S0/j_win[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.542 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.542    S0/score_2[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.512%)  route 0.404ns (68.488%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]/Q
                         net (fo=8, routed)           0.404     0.545    S0/j_win[1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.590 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.590    S0/score_2[2]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[2]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j1_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.695%)  route 0.454ns (76.305%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE                         0.000     0.000 r  B2/jwin_reg[0]/C
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[0]/Q
                         net (fo=228, routed)         0.454     0.595    S0/j_win[0]
    SLICE_X42Y38         FDCE                                         r  S0/prev_j1_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.203ns (33.848%)  route 0.397ns (66.152%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X37Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.397     0.555    B0/END_GAME
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.600 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.600    B0/BALLE_CLK_i_1_n_0
    SLICE_X35Y41         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    B0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  B0/BALLE_CLK_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.203ns (33.736%)  route 0.399ns (66.264%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X37Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.399     0.557    R0/END_GAME
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.602 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.602    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X35Y41         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    R0/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  R0/RAQUETTE_CLK_reg/C

Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.523%)  route 0.423ns (69.477%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]/Q
                         net (fo=8, routed)           0.423     0.564    S0/j_win[1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.609 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.609    S0/score_2[1]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X44Y37         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.068%)  route 0.556ns (74.932%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE                         0.000     0.000 r  B2/jwin_reg[0]/C
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[0]/Q
                         net (fo=228, routed)         0.556     0.697    S0/j_win[0]
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.045     0.742 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.742    S0/score_1[1]_i_1_n_0
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.828     1.955    S0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 B2/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.187ns (25.169%)  route 0.556ns (74.831%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE                         0.000     0.000 r  B2/jwin_reg[0]/C
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[0]/Q
                         net (fo=228, routed)         0.556     0.697    S0/j_win[0]
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.046     0.743 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.743    S0/score_1[2]_i_1_n_0
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.828     1.955    S0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  S0/score_1_reg[2]/C





