{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684214256362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684214256362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 22:17:36 2023 " "Processing started: Mon May 15 22:17:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684214256362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214256362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RaspberryPi_Accelerator -c RaspberryPi_Accelerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off RaspberryPi_Accelerator -c RaspberryPi_Accelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214256363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684214256809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684214256809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file task_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task_manager " "Found entity 1: task_manager" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_handler " "Found entity 1: instruction_handler" {  } { { "instruction_handler.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/instruction_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_twos_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_twos_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_twos_comp " "Found entity 1: n_bit_twos_comp" {  } { { "n_bit_twos_comp.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_comparator " "Found entity 1: n_bit_comparator" {  } { { "n_bit_comparator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder " "Found entity 1: n_bit_adder" {  } { { "n_bit_adder.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_segment " "Found entity 1: bcd_to_segment" {  } { { "bcd_to_segment.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/bcd_to_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_converter " "Found entity 1: BCD_converter" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_register.sv 0 0 " "Found 0 design units, including 0 entities, in source file n_bit_register.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_spi_rw.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_spi_rw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_SPI_RW " "Found entity 1: SRAM_SPI_RW" {  } { { "SRAM_SPI_RW.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/SRAM_SPI_RW.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_to_one_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file four_to_one_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_to_one_mux " "Found entity 1: four_to_one_mux" {  } { { "four_to_one_mux.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/four_to_one_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file two_to_one_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/two_to_one_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_four_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file two_to_four_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_four_decoder " "Found entity 1: two_to_four_decoder" {  } { { "two_to_four_decoder.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/two_to_four_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raspberrypi_accelerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file raspberrypi_accelerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RaspberryPi_Accelerator " "Found entity 1: RaspberryPi_Accelerator" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684214268234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214268234 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_converter.sv(28) " "Verilog HDL Instantiation warning at BCD_converter.sv(28): instance has no name" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684214268236 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_converter.sv(29) " "Verilog HDL Instantiation warning at BCD_converter.sv(29): instance has no name" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684214268236 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(16) " "Verilog HDL Instantiation warning at display.sv(16): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684214268236 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(19) " "Verilog HDL Instantiation warning at display.sv(19): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684214268237 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(20) " "Verilog HDL Instantiation warning at display.sv(20): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684214268237 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(21) " "Verilog HDL Instantiation warning at display.sv(21): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684214268237 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(22) " "Verilog HDL Instantiation warning at display.sv(22): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684214268237 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(23) " "Verilog HDL Instantiation warning at display.sv(23): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684214268237 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(24) " "Verilog HDL Instantiation warning at display.sv(24): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1684214268237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RaspberryPi_Accelerator " "Elaborating entity \"RaspberryPi_Accelerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684214268278 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "inst_valid RaspberryPi_Accelerator.sv(147) " "Verilog HDL warning at RaspberryPi_Accelerator.sv(147): object inst_valid used but never assigned" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 147 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1684214268281 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "job_done RaspberryPi_Accelerator.sv(147) " "Verilog HDL warning at RaspberryPi_Accelerator.sv(147): object job_done used but never assigned" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 147 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1684214268281 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_pins RaspberryPi_Accelerator.sv(247) " "Verilog HDL or VHDL warning at RaspberryPi_Accelerator.sv(247): object \"temp_pins\" assigned a value but never read" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684214268281 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RaspberryPi_Accelerator.sv(286) " "Verilog HDL assignment warning at RaspberryPi_Accelerator.sv(286): truncated value with size 32 to match size of target (16)" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RaspberryPi_Accelerator.sv(293) " "Verilog HDL assignment warning at RaspberryPi_Accelerator.sv(293): truncated value with size 32 to match size of target (16)" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 RaspberryPi_Accelerator.sv(343) " "Verilog HDL assignment warning at RaspberryPi_Accelerator.sv(343): truncated value with size 32 to match size of target (24)" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "address_counter\[0\] 0 RaspberryPi_Accelerator.sv(263) " "Net \"address_counter\[0\]\" at RaspberryPi_Accelerator.sv(263) has no driver or initial value, using a default initial value '0'" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_valid 0 RaspberryPi_Accelerator.sv(147) " "Net \"inst_valid\" at RaspberryPi_Accelerator.sv(147) has no driver or initial value, using a default initial value '0'" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "job_done 0 RaspberryPi_Accelerator.sv(147) " "Net \"job_done\" at RaspberryPi_Accelerator.sv(147) has no driver or initial value, using a default initial value '0'" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR RaspberryPi_Accelerator.sv(14) " "Output port \"DRAM_ADDR\" at RaspberryPi_Accelerator.sv(14) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA RaspberryPi_Accelerator.sv(15) " "Output port \"DRAM_BA\" at RaspberryPi_Accelerator.sv(15) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR RaspberryPi_Accelerator.sv(38) " "Output port \"LEDR\" at RaspberryPi_Accelerator.sv(38) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B RaspberryPi_Accelerator.sv(44) " "Output port \"VGA_B\" at RaspberryPi_Accelerator.sv(44) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G RaspberryPi_Accelerator.sv(45) " "Output port \"VGA_G\" at RaspberryPi_Accelerator.sv(45) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R RaspberryPi_Accelerator.sv(47) " "Output port \"VGA_R\" at RaspberryPi_Accelerator.sv(47) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N RaspberryPi_Accelerator.sv(16) " "Output port \"DRAM_CAS_N\" at RaspberryPi_Accelerator.sv(16) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE RaspberryPi_Accelerator.sv(17) " "Output port \"DRAM_CKE\" at RaspberryPi_Accelerator.sv(17) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK RaspberryPi_Accelerator.sv(18) " "Output port \"DRAM_CLK\" at RaspberryPi_Accelerator.sv(18) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N RaspberryPi_Accelerator.sv(19) " "Output port \"DRAM_CS_N\" at RaspberryPi_Accelerator.sv(19) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM RaspberryPi_Accelerator.sv(21) " "Output port \"DRAM_LDQM\" at RaspberryPi_Accelerator.sv(21) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N RaspberryPi_Accelerator.sv(22) " "Output port \"DRAM_RAS_N\" at RaspberryPi_Accelerator.sv(22) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM RaspberryPi_Accelerator.sv(23) " "Output port \"DRAM_UDQM\" at RaspberryPi_Accelerator.sv(23) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N RaspberryPi_Accelerator.sv(24) " "Output port \"DRAM_WE_N\" at RaspberryPi_Accelerator.sv(24) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS RaspberryPi_Accelerator.sv(46) " "Output port \"VGA_HS\" at RaspberryPi_Accelerator.sv(46) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS RaspberryPi_Accelerator.sv(48) " "Output port \"VGA_VS\" at RaspberryPi_Accelerator.sv(48) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N RaspberryPi_Accelerator.sv(51) " "Output port \"GSENSOR_CS_N\" at RaspberryPi_Accelerator.sv(51) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK RaspberryPi_Accelerator.sv(53) " "Output port \"GSENSOR_SCLK\" at RaspberryPi_Accelerator.sv(53) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684214268282 "|RaspberryPi_Accelerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_SPI_RW SRAM_SPI_RW:S0 " "Elaborating entity \"SRAM_SPI_RW\" for hierarchy \"SRAM_SPI_RW:S0\"" {  } { { "RaspberryPi_Accelerator.sv" "S0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SRAM_SPI_RW.sv(27) " "Verilog HDL assignment warning at SRAM_SPI_RW.sv(27): truncated value with size 32 to match size of target (27)" {  } { { "SRAM_SPI_RW.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/SRAM_SPI_RW.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268286 "|RaspberryPi_Accelerator|SRAM_SPI_RW:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SRAM_SPI_RW.sv(71) " "Verilog HDL assignment warning at SRAM_SPI_RW.sv(71): truncated value with size 32 to match size of target (24)" {  } { { "SRAM_SPI_RW.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/SRAM_SPI_RW.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268288 "|RaspberryPi_Accelerator|SRAM_SPI_RW:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SRAM_SPI_RW.sv(77) " "Verilog HDL assignment warning at SRAM_SPI_RW.sv(77): truncated value with size 32 to match size of target (24)" {  } { { "SRAM_SPI_RW.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/SRAM_SPI_RW.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268288 "|RaspberryPi_Accelerator|SRAM_SPI_RW:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SRAM_SPI_RW.sv(85) " "Verilog HDL assignment warning at SRAM_SPI_RW.sv(85): truncated value with size 32 to match size of target (24)" {  } { { "SRAM_SPI_RW.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/SRAM_SPI_RW.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268288 "|RaspberryPi_Accelerator|SRAM_SPI_RW:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SRAM_SPI_RW.sv(94) " "Verilog HDL assignment warning at SRAM_SPI_RW.sv(94): truncated value with size 32 to match size of target (24)" {  } { { "SRAM_SPI_RW.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/SRAM_SPI_RW.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268288 "|RaspberryPi_Accelerator|SRAM_SPI_RW:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SRAM_SPI_RW.sv(113) " "Verilog HDL assignment warning at SRAM_SPI_RW.sv(113): truncated value with size 32 to match size of target (24)" {  } { { "SRAM_SPI_RW.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/SRAM_SPI_RW.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268289 "|RaspberryPi_Accelerator|SRAM_SPI_RW:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SRAM_SPI_RW.sv(120) " "Verilog HDL assignment warning at SRAM_SPI_RW.sv(120): truncated value with size 32 to match size of target (24)" {  } { { "SRAM_SPI_RW.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/SRAM_SPI_RW.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268289 "|RaspberryPi_Accelerator|SRAM_SPI_RW:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SRAM_SPI_RW.sv(129) " "Verilog HDL assignment warning at SRAM_SPI_RW.sv(129): truncated value with size 32 to match size of target (24)" {  } { { "SRAM_SPI_RW.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/SRAM_SPI_RW.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684214268289 "|RaspberryPi_Accelerator|SRAM_SPI_RW:S0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_four_decoder two_to_four_decoder:D0 " "Elaborating entity \"two_to_four_decoder\" for hierarchy \"two_to_four_decoder:D0\"" {  } { { "RaspberryPi_Accelerator.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux two_to_one_mux:MI0 " "Elaborating entity \"two_to_one_mux\" for hierarchy \"two_to_one_mux:MI0\"" {  } { { "RaspberryPi_Accelerator.sv" "MI0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_to_one_mux four_to_one_mux:MMISO " "Elaborating entity \"four_to_one_mux\" for hierarchy \"four_to_one_mux:MMISO\"" {  } { { "RaspberryPi_Accelerator.sv" "MMISO" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_handler instruction_handler:I0 " "Elaborating entity \"instruction_handler\" for hierarchy \"instruction_handler:I0\"" {  } { { "RaspberryPi_Accelerator.sv" "I0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:DI0 " "Elaborating entity \"display\" for hierarchy \"display:DI0\"" {  } { { "RaspberryPi_Accelerator.sv" "DI0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_converter display:DI0\|BCD_converter:comb_3 " "Elaborating entity \"BCD_converter\" for hierarchy \"display:DI0\|BCD_converter:comb_3\"" {  } { { "display.sv" "comb_3" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268324 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "addResult " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"addResult\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1684214268330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_comparator display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6 " "Elaborating entity \"n_bit_comparator\" for hierarchy \"display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\"" {  } { { "BCD_converter.sv" "comb_6" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_twos_comp display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0 " "Elaborating entity \"n_bit_twos_comp\" for hierarchy \"display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\"" {  } { { "n_bit_comparator.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\|n_bit_adder:D0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\|n_bit_adder:D0\"" {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\|n_bit_adder:D0\|full_adder:F1\[0\].D0 " "Elaborating entity \"full_adder\" for hierarchy \"display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\|n_bit_adder:D0\|full_adder:F1\[0\].D0\"" {  } { { "n_bit_adder.sv" "F1\[0\].D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_adder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder display:DI0\|BCD_converter:comb_3\|n_bit_adder:comb_7 " "Elaborating entity \"n_bit_adder\" for hierarchy \"display:DI0\|BCD_converter:comb_3\|n_bit_adder:comb_7\"" {  } { { "BCD_converter.sv" "comb_7" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214268340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_segment display:DI0\|bcd_to_segment:comb_4 " "Elaborating entity \"bcd_to_segment\" for hierarchy \"display:DI0\|bcd_to_segment:comb_4\"" {  } { { "display.sv" "comb_4" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214269014 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269150 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269150 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269150 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269151 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269151 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269151 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269152 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269153 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269153 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269154 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269154 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269154 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269155 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269155 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269155 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269156 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269156 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269156 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269157 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269157 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269157 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269158 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269158 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269159 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269159 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269159 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269160 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269160 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269161 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269161 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269161 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269162 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269162 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269162 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269163 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269163 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269163 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269164 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269164 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269165 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269165 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269165 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269166 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269166 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269166 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269167 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269167 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269167 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269168 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269168 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269168 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269169 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269170 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269170 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269171 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269171 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269172 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269172 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269173 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269173 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269174 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269174 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269174 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269175 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269175 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269175 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269176 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269176 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269176 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269177 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269177 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269178 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269178 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269179 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269179 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269180 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269180 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269180 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269181 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269181 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269181 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269182 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269182 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269182 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269183 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269183 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269183 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269184 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269185 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269185 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269186 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269186 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269186 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269187 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269187 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269187 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269188 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269188 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269188 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269189 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269190 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269190 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269191 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269191 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269191 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269192 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269192 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269192 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269193 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269193 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269193 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269194 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269194 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269195 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269195 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269196 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269196 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269197 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269197 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269197 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269198 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269198 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269198 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269199 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269199 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269199 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269200 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269201 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269201 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269201 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269202 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269202 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269203 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269203 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269203 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269204 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269204 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269204 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269205 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269206 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269206 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269206 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269207 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269207 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269208 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269208 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269208 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269209 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269209 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269209 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269210 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269211 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269211 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269212 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269212 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269212 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269213 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269213 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269213 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269214 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269214 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269214 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269215 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269216 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269216 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269217 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269217 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269217 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269218 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269218 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269218 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269220 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269220 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269220 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269221 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269221 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269221 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269222 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269223 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269223 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269224 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269224 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269224 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269225 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269225 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269225 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269226 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269227 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269227 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269228 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269228 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269228 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269229 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269229 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269229 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269231 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269231 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269231 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269232 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269232 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269232 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269233 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269234 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269234 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269235 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269235 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269235 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269237 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269237 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269237 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269238 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269238 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269238 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269240 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269240 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269240 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269241 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269241 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269241 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269242 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269243 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269243 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269244 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269244 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269244 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269245 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269246 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269246 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269247 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269247 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269247 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269248 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269249 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269249 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269250 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269250 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269250 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269251 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269252 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269252 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269253 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269254 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269254 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269255 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269255 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269255 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269257 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269257 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269257 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269258 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269258 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269258 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269260 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269260 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269260 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269261 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269261 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269261 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269263 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269263 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269263 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269264 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269264 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269265 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269266 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269266 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269266 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269267 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269268 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269268 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269269 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269269 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269269 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269271 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269271 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269271 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269272 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269273 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269273 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269274 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269274 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269274 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269275 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269276 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269276 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269277 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269277 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269277 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269279 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269279 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269279 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269280 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269281 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269281 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269282 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269282 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269282 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269284 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269284 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269284 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269285 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269286 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1684214269286 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[23\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[23\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[23\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[22\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[22\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[22\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[21\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[21\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[21\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[20\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[20\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[20\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[19\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[19\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[19\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[18\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[18\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[18\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[17\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[17\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[17\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[16\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[16\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[16\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[15\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[15\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[15\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[14\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[14\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[14\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[13\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[13\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[13\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[12\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[12\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[12\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[11\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[11\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[10\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[10\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[9\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[9\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[8\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[8\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[8\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[7\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[7\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[7\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[6\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[6\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[6\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[5\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[5\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[5\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[4\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[4\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[4\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[3\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[3\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[3\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684214269293 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1684214269293 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "105 " "105 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684214272505 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO\[21\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO\[22\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO\[26\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO\[27\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO\[29\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO\[32\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO\[33\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684214272537 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1684214272537 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684214272538 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1684214272538 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1684214272542 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[14\] GND pin " "The pin \"GPIO\[14\]\" is fed by GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1684214272542 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1684214272542 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[21\]~synth " "Node \"GPIO\[21\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[22\]~synth " "Node \"GPIO\[22\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[26\]~synth " "Node \"GPIO\[26\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[32\]~synth " "Node \"GPIO\[32\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214274152 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684214274152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684214274153 "|RaspberryPi_Accelerator|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684214274153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684214274254 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684214276078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684214276078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684214276313 "|RaspberryPi_Accelerator|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684214276313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "676 " "Implemented 676 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684214276314 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684214276314 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1684214276314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "491 " "Implemented 491 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684214276314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684214276314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 532 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 532 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684214276486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 22:17:56 2023 " "Processing ended: Mon May 15 22:17:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684214276486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684214276486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684214276486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684214276486 ""}
