INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_24d0754b1ef55a90'...
Applying external generics to 'bmg_72_24d0754b1ef55a90'...
Delivering associated files for 'bmg_72_24d0754b1ef55a90'...
Delivering EJava files for 'bmg_72_24d0754b1ef55a90'...
Generating implementation netlist for 'bmg_72_24d0754b1ef55a90'...
INFO:sim - Pre-processing HDL files for 'bmg_72_24d0754b1ef55a90'...
Running synthesis for 'bmg_72_24d0754b1ef55a90'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_24d0754b1ef55a90'...
Writing VHDL behavioral simulation model for 'bmg_72_24d0754b1ef55a90'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_24d0754b1ef55a90'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_4fcfcc7deb4cdf86'...
Applying external generics to 'bmg_72_4fcfcc7deb4cdf86'...
Delivering associated files for 'bmg_72_4fcfcc7deb4cdf86'...
Delivering EJava files for 'bmg_72_4fcfcc7deb4cdf86'...
Generating implementation netlist for 'bmg_72_4fcfcc7deb4cdf86'...
INFO:sim - Pre-processing HDL files for 'bmg_72_4fcfcc7deb4cdf86'...
Running synthesis for 'bmg_72_4fcfcc7deb4cdf86'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_4fcfcc7deb4cdf86'...
Writing VHDL behavioral simulation model for 'bmg_72_4fcfcc7deb4cdf86'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_4fcfcc7deb4cdf86'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_bf890e4806a4306d'...
Applying external generics to 'bmg_72_bf890e4806a4306d'...
Delivering associated files for 'bmg_72_bf890e4806a4306d'...
Delivering EJava files for 'bmg_72_bf890e4806a4306d'...
Generating implementation netlist for 'bmg_72_bf890e4806a4306d'...
INFO:sim - Pre-processing HDL files for 'bmg_72_bf890e4806a4306d'...
Running synthesis for 'bmg_72_bf890e4806a4306d'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_bf890e4806a4306d'...
Writing VHDL behavioral simulation model for 'bmg_72_bf890e4806a4306d'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_bf890e4806a4306d'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_1f06b71632254894'...
Applying external generics to 'cntr_11_0_1f06b71632254894'...
Delivering associated files for 'cntr_11_0_1f06b71632254894'...
Generating implementation netlist for 'cntr_11_0_1f06b71632254894'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_1f06b71632254894'...
Running synthesis for 'cntr_11_0_1f06b71632254894'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_1f06b71632254894'...
Writing VHDL behavioral simulation model for 'cntr_11_0_1f06b71632254894'...
Delivered 3 files into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/cntr_11_0_1f06b716322548
94
Delivered 1 file into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/cntr_11_0_1f06b716322548
94
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_1f06b71632254894'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_54ae29da2816c092'...
Applying external generics to 'cntr_11_0_54ae29da2816c092'...
Delivering associated files for 'cntr_11_0_54ae29da2816c092'...
Generating implementation netlist for 'cntr_11_0_54ae29da2816c092'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_54ae29da2816c092'...
Running synthesis for 'cntr_11_0_54ae29da2816c092'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_54ae29da2816c092'...
Writing VHDL behavioral simulation model for 'cntr_11_0_54ae29da2816c092'...
Delivered 3 files into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/cntr_11_0_54ae29da2816c0
92
Delivered 1 file into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/cntr_11_0_54ae29da2816c0
92
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_54ae29da2816c092'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_62790f857e3f8294'...
Applying external generics to 'cntr_11_0_62790f857e3f8294'...
Delivering associated files for 'cntr_11_0_62790f857e3f8294'...
Generating implementation netlist for 'cntr_11_0_62790f857e3f8294'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_62790f857e3f8294'...
Running synthesis for 'cntr_11_0_62790f857e3f8294'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_62790f857e3f8294'...
Writing VHDL behavioral simulation model for 'cntr_11_0_62790f857e3f8294'...
Delivered 3 files into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/cntr_11_0_62790f857e3f82
94
Delivered 1 file into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/cntr_11_0_62790f857e3f82
94
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_62790f857e3f8294'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_66aa4524955422eb'...
Applying external generics to 'cntr_11_0_66aa4524955422eb'...
Delivering associated files for 'cntr_11_0_66aa4524955422eb'...
Generating implementation netlist for 'cntr_11_0_66aa4524955422eb'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_66aa4524955422eb'...
Running synthesis for 'cntr_11_0_66aa4524955422eb'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_66aa4524955422eb'...
Writing VHDL behavioral simulation model for 'cntr_11_0_66aa4524955422eb'...
Delivered 3 files into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/cntr_11_0_66aa4524955422
eb
Delivered 1 file into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/cntr_11_0_66aa4524955422
eb
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_66aa4524955422eb'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_6a79e2c90664744f'...
Applying external generics to 'cntr_11_0_6a79e2c90664744f'...
Delivering associated files for 'cntr_11_0_6a79e2c90664744f'...
Generating implementation netlist for 'cntr_11_0_6a79e2c90664744f'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_6a79e2c90664744f'...
Running synthesis for 'cntr_11_0_6a79e2c90664744f'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_6a79e2c90664744f'...
Writing VHDL behavioral simulation model for 'cntr_11_0_6a79e2c90664744f'...
Delivered 3 files into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/cntr_11_0_6a79e2c9066474
4f
Delivered 1 file into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/cntr_11_0_6a79e2c9066474
4f
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_6a79e2c90664744f'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'mult_11_2_8b0c6cbba9b2df30'...
Applying external generics to 'mult_11_2_8b0c6cbba9b2df30'...
Delivering associated files for 'mult_11_2_8b0c6cbba9b2df30'...
Generating implementation netlist for 'mult_11_2_8b0c6cbba9b2df30'...
INFO:sim - Pre-processing HDL files for 'mult_11_2_8b0c6cbba9b2df30'...
Running synthesis for 'mult_11_2_8b0c6cbba9b2df30'
Running ngcbuild...
Writing VHO instantiation template for 'mult_11_2_8b0c6cbba9b2df30'...
Writing VHDL behavioral simulation model for 'mult_11_2_8b0c6cbba9b2df30'...
Delivered 3 files into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/mult_11_2_8b0c6cbba9b2df
30
Delivered 1 file into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/mult_11_2_8b0c6cbba9b2df
30
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'mult_11_2_8b0c6cbba9b2df30'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'mult_11_2_d5ff2753429af9d0'...
Applying external generics to 'mult_11_2_d5ff2753429af9d0'...
Delivering associated files for 'mult_11_2_d5ff2753429af9d0'...
Generating implementation netlist for 'mult_11_2_d5ff2753429af9d0'...
INFO:sim - Pre-processing HDL files for 'mult_11_2_d5ff2753429af9d0'...
Running synthesis for 'mult_11_2_d5ff2753429af9d0'
Running ngcbuild...
Writing VHO instantiation template for 'mult_11_2_d5ff2753429af9d0'...
Writing VHDL behavioral simulation model for 'mult_11_2_d5ff2753429af9d0'...
Delivered 3 files into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/mult_11_2_d5ff2753429af9
d0
Delivered 1 file into directory
/tmp/sysgentmp-observer/cg_wk/ce9614b602deccc25/tmp/_cg/mult_11_2_d5ff2753429af9
d0
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'mult_11_2_d5ff2753429af9d0'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
