{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698109742067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698109742075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 22:09:01 2023 " "Processing started: Mon Oct 23 22:09:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698109742075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698109742075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mult3Bits -c Mult3Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mult3Bits -c Mult3Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698109742075 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698109742372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m M MultPO.v(7) " "Verilog HDL Declaration information at MultPO.v(7): object \"m\" differs only in case from object \"M\" in the same scope" {  } { { "C:/Users/ohgh0/Downloads/MultPO.v" "" { Text "C:/Users/ohgh0/Downloads/MultPO.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698109742438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_reg m_reg MultPO.v(21) " "Verilog HDL Declaration information at MultPO.v(21): object \"M_reg\" differs only in case from object \"m_reg\" in the same scope" {  } { { "C:/Users/ohgh0/Downloads/MultPO.v" "" { Text "C:/Users/ohgh0/Downloads/MultPO.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1698109742438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/ohgh0/downloads/multpo.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/ohgh0/downloads/multpo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult3Bits " "Found entity 1: Mult3Bits" {  } { { "C:/Users/ohgh0/Downloads/MultPO.v" "" { Text "C:/Users/ohgh0/Downloads/MultPO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698109742438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698109742438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "countOut MultPO.v(71) " "Verilog HDL Implicit Net warning at MultPO.v(71): created implicit net for \"countOut\"" {  } { { "C:/Users/ohgh0/Downloads/MultPO.v" "" { Text "C:/Users/ohgh0/Downloads/MultPO.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698109742438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mult3Bits " "Elaborating entity \"Mult3Bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698109742469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "countOut MultPO.v(71) " "Verilog HDL or VHDL warning at MultPO.v(71): object \"countOut\" assigned a value but never read" {  } { { "C:/Users/ohgh0/Downloads/MultPO.v" "" { Text "C:/Users/ohgh0/Downloads/MultPO.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698109742469 "|Mult3Bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 6 MultPO.v(60) " "Verilog HDL assignment warning at MultPO.v(60): truncated value with size 33 to match size of target (6)" {  } { { "C:/Users/ohgh0/Downloads/MultPO.v" "" { Text "C:/Users/ohgh0/Downloads/MultPO.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698109742469 "|Mult3Bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 MultPO.v(71) " "Verilog HDL assignment warning at MultPO.v(71): truncated value with size 2 to match size of target (1)" {  } { { "C:/Users/ohgh0/Downloads/MultPO.v" "" { Text "C:/Users/ohgh0/Downloads/MultPO.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698109742469 "|Mult3Bits"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CountOut MultPO.v(15) " "Output port \"CountOut\" at MultPO.v(15) has no driver" {  } { { "C:/Users/ohgh0/Downloads/MultPO.v" "" { Text "C:/Users/ohgh0/Downloads/MultPO.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1698109742469 "|Mult3Bits"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CountOut\[0\] GND " "Pin \"CountOut\[0\]\" is stuck at GND" {  } { { "C:/Users/ohgh0/Downloads/MultPO.v" "" { Text "C:/Users/ohgh0/Downloads/MultPO.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698109743121 "|Mult3Bits|CountOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountOut\[1\] GND " "Pin \"CountOut\[1\]\" is stuck at GND" {  } { { "C:/Users/ohgh0/Downloads/MultPO.v" "" { Text "C:/Users/ohgh0/Downloads/MultPO.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698109743121 "|Mult3Bits|CountOut[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698109743121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698109743181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/Multi3Bits/output_files/Mult3Bits.map.smsg " "Generated suppressed messages file D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/Multi3Bits/output_files/Mult3Bits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1698109743344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698109743580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698109743580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698109743907 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698109743907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698109743907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698109743907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698109743939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 22:09:03 2023 " "Processing ended: Mon Oct 23 22:09:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698109743939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698109743939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698109743939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698109743939 ""}
