$date
	Tue Dec 16 23:47:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module computer_tb $end
$var wire 8 ! port_out_15 [7:0] $end
$var wire 8 " port_out_14 [7:0] $end
$var wire 8 # port_out_13 [7:0] $end
$var wire 8 $ port_out_12 [7:0] $end
$var wire 8 % port_out_11 [7:0] $end
$var wire 8 & port_out_10 [7:0] $end
$var wire 8 ' port_out_09 [7:0] $end
$var wire 8 ( port_out_08 [7:0] $end
$var wire 8 ) port_out_07 [7:0] $end
$var wire 8 * port_out_06 [7:0] $end
$var wire 8 + port_out_05 [7:0] $end
$var wire 8 , port_out_04 [7:0] $end
$var wire 8 - port_out_03 [7:0] $end
$var wire 8 . port_out_02 [7:0] $end
$var wire 8 / port_out_01 [7:0] $end
$var wire 8 0 port_out_00 [7:0] $end
$var reg 1 1 clk $end
$var reg 8 2 port_in_00 [7:0] $end
$var reg 8 3 port_in_01 [7:0] $end
$var reg 8 4 port_in_02 [7:0] $end
$var reg 8 5 port_in_03 [7:0] $end
$var reg 8 6 port_in_04 [7:0] $end
$var reg 8 7 port_in_05 [7:0] $end
$var reg 8 8 port_in_06 [7:0] $end
$var reg 8 9 port_in_07 [7:0] $end
$var reg 8 : port_in_08 [7:0] $end
$var reg 8 ; port_in_09 [7:0] $end
$var reg 8 < port_in_10 [7:0] $end
$var reg 8 = port_in_11 [7:0] $end
$var reg 8 > port_in_12 [7:0] $end
$var reg 8 ? port_in_13 [7:0] $end
$var reg 8 @ port_in_14 [7:0] $end
$var reg 8 A port_in_15 [7:0] $end
$var reg 1 B reset $end
$scope module DUT $end
$var wire 1 1 clk $end
$var wire 8 C port_in_00 [7:0] $end
$var wire 8 D port_in_01 [7:0] $end
$var wire 8 E port_in_02 [7:0] $end
$var wire 8 F port_in_03 [7:0] $end
$var wire 8 G port_in_04 [7:0] $end
$var wire 8 H port_in_05 [7:0] $end
$var wire 8 I port_in_06 [7:0] $end
$var wire 8 J port_in_07 [7:0] $end
$var wire 8 K port_in_08 [7:0] $end
$var wire 8 L port_in_09 [7:0] $end
$var wire 8 M port_in_10 [7:0] $end
$var wire 8 N port_in_11 [7:0] $end
$var wire 8 O port_in_12 [7:0] $end
$var wire 8 P port_in_13 [7:0] $end
$var wire 8 Q port_in_14 [7:0] $end
$var wire 8 R port_in_15 [7:0] $end
$var wire 1 B reset $end
$var wire 1 S write_signal $end
$var wire 8 T port_out_15 [7:0] $end
$var wire 8 U port_out_14 [7:0] $end
$var wire 8 V port_out_13 [7:0] $end
$var wire 8 W port_out_12 [7:0] $end
$var wire 8 X port_out_11 [7:0] $end
$var wire 8 Y port_out_10 [7:0] $end
$var wire 8 Z port_out_09 [7:0] $end
$var wire 8 [ port_out_08 [7:0] $end
$var wire 8 \ port_out_07 [7:0] $end
$var wire 8 ] port_out_06 [7:0] $end
$var wire 8 ^ port_out_05 [7:0] $end
$var wire 8 _ port_out_04 [7:0] $end
$var wire 8 ` port_out_03 [7:0] $end
$var wire 8 a port_out_02 [7:0] $end
$var wire 8 b port_out_01 [7:0] $end
$var wire 8 c port_out_00 [7:0] $end
$var wire 8 d memory_data [7:0] $end
$var wire 8 e cpu_data [7:0] $end
$var wire 8 f address_signal [7:0] $end
$scope module CPU $end
$var wire 1 1 clk $end
$var wire 1 B reset $end
$var wire 1 S write $end
$var wire 8 g to_memory [7:0] $end
$var wire 8 h from_memory [7:0] $end
$var wire 8 i address [7:0] $end
$var wire 1 j PC_signal $end
$var wire 1 k PC_Inc_signal $end
$var wire 1 l MAR_signal $end
$var wire 1 m IR_signal $end
$var wire 8 n IR_data [7:0] $end
$var wire 1 o CCR_signal $end
$var wire 4 p CCR_data [3:0] $end
$var wire 2 q Bus2_signal [1:0] $end
$var wire 2 r Bus1_signal [1:0] $end
$var wire 1 s B_signal $end
$var wire 1 t A_signal $end
$var wire 3 u ALU_signal [2:0] $end
$scope module Caminho_Dados $end
$var wire 1 1 Clk $end
$var wire 1 B Reset $end
$var wire 8 v from_memory [7:0] $end
$var wire 1 j PC_Load $end
$var wire 1 k PC_Inc $end
$var wire 8 w PC [7:0] $end
$var wire 1 l MAR_Load $end
$var wire 8 x MAR [7:0] $end
$var wire 8 y IR_val [7:0] $end
$var wire 1 m IR_Load $end
$var wire 4 z CCR_valF [3:0] $end
$var wire 4 { CCR_val [3:0] $end
$var wire 1 o CCR_Load $end
$var wire 2 | Bus2_Sel [1:0] $end
$var wire 2 } Bus1_Sel [1:0] $end
$var wire 1 s B_Load $end
$var wire 8 ~ B [7:0] $end
$var wire 1 t A_Load $end
$var wire 3 !" ALU_Sel [2:0] $end
$var wire 8 "" ALU_Result [7:0] $end
$var wire 8 #" A [7:0] $end
$var reg 8 $" Bus1 [7:0] $end
$var reg 8 %" Bus2 [7:0] $end
$var reg 4 &" CCR_Result [3:0] $end
$var reg 8 '" IR_out [7:0] $end
$var reg 8 (" address [7:0] $end
$var reg 8 )" to_memory [7:0] $end
$scope module ALU $end
$var wire 8 *" B [7:0] $end
$var wire 3 +" ALU_Sel [2:0] $end
$var wire 8 ," A [7:0] $end
$var reg 4 -" NZVC [3:0] $end
$var reg 8 ." Result [7:0] $end
$upscope $end
$scope module A_Reg $end
$var wire 8 /" Reg_In [7:0] $end
$var wire 1 1 clk $end
$var wire 1 B res $end
$var wire 1 t EN $end
$var reg 8 0" Reg_Out [7:0] $end
$scope begin REGISTER $end
$upscope $end
$upscope $end
$scope module B_Reg $end
$var wire 8 1" Reg_In [7:0] $end
$var wire 1 1 clk $end
$var wire 1 B res $end
$var wire 1 s EN $end
$var reg 8 2" Reg_Out [7:0] $end
$scope begin REGISTER $end
$upscope $end
$upscope $end
$scope module CCR_Reg $end
$var wire 4 3" Reg_In [3:0] $end
$var wire 1 1 clk $end
$var wire 1 B res $end
$var wire 1 o EN $end
$var reg 4 4" Reg_Out [3:0] $end
$scope begin REGISTER $end
$upscope $end
$upscope $end
$scope module IR_Reg $end
$var wire 8 5" Reg_In [7:0] $end
$var wire 1 1 clk $end
$var wire 1 B res $end
$var wire 1 m EN $end
$var reg 8 6" Reg_Out [7:0] $end
$scope begin REGISTER $end
$upscope $end
$upscope $end
$scope module MAR_Reg $end
$var wire 8 7" Reg_In [7:0] $end
$var wire 1 1 clk $end
$var wire 1 B res $end
$var wire 1 l EN $end
$var reg 8 8" Reg_Out [7:0] $end
$scope begin REGISTER $end
$upscope $end
$upscope $end
$scope module PC_Count $end
$var wire 8 9" CNT_In [7:0] $end
$var wire 1 1 clk $end
$var wire 1 B res $end
$var wire 1 j load $end
$var wire 1 k inc $end
$var reg 8 :" CNT [7:0] $end
$scope begin COUNTER $end
$upscope $end
$upscope $end
$scope begin MUX_BUS1 $end
$upscope $end
$scope begin MUX_BUS2 $end
$upscope $end
$upscope $end
$scope module Unidade_Controle $end
$var wire 4 ;" CCR_Result [3:0] $end
$var wire 1 1 Clk $end
$var wire 8 <" IR [7:0] $end
$var wire 1 B Reset $end
$var wire 1 =" Z $end
$var wire 1 >" V $end
$var wire 1 ?" N $end
$var wire 1 @" C $end
$var parameter 8 A" ADD_AB $end
$var parameter 8 B" BEQ $end
$var parameter 8 C" BNE $end
$var parameter 8 D" BRA $end
$var parameter 8 E" LDA_DIR $end
$var parameter 8 F" LDA_IMM $end
$var parameter 8 G" LDB_DIR $end
$var parameter 8 H" LDB_IMM $end
$var parameter 8 I" S0_FETCH $end
$var parameter 8 J" S1_FETCH_WAIT $end
$var parameter 8 K" S2_FETCH_DONE $end
$var parameter 8 L" S3_DECODE $end
$var parameter 8 M" S4_ALU $end
$var parameter 8 N" S4_BR_ADDR $end
$var parameter 8 O" S4_DIR_ADDR_RD $end
$var parameter 8 P" S4_LDR_IMM_MAR $end
$var parameter 8 Q" S5_BR_WAIT $end
$var parameter 8 R" S5_DIR_ADDR_WT $end
$var parameter 8 S" S5_LDR_IMM_WT $end
$var parameter 8 T" S6_BR_DONE $end
$var parameter 8 U" S6_DIR_ADDR_LD $end
$var parameter 8 V" S6_LDR_IMM_LD $end
$var parameter 8 W" S7_DIR_RW_OP $end
$var parameter 8 X" S8_DIR_RW_WT $end
$var parameter 8 Y" S9_DIR_RW_DONE $end
$var parameter 8 Z" STA_DIR $end
$var parameter 8 [" STB_DIR $end
$var reg 3 \" ALU_Sel [2:0] $end
$var reg 1 t A_Load $end
$var reg 1 s B_Load $end
$var reg 2 ]" Bus1_Sel [1:0] $end
$var reg 2 ^" Bus2_Sel [1:0] $end
$var reg 1 o CCR_Load $end
$var reg 1 m IR_Load $end
$var reg 1 l MAR_Load $end
$var reg 1 k PC_Inc $end
$var reg 1 j PC_Load $end
$var reg 8 _" current_state [7:0] $end
$var reg 8 `" next_state [7:0] $end
$var reg 1 S write $end
$upscope $end
$upscope $end
$scope module Memoria $end
$var wire 8 a" address [7:0] $end
$var wire 1 1 clk $end
$var wire 8 b" data_in [7:0] $end
$var wire 8 c" port_in_00 [7:0] $end
$var wire 8 d" port_in_01 [7:0] $end
$var wire 8 e" port_in_02 [7:0] $end
$var wire 8 f" port_in_03 [7:0] $end
$var wire 8 g" port_in_04 [7:0] $end
$var wire 8 h" port_in_05 [7:0] $end
$var wire 8 i" port_in_06 [7:0] $end
$var wire 8 j" port_in_07 [7:0] $end
$var wire 8 k" port_in_08 [7:0] $end
$var wire 8 l" port_in_09 [7:0] $end
$var wire 8 m" port_in_10 [7:0] $end
$var wire 8 n" port_in_11 [7:0] $end
$var wire 8 o" port_in_12 [7:0] $end
$var wire 8 p" port_in_13 [7:0] $end
$var wire 8 q" port_in_14 [7:0] $end
$var wire 8 r" port_in_15 [7:0] $end
$var wire 1 s" ram_we $end
$var wire 1 B reset $end
$var wire 1 S write $end
$var wire 8 t" rw_data_out [7:0] $end
$var wire 8 u" rom_data_out [7:0] $end
$var wire 8 v" port_out_15 [7:0] $end
$var wire 8 w" port_out_14 [7:0] $end
$var wire 8 x" port_out_13 [7:0] $end
$var wire 8 y" port_out_12 [7:0] $end
$var wire 8 z" port_out_11 [7:0] $end
$var wire 8 {" port_out_10 [7:0] $end
$var wire 8 |" port_out_09 [7:0] $end
$var wire 8 }" port_out_08 [7:0] $end
$var wire 8 ~" port_out_07 [7:0] $end
$var wire 8 !# port_out_06 [7:0] $end
$var wire 8 "# port_out_05 [7:0] $end
$var wire 8 ## port_out_04 [7:0] $end
$var wire 8 $# port_out_03 [7:0] $end
$var wire 8 %# port_out_02 [7:0] $end
$var wire 8 &# port_out_01 [7:0] $end
$var wire 8 '# port_out_00 [7:0] $end
$var wire 1 (# nreset $end
$var reg 8 )# data_out [7:0] $end
$scope module ROM $end
$var wire 8 *# address [7:0] $end
$var wire 1 1 clk $end
$var parameter 8 +# ADD_AB $end
$var parameter 8 ,# AND_AB $end
$var parameter 8 -# BCC $end
$var parameter 8 .# BCS $end
$var parameter 8 /# BEQ $end
$var parameter 8 0# BMI $end
$var parameter 8 1# BNE $end
$var parameter 8 2# BPL $end
$var parameter 8 3# BRA $end
$var parameter 8 4# BVC $end
$var parameter 8 5# BVS $end
$var parameter 8 6# DECA $end
$var parameter 8 7# DECB $end
$var parameter 8 8# INCA $end
$var parameter 8 9# INCB $end
$var parameter 8 :# LDA_DIR $end
$var parameter 8 ;# LDA_IMM $end
$var parameter 8 <# LDB_DIR $end
$var parameter 8 =# LDB_IMM $end
$var parameter 8 ># NOTA $end
$var parameter 8 ?# NOTB $end
$var parameter 8 @# OR_AB $end
$var parameter 8 A# STA_DIR $end
$var parameter 8 B# STB_DIR $end
$var parameter 8 C# SUB_AB $end
$var parameter 8 D# XOR_AB $end
$var reg 1 E# EN $end
$var reg 8 F# data_out [7:0] $end
$upscope $end
$scope module RW $end
$var wire 1 s" WE $end
$var wire 8 G# address [7:0] $end
$var wire 1 1 clk $end
$var wire 8 H# data_in [7:0] $end
$var reg 1 I# EN $end
$var reg 8 J# data_out [7:0] $end
$upscope $end
$scope module portas_fora $end
$var wire 8 K# address [7:0] $end
$var wire 1 1 clk $end
$var wire 8 L# data_in [7:0] $end
$var wire 1 (# reset $end
$var wire 1 S write $end
$var reg 8 M# port_out_00 [7:0] $end
$var reg 8 N# port_out_01 [7:0] $end
$var reg 8 O# port_out_02 [7:0] $end
$var reg 8 P# port_out_03 [7:0] $end
$var reg 8 Q# port_out_04 [7:0] $end
$var reg 8 R# port_out_05 [7:0] $end
$var reg 8 S# port_out_06 [7:0] $end
$var reg 8 T# port_out_07 [7:0] $end
$var reg 8 U# port_out_08 [7:0] $end
$var reg 8 V# port_out_09 [7:0] $end
$var reg 8 W# port_out_10 [7:0] $end
$var reg 8 X# port_out_11 [7:0] $end
$var reg 8 Y# port_out_12 [7:0] $end
$var reg 8 Z# port_out_13 [7:0] $end
$var reg 8 [# port_out_14 [7:0] $end
$var reg 8 \# port_out_15 [7:0] $end
$upscope $end
$scope begin Multiplexing_to_Memory_Data_Bus $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001010 D#
b1000011 C#
b10010111 B#
b10010110 A#
b1000101 @#
b1001100 ?#
b1001011 >#
b10001000 =#
b10001001 <#
b10000110 ;#
b10000111 :#
b1000111 9#
b1000110 8#
b1001001 7#
b1001000 6#
b100101 5#
b100110 4#
b100000 3#
b100010 2#
b100100 1#
b100001 0#
b100011 /#
b100111 .#
b101000 -#
b1000100 ,#
b1000010 +#
b10010111 ["
b10010110 Z"
b1100 Y"
b1011 X"
b1010 W"
b110 V"
b1001 U"
b10000 T"
b101 S"
b1000 R"
b1111 Q"
b100 P"
b111 O"
b1110 N"
b1101 M"
b11 L"
b10 K"
b1 J"
b0 I"
b10001000 H"
b10001001 G"
b10000110 F"
b10000111 E"
b100000 D"
b100100 C"
b100011 B"
b1000010 A"
$end
#0
$dumpvars
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
b0 K#
bx J#
0I#
bx H#
b0 G#
bx F#
1E#
b0 *#
bx )#
1(#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
0s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b1110 c"
bx b"
b0 a"
bx `"
b0 _"
bx ^"
bx ]"
bx \"
0@"
0?"
0>"
0="
b0 <"
b0 ;"
b0 :"
bx 9"
b0 8"
bx 7"
b0 6"
bx 5"
b0 4"
bx 3"
b0 2"
bx 1"
b0 0"
bx /"
bx ."
bx -"
b0 ,"
bx +"
b0 *"
bx )"
b0 ("
b0 '"
b0 &"
bx %"
bx $"
b0 #"
bx ""
bx !"
b0 ~
bx }
bx |
bx {
b0 z
b0 y
b0 x
b0 w
bx v
bx u
xt
xs
bx r
bx q
b0 p
xo
b0 n
xm
xl
xk
xj
b0 i
bx h
bx g
b0 f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
xS
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b1110 C
0B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b1110 2
01
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5000
b0 d
b0 g
b0 )"
b0 b"
b0 H#
b0 L#
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 $"
b100 {
b100 -"
b100 3"
b0 ""
b0 ."
b10000111 e
b10000111 h
b10000111 v
b10000111 )#
b1 `"
b1 q
b1 |
b1 ^"
b0 r
b0 }
b0 ]"
b0 u
b0 !"
b0 +"
b0 \"
0m
1l
0j
0k
0t
0s
0o
0S
b10000111 u"
b10000111 F#
11
#10000
b0 !
b0 T
b0 v"
b0 \#
b0 "
b0 U
b0 w"
b0 [#
b0 #
b0 V
b0 x"
b0 Z#
b0 $
b0 W
b0 y"
b0 Y#
b0 %
b0 X
b0 z"
b0 X#
b0 &
b0 Y
b0 {"
b0 W#
b0 '
b0 Z
b0 |"
b0 V#
b0 (
b0 [
b0 }"
b0 U#
b0 )
b0 \
b0 ~"
b0 T#
b0 *
b0 ]
b0 !#
b0 S#
b0 +
b0 ^
b0 "#
b0 R#
b0 ,
b0 _
b0 ##
b0 Q#
b0 -
b0 `
b0 $#
b0 P#
b0 .
b0 a
b0 %#
b0 O#
b0 /
b0 b
b0 &#
b0 N#
b0 0
b0 c
b0 '#
b0 M#
01
0(#
1B
#15000
b1 _"
b1 q
b1 |
b1 ^"
1l
b1 `"
11
#20000
01
#25000
b10 _"
b10 `"
b0 q
b0 |
b0 ^"
0l
11
#30000
01
#35000
b1 d
b1 g
b1 )"
b1 b"
b1 H#
b1 L#
b1 $"
b1 w
b1 :"
b11 _"
b10000111 %"
b10000111 /"
b10000111 1"
b10000111 5"
b10000111 7"
b10000111 9"
b10 q
b10 |
b10 ^"
1k
1m
b11 `"
11
#40000
01
#45000
b0 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 `"
b0 q
b0 |
b0 ^"
0m
0k
11
#50000
01
#55000
b1 _"
b1 %"
b1 /"
b1 1"
b1 5"
b1 7"
b1 9"
b1 q
b1 |
b1 ^"
1l
b1 `"
11
#60000
01
#65000
b10 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b10 `"
b0 q
b0 |
b0 ^"
0l
11
#70000
01
#75000
b10 d
b10 g
b10 )"
b10 b"
b10 H#
b10 L#
b10 $"
b10 w
b10 :"
b11 _"
b10000111 %"
b10000111 /"
b10000111 1"
b10000111 5"
b10000111 7"
b10000111 9"
b10 q
b10 |
b10 ^"
1k
1m
b11 `"
11
#80000
01
#85000
b0 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 `"
b0 q
b0 |
b0 ^"
0m
0k
11
#90000
01
#95000
b1 _"
b10 %"
b10 /"
b10 1"
b10 5"
b10 7"
b10 9"
b1 q
b1 |
b1 ^"
1l
b1 `"
11
#100000
01
#105000
b10 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b10 `"
b0 q
b0 |
b0 ^"
0l
11
#110000
01
#115000
b11 d
b11 g
b11 )"
b11 b"
b11 H#
b11 L#
b11 $"
b11 w
b11 :"
b11 _"
b10000111 %"
b10000111 /"
b10000111 1"
b10000111 5"
b10000111 7"
b10000111 9"
b10 q
b10 |
b10 ^"
1k
1m
b11 `"
11
#120000
01
#125000
b0 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 `"
b0 q
b0 |
b0 ^"
0m
0k
11
#130000
01
#135000
b1 _"
b11 %"
b11 /"
b11 1"
b11 5"
b11 7"
b11 9"
b1 q
b1 |
b1 ^"
1l
b1 `"
11
#140000
01
#145000
b10 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b10 `"
b0 q
b0 |
b0 ^"
0l
11
#150000
01
#155000
b100 d
b100 g
b100 )"
b100 b"
b100 H#
b100 L#
b100 $"
b100 w
b100 :"
b11 _"
b10000111 %"
b10000111 /"
b10000111 1"
b10000111 5"
b10000111 7"
b10000111 9"
b10 q
b10 |
b10 ^"
1k
1m
b11 `"
11
#160000
01
#165000
b0 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 `"
b0 q
b0 |
b0 ^"
0m
0k
11
#170000
01
#175000
b1 _"
b100 %"
b100 /"
b100 1"
b100 5"
b100 7"
b100 9"
b1 q
b1 |
b1 ^"
1l
b1 `"
11
#180000
01
#185000
b10 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b10 `"
b0 q
b0 |
b0 ^"
0l
11
#190000
01
#195000
b101 d
b101 g
b101 )"
b101 b"
b101 H#
b101 L#
b101 $"
b101 w
b101 :"
b11 _"
b10000111 %"
b10000111 /"
b10000111 1"
b10000111 5"
b10000111 7"
b10000111 9"
b10 q
b10 |
b10 ^"
1k
1m
b11 `"
11
#200000
01
#205000
b0 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 `"
b0 q
b0 |
b0 ^"
0m
0k
11
#210000
01
#215000
b1 _"
b101 %"
b101 /"
b101 1"
b101 5"
b101 7"
b101 9"
b1 q
b1 |
b1 ^"
1l
b1 `"
11
#220000
01
#225000
b10 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b10 `"
b0 q
b0 |
b0 ^"
0l
11
#230000
01
#235000
b110 d
b110 g
b110 )"
b110 b"
b110 H#
b110 L#
b110 $"
b110 w
b110 :"
b11 _"
b10000111 %"
b10000111 /"
b10000111 1"
b10000111 5"
b10000111 7"
b10000111 9"
b10 q
b10 |
b10 ^"
1k
1m
b11 `"
11
#240000
01
#245000
b0 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 `"
b0 q
b0 |
b0 ^"
0m
0k
11
#250000
01
#255000
b1 _"
b110 %"
b110 /"
b110 1"
b110 5"
b110 7"
b110 9"
b1 q
b1 |
b1 ^"
1l
b1 `"
11
#260000
01
#265000
b10 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b10 `"
b0 q
b0 |
b0 ^"
0l
11
#270000
01
#275000
b111 d
b111 g
b111 )"
b111 b"
b111 H#
b111 L#
b111 $"
b111 w
b111 :"
b11 _"
b10000111 %"
b10000111 /"
b10000111 1"
b10000111 5"
b10000111 7"
b10000111 9"
b10 q
b10 |
b10 ^"
1k
1m
b11 `"
11
#280000
01
#285000
b0 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 `"
b0 q
b0 |
b0 ^"
0m
0k
11
#290000
01
#295000
b1 _"
b111 %"
b111 /"
b111 1"
b111 5"
b111 7"
b111 9"
b1 q
b1 |
b1 ^"
1l
b1 `"
11
#300000
01
#305000
b10 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b10 `"
b0 q
b0 |
b0 ^"
0l
11
#310000
01
#315000
b1000 d
b1000 g
b1000 )"
b1000 b"
b1000 H#
b1000 L#
b1000 $"
b1000 w
b1000 :"
b11 _"
b10000111 %"
b10000111 /"
b10000111 1"
b10000111 5"
b10000111 7"
b10000111 9"
b10 q
b10 |
b10 ^"
1k
1m
b11 `"
11
#320000
01
#325000
b0 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 `"
b0 q
b0 |
b0 ^"
0m
0k
11
#330000
01
#335000
b1 _"
b1000 %"
b1000 /"
b1000 1"
b1000 5"
b1000 7"
b1000 9"
b1 q
b1 |
b1 ^"
1l
b1 `"
11
#340000
01
#345000
b10 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b10 `"
b0 q
b0 |
b0 ^"
0l
11
#350000
01
#355000
b1001 d
b1001 g
b1001 )"
b1001 b"
b1001 H#
b1001 L#
b1001 $"
b1001 w
b1001 :"
b11 _"
b10000111 %"
b10000111 /"
b10000111 1"
b10000111 5"
b10000111 7"
b10000111 9"
b10 q
b10 |
b10 ^"
1k
1m
b11 `"
11
#360000
01
#365000
b0 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 `"
b0 q
b0 |
b0 ^"
0m
0k
11
#370000
01
#375000
b1 _"
b1001 %"
b1001 /"
b1001 1"
b1001 5"
b1001 7"
b1001 9"
b1 q
b1 |
b1 ^"
1l
b1 `"
11
#380000
01
#385000
b10 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b10 `"
b0 q
b0 |
b0 ^"
0l
11
#390000
01
#395000
b1010 d
b1010 g
b1010 )"
b1010 b"
b1010 H#
b1010 L#
b1010 $"
b1010 w
b1010 :"
b11 _"
b10000111 %"
b10000111 /"
b10000111 1"
b10000111 5"
b10000111 7"
b10000111 9"
b10 q
b10 |
b10 ^"
1k
1m
b11 `"
11
#400000
01
#405000
b0 _"
b0 %"
b0 /"
b0 1"
b0 5"
b0 7"
b0 9"
b0 `"
b0 q
b0 |
b0 ^"
0m
0k
11
#410000
01
