 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP5-1
Date   : Fri Aug 15 19:02:38 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          1.46
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.56
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -1.96
  No. of Hold Violations:      435.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:             107931
  Buf/Inv Cell Count:           14999
  Buf Cell Count:                 889
  Inv Cell Count:               14110
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     95379
  Sequential Cell Count:        12552
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   155543.767715
  Noncombinational Area: 66808.562159
  Buf/Inv Area:           8338.302058
  Total Buffer Area:           787.89
  Total Inverter Area:        7550.41
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            222352.329873
  Design Area:          222352.329873


  Design Rules
  -----------------------------------
  Total Number of Nets:        132120
  Nets With Violations:             3
  Max Trans Violations:             0
  Max Cap Violations:               3
  -----------------------------------


  Hostname: nc-csuaf4-l01.apporto.com

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   36.47
  Logic Optimization:                 35.20
  Mapping Optimization:              384.13
  -----------------------------------------
  Overall Compile Time:              805.60
  Overall Compile Wall Clock Time:   811.47

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.01  TNS: 1.96  Number of Violating Paths: 435

  --------------------------------------------------------------------


1
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: S-2021.06-SP5-1
Date   : Fri Aug 15 19:02:38 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/c11879_csufresno/Documents/SIMAX/lib/CCS/NangateOpenCellLibrary.db)


Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
top                    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.25 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  76.1992 mW   (95%)
  Net Switching Power  =   3.9361 mW    (5%)
                         ---------
Total Dynamic Power    =  80.1354 mW  (100%)

Cell Leakage Power     =  14.2499 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.4732e+04        1.1765e+03        3.4297e+06        7.9337e+04  (  84.06%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.4680e+03        2.7599e+03        1.0820e+07        1.5048e+04  (  15.94%)
--------------------------------------------------------------------------------------------------
Total          7.6200e+04 uW     3.9363e+03 uW     1.4250e+07 nW     9.4385e+04 uW
1
