// Seed: 1752132667
module module_0 (
    output tri id_0,
    output uwire id_1,
    input tri0 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    output tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    input tri1 id_9,
    input wand id_10,
    output wire id_11,
    input supply0 id_12,
    output wand id_13,
    input tri0 id_14,
    output supply0 id_15,
    input uwire id_16,
    input supply0 id_17,
    input tri id_18,
    input supply1 id_19,
    input supply1 id_20,
    input wor id_21,
    output wor id_22,
    input uwire id_23,
    input wor id_24,
    output tri1 id_25
    , id_52,
    input supply1 id_26,
    output tri0 id_27,
    output tri id_28,
    input tri1 id_29,
    input wor id_30,
    output wand id_31,
    output supply1 id_32,
    input supply0 id_33,
    input tri0 id_34,
    input supply1 id_35,
    output wire id_36,
    output tri id_37,
    input supply1 id_38,
    input tri1 id_39,
    output wor id_40,
    output wand id_41,
    input supply1 id_42,
    input uwire id_43,
    input wand id_44,
    input tri0 id_45,
    input tri1 module_0,
    output tri1 id_47,
    output wand id_48,
    input tri0 id_49,
    input wand id_50
);
  wire id_53;
  assign module_1.type_19 = 0;
  wire id_54;
  assign id_25 = id_7 - id_45;
  wire id_55;
  wire id_56;
  always disable id_57;
endmodule
module module_1 (
    input wire id_0
    , id_12,
    output tri id_1,
    input wire id_2,
    output wand id_3,
    input wand id_4,
    output wand id_5,
    input supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri1 id_10
);
  assign id_1 = 1;
  assign id_3 = id_12;
  assign id_1 = id_12;
  tri0 id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_7,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_8,
      id_2,
      id_1,
      id_6,
      id_5,
      id_8,
      id_13,
      id_7,
      id_8,
      id_7,
      id_2,
      id_6,
      id_12,
      id_13,
      id_10,
      id_12,
      id_3,
      id_7,
      id_12,
      id_5,
      id_10,
      id_4,
      id_12,
      id_12,
      id_9,
      id_10,
      id_8,
      id_13,
      id_3,
      id_4,
      id_2,
      id_13,
      id_1,
      id_10,
      id_2,
      id_10,
      id_10,
      id_12,
      id_3,
      id_5,
      id_12,
      id_6
  );
  wire id_14;
  wire id_15;
  assign id_13 = id_9;
endmodule
