<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1561502930805">
  <ports id="1" name="length_x" type="PortType" originalName="length_x" bitwidth="32">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="2" name="tile_size" type="PortType" originalName="tile_size" bitwidth="32">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="3" name="remaining_size" type="PortType" originalName="remaining_size" bitwidth="32">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="4" name="kernel_in_stream_data_V" type="PortType" originalName="kernel_in_stream.data.V" bitwidth="32">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="5" name="kernel_in_stream_keep_V" type="PortType" originalName="kernel_in_stream.keep.V" bitwidth="4">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="6" name="kernel_in_stream_strb_V" type="PortType" originalName="kernel_in_stream.strb.V" bitwidth="4">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="7" name="kernel_in_stream_user_V" type="PortType" originalName="kernel_in_stream.user.V" bitwidth="4">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="8" name="kernel_in_stream_last_V" type="PortType" originalName="kernel_in_stream.last.V" bitwidth="1">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="9" name="kernel_in_stream_id_V" type="PortType" originalName="kernel_in_stream.id.V" bitwidth="5">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="10" name="kernel_in_stream_dest_V" type="PortType" originalName="kernel_in_stream.dest.V" bitwidth="5">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="11" name="kernel_index_stream_data_V" type="PortType" originalName="kernel_index_stream.data.V" bitwidth="32">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="12" name="kernel_index_stream_keep_V" type="PortType" originalName="kernel_index_stream.keep.V" bitwidth="4">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="13" name="kernel_index_stream_strb_V" type="PortType" originalName="kernel_index_stream.strb.V" bitwidth="4">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="14" name="kernel_index_stream_user_V" type="PortType" originalName="kernel_index_stream.user.V" bitwidth="4">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="15" name="kernel_index_stream_last_V" type="PortType" originalName="kernel_index_stream.last.V" bitwidth="1">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="16" name="kernel_index_stream_id_V" type="PortType" originalName="kernel_index_stream.id.V" bitwidth="5">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="17" name="kernel_index_stream_dest_V" type="PortType" originalName="kernel_index_stream.dest.V" bitwidth="5">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="18" name="kernel_out_stream_data_V" type="PortType" originalName="kernel_out_stream.data.V" bitwidth="32" direction="DirOut">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="19" name="kernel_out_stream_keep_V" type="PortType" originalName="kernel_out_stream.keep.V" bitwidth="4" direction="DirOut">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="20" name="kernel_out_stream_strb_V" type="PortType" originalName="kernel_out_stream.strb.V" bitwidth="4" direction="DirOut">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="21" name="kernel_out_stream_user_V" type="PortType" originalName="kernel_out_stream.user.V" bitwidth="4" direction="DirOut">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="22" name="kernel_out_stream_last_V" type="PortType" originalName="kernel_out_stream.last.V" bitwidth="1" direction="DirOut">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="23" name="kernel_out_stream_id_V" type="PortType" originalName="kernel_out_stream.id.V" bitwidth="5" direction="DirOut">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="24" name="kernel_out_stream_dest_V" type="PortType" originalName="kernel_out_stream.dest.V" bitwidth="5" direction="DirOut">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <edges id="82" source_obj="//@ports.10" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="83" source_obj="//@ports.12" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="84" source_obj="//@ports.11" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="85" source_obj="//@ports.13" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="86" source_obj="//@ports.14" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="87" source_obj="//@ports.15" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="88" source_obj="//@ports.16" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="89" source_obj="//@regions.0/@basic_blocks.0/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="90" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="91" source_obj="//@ports.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="92" source_obj="//@ports.2" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="93" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="94" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="95" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="98" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="99" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="100" source_obj="//@regions.0/@basic_blocks.0/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="101" source_obj="//@regions.0/@basic_blocks.0/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="102" source_obj="//@ports.3" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="103" source_obj="//@ports.5" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="104" source_obj="//@ports.4" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="105" source_obj="//@ports.6" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="106" source_obj="//@ports.7" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="107" source_obj="//@ports.8" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="108" source_obj="//@ports.9" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="111" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.7"/>
  <edges id="112" source_obj="//@regions.0/@basic_blocks.0/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.7"/>
  <edges id="113" source_obj="//@regions.0/@basic_blocks.0/@node_objs.7" sink_obj="//@ports.17"/>
  <edges id="114" source_obj="//@regions.0/@basic_blocks.0/@node_objs.7" sink_obj="//@ports.18"/>
  <edges id="115" source_obj="//@regions.0/@basic_blocks.0/@node_objs.7" sink_obj="//@ports.19"/>
  <edges id="116" source_obj="//@regions.0/@basic_blocks.0/@node_objs.7" sink_obj="//@ports.20"/>
  <edges id="117" source_obj="//@regions.0/@basic_blocks.0/@node_objs.7" sink_obj="//@ports.21"/>
  <edges id="118" source_obj="//@regions.0/@basic_blocks.0/@node_objs.7" sink_obj="//@ports.22"/>
  <edges id="119" source_obj="//@regions.0/@basic_blocks.0/@node_objs.7" sink_obj="//@ports.23"/>
  <regions anchor_node="-1" region_type="16" typeName="Dataflow" id="256" RegionName="kernel_matrix">
    <basic_blocks id="73" name="kernel_matrix" type="BlockType">
      <node_objs xsi:type="cdfg:CdfgNode" id="25" name="remaining_size_c" rtlName="remaining_size_c_U" coreName="FIFO" bitwidth="32" opcode="alloca" m_display="0">
        <dataOutputObjs>call</dataOutputObjs>
        <dataOutputObjs>call</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="26" name="tile_size_c" rtlName="tile_size_c_U" coreName="FIFO" bitwidth="32" opcode="alloca" m_display="0">
        <dataOutputObjs>call</dataOutputObjs>
        <dataOutputObjs>call</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="27" name="length_x_c" rtlName="length_x_c_U" coreName="FIFO" bitwidth="32" opcode="alloca" m_display="0">
        <dataOutputObjs>call</dataOutputObjs>
        <dataOutputObjs>call</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="54" name="index_buf" rtlName="index_buf_U" coreName="RAM" bitwidth="32" opcode="alloca" m_display="0">
        <dataOutputObjs>call</dataOutputObjs>
        <dataOutputObjs>call</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="55" name="result_buf" lineNumber="30" originalName="result_buf" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." rtlName="result_buf_U" coreName="RAM" contextFuncName="kernel_matrix" bitwidth="32" opcode="alloca" m_display="0">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="30" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataOutputObjs>call</dataOutputObjs>
        <dataOutputObjs>call</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="69" name="node_69" rtlName="Loop_LOOP_1_proc10_U0" opcode="call" nodeLabel="1.0" nodeLatency="1" m_display="0" m_delay="3.63">
        <dataInputObjs>kernel_index_stream_data_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_strb_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_keep_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_user_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_last_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_id_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_dest_V</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>length_x</dataInputObjs>
        <dataInputObjs>tile_size</dataInputObjs>
        <dataInputObjs>remaining_size</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <constName>Loop_LOOP_1_proc10</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="70" name="node_70" rtlName="Loop_LOOP_2_proc9_U0" opcode="call" nodeLabel="3.0" nodeLatency="1" m_display="0">
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>kernel_in_stream_data_V</dataInputObjs>
        <dataInputObjs>kernel_in_stream_strb_V</dataInputObjs>
        <dataInputObjs>kernel_in_stream_keep_V</dataInputObjs>
        <dataInputObjs>kernel_in_stream_user_V</dataInputObjs>
        <dataInputObjs>kernel_in_stream_last_V</dataInputObjs>
        <dataInputObjs>kernel_in_stream_id_V</dataInputObjs>
        <dataInputObjs>kernel_in_stream_dest_V</dataInputObjs>
        <constName>Loop_LOOP_2_proc9</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="71" name="node_71" rtlName="Loop_LOOP_6_proc_U0" opcode="call" nodeLabel="5.0" nodeLatency="1" m_display="0">
        <dataInputObjs>alloca</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>kernel_out_stream_data_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_keep_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_strb_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_user_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_last_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_id_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_dest_V</dataOutputObjs>
        <constName>Loop_LOOP_6_proc</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="72" name="node_72" lineNumber="76" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." contextFuncName="kernel_matrix" opcode="ret" nodeLabel="7.0" m_display="0">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="76" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
      </node_objs>
      <fileValidLineNumbers fileName="kernel_matrix_hardware_hls/top.cpp">
        <validLinenumbers>30</validLinenumbers>
        <validLinenumbers>76</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
  </regions>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <ScheduleInfo time="5"/>
  <ScheduleInfo time="6"/>
  <ScheduleInfo time="7"/>
  <regnodes realName="length_x_c_reg_200">
    <nodeIds>27</nodeIds>
  </regnodes>
  <regnodes realName="remaining_size_c_reg_188">
    <nodeIds>25</nodeIds>
  </regnodes>
  <regnodes realName="tile_size_c_reg_194">
    <nodeIds>26</nodeIds>
  </regnodes>
  <expressionNodes realName="length_x_c_fu_106">
    <nodeIds>27</nodeIds>
  </expressionNodes>
  <expressionNodes realName="remaining_size_c_fu_98">
    <nodeIds>25</nodeIds>
  </expressionNodes>
  <expressionNodes realName="index_buf_alloca_fu_110">
    <nodeIds>54</nodeIds>
  </expressionNodes>
  <expressionNodes realName="result_buf_alloca_fu_114">
    <nodeIds>55</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tile_size_c_fu_102">
    <nodeIds>26</nodeIds>
  </expressionNodes>
  <moduleNodes realName="grp_Loop_LOOP_6_proc_fu_140">
    <nodeIds>71</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_Loop_LOOP_1_proc10_fu_160">
    <nodeIds>69</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_Loop_LOOP_2_proc9_fu_118">
    <nodeIds>70</nodeIds>
  </moduleNodes>
  <ioPorts name="kernel_in_stream_data_V">
    <contents name="call">
      <nodeIds>70</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_in_stream_dest_V">
    <contents name="call">
      <nodeIds>70</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_in_stream_id_V">
    <contents name="call">
      <nodeIds>70</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_in_stream_keep_V">
    <contents name="call">
      <nodeIds>70</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_in_stream_last_V">
    <contents name="call">
      <nodeIds>70</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_in_stream_strb_V">
    <contents name="call">
      <nodeIds>70</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_in_stream_user_V">
    <contents name="call">
      <nodeIds>70</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_data_V">
    <contents name="call">
      <nodeIds>69</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_dest_V">
    <contents name="call">
      <nodeIds>69</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_id_V">
    <contents name="call">
      <nodeIds>69</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_keep_V">
    <contents name="call">
      <nodeIds>69</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_last_V">
    <contents name="call">
      <nodeIds>69</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_strb_V">
    <contents name="call">
      <nodeIds>69</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_user_V">
    <contents name="call">
      <nodeIds>69</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_data_V">
    <contents name="call">
      <nodeIds>71</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_dest_V">
    <contents name="call">
      <nodeIds>71</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_id_V">
    <contents name="call">
      <nodeIds>71</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_keep_V">
    <contents name="call">
      <nodeIds>71</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_last_V">
    <contents name="call">
      <nodeIds>71</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_strb_V">
    <contents name="call">
      <nodeIds>71</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_user_V">
    <contents name="call">
      <nodeIds>71</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="length_x">
    <contents name="call">
      <nodeIds>69</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="remaining_size">
    <contents name="call">
      <nodeIds>69</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="tile_size">
    <contents name="call">
      <nodeIds>69</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="25" stage="1" latency="1"/>
      <operations id="26" stage="1" latency="1"/>
      <operations id="27" stage="1" latency="1"/>
      <operations id="54" stage="1" latency="1"/>
      <operations id="55" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="69" stage="2" latency="2"/>
    </states>
    <states id="3">
      <operations id="69" stage="1" latency="2"/>
    </states>
    <states id="4">
      <operations id="70" stage="2" latency="2"/>
    </states>
    <states id="5">
      <operations id="70" stage="1" latency="2"/>
    </states>
    <states id="6">
      <operations id="71" stage="2" latency="2"/>
    </states>
    <states id="7">
      <operations id="71" stage="1" latency="2"/>
    </states>
    <states id="8">
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="1"/>
      <operations id="31" stage="1" latency="1"/>
      <operations id="32" stage="1" latency="1"/>
      <operations id="33" stage="1" latency="1"/>
      <operations id="34" stage="1" latency="1"/>
      <operations id="35" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="38" stage="1" latency="1"/>
      <operations id="39" stage="1" latency="1"/>
      <operations id="40" stage="1" latency="1"/>
      <operations id="41" stage="1" latency="1"/>
      <operations id="42" stage="1" latency="1"/>
      <operations id="43" stage="1" latency="1"/>
      <operations id="44" stage="1" latency="1"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="46" stage="1" latency="1"/>
      <operations id="47" stage="1" latency="1"/>
      <operations id="48" stage="1" latency="1"/>
      <operations id="49" stage="1" latency="1"/>
      <operations id="50" stage="1" latency="1"/>
      <operations id="51" stage="1" latency="1"/>
      <operations id="52" stage="1" latency="1"/>
      <operations id="53" stage="1" latency="1"/>
      <operations id="56" stage="1" latency="1"/>
      <operations id="57" stage="1" latency="1"/>
      <operations id="58" stage="1" latency="1"/>
      <operations id="59" stage="1" latency="1"/>
      <operations id="60" stage="1" latency="1"/>
      <operations id="61" stage="1" latency="1"/>
      <operations id="62" stage="1" latency="1"/>
      <operations id="63" stage="1" latency="1"/>
      <operations id="64" stage="1" latency="1"/>
      <operations id="65" stage="1" latency="1"/>
      <operations id="66" stage="1" latency="1"/>
      <operations id="67" stage="1" latency="1"/>
      <operations id="68" stage="1" latency="1"/>
      <operations id="72" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="1"/>
    </transitions>
    <transitions inState="3" outState="4">
      <condition id="2"/>
    </transitions>
    <transitions inState="4" outState="5">
      <condition id="3"/>
    </transitions>
    <transitions inState="5" outState="6">
      <condition id="4"/>
    </transitions>
    <transitions inState="6" outState="7">
      <condition id="5"/>
    </transitions>
    <transitions inState="7" outState="8">
      <condition id="6"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="kernel_matrix" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="-1" mMaxLatency="-1" mIsDfPipe="true">
      <basicBlocks>73</basicBlocks>
      <mDfPipe allPipePinInst="//@CFGRegionsRoot/@cfgRegions.0/@mDfPipe/@processe_list.0/@pins.0/@inst //@CFGRegionsRoot/@cfgRegions.0/@mDfPipe/@processe_list.1/@pins.0/@inst //@CFGRegionsRoot/@cfgRegions.0/@mDfPipe/@processe_list.2/@pins.0/@inst">
        <processe_list name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69">
          <pins>
            <port name="kernel_index_stream_data_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="kernel_index_stream_strb_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="kernel_index_stream_keep_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="kernel_index_stream_user_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="kernel_index_stream_last_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="kernel_index_stream_id_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="kernel_index_stream_dest_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="index_buf" dir="DirInOut" type="BUSType"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="length_x" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="tile_size" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="remaining_size" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="length_x_out" type="BUSType"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="tile_size_out" type="BUSType"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
          <pins>
            <port name="remaining_size_out" type="BUSType"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </pins>
        </processe_list>
        <processe_list name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70">
          <pins>
            <port name="tile_size"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
          <pins>
            <port name="remaining_size"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
          <pins>
            <port name="result_buf" dir="DirInOut" type="BUSType"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
          <pins>
            <port name="index_buf" dir="DirInOut"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
          <pins>
            <port name="kernel_in_stream_data_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
          <pins>
            <port name="kernel_in_stream_strb_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
          <pins>
            <port name="kernel_in_stream_keep_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
          <pins>
            <port name="kernel_in_stream_user_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
          <pins>
            <port name="kernel_in_stream_last_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
          <pins>
            <port name="kernel_in_stream_id_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
          <pins>
            <port name="kernel_in_stream_dest_V" dir="DirEnd"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </pins>
        </processe_list>
        <processe_list name="Loop_LOOP_6_proc_U0" ssdmobj_id="71">
          <pins>
            <port name="length_x"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </pins>
          <pins>
            <port name="result_buf" dir="DirInOut"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </pins>
          <pins>
            <port name="kernel_out_stream_data_V" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </pins>
          <pins>
            <port name="kernel_out_stream_keep_V" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </pins>
          <pins>
            <port name="kernel_out_stream_strb_V" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </pins>
          <pins>
            <port name="kernel_out_stream_user_V" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </pins>
          <pins>
            <port name="kernel_out_stream_last_V" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </pins>
          <pins>
            <port name="kernel_out_stream_id_V" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </pins>
          <pins>
            <port name="kernel_out_stream_dest_V" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </pins>
        </processe_list>
        <channel_list depth="0" bitwidth="0" type="PIPO" name="index_buf" ssdmobj_id="54">
          <source>
            <port name="in" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </source>
          <sink>
            <port name="out" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </sink>
        </channel_list>
        <channel_list depth="3" bitwidth="32" name="length_x_c" ssdmobj_id="27">
          <source>
            <port name="in" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </source>
          <sink>
            <port name="out" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </sink>
        </channel_list>
        <channel_list depth="2" bitwidth="32" name="tile_size_c" ssdmobj_id="26">
          <source>
            <port name="in" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </source>
          <sink>
            <port name="out" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </sink>
        </channel_list>
        <channel_list depth="2" bitwidth="32" name="remaining_size_c" ssdmobj_id="25">
          <source>
            <port name="in" dir="DirEnd"/>
            <inst name="Loop_LOOP_1_proc10_U0" ssdmobj_id="69" object_id="_92"/>
          </source>
          <sink>
            <port name="out" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </sink>
        </channel_list>
        <channel_list depth="0" bitwidth="0" type="PIPO" name="result_buf" ssdmobj_id="55">
          <source>
            <port name="in" dir="DirEnd"/>
            <inst name="Loop_LOOP_2_proc9_U0" ssdmobj_id="70" object_id="_122"/>
          </source>
          <sink>
            <port name="out" dir="DirEnd" type="BUSType"/>
            <inst name="Loop_LOOP_6_proc_U0" ssdmobj_id="71" object_id="_146"/>
          </sink>
        </channel_list>
      </mDfPipe>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
