Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Oct  2 11:27:03 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-435957384.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.265        0.000                      0                13024        0.025        0.000                      0                13020        0.264        0.000                       0                  4503  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.722        0.000                      0                   13        0.190        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       31.482        0.000                      0                  443        0.098        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       28.116        0.000                      0                  224        0.128        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                           0.265        0.000                      0                12340        0.025        0.000                      0                12340        3.750        0.000                       0                  4148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.676        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.469        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.455        0.000                      0                    1                                                                        
                       sys_clk                      2.367        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.419ns (26.552%)  route 1.159ns (73.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X63Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDPE (Prop_fdpe_C_Q)         0.419     6.642 r  FDPE_3/Q
                         net (fo=5, routed)           1.159     7.801    clk200_rst
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X63Y25         FDSE (Setup_fdse_C_S)       -0.604    10.523    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.419ns (26.552%)  route 1.159ns (73.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X63Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDPE (Prop_fdpe_C_Q)         0.419     6.642 r  FDPE_3/Q
                         net (fo=5, routed)           1.159     7.801    clk200_rst
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X63Y25         FDSE (Setup_fdse_C_S)       -0.604    10.523    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.419ns (26.552%)  route 1.159ns (73.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X63Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDPE (Prop_fdpe_C_Q)         0.419     6.642 r  FDPE_3/Q
                         net (fo=5, routed)           1.159     7.801    clk200_rst
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X63Y25         FDSE (Setup_fdse_C_S)       -0.604    10.523    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.419ns (26.552%)  route 1.159ns (73.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X63Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDPE (Prop_fdpe_C_Q)         0.419     6.642 r  FDPE_3/Q
                         net (fo=5, routed)           1.159     7.801    clk200_rst
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X63Y25         FDSE (Setup_fdse_C_S)       -0.604    10.523    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.580ns (31.715%)  route 1.249ns (68.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.870     7.528    soc_netsoc_reset_counter[0]
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.031    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X63Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.580ns (31.715%)  route 1.249ns (68.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.870     7.528    soc_netsoc_reset_counter[0]
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.031    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X63Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.580ns (31.715%)  route 1.249ns (68.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.870     7.528    soc_netsoc_reset_counter[0]
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.031    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X63Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.580ns (31.715%)  route 1.249ns (68.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.870     7.528    soc_netsoc_reset_counter[0]
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.652 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.031    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X63Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.718ns (38.766%)  route 1.134ns (61.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X63Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDPE (Prop_fdpe_C_Q)         0.419     6.642 r  FDPE_3/Q
                         net (fo=5, routed)           1.134     7.776    clk200_rst
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.299     8.075 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.075    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.029    11.156    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.746ns (40.967%)  route 1.075ns (59.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.075     7.696    soc_netsoc_reset_counter[1]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.327     8.023 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.023    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X63Y25         FDSE (Setup_fdse_C_D)        0.075    11.224    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  3.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.108     2.106    soc_netsoc_reset_counter[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.151 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.151    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.091     1.961    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.231ns (58.964%)  route 0.161ns (41.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.161     2.146    soc_netsoc_reset_counter[1]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.103     2.249 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.249    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X63Y25         FDSE (Hold_fdse_C_D)         0.107     1.964    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.227ns (58.541%)  route 0.161ns (41.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.161     2.146    soc_netsoc_reset_counter[1]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.099     2.245 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.245    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X63Y25         FDSE (Hold_fdse_C_D)         0.092     1.949    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.183ns (37.066%)  route 0.311ns (62.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.311     2.309    soc_netsoc_reset_counter[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.042     2.351 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.351    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X63Y25         FDSE (Hold_fdse_C_D)         0.107     1.964    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.446%)  route 0.311ns (62.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.311     2.309    soc_netsoc_reset_counter[0]
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.045     2.354 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.354    soc_netsoc_reset_counter0[0]
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X63Y25         FDSE (Hold_fdse_C_D)         0.091     1.948    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.101    soc_netsoc_reset_counter[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.199 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.315    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X63Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.101    soc_netsoc_reset_counter[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.199 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.315    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X63Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.101    soc_netsoc_reset_counter[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.199 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.315    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X63Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.101    soc_netsoc_reset_counter[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.199 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.315    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X63Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.128ns (21.332%)  route 0.472ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.871    clk200_clk
    SLICE_X63Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.999 r  FDPE_3/Q
                         net (fo=5, routed)           0.472     2.471    clk200_rst
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X63Y25         FDSE (Hold_fdse_C_S)        -0.072     1.798    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.673    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X63Y47     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X63Y47     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X62Y25     soc_netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y47     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y47     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y47     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X63Y47     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     soc_netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_netsoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.482ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 1.306ns (15.672%)  route 7.028ns (84.328%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X31Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=9, routed)           1.185     3.207    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[6]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.359 r  soc_ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.362     4.721    soc_ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.047 r  soc_ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.844     5.891    soc_ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.015 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.670     6.685    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.809 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           1.024     7.833    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.957 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.943     9.900    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X42Y53         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.434    41.434    eth_rx_clk
    SLICE_X42Y53         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.000    41.434    
                         clock uncertainty           -0.035    41.398    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)       -0.016    41.382    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 31.482    

Slack (MET) :             31.590ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.181ns  (logic 1.306ns (15.964%)  route 6.875ns (84.036%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X31Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=9, routed)           1.185     3.207    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[6]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.359 r  soc_ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.362     4.721    soc_ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.047 r  soc_ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.844     5.891    soc_ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.015 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.670     6.685    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.809 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           1.024     7.833    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.957 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.790     9.747    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X45Y53         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.435    41.435    eth_rx_clk
    SLICE_X45Y53         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.035    41.399    
    SLICE_X45Y53         FDRE (Setup_fdre_C_D)       -0.062    41.337    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.337    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                 31.590    

Slack (MET) :             31.938ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter0_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 1.295ns (16.796%)  route 6.415ns (83.204%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y48         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478     2.047 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.519     3.567    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.295     3.862 f  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.812     4.674    storage_12_reg_i_8_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.798 f  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.575     6.373    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.497 f  soc_ethmac_rx_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=12, routed)          1.389     7.886    soc_ethmac_rx_cdc_wrport_we
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_2/O
                         net (fo=3, routed)           0.737     8.747    soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_2_n_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I1_O)        0.150     8.897 r  soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_1/O
                         net (fo=2, routed)           0.382     9.280    soc_ethmac_rx_cdc_graycounter0_q_next_binary[6]
    SLICE_X40Y46         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X40Y46         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[6]/C
                         clock pessimism              0.093    41.543    
                         clock uncertainty           -0.035    41.508    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)       -0.290    41.218    soc_ethmac_rx_cdc_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.218    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 31.938    

Slack (MET) :             31.988ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter0_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 1.269ns (16.126%)  route 6.600ns (83.874%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y48         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478     2.047 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.519     3.567    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.295     3.862 f  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.812     4.674    storage_12_reg_i_8_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.798 f  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.575     6.373    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.497 f  soc_ethmac_rx_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=12, routed)          1.389     7.886    soc_ethmac_rx_cdc_wrport_we
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_2/O
                         net (fo=3, routed)           0.737     8.747    soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_2_n_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I1_O)        0.124     8.871 r  soc_ethmac_rx_cdc_graycounter0_q[5]_i_1/O
                         net (fo=1, routed)           0.568     9.439    soc_ethmac_rx_cdc_graycounter0_q_next[5]
    SLICE_X40Y46         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X40Y46         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                         clock pessimism              0.093    41.543    
                         clock uncertainty           -0.035    41.508    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)       -0.081    41.427    soc_ethmac_rx_cdc_graycounter0_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.427    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                 31.988    

Slack (MET) :             32.027ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 1.306ns (16.853%)  route 6.443ns (83.147%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X31Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=9, routed)           1.185     3.207    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[6]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.359 r  soc_ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.362     4.721    soc_ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.047 r  soc_ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.844     5.891    soc_ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.015 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.670     6.685    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.809 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           1.024     7.833    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.957 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.358     9.316    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X45Y50         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X45Y50         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.035    41.400    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)       -0.058    41.342    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.342    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 32.027    

Slack (MET) :             32.088ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 1.393ns (18.346%)  route 6.200ns (81.654%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y48         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478     2.047 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.519     3.567    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.295     3.862 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.812     4.674    storage_12_reg_i_8_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.070     5.868    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.992 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.634     6.626    p_300_in
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.838     7.588    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.712 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.731     8.443    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.567 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.596     9.163    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X30Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X30Y42         FDRE (Setup_fdre_C_CE)      -0.169    41.250    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.250    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 32.088    

Slack (MET) :             32.088ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 1.393ns (18.346%)  route 6.200ns (81.654%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y48         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478     2.047 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.519     3.567    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.295     3.862 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.812     4.674    storage_12_reg_i_8_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.070     5.868    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.992 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.634     6.626    p_300_in
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.838     7.588    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.712 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.731     8.443    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.567 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.596     9.163    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X30Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X30Y42         FDRE (Setup_fdre_C_CE)      -0.169    41.250    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.250    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 32.088    

Slack (MET) :             32.088ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 1.393ns (18.346%)  route 6.200ns (81.654%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y48         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478     2.047 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.519     3.567    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.295     3.862 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.812     4.674    storage_12_reg_i_8_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.070     5.868    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.992 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.634     6.626    p_300_in
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.838     7.588    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.712 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.731     8.443    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.567 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.596     9.163    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X30Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X30Y42         FDRE (Setup_fdre_C_CE)      -0.169    41.250    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.250    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 32.088    

Slack (MET) :             32.088ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 1.393ns (18.346%)  route 6.200ns (81.654%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.569     1.569    eth_rx_clk
    SLICE_X42Y48         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478     2.047 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.519     3.567    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.295     3.862 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.812     4.674    storage_12_reg_i_8_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.070     5.868    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.992 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.634     6.626    p_300_in
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.838     7.588    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.712 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.731     8.443    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.124     8.567 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.596     9.163    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X30Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X30Y42         FDRE (Setup_fdre_C_CE)      -0.169    41.250    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.250    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 32.088    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 1.306ns (17.539%)  route 6.140ns (82.461%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X31Y42         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=9, routed)           1.185     3.207    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[6]
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.359 r  soc_ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.362     4.721    soc_ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.326     5.047 r  soc_ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.844     5.891    soc_ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.015 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.670     6.685    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.809 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           1.024     7.833    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.957 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.055     9.012    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X44Y50         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X44Y50         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.035    41.400    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)       -0.043    41.357    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.357    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                 32.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter0_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.153%)  route 0.244ns (53.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X42Y48         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[2]/Q
                         net (fo=9, routed)           0.244     0.973    soc_ethmac_rx_cdc_graycounter0_q_binary[2]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.018 r  soc_ethmac_rx_cdc_graycounter0_q_binary[4]_i_1/O
                         net (fo=1, routed)           0.000     1.018    soc_ethmac_rx_cdc_graycounter0_q_next_binary[4]
    SLICE_X40Y50         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.830     0.830    eth_rx_clk
    SLICE_X40Y50         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[4]/C
                         clock pessimism              0.000     0.830    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.091     0.921    soc_ethmac_rx_cdc_graycounter0_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.427%)  route 0.338ns (70.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X43Y50         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[23]/Q
                         net (fo=1, routed)           0.338     1.039    soc_ethmac_rx_converter_converter_source_payload_data[23]
    RAMB36_X1Y10         RAMB36E1                                     r  storage_12_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y10         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     0.937    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.427%)  route 0.338ns (70.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X43Y50         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[25]/Q
                         net (fo=1, routed)           0.338     1.039    soc_ethmac_rx_converter_converter_source_payload_data[25]
    RAMB36_X1Y10         RAMB36E1                                     r  storage_12_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y10         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.296     0.937    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.133%)  route 0.316ns (65.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X42Y52         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[16]/Q
                         net (fo=1, routed)           0.316     1.040    soc_ethmac_rx_converter_converter_source_payload_data[16]
    RAMB36_X1Y10         RAMB36E1                                     r  storage_12_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     0.875    eth_rx_clk
    RAMB36_X1Y10         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.296     0.937    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X35Y44         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X34Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X35Y44         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X34Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X35Y44         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X34Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X35Y44         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X34Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X35Y44         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X34Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X35Y44         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X34Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10  storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y45  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y45  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y39  soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y39  soc_ethmac_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y38  soc_ethmac_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X28Y39  soc_ethmac_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y39  soc_ethmac_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y39  soc_ethmac_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y40  soc_ethmac_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y45  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       28.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.116ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.292ns  (logic 1.907ns (16.887%)  route 9.385ns (83.113%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.093     3.107    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.231 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.150     4.382    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.506 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.915     5.421    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.545 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.147     6.692    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.846 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.827     7.673    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.327     8.000 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.682     8.681    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.703    10.509    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.146    10.655 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.220    11.874    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.328    12.202 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.649    12.851    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                 28.116    

Slack (MET) :             28.160ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.248ns  (logic 1.907ns (16.953%)  route 9.341ns (83.047%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.093     3.107    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.231 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.150     4.382    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.506 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.915     5.421    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.545 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.147     6.692    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.846 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.827     7.673    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.327     8.000 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.682     8.681    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.703    10.509    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.146    10.655 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.006    11.661    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.328    11.989 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.818    12.807    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                 28.160    

Slack (MET) :             28.344ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.064ns  (logic 1.907ns (17.235%)  route 9.157ns (82.765%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.093     3.107    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.231 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.150     4.382    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.506 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.915     5.421    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.545 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.147     6.692    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.846 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.827     7.673    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.327     8.000 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.682     8.681    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.703    10.509    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.146    10.655 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.857    11.512    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.328    11.840 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.783    12.623    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                 28.344    

Slack (MET) :             28.583ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.826ns  (logic 1.681ns (15.528%)  route 9.145ns (84.472%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.093     3.107    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.231 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.150     4.382    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.506 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.915     5.421    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.545 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.147     6.692    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.846 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.827     7.673    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.327     8.000 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.682     8.681    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.703    10.509    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.124    10.633 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.843    11.476    storage_11_reg_i_46_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.600 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.784    12.384    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                 28.583    

Slack (MET) :             28.616ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.792ns  (logic 1.907ns (17.670%)  route 8.885ns (82.330%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.093     3.107    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.231 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.150     4.382    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.506 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.915     5.421    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.545 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.147     6.692    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.846 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.827     7.673    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.327     8.000 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.682     8.681    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.703    10.509    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.146    10.655 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.350    11.005    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.328    11.333 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.018    12.351    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 28.616    

Slack (MET) :             28.618ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.790ns  (logic 1.907ns (17.674%)  route 8.883ns (82.326%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.093     3.107    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.231 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.150     4.382    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.506 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.915     5.421    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.545 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.147     6.692    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.846 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.827     7.673    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.327     8.000 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.682     8.681    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.703    10.509    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.146    10.655 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.451    11.106    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.328    11.434 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.914    12.348    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                 28.618    

Slack (MET) :             29.136ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.776ns  (logic 1.907ns (17.696%)  route 8.869ns (82.304%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.093     3.107    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.231 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.150     4.382    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.506 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.915     5.421    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.545 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.147     6.692    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.846 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.827     7.673    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.327     8.000 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.682     8.681    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.703    10.509    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.146    10.655 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.006    11.661    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.328    11.989 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.346    12.335    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X12Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X12Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.094    41.536    
                         clock uncertainty           -0.035    41.501    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.030    41.471    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.471    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                 29.136    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.625ns  (logic 1.907ns (17.948%)  route 8.718ns (82.052%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.093     3.107    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.231 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.150     4.382    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.506 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.915     5.421    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.545 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.147     6.692    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.846 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.827     7.673    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.327     8.000 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.682     8.681    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.703    10.509    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.146    10.655 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.857    11.512    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.328    11.840 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.344    12.184    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X12Y30         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X12Y30         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.093    41.535    
                         clock uncertainty           -0.035    41.500    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)       -0.016    41.484    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.484    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.345ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 1.681ns (15.899%)  route 8.892ns (84.101%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.093     3.107    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.231 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.150     4.382    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.506 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.915     5.421    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.545 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.147     6.692    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.846 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.827     7.673    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.327     8.000 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.682     8.681    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.703    10.509    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.124    10.633 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.843    11.476    storage_11_reg_i_46_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I1_O)        0.124    11.600 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.531    12.131    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.116    41.558    
                         clock uncertainty           -0.035    41.523    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)       -0.047    41.476    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.476    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                 29.345    

Slack (MET) :             29.378ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 1.907ns (17.917%)  route 8.737ns (82.083%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     2.014 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           1.093     3.107    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.231 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.150     4.382    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.506 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.915     5.421    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.545 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.147     6.692    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.846 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.827     7.673    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.327     8.000 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.682     8.681    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.805 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.703    10.509    soc_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I2_O)        0.146    10.655 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.220    11.874    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.328    12.202 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.000    12.202    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X12Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X12Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.094    41.536    
                         clock uncertainty           -0.035    41.501    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)        0.079    41.580    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.580    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                 29.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X28Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.753    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X28Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X28Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.071     0.626    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.058     0.753    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X28Y28         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.071     0.626    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vns_liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.669%)  route 0.077ns (29.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X31Y33         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vns_liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=13, routed)          0.077     0.778    vns_liteethmacpreambleinserter_state[1]
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.823 r  soc_ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.823    soc_ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X30Y33         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.121     0.694    soc_ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.761    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X28Y28         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.075     0.630    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X28Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.761    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X28Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X28Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.075     0.630    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X14Y29         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.778    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X14Y29         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X14Y29         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.064     0.623    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X14Y29         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.778    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X14Y29         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X14Y29         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.060     0.619    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X14Y29         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.778    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X14Y29         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X14Y29         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.053     0.612    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X33Y35         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  soc_ethmac_crc32_inserter_reg_reg[0]/Q
                         net (fo=2, routed)           0.109     0.811    soc_ethmac_crc32_inserter_reg_reg_n_0_[0]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.856 r  soc_ethmac_crc32_inserter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.856    soc_ethmac_crc32_inserter_next_reg[8]
    SLICE_X32Y35         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X32Y35         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[8]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X32Y35         FDSE (Hold_fdse_C_D)         0.092     0.666    soc_ethmac_crc32_inserter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.672%)  route 0.095ns (31.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X12Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/Q
                         net (fo=10, routed)          0.095     0.818    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[2]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045     0.863 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.863    soc_ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X13Y29         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X13Y29         FDRE (Hold_fdre_C_D)         0.092     0.664    soc_ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y36  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y36  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y33  soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y33  soc_ethmac_crc32_inserter_cnt_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y35  soc_ethmac_crc32_inserter_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y36  soc_ethmac_crc32_inserter_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y35  soc_ethmac_crc32_inserter_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y35  soc_ethmac_crc32_inserter_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y36  soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X33Y34  soc_ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X33Y34  soc_ethmac_crc32_inserter_reg_reg[18]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X32Y37  soc_ethmac_crc32_inserter_reg_reg[19]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X32Y37  soc_ethmac_crc32_inserter_reg_reg[21]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X33Y34  soc_ethmac_crc32_inserter_reg_reg[26]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X33Y34  soc_ethmac_crc32_inserter_reg_reg[28]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X32Y37  soc_ethmac_crc32_inserter_reg_reg[29]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X33Y34  soc_ethmac_crc32_inserter_reg_reg[31]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  soc_ethmac_padding_inserter_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y34  soc_ethmac_padding_inserter_counter_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y36  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y36  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y36  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y36  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y33  soc_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y33  soc_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y33  soc_ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y33  soc_ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X33Y35  soc_ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X33Y35  soc_ethmac_crc32_inserter_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.487ns  (logic 2.511ns (26.467%)  route 6.976ns (73.533%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.980     2.954    p_0_in6_in[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.250 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.250    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.782 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.782    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.053 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.864     4.917    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.373     5.290 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           1.040     6.330    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  soc_netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=14, routed)          0.952     7.406    soc_netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.530 r  soc_netsoc_sdram_tccdcon_count_i_4/O
                         net (fo=2, routed)           0.850     8.380    soc_netsoc_sdram_tccdcon_count_i_4_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.504 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=25, routed)          0.665     9.169    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.725    10.018    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.142 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.901    11.043    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4151, routed)        1.440    11.440    sys_clk
    SLICE_X46Y20         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[10]/C
                         clock pessimism              0.093    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X46Y20         FDRE (Setup_fdre_C_CE)      -0.169    11.308    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.487ns  (logic 2.511ns (26.467%)  route 6.976ns (73.533%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.980     2.954    p_0_in6_in[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.250 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.250    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.782 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.782    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.053 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.864     4.917    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.373     5.290 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           1.040     6.330    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  soc_netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=14, routed)          0.952     7.406    soc_netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.530 r  soc_netsoc_sdram_tccdcon_count_i_4/O
                         net (fo=2, routed)           0.850     8.380    soc_netsoc_sdram_tccdcon_count_i_4_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.504 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=25, routed)          0.665     9.169    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.725    10.018    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.142 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.901    11.043    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4151, routed)        1.440    11.440    sys_clk
    SLICE_X46Y20         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]/C
                         clock pessimism              0.093    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X46Y20         FDRE (Setup_fdre_C_CE)      -0.169    11.308    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.487ns  (logic 2.511ns (26.467%)  route 6.976ns (73.533%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.980     2.954    p_0_in6_in[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.250 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.250    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.782 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.782    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.053 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.864     4.917    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.373     5.290 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           1.040     6.330    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  soc_netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=14, routed)          0.952     7.406    soc_netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.530 r  soc_netsoc_sdram_tccdcon_count_i_4/O
                         net (fo=2, routed)           0.850     8.380    soc_netsoc_sdram_tccdcon_count_i_4_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.504 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=25, routed)          0.665     9.169    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.725    10.018    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.142 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.901    11.043    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4151, routed)        1.440    11.440    sys_clk
    SLICE_X46Y20         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[17]/C
                         clock pessimism              0.093    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X46Y20         FDRE (Setup_fdre_C_CE)      -0.169    11.308    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.487ns  (logic 2.511ns (26.467%)  route 6.976ns (73.533%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.980     2.954    p_0_in6_in[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.250 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.250    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.782 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.782    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.053 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.864     4.917    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.373     5.290 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           1.040     6.330    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  soc_netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=14, routed)          0.952     7.406    soc_netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.530 r  soc_netsoc_sdram_tccdcon_count_i_4/O
                         net (fo=2, routed)           0.850     8.380    soc_netsoc_sdram_tccdcon_count_i_4_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.504 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=25, routed)          0.665     9.169    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.725    10.018    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.142 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.901    11.043    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4151, routed)        1.440    11.440    sys_clk
    SLICE_X46Y20         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[19]/C
                         clock pessimism              0.093    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X46Y20         FDRE (Setup_fdre_C_CE)      -0.169    11.308    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 2.511ns (26.648%)  route 6.912ns (73.352%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.980     2.954    p_0_in6_in[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.250 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.250    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.782 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.782    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.053 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.864     4.917    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.373     5.290 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           1.040     6.330    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  soc_netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=14, routed)          0.952     7.406    soc_netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.530 r  soc_netsoc_sdram_tccdcon_count_i_4/O
                         net (fo=2, routed)           0.850     8.380    soc_netsoc_sdram_tccdcon_count_i_4_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.504 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=25, routed)          0.809     9.313    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.437 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2/O
                         net (fo=9, routed)           0.670    10.106    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.230 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.748    10.978    soc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce
    SLICE_X43Y22         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4151, routed)        1.436    11.436    sys_clk
    SLICE_X43Y22         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[19]/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X43Y22         FDRE (Setup_fdre_C_CE)      -0.205    11.254    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 2.511ns (26.648%)  route 6.912ns (73.352%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.980     2.954    p_0_in6_in[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.250 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.250    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.782 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.782    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.053 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.864     4.917    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.373     5.290 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           1.040     6.330    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  soc_netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=14, routed)          0.952     7.406    soc_netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.530 r  soc_netsoc_sdram_tccdcon_count_i_4/O
                         net (fo=2, routed)           0.850     8.380    soc_netsoc_sdram_tccdcon_count_i_4_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.504 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=25, routed)          0.809     9.313    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.437 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2/O
                         net (fo=9, routed)           0.670    10.106    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.230 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.748    10.978    soc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce
    SLICE_X43Y22         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4151, routed)        1.436    11.436    sys_clk
    SLICE_X43Y22         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[20]/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X43Y22         FDRE (Setup_fdre_C_CE)      -0.205    11.254    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 2.511ns (26.552%)  route 6.946ns (73.448%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.980     2.954    p_0_in6_in[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.250 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.250    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.782 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.782    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.053 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.864     4.917    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.373     5.290 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           1.040     6.330    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  soc_netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=14, routed)          0.952     7.406    soc_netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.530 r  soc_netsoc_sdram_tccdcon_count_i_4/O
                         net (fo=2, routed)           0.850     8.380    soc_netsoc_sdram_tccdcon_count_i_4_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.504 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=25, routed)          0.529     9.032    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.156 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.774     9.931    soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.055 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.958    11.012    soc_netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce
    SLICE_X50Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4151, routed)        1.443    11.443    sys_clk
    SLICE_X50Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[5]/C
                         clock pessimism              0.079    11.522    
                         clock uncertainty           -0.057    11.466    
    SLICE_X50Y21         FDRE (Setup_fdre_C_CE)      -0.169    11.297    soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 2.511ns (26.552%)  route 6.946ns (73.448%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.980     2.954    p_0_in6_in[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.250 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.250    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.782 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.782    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.053 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.864     4.917    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.373     5.290 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           1.040     6.330    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  soc_netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=14, routed)          0.952     7.406    soc_netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.530 r  soc_netsoc_sdram_tccdcon_count_i_4/O
                         net (fo=2, routed)           0.850     8.380    soc_netsoc_sdram_tccdcon_count_i_4_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.504 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=25, routed)          0.529     9.032    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.156 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.774     9.931    soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.055 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.958    11.012    soc_netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce
    SLICE_X50Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4151, routed)        1.443    11.443    sys_clk
    SLICE_X50Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[6]/C
                         clock pessimism              0.079    11.522    
                         clock uncertainty           -0.057    11.466    
    SLICE_X50Y21         FDRE (Setup_fdre_C_CE)      -0.169    11.297    soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 2.511ns (26.654%)  route 6.910ns (73.346%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.980     2.954    p_0_in6_in[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.250 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.250    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.782 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.782    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.053 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.864     4.917    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.373     5.290 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           1.040     6.330    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  soc_netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=14, routed)          0.952     7.406    soc_netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.530 r  soc_netsoc_sdram_tccdcon_count_i_4/O
                         net (fo=2, routed)           0.850     8.380    soc_netsoc_sdram_tccdcon_count_i_4_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.504 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=25, routed)          0.665     9.169    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.725    10.018    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.142 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.834    10.976    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4151, routed)        1.440    11.440    sys_clk
    SLICE_X44Y19         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[11]/C
                         clock pessimism              0.093    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X44Y19         FDRE (Setup_fdre_C_CE)      -0.205    11.272    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 2.511ns (26.654%)  route 6.910ns (73.346%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           0.980     2.954    p_0_in6_in[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.250 r  vns_bankmachine3_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.250    vns_bankmachine3_state[1]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.782 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.782    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.053 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.864     4.917    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.373     5.290 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           1.040     6.330    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  soc_netsoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=14, routed)          0.952     7.406    soc_netsoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.530 r  soc_netsoc_sdram_tccdcon_count_i_4/O
                         net (fo=2, routed)           0.850     8.380    soc_netsoc_sdram_tccdcon_count_i_4_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.504 f  soc_netsoc_sdram_tccdcon_count_i_2/O
                         net (fo=25, routed)          0.665     9.169    soc_netsoc_sdram_tccdcon_count_i_2_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.293 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.725    10.018    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.142 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.834    10.976    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4151, routed)        1.440    11.440    sys_clk
    SLICE_X44Y19         FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]/C
                         clock pessimism              0.093    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X44Y19         FDRE (Setup_fdre_C_CE)      -0.205    11.272    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                  0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 soc_netsoc_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_netsoc_interface0_bank_bus_dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.869%)  route 0.195ns (51.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.567     0.567    sys_clk
    SLICE_X47Y49         FDRE                                         r  soc_netsoc_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_eventmanager_storage_full_reg[0]/Q
                         net (fo=1, routed)           0.195     0.902    soc_netsoc_eventmanager_storage_full[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.947 r  vns_netsoc_interface0_bank_bus_dat_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.947    vns_netsoc_interface0_bank_bus_dat_r[0]
    SLICE_X47Y50         FDRE                                         r  vns_netsoc_interface0_bank_bus_dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.831     0.831    sys_clk
    SLICE_X47Y50         FDRE                                         r  vns_netsoc_interface0_bank_bus_dat_r_reg[0]/C
                         clock pessimism              0.000     0.831    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.092     0.923    vns_netsoc_interface0_bank_bus_dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 soc_netsoc_sr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.345%)  route 0.190ns (53.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.566     0.566    sys_clk
    SLICE_X38Y48         FDRE                                         r  soc_netsoc_sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soc_netsoc_sr_reg[3]/Q
                         net (fo=2, routed)           0.190     0.919    soc_netsoc_sr_reg_n_0_[3]
    SLICE_X38Y51         FDRE                                         r  soc_netsoc_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.828     0.828    sys_clk
    SLICE_X38Y51         FDRE                                         r  soc_netsoc_sr_reg[4]/C
                         clock pessimism              0.000     0.828    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.059     0.887    soc_netsoc_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.562     0.562    sys_clk
    SLICE_X47Y36         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.920    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.831     0.831    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.562     0.562    sys_clk
    SLICE_X47Y36         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.920    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.831     0.831    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.562     0.562    sys_clk
    SLICE_X47Y36         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.920    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.831     0.831    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_14_reg_0_1_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.562     0.562    sys_clk
    SLICE_X47Y36         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.920    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.831     0.831    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_14_reg_0_1_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.562     0.562    sys_clk
    SLICE_X47Y36         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.920    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.831     0.831    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_14_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.562     0.562    sys_clk
    SLICE_X47Y36         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.920    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.831     0.831    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y36         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_14_reg_0_1_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.562     0.562    sys_clk
    SLICE_X47Y36         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.920    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y36         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.831     0.831    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y36         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X46Y36         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    storage_14_reg_0_1_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.562     0.562    sys_clk
    SLICE_X47Y36         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.920    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y36         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4151, routed)        0.831     0.831    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y36         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X46Y36         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    storage_14_reg_0_1_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  VexRiscv/dataCache_1/way_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  VexRiscv/dataCache_1/way_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_14_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_14_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_14_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_14_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_14_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_14_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_14_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_14_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  storage_14_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  storage_14_reg_0_1_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.676ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X63Y47         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     3.871    clk200_clk
    SLICE_X63Y47         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.871    
                         clock uncertainty           -0.125     3.747    
    SLICE_X63Y47         FDPE (Setup_fdpe_C_D)       -0.005     3.742    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.676    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.469ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X29Y45         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     2.565    eth_rx_clk
    SLICE_X29Y45         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.565    
                         clock uncertainty           -0.025     2.540    
    SLICE_X29Y45         FDPE (Setup_fdpe_C_D)       -0.005     2.535    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.469    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.455ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X28Y36         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     2.561    eth_tx_clk
    SLICE_X28Y36         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.025     2.536    
    SLICE_X28Y36         FDPE (Setup_fdpe_C_D)       -0.005     2.531    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.455    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.367ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y47         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4151, routed)        0.598     2.598    sys_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.598    
                         clock uncertainty           -0.129     2.468    
    SLICE_X64Y47         FDPE (Setup_fdpe_C_D)       -0.035     2.433    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.433    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.367    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.172 (r) | FAST    |     2.520 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     1.963 (r) | SLOW    |    -0.195 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.403 (r) | SLOW    |    -0.355 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.123 (r) | SLOW    |    -0.244 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.153 (r) | SLOW    |    -0.243 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     3.795 (r) | SLOW    |    -0.502 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     3.090 (r) | SLOW    |    -0.511 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     3.019 (r) | SLOW    |    -0.634 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     4.359 (r) | SLOW    |    -1.193 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.954 (r) | SLOW    |    -0.227 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     6.225 (r) | SLOW    |    -1.650 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     6.191 (r) | SLOW    |    -1.577 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     6.584 (r) | SLOW    |    -1.815 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     6.629 (r) | SLOW    |    -1.810 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.341 (r) | SLOW    |    -1.583 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     5.309 (r) | SLOW    |    -1.503 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     4.936 (r) | SLOW    |    -1.364 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     4.373 (r) | SLOW    |    -1.221 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.816 (r) | SLOW    |      3.001 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.759 (r) | SLOW    |      3.019 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.950 (r) | SLOW    |      3.079 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.040 (r) | SLOW    |      3.115 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.679 (r) | SLOW    |      2.982 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.398 (r) | SLOW    |      1.492 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.697 (r) | SLOW    |      1.647 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.837 (r) | SLOW    |      1.700 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.548 (r) | SLOW    |      1.561 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.385 (r) | SLOW    |      1.500 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.839 (r) | SLOW    |      1.721 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.375 (r) | SLOW    |      1.493 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.235 (r) | SLOW    |      1.436 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.450 (r) | SLOW    |      2.005 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.764 (r) | SLOW    |      2.109 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.990 (r) | SLOW    |      1.805 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.300 (r) | SLOW    |      1.937 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.850 (r) | SLOW    |      1.739 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.611 (r) | SLOW    |      2.057 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.000 (r) | SLOW    |      1.820 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.751 (r) | SLOW    |      2.111 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.536 (r) | SLOW    |      1.552 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.149 (r) | SLOW    |      1.839 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.537 (r) | SLOW    |      1.559 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.150 (r) | SLOW    |      1.834 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |      9.456 (r) | SLOW    |      3.114 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDSE           | -     |      9.422 (r) | SLOW    |      2.777 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.001 (r) | SLOW    |      3.023 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |      9.900 (r) | SLOW    |      3.318 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.848 (r) | SLOW    |      3.017 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.940 (r) | SLOW    |      2.873 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      8.266 (r) | SLOW    |      2.596 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      8.251 (r) | SLOW    |      2.597 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |     10.029 (r) | SLOW    |      3.424 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |     10.055 (r) | SLOW    |      3.439 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.278 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.518 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.628 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        11.884 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.843 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         2.031 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.957 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.735 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.208 ns
Ideal Clock Offset to Actual Clock: -1.299 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   1.963 (r) | SLOW    | -0.195 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.403 (r) | SLOW    | -0.355 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.123 (r) | SLOW    | -0.244 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.153 (r) | SLOW    | -0.243 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.403 (r) | SLOW    | -0.195 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.529 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.398 (r) | SLOW    |   1.492 (r) | FAST    |    0.163 |
ddram_dq[1]        |   6.697 (r) | SLOW    |   1.647 (r) | FAST    |    0.462 |
ddram_dq[2]        |   6.837 (r) | SLOW    |   1.700 (r) | FAST    |    0.602 |
ddram_dq[3]        |   6.548 (r) | SLOW    |   1.561 (r) | FAST    |    0.314 |
ddram_dq[4]        |   6.385 (r) | SLOW    |   1.500 (r) | FAST    |    0.150 |
ddram_dq[5]        |   6.839 (r) | SLOW    |   1.721 (r) | FAST    |    0.604 |
ddram_dq[6]        |   6.375 (r) | SLOW    |   1.493 (r) | FAST    |    0.140 |
ddram_dq[7]        |   6.235 (r) | SLOW    |   1.436 (r) | FAST    |    0.000 |
ddram_dq[8]        |   7.450 (r) | SLOW    |   2.005 (r) | FAST    |    1.216 |
ddram_dq[9]        |   7.764 (r) | SLOW    |   2.109 (r) | FAST    |    1.529 |
ddram_dq[10]       |   6.990 (r) | SLOW    |   1.805 (r) | FAST    |    0.755 |
ddram_dq[11]       |   7.300 (r) | SLOW    |   1.937 (r) | FAST    |    1.066 |
ddram_dq[12]       |   6.850 (r) | SLOW    |   1.739 (r) | FAST    |    0.615 |
ddram_dq[13]       |   7.611 (r) | SLOW    |   2.057 (r) | FAST    |    1.376 |
ddram_dq[14]       |   7.000 (r) | SLOW    |   1.820 (r) | FAST    |    0.765 |
ddram_dq[15]       |   7.751 (r) | SLOW    |   2.111 (r) | FAST    |    1.516 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.764 (r) | SLOW    |   1.436 (r) | FAST    |    1.529 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.614 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.536 (r) | SLOW    |   1.552 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.149 (r) | SLOW    |   1.839 (r) | FAST    |    0.613 |
ddram_dqs_p[0]     |   6.537 (r) | SLOW    |   1.559 (r) | FAST    |    0.007 |
ddram_dqs_p[1]     |   7.150 (r) | SLOW    |   1.834 (r) | FAST    |    0.614 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.150 (r) | SLOW    |   1.552 (r) | FAST    |    0.614 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.281 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.816 (r) | SLOW    |   3.001 (r) | FAST    |    0.058 |
eth_tx_data[1]     |   8.759 (r) | SLOW    |   3.019 (r) | FAST    |    0.018 |
eth_tx_data[2]     |   8.950 (r) | SLOW    |   3.079 (r) | FAST    |    0.191 |
eth_tx_data[3]     |   9.040 (r) | SLOW    |   3.115 (r) | FAST    |    0.281 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.040 (r) | SLOW    |   3.001 (r) | FAST    |    0.281 |
-------------------+-------------+---------+-------------+---------+----------+




