
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                      Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)
	S4= GPR[rT]=b                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= A_EX.Out=>ALU.A                                         Premise(F5)
	S8= B_EX.Out=>ALU.B                                         Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F7)
	S10= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F8)
	S11= ALU.Out=>ALUOut_MEM.In                                 Premise(F9)
	S12= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F10)
	S13= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F11)
	S14= FU.OutID1=>A_EX.In                                     Premise(F12)
	S15= A_MEM.Out=>A_WB.In                                     Premise(F13)
	S16= FU.OutID2=>B_EX.In                                     Premise(F14)
	S17= B_MEM.Out=>B_WB.In                                     Premise(F15)
	S18= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F16)
	S19= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F17)
	S20= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F18)
	S21= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F19)
	S22= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F20)
	S23= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F21)
	S24= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F22)
	S25= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F24)
	S27= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F25)
	S28= FU.Bub_ID=>CU_ID.Bub                                   Premise(F26)
	S29= FU.Halt_ID=>CU_ID.Halt                                 Premise(F27)
	S30= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F28)
	S31= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F29)
	S32= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F30)
	S33= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F31)
	S34= FU.Bub_IF=>CU_IF.Bub                                   Premise(F32)
	S35= FU.Halt_IF=>CU_IF.Halt                                 Premise(F33)
	S36= ICache.Hit=>CU_IF.ICacheHit                            Premise(F34)
	S37= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F35)
	S38= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F36)
	S39= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F37)
	S40= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F38)
	S41= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F39)
	S42= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F40)
	S43= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F41)
	S44= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F42)
	S45= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F43)
	S46= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F44)
	S47= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F45)
	S48= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F46)
	S49= ICache.Hit=>FU.ICacheHit                               Premise(F47)
	S50= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F48)
	S51= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F49)
	S52= IR_EX.Out=>FU.IR_EX                                    Premise(F50)
	S53= IR_ID.Out=>FU.IR_ID                                    Premise(F51)
	S54= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F52)
	S55= IR_MEM.Out=>FU.IR_MEM                                  Premise(F53)
	S56= IR_WB.Out=>FU.IR_WB                                    Premise(F54)
	S57= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F55)
	S58= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F56)
	S59= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F57)
	S60= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F58)
	S61= ALU.Out=>FU.InEX                                       Premise(F59)
	S62= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F60)
	S63= GPR.Rdata1=>FU.InID1                                   Premise(F61)
	S64= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F62)
	S65= GPR.Rdata2=>FU.InID2                                   Premise(F63)
	S66= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F64)
	S67= ALUOut_MEM.Out=>FU.InMEM                               Premise(F65)
	S68= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F66)
	S69= ALUOut_WB.Out=>FU.InWB                                 Premise(F67)
	S70= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F68)
	S71= IR_ID.Out25_21=>GPR.RReg1                              Premise(F69)
	S72= IR_ID.Out20_16=>GPR.RReg2                              Premise(F70)
	S73= ALUOut_WB.Out=>GPR.WData                               Premise(F71)
	S74= IR_WB.Out15_11=>GPR.WReg                               Premise(F72)
	S75= IMMU.Addr=>IAddrReg.In                                 Premise(F73)
	S76= PC.Out=>ICache.IEA                                     Premise(F74)
	S77= ICache.IEA=addr                                        Path(S6,S76)
	S78= ICache.Hit=ICacheHit(addr)                             ICache-Search(S77)
	S79= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S78,S36)
	S80= FU.ICacheHit=ICacheHit(addr)                           Path(S78,S49)
	S81= PC.Out=>ICache.IEA                                     Premise(F75)
	S82= IMem.MEM8WordOut=>ICache.WData                         Premise(F76)
	S83= ICache.Out=>ICacheReg.In                               Premise(F77)
	S84= PC.Out=>IMMU.IEA                                       Premise(F78)
	S85= IMMU.IEA=addr                                          Path(S6,S84)
	S86= CP0.ASID=>IMMU.PID                                     Premise(F79)
	S87= IMMU.PID=pid                                           Path(S5,S86)
	S88= IMMU.Addr={pid,addr}                                   IMMU-Search(S87,S85)
	S89= IAddrReg.In={pid,addr}                                 Path(S88,S75)
	S90= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S87,S85)
	S91= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S90,S37)
	S92= IAddrReg.Out=>IMem.RAddr                               Premise(F80)
	S93= ICacheReg.Out=>IRMux.CacheData                         Premise(F81)
	S94= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F82)
	S95= IMem.Out=>IRMux.MemData                                Premise(F83)
	S96= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F84)
	S97= IR_MEM.Out=>IR_DMMU1.In                                Premise(F85)
	S98= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F86)
	S99= IR_ID.Out=>IR_EX.In                                    Premise(F87)
	S100= ICache.Out=>IR_ID.In                                  Premise(F88)
	S101= IRMux.Out=>IR_ID.In                                   Premise(F89)
	S102= ICache.Out=>IR_IMMU.In                                Premise(F90)
	S103= IR_EX.Out=>IR_MEM.In                                  Premise(F91)
	S104= IR_DMMU2.Out=>IR_WB.In                                Premise(F92)
	S105= IR_MEM.Out=>IR_WB.In                                  Premise(F93)
	S106= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F94)
	S107= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F95)
	S108= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F96)
	S109= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F97)
	S110= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F98)
	S111= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F99)
	S112= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F100)
	S113= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F101)
	S114= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F102)
	S115= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F103)
	S116= IR_EX.Out31_26=>CU_EX.Op                              Premise(F104)
	S117= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F105)
	S118= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F106)
	S119= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F107)
	S120= IR_ID.Out31_26=>CU_ID.Op                              Premise(F108)
	S121= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F109)
	S122= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F110)
	S123= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F111)
	S124= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F112)
	S125= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F113)
	S126= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F114)
	S127= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F115)
	S128= IR_WB.Out31_26=>CU_WB.Op                              Premise(F116)
	S129= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F117)
	S130= CtrlA_EX=0                                            Premise(F118)
	S131= CtrlB_EX=0                                            Premise(F119)
	S132= CtrlALUOut_MEM=0                                      Premise(F120)
	S133= CtrlALUOut_DMMU1=0                                    Premise(F121)
	S134= CtrlALUOut_DMMU2=0                                    Premise(F122)
	S135= CtrlALUOut_WB=0                                       Premise(F123)
	S136= CtrlA_MEM=0                                           Premise(F124)
	S137= CtrlA_WB=0                                            Premise(F125)
	S138= CtrlB_MEM=0                                           Premise(F126)
	S139= CtrlB_WB=0                                            Premise(F127)
	S140= CtrlICache=0                                          Premise(F128)
	S141= CtrlIMMU=0                                            Premise(F129)
	S142= CtrlIR_DMMU1=0                                        Premise(F130)
	S143= CtrlIR_DMMU2=0                                        Premise(F131)
	S144= CtrlIR_EX=0                                           Premise(F132)
	S145= CtrlIR_ID=0                                           Premise(F133)
	S146= CtrlIR_IMMU=1                                         Premise(F134)
	S147= CtrlIR_MEM=0                                          Premise(F135)
	S148= CtrlIR_WB=0                                           Premise(F136)
	S149= CtrlGPR=0                                             Premise(F137)
	S150= GPR[rS]=a                                             GPR-Hold(S3,S149)
	S151= GPR[rT]=b                                             GPR-Hold(S4,S149)
	S152= CtrlIAddrReg=1                                        Premise(F138)
	S153= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S89,S152)
	S154= CtrlPC=0                                              Premise(F139)
	S155= CtrlPCInc=0                                           Premise(F140)
	S156= PC[Out]=addr                                          PC-Hold(S1,S154,S155)
	S157= CtrlIMem=0                                            Premise(F141)
	S158= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S2,S157)
	S159= CtrlICacheReg=1                                       Premise(F142)
	S160= CtrlASIDIn=0                                          Premise(F143)
	S161= CtrlCP0=0                                             Premise(F144)
	S162= CP0[ASID]=pid                                         CP0-Hold(S0,S161)
	S163= CtrlEPCIn=0                                           Premise(F145)
	S164= CtrlExCodeIn=0                                        Premise(F146)
	S165= CtrlIRMux=0                                           Premise(F147)

IMMU	S166= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S153)
	S167= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S153)
	S168= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S153)
	S169= PC.Out=addr                                           PC-Out(S156)
	S170= CP0.ASID=pid                                          CP0-Read-ASID(S162)
	S171= A_EX.Out=>ALU.A                                       Premise(F148)
	S172= B_EX.Out=>ALU.B                                       Premise(F149)
	S173= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F150)
	S174= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F151)
	S175= ALU.Out=>ALUOut_MEM.In                                Premise(F152)
	S176= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F153)
	S177= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F154)
	S178= FU.OutID1=>A_EX.In                                    Premise(F155)
	S179= A_MEM.Out=>A_WB.In                                    Premise(F156)
	S180= FU.OutID2=>B_EX.In                                    Premise(F157)
	S181= B_MEM.Out=>B_WB.In                                    Premise(F158)
	S182= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F159)
	S183= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F160)
	S184= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F161)
	S185= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F162)
	S186= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F163)
	S187= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F164)
	S188= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F165)
	S189= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F166)
	S190= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F167)
	S191= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F168)
	S192= FU.Bub_ID=>CU_ID.Bub                                  Premise(F169)
	S193= FU.Halt_ID=>CU_ID.Halt                                Premise(F170)
	S194= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F171)
	S195= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F172)
	S196= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F173)
	S197= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F174)
	S198= FU.Bub_IF=>CU_IF.Bub                                  Premise(F175)
	S199= FU.Halt_IF=>CU_IF.Halt                                Premise(F176)
	S200= ICache.Hit=>CU_IF.ICacheHit                           Premise(F177)
	S201= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F178)
	S202= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F179)
	S203= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F180)
	S204= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F181)
	S205= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F182)
	S206= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F183)
	S207= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F184)
	S208= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F185)
	S209= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F186)
	S210= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F187)
	S211= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F188)
	S212= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F189)
	S213= ICache.Hit=>FU.ICacheHit                              Premise(F190)
	S214= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F191)
	S215= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F192)
	S216= IR_EX.Out=>FU.IR_EX                                   Premise(F193)
	S217= IR_ID.Out=>FU.IR_ID                                   Premise(F194)
	S218= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F195)
	S219= IR_MEM.Out=>FU.IR_MEM                                 Premise(F196)
	S220= IR_WB.Out=>FU.IR_WB                                   Premise(F197)
	S221= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F198)
	S222= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F199)
	S223= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F200)
	S224= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F201)
	S225= ALU.Out=>FU.InEX                                      Premise(F202)
	S226= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F203)
	S227= GPR.Rdata1=>FU.InID1                                  Premise(F204)
	S228= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F205)
	S229= GPR.Rdata2=>FU.InID2                                  Premise(F206)
	S230= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F207)
	S231= ALUOut_MEM.Out=>FU.InMEM                              Premise(F208)
	S232= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F209)
	S233= ALUOut_WB.Out=>FU.InWB                                Premise(F210)
	S234= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F211)
	S235= IR_ID.Out25_21=>GPR.RReg1                             Premise(F212)
	S236= IR_ID.Out20_16=>GPR.RReg2                             Premise(F213)
	S237= ALUOut_WB.Out=>GPR.WData                              Premise(F214)
	S238= IR_WB.Out15_11=>GPR.WReg                              Premise(F215)
	S239= IMMU.Addr=>IAddrReg.In                                Premise(F216)
	S240= PC.Out=>ICache.IEA                                    Premise(F217)
	S241= ICache.IEA=addr                                       Path(S169,S240)
	S242= ICache.Hit=ICacheHit(addr)                            ICache-Search(S241)
	S243= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S242,S200)
	S244= FU.ICacheHit=ICacheHit(addr)                          Path(S242,S213)
	S245= PC.Out=>ICache.IEA                                    Premise(F218)
	S246= IMem.MEM8WordOut=>ICache.WData                        Premise(F219)
	S247= ICache.Out=>ICacheReg.In                              Premise(F220)
	S248= PC.Out=>IMMU.IEA                                      Premise(F221)
	S249= IMMU.IEA=addr                                         Path(S169,S248)
	S250= CP0.ASID=>IMMU.PID                                    Premise(F222)
	S251= IMMU.PID=pid                                          Path(S170,S250)
	S252= IMMU.Addr={pid,addr}                                  IMMU-Search(S251,S249)
	S253= IAddrReg.In={pid,addr}                                Path(S252,S239)
	S254= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S251,S249)
	S255= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S254,S201)
	S256= IAddrReg.Out=>IMem.RAddr                              Premise(F223)
	S257= IMem.RAddr={pid,addr}                                 Path(S166,S256)
	S258= IMem.Out={0,rS,rT,rD,0,42}                            IMem-Read(S257,S158)
	S259= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S257,S158)
	S260= ICache.WData=IMemGet8Word({pid,addr})                 Path(S259,S246)
	S261= ICacheReg.Out=>IRMux.CacheData                        Premise(F224)
	S262= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F225)
	S263= IMem.Out=>IRMux.MemData                               Premise(F226)
	S264= IRMux.MemData={0,rS,rT,rD,0,42}                       Path(S258,S263)
	S265= IRMux.Out={0,rS,rT,rD,0,42}                           IRMux-Select2(S264)
	S266= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F227)
	S267= IR_MEM.Out=>IR_DMMU1.In                               Premise(F228)
	S268= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F229)
	S269= IR_ID.Out=>IR_EX.In                                   Premise(F230)
	S270= ICache.Out=>IR_ID.In                                  Premise(F231)
	S271= IRMux.Out=>IR_ID.In                                   Premise(F232)
	S272= IR_ID.In={0,rS,rT,rD,0,42}                            Path(S265,S271)
	S273= ICache.Out=>IR_IMMU.In                                Premise(F233)
	S274= IR_EX.Out=>IR_MEM.In                                  Premise(F234)
	S275= IR_DMMU2.Out=>IR_WB.In                                Premise(F235)
	S276= IR_MEM.Out=>IR_WB.In                                  Premise(F236)
	S277= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F237)
	S278= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F238)
	S279= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F239)
	S280= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F240)
	S281= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F241)
	S282= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F242)
	S283= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F243)
	S284= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F244)
	S285= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F245)
	S286= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F246)
	S287= IR_EX.Out31_26=>CU_EX.Op                              Premise(F247)
	S288= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F248)
	S289= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F249)
	S290= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F250)
	S291= IR_ID.Out31_26=>CU_ID.Op                              Premise(F251)
	S292= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F252)
	S293= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F253)
	S294= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F254)
	S295= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F255)
	S296= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F256)
	S297= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F257)
	S298= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F258)
	S299= IR_WB.Out31_26=>CU_WB.Op                              Premise(F259)
	S300= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F260)
	S301= CtrlA_EX=0                                            Premise(F261)
	S302= CtrlB_EX=0                                            Premise(F262)
	S303= CtrlALUOut_MEM=0                                      Premise(F263)
	S304= CtrlALUOut_DMMU1=0                                    Premise(F264)
	S305= CtrlALUOut_DMMU2=0                                    Premise(F265)
	S306= CtrlALUOut_WB=0                                       Premise(F266)
	S307= CtrlA_MEM=0                                           Premise(F267)
	S308= CtrlA_WB=0                                            Premise(F268)
	S309= CtrlB_MEM=0                                           Premise(F269)
	S310= CtrlB_WB=0                                            Premise(F270)
	S311= CtrlICache=1                                          Premise(F271)
	S312= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S241,S260,S311)
	S313= CtrlIMMU=0                                            Premise(F272)
	S314= CtrlIR_DMMU1=0                                        Premise(F273)
	S315= CtrlIR_DMMU2=0                                        Premise(F274)
	S316= CtrlIR_EX=0                                           Premise(F275)
	S317= CtrlIR_ID=1                                           Premise(F276)
	S318= [IR_ID]={0,rS,rT,rD,0,42}                             IR_ID-Write(S272,S317)
	S319= CtrlIR_IMMU=0                                         Premise(F277)
	S320= CtrlIR_MEM=0                                          Premise(F278)
	S321= CtrlIR_WB=0                                           Premise(F279)
	S322= CtrlGPR=0                                             Premise(F280)
	S323= GPR[rS]=a                                             GPR-Hold(S150,S322)
	S324= GPR[rT]=b                                             GPR-Hold(S151,S322)
	S325= CtrlIAddrReg=0                                        Premise(F281)
	S326= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S153,S325)
	S327= CtrlPC=0                                              Premise(F282)
	S328= CtrlPCInc=1                                           Premise(F283)
	S329= PC[Out]=addr+4                                        PC-Inc(S156,S327,S328)
	S330= PC[CIA]=addr                                          PC-Inc(S156,S327,S328)
	S331= CtrlIMem=0                                            Premise(F284)
	S332= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S158,S331)
	S333= CtrlICacheReg=0                                       Premise(F285)
	S334= CtrlASIDIn=0                                          Premise(F286)
	S335= CtrlCP0=0                                             Premise(F287)
	S336= CP0[ASID]=pid                                         CP0-Hold(S162,S335)
	S337= CtrlEPCIn=0                                           Premise(F288)
	S338= CtrlExCodeIn=0                                        Premise(F289)
	S339= CtrlIRMux=0                                           Premise(F290)

ID	S340= IR_ID.Out={0,rS,rT,rD,0,42}                           IR-Out(S318)
	S341= IR_ID.Out31_26=0                                      IR-Out(S318)
	S342= IR_ID.Out25_21=rS                                     IR-Out(S318)
	S343= IR_ID.Out20_16=rT                                     IR-Out(S318)
	S344= IR_ID.Out15_11=rD                                     IR-Out(S318)
	S345= IR_ID.Out10_6=0                                       IR-Out(S318)
	S346= IR_ID.Out5_0=42                                       IR-Out(S318)
	S347= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S326)
	S348= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S326)
	S349= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S326)
	S350= PC.Out=addr+4                                         PC-Out(S329)
	S351= PC.CIA=addr                                           PC-Out(S330)
	S352= PC.CIA31_28=addr[31:28]                               PC-Out(S330)
	S353= CP0.ASID=pid                                          CP0-Read-ASID(S336)
	S354= A_EX.Out=>ALU.A                                       Premise(F291)
	S355= B_EX.Out=>ALU.B                                       Premise(F292)
	S356= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F293)
	S357= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F294)
	S358= ALU.Out=>ALUOut_MEM.In                                Premise(F295)
	S359= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F296)
	S360= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F297)
	S361= FU.OutID1=>A_EX.In                                    Premise(F298)
	S362= A_MEM.Out=>A_WB.In                                    Premise(F299)
	S363= FU.OutID2=>B_EX.In                                    Premise(F300)
	S364= B_MEM.Out=>B_WB.In                                    Premise(F301)
	S365= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F302)
	S366= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F303)
	S367= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F304)
	S368= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F305)
	S369= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F306)
	S370= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F307)
	S371= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F308)
	S372= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F309)
	S373= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F310)
	S374= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F311)
	S375= FU.Bub_ID=>CU_ID.Bub                                  Premise(F312)
	S376= FU.Halt_ID=>CU_ID.Halt                                Premise(F313)
	S377= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F314)
	S378= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F315)
	S379= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F316)
	S380= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F317)
	S381= FU.Bub_IF=>CU_IF.Bub                                  Premise(F318)
	S382= FU.Halt_IF=>CU_IF.Halt                                Premise(F319)
	S383= ICache.Hit=>CU_IF.ICacheHit                           Premise(F320)
	S384= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F321)
	S385= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F322)
	S386= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F323)
	S387= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F324)
	S388= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F325)
	S389= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F326)
	S390= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F327)
	S391= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F328)
	S392= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F329)
	S393= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F330)
	S394= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F331)
	S395= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F332)
	S396= ICache.Hit=>FU.ICacheHit                              Premise(F333)
	S397= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F334)
	S398= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F335)
	S399= IR_EX.Out=>FU.IR_EX                                   Premise(F336)
	S400= IR_ID.Out=>FU.IR_ID                                   Premise(F337)
	S401= FU.IR_ID={0,rS,rT,rD,0,42}                            Path(S340,S400)
	S402= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F338)
	S403= IR_MEM.Out=>FU.IR_MEM                                 Premise(F339)
	S404= IR_WB.Out=>FU.IR_WB                                   Premise(F340)
	S405= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F341)
	S406= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F342)
	S407= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F343)
	S408= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F344)
	S409= ALU.Out=>FU.InEX                                      Premise(F345)
	S410= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F346)
	S411= GPR.Rdata1=>FU.InID1                                  Premise(F347)
	S412= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F348)
	S413= FU.InID1_RReg=rS                                      Path(S342,S412)
	S414= GPR.Rdata2=>FU.InID2                                  Premise(F349)
	S415= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F350)
	S416= FU.InID2_RReg=rT                                      Path(S343,S415)
	S417= ALUOut_MEM.Out=>FU.InMEM                              Premise(F351)
	S418= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F352)
	S419= ALUOut_WB.Out=>FU.InWB                                Premise(F353)
	S420= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F354)
	S421= IR_ID.Out25_21=>GPR.RReg1                             Premise(F355)
	S422= GPR.RReg1=rS                                          Path(S342,S421)
	S423= GPR.Rdata1=a                                          GPR-Read(S422,S323)
	S424= FU.InID1=a                                            Path(S423,S411)
	S425= FU.OutID1=FU(a)                                       FU-Forward(S424)
	S426= A_EX.In=FU(a)                                         Path(S425,S361)
	S427= IR_ID.Out20_16=>GPR.RReg2                             Premise(F356)
	S428= GPR.RReg2=rT                                          Path(S343,S427)
	S429= GPR.Rdata2=b                                          GPR-Read(S428,S324)
	S430= FU.InID2=b                                            Path(S429,S414)
	S431= FU.OutID2=FU(b)                                       FU-Forward(S430)
	S432= B_EX.In=FU(b)                                         Path(S431,S363)
	S433= ALUOut_WB.Out=>GPR.WData                              Premise(F357)
	S434= IR_WB.Out15_11=>GPR.WReg                              Premise(F358)
	S435= IMMU.Addr=>IAddrReg.In                                Premise(F359)
	S436= PC.Out=>ICache.IEA                                    Premise(F360)
	S437= ICache.IEA=addr+4                                     Path(S350,S436)
	S438= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S437)
	S439= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S438,S383)
	S440= FU.ICacheHit=ICacheHit(addr+4)                        Path(S438,S396)
	S441= PC.Out=>ICache.IEA                                    Premise(F361)
	S442= IMem.MEM8WordOut=>ICache.WData                        Premise(F362)
	S443= ICache.Out=>ICacheReg.In                              Premise(F363)
	S444= PC.Out=>IMMU.IEA                                      Premise(F364)
	S445= IMMU.IEA=addr+4                                       Path(S350,S444)
	S446= CP0.ASID=>IMMU.PID                                    Premise(F365)
	S447= IMMU.PID=pid                                          Path(S353,S446)
	S448= IMMU.Addr={pid,addr+4}                                IMMU-Search(S447,S445)
	S449= IAddrReg.In={pid,addr+4}                              Path(S448,S435)
	S450= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S447,S445)
	S451= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S450,S384)
	S452= IAddrReg.Out=>IMem.RAddr                              Premise(F366)
	S453= IMem.RAddr={pid,addr}                                 Path(S347,S452)
	S454= IMem.Out={0,rS,rT,rD,0,42}                            IMem-Read(S453,S332)
	S455= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S453,S332)
	S456= ICache.WData=IMemGet8Word({pid,addr})                 Path(S455,S442)
	S457= ICacheReg.Out=>IRMux.CacheData                        Premise(F367)
	S458= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F368)
	S459= IMem.Out=>IRMux.MemData                               Premise(F369)
	S460= IRMux.MemData={0,rS,rT,rD,0,42}                       Path(S454,S459)
	S461= IRMux.Out={0,rS,rT,rD,0,42}                           IRMux-Select2(S460)
	S462= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F370)
	S463= IR_MEM.Out=>IR_DMMU1.In                               Premise(F371)
	S464= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F372)
	S465= IR_ID.Out=>IR_EX.In                                   Premise(F373)
	S466= IR_EX.In={0,rS,rT,rD,0,42}                            Path(S340,S465)
	S467= ICache.Out=>IR_ID.In                                  Premise(F374)
	S468= IRMux.Out=>IR_ID.In                                   Premise(F375)
	S469= IR_ID.In={0,rS,rT,rD,0,42}                            Path(S461,S468)
	S470= ICache.Out=>IR_IMMU.In                                Premise(F376)
	S471= IR_EX.Out=>IR_MEM.In                                  Premise(F377)
	S472= IR_DMMU2.Out=>IR_WB.In                                Premise(F378)
	S473= IR_MEM.Out=>IR_WB.In                                  Premise(F379)
	S474= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F380)
	S475= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F381)
	S476= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F382)
	S477= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F383)
	S478= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F384)
	S479= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F385)
	S480= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F386)
	S481= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F387)
	S482= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F388)
	S483= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F389)
	S484= IR_EX.Out31_26=>CU_EX.Op                              Premise(F390)
	S485= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F391)
	S486= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F392)
	S487= CU_ID.IRFunc1=rT                                      Path(S343,S486)
	S488= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F393)
	S489= CU_ID.IRFunc2=rS                                      Path(S342,S488)
	S490= IR_ID.Out31_26=>CU_ID.Op                              Premise(F394)
	S491= CU_ID.Op=0                                            Path(S341,S490)
	S492= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F395)
	S493= CU_ID.IRFunc=42                                       Path(S346,S492)
	S494= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F396)
	S495= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F397)
	S496= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F398)
	S497= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F399)
	S498= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F400)
	S499= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F401)
	S500= IR_WB.Out31_26=>CU_WB.Op                              Premise(F402)
	S501= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F403)
	S502= CtrlA_EX=1                                            Premise(F404)
	S503= [A_EX]=FU(a)                                          A_EX-Write(S426,S502)
	S504= CtrlB_EX=1                                            Premise(F405)
	S505= [B_EX]=FU(b)                                          B_EX-Write(S432,S504)
	S506= CtrlALUOut_MEM=0                                      Premise(F406)
	S507= CtrlALUOut_DMMU1=0                                    Premise(F407)
	S508= CtrlALUOut_DMMU2=0                                    Premise(F408)
	S509= CtrlALUOut_WB=0                                       Premise(F409)
	S510= CtrlA_MEM=0                                           Premise(F410)
	S511= CtrlA_WB=0                                            Premise(F411)
	S512= CtrlB_MEM=0                                           Premise(F412)
	S513= CtrlB_WB=0                                            Premise(F413)
	S514= CtrlICache=0                                          Premise(F414)
	S515= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S312,S514)
	S516= CtrlIMMU=0                                            Premise(F415)
	S517= CtrlIR_DMMU1=0                                        Premise(F416)
	S518= CtrlIR_DMMU2=0                                        Premise(F417)
	S519= CtrlIR_EX=1                                           Premise(F418)
	S520= [IR_EX]={0,rS,rT,rD,0,42}                             IR_EX-Write(S466,S519)
	S521= CtrlIR_ID=0                                           Premise(F419)
	S522= [IR_ID]={0,rS,rT,rD,0,42}                             IR_ID-Hold(S318,S521)
	S523= CtrlIR_IMMU=0                                         Premise(F420)
	S524= CtrlIR_MEM=0                                          Premise(F421)
	S525= CtrlIR_WB=0                                           Premise(F422)
	S526= CtrlGPR=0                                             Premise(F423)
	S527= GPR[rS]=a                                             GPR-Hold(S323,S526)
	S528= GPR[rT]=b                                             GPR-Hold(S324,S526)
	S529= CtrlIAddrReg=0                                        Premise(F424)
	S530= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S326,S529)
	S531= CtrlPC=0                                              Premise(F425)
	S532= CtrlPCInc=0                                           Premise(F426)
	S533= PC[CIA]=addr                                          PC-Hold(S330,S532)
	S534= PC[Out]=addr+4                                        PC-Hold(S329,S531,S532)
	S535= CtrlIMem=0                                            Premise(F427)
	S536= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S332,S535)
	S537= CtrlICacheReg=0                                       Premise(F428)
	S538= CtrlASIDIn=0                                          Premise(F429)
	S539= CtrlCP0=0                                             Premise(F430)
	S540= CP0[ASID]=pid                                         CP0-Hold(S336,S539)
	S541= CtrlEPCIn=0                                           Premise(F431)
	S542= CtrlExCodeIn=0                                        Premise(F432)
	S543= CtrlIRMux=0                                           Premise(F433)

EX	S544= A_EX.Out=FU(a)                                        A_EX-Out(S503)
	S545= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S503)
	S546= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S503)
	S547= B_EX.Out=FU(b)                                        B_EX-Out(S505)
	S548= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S505)
	S549= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S505)
	S550= IR_EX.Out={0,rS,rT,rD,0,42}                           IR_EX-Out(S520)
	S551= IR_EX.Out31_26=0                                      IR_EX-Out(S520)
	S552= IR_EX.Out25_21=rS                                     IR_EX-Out(S520)
	S553= IR_EX.Out20_16=rT                                     IR_EX-Out(S520)
	S554= IR_EX.Out15_11=rD                                     IR_EX-Out(S520)
	S555= IR_EX.Out10_6=0                                       IR_EX-Out(S520)
	S556= IR_EX.Out5_0=42                                       IR_EX-Out(S520)
	S557= IR_ID.Out={0,rS,rT,rD,0,42}                           IR-Out(S522)
	S558= IR_ID.Out31_26=0                                      IR-Out(S522)
	S559= IR_ID.Out25_21=rS                                     IR-Out(S522)
	S560= IR_ID.Out20_16=rT                                     IR-Out(S522)
	S561= IR_ID.Out15_11=rD                                     IR-Out(S522)
	S562= IR_ID.Out10_6=0                                       IR-Out(S522)
	S563= IR_ID.Out5_0=42                                       IR-Out(S522)
	S564= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S530)
	S565= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S530)
	S566= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S530)
	S567= PC.CIA=addr                                           PC-Out(S533)
	S568= PC.CIA31_28=addr[31:28]                               PC-Out(S533)
	S569= PC.Out=addr+4                                         PC-Out(S534)
	S570= CP0.ASID=pid                                          CP0-Read-ASID(S540)
	S571= A_EX.Out=>ALU.A                                       Premise(F434)
	S572= ALU.A=FU(a)                                           Path(S544,S571)
	S573= B_EX.Out=>ALU.B                                       Premise(F435)
	S574= ALU.B=FU(b)                                           Path(S547,S573)
	S575= ALU.Func=6'b010111                                    Premise(F436)
	S576= ALU.Out={31{0},(FU(a)<FU(b))}                         ALU(S572,S574)
	S577= ALU.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]               ALU(S572,S574)
	S578= ALU.CMP=Compare0({31{0},(FU(a)<FU(b))})               ALU(S572,S574)
	S579= ALU.OV=OverFlow({31{0},(FU(a)<FU(b))})                ALU(S572,S574)
	S580= ALU.CA=Carry({31{0},(FU(a)<FU(b))})                   ALU(S572,S574)
	S581= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F437)
	S582= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F438)
	S583= ALU.Out=>ALUOut_MEM.In                                Premise(F439)
	S584= ALUOut_MEM.In={31{0},(FU(a)<FU(b))}                   Path(S576,S583)
	S585= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F440)
	S586= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F441)
	S587= FU.OutID1=>A_EX.In                                    Premise(F442)
	S588= A_MEM.Out=>A_WB.In                                    Premise(F443)
	S589= FU.OutID2=>B_EX.In                                    Premise(F444)
	S590= B_MEM.Out=>B_WB.In                                    Premise(F445)
	S591= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F446)
	S592= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F447)
	S593= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F448)
	S594= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F449)
	S595= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F450)
	S596= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F451)
	S597= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F452)
	S598= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F453)
	S599= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F454)
	S600= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F455)
	S601= FU.Bub_ID=>CU_ID.Bub                                  Premise(F456)
	S602= FU.Halt_ID=>CU_ID.Halt                                Premise(F457)
	S603= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F458)
	S604= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F459)
	S605= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F460)
	S606= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F461)
	S607= FU.Bub_IF=>CU_IF.Bub                                  Premise(F462)
	S608= FU.Halt_IF=>CU_IF.Halt                                Premise(F463)
	S609= ICache.Hit=>CU_IF.ICacheHit                           Premise(F464)
	S610= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F465)
	S611= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F466)
	S612= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F467)
	S613= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F468)
	S614= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F469)
	S615= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F470)
	S616= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F471)
	S617= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F472)
	S618= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F473)
	S619= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F474)
	S620= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F475)
	S621= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F476)
	S622= ICache.Hit=>FU.ICacheHit                              Premise(F477)
	S623= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F478)
	S624= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F479)
	S625= IR_EX.Out=>FU.IR_EX                                   Premise(F480)
	S626= FU.IR_EX={0,rS,rT,rD,0,42}                            Path(S550,S625)
	S627= IR_ID.Out=>FU.IR_ID                                   Premise(F481)
	S628= FU.IR_ID={0,rS,rT,rD,0,42}                            Path(S557,S627)
	S629= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F482)
	S630= IR_MEM.Out=>FU.IR_MEM                                 Premise(F483)
	S631= IR_WB.Out=>FU.IR_WB                                   Premise(F484)
	S632= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F485)
	S633= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F486)
	S634= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F487)
	S635= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F488)
	S636= ALU.Out=>FU.InEX                                      Premise(F489)
	S637= FU.InEX={31{0},(FU(a)<FU(b))}                         Path(S576,S636)
	S638= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F490)
	S639= FU.InEX_WReg=rD                                       Path(S554,S638)
	S640= GPR.Rdata1=>FU.InID1                                  Premise(F491)
	S641= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F492)
	S642= FU.InID1_RReg=rS                                      Path(S559,S641)
	S643= GPR.Rdata2=>FU.InID2                                  Premise(F493)
	S644= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F494)
	S645= FU.InID2_RReg=rT                                      Path(S560,S644)
	S646= ALUOut_MEM.Out=>FU.InMEM                              Premise(F495)
	S647= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F496)
	S648= ALUOut_WB.Out=>FU.InWB                                Premise(F497)
	S649= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F498)
	S650= IR_ID.Out25_21=>GPR.RReg1                             Premise(F499)
	S651= GPR.RReg1=rS                                          Path(S559,S650)
	S652= GPR.Rdata1=a                                          GPR-Read(S651,S527)
	S653= FU.InID1=a                                            Path(S652,S640)
	S654= FU.OutID1=FU(a)                                       FU-Forward(S653)
	S655= A_EX.In=FU(a)                                         Path(S654,S587)
	S656= IR_ID.Out20_16=>GPR.RReg2                             Premise(F500)
	S657= GPR.RReg2=rT                                          Path(S560,S656)
	S658= GPR.Rdata2=b                                          GPR-Read(S657,S528)
	S659= FU.InID2=b                                            Path(S658,S643)
	S660= FU.OutID2=FU(b)                                       FU-Forward(S659)
	S661= B_EX.In=FU(b)                                         Path(S660,S589)
	S662= ALUOut_WB.Out=>GPR.WData                              Premise(F501)
	S663= IR_WB.Out15_11=>GPR.WReg                              Premise(F502)
	S664= IMMU.Addr=>IAddrReg.In                                Premise(F503)
	S665= PC.Out=>ICache.IEA                                    Premise(F504)
	S666= ICache.IEA=addr+4                                     Path(S569,S665)
	S667= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S666)
	S668= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S667,S609)
	S669= FU.ICacheHit=ICacheHit(addr+4)                        Path(S667,S622)
	S670= PC.Out=>ICache.IEA                                    Premise(F505)
	S671= IMem.MEM8WordOut=>ICache.WData                        Premise(F506)
	S672= ICache.Out=>ICacheReg.In                              Premise(F507)
	S673= PC.Out=>IMMU.IEA                                      Premise(F508)
	S674= IMMU.IEA=addr+4                                       Path(S569,S673)
	S675= CP0.ASID=>IMMU.PID                                    Premise(F509)
	S676= IMMU.PID=pid                                          Path(S570,S675)
	S677= IMMU.Addr={pid,addr+4}                                IMMU-Search(S676,S674)
	S678= IAddrReg.In={pid,addr+4}                              Path(S677,S664)
	S679= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S676,S674)
	S680= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S679,S610)
	S681= IAddrReg.Out=>IMem.RAddr                              Premise(F510)
	S682= IMem.RAddr={pid,addr}                                 Path(S564,S681)
	S683= IMem.Out={0,rS,rT,rD,0,42}                            IMem-Read(S682,S536)
	S684= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S682,S536)
	S685= ICache.WData=IMemGet8Word({pid,addr})                 Path(S684,S671)
	S686= ICacheReg.Out=>IRMux.CacheData                        Premise(F511)
	S687= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F512)
	S688= IMem.Out=>IRMux.MemData                               Premise(F513)
	S689= IRMux.MemData={0,rS,rT,rD,0,42}                       Path(S683,S688)
	S690= IRMux.Out={0,rS,rT,rD,0,42}                           IRMux-Select2(S689)
	S691= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F514)
	S692= IR_MEM.Out=>IR_DMMU1.In                               Premise(F515)
	S693= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F516)
	S694= IR_ID.Out=>IR_EX.In                                   Premise(F517)
	S695= IR_EX.In={0,rS,rT,rD,0,42}                            Path(S557,S694)
	S696= ICache.Out=>IR_ID.In                                  Premise(F518)
	S697= IRMux.Out=>IR_ID.In                                   Premise(F519)
	S698= IR_ID.In={0,rS,rT,rD,0,42}                            Path(S690,S697)
	S699= ICache.Out=>IR_IMMU.In                                Premise(F520)
	S700= IR_EX.Out=>IR_MEM.In                                  Premise(F521)
	S701= IR_MEM.In={0,rS,rT,rD,0,42}                           Path(S550,S700)
	S702= IR_DMMU2.Out=>IR_WB.In                                Premise(F522)
	S703= IR_MEM.Out=>IR_WB.In                                  Premise(F523)
	S704= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F524)
	S705= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F525)
	S706= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F526)
	S707= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F527)
	S708= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F528)
	S709= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F529)
	S710= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F530)
	S711= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F531)
	S712= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F532)
	S713= CU_EX.IRFunc1=rT                                      Path(S553,S712)
	S714= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F533)
	S715= CU_EX.IRFunc2=rS                                      Path(S552,S714)
	S716= IR_EX.Out31_26=>CU_EX.Op                              Premise(F534)
	S717= CU_EX.Op=0                                            Path(S551,S716)
	S718= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F535)
	S719= CU_EX.IRFunc=42                                       Path(S556,S718)
	S720= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F536)
	S721= CU_ID.IRFunc1=rT                                      Path(S560,S720)
	S722= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F537)
	S723= CU_ID.IRFunc2=rS                                      Path(S559,S722)
	S724= IR_ID.Out31_26=>CU_ID.Op                              Premise(F538)
	S725= CU_ID.Op=0                                            Path(S558,S724)
	S726= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F539)
	S727= CU_ID.IRFunc=42                                       Path(S563,S726)
	S728= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F540)
	S729= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F541)
	S730= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F542)
	S731= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F543)
	S732= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F544)
	S733= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F545)
	S734= IR_WB.Out31_26=>CU_WB.Op                              Premise(F546)
	S735= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F547)
	S736= CtrlA_EX=0                                            Premise(F548)
	S737= [A_EX]=FU(a)                                          A_EX-Hold(S503,S736)
	S738= CtrlB_EX=0                                            Premise(F549)
	S739= [B_EX]=FU(b)                                          B_EX-Hold(S505,S738)
	S740= CtrlALUOut_MEM=1                                      Premise(F550)
	S741= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                    ALUOut_MEM-Write(S584,S740)
	S742= CtrlALUOut_DMMU1=0                                    Premise(F551)
	S743= CtrlALUOut_DMMU2=0                                    Premise(F552)
	S744= CtrlALUOut_WB=0                                       Premise(F553)
	S745= CtrlA_MEM=0                                           Premise(F554)
	S746= CtrlA_WB=0                                            Premise(F555)
	S747= CtrlB_MEM=0                                           Premise(F556)
	S748= CtrlB_WB=0                                            Premise(F557)
	S749= CtrlICache=0                                          Premise(F558)
	S750= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S515,S749)
	S751= CtrlIMMU=0                                            Premise(F559)
	S752= CtrlIR_DMMU1=0                                        Premise(F560)
	S753= CtrlIR_DMMU2=0                                        Premise(F561)
	S754= CtrlIR_EX=0                                           Premise(F562)
	S755= [IR_EX]={0,rS,rT,rD,0,42}                             IR_EX-Hold(S520,S754)
	S756= CtrlIR_ID=0                                           Premise(F563)
	S757= [IR_ID]={0,rS,rT,rD,0,42}                             IR_ID-Hold(S522,S756)
	S758= CtrlIR_IMMU=0                                         Premise(F564)
	S759= CtrlIR_MEM=1                                          Premise(F565)
	S760= [IR_MEM]={0,rS,rT,rD,0,42}                            IR_MEM-Write(S701,S759)
	S761= CtrlIR_WB=0                                           Premise(F566)
	S762= CtrlGPR=0                                             Premise(F567)
	S763= GPR[rS]=a                                             GPR-Hold(S527,S762)
	S764= GPR[rT]=b                                             GPR-Hold(S528,S762)
	S765= CtrlIAddrReg=0                                        Premise(F568)
	S766= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S530,S765)
	S767= CtrlPC=0                                              Premise(F569)
	S768= CtrlPCInc=0                                           Premise(F570)
	S769= PC[CIA]=addr                                          PC-Hold(S533,S768)
	S770= PC[Out]=addr+4                                        PC-Hold(S534,S767,S768)
	S771= CtrlIMem=0                                            Premise(F571)
	S772= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S536,S771)
	S773= CtrlICacheReg=0                                       Premise(F572)
	S774= CtrlASIDIn=0                                          Premise(F573)
	S775= CtrlCP0=0                                             Premise(F574)
	S776= CP0[ASID]=pid                                         CP0-Hold(S540,S775)
	S777= CtrlEPCIn=0                                           Premise(F575)
	S778= CtrlExCodeIn=0                                        Premise(F576)
	S779= CtrlIRMux=0                                           Premise(F577)

MEM	S780= A_EX.Out=FU(a)                                        A_EX-Out(S737)
	S781= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S737)
	S782= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S737)
	S783= B_EX.Out=FU(b)                                        B_EX-Out(S739)
	S784= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S739)
	S785= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S739)
	S786= ALUOut_MEM.Out={31{0},(FU(a)<FU(b))}                  ALUOut_MEM-Out(S741)
	S787= ALUOut_MEM.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]        ALUOut_MEM-Out(S741)
	S788= ALUOut_MEM.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]        ALUOut_MEM-Out(S741)
	S789= IR_EX.Out={0,rS,rT,rD,0,42}                           IR_EX-Out(S755)
	S790= IR_EX.Out31_26=0                                      IR_EX-Out(S755)
	S791= IR_EX.Out25_21=rS                                     IR_EX-Out(S755)
	S792= IR_EX.Out20_16=rT                                     IR_EX-Out(S755)
	S793= IR_EX.Out15_11=rD                                     IR_EX-Out(S755)
	S794= IR_EX.Out10_6=0                                       IR_EX-Out(S755)
	S795= IR_EX.Out5_0=42                                       IR_EX-Out(S755)
	S796= IR_ID.Out={0,rS,rT,rD,0,42}                           IR-Out(S757)
	S797= IR_ID.Out31_26=0                                      IR-Out(S757)
	S798= IR_ID.Out25_21=rS                                     IR-Out(S757)
	S799= IR_ID.Out20_16=rT                                     IR-Out(S757)
	S800= IR_ID.Out15_11=rD                                     IR-Out(S757)
	S801= IR_ID.Out10_6=0                                       IR-Out(S757)
	S802= IR_ID.Out5_0=42                                       IR-Out(S757)
	S803= IR_MEM.Out={0,rS,rT,rD,0,42}                          IR_MEM-Out(S760)
	S804= IR_MEM.Out31_26=0                                     IR_MEM-Out(S760)
	S805= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S760)
	S806= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S760)
	S807= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S760)
	S808= IR_MEM.Out10_6=0                                      IR_MEM-Out(S760)
	S809= IR_MEM.Out5_0=42                                      IR_MEM-Out(S760)
	S810= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S766)
	S811= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S766)
	S812= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S766)
	S813= PC.CIA=addr                                           PC-Out(S769)
	S814= PC.CIA31_28=addr[31:28]                               PC-Out(S769)
	S815= PC.Out=addr+4                                         PC-Out(S770)
	S816= CP0.ASID=pid                                          CP0-Read-ASID(S776)
	S817= A_EX.Out=>ALU.A                                       Premise(F578)
	S818= ALU.A=FU(a)                                           Path(S780,S817)
	S819= B_EX.Out=>ALU.B                                       Premise(F579)
	S820= ALU.B=FU(b)                                           Path(S783,S819)
	S821= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F580)
	S822= ALUOut_DMMU1.In={31{0},(FU(a)<FU(b))}                 Path(S786,S821)
	S823= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F581)
	S824= ALU.Out=>ALUOut_MEM.In                                Premise(F582)
	S825= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F583)
	S826= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F584)
	S827= ALUOut_WB.In={31{0},(FU(a)<FU(b))}                    Path(S786,S826)
	S828= FU.OutID1=>A_EX.In                                    Premise(F585)
	S829= A_MEM.Out=>A_WB.In                                    Premise(F586)
	S830= FU.OutID2=>B_EX.In                                    Premise(F587)
	S831= B_MEM.Out=>B_WB.In                                    Premise(F588)
	S832= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F589)
	S833= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F590)
	S834= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F591)
	S835= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F592)
	S836= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F593)
	S837= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F594)
	S838= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F595)
	S839= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F596)
	S840= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F597)
	S841= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F598)
	S842= FU.Bub_ID=>CU_ID.Bub                                  Premise(F599)
	S843= FU.Halt_ID=>CU_ID.Halt                                Premise(F600)
	S844= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F601)
	S845= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F602)
	S846= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F603)
	S847= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F604)
	S848= FU.Bub_IF=>CU_IF.Bub                                  Premise(F605)
	S849= FU.Halt_IF=>CU_IF.Halt                                Premise(F606)
	S850= ICache.Hit=>CU_IF.ICacheHit                           Premise(F607)
	S851= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F608)
	S852= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F609)
	S853= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F610)
	S854= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F611)
	S855= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F612)
	S856= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F613)
	S857= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F614)
	S858= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F615)
	S859= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F616)
	S860= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F617)
	S861= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F618)
	S862= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F619)
	S863= ICache.Hit=>FU.ICacheHit                              Premise(F620)
	S864= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F621)
	S865= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F622)
	S866= IR_EX.Out=>FU.IR_EX                                   Premise(F623)
	S867= FU.IR_EX={0,rS,rT,rD,0,42}                            Path(S789,S866)
	S868= IR_ID.Out=>FU.IR_ID                                   Premise(F624)
	S869= FU.IR_ID={0,rS,rT,rD,0,42}                            Path(S796,S868)
	S870= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F625)
	S871= IR_MEM.Out=>FU.IR_MEM                                 Premise(F626)
	S872= FU.IR_MEM={0,rS,rT,rD,0,42}                           Path(S803,S871)
	S873= IR_WB.Out=>FU.IR_WB                                   Premise(F627)
	S874= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F628)
	S875= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F629)
	S876= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F630)
	S877= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F631)
	S878= ALU.Out=>FU.InEX                                      Premise(F632)
	S879= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F633)
	S880= FU.InEX_WReg=rD                                       Path(S793,S879)
	S881= GPR.Rdata1=>FU.InID1                                  Premise(F634)
	S882= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F635)
	S883= FU.InID1_RReg=rS                                      Path(S798,S882)
	S884= GPR.Rdata2=>FU.InID2                                  Premise(F636)
	S885= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F637)
	S886= FU.InID2_RReg=rT                                      Path(S799,S885)
	S887= ALUOut_MEM.Out=>FU.InMEM                              Premise(F638)
	S888= FU.InMEM={31{0},(FU(a)<FU(b))}                        Path(S786,S887)
	S889= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F639)
	S890= FU.InMEM_WReg=rD                                      Path(S807,S889)
	S891= ALUOut_WB.Out=>FU.InWB                                Premise(F640)
	S892= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F641)
	S893= IR_ID.Out25_21=>GPR.RReg1                             Premise(F642)
	S894= GPR.RReg1=rS                                          Path(S798,S893)
	S895= GPR.Rdata1=a                                          GPR-Read(S894,S763)
	S896= FU.InID1=a                                            Path(S895,S881)
	S897= FU.OutID1=FU(a)                                       FU-Forward(S896)
	S898= A_EX.In=FU(a)                                         Path(S897,S828)
	S899= IR_ID.Out20_16=>GPR.RReg2                             Premise(F643)
	S900= GPR.RReg2=rT                                          Path(S799,S899)
	S901= GPR.Rdata2=b                                          GPR-Read(S900,S764)
	S902= FU.InID2=b                                            Path(S901,S884)
	S903= FU.OutID2=FU(b)                                       FU-Forward(S902)
	S904= B_EX.In=FU(b)                                         Path(S903,S830)
	S905= ALUOut_WB.Out=>GPR.WData                              Premise(F644)
	S906= IR_WB.Out15_11=>GPR.WReg                              Premise(F645)
	S907= IMMU.Addr=>IAddrReg.In                                Premise(F646)
	S908= PC.Out=>ICache.IEA                                    Premise(F647)
	S909= ICache.IEA=addr+4                                     Path(S815,S908)
	S910= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S909)
	S911= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S910,S850)
	S912= FU.ICacheHit=ICacheHit(addr+4)                        Path(S910,S863)
	S913= PC.Out=>ICache.IEA                                    Premise(F648)
	S914= IMem.MEM8WordOut=>ICache.WData                        Premise(F649)
	S915= ICache.Out=>ICacheReg.In                              Premise(F650)
	S916= PC.Out=>IMMU.IEA                                      Premise(F651)
	S917= IMMU.IEA=addr+4                                       Path(S815,S916)
	S918= CP0.ASID=>IMMU.PID                                    Premise(F652)
	S919= IMMU.PID=pid                                          Path(S816,S918)
	S920= IMMU.Addr={pid,addr+4}                                IMMU-Search(S919,S917)
	S921= IAddrReg.In={pid,addr+4}                              Path(S920,S907)
	S922= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S919,S917)
	S923= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S922,S851)
	S924= IAddrReg.Out=>IMem.RAddr                              Premise(F653)
	S925= IMem.RAddr={pid,addr}                                 Path(S810,S924)
	S926= IMem.Out={0,rS,rT,rD,0,42}                            IMem-Read(S925,S772)
	S927= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S925,S772)
	S928= ICache.WData=IMemGet8Word({pid,addr})                 Path(S927,S914)
	S929= ICacheReg.Out=>IRMux.CacheData                        Premise(F654)
	S930= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F655)
	S931= IMem.Out=>IRMux.MemData                               Premise(F656)
	S932= IRMux.MemData={0,rS,rT,rD,0,42}                       Path(S926,S931)
	S933= IRMux.Out={0,rS,rT,rD,0,42}                           IRMux-Select2(S932)
	S934= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F657)
	S935= IR_MEM.Out=>IR_DMMU1.In                               Premise(F658)
	S936= IR_DMMU1.In={0,rS,rT,rD,0,42}                         Path(S803,S935)
	S937= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F659)
	S938= IR_ID.Out=>IR_EX.In                                   Premise(F660)
	S939= IR_EX.In={0,rS,rT,rD,0,42}                            Path(S796,S938)
	S940= ICache.Out=>IR_ID.In                                  Premise(F661)
	S941= IRMux.Out=>IR_ID.In                                   Premise(F662)
	S942= IR_ID.In={0,rS,rT,rD,0,42}                            Path(S933,S941)
	S943= ICache.Out=>IR_IMMU.In                                Premise(F663)
	S944= IR_EX.Out=>IR_MEM.In                                  Premise(F664)
	S945= IR_MEM.In={0,rS,rT,rD,0,42}                           Path(S789,S944)
	S946= IR_DMMU2.Out=>IR_WB.In                                Premise(F665)
	S947= IR_MEM.Out=>IR_WB.In                                  Premise(F666)
	S948= IR_WB.In={0,rS,rT,rD,0,42}                            Path(S803,S947)
	S949= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F667)
	S950= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F668)
	S951= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F669)
	S952= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F670)
	S953= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F671)
	S954= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F672)
	S955= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F673)
	S956= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F674)
	S957= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F675)
	S958= CU_EX.IRFunc1=rT                                      Path(S792,S957)
	S959= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F676)
	S960= CU_EX.IRFunc2=rS                                      Path(S791,S959)
	S961= IR_EX.Out31_26=>CU_EX.Op                              Premise(F677)
	S962= CU_EX.Op=0                                            Path(S790,S961)
	S963= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F678)
	S964= CU_EX.IRFunc=42                                       Path(S795,S963)
	S965= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F679)
	S966= CU_ID.IRFunc1=rT                                      Path(S799,S965)
	S967= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F680)
	S968= CU_ID.IRFunc2=rS                                      Path(S798,S967)
	S969= IR_ID.Out31_26=>CU_ID.Op                              Premise(F681)
	S970= CU_ID.Op=0                                            Path(S797,S969)
	S971= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F682)
	S972= CU_ID.IRFunc=42                                       Path(S802,S971)
	S973= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F683)
	S974= CU_MEM.IRFunc1=rT                                     Path(S806,S973)
	S975= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F684)
	S976= CU_MEM.IRFunc2=rS                                     Path(S805,S975)
	S977= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F685)
	S978= CU_MEM.Op=0                                           Path(S804,S977)
	S979= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F686)
	S980= CU_MEM.IRFunc=42                                      Path(S809,S979)
	S981= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F687)
	S982= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F688)
	S983= IR_WB.Out31_26=>CU_WB.Op                              Premise(F689)
	S984= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F690)
	S985= CtrlA_EX=0                                            Premise(F691)
	S986= [A_EX]=FU(a)                                          A_EX-Hold(S737,S985)
	S987= CtrlB_EX=0                                            Premise(F692)
	S988= [B_EX]=FU(b)                                          B_EX-Hold(S739,S987)
	S989= CtrlALUOut_MEM=0                                      Premise(F693)
	S990= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                    ALUOut_MEM-Hold(S741,S989)
	S991= CtrlALUOut_DMMU1=1                                    Premise(F694)
	S992= [ALUOut_DMMU1]={31{0},(FU(a)<FU(b))}                  ALUOut_DMMU1-Write(S822,S991)
	S993= CtrlALUOut_DMMU2=0                                    Premise(F695)
	S994= CtrlALUOut_WB=1                                       Premise(F696)
	S995= [ALUOut_WB]={31{0},(FU(a)<FU(b))}                     ALUOut_WB-Write(S827,S994)
	S996= CtrlA_MEM=0                                           Premise(F697)
	S997= CtrlA_WB=1                                            Premise(F698)
	S998= CtrlB_MEM=0                                           Premise(F699)
	S999= CtrlB_WB=1                                            Premise(F700)
	S1000= CtrlICache=0                                         Premise(F701)
	S1001= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S750,S1000)
	S1002= CtrlIMMU=0                                           Premise(F702)
	S1003= CtrlIR_DMMU1=1                                       Premise(F703)
	S1004= [IR_DMMU1]={0,rS,rT,rD,0,42}                         IR_DMMU1-Write(S936,S1003)
	S1005= CtrlIR_DMMU2=0                                       Premise(F704)
	S1006= CtrlIR_EX=0                                          Premise(F705)
	S1007= [IR_EX]={0,rS,rT,rD,0,42}                            IR_EX-Hold(S755,S1006)
	S1008= CtrlIR_ID=0                                          Premise(F706)
	S1009= [IR_ID]={0,rS,rT,rD,0,42}                            IR_ID-Hold(S757,S1008)
	S1010= CtrlIR_IMMU=0                                        Premise(F707)
	S1011= CtrlIR_MEM=0                                         Premise(F708)
	S1012= [IR_MEM]={0,rS,rT,rD,0,42}                           IR_MEM-Hold(S760,S1011)
	S1013= CtrlIR_WB=1                                          Premise(F709)
	S1014= [IR_WB]={0,rS,rT,rD,0,42}                            IR_WB-Write(S948,S1013)
	S1015= CtrlGPR=0                                            Premise(F710)
	S1016= GPR[rS]=a                                            GPR-Hold(S763,S1015)
	S1017= GPR[rT]=b                                            GPR-Hold(S764,S1015)
	S1018= CtrlIAddrReg=0                                       Premise(F711)
	S1019= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S766,S1018)
	S1020= CtrlPC=0                                             Premise(F712)
	S1021= CtrlPCInc=0                                          Premise(F713)
	S1022= PC[CIA]=addr                                         PC-Hold(S769,S1021)
	S1023= PC[Out]=addr+4                                       PC-Hold(S770,S1020,S1021)
	S1024= CtrlIMem=0                                           Premise(F714)
	S1025= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                   IMem-Hold(S772,S1024)
	S1026= CtrlICacheReg=0                                      Premise(F715)
	S1027= CtrlASIDIn=0                                         Premise(F716)
	S1028= CtrlCP0=0                                            Premise(F717)
	S1029= CP0[ASID]=pid                                        CP0-Hold(S776,S1028)
	S1030= CtrlEPCIn=0                                          Premise(F718)
	S1031= CtrlExCodeIn=0                                       Premise(F719)
	S1032= CtrlIRMux=0                                          Premise(F720)

DMMU1	S1033= A_EX.Out=FU(a)                                       A_EX-Out(S986)
	S1034= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S986)
	S1035= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S986)
	S1036= B_EX.Out=FU(b)                                       B_EX-Out(S988)
	S1037= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S988)
	S1038= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S988)
	S1039= ALUOut_MEM.Out={31{0},(FU(a)<FU(b))}                 ALUOut_MEM-Out(S990)
	S1040= ALUOut_MEM.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]       ALUOut_MEM-Out(S990)
	S1041= ALUOut_MEM.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]       ALUOut_MEM-Out(S990)
	S1042= ALUOut_DMMU1.Out={31{0},(FU(a)<FU(b))}               ALUOut_DMMU1-Out(S992)
	S1043= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]     ALUOut_DMMU1-Out(S992)
	S1044= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]     ALUOut_DMMU1-Out(S992)
	S1045= ALUOut_WB.Out={31{0},(FU(a)<FU(b))}                  ALUOut_WB-Out(S995)
	S1046= ALUOut_WB.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]        ALUOut_WB-Out(S995)
	S1047= ALUOut_WB.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]        ALUOut_WB-Out(S995)
	S1048= IR_DMMU1.Out={0,rS,rT,rD,0,42}                       IR_DMMU1-Out(S1004)
	S1049= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1004)
	S1050= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1004)
	S1051= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1004)
	S1052= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1004)
	S1053= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1004)
	S1054= IR_DMMU1.Out5_0=42                                   IR_DMMU1-Out(S1004)
	S1055= IR_EX.Out={0,rS,rT,rD,0,42}                          IR_EX-Out(S1007)
	S1056= IR_EX.Out31_26=0                                     IR_EX-Out(S1007)
	S1057= IR_EX.Out25_21=rS                                    IR_EX-Out(S1007)
	S1058= IR_EX.Out20_16=rT                                    IR_EX-Out(S1007)
	S1059= IR_EX.Out15_11=rD                                    IR_EX-Out(S1007)
	S1060= IR_EX.Out10_6=0                                      IR_EX-Out(S1007)
	S1061= IR_EX.Out5_0=42                                      IR_EX-Out(S1007)
	S1062= IR_ID.Out={0,rS,rT,rD,0,42}                          IR-Out(S1009)
	S1063= IR_ID.Out31_26=0                                     IR-Out(S1009)
	S1064= IR_ID.Out25_21=rS                                    IR-Out(S1009)
	S1065= IR_ID.Out20_16=rT                                    IR-Out(S1009)
	S1066= IR_ID.Out15_11=rD                                    IR-Out(S1009)
	S1067= IR_ID.Out10_6=0                                      IR-Out(S1009)
	S1068= IR_ID.Out5_0=42                                      IR-Out(S1009)
	S1069= IR_MEM.Out={0,rS,rT,rD,0,42}                         IR_MEM-Out(S1012)
	S1070= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1012)
	S1071= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1012)
	S1072= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1012)
	S1073= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1012)
	S1074= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1012)
	S1075= IR_MEM.Out5_0=42                                     IR_MEM-Out(S1012)
	S1076= IR_WB.Out={0,rS,rT,rD,0,42}                          IR-Out(S1014)
	S1077= IR_WB.Out31_26=0                                     IR-Out(S1014)
	S1078= IR_WB.Out25_21=rS                                    IR-Out(S1014)
	S1079= IR_WB.Out20_16=rT                                    IR-Out(S1014)
	S1080= IR_WB.Out15_11=rD                                    IR-Out(S1014)
	S1081= IR_WB.Out10_6=0                                      IR-Out(S1014)
	S1082= IR_WB.Out5_0=42                                      IR-Out(S1014)
	S1083= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1019)
	S1084= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1019)
	S1085= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1019)
	S1086= PC.CIA=addr                                          PC-Out(S1022)
	S1087= PC.CIA31_28=addr[31:28]                              PC-Out(S1022)
	S1088= PC.Out=addr+4                                        PC-Out(S1023)
	S1089= CP0.ASID=pid                                         CP0-Read-ASID(S1029)
	S1090= A_EX.Out=>ALU.A                                      Premise(F721)
	S1091= ALU.A=FU(a)                                          Path(S1033,S1090)
	S1092= B_EX.Out=>ALU.B                                      Premise(F722)
	S1093= ALU.B=FU(b)                                          Path(S1036,S1092)
	S1094= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F723)
	S1095= ALUOut_DMMU1.In={31{0},(FU(a)<FU(b))}                Path(S1039,S1094)
	S1096= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F724)
	S1097= ALUOut_DMMU2.In={31{0},(FU(a)<FU(b))}                Path(S1042,S1096)
	S1098= ALU.Out=>ALUOut_MEM.In                               Premise(F725)
	S1099= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F726)
	S1100= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F727)
	S1101= ALUOut_WB.In={31{0},(FU(a)<FU(b))}                   Path(S1039,S1100)
	S1102= FU.OutID1=>A_EX.In                                   Premise(F728)
	S1103= A_MEM.Out=>A_WB.In                                   Premise(F729)
	S1104= FU.OutID2=>B_EX.In                                   Premise(F730)
	S1105= B_MEM.Out=>B_WB.In                                   Premise(F731)
	S1106= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F732)
	S1107= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F733)
	S1108= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F734)
	S1109= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F735)
	S1110= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F736)
	S1111= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F737)
	S1112= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F738)
	S1113= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F739)
	S1114= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F740)
	S1115= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F741)
	S1116= FU.Bub_ID=>CU_ID.Bub                                 Premise(F742)
	S1117= FU.Halt_ID=>CU_ID.Halt                               Premise(F743)
	S1118= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F744)
	S1119= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F745)
	S1120= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F746)
	S1121= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F747)
	S1122= FU.Bub_IF=>CU_IF.Bub                                 Premise(F748)
	S1123= FU.Halt_IF=>CU_IF.Halt                               Premise(F749)
	S1124= ICache.Hit=>CU_IF.ICacheHit                          Premise(F750)
	S1125= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F751)
	S1126= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F752)
	S1127= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F753)
	S1128= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F754)
	S1129= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F755)
	S1130= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F756)
	S1131= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F757)
	S1132= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F758)
	S1133= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F759)
	S1134= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F760)
	S1135= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F761)
	S1136= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F762)
	S1137= ICache.Hit=>FU.ICacheHit                             Premise(F763)
	S1138= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F764)
	S1139= FU.IR_DMMU1={0,rS,rT,rD,0,42}                        Path(S1048,S1138)
	S1140= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F765)
	S1141= IR_EX.Out=>FU.IR_EX                                  Premise(F766)
	S1142= FU.IR_EX={0,rS,rT,rD,0,42}                           Path(S1055,S1141)
	S1143= IR_ID.Out=>FU.IR_ID                                  Premise(F767)
	S1144= FU.IR_ID={0,rS,rT,rD,0,42}                           Path(S1062,S1143)
	S1145= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F768)
	S1146= IR_MEM.Out=>FU.IR_MEM                                Premise(F769)
	S1147= FU.IR_MEM={0,rS,rT,rD,0,42}                          Path(S1069,S1146)
	S1148= IR_WB.Out=>FU.IR_WB                                  Premise(F770)
	S1149= FU.IR_WB={0,rS,rT,rD,0,42}                           Path(S1076,S1148)
	S1150= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F771)
	S1151= FU.InDMMU1={31{0},(FU(a)<FU(b))}                     Path(S1042,S1150)
	S1152= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F772)
	S1153= FU.InDMMU1_WReg=rD                                   Path(S1052,S1152)
	S1154= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F773)
	S1155= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F774)
	S1156= ALU.Out=>FU.InEX                                     Premise(F775)
	S1157= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F776)
	S1158= FU.InEX_WReg=rD                                      Path(S1059,S1157)
	S1159= GPR.Rdata1=>FU.InID1                                 Premise(F777)
	S1160= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F778)
	S1161= FU.InID1_RReg=rS                                     Path(S1064,S1160)
	S1162= GPR.Rdata2=>FU.InID2                                 Premise(F779)
	S1163= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F780)
	S1164= FU.InID2_RReg=rT                                     Path(S1065,S1163)
	S1165= ALUOut_MEM.Out=>FU.InMEM                             Premise(F781)
	S1166= FU.InMEM={31{0},(FU(a)<FU(b))}                       Path(S1039,S1165)
	S1167= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F782)
	S1168= FU.InMEM_WReg=rD                                     Path(S1073,S1167)
	S1169= ALUOut_WB.Out=>FU.InWB                               Premise(F783)
	S1170= FU.InWB={31{0},(FU(a)<FU(b))}                        Path(S1045,S1169)
	S1171= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F784)
	S1172= FU.InWB_WReg=rD                                      Path(S1080,S1171)
	S1173= IR_ID.Out25_21=>GPR.RReg1                            Premise(F785)
	S1174= GPR.RReg1=rS                                         Path(S1064,S1173)
	S1175= GPR.Rdata1=a                                         GPR-Read(S1174,S1016)
	S1176= FU.InID1=a                                           Path(S1175,S1159)
	S1177= FU.OutID1=FU(a)                                      FU-Forward(S1176)
	S1178= A_EX.In=FU(a)                                        Path(S1177,S1102)
	S1179= IR_ID.Out20_16=>GPR.RReg2                            Premise(F786)
	S1180= GPR.RReg2=rT                                         Path(S1065,S1179)
	S1181= GPR.Rdata2=b                                         GPR-Read(S1180,S1017)
	S1182= FU.InID2=b                                           Path(S1181,S1162)
	S1183= FU.OutID2=FU(b)                                      FU-Forward(S1182)
	S1184= B_EX.In=FU(b)                                        Path(S1183,S1104)
	S1185= ALUOut_WB.Out=>GPR.WData                             Premise(F787)
	S1186= GPR.WData={31{0},(FU(a)<FU(b))}                      Path(S1045,S1185)
	S1187= IR_WB.Out15_11=>GPR.WReg                             Premise(F788)
	S1188= GPR.WReg=rD                                          Path(S1080,S1187)
	S1189= IMMU.Addr=>IAddrReg.In                               Premise(F789)
	S1190= PC.Out=>ICache.IEA                                   Premise(F790)
	S1191= ICache.IEA=addr+4                                    Path(S1088,S1190)
	S1192= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1191)
	S1193= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1192,S1124)
	S1194= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1192,S1137)
	S1195= PC.Out=>ICache.IEA                                   Premise(F791)
	S1196= IMem.MEM8WordOut=>ICache.WData                       Premise(F792)
	S1197= ICache.Out=>ICacheReg.In                             Premise(F793)
	S1198= PC.Out=>IMMU.IEA                                     Premise(F794)
	S1199= IMMU.IEA=addr+4                                      Path(S1088,S1198)
	S1200= CP0.ASID=>IMMU.PID                                   Premise(F795)
	S1201= IMMU.PID=pid                                         Path(S1089,S1200)
	S1202= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1201,S1199)
	S1203= IAddrReg.In={pid,addr+4}                             Path(S1202,S1189)
	S1204= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1201,S1199)
	S1205= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1204,S1125)
	S1206= IAddrReg.Out=>IMem.RAddr                             Premise(F796)
	S1207= IMem.RAddr={pid,addr}                                Path(S1083,S1206)
	S1208= IMem.Out={0,rS,rT,rD,0,42}                           IMem-Read(S1207,S1025)
	S1209= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1207,S1025)
	S1210= ICache.WData=IMemGet8Word({pid,addr})                Path(S1209,S1196)
	S1211= ICacheReg.Out=>IRMux.CacheData                       Premise(F797)
	S1212= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F798)
	S1213= IMem.Out=>IRMux.MemData                              Premise(F799)
	S1214= IRMux.MemData={0,rS,rT,rD,0,42}                      Path(S1208,S1213)
	S1215= IRMux.Out={0,rS,rT,rD,0,42}                          IRMux-Select2(S1214)
	S1216= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F800)
	S1217= IR_MEM.Out=>IR_DMMU1.In                              Premise(F801)
	S1218= IR_DMMU1.In={0,rS,rT,rD,0,42}                        Path(S1069,S1217)
	S1219= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F802)
	S1220= IR_DMMU2.In={0,rS,rT,rD,0,42}                        Path(S1048,S1219)
	S1221= IR_ID.Out=>IR_EX.In                                  Premise(F803)
	S1222= IR_EX.In={0,rS,rT,rD,0,42}                           Path(S1062,S1221)
	S1223= ICache.Out=>IR_ID.In                                 Premise(F804)
	S1224= IRMux.Out=>IR_ID.In                                  Premise(F805)
	S1225= IR_ID.In={0,rS,rT,rD,0,42}                           Path(S1215,S1224)
	S1226= ICache.Out=>IR_IMMU.In                               Premise(F806)
	S1227= IR_EX.Out=>IR_MEM.In                                 Premise(F807)
	S1228= IR_MEM.In={0,rS,rT,rD,0,42}                          Path(S1055,S1227)
	S1229= IR_DMMU2.Out=>IR_WB.In                               Premise(F808)
	S1230= IR_MEM.Out=>IR_WB.In                                 Premise(F809)
	S1231= IR_WB.In={0,rS,rT,rD,0,42}                           Path(S1069,S1230)
	S1232= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F810)
	S1233= CU_DMMU1.IRFunc1=rT                                  Path(S1051,S1232)
	S1234= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F811)
	S1235= CU_DMMU1.IRFunc2=rS                                  Path(S1050,S1234)
	S1236= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F812)
	S1237= CU_DMMU1.Op=0                                        Path(S1049,S1236)
	S1238= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F813)
	S1239= CU_DMMU1.IRFunc=42                                   Path(S1054,S1238)
	S1240= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F814)
	S1241= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F815)
	S1242= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F816)
	S1243= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F817)
	S1244= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F818)
	S1245= CU_EX.IRFunc1=rT                                     Path(S1058,S1244)
	S1246= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F819)
	S1247= CU_EX.IRFunc2=rS                                     Path(S1057,S1246)
	S1248= IR_EX.Out31_26=>CU_EX.Op                             Premise(F820)
	S1249= CU_EX.Op=0                                           Path(S1056,S1248)
	S1250= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F821)
	S1251= CU_EX.IRFunc=42                                      Path(S1061,S1250)
	S1252= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F822)
	S1253= CU_ID.IRFunc1=rT                                     Path(S1065,S1252)
	S1254= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F823)
	S1255= CU_ID.IRFunc2=rS                                     Path(S1064,S1254)
	S1256= IR_ID.Out31_26=>CU_ID.Op                             Premise(F824)
	S1257= CU_ID.Op=0                                           Path(S1063,S1256)
	S1258= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F825)
	S1259= CU_ID.IRFunc=42                                      Path(S1068,S1258)
	S1260= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F826)
	S1261= CU_MEM.IRFunc1=rT                                    Path(S1072,S1260)
	S1262= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F827)
	S1263= CU_MEM.IRFunc2=rS                                    Path(S1071,S1262)
	S1264= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F828)
	S1265= CU_MEM.Op=0                                          Path(S1070,S1264)
	S1266= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F829)
	S1267= CU_MEM.IRFunc=42                                     Path(S1075,S1266)
	S1268= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F830)
	S1269= CU_WB.IRFunc1=rT                                     Path(S1079,S1268)
	S1270= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F831)
	S1271= CU_WB.IRFunc2=rS                                     Path(S1078,S1270)
	S1272= IR_WB.Out31_26=>CU_WB.Op                             Premise(F832)
	S1273= CU_WB.Op=0                                           Path(S1077,S1272)
	S1274= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F833)
	S1275= CU_WB.IRFunc=42                                      Path(S1082,S1274)
	S1276= CtrlA_EX=0                                           Premise(F834)
	S1277= [A_EX]=FU(a)                                         A_EX-Hold(S986,S1276)
	S1278= CtrlB_EX=0                                           Premise(F835)
	S1279= [B_EX]=FU(b)                                         B_EX-Hold(S988,S1278)
	S1280= CtrlALUOut_MEM=0                                     Premise(F836)
	S1281= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                   ALUOut_MEM-Hold(S990,S1280)
	S1282= CtrlALUOut_DMMU1=0                                   Premise(F837)
	S1283= [ALUOut_DMMU1]={31{0},(FU(a)<FU(b))}                 ALUOut_DMMU1-Hold(S992,S1282)
	S1284= CtrlALUOut_DMMU2=1                                   Premise(F838)
	S1285= [ALUOut_DMMU2]={31{0},(FU(a)<FU(b))}                 ALUOut_DMMU2-Write(S1097,S1284)
	S1286= CtrlALUOut_WB=0                                      Premise(F839)
	S1287= [ALUOut_WB]={31{0},(FU(a)<FU(b))}                    ALUOut_WB-Hold(S995,S1286)
	S1288= CtrlA_MEM=0                                          Premise(F840)
	S1289= CtrlA_WB=0                                           Premise(F841)
	S1290= CtrlB_MEM=0                                          Premise(F842)
	S1291= CtrlB_WB=0                                           Premise(F843)
	S1292= CtrlICache=0                                         Premise(F844)
	S1293= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1001,S1292)
	S1294= CtrlIMMU=0                                           Premise(F845)
	S1295= CtrlIR_DMMU1=0                                       Premise(F846)
	S1296= [IR_DMMU1]={0,rS,rT,rD,0,42}                         IR_DMMU1-Hold(S1004,S1295)
	S1297= CtrlIR_DMMU2=1                                       Premise(F847)
	S1298= [IR_DMMU2]={0,rS,rT,rD,0,42}                         IR_DMMU2-Write(S1220,S1297)
	S1299= CtrlIR_EX=0                                          Premise(F848)
	S1300= [IR_EX]={0,rS,rT,rD,0,42}                            IR_EX-Hold(S1007,S1299)
	S1301= CtrlIR_ID=0                                          Premise(F849)
	S1302= [IR_ID]={0,rS,rT,rD,0,42}                            IR_ID-Hold(S1009,S1301)
	S1303= CtrlIR_IMMU=0                                        Premise(F850)
	S1304= CtrlIR_MEM=0                                         Premise(F851)
	S1305= [IR_MEM]={0,rS,rT,rD,0,42}                           IR_MEM-Hold(S1012,S1304)
	S1306= CtrlIR_WB=0                                          Premise(F852)
	S1307= [IR_WB]={0,rS,rT,rD,0,42}                            IR_WB-Hold(S1014,S1306)
	S1308= CtrlGPR=0                                            Premise(F853)
	S1309= GPR[rS]=a                                            GPR-Hold(S1016,S1308)
	S1310= GPR[rT]=b                                            GPR-Hold(S1017,S1308)
	S1311= CtrlIAddrReg=0                                       Premise(F854)
	S1312= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1019,S1311)
	S1313= CtrlPC=0                                             Premise(F855)
	S1314= CtrlPCInc=0                                          Premise(F856)
	S1315= PC[CIA]=addr                                         PC-Hold(S1022,S1314)
	S1316= PC[Out]=addr+4                                       PC-Hold(S1023,S1313,S1314)
	S1317= CtrlIMem=0                                           Premise(F857)
	S1318= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                   IMem-Hold(S1025,S1317)
	S1319= CtrlICacheReg=0                                      Premise(F858)
	S1320= CtrlASIDIn=0                                         Premise(F859)
	S1321= CtrlCP0=0                                            Premise(F860)
	S1322= CP0[ASID]=pid                                        CP0-Hold(S1029,S1321)
	S1323= CtrlEPCIn=0                                          Premise(F861)
	S1324= CtrlExCodeIn=0                                       Premise(F862)
	S1325= CtrlIRMux=0                                          Premise(F863)

DMMU2	S1326= A_EX.Out=FU(a)                                       A_EX-Out(S1277)
	S1327= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1277)
	S1328= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1277)
	S1329= B_EX.Out=FU(b)                                       B_EX-Out(S1279)
	S1330= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1279)
	S1331= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1279)
	S1332= ALUOut_MEM.Out={31{0},(FU(a)<FU(b))}                 ALUOut_MEM-Out(S1281)
	S1333= ALUOut_MEM.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]       ALUOut_MEM-Out(S1281)
	S1334= ALUOut_MEM.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]       ALUOut_MEM-Out(S1281)
	S1335= ALUOut_DMMU1.Out={31{0},(FU(a)<FU(b))}               ALUOut_DMMU1-Out(S1283)
	S1336= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]     ALUOut_DMMU1-Out(S1283)
	S1337= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]     ALUOut_DMMU1-Out(S1283)
	S1338= ALUOut_DMMU2.Out={31{0},(FU(a)<FU(b))}               ALUOut_DMMU2-Out(S1285)
	S1339= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]     ALUOut_DMMU2-Out(S1285)
	S1340= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]     ALUOut_DMMU2-Out(S1285)
	S1341= ALUOut_WB.Out={31{0},(FU(a)<FU(b))}                  ALUOut_WB-Out(S1287)
	S1342= ALUOut_WB.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]        ALUOut_WB-Out(S1287)
	S1343= ALUOut_WB.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]        ALUOut_WB-Out(S1287)
	S1344= IR_DMMU1.Out={0,rS,rT,rD,0,42}                       IR_DMMU1-Out(S1296)
	S1345= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1296)
	S1346= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1296)
	S1347= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1296)
	S1348= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1296)
	S1349= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1296)
	S1350= IR_DMMU1.Out5_0=42                                   IR_DMMU1-Out(S1296)
	S1351= IR_DMMU2.Out={0,rS,rT,rD,0,42}                       IR_DMMU2-Out(S1298)
	S1352= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1298)
	S1353= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1298)
	S1354= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1298)
	S1355= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1298)
	S1356= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1298)
	S1357= IR_DMMU2.Out5_0=42                                   IR_DMMU2-Out(S1298)
	S1358= IR_EX.Out={0,rS,rT,rD,0,42}                          IR_EX-Out(S1300)
	S1359= IR_EX.Out31_26=0                                     IR_EX-Out(S1300)
	S1360= IR_EX.Out25_21=rS                                    IR_EX-Out(S1300)
	S1361= IR_EX.Out20_16=rT                                    IR_EX-Out(S1300)
	S1362= IR_EX.Out15_11=rD                                    IR_EX-Out(S1300)
	S1363= IR_EX.Out10_6=0                                      IR_EX-Out(S1300)
	S1364= IR_EX.Out5_0=42                                      IR_EX-Out(S1300)
	S1365= IR_ID.Out={0,rS,rT,rD,0,42}                          IR-Out(S1302)
	S1366= IR_ID.Out31_26=0                                     IR-Out(S1302)
	S1367= IR_ID.Out25_21=rS                                    IR-Out(S1302)
	S1368= IR_ID.Out20_16=rT                                    IR-Out(S1302)
	S1369= IR_ID.Out15_11=rD                                    IR-Out(S1302)
	S1370= IR_ID.Out10_6=0                                      IR-Out(S1302)
	S1371= IR_ID.Out5_0=42                                      IR-Out(S1302)
	S1372= IR_MEM.Out={0,rS,rT,rD,0,42}                         IR_MEM-Out(S1305)
	S1373= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1305)
	S1374= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1305)
	S1375= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1305)
	S1376= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1305)
	S1377= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1305)
	S1378= IR_MEM.Out5_0=42                                     IR_MEM-Out(S1305)
	S1379= IR_WB.Out={0,rS,rT,rD,0,42}                          IR-Out(S1307)
	S1380= IR_WB.Out31_26=0                                     IR-Out(S1307)
	S1381= IR_WB.Out25_21=rS                                    IR-Out(S1307)
	S1382= IR_WB.Out20_16=rT                                    IR-Out(S1307)
	S1383= IR_WB.Out15_11=rD                                    IR-Out(S1307)
	S1384= IR_WB.Out10_6=0                                      IR-Out(S1307)
	S1385= IR_WB.Out5_0=42                                      IR-Out(S1307)
	S1386= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1312)
	S1387= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1312)
	S1388= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1312)
	S1389= PC.CIA=addr                                          PC-Out(S1315)
	S1390= PC.CIA31_28=addr[31:28]                              PC-Out(S1315)
	S1391= PC.Out=addr+4                                        PC-Out(S1316)
	S1392= CP0.ASID=pid                                         CP0-Read-ASID(S1322)
	S1393= A_EX.Out=>ALU.A                                      Premise(F864)
	S1394= ALU.A=FU(a)                                          Path(S1326,S1393)
	S1395= B_EX.Out=>ALU.B                                      Premise(F865)
	S1396= ALU.B=FU(b)                                          Path(S1329,S1395)
	S1397= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F866)
	S1398= ALUOut_DMMU1.In={31{0},(FU(a)<FU(b))}                Path(S1332,S1397)
	S1399= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F867)
	S1400= ALUOut_DMMU2.In={31{0},(FU(a)<FU(b))}                Path(S1335,S1399)
	S1401= ALU.Out=>ALUOut_MEM.In                               Premise(F868)
	S1402= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F869)
	S1403= ALUOut_WB.In={31{0},(FU(a)<FU(b))}                   Path(S1338,S1402)
	S1404= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F870)
	S1405= FU.OutID1=>A_EX.In                                   Premise(F871)
	S1406= A_MEM.Out=>A_WB.In                                   Premise(F872)
	S1407= FU.OutID2=>B_EX.In                                   Premise(F873)
	S1408= B_MEM.Out=>B_WB.In                                   Premise(F874)
	S1409= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F875)
	S1410= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F876)
	S1411= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F877)
	S1412= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F878)
	S1413= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F879)
	S1414= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F880)
	S1415= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F881)
	S1416= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F882)
	S1417= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F883)
	S1418= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F884)
	S1419= FU.Bub_ID=>CU_ID.Bub                                 Premise(F885)
	S1420= FU.Halt_ID=>CU_ID.Halt                               Premise(F886)
	S1421= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F887)
	S1422= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F888)
	S1423= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F889)
	S1424= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F890)
	S1425= FU.Bub_IF=>CU_IF.Bub                                 Premise(F891)
	S1426= FU.Halt_IF=>CU_IF.Halt                               Premise(F892)
	S1427= ICache.Hit=>CU_IF.ICacheHit                          Premise(F893)
	S1428= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F894)
	S1429= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F895)
	S1430= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F896)
	S1431= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F897)
	S1432= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F898)
	S1433= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F899)
	S1434= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F900)
	S1435= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F901)
	S1436= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F902)
	S1437= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F903)
	S1438= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F904)
	S1439= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F905)
	S1440= ICache.Hit=>FU.ICacheHit                             Premise(F906)
	S1441= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F907)
	S1442= FU.IR_DMMU1={0,rS,rT,rD,0,42}                        Path(S1344,S1441)
	S1443= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F908)
	S1444= FU.IR_DMMU2={0,rS,rT,rD,0,42}                        Path(S1351,S1443)
	S1445= IR_EX.Out=>FU.IR_EX                                  Premise(F909)
	S1446= FU.IR_EX={0,rS,rT,rD,0,42}                           Path(S1358,S1445)
	S1447= IR_ID.Out=>FU.IR_ID                                  Premise(F910)
	S1448= FU.IR_ID={0,rS,rT,rD,0,42}                           Path(S1365,S1447)
	S1449= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F911)
	S1450= IR_MEM.Out=>FU.IR_MEM                                Premise(F912)
	S1451= FU.IR_MEM={0,rS,rT,rD,0,42}                          Path(S1372,S1450)
	S1452= IR_WB.Out=>FU.IR_WB                                  Premise(F913)
	S1453= FU.IR_WB={0,rS,rT,rD,0,42}                           Path(S1379,S1452)
	S1454= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F914)
	S1455= FU.InDMMU1={31{0},(FU(a)<FU(b))}                     Path(S1335,S1454)
	S1456= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F915)
	S1457= FU.InDMMU1_WReg=rD                                   Path(S1348,S1456)
	S1458= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F916)
	S1459= FU.InDMMU2={31{0},(FU(a)<FU(b))}                     Path(S1338,S1458)
	S1460= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F917)
	S1461= FU.InDMMU2_WReg=rD                                   Path(S1355,S1460)
	S1462= ALU.Out=>FU.InEX                                     Premise(F918)
	S1463= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F919)
	S1464= FU.InEX_WReg=rD                                      Path(S1362,S1463)
	S1465= GPR.Rdata1=>FU.InID1                                 Premise(F920)
	S1466= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F921)
	S1467= FU.InID1_RReg=rS                                     Path(S1367,S1466)
	S1468= GPR.Rdata2=>FU.InID2                                 Premise(F922)
	S1469= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F923)
	S1470= FU.InID2_RReg=rT                                     Path(S1368,S1469)
	S1471= ALUOut_MEM.Out=>FU.InMEM                             Premise(F924)
	S1472= FU.InMEM={31{0},(FU(a)<FU(b))}                       Path(S1332,S1471)
	S1473= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F925)
	S1474= FU.InMEM_WReg=rD                                     Path(S1376,S1473)
	S1475= ALUOut_WB.Out=>FU.InWB                               Premise(F926)
	S1476= FU.InWB={31{0},(FU(a)<FU(b))}                        Path(S1341,S1475)
	S1477= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F927)
	S1478= FU.InWB_WReg=rD                                      Path(S1383,S1477)
	S1479= IR_ID.Out25_21=>GPR.RReg1                            Premise(F928)
	S1480= GPR.RReg1=rS                                         Path(S1367,S1479)
	S1481= GPR.Rdata1=a                                         GPR-Read(S1480,S1309)
	S1482= FU.InID1=a                                           Path(S1481,S1465)
	S1483= FU.OutID1=FU(a)                                      FU-Forward(S1482)
	S1484= A_EX.In=FU(a)                                        Path(S1483,S1405)
	S1485= IR_ID.Out20_16=>GPR.RReg2                            Premise(F929)
	S1486= GPR.RReg2=rT                                         Path(S1368,S1485)
	S1487= GPR.Rdata2=b                                         GPR-Read(S1486,S1310)
	S1488= FU.InID2=b                                           Path(S1487,S1468)
	S1489= FU.OutID2=FU(b)                                      FU-Forward(S1488)
	S1490= B_EX.In=FU(b)                                        Path(S1489,S1407)
	S1491= ALUOut_WB.Out=>GPR.WData                             Premise(F930)
	S1492= GPR.WData={31{0},(FU(a)<FU(b))}                      Path(S1341,S1491)
	S1493= IR_WB.Out15_11=>GPR.WReg                             Premise(F931)
	S1494= GPR.WReg=rD                                          Path(S1383,S1493)
	S1495= IMMU.Addr=>IAddrReg.In                               Premise(F932)
	S1496= PC.Out=>ICache.IEA                                   Premise(F933)
	S1497= ICache.IEA=addr+4                                    Path(S1391,S1496)
	S1498= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1497)
	S1499= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1498,S1427)
	S1500= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1498,S1440)
	S1501= PC.Out=>ICache.IEA                                   Premise(F934)
	S1502= IMem.MEM8WordOut=>ICache.WData                       Premise(F935)
	S1503= ICache.Out=>ICacheReg.In                             Premise(F936)
	S1504= PC.Out=>IMMU.IEA                                     Premise(F937)
	S1505= IMMU.IEA=addr+4                                      Path(S1391,S1504)
	S1506= CP0.ASID=>IMMU.PID                                   Premise(F938)
	S1507= IMMU.PID=pid                                         Path(S1392,S1506)
	S1508= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1507,S1505)
	S1509= IAddrReg.In={pid,addr+4}                             Path(S1508,S1495)
	S1510= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1507,S1505)
	S1511= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1510,S1428)
	S1512= IAddrReg.Out=>IMem.RAddr                             Premise(F939)
	S1513= IMem.RAddr={pid,addr}                                Path(S1386,S1512)
	S1514= IMem.Out={0,rS,rT,rD,0,42}                           IMem-Read(S1513,S1318)
	S1515= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1513,S1318)
	S1516= ICache.WData=IMemGet8Word({pid,addr})                Path(S1515,S1502)
	S1517= ICacheReg.Out=>IRMux.CacheData                       Premise(F940)
	S1518= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F941)
	S1519= IMem.Out=>IRMux.MemData                              Premise(F942)
	S1520= IRMux.MemData={0,rS,rT,rD,0,42}                      Path(S1514,S1519)
	S1521= IRMux.Out={0,rS,rT,rD,0,42}                          IRMux-Select2(S1520)
	S1522= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F943)
	S1523= IR_MEM.Out=>IR_DMMU1.In                              Premise(F944)
	S1524= IR_DMMU1.In={0,rS,rT,rD,0,42}                        Path(S1372,S1523)
	S1525= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F945)
	S1526= IR_DMMU2.In={0,rS,rT,rD,0,42}                        Path(S1344,S1525)
	S1527= IR_ID.Out=>IR_EX.In                                  Premise(F946)
	S1528= IR_EX.In={0,rS,rT,rD,0,42}                           Path(S1365,S1527)
	S1529= ICache.Out=>IR_ID.In                                 Premise(F947)
	S1530= IRMux.Out=>IR_ID.In                                  Premise(F948)
	S1531= IR_ID.In={0,rS,rT,rD,0,42}                           Path(S1521,S1530)
	S1532= ICache.Out=>IR_IMMU.In                               Premise(F949)
	S1533= IR_EX.Out=>IR_MEM.In                                 Premise(F950)
	S1534= IR_MEM.In={0,rS,rT,rD,0,42}                          Path(S1358,S1533)
	S1535= IR_DMMU2.Out=>IR_WB.In                               Premise(F951)
	S1536= IR_WB.In={0,rS,rT,rD,0,42}                           Path(S1351,S1535)
	S1537= IR_MEM.Out=>IR_WB.In                                 Premise(F952)
	S1538= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F953)
	S1539= CU_DMMU1.IRFunc1=rT                                  Path(S1347,S1538)
	S1540= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F954)
	S1541= CU_DMMU1.IRFunc2=rS                                  Path(S1346,S1540)
	S1542= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F955)
	S1543= CU_DMMU1.Op=0                                        Path(S1345,S1542)
	S1544= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F956)
	S1545= CU_DMMU1.IRFunc=42                                   Path(S1350,S1544)
	S1546= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F957)
	S1547= CU_DMMU2.IRFunc1=rT                                  Path(S1354,S1546)
	S1548= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F958)
	S1549= CU_DMMU2.IRFunc2=rS                                  Path(S1353,S1548)
	S1550= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F959)
	S1551= CU_DMMU2.Op=0                                        Path(S1352,S1550)
	S1552= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F960)
	S1553= CU_DMMU2.IRFunc=42                                   Path(S1357,S1552)
	S1554= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F961)
	S1555= CU_EX.IRFunc1=rT                                     Path(S1361,S1554)
	S1556= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F962)
	S1557= CU_EX.IRFunc2=rS                                     Path(S1360,S1556)
	S1558= IR_EX.Out31_26=>CU_EX.Op                             Premise(F963)
	S1559= CU_EX.Op=0                                           Path(S1359,S1558)
	S1560= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F964)
	S1561= CU_EX.IRFunc=42                                      Path(S1364,S1560)
	S1562= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F965)
	S1563= CU_ID.IRFunc1=rT                                     Path(S1368,S1562)
	S1564= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F966)
	S1565= CU_ID.IRFunc2=rS                                     Path(S1367,S1564)
	S1566= IR_ID.Out31_26=>CU_ID.Op                             Premise(F967)
	S1567= CU_ID.Op=0                                           Path(S1366,S1566)
	S1568= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F968)
	S1569= CU_ID.IRFunc=42                                      Path(S1371,S1568)
	S1570= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F969)
	S1571= CU_MEM.IRFunc1=rT                                    Path(S1375,S1570)
	S1572= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F970)
	S1573= CU_MEM.IRFunc2=rS                                    Path(S1374,S1572)
	S1574= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F971)
	S1575= CU_MEM.Op=0                                          Path(S1373,S1574)
	S1576= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F972)
	S1577= CU_MEM.IRFunc=42                                     Path(S1378,S1576)
	S1578= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F973)
	S1579= CU_WB.IRFunc1=rT                                     Path(S1382,S1578)
	S1580= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F974)
	S1581= CU_WB.IRFunc2=rS                                     Path(S1381,S1580)
	S1582= IR_WB.Out31_26=>CU_WB.Op                             Premise(F975)
	S1583= CU_WB.Op=0                                           Path(S1380,S1582)
	S1584= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F976)
	S1585= CU_WB.IRFunc=42                                      Path(S1385,S1584)
	S1586= CtrlA_EX=0                                           Premise(F977)
	S1587= [A_EX]=FU(a)                                         A_EX-Hold(S1277,S1586)
	S1588= CtrlB_EX=0                                           Premise(F978)
	S1589= [B_EX]=FU(b)                                         B_EX-Hold(S1279,S1588)
	S1590= CtrlALUOut_MEM=0                                     Premise(F979)
	S1591= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                   ALUOut_MEM-Hold(S1281,S1590)
	S1592= CtrlALUOut_DMMU1=0                                   Premise(F980)
	S1593= [ALUOut_DMMU1]={31{0},(FU(a)<FU(b))}                 ALUOut_DMMU1-Hold(S1283,S1592)
	S1594= CtrlALUOut_DMMU2=0                                   Premise(F981)
	S1595= [ALUOut_DMMU2]={31{0},(FU(a)<FU(b))}                 ALUOut_DMMU2-Hold(S1285,S1594)
	S1596= CtrlALUOut_WB=1                                      Premise(F982)
	S1597= [ALUOut_WB]={31{0},(FU(a)<FU(b))}                    ALUOut_WB-Write(S1403,S1596)
	S1598= CtrlA_MEM=0                                          Premise(F983)
	S1599= CtrlA_WB=0                                           Premise(F984)
	S1600= CtrlB_MEM=0                                          Premise(F985)
	S1601= CtrlB_WB=0                                           Premise(F986)
	S1602= CtrlICache=0                                         Premise(F987)
	S1603= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1293,S1602)
	S1604= CtrlIMMU=0                                           Premise(F988)
	S1605= CtrlIR_DMMU1=0                                       Premise(F989)
	S1606= [IR_DMMU1]={0,rS,rT,rD,0,42}                         IR_DMMU1-Hold(S1296,S1605)
	S1607= CtrlIR_DMMU2=0                                       Premise(F990)
	S1608= [IR_DMMU2]={0,rS,rT,rD,0,42}                         IR_DMMU2-Hold(S1298,S1607)
	S1609= CtrlIR_EX=0                                          Premise(F991)
	S1610= [IR_EX]={0,rS,rT,rD,0,42}                            IR_EX-Hold(S1300,S1609)
	S1611= CtrlIR_ID=0                                          Premise(F992)
	S1612= [IR_ID]={0,rS,rT,rD,0,42}                            IR_ID-Hold(S1302,S1611)
	S1613= CtrlIR_IMMU=0                                        Premise(F993)
	S1614= CtrlIR_MEM=0                                         Premise(F994)
	S1615= [IR_MEM]={0,rS,rT,rD,0,42}                           IR_MEM-Hold(S1305,S1614)
	S1616= CtrlIR_WB=1                                          Premise(F995)
	S1617= [IR_WB]={0,rS,rT,rD,0,42}                            IR_WB-Write(S1536,S1616)
	S1618= CtrlGPR=0                                            Premise(F996)
	S1619= GPR[rS]=a                                            GPR-Hold(S1309,S1618)
	S1620= GPR[rT]=b                                            GPR-Hold(S1310,S1618)
	S1621= CtrlIAddrReg=0                                       Premise(F997)
	S1622= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1312,S1621)
	S1623= CtrlPC=0                                             Premise(F998)
	S1624= CtrlPCInc=0                                          Premise(F999)
	S1625= PC[CIA]=addr                                         PC-Hold(S1315,S1624)
	S1626= PC[Out]=addr+4                                       PC-Hold(S1316,S1623,S1624)
	S1627= CtrlIMem=0                                           Premise(F1000)
	S1628= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                   IMem-Hold(S1318,S1627)
	S1629= CtrlICacheReg=0                                      Premise(F1001)
	S1630= CtrlASIDIn=0                                         Premise(F1002)
	S1631= CtrlCP0=0                                            Premise(F1003)
	S1632= CP0[ASID]=pid                                        CP0-Hold(S1322,S1631)
	S1633= CtrlEPCIn=0                                          Premise(F1004)
	S1634= CtrlExCodeIn=0                                       Premise(F1005)
	S1635= CtrlIRMux=0                                          Premise(F1006)

WB	S1636= A_EX.Out=FU(a)                                       A_EX-Out(S1587)
	S1637= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1587)
	S1638= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1587)
	S1639= B_EX.Out=FU(b)                                       B_EX-Out(S1589)
	S1640= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1589)
	S1641= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1589)
	S1642= ALUOut_MEM.Out={31{0},(FU(a)<FU(b))}                 ALUOut_MEM-Out(S1591)
	S1643= ALUOut_MEM.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]       ALUOut_MEM-Out(S1591)
	S1644= ALUOut_MEM.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]       ALUOut_MEM-Out(S1591)
	S1645= ALUOut_DMMU1.Out={31{0},(FU(a)<FU(b))}               ALUOut_DMMU1-Out(S1593)
	S1646= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]     ALUOut_DMMU1-Out(S1593)
	S1647= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]     ALUOut_DMMU1-Out(S1593)
	S1648= ALUOut_DMMU2.Out={31{0},(FU(a)<FU(b))}               ALUOut_DMMU2-Out(S1595)
	S1649= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]     ALUOut_DMMU2-Out(S1595)
	S1650= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]     ALUOut_DMMU2-Out(S1595)
	S1651= ALUOut_WB.Out={31{0},(FU(a)<FU(b))}                  ALUOut_WB-Out(S1597)
	S1652= ALUOut_WB.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]        ALUOut_WB-Out(S1597)
	S1653= ALUOut_WB.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]        ALUOut_WB-Out(S1597)
	S1654= IR_DMMU1.Out={0,rS,rT,rD,0,42}                       IR_DMMU1-Out(S1606)
	S1655= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1606)
	S1656= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1606)
	S1657= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1606)
	S1658= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1606)
	S1659= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1606)
	S1660= IR_DMMU1.Out5_0=42                                   IR_DMMU1-Out(S1606)
	S1661= IR_DMMU2.Out={0,rS,rT,rD,0,42}                       IR_DMMU2-Out(S1608)
	S1662= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1608)
	S1663= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1608)
	S1664= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1608)
	S1665= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1608)
	S1666= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1608)
	S1667= IR_DMMU2.Out5_0=42                                   IR_DMMU2-Out(S1608)
	S1668= IR_EX.Out={0,rS,rT,rD,0,42}                          IR_EX-Out(S1610)
	S1669= IR_EX.Out31_26=0                                     IR_EX-Out(S1610)
	S1670= IR_EX.Out25_21=rS                                    IR_EX-Out(S1610)
	S1671= IR_EX.Out20_16=rT                                    IR_EX-Out(S1610)
	S1672= IR_EX.Out15_11=rD                                    IR_EX-Out(S1610)
	S1673= IR_EX.Out10_6=0                                      IR_EX-Out(S1610)
	S1674= IR_EX.Out5_0=42                                      IR_EX-Out(S1610)
	S1675= IR_ID.Out={0,rS,rT,rD,0,42}                          IR-Out(S1612)
	S1676= IR_ID.Out31_26=0                                     IR-Out(S1612)
	S1677= IR_ID.Out25_21=rS                                    IR-Out(S1612)
	S1678= IR_ID.Out20_16=rT                                    IR-Out(S1612)
	S1679= IR_ID.Out15_11=rD                                    IR-Out(S1612)
	S1680= IR_ID.Out10_6=0                                      IR-Out(S1612)
	S1681= IR_ID.Out5_0=42                                      IR-Out(S1612)
	S1682= IR_MEM.Out={0,rS,rT,rD,0,42}                         IR_MEM-Out(S1615)
	S1683= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1615)
	S1684= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1615)
	S1685= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1615)
	S1686= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1615)
	S1687= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1615)
	S1688= IR_MEM.Out5_0=42                                     IR_MEM-Out(S1615)
	S1689= IR_WB.Out={0,rS,rT,rD,0,42}                          IR-Out(S1617)
	S1690= IR_WB.Out31_26=0                                     IR-Out(S1617)
	S1691= IR_WB.Out25_21=rS                                    IR-Out(S1617)
	S1692= IR_WB.Out20_16=rT                                    IR-Out(S1617)
	S1693= IR_WB.Out15_11=rD                                    IR-Out(S1617)
	S1694= IR_WB.Out10_6=0                                      IR-Out(S1617)
	S1695= IR_WB.Out5_0=42                                      IR-Out(S1617)
	S1696= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1622)
	S1697= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1622)
	S1698= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1622)
	S1699= PC.CIA=addr                                          PC-Out(S1625)
	S1700= PC.CIA31_28=addr[31:28]                              PC-Out(S1625)
	S1701= PC.Out=addr+4                                        PC-Out(S1626)
	S1702= CP0.ASID=pid                                         CP0-Read-ASID(S1632)
	S1703= A_EX.Out=>ALU.A                                      Premise(F1007)
	S1704= ALU.A=FU(a)                                          Path(S1636,S1703)
	S1705= B_EX.Out=>ALU.B                                      Premise(F1008)
	S1706= ALU.B=FU(b)                                          Path(S1639,S1705)
	S1707= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1009)
	S1708= ALUOut_DMMU1.In={31{0},(FU(a)<FU(b))}                Path(S1642,S1707)
	S1709= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1010)
	S1710= ALUOut_DMMU2.In={31{0},(FU(a)<FU(b))}                Path(S1645,S1709)
	S1711= ALU.Out=>ALUOut_MEM.In                               Premise(F1011)
	S1712= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F1012)
	S1713= ALUOut_WB.In={31{0},(FU(a)<FU(b))}                   Path(S1648,S1712)
	S1714= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F1013)
	S1715= FU.OutID1=>A_EX.In                                   Premise(F1014)
	S1716= A_MEM.Out=>A_WB.In                                   Premise(F1015)
	S1717= FU.OutID2=>B_EX.In                                   Premise(F1016)
	S1718= B_MEM.Out=>B_WB.In                                   Premise(F1017)
	S1719= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1018)
	S1720= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1019)
	S1721= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1020)
	S1722= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1021)
	S1723= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1022)
	S1724= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1023)
	S1725= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1024)
	S1726= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1025)
	S1727= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1026)
	S1728= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1027)
	S1729= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1028)
	S1730= FU.Halt_ID=>CU_ID.Halt                               Premise(F1029)
	S1731= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1030)
	S1732= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1031)
	S1733= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1032)
	S1734= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1033)
	S1735= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1034)
	S1736= FU.Halt_IF=>CU_IF.Halt                               Premise(F1035)
	S1737= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1036)
	S1738= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1037)
	S1739= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1038)
	S1740= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1039)
	S1741= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1040)
	S1742= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1041)
	S1743= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1042)
	S1744= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1043)
	S1745= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1044)
	S1746= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1045)
	S1747= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1046)
	S1748= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1047)
	S1749= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1048)
	S1750= ICache.Hit=>FU.ICacheHit                             Premise(F1049)
	S1751= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1050)
	S1752= FU.IR_DMMU1={0,rS,rT,rD,0,42}                        Path(S1654,S1751)
	S1753= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1051)
	S1754= FU.IR_DMMU2={0,rS,rT,rD,0,42}                        Path(S1661,S1753)
	S1755= IR_EX.Out=>FU.IR_EX                                  Premise(F1052)
	S1756= FU.IR_EX={0,rS,rT,rD,0,42}                           Path(S1668,S1755)
	S1757= IR_ID.Out=>FU.IR_ID                                  Premise(F1053)
	S1758= FU.IR_ID={0,rS,rT,rD,0,42}                           Path(S1675,S1757)
	S1759= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1054)
	S1760= IR_MEM.Out=>FU.IR_MEM                                Premise(F1055)
	S1761= FU.IR_MEM={0,rS,rT,rD,0,42}                          Path(S1682,S1760)
	S1762= IR_WB.Out=>FU.IR_WB                                  Premise(F1056)
	S1763= FU.IR_WB={0,rS,rT,rD,0,42}                           Path(S1689,S1762)
	S1764= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F1057)
	S1765= FU.InDMMU1={31{0},(FU(a)<FU(b))}                     Path(S1645,S1764)
	S1766= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F1058)
	S1767= FU.InDMMU1_WReg=rD                                   Path(S1658,S1766)
	S1768= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F1059)
	S1769= FU.InDMMU2={31{0},(FU(a)<FU(b))}                     Path(S1648,S1768)
	S1770= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F1060)
	S1771= FU.InDMMU2_WReg=rD                                   Path(S1665,S1770)
	S1772= ALU.Out=>FU.InEX                                     Premise(F1061)
	S1773= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F1062)
	S1774= FU.InEX_WReg=rD                                      Path(S1672,S1773)
	S1775= GPR.Rdata1=>FU.InID1                                 Premise(F1063)
	S1776= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1064)
	S1777= FU.InID1_RReg=rS                                     Path(S1677,S1776)
	S1778= GPR.Rdata2=>FU.InID2                                 Premise(F1065)
	S1779= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F1066)
	S1780= FU.InID2_RReg=rT                                     Path(S1678,S1779)
	S1781= ALUOut_MEM.Out=>FU.InMEM                             Premise(F1067)
	S1782= FU.InMEM={31{0},(FU(a)<FU(b))}                       Path(S1642,S1781)
	S1783= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F1068)
	S1784= FU.InMEM_WReg=rD                                     Path(S1686,S1783)
	S1785= ALUOut_WB.Out=>FU.InWB                               Premise(F1069)
	S1786= FU.InWB={31{0},(FU(a)<FU(b))}                        Path(S1651,S1785)
	S1787= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F1070)
	S1788= FU.InWB_WReg=rD                                      Path(S1693,S1787)
	S1789= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1071)
	S1790= GPR.RReg1=rS                                         Path(S1677,S1789)
	S1791= GPR.Rdata1=a                                         GPR-Read(S1790,S1619)
	S1792= FU.InID1=a                                           Path(S1791,S1775)
	S1793= FU.OutID1=FU(a)                                      FU-Forward(S1792)
	S1794= A_EX.In=FU(a)                                        Path(S1793,S1715)
	S1795= IR_ID.Out20_16=>GPR.RReg2                            Premise(F1072)
	S1796= GPR.RReg2=rT                                         Path(S1678,S1795)
	S1797= GPR.Rdata2=b                                         GPR-Read(S1796,S1620)
	S1798= FU.InID2=b                                           Path(S1797,S1778)
	S1799= FU.OutID2=FU(b)                                      FU-Forward(S1798)
	S1800= B_EX.In=FU(b)                                        Path(S1799,S1717)
	S1801= ALUOut_WB.Out=>GPR.WData                             Premise(F1073)
	S1802= GPR.WData={31{0},(FU(a)<FU(b))}                      Path(S1651,S1801)
	S1803= IR_WB.Out15_11=>GPR.WReg                             Premise(F1074)
	S1804= GPR.WReg=rD                                          Path(S1693,S1803)
	S1805= IMMU.Addr=>IAddrReg.In                               Premise(F1075)
	S1806= PC.Out=>ICache.IEA                                   Premise(F1076)
	S1807= ICache.IEA=addr+4                                    Path(S1701,S1806)
	S1808= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1807)
	S1809= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1808,S1737)
	S1810= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1808,S1750)
	S1811= PC.Out=>ICache.IEA                                   Premise(F1077)
	S1812= IMem.MEM8WordOut=>ICache.WData                       Premise(F1078)
	S1813= ICache.Out=>ICacheReg.In                             Premise(F1079)
	S1814= PC.Out=>IMMU.IEA                                     Premise(F1080)
	S1815= IMMU.IEA=addr+4                                      Path(S1701,S1814)
	S1816= CP0.ASID=>IMMU.PID                                   Premise(F1081)
	S1817= IMMU.PID=pid                                         Path(S1702,S1816)
	S1818= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1817,S1815)
	S1819= IAddrReg.In={pid,addr+4}                             Path(S1818,S1805)
	S1820= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1817,S1815)
	S1821= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1820,S1738)
	S1822= IAddrReg.Out=>IMem.RAddr                             Premise(F1082)
	S1823= IMem.RAddr={pid,addr}                                Path(S1696,S1822)
	S1824= IMem.Out={0,rS,rT,rD,0,42}                           IMem-Read(S1823,S1628)
	S1825= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1823,S1628)
	S1826= ICache.WData=IMemGet8Word({pid,addr})                Path(S1825,S1812)
	S1827= ICacheReg.Out=>IRMux.CacheData                       Premise(F1083)
	S1828= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1084)
	S1829= IMem.Out=>IRMux.MemData                              Premise(F1085)
	S1830= IRMux.MemData={0,rS,rT,rD,0,42}                      Path(S1824,S1829)
	S1831= IRMux.Out={0,rS,rT,rD,0,42}                          IRMux-Select2(S1830)
	S1832= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1086)
	S1833= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1087)
	S1834= IR_DMMU1.In={0,rS,rT,rD,0,42}                        Path(S1682,S1833)
	S1835= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1088)
	S1836= IR_DMMU2.In={0,rS,rT,rD,0,42}                        Path(S1654,S1835)
	S1837= IR_ID.Out=>IR_EX.In                                  Premise(F1089)
	S1838= IR_EX.In={0,rS,rT,rD,0,42}                           Path(S1675,S1837)
	S1839= ICache.Out=>IR_ID.In                                 Premise(F1090)
	S1840= IRMux.Out=>IR_ID.In                                  Premise(F1091)
	S1841= IR_ID.In={0,rS,rT,rD,0,42}                           Path(S1831,S1840)
	S1842= ICache.Out=>IR_IMMU.In                               Premise(F1092)
	S1843= IR_EX.Out=>IR_MEM.In                                 Premise(F1093)
	S1844= IR_MEM.In={0,rS,rT,rD,0,42}                          Path(S1668,S1843)
	S1845= IR_DMMU2.Out=>IR_WB.In                               Premise(F1094)
	S1846= IR_WB.In={0,rS,rT,rD,0,42}                           Path(S1661,S1845)
	S1847= IR_MEM.Out=>IR_WB.In                                 Premise(F1095)
	S1848= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1096)
	S1849= CU_DMMU1.IRFunc1=rT                                  Path(S1657,S1848)
	S1850= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1097)
	S1851= CU_DMMU1.IRFunc2=rS                                  Path(S1656,S1850)
	S1852= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1098)
	S1853= CU_DMMU1.Op=0                                        Path(S1655,S1852)
	S1854= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1099)
	S1855= CU_DMMU1.IRFunc=42                                   Path(S1660,S1854)
	S1856= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1100)
	S1857= CU_DMMU2.IRFunc1=rT                                  Path(S1664,S1856)
	S1858= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1101)
	S1859= CU_DMMU2.IRFunc2=rS                                  Path(S1663,S1858)
	S1860= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1102)
	S1861= CU_DMMU2.Op=0                                        Path(S1662,S1860)
	S1862= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1103)
	S1863= CU_DMMU2.IRFunc=42                                   Path(S1667,S1862)
	S1864= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1104)
	S1865= CU_EX.IRFunc1=rT                                     Path(S1671,S1864)
	S1866= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1105)
	S1867= CU_EX.IRFunc2=rS                                     Path(S1670,S1866)
	S1868= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1106)
	S1869= CU_EX.Op=0                                           Path(S1669,S1868)
	S1870= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1107)
	S1871= CU_EX.IRFunc=42                                      Path(S1674,S1870)
	S1872= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1108)
	S1873= CU_ID.IRFunc1=rT                                     Path(S1678,S1872)
	S1874= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1109)
	S1875= CU_ID.IRFunc2=rS                                     Path(S1677,S1874)
	S1876= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1110)
	S1877= CU_ID.Op=0                                           Path(S1676,S1876)
	S1878= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1111)
	S1879= CU_ID.IRFunc=42                                      Path(S1681,S1878)
	S1880= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1112)
	S1881= CU_MEM.IRFunc1=rT                                    Path(S1685,S1880)
	S1882= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1113)
	S1883= CU_MEM.IRFunc2=rS                                    Path(S1684,S1882)
	S1884= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1114)
	S1885= CU_MEM.Op=0                                          Path(S1683,S1884)
	S1886= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1115)
	S1887= CU_MEM.IRFunc=42                                     Path(S1688,S1886)
	S1888= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1116)
	S1889= CU_WB.IRFunc1=rT                                     Path(S1692,S1888)
	S1890= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1117)
	S1891= CU_WB.IRFunc2=rS                                     Path(S1691,S1890)
	S1892= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1118)
	S1893= CU_WB.Op=0                                           Path(S1690,S1892)
	S1894= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1119)
	S1895= CU_WB.IRFunc=42                                      Path(S1695,S1894)
	S1896= CtrlA_EX=0                                           Premise(F1120)
	S1897= [A_EX]=FU(a)                                         A_EX-Hold(S1587,S1896)
	S1898= CtrlB_EX=0                                           Premise(F1121)
	S1899= [B_EX]=FU(b)                                         B_EX-Hold(S1589,S1898)
	S1900= CtrlALUOut_MEM=0                                     Premise(F1122)
	S1901= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                   ALUOut_MEM-Hold(S1591,S1900)
	S1902= CtrlALUOut_DMMU1=0                                   Premise(F1123)
	S1903= [ALUOut_DMMU1]={31{0},(FU(a)<FU(b))}                 ALUOut_DMMU1-Hold(S1593,S1902)
	S1904= CtrlALUOut_DMMU2=0                                   Premise(F1124)
	S1905= [ALUOut_DMMU2]={31{0},(FU(a)<FU(b))}                 ALUOut_DMMU2-Hold(S1595,S1904)
	S1906= CtrlALUOut_WB=0                                      Premise(F1125)
	S1907= [ALUOut_WB]={31{0},(FU(a)<FU(b))}                    ALUOut_WB-Hold(S1597,S1906)
	S1908= CtrlA_MEM=0                                          Premise(F1126)
	S1909= CtrlA_WB=0                                           Premise(F1127)
	S1910= CtrlB_MEM=0                                          Premise(F1128)
	S1911= CtrlB_WB=0                                           Premise(F1129)
	S1912= CtrlICache=0                                         Premise(F1130)
	S1913= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1603,S1912)
	S1914= CtrlIMMU=0                                           Premise(F1131)
	S1915= CtrlIR_DMMU1=0                                       Premise(F1132)
	S1916= [IR_DMMU1]={0,rS,rT,rD,0,42}                         IR_DMMU1-Hold(S1606,S1915)
	S1917= CtrlIR_DMMU2=0                                       Premise(F1133)
	S1918= [IR_DMMU2]={0,rS,rT,rD,0,42}                         IR_DMMU2-Hold(S1608,S1917)
	S1919= CtrlIR_EX=0                                          Premise(F1134)
	S1920= [IR_EX]={0,rS,rT,rD,0,42}                            IR_EX-Hold(S1610,S1919)
	S1921= CtrlIR_ID=0                                          Premise(F1135)
	S1922= [IR_ID]={0,rS,rT,rD,0,42}                            IR_ID-Hold(S1612,S1921)
	S1923= CtrlIR_IMMU=0                                        Premise(F1136)
	S1924= CtrlIR_MEM=0                                         Premise(F1137)
	S1925= [IR_MEM]={0,rS,rT,rD,0,42}                           IR_MEM-Hold(S1615,S1924)
	S1926= CtrlIR_WB=0                                          Premise(F1138)
	S1927= [IR_WB]={0,rS,rT,rD,0,42}                            IR_WB-Hold(S1617,S1926)
	S1928= CtrlGPR=1                                            Premise(F1139)
	S1929= GPR[rD]={31{0},(FU(a)<FU(b))}                        GPR-Write(S1804,S1802,S1928)
	S1930= CtrlIAddrReg=0                                       Premise(F1140)
	S1931= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1622,S1930)
	S1932= CtrlPC=0                                             Premise(F1141)
	S1933= CtrlPCInc=0                                          Premise(F1142)
	S1934= PC[CIA]=addr                                         PC-Hold(S1625,S1933)
	S1935= PC[Out]=addr+4                                       PC-Hold(S1626,S1932,S1933)
	S1936= CtrlIMem=0                                           Premise(F1143)
	S1937= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                   IMem-Hold(S1628,S1936)
	S1938= CtrlICacheReg=0                                      Premise(F1144)
	S1939= CtrlASIDIn=0                                         Premise(F1145)
	S1940= CtrlCP0=0                                            Premise(F1146)
	S1941= CP0[ASID]=pid                                        CP0-Hold(S1632,S1940)
	S1942= CtrlEPCIn=0                                          Premise(F1147)
	S1943= CtrlExCodeIn=0                                       Premise(F1148)
	S1944= CtrlIRMux=0                                          Premise(F1149)

POST	S1897= [A_EX]=FU(a)                                         A_EX-Hold(S1587,S1896)
	S1899= [B_EX]=FU(b)                                         B_EX-Hold(S1589,S1898)
	S1901= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                   ALUOut_MEM-Hold(S1591,S1900)
	S1903= [ALUOut_DMMU1]={31{0},(FU(a)<FU(b))}                 ALUOut_DMMU1-Hold(S1593,S1902)
	S1905= [ALUOut_DMMU2]={31{0},(FU(a)<FU(b))}                 ALUOut_DMMU2-Hold(S1595,S1904)
	S1907= [ALUOut_WB]={31{0},(FU(a)<FU(b))}                    ALUOut_WB-Hold(S1597,S1906)
	S1913= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1603,S1912)
	S1916= [IR_DMMU1]={0,rS,rT,rD,0,42}                         IR_DMMU1-Hold(S1606,S1915)
	S1918= [IR_DMMU2]={0,rS,rT,rD,0,42}                         IR_DMMU2-Hold(S1608,S1917)
	S1920= [IR_EX]={0,rS,rT,rD,0,42}                            IR_EX-Hold(S1610,S1919)
	S1922= [IR_ID]={0,rS,rT,rD,0,42}                            IR_ID-Hold(S1612,S1921)
	S1925= [IR_MEM]={0,rS,rT,rD,0,42}                           IR_MEM-Hold(S1615,S1924)
	S1927= [IR_WB]={0,rS,rT,rD,0,42}                            IR_WB-Hold(S1617,S1926)
	S1929= GPR[rD]={31{0},(FU(a)<FU(b))}                        GPR-Write(S1804,S1802,S1928)
	S1931= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1622,S1930)
	S1934= PC[CIA]=addr                                         PC-Hold(S1625,S1933)
	S1935= PC[Out]=addr+4                                       PC-Hold(S1626,S1932,S1933)
	S1937= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                   IMem-Hold(S1628,S1936)
	S1941= CP0[ASID]=pid                                        CP0-Hold(S1632,S1940)

