
Inverter_48-230_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dbf8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  0800ddc8  0800ddc8  0000edc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e3d0  0800e3d0  000101d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e3d0  0800e3d0  0000f3d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e3d8  0800e3d8  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e3d8  0800e3d8  0000f3d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e3dc  0800e3dc  0000f3dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800e3e0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014264  200001d8  0800e5b8  000101d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2001443c  0800e5b8  0001043c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ad06  00000000  00000000  00010208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039e6  00000000  00000000  0002af0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c0  00000000  00000000  0002e8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011ad  00000000  00000000  0002ffb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029baf  00000000  00000000  00031165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d6c4  00000000  00000000  0005ad14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fdf2f  00000000  00000000  000783d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00176307  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072b4  00000000  00000000  0017634c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0017d600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ddb0 	.word	0x0800ddb0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800ddb0 	.word	0x0800ddb0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b988 	b.w	8000ff0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	468e      	mov	lr, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	4688      	mov	r8, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4617      	mov	r7, r2
 8000d0c:	d962      	bls.n	8000dd4 <__udivmoddi4+0xdc>
 8000d0e:	fab2 f682 	clz	r6, r2
 8000d12:	b14e      	cbz	r6, 8000d28 <__udivmoddi4+0x30>
 8000d14:	f1c6 0320 	rsb	r3, r6, #32
 8000d18:	fa01 f806 	lsl.w	r8, r1, r6
 8000d1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d20:	40b7      	lsls	r7, r6
 8000d22:	ea43 0808 	orr.w	r8, r3, r8
 8000d26:	40b4      	lsls	r4, r6
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	fa1f fc87 	uxth.w	ip, r7
 8000d30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d34:	0c23      	lsrs	r3, r4, #16
 8000d36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d4c:	f080 80ea 	bcs.w	8000f24 <__udivmoddi4+0x22c>
 8000d50:	429a      	cmp	r2, r3
 8000d52:	f240 80e7 	bls.w	8000f24 <__udivmoddi4+0x22c>
 8000d56:	3902      	subs	r1, #2
 8000d58:	443b      	add	r3, r7
 8000d5a:	1a9a      	subs	r2, r3, r2
 8000d5c:	b2a3      	uxth	r3, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6e:	459c      	cmp	ip, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x8e>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d78:	f080 80d6 	bcs.w	8000f28 <__udivmoddi4+0x230>
 8000d7c:	459c      	cmp	ip, r3
 8000d7e:	f240 80d3 	bls.w	8000f28 <__udivmoddi4+0x230>
 8000d82:	443b      	add	r3, r7
 8000d84:	3802      	subs	r0, #2
 8000d86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8a:	eba3 030c 	sub.w	r3, r3, ip
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11d      	cbz	r5, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40f3      	lsrs	r3, r6
 8000d94:	2200      	movs	r2, #0
 8000d96:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d905      	bls.n	8000dae <__udivmoddi4+0xb6>
 8000da2:	b10d      	cbz	r5, 8000da8 <__udivmoddi4+0xb0>
 8000da4:	e9c5 0100 	strd	r0, r1, [r5]
 8000da8:	2100      	movs	r1, #0
 8000daa:	4608      	mov	r0, r1
 8000dac:	e7f5      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dae:	fab3 f183 	clz	r1, r3
 8000db2:	2900      	cmp	r1, #0
 8000db4:	d146      	bne.n	8000e44 <__udivmoddi4+0x14c>
 8000db6:	4573      	cmp	r3, lr
 8000db8:	d302      	bcc.n	8000dc0 <__udivmoddi4+0xc8>
 8000dba:	4282      	cmp	r2, r0
 8000dbc:	f200 8105 	bhi.w	8000fca <__udivmoddi4+0x2d2>
 8000dc0:	1a84      	subs	r4, r0, r2
 8000dc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	4690      	mov	r8, r2
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d0e5      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dce:	e9c5 4800 	strd	r4, r8, [r5]
 8000dd2:	e7e2      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f000 8090 	beq.w	8000efa <__udivmoddi4+0x202>
 8000dda:	fab2 f682 	clz	r6, r2
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f040 80a4 	bne.w	8000f2c <__udivmoddi4+0x234>
 8000de4:	1a8a      	subs	r2, r1, r2
 8000de6:	0c03      	lsrs	r3, r0, #16
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	b280      	uxth	r0, r0
 8000dee:	b2bc      	uxth	r4, r7
 8000df0:	2101      	movs	r1, #1
 8000df2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000df6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d907      	bls.n	8000e16 <__udivmoddi4+0x11e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x11c>
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	f200 80e0 	bhi.w	8000fd4 <__udivmoddi4+0x2dc>
 8000e14:	46c4      	mov	ip, r8
 8000e16:	1a9b      	subs	r3, r3, r2
 8000e18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e24:	fb02 f404 	mul.w	r4, r2, r4
 8000e28:	429c      	cmp	r4, r3
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x144>
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0x142>
 8000e34:	429c      	cmp	r4, r3
 8000e36:	f200 80ca 	bhi.w	8000fce <__udivmoddi4+0x2d6>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	1b1b      	subs	r3, r3, r4
 8000e3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e42:	e7a5      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e44:	f1c1 0620 	rsb	r6, r1, #32
 8000e48:	408b      	lsls	r3, r1
 8000e4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4e:	431f      	orrs	r7, r3
 8000e50:	fa0e f401 	lsl.w	r4, lr, r1
 8000e54:	fa20 f306 	lsr.w	r3, r0, r6
 8000e58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e60:	4323      	orrs	r3, r4
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	fa1f fc87 	uxth.w	ip, r7
 8000e6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e82:	d909      	bls.n	8000e98 <__udivmoddi4+0x1a0>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e8a:	f080 809c 	bcs.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e8e:	45a6      	cmp	lr, r4
 8000e90:	f240 8099 	bls.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	eba4 040e 	sub.w	r4, r4, lr
 8000e9c:	fa1f fe83 	uxth.w	lr, r3
 8000ea0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ea4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ea8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000eac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb0:	45a4      	cmp	ip, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x1ce>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eba:	f080 8082 	bcs.w	8000fc2 <__udivmoddi4+0x2ca>
 8000ebe:	45a4      	cmp	ip, r4
 8000ec0:	d97f      	bls.n	8000fc2 <__udivmoddi4+0x2ca>
 8000ec2:	3b02      	subs	r3, #2
 8000ec4:	443c      	add	r4, r7
 8000ec6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eca:	eba4 040c 	sub.w	r4, r4, ip
 8000ece:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ed2:	4564      	cmp	r4, ip
 8000ed4:	4673      	mov	r3, lr
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	d362      	bcc.n	8000fa0 <__udivmoddi4+0x2a8>
 8000eda:	d05f      	beq.n	8000f9c <__udivmoddi4+0x2a4>
 8000edc:	b15d      	cbz	r5, 8000ef6 <__udivmoddi4+0x1fe>
 8000ede:	ebb8 0203 	subs.w	r2, r8, r3
 8000ee2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ee6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eea:	fa22 f301 	lsr.w	r3, r2, r1
 8000eee:	431e      	orrs	r6, r3
 8000ef0:	40cc      	lsrs	r4, r1
 8000ef2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	e74f      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000efa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000efe:	0c01      	lsrs	r1, r0, #16
 8000f00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f04:	b280      	uxth	r0, r0
 8000f06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4638      	mov	r0, r7
 8000f0e:	463c      	mov	r4, r7
 8000f10:	46b8      	mov	r8, r7
 8000f12:	46be      	mov	lr, r7
 8000f14:	2620      	movs	r6, #32
 8000f16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f1a:	eba2 0208 	sub.w	r2, r2, r8
 8000f1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f22:	e766      	b.n	8000df2 <__udivmoddi4+0xfa>
 8000f24:	4601      	mov	r1, r0
 8000f26:	e718      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f28:	4610      	mov	r0, r2
 8000f2a:	e72c      	b.n	8000d86 <__udivmoddi4+0x8e>
 8000f2c:	f1c6 0220 	rsb	r2, r6, #32
 8000f30:	fa2e f302 	lsr.w	r3, lr, r2
 8000f34:	40b7      	lsls	r7, r6
 8000f36:	40b1      	lsls	r1, r6
 8000f38:	fa20 f202 	lsr.w	r2, r0, r2
 8000f3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f40:	430a      	orrs	r2, r1
 8000f42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f46:	b2bc      	uxth	r4, r7
 8000f48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f4c:	0c11      	lsrs	r1, r2, #16
 8000f4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f52:	fb08 f904 	mul.w	r9, r8, r4
 8000f56:	40b0      	lsls	r0, r6
 8000f58:	4589      	cmp	r9, r1
 8000f5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f5e:	b280      	uxth	r0, r0
 8000f60:	d93e      	bls.n	8000fe0 <__udivmoddi4+0x2e8>
 8000f62:	1879      	adds	r1, r7, r1
 8000f64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f68:	d201      	bcs.n	8000f6e <__udivmoddi4+0x276>
 8000f6a:	4589      	cmp	r9, r1
 8000f6c:	d81f      	bhi.n	8000fae <__udivmoddi4+0x2b6>
 8000f6e:	eba1 0109 	sub.w	r1, r1, r9
 8000f72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f84:	4542      	cmp	r2, r8
 8000f86:	d229      	bcs.n	8000fdc <__udivmoddi4+0x2e4>
 8000f88:	18ba      	adds	r2, r7, r2
 8000f8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8e:	d2c4      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f90:	4542      	cmp	r2, r8
 8000f92:	d2c2      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f94:	f1a9 0102 	sub.w	r1, r9, #2
 8000f98:	443a      	add	r2, r7
 8000f9a:	e7be      	b.n	8000f1a <__udivmoddi4+0x222>
 8000f9c:	45f0      	cmp	r8, lr
 8000f9e:	d29d      	bcs.n	8000edc <__udivmoddi4+0x1e4>
 8000fa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fa8:	3801      	subs	r0, #1
 8000faa:	46e1      	mov	r9, ip
 8000fac:	e796      	b.n	8000edc <__udivmoddi4+0x1e4>
 8000fae:	eba7 0909 	sub.w	r9, r7, r9
 8000fb2:	4449      	add	r1, r9
 8000fb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbc:	fb09 f804 	mul.w	r8, r9, r4
 8000fc0:	e7db      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fc2:	4673      	mov	r3, lr
 8000fc4:	e77f      	b.n	8000ec6 <__udivmoddi4+0x1ce>
 8000fc6:	4650      	mov	r0, sl
 8000fc8:	e766      	b.n	8000e98 <__udivmoddi4+0x1a0>
 8000fca:	4608      	mov	r0, r1
 8000fcc:	e6fd      	b.n	8000dca <__udivmoddi4+0xd2>
 8000fce:	443b      	add	r3, r7
 8000fd0:	3a02      	subs	r2, #2
 8000fd2:	e733      	b.n	8000e3c <__udivmoddi4+0x144>
 8000fd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd8:	443b      	add	r3, r7
 8000fda:	e71c      	b.n	8000e16 <__udivmoddi4+0x11e>
 8000fdc:	4649      	mov	r1, r9
 8000fde:	e79c      	b.n	8000f1a <__udivmoddi4+0x222>
 8000fe0:	eba1 0109 	sub.w	r1, r1, r9
 8000fe4:	46c4      	mov	ip, r8
 8000fe6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fea:	fb09 f804 	mul.w	r8, r9, r4
 8000fee:	e7c4      	b.n	8000f7a <__udivmoddi4+0x282>

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <compute_duty_cycle>:

/*************************************************************************/
//  PRIVATE FUNCTIONS
/*************************************************************************/
// duty cycle computation based on control strategy
void compute_duty_cycle(myInverterCtrlStruct *INV, int idx, float sineAmplitude, float udc){
 8000ff4:	b5b0      	push	{r4, r5, r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001002:	edc7 0a00 	vstr	s1, [r7]
	INV->delta_d = (sineAmplitude*sine_wave[idx])/udc;
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff fabe 	bl	8000588 <__aeabi_f2d>
 800100c:	4aad      	ldr	r2, [pc, #692]	@ (80012c4 <compute_duty_cycle+0x2d0>)
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	4413      	add	r3, r2
 8001014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001018:	f7ff fb0e 	bl	8000638 <__aeabi_dmul>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4614      	mov	r4, r2
 8001022:	461d      	mov	r5, r3
 8001024:	6838      	ldr	r0, [r7, #0]
 8001026:	f7ff faaf 	bl	8000588 <__aeabi_f2d>
 800102a:	4602      	mov	r2, r0
 800102c:	460b      	mov	r3, r1
 800102e:	4620      	mov	r0, r4
 8001030:	4629      	mov	r1, r5
 8001032:	f7ff fc2b 	bl	800088c <__aeabi_ddiv>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	4610      	mov	r0, r2
 800103c:	4619      	mov	r1, r3
 800103e:	f7ff fdf3 	bl	8000c28 <__aeabi_d2f>
 8001042:	4602      	mov	r2, r0
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	609a      	str	r2, [r3, #8]
	if(INV->system_ctrl_strategy == SYM){								// symmetrical control strategy
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	785b      	ldrb	r3, [r3, #1]
 800104c:	2b00      	cmp	r3, #0
 800104e:	f040 808e 	bne.w	800116e <compute_duty_cycle+0x17a>
		if(INV->Leg_B == true && INV->Leg_C == false){					// leg A and leg B switching
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	78db      	ldrb	r3, [r3, #3]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d041      	beq.n	80010de <compute_duty_cycle+0xea>
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	791b      	ldrb	r3, [r3, #4]
 800105e:	f083 0301 	eor.w	r3, r3, #1
 8001062:	b2db      	uxtb	r3, r3
 8001064:	2b00      	cmp	r3, #0
 8001066:	d03a      	beq.n	80010de <compute_duty_cycle+0xea>
			INV->d_a = 0.5 + (0.5*INV->delta_d);
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	689b      	ldr	r3, [r3, #8]
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff fa8b 	bl	8000588 <__aeabi_f2d>
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	4b94      	ldr	r3, [pc, #592]	@ (80012c8 <compute_duty_cycle+0x2d4>)
 8001078:	f7ff fade 	bl	8000638 <__aeabi_dmul>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4610      	mov	r0, r2
 8001082:	4619      	mov	r1, r3
 8001084:	f04f 0200 	mov.w	r2, #0
 8001088:	4b8f      	ldr	r3, [pc, #572]	@ (80012c8 <compute_duty_cycle+0x2d4>)
 800108a:	f7ff f91f 	bl	80002cc <__adddf3>
 800108e:	4602      	mov	r2, r0
 8001090:	460b      	mov	r3, r1
 8001092:	4610      	mov	r0, r2
 8001094:	4619      	mov	r1, r3
 8001096:	f7ff fdc7 	bl	8000c28 <__aeabi_d2f>
 800109a:	4602      	mov	r2, r0
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	60da      	str	r2, [r3, #12]
			INV->d_b = 0.5 - (0.5*INV->delta_d);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fa6f 	bl	8000588 <__aeabi_f2d>
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	4b86      	ldr	r3, [pc, #536]	@ (80012c8 <compute_duty_cycle+0x2d4>)
 80010b0:	f7ff fac2 	bl	8000638 <__aeabi_dmul>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	f04f 0000 	mov.w	r0, #0
 80010bc:	4982      	ldr	r1, [pc, #520]	@ (80012c8 <compute_duty_cycle+0x2d4>)
 80010be:	f7ff f903 	bl	80002c8 <__aeabi_dsub>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	4610      	mov	r0, r2
 80010c8:	4619      	mov	r1, r3
 80010ca:	f7ff fdad 	bl	8000c28 <__aeabi_d2f>
 80010ce:	4602      	mov	r2, r0
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	611a      	str	r2, [r3, #16]
			INV->d_c = 0.0;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f04f 0200 	mov.w	r2, #0
 80010da:	615a      	str	r2, [r3, #20]
 80010dc:	e0ac      	b.n	8001238 <compute_duty_cycle+0x244>
		}
		else if(INV->Leg_B == false && INV->Leg_C == true){				// leg A and leg C switching
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	78db      	ldrb	r3, [r3, #3]
 80010e2:	f083 0301 	eor.w	r3, r3, #1
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	f000 80a5 	beq.w	8001238 <compute_duty_cycle+0x244>
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	791b      	ldrb	r3, [r3, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f000 80a0 	beq.w	8001238 <compute_duty_cycle+0x244>
			INV->d_a = 0.5 + 0.5*INV->delta_d;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fa43 	bl	8000588 <__aeabi_f2d>
 8001102:	f04f 0200 	mov.w	r2, #0
 8001106:	4b70      	ldr	r3, [pc, #448]	@ (80012c8 <compute_duty_cycle+0x2d4>)
 8001108:	f7ff fa96 	bl	8000638 <__aeabi_dmul>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4610      	mov	r0, r2
 8001112:	4619      	mov	r1, r3
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	4b6b      	ldr	r3, [pc, #428]	@ (80012c8 <compute_duty_cycle+0x2d4>)
 800111a:	f7ff f8d7 	bl	80002cc <__adddf3>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	f7ff fd7f 	bl	8000c28 <__aeabi_d2f>
 800112a:	4602      	mov	r2, r0
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	60da      	str	r2, [r3, #12]
			INV->d_c = 0.5 - 0.5*INV->delta_d;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff fa27 	bl	8000588 <__aeabi_f2d>
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	4b62      	ldr	r3, [pc, #392]	@ (80012c8 <compute_duty_cycle+0x2d4>)
 8001140:	f7ff fa7a 	bl	8000638 <__aeabi_dmul>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	495e      	ldr	r1, [pc, #376]	@ (80012c8 <compute_duty_cycle+0x2d4>)
 800114e:	f7ff f8bb 	bl	80002c8 <__aeabi_dsub>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4610      	mov	r0, r2
 8001158:	4619      	mov	r1, r3
 800115a:	f7ff fd65 	bl	8000c28 <__aeabi_d2f>
 800115e:	4602      	mov	r2, r0
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	615a      	str	r2, [r3, #20]
			INV->d_b = 0.0;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	611a      	str	r2, [r3, #16]
 800116c:	e064      	b.n	8001238 <compute_duty_cycle+0x244>
		}
	}
	else{																// totem pole control strategy
		if(INV->Leg_B == true && INV->Leg_C == false){					// leg A and leg B switching
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	78db      	ldrb	r3, [r3, #3]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d02e      	beq.n	80011d4 <compute_duty_cycle+0x1e0>
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	791b      	ldrb	r3, [r3, #4]
 800117a:	f083 0301 	eor.w	r3, r3, #1
 800117e:	b2db      	uxtb	r3, r3
 8001180:	2b00      	cmp	r3, #0
 8001182:	d027      	beq.n	80011d4 <compute_duty_cycle+0x1e0>
			if(INV->delta_d > 0.0){										// positive half-wave
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	edd3 7a02 	vldr	s15, [r3, #8]
 800118a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800118e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001192:	dd0c      	ble.n	80011ae <compute_duty_cycle+0x1ba>
				INV->d_a = INV->delta_d;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	689a      	ldr	r2, [r3, #8]
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	60da      	str	r2, [r3, #12]
				INV->d_b = 0.0;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f04f 0200 	mov.w	r2, #0
 80011a2:	611a      	str	r2, [r3, #16]
				INV->d_c = 0.0;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	615a      	str	r2, [r3, #20]
			if(INV->delta_d > 0.0){										// positive half-wave
 80011ac:	e044      	b.n	8001238 <compute_duty_cycle+0x244>
			}
			else{														// negative half-wave
				INV->d_a = 1.0 + INV->delta_d;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	edd3 7a02 	vldr	s15, [r3, #8]
 80011b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	edc3 7a03 	vstr	s15, [r3, #12]
				INV->d_b = 1.0;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80011c8:	611a      	str	r2, [r3, #16]
				INV->d_c = 0.0;
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	615a      	str	r2, [r3, #20]
			if(INV->delta_d > 0.0){										// positive half-wave
 80011d2:	e031      	b.n	8001238 <compute_duty_cycle+0x244>
			}
		}
		else if(INV->Leg_B == false && INV->Leg_C == true){				// leg A and leg C switching
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	78db      	ldrb	r3, [r3, #3]
 80011d8:	f083 0301 	eor.w	r3, r3, #1
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d02a      	beq.n	8001238 <compute_duty_cycle+0x244>
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	791b      	ldrb	r3, [r3, #4]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d026      	beq.n	8001238 <compute_duty_cycle+0x244>
			if(INV->delta_d > 0.0){										// positive half-wave
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80011f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f8:	dd0c      	ble.n	8001214 <compute_duty_cycle+0x220>
				INV->d_a = INV->delta_d;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	689a      	ldr	r2, [r3, #8]
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	60da      	str	r2, [r3, #12]
				INV->d_c = 0.0;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	f04f 0200 	mov.w	r2, #0
 8001208:	615a      	str	r2, [r3, #20]
				INV->d_b = 0.0;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f04f 0200 	mov.w	r2, #0
 8001210:	611a      	str	r2, [r3, #16]
 8001212:	e011      	b.n	8001238 <compute_duty_cycle+0x244>
			}
			else{														// negative half-wave
				INV->d_a = 1 + INV->delta_d;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	edd3 7a02 	vldr	s15, [r3, #8]
 800121a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800121e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	edc3 7a03 	vstr	s15, [r3, #12]
				INV->d_c = 1.0;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800122e:	615a      	str	r2, [r3, #20]
				INV->d_b = 0.0;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f04f 0200 	mov.w	r2, #0
 8001236:	611a      	str	r2, [r3, #16]
			}
		}
	}

	// duty cycle value saturation
	if(INV->d_a > DUTY_CYCLE_MAX_VALUE || INV->d_a < DUTY_CYCLE_MIN_VALUE || INV->d_b > DUTY_CYCLE_MAX_VALUE || INV->d_a < DUTY_CYCLE_MIN_VALUE || INV->d_c > DUTY_CYCLE_MAX_VALUE || INV->d_c < DUTY_CYCLE_MIN_VALUE){
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	edd3 7a03 	vldr	s15, [r3, #12]
 800123e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001242:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124a:	dc2c      	bgt.n	80012a6 <compute_duty_cycle+0x2b2>
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001252:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800125a:	d424      	bmi.n	80012a6 <compute_duty_cycle+0x2b2>
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001262:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001266:	eef4 7ac7 	vcmpe.f32	s15, s14
 800126a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126e:	dc1a      	bgt.n	80012a6 <compute_duty_cycle+0x2b2>
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	edd3 7a03 	vldr	s15, [r3, #12]
 8001276:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800127a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127e:	d412      	bmi.n	80012a6 <compute_duty_cycle+0x2b2>
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	edd3 7a05 	vldr	s15, [r3, #20]
 8001286:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800128a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800128e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001292:	dc08      	bgt.n	80012a6 <compute_duty_cycle+0x2b2>
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	edd3 7a05 	vldr	s15, [r3, #20]
 800129a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800129e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a2:	d400      	bmi.n	80012a6 <compute_duty_cycle+0x2b2>
		else if(INV->d_c > DUTY_CYCLE_MAX_VALUE)
			INV->d_c = DUTY_CYCLE_MAX_VALUE;
		else if(INV->d_c < DUTY_CYCLE_MIN_VALUE)
			INV->d_c = DUTY_CYCLE_MIN_VALUE;
	}
}
 80012a4:	e057      	b.n	8001356 <compute_duty_cycle+0x362>
		if(INV->d_a > DUTY_CYCLE_MAX_VALUE)
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	edd3 7a03 	vldr	s15, [r3, #12]
 80012ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b8:	dd08      	ble.n	80012cc <compute_duty_cycle+0x2d8>
			INV->d_a = DUTY_CYCLE_MAX_VALUE;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80012c0:	60da      	str	r2, [r3, #12]
}
 80012c2:	e048      	b.n	8001356 <compute_duty_cycle+0x362>
 80012c4:	200001f8 	.word	0x200001f8
 80012c8:	3fe00000 	.word	0x3fe00000
		else if(INV->d_a < DUTY_CYCLE_MIN_VALUE)
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80012d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012da:	d504      	bpl.n	80012e6 <compute_duty_cycle+0x2f2>
			INV->d_a = DUTY_CYCLE_MIN_VALUE;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	60da      	str	r2, [r3, #12]
}
 80012e4:	e037      	b.n	8001356 <compute_duty_cycle+0x362>
		else if(INV->d_b > DUTY_CYCLE_MAX_VALUE)
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80012ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f8:	dd04      	ble.n	8001304 <compute_duty_cycle+0x310>
			INV->d_b = DUTY_CYCLE_MAX_VALUE;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001300:	611a      	str	r2, [r3, #16]
}
 8001302:	e028      	b.n	8001356 <compute_duty_cycle+0x362>
		else if(INV->d_b < DUTY_CYCLE_MIN_VALUE)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	edd3 7a04 	vldr	s15, [r3, #16]
 800130a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800130e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001312:	d504      	bpl.n	800131e <compute_duty_cycle+0x32a>
			INV->d_b = DUTY_CYCLE_MIN_VALUE;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f04f 0200 	mov.w	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
}
 800131c:	e01b      	b.n	8001356 <compute_duty_cycle+0x362>
		else if(INV->d_c > DUTY_CYCLE_MAX_VALUE)
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	edd3 7a05 	vldr	s15, [r3, #20]
 8001324:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001328:	eef4 7ac7 	vcmpe.f32	s15, s14
 800132c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001330:	dd04      	ble.n	800133c <compute_duty_cycle+0x348>
			INV->d_c = DUTY_CYCLE_MAX_VALUE;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001338:	615a      	str	r2, [r3, #20]
}
 800133a:	e00c      	b.n	8001356 <compute_duty_cycle+0x362>
		else if(INV->d_c < DUTY_CYCLE_MIN_VALUE)
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001342:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134a:	d400      	bmi.n	800134e <compute_duty_cycle+0x35a>
}
 800134c:	e003      	b.n	8001356 <compute_duty_cycle+0x362>
			INV->d_c = DUTY_CYCLE_MIN_VALUE;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f04f 0200 	mov.w	r2, #0
 8001354:	615a      	str	r2, [r3, #20]
}
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bdb0      	pop	{r4, r5, r7, pc}
 800135e:	bf00      	nop

08001360 <ACCurrentMeasProcessing>:

float ACCurrentMeasProcessing(float ad_volt){
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	ed87 0a01 	vstr	s0, [r7, #4]
	float u_diff = ad_volt - ADC_OFFSET;
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f7ff f90c 	bl	8000588 <__aeabi_f2d>
 8001370:	a313      	add	r3, pc, #76	@ (adr r3, 80013c0 <ACCurrentMeasProcessing+0x60>)
 8001372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001376:	f7fe ffa7 	bl	80002c8 <__aeabi_dsub>
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	4610      	mov	r0, r2
 8001380:	4619      	mov	r1, r3
 8001382:	f7ff fc51 	bl	8000c28 <__aeabi_d2f>
 8001386:	4603      	mov	r3, r0
 8001388:	60fb      	str	r3, [r7, #12]
	float eq_i = u_diff * GAIN_MEAS_IAC;
 800138a:	68f8      	ldr	r0, [r7, #12]
 800138c:	f7ff f8fc 	bl	8000588 <__aeabi_f2d>
 8001390:	a30d      	add	r3, pc, #52	@ (adr r3, 80013c8 <ACCurrentMeasProcessing+0x68>)
 8001392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001396:	f7ff f94f 	bl	8000638 <__aeabi_dmul>
 800139a:	4602      	mov	r2, r0
 800139c:	460b      	mov	r3, r1
 800139e:	4610      	mov	r0, r2
 80013a0:	4619      	mov	r1, r3
 80013a2:	f7ff fc41 	bl	8000c28 <__aeabi_d2f>
 80013a6:	4603      	mov	r3, r0
 80013a8:	60bb      	str	r3, [r7, #8]
	return eq_i;
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	ee07 3a90 	vmov	s15, r3
}
 80013b0:	eeb0 0a67 	vmov.f32	s0, s15
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	f3af 8000 	nop.w
 80013c0:	66666666 	.word	0x66666666
 80013c4:	3ffa6666 	.word	0x3ffa6666
 80013c8:	7ae147ae 	.word	0x7ae147ae
 80013cc:	404e4e14 	.word	0x404e4e14

080013d0 <ACVoltageMeasProcessing>:

float ACVoltageMeasProcessing(float ad_volt){
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	ed87 0a01 	vstr	s0, [r7, #4]
	float u_diff = ad_volt - ADC_OFFSET;
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f7ff f8d4 	bl	8000588 <__aeabi_f2d>
 80013e0:	a310      	add	r3, pc, #64	@ (adr r3, 8001424 <ACVoltageMeasProcessing+0x54>)
 80013e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e6:	f7fe ff6f 	bl	80002c8 <__aeabi_dsub>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4610      	mov	r0, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	f7ff fc19 	bl	8000c28 <__aeabi_d2f>
 80013f6:	4603      	mov	r3, r0
 80013f8:	60fb      	str	r3, [r7, #12]
	float eq_uac = u_diff * GAIN_MEAS_UAC;
 80013fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80013fe:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001420 <ACVoltageMeasProcessing+0x50>
 8001402:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001406:	edc7 7a02 	vstr	s15, [r7, #8]
	return eq_uac;
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	ee07 3a90 	vmov	s15, r3
}
 8001410:	eeb0 0a67 	vmov.f32	s0, s15
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	f3af 8000 	nop.w
 8001420:	43c84000 	.word	0x43c84000
 8001424:	66666666 	.word	0x66666666
 8001428:	3ffa6666 	.word	0x3ffa6666
 800142c:	00000000 	.word	0x00000000

08001430 <DCVoltageMeasProcessing>:

float DCVoltageMeasProcessing(float ad_volt){
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	ed87 0a01 	vstr	s0, [r7, #4]
	float u_diff = ad_volt - ADC_OFFSET;
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f7ff f8a4 	bl	8000588 <__aeabi_f2d>
 8001440:	a313      	add	r3, pc, #76	@ (adr r3, 8001490 <DCVoltageMeasProcessing+0x60>)
 8001442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001446:	f7fe ff3f 	bl	80002c8 <__aeabi_dsub>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4610      	mov	r0, r2
 8001450:	4619      	mov	r1, r3
 8001452:	f7ff fbe9 	bl	8000c28 <__aeabi_d2f>
 8001456:	4603      	mov	r3, r0
 8001458:	60fb      	str	r3, [r7, #12]
	float eq_udc = u_diff * GAIN_MEAS_UDC;
 800145a:	68f8      	ldr	r0, [r7, #12]
 800145c:	f7ff f894 	bl	8000588 <__aeabi_f2d>
 8001460:	a30d      	add	r3, pc, #52	@ (adr r3, 8001498 <DCVoltageMeasProcessing+0x68>)
 8001462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001466:	f7ff f8e7 	bl	8000638 <__aeabi_dmul>
 800146a:	4602      	mov	r2, r0
 800146c:	460b      	mov	r3, r1
 800146e:	4610      	mov	r0, r2
 8001470:	4619      	mov	r1, r3
 8001472:	f7ff fbd9 	bl	8000c28 <__aeabi_d2f>
 8001476:	4603      	mov	r3, r0
 8001478:	60bb      	str	r3, [r7, #8]
	return eq_udc;
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	ee07 3a90 	vmov	s15, r3
}
 8001480:	eeb0 0a67 	vmov.f32	s0, s15
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	f3af 8000 	nop.w
 8001490:	66666666 	.word	0x66666666
 8001494:	3ffa6666 	.word	0x3ffa6666
 8001498:	cccccccd 	.word	0xcccccccd
 800149c:	407e84cc 	.word	0x407e84cc

080014a0 <AnalogMeasRoutine>:

void AnalogMeasRoutine(){
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
	float u_meas_uac = ad_volt_float[0];	// ADC voltage level ADC1 CH5	rank 1
 80014a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001594 <AnalogMeasRoutine+0xf4>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	60fb      	str	r3, [r7, #12]
	float u_meas_udc = ad_volt_float[1];	// ADC voltage level ADC2 CH14	rank 1
 80014ac:	4b39      	ldr	r3, [pc, #228]	@ (8001594 <AnalogMeasRoutine+0xf4>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	60bb      	str	r3, [r7, #8]
	float u_meas_iac = ad_volt_float[2];	// ADC voltage level ADC3 CH4	rank 1
 80014b2:	4b38      	ldr	r3, [pc, #224]	@ (8001594 <AnalogMeasRoutine+0xf4>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	607b      	str	r3, [r7, #4]

	udc = DCVoltageMeasProcessing(u_meas_udc);
 80014b8:	ed97 0a02 	vldr	s0, [r7, #8]
 80014bc:	f7ff ffb8 	bl	8001430 <DCVoltageMeasProcessing>
 80014c0:	eef0 7a40 	vmov.f32	s15, s0
 80014c4:	4b34      	ldr	r3, [pc, #208]	@ (8001598 <AnalogMeasRoutine+0xf8>)
 80014c6:	edc3 7a00 	vstr	s15, [r3]
	uac = ACVoltageMeasProcessing(u_meas_uac);
 80014ca:	ed97 0a03 	vldr	s0, [r7, #12]
 80014ce:	f7ff ff7f 	bl	80013d0 <ACVoltageMeasProcessing>
 80014d2:	eef0 7a40 	vmov.f32	s15, s0
 80014d6:	4b31      	ldr	r3, [pc, #196]	@ (800159c <AnalogMeasRoutine+0xfc>)
 80014d8:	edc3 7a00 	vstr	s15, [r3]
	iac = ACCurrentMeasProcessing(u_meas_iac);
 80014dc:	ed97 0a01 	vldr	s0, [r7, #4]
 80014e0:	f7ff ff3e 	bl	8001360 <ACCurrentMeasProcessing>
 80014e4:	eef0 7a40 	vmov.f32	s15, s0
 80014e8:	4b2d      	ldr	r3, [pc, #180]	@ (80015a0 <AnalogMeasRoutine+0x100>)
 80014ea:	edc3 7a00 	vstr	s15, [r3]

	// store measurements in memory to export them
	if( db_cnt_meas<LOG_MEAS_NB) {
 80014ee:	4b2d      	ldr	r3, [pc, #180]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d847      	bhi.n	800158a <AnalogMeasRoutine+0xea>
		db_meas[db_cnt_meas++] = u_meas_uac;
 80014fa:	4b2a      	ldr	r3, [pc, #168]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	1c5a      	adds	r2, r3, #1
 8001500:	b291      	uxth	r1, r2
 8001502:	4a28      	ldr	r2, [pc, #160]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 8001504:	8011      	strh	r1, [r2, #0]
 8001506:	4a28      	ldr	r2, [pc, #160]	@ (80015a8 <AnalogMeasRoutine+0x108>)
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	4413      	add	r3, r2
 800150c:	68fa      	ldr	r2, [r7, #12]
 800150e:	601a      	str	r2, [r3, #0]
		db_meas[db_cnt_meas++] = u_meas_udc;
 8001510:	4b24      	ldr	r3, [pc, #144]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	1c5a      	adds	r2, r3, #1
 8001516:	b291      	uxth	r1, r2
 8001518:	4a22      	ldr	r2, [pc, #136]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 800151a:	8011      	strh	r1, [r2, #0]
 800151c:	4a22      	ldr	r2, [pc, #136]	@ (80015a8 <AnalogMeasRoutine+0x108>)
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4413      	add	r3, r2
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	601a      	str	r2, [r3, #0]
		db_meas[db_cnt_meas++] = u_meas_iac;
 8001526:	4b1f      	ldr	r3, [pc, #124]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	1c5a      	adds	r2, r3, #1
 800152c:	b291      	uxth	r1, r2
 800152e:	4a1d      	ldr	r2, [pc, #116]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 8001530:	8011      	strh	r1, [r2, #0]
 8001532:	4a1d      	ldr	r2, [pc, #116]	@ (80015a8 <AnalogMeasRoutine+0x108>)
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	4413      	add	r3, r2
 8001538:	687a      	ldr	r2, [r7, #4]
 800153a:	601a      	str	r2, [r3, #0]
		db_meas[db_cnt_meas++] = udc;
 800153c:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 800153e:	881b      	ldrh	r3, [r3, #0]
 8001540:	1c5a      	adds	r2, r3, #1
 8001542:	b291      	uxth	r1, r2
 8001544:	4a17      	ldr	r2, [pc, #92]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 8001546:	8011      	strh	r1, [r2, #0]
 8001548:	4618      	mov	r0, r3
 800154a:	4b13      	ldr	r3, [pc, #76]	@ (8001598 <AnalogMeasRoutine+0xf8>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	4916      	ldr	r1, [pc, #88]	@ (80015a8 <AnalogMeasRoutine+0x108>)
 8001550:	0083      	lsls	r3, r0, #2
 8001552:	440b      	add	r3, r1
 8001554:	601a      	str	r2, [r3, #0]
		db_meas[db_cnt_meas++] = uac;
 8001556:	4b13      	ldr	r3, [pc, #76]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	1c5a      	adds	r2, r3, #1
 800155c:	b291      	uxth	r1, r2
 800155e:	4a11      	ldr	r2, [pc, #68]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 8001560:	8011      	strh	r1, [r2, #0]
 8001562:	4618      	mov	r0, r3
 8001564:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <AnalogMeasRoutine+0xfc>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	490f      	ldr	r1, [pc, #60]	@ (80015a8 <AnalogMeasRoutine+0x108>)
 800156a:	0083      	lsls	r3, r0, #2
 800156c:	440b      	add	r3, r1
 800156e:	601a      	str	r2, [r3, #0]
		db_meas[db_cnt_meas++] = iac;
 8001570:	4b0c      	ldr	r3, [pc, #48]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 8001572:	881b      	ldrh	r3, [r3, #0]
 8001574:	1c5a      	adds	r2, r3, #1
 8001576:	b291      	uxth	r1, r2
 8001578:	4a0a      	ldr	r2, [pc, #40]	@ (80015a4 <AnalogMeasRoutine+0x104>)
 800157a:	8011      	strh	r1, [r2, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	4b08      	ldr	r3, [pc, #32]	@ (80015a0 <AnalogMeasRoutine+0x100>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	4909      	ldr	r1, [pc, #36]	@ (80015a8 <AnalogMeasRoutine+0x108>)
 8001584:	0083      	lsls	r3, r0, #2
 8001586:	440b      	add	r3, r1
 8001588:	601a      	str	r2, [r3, #0]
	}
}
 800158a:	bf00      	nop
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	200141e0 	.word	0x200141e0
 8001598:	20000338 	.word	0x20000338
 800159c:	2000033c 	.word	0x2000033c
 80015a0:	20000340 	.word	0x20000340
 80015a4:	20013d44 	.word	0x20013d44
 80015a8:	200003fc 	.word	0x200003fc

080015ac <FaultHandlingRoutine>:

void FaultHandlingRoutine(myInverterCtrlStruct *INV){
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_6)){				// gate driver fault
 80015b4:	2140      	movs	r1, #64	@ 0x40
 80015b6:	480b      	ldr	r0, [pc, #44]	@ (80015e4 <FaultHandlingRoutine+0x38>)
 80015b8:	f004 fb06 	bl	8005bc8 <HAL_GPIO_ReadPin>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d002      	beq.n	80015c8 <FaultHandlingRoutine+0x1c>
		INV->system_fault = GD_FAULT;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2202      	movs	r2, #2
 80015c6:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7)){				// over current meas fault
 80015c8:	2180      	movs	r1, #128	@ 0x80
 80015ca:	4806      	ldr	r0, [pc, #24]	@ (80015e4 <FaultHandlingRoutine+0x38>)
 80015cc:	f004 fafc 	bl	8005bc8 <HAL_GPIO_ReadPin>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d002      	beq.n	80015dc <FaultHandlingRoutine+0x30>
		INV->system_fault = CURRENT_MEAS_OCF;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2201      	movs	r2, #1
 80015da:	701a      	strb	r2, [r3, #0]
	}
}
 80015dc:	bf00      	nop
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40020c00 	.word	0x40020c00

080015e8 <signalsManagmentRoutine>:


void signalsManagmentRoutine(){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	// Fault handling
	FaultHandlingRoutine(&myInverter);
 80015ec:	4803      	ldr	r0, [pc, #12]	@ (80015fc <signalsManagmentRoutine+0x14>)
 80015ee:	f7ff ffdd 	bl	80015ac <FaultHandlingRoutine>
	// meas handling
	AnalogMeasRoutine();
 80015f2:	f7ff ff55 	bl	80014a0 <AnalogMeasRoutine>
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000344 	.word	0x20000344

08001600 <initInverterManagementStructure>:

/*************************************************************************/
//  PUBLIC FUNCTIONS
/*************************************************************************/
// init invetrer managment structure
void initInverterManagementStructure(myInverterConfig config){
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
	myInverter.system_fault = NO_ERROR;
 800160a:	4b1a      	ldr	r3, [pc, #104]	@ (8001674 <initInverterManagementStructure+0x74>)
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
	myInverter.delta_d = 0.0;
 8001610:	4b18      	ldr	r3, [pc, #96]	@ (8001674 <initInverterManagementStructure+0x74>)
 8001612:	f04f 0200 	mov.w	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
	myInverter.d_a = 0.0;
 8001618:	4b16      	ldr	r3, [pc, #88]	@ (8001674 <initInverterManagementStructure+0x74>)
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	60da      	str	r2, [r3, #12]
	myInverter.d_b = 0.0;
 8001620:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <initInverterManagementStructure+0x74>)
 8001622:	f04f 0200 	mov.w	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
	myInverter.d_c = 0.0;
 8001628:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <initInverterManagementStructure+0x74>)
 800162a:	f04f 0200 	mov.w	r2, #0
 800162e:	615a      	str	r2, [r3, #20]
	if(config == CONFIG_A){
 8001630:	79fb      	ldrb	r3, [r7, #7]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d10c      	bne.n	8001650 <initInverterManagementStructure+0x50>
		myInverter.system_ctrl_strategy = SYM;
 8001636:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <initInverterManagementStructure+0x74>)
 8001638:	2200      	movs	r2, #0
 800163a:	705a      	strb	r2, [r3, #1]
		myInverter.Leg_A = true;
 800163c:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <initInverterManagementStructure+0x74>)
 800163e:	2201      	movs	r2, #1
 8001640:	709a      	strb	r2, [r3, #2]
		myInverter.Leg_B = true;
 8001642:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <initInverterManagementStructure+0x74>)
 8001644:	2201      	movs	r2, #1
 8001646:	70da      	strb	r2, [r3, #3]
		myInverter.Leg_C = false;
 8001648:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <initInverterManagementStructure+0x74>)
 800164a:	2200      	movs	r2, #0
 800164c:	711a      	strb	r2, [r3, #4]
		myInverter.system_ctrl_strategy = ASYM;
		myInverter.Leg_A = true;
		myInverter.Leg_B = false;
		myInverter.Leg_C = true;
	}
}
 800164e:	e00b      	b.n	8001668 <initInverterManagementStructure+0x68>
		myInverter.system_ctrl_strategy = ASYM;
 8001650:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <initInverterManagementStructure+0x74>)
 8001652:	2201      	movs	r2, #1
 8001654:	705a      	strb	r2, [r3, #1]
		myInverter.Leg_A = true;
 8001656:	4b07      	ldr	r3, [pc, #28]	@ (8001674 <initInverterManagementStructure+0x74>)
 8001658:	2201      	movs	r2, #1
 800165a:	709a      	strb	r2, [r3, #2]
		myInverter.Leg_B = false;
 800165c:	4b05      	ldr	r3, [pc, #20]	@ (8001674 <initInverterManagementStructure+0x74>)
 800165e:	2200      	movs	r2, #0
 8001660:	70da      	strb	r2, [r3, #3]
		myInverter.Leg_C = true;
 8001662:	4b04      	ldr	r3, [pc, #16]	@ (8001674 <initInverterManagementStructure+0x74>)
 8001664:	2201      	movs	r2, #1
 8001666:	711a      	strb	r2, [r3, #4]
}
 8001668:	bf00      	nop
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	20000344 	.word	0x20000344

08001678 <initSineLookupTable>:

// Lookup table init function
void initSineLookupTable(){
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
	for (int i = 0; i < N; i++) {
 800167e:	2300      	movs	r3, #0
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	e027      	b.n	80016d4 <initSineLookupTable+0x5c>
		sine_wave[i] = sin(2.0 * M_PI * (double)i / ((double)N));
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7fe ff6d 	bl	8000564 <__aeabi_i2d>
 800168a:	a319      	add	r3, pc, #100	@ (adr r3, 80016f0 <initSineLookupTable+0x78>)
 800168c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001690:	f7fe ffd2 	bl	8000638 <__aeabi_dmul>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4610      	mov	r0, r2
 800169a:	4619      	mov	r1, r3
 800169c:	f04f 0200 	mov.w	r2, #0
 80016a0:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <initSineLookupTable+0x70>)
 80016a2:	f7ff f8f3 	bl	800088c <__aeabi_ddiv>
 80016a6:	4602      	mov	r2, r0
 80016a8:	460b      	mov	r3, r1
 80016aa:	ec43 2b17 	vmov	d7, r2, r3
 80016ae:	eeb0 0a47 	vmov.f32	s0, s14
 80016b2:	eef0 0a67 	vmov.f32	s1, s15
 80016b6:	f00b fb57 	bl	800cd68 <sin>
 80016ba:	eeb0 7a40 	vmov.f32	s14, s0
 80016be:	eef0 7a60 	vmov.f32	s15, s1
 80016c2:	4a0a      	ldr	r2, [pc, #40]	@ (80016ec <initSineLookupTable+0x74>)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	4413      	add	r3, r2
 80016ca:	ed83 7b00 	vstr	d7, [r3]
	for (int i = 0; i < N; i++) {
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	3301      	adds	r3, #1
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b27      	cmp	r3, #39	@ 0x27
 80016d8:	ddd4      	ble.n	8001684 <initSineLookupTable+0xc>
	}
}
 80016da:	bf00      	nop
 80016dc:	bf00      	nop
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	f3af 8000 	nop.w
 80016e8:	40440000 	.word	0x40440000
 80016ec:	200001f8 	.word	0x200001f8
 80016f0:	54442d18 	.word	0x54442d18
 80016f4:	401921fb 	.word	0x401921fb

080016f8 <functionalTestRoutine>:

// functional test execution function
void functionalTestRoutine(TmyconvVSI *converter){
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	static int i = 0;
	static int period_counter = 0;

	// signals handling
	signalsManagmentRoutine();
 8001700:	f7ff ff72 	bl	80015e8 <signalsManagmentRoutine>
	/*
	if(myInverter.system_fault != NO_ERROR)
		converter->sm = SMFault;
	 */

	float udc = U_DC;		// fixed DC voltage value
 8001704:	4b2e      	ldr	r3, [pc, #184]	@ (80017c0 <functionalTestRoutine+0xc8>)
 8001706:	60fb      	str	r3, [r7, #12]
	//float udc = u_dc_ref;	// measured DC voltage value

	compute_duty_cycle(&myInverter, i, (float)SINE_AMPL, udc);
 8001708:	4b2e      	ldr	r3, [pc, #184]	@ (80017c4 <functionalTestRoutine+0xcc>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	edd7 0a03 	vldr	s1, [r7, #12]
 8001710:	eeb2 0a00 	vmov.f32	s0, #32	@ 0x41000000  8.0
 8001714:	4619      	mov	r1, r3
 8001716:	482c      	ldr	r0, [pc, #176]	@ (80017c8 <functionalTestRoutine+0xd0>)
 8001718:	f7ff fc6c 	bl	8000ff4 <compute_duty_cycle>
	//myInverter.d_c = 0.60;

	// converter.da used for higher semiconductors
	// converter.db used for lower semiconductors	- complementary (it is sufficient to control da)

	converter->da[0] = 1.0 - myInverter.d_a;  // Update leg A
 800171c:	4b2a      	ldr	r3, [pc, #168]	@ (80017c8 <functionalTestRoutine+0xd0>)
 800171e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001722:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001726:	ee77 7a67 	vsub.f32	s15, s14, s15
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	converter->da[1] = 1.0 - myInverter.d_b;  // Update leg B
 8001730:	4b25      	ldr	r3, [pc, #148]	@ (80017c8 <functionalTestRoutine+0xd0>)
 8001732:	edd3 7a04 	vldr	s15, [r3, #16]
 8001736:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800173a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	converter->da[2] = 1.0 - myInverter.d_c;  // Update leg C
 8001744:	4b20      	ldr	r3, [pc, #128]	@ (80017c8 <functionalTestRoutine+0xd0>)
 8001746:	edd3 7a05 	vldr	s15, [r3, #20]
 800174a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800174e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

	converter->db[0] = 1.0 - myInverter.d_a;  // Update leg A
 8001758:	4b1b      	ldr	r3, [pc, #108]	@ (80017c8 <functionalTestRoutine+0xd0>)
 800175a:	edd3 7a03 	vldr	s15, [r3, #12]
 800175e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001762:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
	converter->db[1] = 1.0 - myInverter.d_b;  // Update leg B
 800176c:	4b16      	ldr	r3, [pc, #88]	@ (80017c8 <functionalTestRoutine+0xd0>)
 800176e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001772:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001776:	ee77 7a67 	vsub.f32	s15, s14, s15
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
	converter->db[2] = 1.0 - myInverter.d_c;  // Update leg C
 8001780:	4b11      	ldr	r3, [pc, #68]	@ (80017c8 <functionalTestRoutine+0xd0>)
 8001782:	edd3 7a05 	vldr	s15, [r3, #20]
 8001786:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800178a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60


	// index and periods counter management
	i++;
 8001794:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <functionalTestRoutine+0xcc>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	3301      	adds	r3, #1
 800179a:	4a0a      	ldr	r2, [pc, #40]	@ (80017c4 <functionalTestRoutine+0xcc>)
 800179c:	6013      	str	r3, [r2, #0]
	if(i==N){
 800179e:	4b09      	ldr	r3, [pc, #36]	@ (80017c4 <functionalTestRoutine+0xcc>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2b28      	cmp	r3, #40	@ 0x28
 80017a4:	d107      	bne.n	80017b6 <functionalTestRoutine+0xbe>
		i=0;
 80017a6:	4b07      	ldr	r3, [pc, #28]	@ (80017c4 <functionalTestRoutine+0xcc>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
		period_counter++;
 80017ac:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <functionalTestRoutine+0xd4>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	3301      	adds	r3, #1
 80017b2:	4a06      	ldr	r2, [pc, #24]	@ (80017cc <functionalTestRoutine+0xd4>)
 80017b4:	6013      	str	r3, [r2, #0]
	}
}
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	41200000 	.word	0x41200000
 80017c4:	2000035c 	.word	0x2000035c
 80017c8:	20000344 	.word	0x20000344
 80017cc:	20000360 	.word	0x20000360

080017d0 <DisplayMessageMeas>:
const char fault_str[] = "!Fault detected!\r\n";
const char stop_str[] = "Stop converter control\r\n";


void DisplayMessageMeas()
{
 80017d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017d4:	b09d      	sub	sp, #116	@ 0x74
 80017d6:	af12      	add	r7, sp, #72	@ 0x48
	if( myconvvsi.sm == SMRun) {
 80017d8:	4b3b      	ldr	r3, [pc, #236]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 80017da:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80017de:	2b03      	cmp	r3, #3
 80017e0:	d16d      	bne.n	80018be <DisplayMessageMeas+0xee>
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
				(int)myconvvsi.k,
 80017e2:	4b39      	ldr	r3, [pc, #228]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 80017e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
 80017e8:	461e      	mov	r6, r3
				(double)myconvvsi.umeas[0], (double)myconvvsi.umeas[1], (double)myconvvsi.umeas[2],
 80017ea:	4b37      	ldr	r3, [pc, #220]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 80017ec:	68db      	ldr	r3, [r3, #12]
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7fe feca 	bl	8000588 <__aeabi_f2d>
 80017f4:	e9c7 0108 	strd	r0, r1, [r7, #32]
				(double)myconvvsi.umeas[0], (double)myconvvsi.umeas[1], (double)myconvvsi.umeas[2],
 80017f8:	4b33      	ldr	r3, [pc, #204]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 80017fa:	691b      	ldr	r3, [r3, #16]
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7fe fec3 	bl	8000588 <__aeabi_f2d>
 8001802:	e9c7 0106 	strd	r0, r1, [r7, #24]
				(double)myconvvsi.umeas[0], (double)myconvvsi.umeas[1], (double)myconvvsi.umeas[2],
 8001806:	4b30      	ldr	r3, [pc, #192]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 8001808:	695b      	ldr	r3, [r3, #20]
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe febc 	bl	8000588 <__aeabi_f2d>
 8001810:	e9c7 0104 	strd	r0, r1, [r7, #16]
				(double)myconvvsi.ilemf[0], (double)myconvvsi.ilemf[1], (double)myconvvsi.ilemf[2],
 8001814:	4b2c      	ldr	r3, [pc, #176]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 8001816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
 8001818:	4618      	mov	r0, r3
 800181a:	f7fe feb5 	bl	8000588 <__aeabi_f2d>
 800181e:	e9c7 0102 	strd	r0, r1, [r7, #8]
				(double)myconvvsi.ilemf[0], (double)myconvvsi.ilemf[1], (double)myconvvsi.ilemf[2],
 8001822:	4b29      	ldr	r3, [pc, #164]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 8001824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe feae 	bl	8000588 <__aeabi_f2d>
 800182c:	e9c7 0100 	strd	r0, r1, [r7]
				(double)myconvvsi.ilemf[0], (double)myconvvsi.ilemf[1], (double)myconvvsi.ilemf[2],
 8001830:	4b25      	ldr	r3, [pc, #148]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 8001832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
 8001834:	4618      	mov	r0, r3
 8001836:	f7fe fea7 	bl	8000588 <__aeabi_f2d>
 800183a:	4682      	mov	sl, r0
 800183c:	468b      	mov	fp, r1
				(double)myconvvsi.ilegf[0], (double)myconvvsi.ilegf[1], (double)myconvvsi.ilegf[2]
 800183e:	4b22      	ldr	r3, [pc, #136]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 8001840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
 8001842:	4618      	mov	r0, r3
 8001844:	f7fe fea0 	bl	8000588 <__aeabi_f2d>
 8001848:	4680      	mov	r8, r0
 800184a:	4689      	mov	r9, r1
				(double)myconvvsi.ilegf[0], (double)myconvvsi.ilegf[1], (double)myconvvsi.ilegf[2]
 800184c:	4b1e      	ldr	r3, [pc, #120]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 800184e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
 8001850:	4618      	mov	r0, r3
 8001852:	f7fe fe99 	bl	8000588 <__aeabi_f2d>
 8001856:	4604      	mov	r4, r0
 8001858:	460d      	mov	r5, r1
				(double)myconvvsi.ilegf[0], (double)myconvvsi.ilegf[1], (double)myconvvsi.ilegf[2]
 800185a:	4b1b      	ldr	r3, [pc, #108]	@ (80018c8 <DisplayMessageMeas+0xf8>)
 800185c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
		sprintf( (char *)uart3txbuffer, "%d u123 = %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g %.4g\r\n",
 800185e:	4618      	mov	r0, r3
 8001860:	f7fe fe92 	bl	8000588 <__aeabi_f2d>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800186c:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 8001870:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8001874:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8001878:	ed97 7b00 	vldr	d7, [r7]
 800187c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001880:	ed97 7b02 	vldr	d7, [r7, #8]
 8001884:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001888:	ed97 7b04 	vldr	d7, [r7, #16]
 800188c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001890:	ed97 7b06 	vldr	d7, [r7, #24]
 8001894:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001898:	ed97 7b08 	vldr	d7, [r7, #32]
 800189c:	ed8d 7b00 	vstr	d7, [sp]
 80018a0:	4632      	mov	r2, r6
 80018a2:	490a      	ldr	r1, [pc, #40]	@ (80018cc <DisplayMessageMeas+0xfc>)
 80018a4:	480a      	ldr	r0, [pc, #40]	@ (80018d0 <DisplayMessageMeas+0x100>)
 80018a6:	f009 f92d 	bl	800ab04 <siprintf>
																												  );
		HAL_UART_Transmit_DMA( &huart3, (uint8_t *)&uart3txbuffer[0], (uint16_t)strlen( (char *)uart3txbuffer));
 80018aa:	4809      	ldr	r0, [pc, #36]	@ (80018d0 <DisplayMessageMeas+0x100>)
 80018ac:	f7fe fd00 	bl	80002b0 <strlen>
 80018b0:	4603      	mov	r3, r0
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	461a      	mov	r2, r3
 80018b6:	4906      	ldr	r1, [pc, #24]	@ (80018d0 <DisplayMessageMeas+0x100>)
 80018b8:	4806      	ldr	r0, [pc, #24]	@ (80018d4 <DisplayMessageMeas+0x104>)
 80018ba:	f007 f873 	bl	80089a4 <HAL_UART_Transmit_DMA>
	}
}
 80018be:	bf00      	nop
 80018c0:	372c      	adds	r7, #44	@ 0x2c
 80018c2:	46bd      	mov	sp, r7
 80018c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018c8:	20014238 	.word	0x20014238
 80018cc:	0800ddc8 	.word	0x0800ddc8
 80018d0:	20000378 	.word	0x20000378
 80018d4:	2001409c 	.word	0x2001409c

080018d8 <DisplayMessageInit>:


void DisplayMessageInit()
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
	sprintf( (char *)uart3txbuffer, start_str);
 80018dc:	4905      	ldr	r1, [pc, #20]	@ (80018f4 <DisplayMessageInit+0x1c>)
 80018de:	4806      	ldr	r0, [pc, #24]	@ (80018f8 <DisplayMessageInit+0x20>)
 80018e0:	f009 f910 	bl	800ab04 <siprintf>
	HAL_UART_Transmit_DMA( &huart3, (uint8_t *)&uart3txbuffer[0], (uint16_t)sizeof(start_str)-1);
 80018e4:	2218      	movs	r2, #24
 80018e6:	4904      	ldr	r1, [pc, #16]	@ (80018f8 <DisplayMessageInit+0x20>)
 80018e8:	4804      	ldr	r0, [pc, #16]	@ (80018fc <DisplayMessageInit+0x24>)
 80018ea:	f007 f85b 	bl	80089a4 <HAL_UART_Transmit_DMA>
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	0800de04 	.word	0x0800de04
 80018f8:	20000378 	.word	0x20000378
 80018fc:	2001409c 	.word	0x2001409c

08001900 <DisplayMessageRun>:


void DisplayMessageRun()
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	sprintf( (char *)uart3txbuffer, start_pwm_str);
 8001904:	4905      	ldr	r1, [pc, #20]	@ (800191c <DisplayMessageRun+0x1c>)
 8001906:	4806      	ldr	r0, [pc, #24]	@ (8001920 <DisplayMessageRun+0x20>)
 8001908:	f009 f8fc 	bl	800ab04 <siprintf>
	HAL_UART_Transmit_DMA( &huart3, (uint8_t *)&uart3txbuffer[0], (uint16_t)sizeof(start_pwm_str)-1);
 800190c:	220e      	movs	r2, #14
 800190e:	4904      	ldr	r1, [pc, #16]	@ (8001920 <DisplayMessageRun+0x20>)
 8001910:	4804      	ldr	r0, [pc, #16]	@ (8001924 <DisplayMessageRun+0x24>)
 8001912:	f007 f847 	bl	80089a4 <HAL_UART_Transmit_DMA>
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	0800de20 	.word	0x0800de20
 8001920:	20000378 	.word	0x20000378
 8001924:	2001409c 	.word	0x2001409c

08001928 <DisplayMessageFault>:


void DisplayMessageFault()
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
	sprintf( (char *)uart3txbuffer, fault_str);
 800192c:	4905      	ldr	r1, [pc, #20]	@ (8001944 <DisplayMessageFault+0x1c>)
 800192e:	4806      	ldr	r0, [pc, #24]	@ (8001948 <DisplayMessageFault+0x20>)
 8001930:	f009 f8e8 	bl	800ab04 <siprintf>
	HAL_UART_Transmit_DMA( &huart3, (uint8_t *)&uart3txbuffer[0], (uint16_t)sizeof(fault_str)-1);
 8001934:	2212      	movs	r2, #18
 8001936:	4904      	ldr	r1, [pc, #16]	@ (8001948 <DisplayMessageFault+0x20>)
 8001938:	4804      	ldr	r0, [pc, #16]	@ (800194c <DisplayMessageFault+0x24>)
 800193a:	f007 f833 	bl	80089a4 <HAL_UART_Transmit_DMA>
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	0800de30 	.word	0x0800de30
 8001948:	20000378 	.word	0x20000378
 800194c:	2001409c 	.word	0x2001409c

08001950 <DisplayMessageStop>:


void DisplayMessageStop()
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
	sprintf( (char *)uart3txbuffer, stop_str);
 8001954:	4905      	ldr	r1, [pc, #20]	@ (800196c <DisplayMessageStop+0x1c>)
 8001956:	4806      	ldr	r0, [pc, #24]	@ (8001970 <DisplayMessageStop+0x20>)
 8001958:	f009 f8d4 	bl	800ab04 <siprintf>
	HAL_UART_Transmit_DMA( &huart3, (uint8_t *)&uart3txbuffer[0], (uint16_t)sizeof(stop_str)-1);
 800195c:	2218      	movs	r2, #24
 800195e:	4904      	ldr	r1, [pc, #16]	@ (8001970 <DisplayMessageStop+0x20>)
 8001960:	4804      	ldr	r0, [pc, #16]	@ (8001974 <DisplayMessageStop+0x24>)
 8001962:	f007 f81f 	bl	80089a4 <HAL_UART_Transmit_DMA>
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	0800de44 	.word	0x0800de44
 8001970:	20000378 	.word	0x20000378
 8001974:	2001409c 	.word	0x2001409c

08001978 <huart3TxCpltCallback>:

static TCBStatus huart3Txstatus, huart3Rxstatus;


void huart3TxCpltCallback(struct __UART_HandleTypeDef *huart)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	huart3Txstatus.cnt++;
 8001980:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <huart3TxCpltCallback+0x20>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	3301      	adds	r3, #1
 8001986:	4a04      	ldr	r2, [pc, #16]	@ (8001998 <huart3TxCpltCallback+0x20>)
 8001988:	6013      	str	r3, [r2, #0]
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	200003dc 	.word	0x200003dc
 800199c:	00000000 	.word	0x00000000

080019a0 <huart3RxCpltCallback>:
uint8_t db_buffer_uart3[LENGTH_DB_BUFFER_UART3+2];
uint16_t db_cnt_buffer_uart3 = 0;


void huart3RxCpltCallback(struct __UART_HandleTypeDef *huart)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
	huart3Rxstatus.cnt++;
 80019a8:	4bc1      	ldr	r3, [pc, #772]	@ (8001cb0 <huart3RxCpltCallback+0x310>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	3301      	adds	r3, #1
 80019ae:	4ac0      	ldr	r2, [pc, #768]	@ (8001cb0 <huart3RxCpltCallback+0x310>)
 80019b0:	6013      	str	r3, [r2, #0]

	// process the character coming from uart

	db_buffer_uart3[db_cnt_buffer_uart3++] = uart3rxbuffer[0];
 80019b2:	4bc0      	ldr	r3, [pc, #768]	@ (8001cb4 <huart3RxCpltCallback+0x314>)
 80019b4:	881b      	ldrh	r3, [r3, #0]
 80019b6:	1c5a      	adds	r2, r3, #1
 80019b8:	b291      	uxth	r1, r2
 80019ba:	4abe      	ldr	r2, [pc, #760]	@ (8001cb4 <huart3RxCpltCallback+0x314>)
 80019bc:	8011      	strh	r1, [r2, #0]
 80019be:	461a      	mov	r2, r3
 80019c0:	4bbd      	ldr	r3, [pc, #756]	@ (8001cb8 <huart3RxCpltCallback+0x318>)
 80019c2:	7819      	ldrb	r1, [r3, #0]
 80019c4:	4bbd      	ldr	r3, [pc, #756]	@ (8001cbc <huart3RxCpltCallback+0x31c>)
 80019c6:	5499      	strb	r1, [r3, r2]
	if( db_cnt_buffer_uart3 >= LENGTH_DB_BUFFER_UART3)
 80019c8:	4bba      	ldr	r3, [pc, #744]	@ (8001cb4 <huart3RxCpltCallback+0x314>)
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	2b13      	cmp	r3, #19
 80019ce:	d902      	bls.n	80019d6 <huart3RxCpltCallback+0x36>
		db_cnt_buffer_uart3 = 0;
 80019d0:	4bb8      	ldr	r3, [pc, #736]	@ (8001cb4 <huart3RxCpltCallback+0x314>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	801a      	strh	r2, [r3, #0]

	switch( uart3rxbuffer[0]) {
 80019d6:	4bb8      	ldr	r3, [pc, #736]	@ (8001cb8 <huart3RxCpltCallback+0x318>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	3b2b      	subs	r3, #43	@ 0x2b
 80019dc:	2b48      	cmp	r3, #72	@ 0x48
 80019de:	f200 81a6 	bhi.w	8001d2e <huart3RxCpltCallback+0x38e>
 80019e2:	a201      	add	r2, pc, #4	@ (adr r2, 80019e8 <huart3RxCpltCallback+0x48>)
 80019e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019e8:	08001b21 	.word	0x08001b21
 80019ec:	08001d2f 	.word	0x08001d2f
 80019f0:	08001b65 	.word	0x08001b65
 80019f4:	08001d2f 	.word	0x08001d2f
 80019f8:	08001d2f 	.word	0x08001d2f
 80019fc:	08001d2f 	.word	0x08001d2f
 8001a00:	08001b21 	.word	0x08001b21
 8001a04:	08001b65 	.word	0x08001b65
 8001a08:	08001d2f 	.word	0x08001d2f
 8001a0c:	08001d2f 	.word	0x08001d2f
 8001a10:	08001cf1 	.word	0x08001cf1
 8001a14:	08001d0d 	.word	0x08001d0d
 8001a18:	08001d2f 	.word	0x08001d2f
 8001a1c:	08001d2f 	.word	0x08001d2f
 8001a20:	08001d2f 	.word	0x08001d2f
 8001a24:	08001d2f 	.word	0x08001d2f
 8001a28:	08001d2f 	.word	0x08001d2f
 8001a2c:	08001d2f 	.word	0x08001d2f
 8001a30:	08001d2f 	.word	0x08001d2f
 8001a34:	08001d2f 	.word	0x08001d2f
 8001a38:	08001d2f 	.word	0x08001d2f
 8001a3c:	08001d2f 	.word	0x08001d2f
 8001a40:	08001d2f 	.word	0x08001d2f
 8001a44:	08001d2f 	.word	0x08001d2f
 8001a48:	08001d2f 	.word	0x08001d2f
 8001a4c:	08001d2f 	.word	0x08001d2f
 8001a50:	08001d2f 	.word	0x08001d2f
 8001a54:	08001d2f 	.word	0x08001d2f
 8001a58:	08001d2f 	.word	0x08001d2f
 8001a5c:	08001d2f 	.word	0x08001d2f
 8001a60:	08001d2f 	.word	0x08001d2f
 8001a64:	08001d2f 	.word	0x08001d2f
 8001a68:	08001d2f 	.word	0x08001d2f
 8001a6c:	08001d2f 	.word	0x08001d2f
 8001a70:	08001d2f 	.word	0x08001d2f
 8001a74:	08001d2f 	.word	0x08001d2f
 8001a78:	08001d2f 	.word	0x08001d2f
 8001a7c:	08001d2f 	.word	0x08001d2f
 8001a80:	08001d2f 	.word	0x08001d2f
 8001a84:	08001d2f 	.word	0x08001d2f
 8001a88:	08001d2f 	.word	0x08001d2f
 8001a8c:	08001d2f 	.word	0x08001d2f
 8001a90:	08001d2f 	.word	0x08001d2f
 8001a94:	08001d2f 	.word	0x08001d2f
 8001a98:	08001d2f 	.word	0x08001d2f
 8001a9c:	08001d2f 	.word	0x08001d2f
 8001aa0:	08001d2f 	.word	0x08001d2f
 8001aa4:	08001d2f 	.word	0x08001d2f
 8001aa8:	08001d2f 	.word	0x08001d2f
 8001aac:	08001d2f 	.word	0x08001d2f
 8001ab0:	08001d2f 	.word	0x08001d2f
 8001ab4:	08001d2f 	.word	0x08001d2f
 8001ab8:	08001d2f 	.word	0x08001d2f
 8001abc:	08001d2f 	.word	0x08001d2f
 8001ac0:	08001d2f 	.word	0x08001d2f
 8001ac4:	08001d2f 	.word	0x08001d2f
 8001ac8:	08001d2f 	.word	0x08001d2f
 8001acc:	08001d2f 	.word	0x08001d2f
 8001ad0:	08001d2f 	.word	0x08001d2f
 8001ad4:	08001c1d 	.word	0x08001c1d
 8001ad8:	08001c67 	.word	0x08001c67
 8001adc:	08001d2f 	.word	0x08001d2f
 8001ae0:	08001d2f 	.word	0x08001d2f
 8001ae4:	08001d2f 	.word	0x08001d2f
 8001ae8:	08001d2f 	.word	0x08001d2f
 8001aec:	08001d2f 	.word	0x08001d2f
 8001af0:	08001be3 	.word	0x08001be3
 8001af4:	08001d2f 	.word	0x08001d2f
 8001af8:	08001d2f 	.word	0x08001d2f
 8001afc:	08001b9f 	.word	0x08001b9f
 8001b00:	08001d2f 	.word	0x08001d2f
 8001b04:	08001b0d 	.word	0x08001b0d
 8001b08:	08001b17 	.word	0x08001b17
	case 'r':
		myconvvsi.signal_run = true;
 8001b0c:	4b6c      	ldr	r3, [pc, #432]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
		break;
 8001b14:	e10b      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
	case 's':
		myconvvsi.signal_stop = true;
 8001b16:	4b6a      	ldr	r3, [pc, #424]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
		break;
 8001b1e:	e106      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
	case '+':
	case '1':
		if( myconvvsi.ref<0.95)
 8001b20:	4b67      	ldr	r3, [pc, #412]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001b22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe fd2f 	bl	8000588 <__aeabi_f2d>
 8001b2a:	a357      	add	r3, pc, #348	@ (adr r3, 8001c88 <huart3RxCpltCallback+0x2e8>)
 8001b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b30:	f7fe fff4 	bl	8000b1c <__aeabi_dcmplt>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d100      	bne.n	8001b3c <huart3RxCpltCallback+0x19c>
			myconvvsi.ref += 0.01;
		break;
 8001b3a:	e0f8      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
			myconvvsi.ref += 0.01;
 8001b3c:	4b60      	ldr	r3, [pc, #384]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001b3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe fd21 	bl	8000588 <__aeabi_f2d>
 8001b46:	a352      	add	r3, pc, #328	@ (adr r3, 8001c90 <huart3RxCpltCallback+0x2f0>)
 8001b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4c:	f7fe fbbe 	bl	80002cc <__adddf3>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4610      	mov	r0, r2
 8001b56:	4619      	mov	r1, r3
 8001b58:	f7ff f866 	bl	8000c28 <__aeabi_d2f>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	4a58      	ldr	r2, [pc, #352]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001b60:	6793      	str	r3, [r2, #120]	@ 0x78
		break;
 8001b62:	e0e4      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
	case '-':
	case '2':
		if( myconvvsi.ref>0.0)
 8001b64:	4b56      	ldr	r3, [pc, #344]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001b66:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8001b6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b72:	dc00      	bgt.n	8001b76 <huart3RxCpltCallback+0x1d6>
			myconvvsi.ref -= 0.01;
		break;
 8001b74:	e0db      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
			myconvvsi.ref -= 0.01;
 8001b76:	4b52      	ldr	r3, [pc, #328]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001b78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7fe fd04 	bl	8000588 <__aeabi_f2d>
 8001b80:	a343      	add	r3, pc, #268	@ (adr r3, 8001c90 <huart3RxCpltCallback+0x2f0>)
 8001b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b86:	f7fe fb9f 	bl	80002c8 <__aeabi_dsub>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	4610      	mov	r0, r2
 8001b90:	4619      	mov	r1, r3
 8001b92:	f7ff f849 	bl	8000c28 <__aeabi_d2f>
 8001b96:	4603      	mov	r3, r0
 8001b98:	4a49      	ldr	r2, [pc, #292]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001b9a:	6793      	str	r3, [r2, #120]	@ 0x78
		break;
 8001b9c:	e0c7      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
	case 'p':
		if( myconvvsi.ref0<0.45)
 8001b9e:	4b48      	ldr	r3, [pc, #288]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001ba0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fcf0 	bl	8000588 <__aeabi_f2d>
 8001ba8:	a33b      	add	r3, pc, #236	@ (adr r3, 8001c98 <huart3RxCpltCallback+0x2f8>)
 8001baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bae:	f7fe ffb5 	bl	8000b1c <__aeabi_dcmplt>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d100      	bne.n	8001bba <huart3RxCpltCallback+0x21a>
			myconvvsi.ref0 += 0.01;
		break;
 8001bb8:	e0b9      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
			myconvvsi.ref0 += 0.01;
 8001bba:	4b41      	ldr	r3, [pc, #260]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001bbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe fce2 	bl	8000588 <__aeabi_f2d>
 8001bc4:	a332      	add	r3, pc, #200	@ (adr r3, 8001c90 <huart3RxCpltCallback+0x2f0>)
 8001bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bca:	f7fe fb7f 	bl	80002cc <__adddf3>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	4610      	mov	r0, r2
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	f7ff f827 	bl	8000c28 <__aeabi_d2f>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	4a38      	ldr	r2, [pc, #224]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001bde:	67d3      	str	r3, [r2, #124]	@ 0x7c
		break;
 8001be0:	e0a5      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
	case 'm':
		if( myconvvsi.ref0>0.0)
 8001be2:	4b37      	ldr	r3, [pc, #220]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001be4:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8001be8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf0:	dc00      	bgt.n	8001bf4 <huart3RxCpltCallback+0x254>
			myconvvsi.ref0 -= 0.01;
		break;
 8001bf2:	e09c      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
			myconvvsi.ref0 -= 0.01;
 8001bf4:	4b32      	ldr	r3, [pc, #200]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001bf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fcc5 	bl	8000588 <__aeabi_f2d>
 8001bfe:	a324      	add	r3, pc, #144	@ (adr r3, 8001c90 <huart3RxCpltCallback+0x2f0>)
 8001c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c04:	f7fe fb60 	bl	80002c8 <__aeabi_dsub>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f7ff f80a 	bl	8000c28 <__aeabi_d2f>
 8001c14:	4603      	mov	r3, r0
 8001c16:	4a2a      	ldr	r2, [pc, #168]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001c18:	67d3      	str	r3, [r2, #124]	@ 0x7c
		break;
 8001c1a:	e088      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
	case 'f':
		if( myconvvsi.ref1<0.1)
 8001c1c:	4b28      	ldr	r3, [pc, #160]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001c1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7fe fcb0 	bl	8000588 <__aeabi_f2d>
 8001c28:	a31d      	add	r3, pc, #116	@ (adr r3, 8001ca0 <huart3RxCpltCallback+0x300>)
 8001c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c2e:	f7fe ff75 	bl	8000b1c <__aeabi_dcmplt>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d100      	bne.n	8001c3a <huart3RxCpltCallback+0x29a>
			myconvvsi.ref1 += 0.01;
		break;
 8001c38:	e079      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
			myconvvsi.ref1 += 0.01;
 8001c3a:	4b21      	ldr	r3, [pc, #132]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe fca1 	bl	8000588 <__aeabi_f2d>
 8001c46:	a312      	add	r3, pc, #72	@ (adr r3, 8001c90 <huart3RxCpltCallback+0x2f0>)
 8001c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c4c:	f7fe fb3e 	bl	80002cc <__adddf3>
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	4610      	mov	r0, r2
 8001c56:	4619      	mov	r1, r3
 8001c58:	f7fe ffe6 	bl	8000c28 <__aeabi_d2f>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	4a18      	ldr	r2, [pc, #96]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001c60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
		break;
 8001c64:	e063      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
	case 'g':
		if( myconvvsi.ref1>-0.1)
 8001c66:	4b16      	ldr	r3, [pc, #88]	@ (8001cc0 <huart3RxCpltCallback+0x320>)
 8001c68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7fe fc8b 	bl	8000588 <__aeabi_f2d>
 8001c72:	a30d      	add	r3, pc, #52	@ (adr r3, 8001ca8 <huart3RxCpltCallback+0x308>)
 8001c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c78:	f7fe ff6e 	bl	8000b58 <__aeabi_dcmpgt>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d120      	bne.n	8001cc4 <huart3RxCpltCallback+0x324>
			myconvvsi.ref1 -= 0.01;
		break;
 8001c82:	e054      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
 8001c84:	f3af 8000 	nop.w
 8001c88:	66666666 	.word	0x66666666
 8001c8c:	3fee6666 	.word	0x3fee6666
 8001c90:	47ae147b 	.word	0x47ae147b
 8001c94:	3f847ae1 	.word	0x3f847ae1
 8001c98:	cccccccd 	.word	0xcccccccd
 8001c9c:	3fdccccc 	.word	0x3fdccccc
 8001ca0:	9999999a 	.word	0x9999999a
 8001ca4:	3fb99999 	.word	0x3fb99999
 8001ca8:	9999999a 	.word	0x9999999a
 8001cac:	bfb99999 	.word	0xbfb99999
 8001cb0:	200003e0 	.word	0x200003e0
 8001cb4:	200003fa 	.word	0x200003fa
 8001cb8:	20000364 	.word	0x20000364
 8001cbc:	200003e4 	.word	0x200003e4
 8001cc0:	20014238 	.word	0x20014238
			myconvvsi.ref1 -= 0.01;
 8001cc4:	4b20      	ldr	r3, [pc, #128]	@ (8001d48 <huart3RxCpltCallback+0x3a8>)
 8001cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fc5c 	bl	8000588 <__aeabi_f2d>
 8001cd0:	a31b      	add	r3, pc, #108	@ (adr r3, 8001d40 <huart3RxCpltCallback+0x3a0>)
 8001cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cd6:	f7fe faf7 	bl	80002c8 <__aeabi_dsub>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4610      	mov	r0, r2
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f7fe ffa1 	bl	8000c28 <__aeabi_d2f>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	4a17      	ldr	r2, [pc, #92]	@ (8001d48 <huart3RxCpltCallback+0x3a8>)
 8001cea:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
		break;
 8001cee:	e01e      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
	case '5':
		if( myconvvsi.mode<2)
 8001cf0:	4b15      	ldr	r3, [pc, #84]	@ (8001d48 <huart3RxCpltCallback+0x3a8>)
 8001cf2:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d816      	bhi.n	8001d28 <huart3RxCpltCallback+0x388>
			myconvvsi.mode++;
 8001cfa:	4b13      	ldr	r3, [pc, #76]	@ (8001d48 <huart3RxCpltCallback+0x3a8>)
 8001cfc:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8001d00:	3301      	adds	r3, #1
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	4b10      	ldr	r3, [pc, #64]	@ (8001d48 <huart3RxCpltCallback+0x3a8>)
 8001d06:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
		break;
 8001d0a:	e00d      	b.n	8001d28 <huart3RxCpltCallback+0x388>
	case '6':
		if( myconvvsi.mode>0)
 8001d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d48 <huart3RxCpltCallback+0x3a8>)
 8001d0e:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00a      	beq.n	8001d2c <huart3RxCpltCallback+0x38c>
			myconvvsi.mode--;
 8001d16:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <huart3RxCpltCallback+0x3a8>)
 8001d18:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	4b09      	ldr	r3, [pc, #36]	@ (8001d48 <huart3RxCpltCallback+0x3a8>)
 8001d22:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
		break;
 8001d26:	e001      	b.n	8001d2c <huart3RxCpltCallback+0x38c>
		break;
 8001d28:	bf00      	nop
 8001d2a:	e000      	b.n	8001d2e <huart3RxCpltCallback+0x38e>
		break;
 8001d2c:	bf00      	nop
	default:
		;
	}
	HAL_UART_Receive_IT(&huart3, &uart3rxbuffer[0], 1);
 8001d2e:	2201      	movs	r2, #1
 8001d30:	4906      	ldr	r1, [pc, #24]	@ (8001d4c <huart3RxCpltCallback+0x3ac>)
 8001d32:	4807      	ldr	r0, [pc, #28]	@ (8001d50 <huart3RxCpltCallback+0x3b0>)
 8001d34:	f006 fdf2 	bl	800891c <HAL_UART_Receive_IT>
}
 8001d38:	bf00      	nop
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	47ae147b 	.word	0x47ae147b
 8001d44:	3f847ae1 	.word	0x3f847ae1
 8001d48:	20014238 	.word	0x20014238
 8001d4c:	20000364 	.word	0x20000364
 8001d50:	2001409c 	.word	0x2001409c

08001d54 <InitDisplayUartConsole>:


void InitDisplayUartConsole()
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
	huart3.TxCpltCallback = huart3TxCpltCallback;
 8001d58:	4b07      	ldr	r3, [pc, #28]	@ (8001d78 <InitDisplayUartConsole+0x24>)
 8001d5a:	4a08      	ldr	r2, [pc, #32]	@ (8001d7c <InitDisplayUartConsole+0x28>)
 8001d5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	huart3.RxCpltCallback = huart3RxCpltCallback;
 8001d60:	4b05      	ldr	r3, [pc, #20]	@ (8001d78 <InitDisplayUartConsole+0x24>)
 8001d62:	4a07      	ldr	r2, [pc, #28]	@ (8001d80 <InitDisplayUartConsole+0x2c>)
 8001d64:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

	HAL_UART_Receive_IT(&huart3, &uart3rxbuffer[0], 1);
 8001d68:	2201      	movs	r2, #1
 8001d6a:	4906      	ldr	r1, [pc, #24]	@ (8001d84 <InitDisplayUartConsole+0x30>)
 8001d6c:	4802      	ldr	r0, [pc, #8]	@ (8001d78 <InitDisplayUartConsole+0x24>)
 8001d6e:	f006 fdd5 	bl	800891c <HAL_UART_Receive_IT>
}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	2001409c 	.word	0x2001409c
 8001d7c:	08001979 	.word	0x08001979
 8001d80:	080019a1 	.word	0x080019a1
 8001d84:	20000364 	.word	0x20000364

08001d88 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001d8c:	f3bf 8f4f 	dsb	sy
}
 8001d90:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d92:	f3bf 8f6f 	isb	sy
}
 8001d96:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001d98:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd0 <SCB_EnableICache+0x48>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001da0:	f3bf 8f4f 	dsb	sy
}
 8001da4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001da6:	f3bf 8f6f 	isb	sy
}
 8001daa:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001dac:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <SCB_EnableICache+0x48>)
 8001dae:	695b      	ldr	r3, [r3, #20]
 8001db0:	4a07      	ldr	r2, [pc, #28]	@ (8001dd0 <SCB_EnableICache+0x48>)
 8001db2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001db6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001db8:	f3bf 8f4f 	dsb	sy
}
 8001dbc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001dbe:	f3bf 8f6f 	isb	sy
}
 8001dc2:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
/* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8001dd8:	f7ff ffd6 	bl	8001d88 <SCB_EnableICache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ddc:	f002 f9b2 	bl	8004144 <HAL_Init>
  /* USER CODE BEGIN Init */

  //__HAL_RCC_DBGMCU_CLK_DISABLE();
  //HAL_RCC_DBGMCU_CLK_DISABLE();

  DBGMCU->APB2FZ |= DBGMCU_APB2_FZ_DBG_TIM1_STOP|DBGMCU_APB2_FZ_DBG_TIM8_STOP;
 8001de0:	4b13      	ldr	r3, [pc, #76]	@ (8001e30 <main+0x5c>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	4a12      	ldr	r2, [pc, #72]	@ (8001e30 <main+0x5c>)
 8001de6:	f043 0303 	orr.w	r3, r3, #3
 8001dea:	60d3      	str	r3, [r2, #12]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dec:	f000 f822 	bl	8001e34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001df0:	f000 fdb2 	bl	8002958 <MX_GPIO_Init>
  MX_DMA_Init();
 8001df4:	f000 fd7e 	bl	80028f4 <MX_DMA_Init>
  MX_ADC1_Init();
 8001df8:	f000 f88a 	bl	8001f10 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001dfc:	f000 fb5e 	bl	80024bc <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8001e00:	f000 fd48 	bl	8002894 <MX_USART3_UART_Init>
  MX_ADC2_Init();
 8001e04:	f000 f934 	bl	8002070 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001e08:	f000 f9be 	bl	8002188 <MX_ADC3_Init>
  MX_TIM8_Init();
 8001e0c:	f000 fc70 	bl	80026f0 <MX_TIM8_Init>
  MX_I2C1_Init();
 8001e10:	f000 fad4 	bl	80023bc <MX_I2C1_Init>
  MX_CAN1_Init();
 8001e14:	f000 fa72 	bl	80022fc <MX_CAN1_Init>
  MX_I2C2_Init();
 8001e18:	f000 fb10 	bl	800243c <MX_I2C2_Init>
  MX_TIM2_Init();
 8001e1c:	f000 fc02 	bl	8002624 <MX_TIM2_Init>
  MX_DAC_Init();
 8001e20:	f000 faa2 	bl	8002368 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */

  InitConverterControlSystemPeripherals();
 8001e24:	f000 ffd2 	bl	8002dcc <InitConverterControlSystemPeripherals>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	IdleProcess();
 8001e28:	f001 fbba 	bl	80035a0 <IdleProcess>
  {
 8001e2c:	bf00      	nop
 8001e2e:	e7fb      	b.n	8001e28 <main+0x54>
 8001e30:	e0042000 	.word	0xe0042000

08001e34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b094      	sub	sp, #80	@ 0x50
 8001e38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e3a:	f107 0320 	add.w	r3, r7, #32
 8001e3e:	2230      	movs	r2, #48	@ 0x30
 8001e40:	2100      	movs	r1, #0
 8001e42:	4618      	mov	r0, r3
 8001e44:	f008 fec3 	bl	800abce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e48:	f107 030c 	add.w	r3, r7, #12
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e58:	4b2b      	ldr	r3, [pc, #172]	@ (8001f08 <SystemClock_Config+0xd4>)
 8001e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5c:	4a2a      	ldr	r2, [pc, #168]	@ (8001f08 <SystemClock_Config+0xd4>)
 8001e5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e62:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e64:	4b28      	ldr	r3, [pc, #160]	@ (8001f08 <SystemClock_Config+0xd4>)
 8001e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e6c:	60bb      	str	r3, [r7, #8]
 8001e6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e70:	4b26      	ldr	r3, [pc, #152]	@ (8001f0c <SystemClock_Config+0xd8>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a25      	ldr	r2, [pc, #148]	@ (8001f0c <SystemClock_Config+0xd8>)
 8001e76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e7a:	6013      	str	r3, [r2, #0]
 8001e7c:	4b23      	ldr	r3, [pc, #140]	@ (8001f0c <SystemClock_Config+0xd8>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e84:	607b      	str	r3, [r7, #4]
 8001e86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001e8c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001e90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e92:	2302      	movs	r3, #2
 8001e94:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e96:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e9c:	2308      	movs	r3, #8
 8001e9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8001ea0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001ea4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eae:	f107 0320 	add.w	r3, r7, #32
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f004 f832 	bl	8005f1c <HAL_RCC_OscConfig>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001ebe:	f000 fe9d 	bl	8002bfc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001ec2:	f003 ffdb 	bl	8005e7c <HAL_PWREx_EnableOverDrive>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001ecc:	f000 fe96 	bl	8002bfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ed0:	230f      	movs	r3, #15
 8001ed2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001edc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ee0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ee2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ee6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001ee8:	f107 030c 	add.w	r3, r7, #12
 8001eec:	2106      	movs	r1, #6
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f004 fab8 	bl	8006464 <HAL_RCC_ClockConfig>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001efa:	f000 fe7f 	bl	8002bfc <Error_Handler>
  }
}
 8001efe:	bf00      	nop
 8001f00:	3750      	adds	r7, #80	@ 0x50
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40023800 	.word	0x40023800
 8001f0c:	40007000 	.word	0x40007000

08001f10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b088      	sub	sp, #32
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001f16:	f107 0314 	add.w	r3, r7, #20
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]
 8001f20:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001f22:	1d3b      	adds	r3, r7, #4
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001f2e:	4b4e      	ldr	r3, [pc, #312]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f30:	4a4e      	ldr	r2, [pc, #312]	@ (800206c <MX_ADC1_Init+0x15c>)
 8001f32:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8001f34:	4b4c      	ldr	r3, [pc, #304]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f36:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f3a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f3c:	4b4a      	ldr	r3, [pc, #296]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001f42:	4b49      	ldr	r3, [pc, #292]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f44:	2201      	movs	r2, #1
 8001f46:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f48:	4b47      	ldr	r3, [pc, #284]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f4e:	4b46      	ldr	r3, [pc, #280]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001f56:	4b44      	ldr	r3, [pc, #272]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001f5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO2;
 8001f5e:	4b42      	ldr	r3, [pc, #264]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f60:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001f64:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f66:	4b40      	ldr	r3, [pc, #256]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8001f6c:	4b3e      	ldr	r3, [pc, #248]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f6e:	2206      	movs	r2, #6
 8001f70:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001f72:	4b3d      	ldr	r3, [pc, #244]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001f7a:	4b3b      	ldr	r3, [pc, #236]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f80:	4839      	ldr	r0, [pc, #228]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001f82:	f002 f937 	bl	80041f4 <HAL_ADC_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 8001f8c:	f000 fe36 	bl	8002bfc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_TRIPLEMODE_REGSIMULT;
 8001f90:	2316      	movs	r3, #22
 8001f92:	617b      	str	r3, [r7, #20]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_1;
 8001f94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f98:	61bb      	str	r3, [r7, #24]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001f9e:	f107 0314 	add.w	r3, r7, #20
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4830      	ldr	r0, [pc, #192]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001fa6:	f002 fccd 	bl	8004944 <HAL_ADCEx_MultiModeConfigChannel>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8001fb0:	f000 fe24 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001fb4:	2305      	movs	r3, #5
 8001fb6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fc0:	1d3b      	adds	r3, r7, #4
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4828      	ldr	r0, [pc, #160]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001fc6:	f002 f999 	bl	80042fc <HAL_ADC_ConfigChannel>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8001fd0:	f000 fe14 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001fd4:	2306      	movs	r3, #6
 8001fd6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fdc:	1d3b      	adds	r3, r7, #4
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4821      	ldr	r0, [pc, #132]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001fe2:	f002 f98b 	bl	80042fc <HAL_ADC_ConfigChannel>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001fec:	f000 fe06 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ff8:	1d3b      	adds	r3, r7, #4
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	481a      	ldr	r0, [pc, #104]	@ (8002068 <MX_ADC1_Init+0x158>)
 8001ffe:	f002 f97d 	bl	80042fc <HAL_ADC_ConfigChannel>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8002008:	f000 fdf8 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800200c:	230d      	movs	r3, #13
 800200e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002010:	2304      	movs	r3, #4
 8002012:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002014:	1d3b      	adds	r3, r7, #4
 8002016:	4619      	mov	r1, r3
 8002018:	4813      	ldr	r0, [pc, #76]	@ (8002068 <MX_ADC1_Init+0x158>)
 800201a:	f002 f96f 	bl	80042fc <HAL_ADC_ConfigChannel>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8002024:	f000 fdea 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002028:	2300      	movs	r3, #0
 800202a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800202c:	2305      	movs	r3, #5
 800202e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002030:	1d3b      	adds	r3, r7, #4
 8002032:	4619      	mov	r1, r3
 8002034:	480c      	ldr	r0, [pc, #48]	@ (8002068 <MX_ADC1_Init+0x158>)
 8002036:	f002 f961 	bl	80042fc <HAL_ADC_ConfigChannel>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8002040:	f000 fddc 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8002044:	230f      	movs	r3, #15
 8002046:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002048:	2306      	movs	r3, #6
 800204a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800204c:	1d3b      	adds	r3, r7, #4
 800204e:	4619      	mov	r1, r3
 8002050:	4805      	ldr	r0, [pc, #20]	@ (8002068 <MX_ADC1_Init+0x158>)
 8002052:	f002 f953 	bl	80042fc <HAL_ADC_ConfigChannel>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_ADC1_Init+0x150>
  {
    Error_Handler();
 800205c:	f000 fdce 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002060:	bf00      	nop
 8002062:	3720      	adds	r7, #32
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	20013d48 	.word	0x20013d48
 800206c:	40012000 	.word	0x40012000

08002070 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002076:	463b      	mov	r3, r7
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8002082:	4b3f      	ldr	r3, [pc, #252]	@ (8002180 <MX_ADC2_Init+0x110>)
 8002084:	4a3f      	ldr	r2, [pc, #252]	@ (8002184 <MX_ADC2_Init+0x114>)
 8002086:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8002088:	4b3d      	ldr	r3, [pc, #244]	@ (8002180 <MX_ADC2_Init+0x110>)
 800208a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800208e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002090:	4b3b      	ldr	r3, [pc, #236]	@ (8002180 <MX_ADC2_Init+0x110>)
 8002092:	2200      	movs	r2, #0
 8002094:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002096:	4b3a      	ldr	r3, [pc, #232]	@ (8002180 <MX_ADC2_Init+0x110>)
 8002098:	2201      	movs	r2, #1
 800209a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800209c:	4b38      	ldr	r3, [pc, #224]	@ (8002180 <MX_ADC2_Init+0x110>)
 800209e:	2200      	movs	r2, #0
 80020a0:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80020a2:	4b37      	ldr	r3, [pc, #220]	@ (8002180 <MX_ADC2_Init+0x110>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020aa:	4b35      	ldr	r3, [pc, #212]	@ (8002180 <MX_ADC2_Init+0x110>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 6;
 80020b0:	4b33      	ldr	r3, [pc, #204]	@ (8002180 <MX_ADC2_Init+0x110>)
 80020b2:	2206      	movs	r2, #6
 80020b4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80020b6:	4b32      	ldr	r3, [pc, #200]	@ (8002180 <MX_ADC2_Init+0x110>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020be:	4b30      	ldr	r3, [pc, #192]	@ (8002180 <MX_ADC2_Init+0x110>)
 80020c0:	2201      	movs	r2, #1
 80020c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80020c4:	482e      	ldr	r0, [pc, #184]	@ (8002180 <MX_ADC2_Init+0x110>)
 80020c6:	f002 f895 	bl	80041f4 <HAL_ADC_Init>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_ADC2_Init+0x64>
  {
    Error_Handler();
 80020d0:	f000 fd94 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80020d4:	2309      	movs	r3, #9
 80020d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80020d8:	2301      	movs	r3, #1
 80020da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80020dc:	2301      	movs	r3, #1
 80020de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80020e0:	463b      	mov	r3, r7
 80020e2:	4619      	mov	r1, r3
 80020e4:	4826      	ldr	r0, [pc, #152]	@ (8002180 <MX_ADC2_Init+0x110>)
 80020e6:	f002 f909 	bl	80042fc <HAL_ADC_ConfigChannel>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 80020f0:	f000 fd84 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80020f4:	2302      	movs	r3, #2
 80020f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80020f8:	463b      	mov	r3, r7
 80020fa:	4619      	mov	r1, r3
 80020fc:	4820      	ldr	r0, [pc, #128]	@ (8002180 <MX_ADC2_Init+0x110>)
 80020fe:	f002 f8fd 	bl	80042fc <HAL_ADC_ConfigChannel>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_ADC2_Init+0x9c>
  {
    Error_Handler();
 8002108:	f000 fd78 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800210c:	230a      	movs	r3, #10
 800210e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002110:	2303      	movs	r3, #3
 8002112:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002114:	463b      	mov	r3, r7
 8002116:	4619      	mov	r1, r3
 8002118:	4819      	ldr	r0, [pc, #100]	@ (8002180 <MX_ADC2_Init+0x110>)
 800211a:	f002 f8ef 	bl	80042fc <HAL_ADC_ConfigChannel>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 8002124:	f000 fd6a 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002128:	230b      	movs	r3, #11
 800212a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800212c:	2304      	movs	r3, #4
 800212e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002130:	463b      	mov	r3, r7
 8002132:	4619      	mov	r1, r3
 8002134:	4812      	ldr	r0, [pc, #72]	@ (8002180 <MX_ADC2_Init+0x110>)
 8002136:	f002 f8e1 	bl	80042fc <HAL_ADC_ConfigChannel>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_ADC2_Init+0xd4>
  {
    Error_Handler();
 8002140:	f000 fd5c 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002144:	2305      	movs	r3, #5
 8002146:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002148:	463b      	mov	r3, r7
 800214a:	4619      	mov	r1, r3
 800214c:	480c      	ldr	r0, [pc, #48]	@ (8002180 <MX_ADC2_Init+0x110>)
 800214e:	f002 f8d5 	bl	80042fc <HAL_ADC_ConfigChannel>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_ADC2_Init+0xec>
  {
    Error_Handler();
 8002158:	f000 fd50 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800215c:	2302      	movs	r3, #2
 800215e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002160:	2306      	movs	r3, #6
 8002162:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002164:	463b      	mov	r3, r7
 8002166:	4619      	mov	r1, r3
 8002168:	4805      	ldr	r0, [pc, #20]	@ (8002180 <MX_ADC2_Init+0x110>)
 800216a:	f002 f8c7 	bl	80042fc <HAL_ADC_ConfigChannel>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_ADC2_Init+0x108>
  {
    Error_Handler();
 8002174:	f000 fd42 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002178:	bf00      	nop
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20013dac 	.word	0x20013dac
 8002184:	40012100 	.word	0x40012100

08002188 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800218e:	463b      	mov	r3, r7
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	605a      	str	r2, [r3, #4]
 8002196:	609a      	str	r2, [r3, #8]
 8002198:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800219a:	4b56      	ldr	r3, [pc, #344]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 800219c:	4a56      	ldr	r2, [pc, #344]	@ (80022f8 <MX_ADC3_Init+0x170>)
 800219e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 80021a0:	4b54      	ldr	r3, [pc, #336]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021a6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80021a8:	4b52      	ldr	r3, [pc, #328]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80021ae:	4b51      	ldr	r3, [pc, #324]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021b0:	2201      	movs	r2, #1
 80021b2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80021b4:	4b4f      	ldr	r3, [pc, #316]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80021ba:	4b4e      	ldr	r3, [pc, #312]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021c2:	4b4c      	ldr	r3, [pc, #304]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 9;
 80021c8:	4b4a      	ldr	r3, [pc, #296]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021ca:	2209      	movs	r2, #9
 80021cc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80021ce:	4b49      	ldr	r3, [pc, #292]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021d6:	4b47      	ldr	r3, [pc, #284]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021d8:	2201      	movs	r2, #1
 80021da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80021dc:	4845      	ldr	r0, [pc, #276]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021de:	f002 f809 	bl	80041f4 <HAL_ADC_Init>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_ADC3_Init+0x64>
  {
    Error_Handler();
 80021e8:	f000 fd08 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80021ec:	2308      	movs	r3, #8
 80021ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021f0:	2301      	movs	r3, #1
 80021f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80021f4:	2301      	movs	r3, #1
 80021f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80021f8:	463b      	mov	r3, r7
 80021fa:	4619      	mov	r1, r3
 80021fc:	483d      	ldr	r0, [pc, #244]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80021fe:	f002 f87d 	bl	80042fc <HAL_ADC_ConfigChannel>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8002208:	f000 fcf8 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800220c:	2303      	movs	r3, #3
 800220e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002210:	2302      	movs	r3, #2
 8002212:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002214:	463b      	mov	r3, r7
 8002216:	4619      	mov	r1, r3
 8002218:	4836      	ldr	r0, [pc, #216]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 800221a:	f002 f86f 	bl	80042fc <HAL_ADC_ConfigChannel>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <MX_ADC3_Init+0xa0>
  {
    Error_Handler();
 8002224:	f000 fcea 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002228:	2309      	movs	r3, #9
 800222a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800222c:	2303      	movs	r3, #3
 800222e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002230:	463b      	mov	r3, r7
 8002232:	4619      	mov	r1, r3
 8002234:	482f      	ldr	r0, [pc, #188]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 8002236:	f002 f861 	bl	80042fc <HAL_ADC_ConfigChannel>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_ADC3_Init+0xbc>
  {
    Error_Handler();
 8002240:	f000 fcdc 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002244:	2301      	movs	r3, #1
 8002246:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002248:	2304      	movs	r3, #4
 800224a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800224c:	463b      	mov	r3, r7
 800224e:	4619      	mov	r1, r3
 8002250:	4828      	ldr	r0, [pc, #160]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 8002252:	f002 f853 	bl	80042fc <HAL_ADC_ConfigChannel>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <MX_ADC3_Init+0xd8>
  {
    Error_Handler();
 800225c:	f000 fcce 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002260:	2300      	movs	r3, #0
 8002262:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002264:	2305      	movs	r3, #5
 8002266:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002268:	463b      	mov	r3, r7
 800226a:	4619      	mov	r1, r3
 800226c:	4821      	ldr	r0, [pc, #132]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 800226e:	f002 f845 	bl	80042fc <HAL_ADC_ConfigChannel>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <MX_ADC3_Init+0xf4>
  {
    Error_Handler();
 8002278:	f000 fcc0 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800227c:	2306      	movs	r3, #6
 800227e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002280:	2306      	movs	r3, #6
 8002282:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002284:	463b      	mov	r3, r7
 8002286:	4619      	mov	r1, r3
 8002288:	481a      	ldr	r0, [pc, #104]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 800228a:	f002 f837 	bl	80042fc <HAL_ADC_ConfigChannel>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_ADC3_Init+0x110>
  {
    Error_Handler();
 8002294:	f000 fcb2 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002298:	2307      	movs	r3, #7
 800229a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800229c:	2307      	movs	r3, #7
 800229e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80022a0:	463b      	mov	r3, r7
 80022a2:	4619      	mov	r1, r3
 80022a4:	4813      	ldr	r0, [pc, #76]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80022a6:	f002 f829 	bl	80042fc <HAL_ADC_ConfigChannel>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <MX_ADC3_Init+0x12c>
  {
    Error_Handler();
 80022b0:	f000 fca4 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80022b4:	2302      	movs	r3, #2
 80022b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80022b8:	2308      	movs	r3, #8
 80022ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80022bc:	463b      	mov	r3, r7
 80022be:	4619      	mov	r1, r3
 80022c0:	480c      	ldr	r0, [pc, #48]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80022c2:	f002 f81b 	bl	80042fc <HAL_ADC_ConfigChannel>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <MX_ADC3_Init+0x148>
  {
    Error_Handler();
 80022cc:	f000 fc96 	bl	8002bfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80022d0:	2304      	movs	r3, #4
 80022d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80022d4:	2309      	movs	r3, #9
 80022d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80022d8:	463b      	mov	r3, r7
 80022da:	4619      	mov	r1, r3
 80022dc:	4805      	ldr	r0, [pc, #20]	@ (80022f4 <MX_ADC3_Init+0x16c>)
 80022de:	f002 f80d 	bl	80042fc <HAL_ADC_ConfigChannel>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_ADC3_Init+0x164>
  {
    Error_Handler();
 80022e8:	f000 fc88 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80022ec:	bf00      	nop
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	20013e10 	.word	0x20013e10
 80022f8:	40012200 	.word	0x40012200

080022fc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002300:	4b17      	ldr	r3, [pc, #92]	@ (8002360 <MX_CAN1_Init+0x64>)
 8002302:	4a18      	ldr	r2, [pc, #96]	@ (8002364 <MX_CAN1_Init+0x68>)
 8002304:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8002306:	4b16      	ldr	r3, [pc, #88]	@ (8002360 <MX_CAN1_Init+0x64>)
 8002308:	2210      	movs	r2, #16
 800230a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800230c:	4b14      	ldr	r3, [pc, #80]	@ (8002360 <MX_CAN1_Init+0x64>)
 800230e:	2200      	movs	r2, #0
 8002310:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002312:	4b13      	ldr	r3, [pc, #76]	@ (8002360 <MX_CAN1_Init+0x64>)
 8002314:	2200      	movs	r2, #0
 8002316:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8002318:	4b11      	ldr	r3, [pc, #68]	@ (8002360 <MX_CAN1_Init+0x64>)
 800231a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800231e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002320:	4b0f      	ldr	r3, [pc, #60]	@ (8002360 <MX_CAN1_Init+0x64>)
 8002322:	2200      	movs	r2, #0
 8002324:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002326:	4b0e      	ldr	r3, [pc, #56]	@ (8002360 <MX_CAN1_Init+0x64>)
 8002328:	2200      	movs	r2, #0
 800232a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800232c:	4b0c      	ldr	r3, [pc, #48]	@ (8002360 <MX_CAN1_Init+0x64>)
 800232e:	2200      	movs	r2, #0
 8002330:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002332:	4b0b      	ldr	r3, [pc, #44]	@ (8002360 <MX_CAN1_Init+0x64>)
 8002334:	2200      	movs	r2, #0
 8002336:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002338:	4b09      	ldr	r3, [pc, #36]	@ (8002360 <MX_CAN1_Init+0x64>)
 800233a:	2200      	movs	r2, #0
 800233c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800233e:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <MX_CAN1_Init+0x64>)
 8002340:	2200      	movs	r2, #0
 8002342:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002344:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <MX_CAN1_Init+0x64>)
 8002346:	2200      	movs	r2, #0
 8002348:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800234a:	4805      	ldr	r0, [pc, #20]	@ (8002360 <MX_CAN1_Init+0x64>)
 800234c:	f002 fbb6 	bl	8004abc <HAL_CAN_Init>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8002356:	f000 fc51 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800235a:	bf00      	nop
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20013ed4 	.word	0x20013ed4
 8002364:	40006400 	.word	0x40006400

08002368 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800236e:	463b      	mov	r3, r7
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002376:	4b0f      	ldr	r3, [pc, #60]	@ (80023b4 <MX_DAC_Init+0x4c>)
 8002378:	4a0f      	ldr	r2, [pc, #60]	@ (80023b8 <MX_DAC_Init+0x50>)
 800237a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800237c:	480d      	ldr	r0, [pc, #52]	@ (80023b4 <MX_DAC_Init+0x4c>)
 800237e:	f002 fdaa 	bl	8004ed6 <HAL_DAC_Init>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002388:	f000 fc38 	bl	8002bfc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800238c:	2300      	movs	r3, #0
 800238e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002390:	2300      	movs	r3, #0
 8002392:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002394:	463b      	mov	r3, r7
 8002396:	2200      	movs	r2, #0
 8002398:	4619      	mov	r1, r3
 800239a:	4806      	ldr	r0, [pc, #24]	@ (80023b4 <MX_DAC_Init+0x4c>)
 800239c:	f002 fe0f 	bl	8004fbe <HAL_DAC_ConfigChannel>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80023a6:	f000 fc29 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20013efc 	.word	0x20013efc
 80023b8:	40007400 	.word	0x40007400

080023bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002430 <MX_I2C1_Init+0x74>)
 80023c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002434 <MX_I2C1_Init+0x78>)
 80023c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 80023c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002430 <MX_I2C1_Init+0x74>)
 80023c8:	4a1b      	ldr	r2, [pc, #108]	@ (8002438 <MX_I2C1_Init+0x7c>)
 80023ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80023cc:	4b18      	ldr	r3, [pc, #96]	@ (8002430 <MX_I2C1_Init+0x74>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023d2:	4b17      	ldr	r3, [pc, #92]	@ (8002430 <MX_I2C1_Init+0x74>)
 80023d4:	2201      	movs	r2, #1
 80023d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023d8:	4b15      	ldr	r3, [pc, #84]	@ (8002430 <MX_I2C1_Init+0x74>)
 80023da:	2200      	movs	r2, #0
 80023dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80023de:	4b14      	ldr	r3, [pc, #80]	@ (8002430 <MX_I2C1_Init+0x74>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80023e4:	4b12      	ldr	r3, [pc, #72]	@ (8002430 <MX_I2C1_Init+0x74>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023ea:	4b11      	ldr	r3, [pc, #68]	@ (8002430 <MX_I2C1_Init+0x74>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002430 <MX_I2C1_Init+0x74>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80023f6:	480e      	ldr	r0, [pc, #56]	@ (8002430 <MX_I2C1_Init+0x74>)
 80023f8:	f003 fc18 	bl	8005c2c <HAL_I2C_Init>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002402:	f000 fbfb 	bl	8002bfc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002406:	2100      	movs	r1, #0
 8002408:	4809      	ldr	r0, [pc, #36]	@ (8002430 <MX_I2C1_Init+0x74>)
 800240a:	f003 fc9f 	bl	8005d4c <HAL_I2CEx_ConfigAnalogFilter>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002414:	f000 fbf2 	bl	8002bfc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002418:	2100      	movs	r1, #0
 800241a:	4805      	ldr	r0, [pc, #20]	@ (8002430 <MX_I2C1_Init+0x74>)
 800241c:	f003 fce1 	bl	8005de2 <HAL_I2CEx_ConfigDigitalFilter>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002426:	f000 fbe9 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20013f10 	.word	0x20013f10
 8002434:	40005400 	.word	0x40005400
 8002438:	00c0eaff 	.word	0x00c0eaff

0800243c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002440:	4b1b      	ldr	r3, [pc, #108]	@ (80024b0 <MX_I2C2_Init+0x74>)
 8002442:	4a1c      	ldr	r2, [pc, #112]	@ (80024b4 <MX_I2C2_Init+0x78>)
 8002444:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00C0EAFF;
 8002446:	4b1a      	ldr	r3, [pc, #104]	@ (80024b0 <MX_I2C2_Init+0x74>)
 8002448:	4a1b      	ldr	r2, [pc, #108]	@ (80024b8 <MX_I2C2_Init+0x7c>)
 800244a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800244c:	4b18      	ldr	r3, [pc, #96]	@ (80024b0 <MX_I2C2_Init+0x74>)
 800244e:	2200      	movs	r2, #0
 8002450:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002452:	4b17      	ldr	r3, [pc, #92]	@ (80024b0 <MX_I2C2_Init+0x74>)
 8002454:	2201      	movs	r2, #1
 8002456:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002458:	4b15      	ldr	r3, [pc, #84]	@ (80024b0 <MX_I2C2_Init+0x74>)
 800245a:	2200      	movs	r2, #0
 800245c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800245e:	4b14      	ldr	r3, [pc, #80]	@ (80024b0 <MX_I2C2_Init+0x74>)
 8002460:	2200      	movs	r2, #0
 8002462:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002464:	4b12      	ldr	r3, [pc, #72]	@ (80024b0 <MX_I2C2_Init+0x74>)
 8002466:	2200      	movs	r2, #0
 8002468:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800246a:	4b11      	ldr	r3, [pc, #68]	@ (80024b0 <MX_I2C2_Init+0x74>)
 800246c:	2200      	movs	r2, #0
 800246e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002470:	4b0f      	ldr	r3, [pc, #60]	@ (80024b0 <MX_I2C2_Init+0x74>)
 8002472:	2200      	movs	r2, #0
 8002474:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002476:	480e      	ldr	r0, [pc, #56]	@ (80024b0 <MX_I2C2_Init+0x74>)
 8002478:	f003 fbd8 	bl	8005c2c <HAL_I2C_Init>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002482:	f000 fbbb 	bl	8002bfc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002486:	2100      	movs	r1, #0
 8002488:	4809      	ldr	r0, [pc, #36]	@ (80024b0 <MX_I2C2_Init+0x74>)
 800248a:	f003 fc5f 	bl	8005d4c <HAL_I2CEx_ConfigAnalogFilter>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002494:	f000 fbb2 	bl	8002bfc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002498:	2100      	movs	r1, #0
 800249a:	4805      	ldr	r0, [pc, #20]	@ (80024b0 <MX_I2C2_Init+0x74>)
 800249c:	f003 fca1 	bl	8005de2 <HAL_I2CEx_ConfigDigitalFilter>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80024a6:	f000 fba9 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	20013f64 	.word	0x20013f64
 80024b4:	40005800 	.word	0x40005800
 80024b8:	00c0eaff 	.word	0x00c0eaff

080024bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b096      	sub	sp, #88	@ 0x58
 80024c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024c2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	605a      	str	r2, [r3, #4]
 80024cc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024ce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	605a      	str	r2, [r3, #4]
 80024d8:	609a      	str	r2, [r3, #8]
 80024da:	60da      	str	r2, [r3, #12]
 80024dc:	611a      	str	r2, [r3, #16]
 80024de:	615a      	str	r2, [r3, #20]
 80024e0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80024e2:	1d3b      	adds	r3, r7, #4
 80024e4:	222c      	movs	r2, #44	@ 0x2c
 80024e6:	2100      	movs	r1, #0
 80024e8:	4618      	mov	r0, r3
 80024ea:	f008 fb70 	bl	800abce <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024ee:	4b4b      	ldr	r3, [pc, #300]	@ (800261c <MX_TIM1_Init+0x160>)
 80024f0:	4a4b      	ldr	r2, [pc, #300]	@ (8002620 <MX_TIM1_Init+0x164>)
 80024f2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80024f4:	4b49      	ldr	r3, [pc, #292]	@ (800261c <MX_TIM1_Init+0x160>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80024fa:	4b48      	ldr	r3, [pc, #288]	@ (800261c <MX_TIM1_Init+0x160>)
 80024fc:	2220      	movs	r2, #32
 80024fe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8002500:	4b46      	ldr	r3, [pc, #280]	@ (800261c <MX_TIM1_Init+0x160>)
 8002502:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002506:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002508:	4b44      	ldr	r3, [pc, #272]	@ (800261c <MX_TIM1_Init+0x160>)
 800250a:	2200      	movs	r2, #0
 800250c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800250e:	4b43      	ldr	r3, [pc, #268]	@ (800261c <MX_TIM1_Init+0x160>)
 8002510:	2200      	movs	r2, #0
 8002512:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002514:	4b41      	ldr	r3, [pc, #260]	@ (800261c <MX_TIM1_Init+0x160>)
 8002516:	2200      	movs	r2, #0
 8002518:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800251a:	4840      	ldr	r0, [pc, #256]	@ (800261c <MX_TIM1_Init+0x160>)
 800251c:	f004 fe80 	bl	8007220 <HAL_TIM_PWM_Init>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002526:	f000 fb69 	bl	8002bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800252a:	2310      	movs	r3, #16
 800252c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 800252e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002532:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002534:	2380      	movs	r3, #128	@ 0x80
 8002536:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002538:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800253c:	4619      	mov	r1, r3
 800253e:	4837      	ldr	r0, [pc, #220]	@ (800261c <MX_TIM1_Init+0x160>)
 8002540:	f006 f83e 	bl	80085c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800254a:	f000 fb57 	bl	8002bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800254e:	2360      	movs	r3, #96	@ 0x60
 8002550:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002552:	2300      	movs	r3, #0
 8002554:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002556:	2300      	movs	r3, #0
 8002558:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800255a:	2300      	movs	r3, #0
 800255c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800255e:	2300      	movs	r3, #0
 8002560:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002562:	2300      	movs	r3, #0
 8002564:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002566:	2300      	movs	r3, #0
 8002568:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800256a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800256e:	2200      	movs	r2, #0
 8002570:	4619      	mov	r1, r3
 8002572:	482a      	ldr	r0, [pc, #168]	@ (800261c <MX_TIM1_Init+0x160>)
 8002574:	f005 f946 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800257e:	f000 fb3d 	bl	8002bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002582:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002586:	2204      	movs	r2, #4
 8002588:	4619      	mov	r1, r3
 800258a:	4824      	ldr	r0, [pc, #144]	@ (800261c <MX_TIM1_Init+0x160>)
 800258c:	f005 f93a 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8002596:	f000 fb31 	bl	8002bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800259a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800259e:	2208      	movs	r2, #8
 80025a0:	4619      	mov	r1, r3
 80025a2:	481e      	ldr	r0, [pc, #120]	@ (800261c <MX_TIM1_Init+0x160>)
 80025a4:	f005 f92e 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80025ae:	f000 fb25 	bl	8002bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80025b2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80025b6:	220c      	movs	r2, #12
 80025b8:	4619      	mov	r1, r3
 80025ba:	4818      	ldr	r0, [pc, #96]	@ (800261c <MX_TIM1_Init+0x160>)
 80025bc:	f005 f922 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80025c6:	f000 fb19 	bl	8002bfc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80025ca:	2300      	movs	r3, #0
 80025cc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80025ce:	2300      	movs	r3, #0
 80025d0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80025d2:	2300      	movs	r3, #0
 80025d4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 50;
 80025d6:	2332      	movs	r3, #50	@ 0x32
 80025d8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80025de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025e2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 1;
 80025e4:	2301      	movs	r3, #1
 80025e6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80025e8:	2300      	movs	r3, #0
 80025ea:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80025ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80025f6:	2300      	movs	r3, #0
 80025f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80025fa:	1d3b      	adds	r3, r7, #4
 80025fc:	4619      	mov	r1, r3
 80025fe:	4807      	ldr	r0, [pc, #28]	@ (800261c <MX_TIM1_Init+0x160>)
 8002600:	f006 f86c 	bl	80086dc <HAL_TIMEx_ConfigBreakDeadTime>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 800260a:	f000 faf7 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800260e:	4803      	ldr	r0, [pc, #12]	@ (800261c <MX_TIM1_Init+0x160>)
 8002610:	f001 fade 	bl	8003bd0 <HAL_TIM_MspPostInit>

}
 8002614:	bf00      	nop
 8002616:	3758      	adds	r7, #88	@ 0x58
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20013fb8 	.word	0x20013fb8
 8002620:	40010000 	.word	0x40010000

08002624 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08a      	sub	sp, #40	@ 0x28
 8002628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800262a:	f107 031c 	add.w	r3, r7, #28
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]
 8002634:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002636:	463b      	mov	r3, r7
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	605a      	str	r2, [r3, #4]
 800263e:	609a      	str	r2, [r3, #8]
 8002640:	60da      	str	r2, [r3, #12]
 8002642:	611a      	str	r2, [r3, #16]
 8002644:	615a      	str	r2, [r3, #20]
 8002646:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002648:	4b28      	ldr	r3, [pc, #160]	@ (80026ec <MX_TIM2_Init+0xc8>)
 800264a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800264e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8002650:	4b26      	ldr	r3, [pc, #152]	@ (80026ec <MX_TIM2_Init+0xc8>)
 8002652:	2263      	movs	r2, #99	@ 0x63
 8002654:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002656:	4b25      	ldr	r3, [pc, #148]	@ (80026ec <MX_TIM2_Init+0xc8>)
 8002658:	2200      	movs	r2, #0
 800265a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 199;
 800265c:	4b23      	ldr	r3, [pc, #140]	@ (80026ec <MX_TIM2_Init+0xc8>)
 800265e:	22c7      	movs	r2, #199	@ 0xc7
 8002660:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002662:	4b22      	ldr	r3, [pc, #136]	@ (80026ec <MX_TIM2_Init+0xc8>)
 8002664:	2200      	movs	r2, #0
 8002666:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002668:	4b20      	ldr	r3, [pc, #128]	@ (80026ec <MX_TIM2_Init+0xc8>)
 800266a:	2200      	movs	r2, #0
 800266c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800266e:	481f      	ldr	r0, [pc, #124]	@ (80026ec <MX_TIM2_Init+0xc8>)
 8002670:	f004 fdd6 	bl	8007220 <HAL_TIM_PWM_Init>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800267a:	f000 fabf 	bl	8002bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800267e:	2300      	movs	r3, #0
 8002680:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002682:	2300      	movs	r3, #0
 8002684:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002686:	f107 031c 	add.w	r3, r7, #28
 800268a:	4619      	mov	r1, r3
 800268c:	4817      	ldr	r0, [pc, #92]	@ (80026ec <MX_TIM2_Init+0xc8>)
 800268e:	f005 ff97 	bl	80085c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002698:	f000 fab0 	bl	8002bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800269c:	2360      	movs	r3, #96	@ 0x60
 800269e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 100;
 80026a0:	2364      	movs	r3, #100	@ 0x64
 80026a2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026a8:	2300      	movs	r3, #0
 80026aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026ac:	463b      	mov	r3, r7
 80026ae:	2208      	movs	r2, #8
 80026b0:	4619      	mov	r1, r3
 80026b2:	480e      	ldr	r0, [pc, #56]	@ (80026ec <MX_TIM2_Init+0xc8>)
 80026b4:	f005 f8a6 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80026be:	f000 fa9d 	bl	8002bfc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80026c6:	463b      	mov	r3, r7
 80026c8:	220c      	movs	r2, #12
 80026ca:	4619      	mov	r1, r3
 80026cc:	4807      	ldr	r0, [pc, #28]	@ (80026ec <MX_TIM2_Init+0xc8>)
 80026ce:	f005 f899 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 80026d8:	f000 fa90 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80026dc:	4803      	ldr	r0, [pc, #12]	@ (80026ec <MX_TIM2_Init+0xc8>)
 80026de:	f001 fa77 	bl	8003bd0 <HAL_TIM_MspPostInit>

}
 80026e2:	bf00      	nop
 80026e4:	3728      	adds	r7, #40	@ 0x28
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20014004 	.word	0x20014004

080026f0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b09a      	sub	sp, #104	@ 0x68
 80026f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80026f6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	605a      	str	r2, [r3, #4]
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	60da      	str	r2, [r3, #12]
 8002704:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002706:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002712:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	605a      	str	r2, [r3, #4]
 800271c:	609a      	str	r2, [r3, #8]
 800271e:	60da      	str	r2, [r3, #12]
 8002720:	611a      	str	r2, [r3, #16]
 8002722:	615a      	str	r2, [r3, #20]
 8002724:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002726:	463b      	mov	r3, r7
 8002728:	222c      	movs	r2, #44	@ 0x2c
 800272a:	2100      	movs	r1, #0
 800272c:	4618      	mov	r0, r3
 800272e:	f008 fa4e 	bl	800abce <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002732:	4b56      	ldr	r3, [pc, #344]	@ (800288c <MX_TIM8_Init+0x19c>)
 8002734:	4a56      	ldr	r2, [pc, #344]	@ (8002890 <MX_TIM8_Init+0x1a0>)
 8002736:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002738:	4b54      	ldr	r3, [pc, #336]	@ (800288c <MX_TIM8_Init+0x19c>)
 800273a:	2200      	movs	r2, #0
 800273c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800273e:	4b53      	ldr	r3, [pc, #332]	@ (800288c <MX_TIM8_Init+0x19c>)
 8002740:	2220      	movs	r2, #32
 8002742:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000;
 8002744:	4b51      	ldr	r3, [pc, #324]	@ (800288c <MX_TIM8_Init+0x19c>)
 8002746:	f242 7210 	movw	r2, #10000	@ 0x2710
 800274a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800274c:	4b4f      	ldr	r3, [pc, #316]	@ (800288c <MX_TIM8_Init+0x19c>)
 800274e:	2200      	movs	r2, #0
 8002750:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002752:	4b4e      	ldr	r3, [pc, #312]	@ (800288c <MX_TIM8_Init+0x19c>)
 8002754:	2200      	movs	r2, #0
 8002756:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002758:	4b4c      	ldr	r3, [pc, #304]	@ (800288c <MX_TIM8_Init+0x19c>)
 800275a:	2200      	movs	r2, #0
 800275c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800275e:	484b      	ldr	r0, [pc, #300]	@ (800288c <MX_TIM8_Init+0x19c>)
 8002760:	f004 fc96 	bl	8007090 <HAL_TIM_Base_Init>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 800276a:	f000 fa47 	bl	8002bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800276e:	4847      	ldr	r0, [pc, #284]	@ (800288c <MX_TIM8_Init+0x19c>)
 8002770:	f004 fd56 	bl	8007220 <HAL_TIM_PWM_Init>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 800277a:	f000 fa3f 	bl	8002bfc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800277e:	2306      	movs	r3, #6
 8002780:	657b      	str	r3, [r7, #84]	@ 0x54
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002782:	2300      	movs	r3, #0
 8002784:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8002786:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800278a:	4619      	mov	r1, r3
 800278c:	483f      	ldr	r0, [pc, #252]	@ (800288c <MX_TIM8_Init+0x19c>)
 800278e:	f005 f94d 	bl	8007a2c <HAL_TIM_SlaveConfigSynchro>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <MX_TIM8_Init+0xac>
  {
    Error_Handler();
 8002798:	f000 fa30 	bl	8002bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800279c:	2300      	movs	r3, #0
 800279e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80027a0:	2300      	movs	r3, #0
 80027a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80027a4:	2380      	movs	r3, #128	@ 0x80
 80027a6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80027a8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80027ac:	4619      	mov	r1, r3
 80027ae:	4837      	ldr	r0, [pc, #220]	@ (800288c <MX_TIM8_Init+0x19c>)
 80027b0:	f005 ff06 	bl	80085c0 <HAL_TIMEx_MasterConfigSynchronization>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <MX_TIM8_Init+0xce>
  {
    Error_Handler();
 80027ba:	f000 fa1f 	bl	8002bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027be:	2360      	movs	r3, #96	@ 0x60
 80027c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 80027c2:	2300      	movs	r3, #0
 80027c4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027c6:	2300      	movs	r3, #0
 80027c8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80027ca:	2300      	movs	r3, #0
 80027cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027ce:	2300      	movs	r3, #0
 80027d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80027d2:	2300      	movs	r3, #0
 80027d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80027d6:	2300      	movs	r3, #0
 80027d8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027de:	2200      	movs	r2, #0
 80027e0:	4619      	mov	r1, r3
 80027e2:	482a      	ldr	r0, [pc, #168]	@ (800288c <MX_TIM8_Init+0x19c>)
 80027e4:	f005 f80e 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <MX_TIM8_Init+0x102>
  {
    Error_Handler();
 80027ee:	f000 fa05 	bl	8002bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027f6:	2204      	movs	r2, #4
 80027f8:	4619      	mov	r1, r3
 80027fa:	4824      	ldr	r0, [pc, #144]	@ (800288c <MX_TIM8_Init+0x19c>)
 80027fc:	f005 f802 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_TIM8_Init+0x11a>
  {
    Error_Handler();
 8002806:	f000 f9f9 	bl	8002bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800280a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800280e:	2208      	movs	r2, #8
 8002810:	4619      	mov	r1, r3
 8002812:	481e      	ldr	r0, [pc, #120]	@ (800288c <MX_TIM8_Init+0x19c>)
 8002814:	f004 fff6 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <MX_TIM8_Init+0x132>
  {
    Error_Handler();
 800281e:	f000 f9ed 	bl	8002bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002822:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002826:	220c      	movs	r2, #12
 8002828:	4619      	mov	r1, r3
 800282a:	4818      	ldr	r0, [pc, #96]	@ (800288c <MX_TIM8_Init+0x19c>)
 800282c:	f004 ffea 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_TIM8_Init+0x14a>
  {
    Error_Handler();
 8002836:	f000 f9e1 	bl	8002bfc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800283a:	2300      	movs	r3, #0
 800283c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800283e:	2300      	movs	r3, #0
 8002840:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002842:	2300      	movs	r3, #0
 8002844:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 50;
 8002846:	2332      	movs	r3, #50	@ 0x32
 8002848:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800284a:	2300      	movs	r3, #0
 800284c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800284e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002852:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 1;
 8002854:	2301      	movs	r3, #1
 8002856:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002858:	2300      	movs	r3, #0
 800285a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800285c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002860:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002862:	2300      	movs	r3, #0
 8002864:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002866:	2300      	movs	r3, #0
 8002868:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800286a:	463b      	mov	r3, r7
 800286c:	4619      	mov	r1, r3
 800286e:	4807      	ldr	r0, [pc, #28]	@ (800288c <MX_TIM8_Init+0x19c>)
 8002870:	f005 ff34 	bl	80086dc <HAL_TIMEx_ConfigBreakDeadTime>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <MX_TIM8_Init+0x18e>
  {
    Error_Handler();
 800287a:	f000 f9bf 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800287e:	4803      	ldr	r0, [pc, #12]	@ (800288c <MX_TIM8_Init+0x19c>)
 8002880:	f001 f9a6 	bl	8003bd0 <HAL_TIM_MspPostInit>

}
 8002884:	bf00      	nop
 8002886:	3768      	adds	r7, #104	@ 0x68
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	20014050 	.word	0x20014050
 8002890:	40010400 	.word	0x40010400

08002894 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002898:	4b14      	ldr	r3, [pc, #80]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 800289a:	4a15      	ldr	r2, [pc, #84]	@ (80028f0 <MX_USART3_UART_Init+0x5c>)
 800289c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800289e:	4b13      	ldr	r3, [pc, #76]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 80028a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80028a6:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80028ac:	4b0f      	ldr	r3, [pc, #60]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80028b2:	4b0e      	ldr	r3, [pc, #56]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80028b8:	4b0c      	ldr	r3, [pc, #48]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 80028ba:	220c      	movs	r2, #12
 80028bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028be:	4b0b      	ldr	r3, [pc, #44]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80028c4:	4b09      	ldr	r3, [pc, #36]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028ca:	4b08      	ldr	r3, [pc, #32]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028d0:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80028d6:	4805      	ldr	r0, [pc, #20]	@ (80028ec <MX_USART3_UART_Init+0x58>)
 80028d8:	f005 ffc2 	bl	8008860 <HAL_UART_Init>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80028e2:	f000 f98b 	bl	8002bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80028e6:	bf00      	nop
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	2001409c 	.word	0x2001409c
 80028f0:	40004800 	.word	0x40004800

080028f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80028fa:	4b16      	ldr	r3, [pc, #88]	@ (8002954 <MX_DMA_Init+0x60>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	4a15      	ldr	r2, [pc, #84]	@ (8002954 <MX_DMA_Init+0x60>)
 8002900:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002904:	6313      	str	r3, [r2, #48]	@ 0x30
 8002906:	4b13      	ldr	r3, [pc, #76]	@ (8002954 <MX_DMA_Init+0x60>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002912:	4b10      	ldr	r3, [pc, #64]	@ (8002954 <MX_DMA_Init+0x60>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002916:	4a0f      	ldr	r2, [pc, #60]	@ (8002954 <MX_DMA_Init+0x60>)
 8002918:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800291c:	6313      	str	r3, [r2, #48]	@ 0x30
 800291e:	4b0d      	ldr	r3, [pc, #52]	@ (8002954 <MX_DMA_Init+0x60>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002922:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002926:	603b      	str	r3, [r7, #0]
 8002928:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800292a:	2200      	movs	r2, #0
 800292c:	2100      	movs	r1, #0
 800292e:	200f      	movs	r0, #15
 8002930:	f002 fa9b 	bl	8004e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002934:	200f      	movs	r0, #15
 8002936:	f002 fab4 	bl	8004ea2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 800293a:	2200      	movs	r2, #0
 800293c:	2100      	movs	r1, #0
 800293e:	203c      	movs	r0, #60	@ 0x3c
 8002940:	f002 fa93 	bl	8004e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8002944:	203c      	movs	r0, #60	@ 0x3c
 8002946:	f002 faac 	bl	8004ea2 <HAL_NVIC_EnableIRQ>

}
 800294a:	bf00      	nop
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	40023800 	.word	0x40023800

08002958 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b08e      	sub	sp, #56	@ 0x38
 800295c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800295e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002962:	2200      	movs	r2, #0
 8002964:	601a      	str	r2, [r3, #0]
 8002966:	605a      	str	r2, [r3, #4]
 8002968:	609a      	str	r2, [r3, #8]
 800296a:	60da      	str	r2, [r3, #12]
 800296c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800296e:	4b9b      	ldr	r3, [pc, #620]	@ (8002bdc <MX_GPIO_Init+0x284>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	4a9a      	ldr	r2, [pc, #616]	@ (8002bdc <MX_GPIO_Init+0x284>)
 8002974:	f043 0310 	orr.w	r3, r3, #16
 8002978:	6313      	str	r3, [r2, #48]	@ 0x30
 800297a:	4b98      	ldr	r3, [pc, #608]	@ (8002bdc <MX_GPIO_Init+0x284>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	f003 0310 	and.w	r3, r3, #16
 8002982:	623b      	str	r3, [r7, #32]
 8002984:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002986:	4b95      	ldr	r3, [pc, #596]	@ (8002bdc <MX_GPIO_Init+0x284>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298a:	4a94      	ldr	r2, [pc, #592]	@ (8002bdc <MX_GPIO_Init+0x284>)
 800298c:	f043 0304 	orr.w	r3, r3, #4
 8002990:	6313      	str	r3, [r2, #48]	@ 0x30
 8002992:	4b92      	ldr	r3, [pc, #584]	@ (8002bdc <MX_GPIO_Init+0x284>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002996:	f003 0304 	and.w	r3, r3, #4
 800299a:	61fb      	str	r3, [r7, #28]
 800299c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800299e:	4b8f      	ldr	r3, [pc, #572]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a2:	4a8e      	ldr	r2, [pc, #568]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029a4:	f043 0320 	orr.w	r3, r3, #32
 80029a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029aa:	4b8c      	ldr	r3, [pc, #560]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ae:	f003 0320 	and.w	r3, r3, #32
 80029b2:	61bb      	str	r3, [r7, #24]
 80029b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029b6:	4b89      	ldr	r3, [pc, #548]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	4a88      	ldr	r2, [pc, #544]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c2:	4b86      	ldr	r3, [pc, #536]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ca:	617b      	str	r3, [r7, #20]
 80029cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ce:	4b83      	ldr	r3, [pc, #524]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d2:	4a82      	ldr	r2, [pc, #520]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029da:	4b80      	ldr	r3, [pc, #512]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	613b      	str	r3, [r7, #16]
 80029e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029e6:	4b7d      	ldr	r3, [pc, #500]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ea:	4a7c      	ldr	r2, [pc, #496]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029ec:	f043 0302 	orr.w	r3, r3, #2
 80029f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029f2:	4b7a      	ldr	r3, [pc, #488]	@ (8002bdc <MX_GPIO_Init+0x284>)
 80029f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80029fe:	4b77      	ldr	r3, [pc, #476]	@ (8002bdc <MX_GPIO_Init+0x284>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a02:	4a76      	ldr	r2, [pc, #472]	@ (8002bdc <MX_GPIO_Init+0x284>)
 8002a04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a0a:	4b74      	ldr	r3, [pc, #464]	@ (8002bdc <MX_GPIO_Init+0x284>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a12:	60bb      	str	r3, [r7, #8]
 8002a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a16:	4b71      	ldr	r3, [pc, #452]	@ (8002bdc <MX_GPIO_Init+0x284>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	4a70      	ldr	r2, [pc, #448]	@ (8002bdc <MX_GPIO_Init+0x284>)
 8002a1c:	f043 0308 	orr.w	r3, r3, #8
 8002a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a22:	4b6e      	ldr	r3, [pc, #440]	@ (8002bdc <MX_GPIO_Init+0x284>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a26:	f003 0308 	and.w	r3, r3, #8
 8002a2a:	607b      	str	r3, [r7, #4]
 8002a2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2181      	movs	r1, #129	@ 0x81
 8002a32:	486b      	ldr	r0, [pc, #428]	@ (8002be0 <MX_GPIO_Init+0x288>)
 8002a34:	f003 f8e0 	bl	8005bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f64c 4118 	movw	r1, #52248	@ 0xcc18
 8002a3e:	4869      	ldr	r0, [pc, #420]	@ (8002be4 <MX_GPIO_Init+0x28c>)
 8002a40:	f003 f8da 	bl	8005bf8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE3 PE7 PE15 PE0
                           PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_15|GPIO_PIN_0
 8002a44:	f248 038b 	movw	r3, #32907	@ 0x808b
 8002a48:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a56:	4619      	mov	r1, r3
 8002a58:	4863      	ldr	r0, [pc, #396]	@ (8002be8 <MX_GPIO_Init+0x290>)
 8002a5a:	f002 ff09 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002a5e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a64:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002a68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002a6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a72:	4619      	mov	r1, r3
 8002a74:	485d      	ldr	r0, [pc, #372]	@ (8002bec <MX_GPIO_Init+0x294>)
 8002a76:	f002 fefb 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF2 PF11 PF12 PF13
                           PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8002a7a:	f64f 0304 	movw	r3, #63492	@ 0xf804
 8002a7e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a80:	2300      	movs	r3, #0
 8002a82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4858      	ldr	r0, [pc, #352]	@ (8002bf0 <MX_GPIO_Init+0x298>)
 8002a90:	f002 feee 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8002a94:	2381      	movs	r3, #129	@ 0x81
 8002a96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	484d      	ldr	r0, [pc, #308]	@ (8002be0 <MX_GPIO_Init+0x288>)
 8002aac:	f002 fee0 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG5 PG6 USB_OverCurrent_Pin
                           PG8 PG9 PG10 PG12
                           PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002ab0:	f24d 73ff 	movw	r3, #55295	@ 0xd7ff
 8002ab4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|USB_OverCurrent_Pin
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	484b      	ldr	r0, [pc, #300]	@ (8002bf4 <MX_GPIO_Init+0x29c>)
 8002ac6:	f002 fed3 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 8002aca:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8002ace:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002adc:	4619      	mov	r1, r3
 8002ade:	4840      	ldr	r0, [pc, #256]	@ (8002be0 <MX_GPIO_Init+0x288>)
 8002ae0:	f002 fec6 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002ae4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aea:	2302      	movs	r3, #2
 8002aec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aee:	2300      	movs	r3, #0
 8002af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af2:	2303      	movs	r3, #3
 8002af4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002af6:	230b      	movs	r3, #11
 8002af8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002afa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002afe:	4619      	mov	r1, r3
 8002b00:	4837      	ldr	r0, [pc, #220]	@ (8002be0 <MX_GPIO_Init+0x288>)
 8002b02:	f002 feb5 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD14 PD15
                           PD3 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15
 8002b06:	f64c 4318 	movw	r3, #52248	@ 0xcc18
 8002b0a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_3|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b14:	2300      	movs	r3, #0
 8002b16:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4831      	ldr	r0, [pc, #196]	@ (8002be4 <MX_GPIO_Init+0x28c>)
 8002b20:	f002 fea6 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002b24:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002b28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b32:	2303      	movs	r3, #3
 8002b34:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002b36:	230a      	movs	r3, #10
 8002b38:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b3e:	4619      	mov	r1, r3
 8002b40:	482d      	ldr	r0, [pc, #180]	@ (8002bf8 <MX_GPIO_Init+0x2a0>)
 8002b42:	f002 fe95 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002b46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002b54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4827      	ldr	r0, [pc, #156]	@ (8002bf8 <MX_GPIO_Init+0x2a0>)
 8002b5c:	f002 fe88 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002b60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b66:	2300      	movs	r3, #0
 8002b68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b72:	4619      	mov	r1, r3
 8002b74:	481d      	ldr	r0, [pc, #116]	@ (8002bec <MX_GPIO_Init+0x294>)
 8002b76:	f002 fe7b 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002b7a:	23e4      	movs	r3, #228	@ 0xe4
 8002b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4815      	ldr	r0, [pc, #84]	@ (8002be4 <MX_GPIO_Init+0x28c>)
 8002b8e:	f002 fe6f 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002b92:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002b96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b98:	2302      	movs	r3, #2
 8002b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002ba4:	230b      	movs	r3, #11
 8002ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ba8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bac:	4619      	mov	r1, r3
 8002bae:	4811      	ldr	r0, [pc, #68]	@ (8002bf4 <MX_GPIO_Init+0x29c>)
 8002bb0:	f002 fe5e 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002bb4:	2330      	movs	r3, #48	@ 0x30
 8002bb6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb8:	2302      	movs	r3, #2
 8002bba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4804      	ldr	r0, [pc, #16]	@ (8002be0 <MX_GPIO_Init+0x288>)
 8002bd0:	f002 fe4e 	bl	8005870 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002bd4:	bf00      	nop
 8002bd6:	3738      	adds	r7, #56	@ 0x38
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	40023800 	.word	0x40023800
 8002be0:	40020400 	.word	0x40020400
 8002be4:	40020c00 	.word	0x40020c00
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40020800 	.word	0x40020800
 8002bf0:	40021400 	.word	0x40021400
 8002bf4:	40021800 	.word	0x40021800
 8002bf8:	40020000 	.word	0x40020000

08002bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002c00:	b672      	cpsid	i
}
 8002c02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c04:	bf00      	nop
 8002c06:	e7fd      	b.n	8002c04 <Error_Handler+0x8>

08002c08 <RunControlAtEachSamplingPeriodEx1>:


int counter = 0;

void RunControlAtEachSamplingPeriodEx1()
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
	counter = counter + 1;
 8002c0c:	4b04      	ldr	r3, [pc, #16]	@ (8002c20 <RunControlAtEachSamplingPeriodEx1+0x18>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	3301      	adds	r3, #1
 8002c12:	4a03      	ldr	r2, [pc, #12]	@ (8002c20 <RunControlAtEachSamplingPeriodEx1+0x18>)
 8002c14:	6013      	str	r3, [r2, #0]
}
 8002c16:	bf00      	nop
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	200141b0 	.word	0x200141b0
 8002c24:	00000000 	.word	0x00000000

08002c28 <StartPWMFan>:
};



void StartPWMFan()
{
 8002c28:	b598      	push	{r3, r4, r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002c2c:	2108      	movs	r1, #8
 8002c2e:	481c      	ldr	r0, [pc, #112]	@ (8002ca0 <StartPWMFan+0x78>)
 8002c30:	f004 fb4e 	bl	80072d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002c34:	210c      	movs	r1, #12
 8002c36:	481a      	ldr	r0, [pc, #104]	@ (8002ca0 <StartPWMFan+0x78>)
 8002c38:	f004 fb4a 	bl	80072d0 <HAL_TIM_PWM_Start>
	TIM2->CCR3 = TIM2->ARR*0.01;
 8002c3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fd fc7e 	bl	8000544 <__aeabi_ui2d>
 8002c48:	a313      	add	r3, pc, #76	@ (adr r3, 8002c98 <StartPWMFan+0x70>)
 8002c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c4e:	f7fd fcf3 	bl	8000638 <__aeabi_dmul>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 8002c5a:	4610      	mov	r0, r2
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	f7fd ffc3 	bl	8000be8 <__aeabi_d2uiz>
 8002c62:	4603      	mov	r3, r0
 8002c64:	63e3      	str	r3, [r4, #60]	@ 0x3c
	TIM2->CCR3 = TIM2->ARR*0.01;
 8002c66:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7fd fc69 	bl	8000544 <__aeabi_ui2d>
 8002c72:	a309      	add	r3, pc, #36	@ (adr r3, 8002c98 <StartPWMFan+0x70>)
 8002c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c78:	f7fd fcde 	bl	8000638 <__aeabi_dmul>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 8002c84:	4610      	mov	r0, r2
 8002c86:	4619      	mov	r1, r3
 8002c88:	f7fd ffae 	bl	8000be8 <__aeabi_d2uiz>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	63e3      	str	r3, [r4, #60]	@ 0x3c
}
 8002c90:	bf00      	nop
 8002c92:	bd98      	pop	{r3, r4, r7, pc}
 8002c94:	f3af 8000 	nop.w
 8002c98:	47ae147b 	.word	0x47ae147b
 8002c9c:	3f847ae1 	.word	0x3f847ae1
 8002ca0:	20014004 	.word	0x20014004

08002ca4 <StartPWM>:


void StartPWM()
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002ca8:	2100      	movs	r1, #0
 8002caa:	4822      	ldr	r0, [pc, #136]	@ (8002d34 <StartPWM+0x90>)
 8002cac:	f004 fb10 	bl	80072d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8002cb0:	2104      	movs	r1, #4
 8002cb2:	4820      	ldr	r0, [pc, #128]	@ (8002d34 <StartPWM+0x90>)
 8002cb4:	f004 fb0c 	bl	80072d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002cb8:	2108      	movs	r1, #8
 8002cba:	481e      	ldr	r0, [pc, #120]	@ (8002d34 <StartPWM+0x90>)
 8002cbc:	f004 fb08 	bl	80072d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8002cc0:	210c      	movs	r1, #12
 8002cc2:	481c      	ldr	r0, [pc, #112]	@ (8002d34 <StartPWM+0x90>)
 8002cc4:	f004 fb04 	bl	80072d0 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 8002cc8:	2100      	movs	r1, #0
 8002cca:	481a      	ldr	r0, [pc, #104]	@ (8002d34 <StartPWM+0x90>)
 8002ccc:	f005 fb58 	bl	8008380 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 8002cd0:	2104      	movs	r1, #4
 8002cd2:	4818      	ldr	r0, [pc, #96]	@ (8002d34 <StartPWM+0x90>)
 8002cd4:	f005 fb54 	bl	8008380 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 8002cd8:	2108      	movs	r1, #8
 8002cda:	4816      	ldr	r0, [pc, #88]	@ (8002d34 <StartPWM+0x90>)
 8002cdc:	f005 fb50 	bl	8008380 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_4);
 8002ce0:	210c      	movs	r1, #12
 8002ce2:	4814      	ldr	r0, [pc, #80]	@ (8002d34 <StartPWM+0x90>)
 8002ce4:	f005 fb4c 	bl	8008380 <HAL_TIMEx_PWMN_Start>

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_5);
 8002ce8:	2110      	movs	r1, #16
 8002cea:	4812      	ldr	r0, [pc, #72]	@ (8002d34 <StartPWM+0x90>)
 8002cec:	f004 faf0 	bl	80072d0 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	4811      	ldr	r0, [pc, #68]	@ (8002d38 <StartPWM+0x94>)
 8002cf4:	f004 faec 	bl	80072d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002cf8:	2104      	movs	r1, #4
 8002cfa:	480f      	ldr	r0, [pc, #60]	@ (8002d38 <StartPWM+0x94>)
 8002cfc:	f004 fae8 	bl	80072d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002d00:	2108      	movs	r1, #8
 8002d02:	480d      	ldr	r0, [pc, #52]	@ (8002d38 <StartPWM+0x94>)
 8002d04:	f004 fae4 	bl	80072d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002d08:	210c      	movs	r1, #12
 8002d0a:	480b      	ldr	r0, [pc, #44]	@ (8002d38 <StartPWM+0x94>)
 8002d0c:	f004 fae0 	bl	80072d0 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002d10:	2100      	movs	r1, #0
 8002d12:	4809      	ldr	r0, [pc, #36]	@ (8002d38 <StartPWM+0x94>)
 8002d14:	f005 fb34 	bl	8008380 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002d18:	2104      	movs	r1, #4
 8002d1a:	4807      	ldr	r0, [pc, #28]	@ (8002d38 <StartPWM+0x94>)
 8002d1c:	f005 fb30 	bl	8008380 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002d20:	2108      	movs	r1, #8
 8002d22:	4805      	ldr	r0, [pc, #20]	@ (8002d38 <StartPWM+0x94>)
 8002d24:	f005 fb2c 	bl	8008380 <HAL_TIMEx_PWMN_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_5);
 8002d28:	2110      	movs	r1, #16
 8002d2a:	4803      	ldr	r0, [pc, #12]	@ (8002d38 <StartPWM+0x94>)
 8002d2c:	f004 fad0 	bl	80072d0 <HAL_TIM_PWM_Start>
}
 8002d30:	bf00      	nop
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	20014050 	.word	0x20014050
 8002d38:	20013fb8 	.word	0x20013fb8

08002d3c <StopPWM>:


void StopPWM()
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8002d40:	2100      	movs	r1, #0
 8002d42:	4820      	ldr	r0, [pc, #128]	@ (8002dc4 <StopPWM+0x88>)
 8002d44:	f004 fbbe 	bl	80074c4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8002d48:	2104      	movs	r1, #4
 8002d4a:	481e      	ldr	r0, [pc, #120]	@ (8002dc4 <StopPWM+0x88>)
 8002d4c:	f004 fbba 	bl	80074c4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8002d50:	2108      	movs	r1, #8
 8002d52:	481c      	ldr	r0, [pc, #112]	@ (8002dc4 <StopPWM+0x88>)
 8002d54:	f004 fbb6 	bl	80074c4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_4);
 8002d58:	210c      	movs	r1, #12
 8002d5a:	481a      	ldr	r0, [pc, #104]	@ (8002dc4 <StopPWM+0x88>)
 8002d5c:	f004 fbb2 	bl	80074c4 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_1);
 8002d60:	2100      	movs	r1, #0
 8002d62:	4818      	ldr	r0, [pc, #96]	@ (8002dc4 <StopPWM+0x88>)
 8002d64:	f005 fbce 	bl	8008504 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_2);
 8002d68:	2104      	movs	r1, #4
 8002d6a:	4816      	ldr	r0, [pc, #88]	@ (8002dc4 <StopPWM+0x88>)
 8002d6c:	f005 fbca 	bl	8008504 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_3);
 8002d70:	2108      	movs	r1, #8
 8002d72:	4814      	ldr	r0, [pc, #80]	@ (8002dc4 <StopPWM+0x88>)
 8002d74:	f005 fbc6 	bl	8008504 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_4);
 8002d78:	210c      	movs	r1, #12
 8002d7a:	4812      	ldr	r0, [pc, #72]	@ (8002dc4 <StopPWM+0x88>)
 8002d7c:	f005 fbc2 	bl	8008504 <HAL_TIMEx_PWMN_Stop>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002d80:	2100      	movs	r1, #0
 8002d82:	4811      	ldr	r0, [pc, #68]	@ (8002dc8 <StopPWM+0x8c>)
 8002d84:	f004 fb9e 	bl	80074c4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002d88:	2104      	movs	r1, #4
 8002d8a:	480f      	ldr	r0, [pc, #60]	@ (8002dc8 <StopPWM+0x8c>)
 8002d8c:	f004 fb9a 	bl	80074c4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8002d90:	2108      	movs	r1, #8
 8002d92:	480d      	ldr	r0, [pc, #52]	@ (8002dc8 <StopPWM+0x8c>)
 8002d94:	f004 fb96 	bl	80074c4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4);
 8002d98:	210c      	movs	r1, #12
 8002d9a:	480b      	ldr	r0, [pc, #44]	@ (8002dc8 <StopPWM+0x8c>)
 8002d9c:	f004 fb92 	bl	80074c4 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8002da0:	2100      	movs	r1, #0
 8002da2:	4809      	ldr	r0, [pc, #36]	@ (8002dc8 <StopPWM+0x8c>)
 8002da4:	f005 fbae 	bl	8008504 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8002da8:	2104      	movs	r1, #4
 8002daa:	4807      	ldr	r0, [pc, #28]	@ (8002dc8 <StopPWM+0x8c>)
 8002dac:	f005 fbaa 	bl	8008504 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 8002db0:	2108      	movs	r1, #8
 8002db2:	4805      	ldr	r0, [pc, #20]	@ (8002dc8 <StopPWM+0x8c>)
 8002db4:	f005 fba6 	bl	8008504 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_4);
 8002db8:	210c      	movs	r1, #12
 8002dba:	4803      	ldr	r0, [pc, #12]	@ (8002dc8 <StopPWM+0x8c>)
 8002dbc:	f005 fba2 	bl	8008504 <HAL_TIMEx_PWMN_Stop>
}
 8002dc0:	bf00      	nop
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	20014050 	.word	0x20014050
 8002dc8:	20013fb8 	.word	0x20013fb8

08002dcc <InitConverterControlSystemPeripherals>:


void InitConverterControlSystemPeripherals()
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
	// Init ADC

	hadc1.ConvCpltCallback = ADCCompleteCallback;
 8002dd0:	4b27      	ldr	r3, [pc, #156]	@ (8002e70 <InitConverterControlSystemPeripherals+0xa4>)
 8002dd2:	4a28      	ldr	r2, [pc, #160]	@ (8002e74 <InitConverterControlSystemPeripherals+0xa8>)
 8002dd4:	649a      	str	r2, [r3, #72]	@ 0x48
	hadc1.ConvHalfCpltCallback = ADCHalfCompleteCallback;
 8002dd6:	4b26      	ldr	r3, [pc, #152]	@ (8002e70 <InitConverterControlSystemPeripherals+0xa4>)
 8002dd8:	4a27      	ldr	r2, [pc, #156]	@ (8002e78 <InitConverterControlSystemPeripherals+0xac>)
 8002dda:	64da      	str	r2, [r3, #76]	@ 0x4c
	hadc1.ErrorCallback = ADCErrorCallback;
 8002ddc:	4b24      	ldr	r3, [pc, #144]	@ (8002e70 <InitConverterControlSystemPeripherals+0xa4>)
 8002dde:	4a27      	ldr	r2, [pc, #156]	@ (8002e7c <InitConverterControlSystemPeripherals+0xb0>)
 8002de0:	655a      	str	r2, [r3, #84]	@ 0x54

	__HAL_ADC_ENABLE(&hadc3);
 8002de2:	4b27      	ldr	r3, [pc, #156]	@ (8002e80 <InitConverterControlSystemPeripherals+0xb4>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	4b25      	ldr	r3, [pc, #148]	@ (8002e80 <InitConverterControlSystemPeripherals+0xb4>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f042 0201 	orr.w	r2, r2, #1
 8002df0:	609a      	str	r2, [r3, #8]
	__HAL_ADC_ENABLE(&hadc2);
 8002df2:	4b24      	ldr	r3, [pc, #144]	@ (8002e84 <InitConverterControlSystemPeripherals+0xb8>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689a      	ldr	r2, [r3, #8]
 8002df8:	4b22      	ldr	r3, [pc, #136]	@ (8002e84 <InitConverterControlSystemPeripherals+0xb8>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f042 0201 	orr.w	r2, r2, #1
 8002e00:	609a      	str	r2, [r3, #8]
	__HAL_ADC_ENABLE(&hadc1);
 8002e02:	4b1b      	ldr	r3, [pc, #108]	@ (8002e70 <InitConverterControlSystemPeripherals+0xa4>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	4b19      	ldr	r3, [pc, #100]	@ (8002e70 <InitConverterControlSystemPeripherals+0xa4>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f042 0201 	orr.w	r2, r2, #1
 8002e10:	609a      	str	r2, [r3, #8]
	__HAL_ADC_ENABLE_IT(&hadc1, ( ADC_IT_OVR));
 8002e12:	4b17      	ldr	r3, [pc, #92]	@ (8002e70 <InitConverterControlSystemPeripherals+0xa4>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	4b15      	ldr	r3, [pc, #84]	@ (8002e70 <InitConverterControlSystemPeripherals+0xa4>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002e20:	605a      	str	r2, [r3, #4]
	__HAL_ADC_ENABLE_IT(&hadc2, ( ADC_IT_OVR));
 8002e22:	4b18      	ldr	r3, [pc, #96]	@ (8002e84 <InitConverterControlSystemPeripherals+0xb8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	4b16      	ldr	r3, [pc, #88]	@ (8002e84 <InitConverterControlSystemPeripherals+0xb8>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002e30:	605a      	str	r2, [r3, #4]
	__HAL_ADC_ENABLE_IT(&hadc3, ( ADC_IT_OVR));
 8002e32:	4b13      	ldr	r3, [pc, #76]	@ (8002e80 <InitConverterControlSystemPeripherals+0xb4>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	4b11      	ldr	r3, [pc, #68]	@ (8002e80 <InitConverterControlSystemPeripherals+0xb4>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002e40:	605a      	str	r2, [r3, #4]

	// Launch DMA to be ready to receive next AD values

	HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t*)&ad_dma_buffer[0], NB_AD_VALUES);
 8002e42:	2215      	movs	r2, #21
 8002e44:	4910      	ldr	r1, [pc, #64]	@ (8002e88 <InitConverterControlSystemPeripherals+0xbc>)
 8002e46:	480a      	ldr	r0, [pc, #40]	@ (8002e70 <InitConverterControlSystemPeripherals+0xa4>)
 8002e48:	f001 fca8 	bl	800479c <HAL_ADCEx_MultiModeStart_DMA>

	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	480f      	ldr	r0, [pc, #60]	@ (8002e8c <InitConverterControlSystemPeripherals+0xc0>)
 8002e50:	f002 f863 	bl	8004f1a <HAL_DAC_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8002e54:	2110      	movs	r1, #16
 8002e56:	480d      	ldr	r0, [pc, #52]	@ (8002e8c <InitConverterControlSystemPeripherals+0xc0>)
 8002e58:	f002 f85f 	bl	8004f1a <HAL_DAC_Start>

	// Init Timer 1 and 8

	HAL_TIM_Base_Start(&htim8);
 8002e5c:	480c      	ldr	r0, [pc, #48]	@ (8002e90 <InitConverterControlSystemPeripherals+0xc4>)
 8002e5e:	f004 f96f 	bl	8007140 <HAL_TIM_Base_Start>

	HAL_TIM_Base_Start(&htim1);
 8002e62:	480c      	ldr	r0, [pc, #48]	@ (8002e94 <InitConverterControlSystemPeripherals+0xc8>)
 8002e64:	f004 f96c 	bl	8007140 <HAL_TIM_Base_Start>

	// Init UART for communicating with PC

	InitDisplayUartConsole();
 8002e68:	f7fe ff74 	bl	8001d54 <InitDisplayUartConsole>
}
 8002e6c:	bf00      	nop
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	20013d48 	.word	0x20013d48
 8002e74:	08002ef9 	.word	0x08002ef9
 8002e78:	08003481 	.word	0x08003481
 8002e7c:	0800345d 	.word	0x0800345d
 8002e80:	20013e10 	.word	0x20013e10
 8002e84:	20013dac 	.word	0x20013dac
 8002e88:	200141b4 	.word	0x200141b4
 8002e8c:	20013efc 	.word	0x20013efc
 8002e90:	20014050 	.word	0x20014050
 8002e94:	20013fb8 	.word	0x20013fb8

08002e98 <InitControlProcess>:
#define GAIN_U_MEAS 54.0
#define GAIN_I_MEAS_LEM (2000.0/75.0)


void InitControlProcess()
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
	for( uint16_t k_tmp=0; k_tmp<4; k_tmp++) {
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	80fb      	strh	r3, [r7, #6]
 8002ea2:	e00a      	b.n	8002eba <InitControlProcess+0x22>
		myconvvsi.da[k_tmp] = 0;
 8002ea4:	88fb      	ldrh	r3, [r7, #6]
 8002ea6:	4a12      	ldr	r2, [pc, #72]	@ (8002ef0 <InitControlProcess+0x58>)
 8002ea8:	3312      	adds	r3, #18
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	f04f 0200 	mov.w	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]
	for( uint16_t k_tmp=0; k_tmp<4; k_tmp++) {
 8002eb4:	88fb      	ldrh	r3, [r7, #6]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	80fb      	strh	r3, [r7, #6]
 8002eba:	88fb      	ldrh	r3, [r7, #6]
 8002ebc:	2b03      	cmp	r3, #3
 8002ebe:	d9f1      	bls.n	8002ea4 <InitControlProcess+0xc>
	}
	for( uint16_t k_tmp=0; k_tmp<4; k_tmp++) {
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	80bb      	strh	r3, [r7, #4]
 8002ec4:	e00a      	b.n	8002edc <InitControlProcess+0x44>
		myconvvsi.db[k_tmp] = 0;
 8002ec6:	88bb      	ldrh	r3, [r7, #4]
 8002ec8:	4a09      	ldr	r2, [pc, #36]	@ (8002ef0 <InitControlProcess+0x58>)
 8002eca:	3316      	adds	r3, #22
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	4413      	add	r3, r2
 8002ed0:	f04f 0200 	mov.w	r2, #0
 8002ed4:	601a      	str	r2, [r3, #0]
	for( uint16_t k_tmp=0; k_tmp<4; k_tmp++) {
 8002ed6:	88bb      	ldrh	r3, [r7, #4]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	80bb      	strh	r3, [r7, #4]
 8002edc:	88bb      	ldrh	r3, [r7, #4]
 8002ede:	2b03      	cmp	r3, #3
 8002ee0:	d9f1      	bls.n	8002ec6 <InitControlProcess+0x2e>
	}
}
 8002ee2:	bf00      	nop
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	20014238 	.word	0x20014238
 8002ef4:	00000000 	.word	0x00000000

08002ef8 <ADCCompleteCallback>:
#ifdef CONVERTER_PLEXI
GPIO_PinState pin_state = 0;
#endif

void ADCCompleteCallback(ADC_HandleTypeDef* hadc)
{
 8002ef8:	b590      	push	{r4, r7, lr}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
	db_ADCCompleteCallback++;
 8002f00:	4ba9      	ldr	r3, [pc, #676]	@ (80031a8 <ADCCompleteCallback+0x2b0>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	3301      	adds	r3, #1
 8002f06:	4aa8      	ldr	r2, [pc, #672]	@ (80031a8 <ADCCompleteCallback+0x2b0>)
 8002f08:	6013      	str	r3, [r2, #0]
	pin_state = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4);
#endif

	// convert 12 bit integer values to the voltage measured at input of ADC

	for( uint16_t k_tmp=0; k_tmp<3*AD_RANK; k_tmp++) {
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	81fb      	strh	r3, [r7, #14]
 8002f0e:	e01f      	b.n	8002f50 <ADCCompleteCallback+0x58>
		ad_volt_float[k_tmp] = 3.3/4096.0*(float)ad_dma_buffer[k_tmp];
 8002f10:	89fb      	ldrh	r3, [r7, #14]
 8002f12:	4aa6      	ldr	r2, [pc, #664]	@ (80031ac <ADCCompleteCallback+0x2b4>)
 8002f14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f18:	ee07 3a90 	vmov	s15, r3
 8002f1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f20:	ee17 0a90 	vmov	r0, s15
 8002f24:	f7fd fb30 	bl	8000588 <__aeabi_f2d>
 8002f28:	a39b      	add	r3, pc, #620	@ (adr r3, 8003198 <ADCCompleteCallback+0x2a0>)
 8002f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2e:	f7fd fb83 	bl	8000638 <__aeabi_dmul>
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	89fc      	ldrh	r4, [r7, #14]
 8002f38:	4610      	mov	r0, r2
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	f7fd fe74 	bl	8000c28 <__aeabi_d2f>
 8002f40:	4602      	mov	r2, r0
 8002f42:	499b      	ldr	r1, [pc, #620]	@ (80031b0 <ADCCompleteCallback+0x2b8>)
 8002f44:	00a3      	lsls	r3, r4, #2
 8002f46:	440b      	add	r3, r1
 8002f48:	601a      	str	r2, [r3, #0]
	for( uint16_t k_tmp=0; k_tmp<3*AD_RANK; k_tmp++) {
 8002f4a:	89fb      	ldrh	r3, [r7, #14]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	81fb      	strh	r3, [r7, #14]
 8002f50:	89fb      	ldrh	r3, [r7, #14]
 8002f52:	2b11      	cmp	r3, #17
 8002f54:	d9dc      	bls.n	8002f10 <ADCCompleteCallback+0x18>
	}

	// Run state machine

	switch(myconvvsi.sm) {
 8002f56:	4b97      	ldr	r3, [pc, #604]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8002f58:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8002f5c:	2b08      	cmp	r3, #8
 8002f5e:	f200 8132 	bhi.w	80031c6 <ADCCompleteCallback+0x2ce>
 8002f62:	a201      	add	r2, pc, #4	@ (adr r2, 8002f68 <ADCCompleteCallback+0x70>)
 8002f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f68:	08002f8d 	.word	0x08002f8d
 8002f6c:	08002fcd 	.word	0x08002fcd
 8002f70:	08003001 	.word	0x08003001
 8002f74:	0800302f 	.word	0x0800302f
 8002f78:	0800305d 	.word	0x0800305d
 8002f7c:	08003141 	.word	0x08003141
 8002f80:	080031c7 	.word	0x080031c7
 8002f84:	08003153 	.word	0x08003153
 8002f88:	08003165 	.word	0x08003165

	// Initialize control system and move to next state

	case SMInit:
		myconvvsi.k = 0;
 8002f8c:	4b89      	ldr	r3, [pc, #548]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		InitControlProcess();
 8002f94:	f7ff ff80 	bl	8002e98 <InitControlProcess>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);		// reset cmd
 8002f98:	2200      	movs	r2, #0
 8002f9a:	2108      	movs	r1, #8
 8002f9c:	4886      	ldr	r0, [pc, #536]	@ (80031b8 <ADCCompleteCallback+0x2c0>)
 8002f9e:	f002 fe2b 	bl	8005bf8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);		// set 0 to Vi- (not used)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	2110      	movs	r1, #16
 8002fa6:	4884      	ldr	r0, [pc, #528]	@ (80031b8 <ADCCompleteCallback+0x2c0>)
 8002fa8:	f002 fe26 	bl	8005bf8 <HAL_GPIO_WritePin>
		DisplayMessageInit();
 8002fac:	f7fe fc94 	bl	80018d8 <DisplayMessageInit>
		StartPWMFan();
 8002fb0:	f7ff fe3a 	bl	8002c28 <StartPWMFan>
		initInverterManagementStructure(inverterConfiguration);
 8002fb4:	4b81      	ldr	r3, [pc, #516]	@ (80031bc <ADCCompleteCallback+0x2c4>)
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7fe fb21 	bl	8001600 <initInverterManagementStructure>
		initSineLookupTable();
 8002fbe:	f7fe fb5b 	bl	8001678 <initSineLookupTable>
		myconvvsi.sm = SMWaitForRun;
 8002fc2:	4b7c      	ldr	r3, [pc, #496]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
		break;
 8002fca:	e0fc      	b.n	80031c6 <ADCCompleteCallback+0x2ce>

	// Wait for the user to give the start order from the PC via USB and UART

	case SMWaitForRun:
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);			// reset clear cmd
 8002fcc:	2201      	movs	r2, #1
 8002fce:	2108      	movs	r1, #8
 8002fd0:	4879      	ldr	r0, [pc, #484]	@ (80031b8 <ADCCompleteCallback+0x2c0>)
 8002fd2:	f002 fe11 	bl	8005bf8 <HAL_GPIO_WritePin>
		if( myconvvsi.signal_run) {
 8002fd6:	4b77      	ldr	r3, [pc, #476]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8002fd8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	f000 80d5 	beq.w	800318c <ADCCompleteCallback+0x294>
			myconvvsi.sm = SMStartPWM;
 8002fe2:	4b74      	ldr	r3, [pc, #464]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
			myconvvsi.k = 0;
 8002fea:	4b72      	ldr	r3, [pc, #456]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
			myconvvsi.signal_run = false;
 8002ff2:	4b70      	ldr	r3, [pc, #448]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
			DisplayMessageRun();
 8002ffa:	f7fe fc81 	bl	8001900 <DisplayMessageRun>
		}
		break;
 8002ffe:	e0c5      	b.n	800318c <ADCCompleteCallback+0x294>

	case SMStartPWM:
		if( myconvvsi.k == 1) {
 8003000:	4b6c      	ldr	r3, [pc, #432]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003002:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003006:	2b01      	cmp	r3, #1
 8003008:	d102      	bne.n	8003010 <ADCCompleteCallback+0x118>
			StartPWM();
 800300a:	f7ff fe4b 	bl	8002ca4 <StartPWM>

		} else if( myconvvsi.k > 10) {
			myconvvsi.k = 0;
			myconvvsi.sm = SMRun;
		}
		break;
 800300e:	e0bf      	b.n	8003190 <ADCCompleteCallback+0x298>
		} else if( myconvvsi.k > 10) {
 8003010:	4b68      	ldr	r3, [pc, #416]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003012:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003016:	2b0a      	cmp	r3, #10
 8003018:	f240 80ba 	bls.w	8003190 <ADCCompleteCallback+0x298>
			myconvvsi.k = 0;
 800301c:	4b65      	ldr	r3, [pc, #404]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 800301e:	2200      	movs	r2, #0
 8003020:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
			myconvvsi.sm = SMRun;
 8003024:	4b63      	ldr	r3, [pc, #396]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003026:	2203      	movs	r2, #3
 8003028:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
		break;
 800302c:	e0b0      	b.n	8003190 <ADCCompleteCallback+0x298>

	case SMRun:
		if( myconvvsi.signal_stop) {
 800302e:	4b61      	ldr	r3, [pc, #388]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003030:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00b      	beq.n	8003050 <ADCCompleteCallback+0x158>
			myconvvsi.k = 0;
 8003038:	4b5e      	ldr	r3, [pc, #376]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 800303a:	2200      	movs	r2, #0
 800303c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
			myconvvsi.sm = SMSoftStop;
 8003040:	4b5c      	ldr	r3, [pc, #368]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003042:	2204      	movs	r2, #4
 8003044:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
			myconvvsi.signal_stop = false;
 8003048:	4b5a      	ldr	r3, [pc, #360]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 800304a:	2200      	movs	r2, #0
 800304c:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
		if( pin_state != GPIO_PIN_SET) {
			myconvvsi.sm = SMFault;
		}
#endif

		functionalTestRoutine(&myconvvsi);
 8003050:	4858      	ldr	r0, [pc, #352]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003052:	f7fe fb51 	bl	80016f8 <functionalTestRoutine>

		// call you control function here

		RunControlAtEachSamplingPeriodEx1();
 8003056:	f7ff fdd7 	bl	8002c08 <RunControlAtEachSamplingPeriodEx1>
		break;
 800305a:	e0b4      	b.n	80031c6 <ADCCompleteCallback+0x2ce>

	case SMSoftStop:
		if( myconvvsi.ref0 > 0) {
 800305c:	4b55      	ldr	r3, [pc, #340]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 800305e:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8003062:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800306a:	dd24      	ble.n	80030b6 <ADCCompleteCallback+0x1be>
			myconvvsi.k = 0;
 800306c:	4b51      	ldr	r3, [pc, #324]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 800306e:	2200      	movs	r2, #0
 8003070:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
			myconvvsi.ref0 -= 0.002;
 8003074:	4b4f      	ldr	r3, [pc, #316]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003076:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003078:	4618      	mov	r0, r3
 800307a:	f7fd fa85 	bl	8000588 <__aeabi_f2d>
 800307e:	a348      	add	r3, pc, #288	@ (adr r3, 80031a0 <ADCCompleteCallback+0x2a8>)
 8003080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003084:	f7fd f920 	bl	80002c8 <__aeabi_dsub>
 8003088:	4602      	mov	r2, r0
 800308a:	460b      	mov	r3, r1
 800308c:	4610      	mov	r0, r2
 800308e:	4619      	mov	r1, r3
 8003090:	f7fd fdca 	bl	8000c28 <__aeabi_d2f>
 8003094:	4603      	mov	r3, r0
 8003096:	4a47      	ldr	r2, [pc, #284]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003098:	67d3      	str	r3, [r2, #124]	@ 0x7c
			if( myconvvsi.ref0 < 0) {
 800309a:	4b46      	ldr	r3, [pc, #280]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 800309c:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 80030a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030a8:	d400      	bmi.n	80030ac <ADCCompleteCallback+0x1b4>
#ifdef CONVERTER_PLEXI
		if( pin_state != GPIO_PIN_SET) {
			myconvvsi.sm = SMFault;
		}
#endif
		break;
 80030aa:	e073      	b.n	8003194 <ADCCompleteCallback+0x29c>
				myconvvsi.ref0 = 0;
 80030ac:	4b41      	ldr	r3, [pc, #260]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 80030ae:	f04f 0200 	mov.w	r2, #0
 80030b2:	67da      	str	r2, [r3, #124]	@ 0x7c
		break;
 80030b4:	e06e      	b.n	8003194 <ADCCompleteCallback+0x29c>
		} else if( myconvvsi.ref>0) {
 80030b6:	4b3f      	ldr	r3, [pc, #252]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 80030b8:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 80030bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030c4:	dd24      	ble.n	8003110 <ADCCompleteCallback+0x218>
			myconvvsi.k = 0;
 80030c6:	4b3b      	ldr	r3, [pc, #236]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
			myconvvsi.ref -= 0.002;
 80030ce:	4b39      	ldr	r3, [pc, #228]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 80030d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fd fa58 	bl	8000588 <__aeabi_f2d>
 80030d8:	a331      	add	r3, pc, #196	@ (adr r3, 80031a0 <ADCCompleteCallback+0x2a8>)
 80030da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030de:	f7fd f8f3 	bl	80002c8 <__aeabi_dsub>
 80030e2:	4602      	mov	r2, r0
 80030e4:	460b      	mov	r3, r1
 80030e6:	4610      	mov	r0, r2
 80030e8:	4619      	mov	r1, r3
 80030ea:	f7fd fd9d 	bl	8000c28 <__aeabi_d2f>
 80030ee:	4603      	mov	r3, r0
 80030f0:	4a30      	ldr	r2, [pc, #192]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 80030f2:	6793      	str	r3, [r2, #120]	@ 0x78
			if( myconvvsi.ref < 0) {
 80030f4:	4b2f      	ldr	r3, [pc, #188]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 80030f6:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 80030fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003102:	d400      	bmi.n	8003106 <ADCCompleteCallback+0x20e>
		break;
 8003104:	e046      	b.n	8003194 <ADCCompleteCallback+0x29c>
				myconvvsi.ref = 0;
 8003106:	4b2b      	ldr	r3, [pc, #172]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003108:	f04f 0200 	mov.w	r2, #0
 800310c:	679a      	str	r2, [r3, #120]	@ 0x78
		break;
 800310e:	e041      	b.n	8003194 <ADCCompleteCallback+0x29c>
		} else if(myconvvsi.k>10){
 8003110:	4b28      	ldr	r3, [pc, #160]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003116:	2b0a      	cmp	r3, #10
 8003118:	d908      	bls.n	800312c <ADCCompleteCallback+0x234>
			HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 800311a:	2100      	movs	r1, #0
 800311c:	4828      	ldr	r0, [pc, #160]	@ (80031c0 <ADCCompleteCallback+0x2c8>)
 800311e:	f004 f9d1 	bl	80074c4 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8003122:	2108      	movs	r1, #8
 8003124:	4826      	ldr	r0, [pc, #152]	@ (80031c0 <ADCCompleteCallback+0x2c8>)
 8003126:	f004 f9cd 	bl	80074c4 <HAL_TIM_PWM_Stop>
		break;
 800312a:	e033      	b.n	8003194 <ADCCompleteCallback+0x29c>
		} else if(myconvvsi.k>15){
 800312c:	4b21      	ldr	r3, [pc, #132]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 800312e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003132:	2b0f      	cmp	r3, #15
 8003134:	d92e      	bls.n	8003194 <ADCCompleteCallback+0x29c>
			myconvvsi.sm = SMStop;
 8003136:	4b1f      	ldr	r3, [pc, #124]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003138:	2207      	movs	r2, #7
 800313a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
		break;
 800313e:	e029      	b.n	8003194 <ADCCompleteCallback+0x29c>

	case SMFault:
		StopPWM();
 8003140:	f7ff fdfc 	bl	8002d3c <StopPWM>
		DisplayMessageFault();
 8003144:	f7fe fbf0 	bl	8001928 <DisplayMessageFault>
		myconvvsi.sm = SMFaultSignal;
 8003148:	4b1a      	ldr	r3, [pc, #104]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 800314a:	2206      	movs	r2, #6
 800314c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
		break;
 8003150:	e039      	b.n	80031c6 <ADCCompleteCallback+0x2ce>

	case SMFaultSignal:
		break;

	case SMStop:
		StopPWM();
 8003152:	f7ff fdf3 	bl	8002d3c <StopPWM>
		DisplayMessageStop();
 8003156:	f7fe fbfb 	bl	8001950 <DisplayMessageStop>
		myconvvsi.sm = SMStopSignal;
 800315a:	4b16      	ldr	r3, [pc, #88]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 800315c:	2208      	movs	r2, #8
 800315e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
		break;
 8003162:	e030      	b.n	80031c6 <ADCCompleteCallback+0x2ce>

	case SMStopSignal:
		if( myconvvsi.signal_run) {
 8003164:	4b13      	ldr	r3, [pc, #76]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003166:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800316a:	2b00      	cmp	r3, #0
 800316c:	d02a      	beq.n	80031c4 <ADCCompleteCallback+0x2cc>
			myconvvsi.sm = SMStartPWM;
 800316e:	4b11      	ldr	r3, [pc, #68]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003170:	2202      	movs	r2, #2
 8003172:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
			myconvvsi.k = 0;
 8003176:	4b0f      	ldr	r3, [pc, #60]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003178:	2200      	movs	r2, #0
 800317a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
			myconvvsi.signal_run = false;
 800317e:	4b0d      	ldr	r3, [pc, #52]	@ (80031b4 <ADCCompleteCallback+0x2bc>)
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
			DisplayMessageRun();
 8003186:	f7fe fbbb 	bl	8001900 <DisplayMessageRun>
		}
		break;
 800318a:	e01b      	b.n	80031c4 <ADCCompleteCallback+0x2cc>
		break;
 800318c:	bf00      	nop
 800318e:	e01a      	b.n	80031c6 <ADCCompleteCallback+0x2ce>
		break;
 8003190:	bf00      	nop
 8003192:	e018      	b.n	80031c6 <ADCCompleteCallback+0x2ce>
		break;
 8003194:	bf00      	nop
 8003196:	e016      	b.n	80031c6 <ADCCompleteCallback+0x2ce>
 8003198:	66666666 	.word	0x66666666
 800319c:	3f4a6666 	.word	0x3f4a6666
 80031a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80031a4:	3f60624d 	.word	0x3f60624d
 80031a8:	200142c8 	.word	0x200142c8
 80031ac:	200141b4 	.word	0x200141b4
 80031b0:	200141e0 	.word	0x200141e0
 80031b4:	20014238 	.word	0x20014238
 80031b8:	40020c00 	.word	0x40020c00
 80031bc:	20000000 	.word	0x20000000
 80031c0:	20014050 	.word	0x20014050
		break;
 80031c4:	bf00      	nop
	}

	// Apply duty cycles on Timer 1

	float arr = TIM1->ARR+1;
 80031c6:	4ba1      	ldr	r3, [pc, #644]	@ (800344c <ADCCompleteCallback+0x554>)
 80031c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ca:	3301      	adds	r3, #1
 80031cc:	ee07 3a90 	vmov	s15, r3
 80031d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031d4:	edc7 7a02 	vstr	s15, [r7, #8]

	TIM1->CCR1 = arr * myconvvsi.da[0]+0.5;
 80031d8:	4b9d      	ldr	r3, [pc, #628]	@ (8003450 <ADCCompleteCallback+0x558>)
 80031da:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 80031de:	edd7 7a02 	vldr	s15, [r7, #8]
 80031e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e6:	ee17 0a90 	vmov	r0, s15
 80031ea:	f7fd f9cd 	bl	8000588 <__aeabi_f2d>
 80031ee:	f04f 0200 	mov.w	r2, #0
 80031f2:	4b98      	ldr	r3, [pc, #608]	@ (8003454 <ADCCompleteCallback+0x55c>)
 80031f4:	f7fd f86a 	bl	80002cc <__adddf3>
 80031f8:	4602      	mov	r2, r0
 80031fa:	460b      	mov	r3, r1
 80031fc:	4c93      	ldr	r4, [pc, #588]	@ (800344c <ADCCompleteCallback+0x554>)
 80031fe:	4610      	mov	r0, r2
 8003200:	4619      	mov	r1, r3
 8003202:	f7fd fcf1 	bl	8000be8 <__aeabi_d2uiz>
 8003206:	4603      	mov	r3, r0
 8003208:	6363      	str	r3, [r4, #52]	@ 0x34
	TIM1->CCR2 = arr * myconvvsi.da[1]+0.5;
 800320a:	4b91      	ldr	r3, [pc, #580]	@ (8003450 <ADCCompleteCallback+0x558>)
 800320c:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8003210:	edd7 7a02 	vldr	s15, [r7, #8]
 8003214:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003218:	ee17 0a90 	vmov	r0, s15
 800321c:	f7fd f9b4 	bl	8000588 <__aeabi_f2d>
 8003220:	f04f 0200 	mov.w	r2, #0
 8003224:	4b8b      	ldr	r3, [pc, #556]	@ (8003454 <ADCCompleteCallback+0x55c>)
 8003226:	f7fd f851 	bl	80002cc <__adddf3>
 800322a:	4602      	mov	r2, r0
 800322c:	460b      	mov	r3, r1
 800322e:	4c87      	ldr	r4, [pc, #540]	@ (800344c <ADCCompleteCallback+0x554>)
 8003230:	4610      	mov	r0, r2
 8003232:	4619      	mov	r1, r3
 8003234:	f7fd fcd8 	bl	8000be8 <__aeabi_d2uiz>
 8003238:	4603      	mov	r3, r0
 800323a:	63a3      	str	r3, [r4, #56]	@ 0x38
	TIM1->CCR3 = arr * myconvvsi.da[2]+0.5;
 800323c:	4b84      	ldr	r3, [pc, #528]	@ (8003450 <ADCCompleteCallback+0x558>)
 800323e:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8003242:	edd7 7a02 	vldr	s15, [r7, #8]
 8003246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800324a:	ee17 0a90 	vmov	r0, s15
 800324e:	f7fd f99b 	bl	8000588 <__aeabi_f2d>
 8003252:	f04f 0200 	mov.w	r2, #0
 8003256:	4b7f      	ldr	r3, [pc, #508]	@ (8003454 <ADCCompleteCallback+0x55c>)
 8003258:	f7fd f838 	bl	80002cc <__adddf3>
 800325c:	4602      	mov	r2, r0
 800325e:	460b      	mov	r3, r1
 8003260:	4c7a      	ldr	r4, [pc, #488]	@ (800344c <ADCCompleteCallback+0x554>)
 8003262:	4610      	mov	r0, r2
 8003264:	4619      	mov	r1, r3
 8003266:	f7fd fcbf 	bl	8000be8 <__aeabi_d2uiz>
 800326a:	4603      	mov	r3, r0
 800326c:	63e3      	str	r3, [r4, #60]	@ 0x3c
	TIM1->CCR4 = arr * myconvvsi.da[3]+0.5;
 800326e:	4b78      	ldr	r3, [pc, #480]	@ (8003450 <ADCCompleteCallback+0x558>)
 8003270:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8003274:	edd7 7a02 	vldr	s15, [r7, #8]
 8003278:	ee67 7a27 	vmul.f32	s15, s14, s15
 800327c:	ee17 0a90 	vmov	r0, s15
 8003280:	f7fd f982 	bl	8000588 <__aeabi_f2d>
 8003284:	f04f 0200 	mov.w	r2, #0
 8003288:	4b72      	ldr	r3, [pc, #456]	@ (8003454 <ADCCompleteCallback+0x55c>)
 800328a:	f7fd f81f 	bl	80002cc <__adddf3>
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	4c6e      	ldr	r4, [pc, #440]	@ (800344c <ADCCompleteCallback+0x554>)
 8003294:	4610      	mov	r0, r2
 8003296:	4619      	mov	r1, r3
 8003298:	f7fd fca6 	bl	8000be8 <__aeabi_d2uiz>
 800329c:	4603      	mov	r3, r0
 800329e:	6423      	str	r3, [r4, #64]	@ 0x40
	TIM1->CCR5 = arr * myconvvsi.da[2]+0.5;
 80032a0:	4b6b      	ldr	r3, [pc, #428]	@ (8003450 <ADCCompleteCallback+0x558>)
 80032a2:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 80032a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80032aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ae:	ee17 0a90 	vmov	r0, s15
 80032b2:	f7fd f969 	bl	8000588 <__aeabi_f2d>
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	4b66      	ldr	r3, [pc, #408]	@ (8003454 <ADCCompleteCallback+0x55c>)
 80032bc:	f7fd f806 	bl	80002cc <__adddf3>
 80032c0:	4602      	mov	r2, r0
 80032c2:	460b      	mov	r3, r1
 80032c4:	4c61      	ldr	r4, [pc, #388]	@ (800344c <ADCCompleteCallback+0x554>)
 80032c6:	4610      	mov	r0, r2
 80032c8:	4619      	mov	r1, r3
 80032ca:	f7fd fc8d 	bl	8000be8 <__aeabi_d2uiz>
 80032ce:	4603      	mov	r3, r0
 80032d0:	65a3      	str	r3, [r4, #88]	@ 0x58
	TIM1->CCR6 = arr * myconvvsi.da[3]+0.5;
 80032d2:	4b5f      	ldr	r3, [pc, #380]	@ (8003450 <ADCCompleteCallback+0x558>)
 80032d4:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 80032d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80032dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032e0:	ee17 0a90 	vmov	r0, s15
 80032e4:	f7fd f950 	bl	8000588 <__aeabi_f2d>
 80032e8:	f04f 0200 	mov.w	r2, #0
 80032ec:	4b59      	ldr	r3, [pc, #356]	@ (8003454 <ADCCompleteCallback+0x55c>)
 80032ee:	f7fc ffed 	bl	80002cc <__adddf3>
 80032f2:	4602      	mov	r2, r0
 80032f4:	460b      	mov	r3, r1
 80032f6:	4c55      	ldr	r4, [pc, #340]	@ (800344c <ADCCompleteCallback+0x554>)
 80032f8:	4610      	mov	r0, r2
 80032fa:	4619      	mov	r1, r3
 80032fc:	f7fd fc74 	bl	8000be8 <__aeabi_d2uiz>
 8003300:	4603      	mov	r3, r0
 8003302:	65e3      	str	r3, [r4, #92]	@ 0x5c

	// Apply duty cycles on Timer 8

	TIM8->CCR1 = arr * myconvvsi.db[0]+0.5;
 8003304:	4b52      	ldr	r3, [pc, #328]	@ (8003450 <ADCCompleteCallback+0x558>)
 8003306:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 800330a:	edd7 7a02 	vldr	s15, [r7, #8]
 800330e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003312:	ee17 0a90 	vmov	r0, s15
 8003316:	f7fd f937 	bl	8000588 <__aeabi_f2d>
 800331a:	f04f 0200 	mov.w	r2, #0
 800331e:	4b4d      	ldr	r3, [pc, #308]	@ (8003454 <ADCCompleteCallback+0x55c>)
 8003320:	f7fc ffd4 	bl	80002cc <__adddf3>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4c4b      	ldr	r4, [pc, #300]	@ (8003458 <ADCCompleteCallback+0x560>)
 800332a:	4610      	mov	r0, r2
 800332c:	4619      	mov	r1, r3
 800332e:	f7fd fc5b 	bl	8000be8 <__aeabi_d2uiz>
 8003332:	4603      	mov	r3, r0
 8003334:	6363      	str	r3, [r4, #52]	@ 0x34
	TIM8->CCR2 = arr * myconvvsi.db[1]+0.5;
 8003336:	4b46      	ldr	r3, [pc, #280]	@ (8003450 <ADCCompleteCallback+0x558>)
 8003338:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 800333c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003340:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003344:	ee17 0a90 	vmov	r0, s15
 8003348:	f7fd f91e 	bl	8000588 <__aeabi_f2d>
 800334c:	f04f 0200 	mov.w	r2, #0
 8003350:	4b40      	ldr	r3, [pc, #256]	@ (8003454 <ADCCompleteCallback+0x55c>)
 8003352:	f7fc ffbb 	bl	80002cc <__adddf3>
 8003356:	4602      	mov	r2, r0
 8003358:	460b      	mov	r3, r1
 800335a:	4c3f      	ldr	r4, [pc, #252]	@ (8003458 <ADCCompleteCallback+0x560>)
 800335c:	4610      	mov	r0, r2
 800335e:	4619      	mov	r1, r3
 8003360:	f7fd fc42 	bl	8000be8 <__aeabi_d2uiz>
 8003364:	4603      	mov	r3, r0
 8003366:	63a3      	str	r3, [r4, #56]	@ 0x38
	TIM8->CCR3 = arr * myconvvsi.db[2]+0.5;
 8003368:	4b39      	ldr	r3, [pc, #228]	@ (8003450 <ADCCompleteCallback+0x558>)
 800336a:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 800336e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003376:	ee17 0a90 	vmov	r0, s15
 800337a:	f7fd f905 	bl	8000588 <__aeabi_f2d>
 800337e:	f04f 0200 	mov.w	r2, #0
 8003382:	4b34      	ldr	r3, [pc, #208]	@ (8003454 <ADCCompleteCallback+0x55c>)
 8003384:	f7fc ffa2 	bl	80002cc <__adddf3>
 8003388:	4602      	mov	r2, r0
 800338a:	460b      	mov	r3, r1
 800338c:	4c32      	ldr	r4, [pc, #200]	@ (8003458 <ADCCompleteCallback+0x560>)
 800338e:	4610      	mov	r0, r2
 8003390:	4619      	mov	r1, r3
 8003392:	f7fd fc29 	bl	8000be8 <__aeabi_d2uiz>
 8003396:	4603      	mov	r3, r0
 8003398:	63e3      	str	r3, [r4, #60]	@ 0x3c
	TIM8->CCR4 = arr * myconvvsi.db[3]+0.5;
 800339a:	4b2d      	ldr	r3, [pc, #180]	@ (8003450 <ADCCompleteCallback+0x558>)
 800339c:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 80033a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80033a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033a8:	ee17 0a90 	vmov	r0, s15
 80033ac:	f7fd f8ec 	bl	8000588 <__aeabi_f2d>
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	4b27      	ldr	r3, [pc, #156]	@ (8003454 <ADCCompleteCallback+0x55c>)
 80033b6:	f7fc ff89 	bl	80002cc <__adddf3>
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	4c26      	ldr	r4, [pc, #152]	@ (8003458 <ADCCompleteCallback+0x560>)
 80033c0:	4610      	mov	r0, r2
 80033c2:	4619      	mov	r1, r3
 80033c4:	f7fd fc10 	bl	8000be8 <__aeabi_d2uiz>
 80033c8:	4603      	mov	r3, r0
 80033ca:	6423      	str	r3, [r4, #64]	@ 0x40
	TIM8->CCR5 = arr * myconvvsi.db[2]+0.5;
 80033cc:	4b20      	ldr	r3, [pc, #128]	@ (8003450 <ADCCompleteCallback+0x558>)
 80033ce:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 80033d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80033d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033da:	ee17 0a90 	vmov	r0, s15
 80033de:	f7fd f8d3 	bl	8000588 <__aeabi_f2d>
 80033e2:	f04f 0200 	mov.w	r2, #0
 80033e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003454 <ADCCompleteCallback+0x55c>)
 80033e8:	f7fc ff70 	bl	80002cc <__adddf3>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4c19      	ldr	r4, [pc, #100]	@ (8003458 <ADCCompleteCallback+0x560>)
 80033f2:	4610      	mov	r0, r2
 80033f4:	4619      	mov	r1, r3
 80033f6:	f7fd fbf7 	bl	8000be8 <__aeabi_d2uiz>
 80033fa:	4603      	mov	r3, r0
 80033fc:	65a3      	str	r3, [r4, #88]	@ 0x58
	TIM8->CCR6 = arr * myconvvsi.db[3]+0.5;
 80033fe:	4b14      	ldr	r3, [pc, #80]	@ (8003450 <ADCCompleteCallback+0x558>)
 8003400:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8003404:	edd7 7a02 	vldr	s15, [r7, #8]
 8003408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800340c:	ee17 0a90 	vmov	r0, s15
 8003410:	f7fd f8ba 	bl	8000588 <__aeabi_f2d>
 8003414:	f04f 0200 	mov.w	r2, #0
 8003418:	4b0e      	ldr	r3, [pc, #56]	@ (8003454 <ADCCompleteCallback+0x55c>)
 800341a:	f7fc ff57 	bl	80002cc <__adddf3>
 800341e:	4602      	mov	r2, r0
 8003420:	460b      	mov	r3, r1
 8003422:	4c0d      	ldr	r4, [pc, #52]	@ (8003458 <ADCCompleteCallback+0x560>)
 8003424:	4610      	mov	r0, r2
 8003426:	4619      	mov	r1, r3
 8003428:	f7fd fbde 	bl	8000be8 <__aeabi_d2uiz>
 800342c:	4603      	mov	r3, r0
 800342e:	65e3      	str	r3, [r4, #92]	@ 0x5c

	// Log measurements

	LogMeasurementsExample();
 8003430:	f000 f84a 	bl	80034c8 <LogMeasurementsExample>

	// Increase time index

	myconvvsi.k++;
 8003434:	4b06      	ldr	r3, [pc, #24]	@ (8003450 <ADCCompleteCallback+0x558>)
 8003436:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800343a:	3301      	adds	r3, #1
 800343c:	4a04      	ldr	r2, [pc, #16]	@ (8003450 <ADCCompleteCallback+0x558>)
 800343e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

}
 8003442:	bf00      	nop
 8003444:	3714      	adds	r7, #20
 8003446:	46bd      	mov	sp, r7
 8003448:	bd90      	pop	{r4, r7, pc}
 800344a:	bf00      	nop
 800344c:	40010000 	.word	0x40010000
 8003450:	20014238 	.word	0x20014238
 8003454:	3fe00000 	.word	0x3fe00000
 8003458:	40010400 	.word	0x40010400

0800345c <ADCErrorCallback>:


uint32_t db_ADCErrorCallback = 0;

void ADCErrorCallback(ADC_HandleTypeDef* hadc)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
	db_ADCErrorCallback++;
 8003464:	4b05      	ldr	r3, [pc, #20]	@ (800347c <ADCErrorCallback+0x20>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	3301      	adds	r3, #1
 800346a:	4a04      	ldr	r2, [pc, #16]	@ (800347c <ADCErrorCallback+0x20>)
 800346c:	6013      	str	r3, [r2, #0]
}
 800346e:	bf00      	nop
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	200142cc 	.word	0x200142cc

08003480 <ADCHalfCompleteCallback>:


uint32_t db_ADCHalfCompleteCallback = 0;

void ADCHalfCompleteCallback(ADC_HandleTypeDef* hadc)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
	db_ADCHalfCompleteCallback++;
 8003488:	4b05      	ldr	r3, [pc, #20]	@ (80034a0 <ADCHalfCompleteCallback+0x20>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	3301      	adds	r3, #1
 800348e:	4a04      	ldr	r2, [pc, #16]	@ (80034a0 <ADCHalfCompleteCallback+0x20>)
 8003490:	6013      	str	r3, [r2, #0]
}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	200142d0 	.word	0x200142d0

080034a4 <HAL_ADC_ConvCpltCallback>:
uint32_t db_HAL_ADC_ConvCpltCallback = 0;

// Required because Ex do not use the callback

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
	db_HAL_ADC_ConvCpltCallback++;
 80034ac:	4b05      	ldr	r3, [pc, #20]	@ (80034c4 <HAL_ADC_ConvCpltCallback+0x20>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	3301      	adds	r3, #1
 80034b2:	4a04      	ldr	r2, [pc, #16]	@ (80034c4 <HAL_ADC_ConvCpltCallback+0x20>)
 80034b4:	6013      	str	r3, [r2, #0]
	ADCCompleteCallback( hadc);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7ff fd1e 	bl	8002ef8 <ADCCompleteCallback>
}
 80034bc:	bf00      	nop
 80034be:	3708      	adds	r7, #8
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	200142d4 	.word	0x200142d4

080034c8 <LogMeasurementsExample>:


void LogMeasurementsExample()
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
	// log measurements

	if( myconvvsi.sm>=SMStartPWM) {
 80034ce:	4b0a      	ldr	r3, [pc, #40]	@ (80034f8 <LogMeasurementsExample+0x30>)
 80034d0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d908      	bls.n	80034ea <LogMeasurementsExample+0x22>
		for( uint16_t k_tmp=0; k_tmp<NB_AD_VALUES; k_tmp++) {
 80034d8:	2300      	movs	r3, #0
 80034da:	80fb      	strh	r3, [r7, #6]
 80034dc:	e002      	b.n	80034e4 <LogMeasurementsExample+0x1c>
 80034de:	88fb      	ldrh	r3, [r7, #6]
 80034e0:	3301      	adds	r3, #1
 80034e2:	80fb      	strh	r3, [r7, #6]
 80034e4:	88fb      	ldrh	r3, [r7, #6]
 80034e6:	2b14      	cmp	r3, #20
 80034e8:	d9f9      	bls.n	80034de <LogMeasurementsExample+0x16>
			//	db_meas[db_cnt_meas++] = ad_volt_float[k_tmp];
			}
		}
	}

}
 80034ea:	bf00      	nop
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	20014238 	.word	0x20014238

080034fc <HAL_IncTick>:
int db_HAL_IncTick = 0;
int blink = 0;


void HAL_IncTick()
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
	uwTick += uwTickFreq;
 8003500:	4b22      	ldr	r3, [pc, #136]	@ (800358c <HAL_IncTick+0x90>)
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	461a      	mov	r2, r3
 8003506:	4b22      	ldr	r3, [pc, #136]	@ (8003590 <HAL_IncTick+0x94>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4413      	add	r3, r2
 800350c:	4a20      	ldr	r2, [pc, #128]	@ (8003590 <HAL_IncTick+0x94>)
 800350e:	6013      	str	r3, [r2, #0]
	db_HAL_IncTick++;
 8003510:	4b20      	ldr	r3, [pc, #128]	@ (8003594 <HAL_IncTick+0x98>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	3301      	adds	r3, #1
 8003516:	4a1f      	ldr	r2, [pc, #124]	@ (8003594 <HAL_IncTick+0x98>)
 8003518:	6013      	str	r3, [r2, #0]
	blink++;
 800351a:	4b1f      	ldr	r3, [pc, #124]	@ (8003598 <HAL_IncTick+0x9c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	3301      	adds	r3, #1
 8003520:	4a1d      	ldr	r2, [pc, #116]	@ (8003598 <HAL_IncTick+0x9c>)
 8003522:	6013      	str	r3, [r2, #0]
	if(blink>1000) {
 8003524:	4b1c      	ldr	r3, [pc, #112]	@ (8003598 <HAL_IncTick+0x9c>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800352c:	dd05      	ble.n	800353a <HAL_IncTick+0x3e>
		blink = 0;
 800352e:	4b1a      	ldr	r3, [pc, #104]	@ (8003598 <HAL_IncTick+0x9c>)
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]
		DisplayMessageMeas();
 8003534:	f7fe f94c 	bl	80017d0 <DisplayMessageMeas>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
	}

}
 8003538:	e025      	b.n	8003586 <HAL_IncTick+0x8a>
	} else if( blink>500) {
 800353a:	4b17      	ldr	r3, [pc, #92]	@ (8003598 <HAL_IncTick+0x9c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003542:	dd10      	ble.n	8003566 <HAL_IncTick+0x6a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8003544:	2201      	movs	r2, #1
 8003546:	2101      	movs	r1, #1
 8003548:	4814      	ldr	r0, [pc, #80]	@ (800359c <HAL_IncTick+0xa0>)
 800354a:	f002 fb55 	bl	8005bf8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800354e:	2201      	movs	r2, #1
 8003550:	2180      	movs	r1, #128	@ 0x80
 8003552:	4812      	ldr	r0, [pc, #72]	@ (800359c <HAL_IncTick+0xa0>)
 8003554:	f002 fb50 	bl	8005bf8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8003558:	2201      	movs	r2, #1
 800355a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800355e:	480f      	ldr	r0, [pc, #60]	@ (800359c <HAL_IncTick+0xa0>)
 8003560:	f002 fb4a 	bl	8005bf8 <HAL_GPIO_WritePin>
}
 8003564:	e00f      	b.n	8003586 <HAL_IncTick+0x8a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003566:	2200      	movs	r2, #0
 8003568:	2101      	movs	r1, #1
 800356a:	480c      	ldr	r0, [pc, #48]	@ (800359c <HAL_IncTick+0xa0>)
 800356c:	f002 fb44 	bl	8005bf8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8003570:	2200      	movs	r2, #0
 8003572:	2180      	movs	r1, #128	@ 0x80
 8003574:	4809      	ldr	r0, [pc, #36]	@ (800359c <HAL_IncTick+0xa0>)
 8003576:	f002 fb3f 	bl	8005bf8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800357a:	2200      	movs	r2, #0
 800357c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003580:	4806      	ldr	r0, [pc, #24]	@ (800359c <HAL_IncTick+0xa0>)
 8003582:	f002 fb39 	bl	8005bf8 <HAL_GPIO_WritePin>
}
 8003586:	bf00      	nop
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	2000000c 	.word	0x2000000c
 8003590:	200142ec 	.word	0x200142ec
 8003594:	200142d8 	.word	0x200142d8
 8003598:	200142dc 	.word	0x200142dc
 800359c:	40020400 	.word	0x40020400

080035a0 <IdleProcess>:


uint32_t db_IdleProcess;

void IdleProcess()
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
	db_IdleProcess++;
 80035a4:	4b04      	ldr	r3, [pc, #16]	@ (80035b8 <IdleProcess+0x18>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	3301      	adds	r3, #1
 80035aa:	4a03      	ldr	r2, [pc, #12]	@ (80035b8 <IdleProcess+0x18>)
 80035ac:	6013      	str	r3, [r2, #0]
}
 80035ae:	bf00      	nop
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr
 80035b8:	200142e0 	.word	0x200142e0

080035bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80035c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003600 <HAL_MspInit+0x44>)
 80035c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003600 <HAL_MspInit+0x44>)
 80035c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80035ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003600 <HAL_MspInit+0x44>)
 80035d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035d6:	607b      	str	r3, [r7, #4]
 80035d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035da:	4b09      	ldr	r3, [pc, #36]	@ (8003600 <HAL_MspInit+0x44>)
 80035dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035de:	4a08      	ldr	r2, [pc, #32]	@ (8003600 <HAL_MspInit+0x44>)
 80035e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80035e6:	4b06      	ldr	r3, [pc, #24]	@ (8003600 <HAL_MspInit+0x44>)
 80035e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035ee:	603b      	str	r3, [r7, #0]
 80035f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40023800 	.word	0x40023800

08003604 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b094      	sub	sp, #80	@ 0x50
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800360c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]
 8003614:	605a      	str	r2, [r3, #4]
 8003616:	609a      	str	r2, [r3, #8]
 8003618:	60da      	str	r2, [r3, #12]
 800361a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4aa0      	ldr	r2, [pc, #640]	@ (80038a4 <HAL_ADC_MspInit+0x2a0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	f040 8085 	bne.w	8003732 <HAL_ADC_MspInit+0x12e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003628:	4b9f      	ldr	r3, [pc, #636]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800362a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800362c:	4a9e      	ldr	r2, [pc, #632]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800362e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003632:	6453      	str	r3, [r2, #68]	@ 0x44
 8003634:	4b9c      	ldr	r3, [pc, #624]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800363c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800363e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003640:	4b99      	ldr	r3, [pc, #612]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003644:	4a98      	ldr	r2, [pc, #608]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003646:	f043 0304 	orr.w	r3, r3, #4
 800364a:	6313      	str	r3, [r2, #48]	@ 0x30
 800364c:	4b96      	ldr	r3, [pc, #600]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800364e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	637b      	str	r3, [r7, #52]	@ 0x34
 8003656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003658:	4b93      	ldr	r3, [pc, #588]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800365a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365c:	4a92      	ldr	r2, [pc, #584]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800365e:	f043 0301 	orr.w	r3, r3, #1
 8003662:	6313      	str	r3, [r2, #48]	@ 0x30
 8003664:	4b90      	ldr	r3, [pc, #576]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	633b      	str	r3, [r7, #48]	@ 0x30
 800366e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003670:	4b8d      	ldr	r3, [pc, #564]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003674:	4a8c      	ldr	r2, [pc, #560]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003676:	f043 0302 	orr.w	r3, r3, #2
 800367a:	6313      	str	r3, [r2, #48]	@ 0x30
 800367c:	4b8a      	ldr	r3, [pc, #552]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800367e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PC5     ------> ADC1_IN15
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8003688:	232f      	movs	r3, #47	@ 0x2f
 800368a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800368c:	2303      	movs	r3, #3
 800368e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003690:	2300      	movs	r3, #0
 8003692:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003694:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003698:	4619      	mov	r1, r3
 800369a:	4884      	ldr	r0, [pc, #528]	@ (80038ac <HAL_ADC_MspInit+0x2a8>)
 800369c:	f002 f8e8 	bl	8005870 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80036a0:	236f      	movs	r3, #111	@ 0x6f
 80036a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
                          |GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036a4:	2303      	movs	r3, #3
 80036a6:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a8:	2300      	movs	r3, #0
 80036aa:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ac:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80036b0:	4619      	mov	r1, r3
 80036b2:	487f      	ldr	r0, [pc, #508]	@ (80038b0 <HAL_ADC_MspInit+0x2ac>)
 80036b4:	f002 f8dc 	bl	8005870 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80036b8:	2302      	movs	r3, #2
 80036ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036bc:	2303      	movs	r3, #3
 80036be:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c0:	2300      	movs	r3, #0
 80036c2:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036c4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80036c8:	4619      	mov	r1, r3
 80036ca:	487a      	ldr	r0, [pc, #488]	@ (80038b4 <HAL_ADC_MspInit+0x2b0>)
 80036cc:	f002 f8d0 	bl	8005870 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 80036d0:	4b79      	ldr	r3, [pc, #484]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 80036d2:	4a7a      	ldr	r2, [pc, #488]	@ (80038bc <HAL_ADC_MspInit+0x2b8>)
 80036d4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80036d6:	4b78      	ldr	r3, [pc, #480]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 80036d8:	2200      	movs	r2, #0
 80036da:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80036dc:	4b76      	ldr	r3, [pc, #472]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 80036de:	2200      	movs	r2, #0
 80036e0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80036e2:	4b75      	ldr	r3, [pc, #468]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80036e8:	4b73      	ldr	r3, [pc, #460]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 80036ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80036ee:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80036f0:	4b71      	ldr	r3, [pc, #452]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 80036f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036f6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80036f8:	4b6f      	ldr	r3, [pc, #444]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 80036fa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036fe:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003700:	4b6d      	ldr	r3, [pc, #436]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 8003702:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003706:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003708:	4b6b      	ldr	r3, [pc, #428]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 800370a:	2200      	movs	r2, #0
 800370c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800370e:	4b6a      	ldr	r3, [pc, #424]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 8003710:	2200      	movs	r2, #0
 8003712:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003714:	4868      	ldr	r0, [pc, #416]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 8003716:	f001 fca1 	bl	800505c <HAL_DMA_Init>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <HAL_ADC_MspInit+0x120>
    {
      Error_Handler();
 8003720:	f7ff fa6c 	bl	8002bfc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	4a64      	ldr	r2, [pc, #400]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 8003728:	639a      	str	r2, [r3, #56]	@ 0x38
 800372a:	4a63      	ldr	r2, [pc, #396]	@ (80038b8 <HAL_ADC_MspInit+0x2b4>)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003730:	e0b3      	b.n	800389a <HAL_ADC_MspInit+0x296>
  else if(hadc->Instance==ADC2)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a62      	ldr	r2, [pc, #392]	@ (80038c0 <HAL_ADC_MspInit+0x2bc>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d154      	bne.n	80037e6 <HAL_ADC_MspInit+0x1e2>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800373c:	4b5a      	ldr	r3, [pc, #360]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800373e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003740:	4a59      	ldr	r2, [pc, #356]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003742:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003746:	6453      	str	r3, [r2, #68]	@ 0x44
 8003748:	4b57      	ldr	r3, [pc, #348]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800374a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800374c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003750:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003754:	4b54      	ldr	r3, [pc, #336]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003758:	4a53      	ldr	r2, [pc, #332]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800375a:	f043 0304 	orr.w	r3, r3, #4
 800375e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003760:	4b51      	ldr	r3, [pc, #324]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	627b      	str	r3, [r7, #36]	@ 0x24
 800376a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800376c:	4b4e      	ldr	r3, [pc, #312]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800376e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003770:	4a4d      	ldr	r2, [pc, #308]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003772:	f043 0301 	orr.w	r3, r3, #1
 8003776:	6313      	str	r3, [r2, #48]	@ 0x30
 8003778:	4b4b      	ldr	r3, [pc, #300]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800377a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	623b      	str	r3, [r7, #32]
 8003782:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003784:	4b48      	ldr	r3, [pc, #288]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003788:	4a47      	ldr	r2, [pc, #284]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800378a:	f043 0302 	orr.w	r3, r3, #2
 800378e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003790:	4b45      	ldr	r3, [pc, #276]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	61fb      	str	r3, [r7, #28]
 800379a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800379c:	233f      	movs	r3, #63	@ 0x3f
 800379e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037a0:	2303      	movs	r3, #3
 80037a2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a4:	2300      	movs	r3, #0
 80037a6:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037a8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80037ac:	4619      	mov	r1, r3
 80037ae:	483f      	ldr	r0, [pc, #252]	@ (80038ac <HAL_ADC_MspInit+0x2a8>)
 80037b0:	f002 f85e 	bl	8005870 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80037b4:	234f      	movs	r3, #79	@ 0x4f
 80037b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037b8:	2303      	movs	r3, #3
 80037ba:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037bc:	2300      	movs	r3, #0
 80037be:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037c0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80037c4:	4619      	mov	r1, r3
 80037c6:	483a      	ldr	r0, [pc, #232]	@ (80038b0 <HAL_ADC_MspInit+0x2ac>)
 80037c8:	f002 f852 	bl	8005870 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80037cc:	2302      	movs	r3, #2
 80037ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037d0:	2303      	movs	r3, #3
 80037d2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d4:	2300      	movs	r3, #0
 80037d6:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037d8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80037dc:	4619      	mov	r1, r3
 80037de:	4835      	ldr	r0, [pc, #212]	@ (80038b4 <HAL_ADC_MspInit+0x2b0>)
 80037e0:	f002 f846 	bl	8005870 <HAL_GPIO_Init>
}
 80037e4:	e059      	b.n	800389a <HAL_ADC_MspInit+0x296>
  else if(hadc->Instance==ADC3)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a36      	ldr	r2, [pc, #216]	@ (80038c4 <HAL_ADC_MspInit+0x2c0>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d154      	bne.n	800389a <HAL_ADC_MspInit+0x296>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80037f0:	4b2d      	ldr	r3, [pc, #180]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 80037f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f4:	4a2c      	ldr	r2, [pc, #176]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 80037f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037fa:	6453      	str	r3, [r2, #68]	@ 0x44
 80037fc:	4b2a      	ldr	r3, [pc, #168]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 80037fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003804:	61bb      	str	r3, [r7, #24]
 8003806:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003808:	4b27      	ldr	r3, [pc, #156]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800380a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380c:	4a26      	ldr	r2, [pc, #152]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800380e:	f043 0320 	orr.w	r3, r3, #32
 8003812:	6313      	str	r3, [r2, #48]	@ 0x30
 8003814:	4b24      	ldr	r3, [pc, #144]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003818:	f003 0320 	and.w	r3, r3, #32
 800381c:	617b      	str	r3, [r7, #20]
 800381e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003820:	4b21      	ldr	r3, [pc, #132]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003824:	4a20      	ldr	r2, [pc, #128]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003826:	f043 0304 	orr.w	r3, r3, #4
 800382a:	6313      	str	r3, [r2, #48]	@ 0x30
 800382c:	4b1e      	ldr	r3, [pc, #120]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800382e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003830:	f003 0304 	and.w	r3, r3, #4
 8003834:	613b      	str	r3, [r7, #16]
 8003836:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003838:	4b1b      	ldr	r3, [pc, #108]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800383a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800383c:	4a1a      	ldr	r2, [pc, #104]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 800383e:	f043 0301 	orr.w	r3, r3, #1
 8003842:	6313      	str	r3, [r2, #48]	@ 0x30
 8003844:	4b18      	ldr	r3, [pc, #96]	@ (80038a8 <HAL_ADC_MspInit+0x2a4>)
 8003846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8003850:	f44f 63ff 	mov.w	r3, #2040	@ 0x7f8
 8003854:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003856:	2303      	movs	r3, #3
 8003858:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385a:	2300      	movs	r3, #0
 800385c:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800385e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003862:	4619      	mov	r1, r3
 8003864:	4818      	ldr	r0, [pc, #96]	@ (80038c8 <HAL_ADC_MspInit+0x2c4>)
 8003866:	f002 f803 	bl	8005870 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800386a:	230f      	movs	r3, #15
 800386c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800386e:	2303      	movs	r3, #3
 8003870:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003872:	2300      	movs	r3, #0
 8003874:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003876:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800387a:	4619      	mov	r1, r3
 800387c:	480b      	ldr	r0, [pc, #44]	@ (80038ac <HAL_ADC_MspInit+0x2a8>)
 800387e:	f001 fff7 	bl	8005870 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003882:	230f      	movs	r3, #15
 8003884:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003886:	2303      	movs	r3, #3
 8003888:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800388a:	2300      	movs	r3, #0
 800388c:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800388e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003892:	4619      	mov	r1, r3
 8003894:	4806      	ldr	r0, [pc, #24]	@ (80038b0 <HAL_ADC_MspInit+0x2ac>)
 8003896:	f001 ffeb 	bl	8005870 <HAL_GPIO_Init>
}
 800389a:	bf00      	nop
 800389c:	3750      	adds	r7, #80	@ 0x50
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	40012000 	.word	0x40012000
 80038a8:	40023800 	.word	0x40023800
 80038ac:	40020800 	.word	0x40020800
 80038b0:	40020000 	.word	0x40020000
 80038b4:	40020400 	.word	0x40020400
 80038b8:	20013e74 	.word	0x20013e74
 80038bc:	40026470 	.word	0x40026470
 80038c0:	40012100 	.word	0x40012100
 80038c4:	40012200 	.word	0x40012200
 80038c8:	40021400 	.word	0x40021400

080038cc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b08a      	sub	sp, #40	@ 0x28
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d4:	f107 0314 	add.w	r3, r7, #20
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	605a      	str	r2, [r3, #4]
 80038de:	609a      	str	r2, [r3, #8]
 80038e0:	60da      	str	r2, [r3, #12]
 80038e2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a17      	ldr	r2, [pc, #92]	@ (8003948 <HAL_CAN_MspInit+0x7c>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d127      	bne.n	800393e <HAL_CAN_MspInit+0x72>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80038ee:	4b17      	ldr	r3, [pc, #92]	@ (800394c <HAL_CAN_MspInit+0x80>)
 80038f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f2:	4a16      	ldr	r2, [pc, #88]	@ (800394c <HAL_CAN_MspInit+0x80>)
 80038f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80038f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038fa:	4b14      	ldr	r3, [pc, #80]	@ (800394c <HAL_CAN_MspInit+0x80>)
 80038fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003902:	613b      	str	r3, [r7, #16]
 8003904:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003906:	4b11      	ldr	r3, [pc, #68]	@ (800394c <HAL_CAN_MspInit+0x80>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390a:	4a10      	ldr	r2, [pc, #64]	@ (800394c <HAL_CAN_MspInit+0x80>)
 800390c:	f043 0308 	orr.w	r3, r3, #8
 8003910:	6313      	str	r3, [r2, #48]	@ 0x30
 8003912:	4b0e      	ldr	r3, [pc, #56]	@ (800394c <HAL_CAN_MspInit+0x80>)
 8003914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800391e:	2303      	movs	r3, #3
 8003920:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003922:	2302      	movs	r3, #2
 8003924:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003926:	2300      	movs	r3, #0
 8003928:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800392a:	2303      	movs	r3, #3
 800392c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800392e:	2309      	movs	r3, #9
 8003930:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003932:	f107 0314 	add.w	r3, r7, #20
 8003936:	4619      	mov	r1, r3
 8003938:	4805      	ldr	r0, [pc, #20]	@ (8003950 <HAL_CAN_MspInit+0x84>)
 800393a:	f001 ff99 	bl	8005870 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800393e:	bf00      	nop
 8003940:	3728      	adds	r7, #40	@ 0x28
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40006400 	.word	0x40006400
 800394c:	40023800 	.word	0x40023800
 8003950:	40020c00 	.word	0x40020c00

08003954 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b08a      	sub	sp, #40	@ 0x28
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800395c:	f107 0314 	add.w	r3, r7, #20
 8003960:	2200      	movs	r2, #0
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	605a      	str	r2, [r3, #4]
 8003966:	609a      	str	r2, [r3, #8]
 8003968:	60da      	str	r2, [r3, #12]
 800396a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a15      	ldr	r2, [pc, #84]	@ (80039c8 <HAL_DAC_MspInit+0x74>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d123      	bne.n	80039be <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003976:	4b15      	ldr	r3, [pc, #84]	@ (80039cc <HAL_DAC_MspInit+0x78>)
 8003978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397a:	4a14      	ldr	r2, [pc, #80]	@ (80039cc <HAL_DAC_MspInit+0x78>)
 800397c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003980:	6413      	str	r3, [r2, #64]	@ 0x40
 8003982:	4b12      	ldr	r3, [pc, #72]	@ (80039cc <HAL_DAC_MspInit+0x78>)
 8003984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003986:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800398a:	613b      	str	r3, [r7, #16]
 800398c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800398e:	4b0f      	ldr	r3, [pc, #60]	@ (80039cc <HAL_DAC_MspInit+0x78>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003992:	4a0e      	ldr	r2, [pc, #56]	@ (80039cc <HAL_DAC_MspInit+0x78>)
 8003994:	f043 0301 	orr.w	r3, r3, #1
 8003998:	6313      	str	r3, [r2, #48]	@ 0x30
 800399a:	4b0c      	ldr	r3, [pc, #48]	@ (80039cc <HAL_DAC_MspInit+0x78>)
 800399c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80039a6:	2310      	movs	r3, #16
 80039a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039aa:	2303      	movs	r3, #3
 80039ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039b2:	f107 0314 	add.w	r3, r7, #20
 80039b6:	4619      	mov	r1, r3
 80039b8:	4805      	ldr	r0, [pc, #20]	@ (80039d0 <HAL_DAC_MspInit+0x7c>)
 80039ba:	f001 ff59 	bl	8005870 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80039be:	bf00      	nop
 80039c0:	3728      	adds	r7, #40	@ 0x28
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40007400 	.word	0x40007400
 80039cc:	40023800 	.word	0x40023800
 80039d0:	40020000 	.word	0x40020000

080039d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b0ac      	sub	sp, #176	@ 0xb0
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	605a      	str	r2, [r3, #4]
 80039e6:	609a      	str	r2, [r3, #8]
 80039e8:	60da      	str	r2, [r3, #12]
 80039ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80039ec:	f107 0318 	add.w	r3, r7, #24
 80039f0:	2284      	movs	r2, #132	@ 0x84
 80039f2:	2100      	movs	r1, #0
 80039f4:	4618      	mov	r0, r3
 80039f6:	f007 f8ea 	bl	800abce <memset>
  if(hi2c->Instance==I2C1)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a43      	ldr	r2, [pc, #268]	@ (8003b0c <HAL_I2C_MspInit+0x138>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d13d      	bne.n	8003a80 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003a04:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a08:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a0e:	f107 0318 	add.w	r3, r7, #24
 8003a12:	4618      	mov	r0, r3
 8003a14:	f002 ff4c 	bl	80068b0 <HAL_RCCEx_PeriphCLKConfig>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003a1e:	f7ff f8ed 	bl	8002bfc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a22:	4b3b      	ldr	r3, [pc, #236]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a26:	4a3a      	ldr	r2, [pc, #232]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003a28:	f043 0302 	orr.w	r3, r3, #2
 8003a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a2e:	4b38      	ldr	r3, [pc, #224]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8003a3a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8003a3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a42:	2312      	movs	r3, #18
 8003a44:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a54:	2304      	movs	r3, #4
 8003a56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a5a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003a5e:	4619      	mov	r1, r3
 8003a60:	482c      	ldr	r0, [pc, #176]	@ (8003b14 <HAL_I2C_MspInit+0x140>)
 8003a62:	f001 ff05 	bl	8005870 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a66:	4b2a      	ldr	r3, [pc, #168]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6a:	4a29      	ldr	r2, [pc, #164]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003a6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a72:	4b27      	ldr	r3, [pc, #156]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a7a:	613b      	str	r3, [r7, #16]
 8003a7c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003a7e:	e041      	b.n	8003b04 <HAL_I2C_MspInit+0x130>
  else if(hi2c->Instance==I2C2)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a24      	ldr	r2, [pc, #144]	@ (8003b18 <HAL_I2C_MspInit+0x144>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d13c      	bne.n	8003b04 <HAL_I2C_MspInit+0x130>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003a8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a8e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003a90:	2300      	movs	r3, #0
 8003a92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a96:	f107 0318 	add.w	r3, r7, #24
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f002 ff08 	bl	80068b0 <HAL_RCCEx_PeriphCLKConfig>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8003aa6:	f7ff f8a9 	bl	8002bfc <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003aaa:	4b19      	ldr	r3, [pc, #100]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aae:	4a18      	ldr	r2, [pc, #96]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003ab0:	f043 0320 	orr.w	r3, r3, #32
 8003ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ab6:	4b16      	ldr	r3, [pc, #88]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aba:	f003 0320 	and.w	r3, r3, #32
 8003abe:	60fb      	str	r3, [r7, #12]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ac8:	2312      	movs	r3, #18
 8003aca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003ada:	2304      	movs	r3, #4
 8003adc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003ae0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	480d      	ldr	r0, [pc, #52]	@ (8003b1c <HAL_I2C_MspInit+0x148>)
 8003ae8:	f001 fec2 	bl	8005870 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003aec:	4b08      	ldr	r3, [pc, #32]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af0:	4a07      	ldr	r2, [pc, #28]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003af2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003af6:	6413      	str	r3, [r2, #64]	@ 0x40
 8003af8:	4b05      	ldr	r3, [pc, #20]	@ (8003b10 <HAL_I2C_MspInit+0x13c>)
 8003afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b00:	60bb      	str	r3, [r7, #8]
 8003b02:	68bb      	ldr	r3, [r7, #8]
}
 8003b04:	bf00      	nop
 8003b06:	37b0      	adds	r7, #176	@ 0xb0
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40005400 	.word	0x40005400
 8003b10:	40023800 	.word	0x40023800
 8003b14:	40020400 	.word	0x40020400
 8003b18:	40005800 	.word	0x40005800
 8003b1c:	40021400 	.word	0x40021400

08003b20 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a13      	ldr	r2, [pc, #76]	@ (8003b7c <HAL_TIM_PWM_MspInit+0x5c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d10c      	bne.n	8003b4c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b32:	4b13      	ldr	r3, [pc, #76]	@ (8003b80 <HAL_TIM_PWM_MspInit+0x60>)
 8003b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b36:	4a12      	ldr	r2, [pc, #72]	@ (8003b80 <HAL_TIM_PWM_MspInit+0x60>)
 8003b38:	f043 0301 	orr.w	r3, r3, #1
 8003b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b3e:	4b10      	ldr	r3, [pc, #64]	@ (8003b80 <HAL_TIM_PWM_MspInit+0x60>)
 8003b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	60fb      	str	r3, [r7, #12]
 8003b48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003b4a:	e010      	b.n	8003b6e <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM2)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b54:	d10b      	bne.n	8003b6e <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b56:	4b0a      	ldr	r3, [pc, #40]	@ (8003b80 <HAL_TIM_PWM_MspInit+0x60>)
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	4a09      	ldr	r2, [pc, #36]	@ (8003b80 <HAL_TIM_PWM_MspInit+0x60>)
 8003b5c:	f043 0301 	orr.w	r3, r3, #1
 8003b60:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b62:	4b07      	ldr	r3, [pc, #28]	@ (8003b80 <HAL_TIM_PWM_MspInit+0x60>)
 8003b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	60bb      	str	r3, [r7, #8]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
}
 8003b6e:	bf00      	nop
 8003b70:	3714      	adds	r7, #20
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	40010000 	.word	0x40010000
 8003b80:	40023800 	.word	0x40023800

08003b84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM8)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a0d      	ldr	r2, [pc, #52]	@ (8003bc8 <HAL_TIM_Base_MspInit+0x44>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d113      	bne.n	8003bbe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003b96:	4b0d      	ldr	r3, [pc, #52]	@ (8003bcc <HAL_TIM_Base_MspInit+0x48>)
 8003b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9a:	4a0c      	ldr	r2, [pc, #48]	@ (8003bcc <HAL_TIM_Base_MspInit+0x48>)
 8003b9c:	f043 0302 	orr.w	r3, r3, #2
 8003ba0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8003bcc <HAL_TIM_Base_MspInit+0x48>)
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	60fb      	str	r3, [r7, #12]
 8003bac:	68fb      	ldr	r3, [r7, #12]
    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 7, 0);
 8003bae:	2200      	movs	r2, #0
 8003bb0:	2107      	movs	r1, #7
 8003bb2:	202d      	movs	r0, #45	@ 0x2d
 8003bb4:	f001 f959 	bl	8004e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003bb8:	202d      	movs	r0, #45	@ 0x2d
 8003bba:	f001 f972 	bl	8004ea2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003bbe:	bf00      	nop
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	40010400 	.word	0x40010400
 8003bcc:	40023800 	.word	0x40023800

08003bd0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b08c      	sub	sp, #48	@ 0x30
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bd8:	f107 031c 	add.w	r3, r7, #28
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]
 8003be0:	605a      	str	r2, [r3, #4]
 8003be2:	609a      	str	r2, [r3, #8]
 8003be4:	60da      	str	r2, [r3, #12]
 8003be6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a51      	ldr	r2, [pc, #324]	@ (8003d34 <HAL_TIM_MspPostInit+0x164>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d11d      	bne.n	8003c2e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003bf2:	4b51      	ldr	r3, [pc, #324]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf6:	4a50      	ldr	r2, [pc, #320]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003bf8:	f043 0310 	orr.w	r3, r3, #16
 8003bfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bfe:	4b4e      	ldr	r3, [pc, #312]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c02:	f003 0310 	and.w	r3, r3, #16
 8003c06:	61bb      	str	r3, [r7, #24]
 8003c08:	69bb      	ldr	r3, [r7, #24]
    PE8     ------> TIM1_CH1N
    PE10     ------> TIM1_CH2N
    PE12     ------> TIM1_CH3N
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14;
 8003c0a:	f44f 43aa 	mov.w	r3, #21760	@ 0x5500
 8003c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c10:	2302      	movs	r3, #2
 8003c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c14:	2300      	movs	r3, #0
 8003c16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c20:	f107 031c 	add.w	r3, r7, #28
 8003c24:	4619      	mov	r1, r3
 8003c26:	4845      	ldr	r0, [pc, #276]	@ (8003d3c <HAL_TIM_MspPostInit+0x16c>)
 8003c28:	f001 fe22 	bl	8005870 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003c2c:	e07d      	b.n	8003d2a <HAL_TIM_MspPostInit+0x15a>
  else if(htim->Instance==TIM2)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c36:	d11d      	bne.n	8003c74 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c38:	4b3f      	ldr	r3, [pc, #252]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c3c:	4a3e      	ldr	r2, [pc, #248]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003c3e:	f043 0302 	orr.w	r3, r3, #2
 8003c42:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c44:	4b3c      	ldr	r3, [pc, #240]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	617b      	str	r3, [r7, #20]
 8003c4e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003c50:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c56:	2312      	movs	r3, #18
 8003c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003c62:	2301      	movs	r3, #1
 8003c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c66:	f107 031c 	add.w	r3, r7, #28
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4834      	ldr	r0, [pc, #208]	@ (8003d40 <HAL_TIM_MspPostInit+0x170>)
 8003c6e:	f001 fdff 	bl	8005870 <HAL_GPIO_Init>
}
 8003c72:	e05a      	b.n	8003d2a <HAL_TIM_MspPostInit+0x15a>
  else if(htim->Instance==TIM8)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a32      	ldr	r2, [pc, #200]	@ (8003d44 <HAL_TIM_MspPostInit+0x174>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d155      	bne.n	8003d2a <HAL_TIM_MspPostInit+0x15a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c7e:	4b2e      	ldr	r3, [pc, #184]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c82:	4a2d      	ldr	r2, [pc, #180]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003c84:	f043 0301 	orr.w	r3, r3, #1
 8003c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c8a:	4b2b      	ldr	r3, [pc, #172]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	613b      	str	r3, [r7, #16]
 8003c94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c96:	4b28      	ldr	r3, [pc, #160]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c9a:	4a27      	ldr	r2, [pc, #156]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003c9c:	f043 0302 	orr.w	r3, r3, #2
 8003ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ca2:	4b25      	ldr	r3, [pc, #148]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	60fb      	str	r3, [r7, #12]
 8003cac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cae:	4b22      	ldr	r3, [pc, #136]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb2:	4a21      	ldr	r2, [pc, #132]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003cb4:	f043 0304 	orr.w	r3, r3, #4
 8003cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cba:	4b1f      	ldr	r3, [pc, #124]	@ (8003d38 <HAL_TIM_MspPostInit+0x168>)
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cbe:	f003 0304 	and.w	r3, r3, #4
 8003cc2:	60bb      	str	r3, [r7, #8]
 8003cc4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003cc6:	2380      	movs	r3, #128	@ 0x80
 8003cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cca:	2302      	movs	r3, #2
 8003ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cda:	f107 031c 	add.w	r3, r7, #28
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4819      	ldr	r0, [pc, #100]	@ (8003d48 <HAL_TIM_MspPostInit+0x178>)
 8003ce2:	f001 fdc5 	bl	8005870 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003ce6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cec:	2302      	movs	r3, #2
 8003cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cfc:	f107 031c 	add.w	r3, r7, #28
 8003d00:	4619      	mov	r1, r3
 8003d02:	480f      	ldr	r0, [pc, #60]	@ (8003d40 <HAL_TIM_MspPostInit+0x170>)
 8003d04:	f001 fdb4 	bl	8005870 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003d08:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8003d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d0e:	2302      	movs	r3, #2
 8003d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d12:	2300      	movs	r3, #0
 8003d14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d16:	2300      	movs	r3, #0
 8003d18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d1e:	f107 031c 	add.w	r3, r7, #28
 8003d22:	4619      	mov	r1, r3
 8003d24:	4809      	ldr	r0, [pc, #36]	@ (8003d4c <HAL_TIM_MspPostInit+0x17c>)
 8003d26:	f001 fda3 	bl	8005870 <HAL_GPIO_Init>
}
 8003d2a:	bf00      	nop
 8003d2c:	3730      	adds	r7, #48	@ 0x30
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40010000 	.word	0x40010000
 8003d38:	40023800 	.word	0x40023800
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	40020400 	.word	0x40020400
 8003d44:	40010400 	.word	0x40010400
 8003d48:	40020000 	.word	0x40020000
 8003d4c:	40020800 	.word	0x40020800

08003d50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b0aa      	sub	sp, #168	@ 0xa8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d58:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]
 8003d60:	605a      	str	r2, [r3, #4]
 8003d62:	609a      	str	r2, [r3, #8]
 8003d64:	60da      	str	r2, [r3, #12]
 8003d66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003d68:	f107 0310 	add.w	r3, r7, #16
 8003d6c:	2284      	movs	r2, #132	@ 0x84
 8003d6e:	2100      	movs	r1, #0
 8003d70:	4618      	mov	r0, r3
 8003d72:	f006 ff2c 	bl	800abce <memset>
  if(huart->Instance==USART3)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a3d      	ldr	r2, [pc, #244]	@ (8003e70 <HAL_UART_MspInit+0x120>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d172      	bne.n	8003e66 <HAL_UART_MspInit+0x116>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003d80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d84:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003d86:	2300      	movs	r3, #0
 8003d88:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d8a:	f107 0310 	add.w	r3, r7, #16
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f002 fd8e 	bl	80068b0 <HAL_RCCEx_PeriphCLKConfig>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003d9a:	f7fe ff2f 	bl	8002bfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d9e:	4b35      	ldr	r3, [pc, #212]	@ (8003e74 <HAL_UART_MspInit+0x124>)
 8003da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da2:	4a34      	ldr	r2, [pc, #208]	@ (8003e74 <HAL_UART_MspInit+0x124>)
 8003da4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003daa:	4b32      	ldr	r3, [pc, #200]	@ (8003e74 <HAL_UART_MspInit+0x124>)
 8003dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003db2:	60fb      	str	r3, [r7, #12]
 8003db4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003db6:	4b2f      	ldr	r3, [pc, #188]	@ (8003e74 <HAL_UART_MspInit+0x124>)
 8003db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dba:	4a2e      	ldr	r2, [pc, #184]	@ (8003e74 <HAL_UART_MspInit+0x124>)
 8003dbc:	f043 0308 	orr.w	r3, r3, #8
 8003dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8003e74 <HAL_UART_MspInit+0x124>)
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc6:	f003 0308 	and.w	r3, r3, #8
 8003dca:	60bb      	str	r3, [r7, #8]
 8003dcc:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003dce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003dd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003de2:	2303      	movs	r3, #3
 8003de4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003de8:	2307      	movs	r3, #7
 8003dea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003dee:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003df2:	4619      	mov	r1, r3
 8003df4:	4820      	ldr	r0, [pc, #128]	@ (8003e78 <HAL_UART_MspInit+0x128>)
 8003df6:	f001 fd3b 	bl	8005870 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8003dfa:	4b20      	ldr	r3, [pc, #128]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003dfc:	4a20      	ldr	r2, [pc, #128]	@ (8003e80 <HAL_UART_MspInit+0x130>)
 8003dfe:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_7;
 8003e00:	4b1e      	ldr	r3, [pc, #120]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e02:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8003e06:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e08:	4b1c      	ldr	r3, [pc, #112]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e0a:	2240      	movs	r2, #64	@ 0x40
 8003e0c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e14:	4b19      	ldr	r3, [pc, #100]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e1a:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e1c:	4b17      	ldr	r3, [pc, #92]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e22:	4b16      	ldr	r3, [pc, #88]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003e28:	4b14      	ldr	r3, [pc, #80]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003e2e:	4b13      	ldr	r3, [pc, #76]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e34:	4b11      	ldr	r3, [pc, #68]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003e3a:	4810      	ldr	r0, [pc, #64]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e3c:	f001 f90e 	bl	800505c <HAL_DMA_Init>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d001      	beq.n	8003e4a <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 8003e46:	f7fe fed9 	bl	8002bfc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e4e:	671a      	str	r2, [r3, #112]	@ 0x70
 8003e50:	4a0a      	ldr	r2, [pc, #40]	@ (8003e7c <HAL_UART_MspInit+0x12c>)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003e56:	2200      	movs	r2, #0
 8003e58:	2100      	movs	r1, #0
 8003e5a:	2027      	movs	r0, #39	@ 0x27
 8003e5c:	f001 f805 	bl	8004e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003e60:	2027      	movs	r0, #39	@ 0x27
 8003e62:	f001 f81e 	bl	8004ea2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003e66:	bf00      	nop
 8003e68:	37a8      	adds	r7, #168	@ 0xa8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	40004800 	.word	0x40004800
 8003e74:	40023800 	.word	0x40023800
 8003e78:	40020c00 	.word	0x40020c00
 8003e7c:	20014150 	.word	0x20014150
 8003e80:	40026070 	.word	0x40026070

08003e84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e88:	bf00      	nop
 8003e8a:	e7fd      	b.n	8003e88 <NMI_Handler+0x4>

08003e8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e90:	bf00      	nop
 8003e92:	e7fd      	b.n	8003e90 <HardFault_Handler+0x4>

08003e94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e94:	b480      	push	{r7}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e98:	bf00      	nop
 8003e9a:	e7fd      	b.n	8003e98 <MemManage_Handler+0x4>

08003e9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ea0:	bf00      	nop
 8003ea2:	e7fd      	b.n	8003ea0 <BusFault_Handler+0x4>

08003ea4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ea8:	bf00      	nop
 8003eaa:	e7fd      	b.n	8003ea8 <UsageFault_Handler+0x4>

08003eac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003eb0:	bf00      	nop
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ebe:	bf00      	nop
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ecc:	bf00      	nop
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003eda:	f7ff fb0f 	bl	80034fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ede:	bf00      	nop
 8003ee0:	bd80      	pop	{r7, pc}
	...

08003ee4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003ee8:	4802      	ldr	r0, [pc, #8]	@ (8003ef4 <DMA1_Stream4_IRQHandler+0x10>)
 8003eea:	f001 fa57 	bl	800539c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003eee:	bf00      	nop
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	20014150 	.word	0x20014150

08003ef8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003efc:	4802      	ldr	r0, [pc, #8]	@ (8003f08 <USART3_IRQHandler+0x10>)
 8003efe:	f004 fdcd 	bl	8008a9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003f02:	bf00      	nop
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	2001409c 	.word	0x2001409c

08003f0c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003f10:	4802      	ldr	r0, [pc, #8]	@ (8003f1c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8003f12:	f003 fb57 	bl	80075c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  //Tim14Handler();

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8003f16:	bf00      	nop
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	20014050 	.word	0x20014050

08003f20 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

	db_DMA2_Stream4_IRQHandler++;
 8003f24:	4b04      	ldr	r3, [pc, #16]	@ (8003f38 <DMA2_Stream4_IRQHandler+0x18>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	3301      	adds	r3, #1
 8003f2a:	4a03      	ldr	r2, [pc, #12]	@ (8003f38 <DMA2_Stream4_IRQHandler+0x18>)
 8003f2c:	6013      	str	r3, [r2, #0]

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003f2e:	4803      	ldr	r0, [pc, #12]	@ (8003f3c <DMA2_Stream4_IRQHandler+0x1c>)
 8003f30:	f001 fa34 	bl	800539c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8003f34:	bf00      	nop
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	200142e4 	.word	0x200142e4
 8003f3c:	20013e74 	.word	0x20013e74

08003f40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	af00      	add	r7, sp, #0
	return 1;
 8003f44:	2301      	movs	r3, #1
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <_kill>:

int _kill(int pid, int sig)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003f5a:	f006 fe8b 	bl	800ac74 <__errno>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2216      	movs	r2, #22
 8003f62:	601a      	str	r2, [r3, #0]
	return -1;
 8003f64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3708      	adds	r7, #8
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <_exit>:

void _exit (int status)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003f78:	f04f 31ff 	mov.w	r1, #4294967295
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f7ff ffe7 	bl	8003f50 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003f82:	bf00      	nop
 8003f84:	e7fd      	b.n	8003f82 <_exit+0x12>

08003f86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b086      	sub	sp, #24
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	60f8      	str	r0, [r7, #12]
 8003f8e:	60b9      	str	r1, [r7, #8]
 8003f90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f92:	2300      	movs	r3, #0
 8003f94:	617b      	str	r3, [r7, #20]
 8003f96:	e00a      	b.n	8003fae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003f98:	f3af 8000 	nop.w
 8003f9c:	4601      	mov	r1, r0
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	1c5a      	adds	r2, r3, #1
 8003fa2:	60ba      	str	r2, [r7, #8]
 8003fa4:	b2ca      	uxtb	r2, r1
 8003fa6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	3301      	adds	r3, #1
 8003fac:	617b      	str	r3, [r7, #20]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	dbf0      	blt.n	8003f98 <_read+0x12>
	}

return len;
 8003fb6:	687b      	ldr	r3, [r7, #4]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3718      	adds	r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fcc:	2300      	movs	r3, #0
 8003fce:	617b      	str	r3, [r7, #20]
 8003fd0:	e009      	b.n	8003fe6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	1c5a      	adds	r2, r3, #1
 8003fd6:	60ba      	str	r2, [r7, #8]
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	617b      	str	r3, [r7, #20]
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	dbf1      	blt.n	8003fd2 <_write+0x12>
	}
	return len;
 8003fee:	687b      	ldr	r3, [r7, #4]
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <_close>:

int _close(int file)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
	return -1;
 8004000:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004004:	4618      	mov	r0, r3
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004020:	605a      	str	r2, [r3, #4]
	return 0;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <_isatty>:

int _isatty(int file)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
	return 1;
 8004038:	2301      	movs	r3, #1
}
 800403a:	4618      	mov	r0, r3
 800403c:	370c      	adds	r7, #12
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr

08004046 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004046:	b480      	push	{r7}
 8004048:	b085      	sub	sp, #20
 800404a:	af00      	add	r7, sp, #0
 800404c:	60f8      	str	r0, [r7, #12]
 800404e:	60b9      	str	r1, [r7, #8]
 8004050:	607a      	str	r2, [r7, #4]
	return 0;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3714      	adds	r7, #20
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004068:	4a14      	ldr	r2, [pc, #80]	@ (80040bc <_sbrk+0x5c>)
 800406a:	4b15      	ldr	r3, [pc, #84]	@ (80040c0 <_sbrk+0x60>)
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004074:	4b13      	ldr	r3, [pc, #76]	@ (80040c4 <_sbrk+0x64>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d102      	bne.n	8004082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800407c:	4b11      	ldr	r3, [pc, #68]	@ (80040c4 <_sbrk+0x64>)
 800407e:	4a12      	ldr	r2, [pc, #72]	@ (80040c8 <_sbrk+0x68>)
 8004080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004082:	4b10      	ldr	r3, [pc, #64]	@ (80040c4 <_sbrk+0x64>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4413      	add	r3, r2
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	429a      	cmp	r2, r3
 800408e:	d207      	bcs.n	80040a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004090:	f006 fdf0 	bl	800ac74 <__errno>
 8004094:	4603      	mov	r3, r0
 8004096:	220c      	movs	r2, #12
 8004098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800409a:	f04f 33ff 	mov.w	r3, #4294967295
 800409e:	e009      	b.n	80040b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040a0:	4b08      	ldr	r3, [pc, #32]	@ (80040c4 <_sbrk+0x64>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040a6:	4b07      	ldr	r3, [pc, #28]	@ (80040c4 <_sbrk+0x64>)
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4413      	add	r3, r2
 80040ae:	4a05      	ldr	r2, [pc, #20]	@ (80040c4 <_sbrk+0x64>)
 80040b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040b2:	68fb      	ldr	r3, [r7, #12]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	20050000 	.word	0x20050000
 80040c0:	00000400 	.word	0x00000400
 80040c4:	200142e8 	.word	0x200142e8
 80040c8:	20014440 	.word	0x20014440

080040cc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040cc:	b480      	push	{r7}
 80040ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040d0:	4b06      	ldr	r3, [pc, #24]	@ (80040ec <SystemInit+0x20>)
 80040d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d6:	4a05      	ldr	r2, [pc, #20]	@ (80040ec <SystemInit+0x20>)
 80040d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80040dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80040e0:	bf00      	nop
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	e000ed00 	.word	0xe000ed00

080040f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80040f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004128 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80040f4:	480d      	ldr	r0, [pc, #52]	@ (800412c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80040f6:	490e      	ldr	r1, [pc, #56]	@ (8004130 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80040f8:	4a0e      	ldr	r2, [pc, #56]	@ (8004134 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80040fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040fc:	e002      	b.n	8004104 <LoopCopyDataInit>

080040fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004100:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004102:	3304      	adds	r3, #4

08004104 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004104:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004106:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004108:	d3f9      	bcc.n	80040fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800410a:	4a0b      	ldr	r2, [pc, #44]	@ (8004138 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800410c:	4c0b      	ldr	r4, [pc, #44]	@ (800413c <LoopFillZerobss+0x26>)
  movs r3, #0
 800410e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004110:	e001      	b.n	8004116 <LoopFillZerobss>

08004112 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004112:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004114:	3204      	adds	r2, #4

08004116 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004116:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004118:	d3fb      	bcc.n	8004112 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800411a:	f7ff ffd7 	bl	80040cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800411e:	f006 fdaf 	bl	800ac80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004122:	f7fd fe57 	bl	8001dd4 <main>
  bx  lr    
 8004126:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004128:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800412c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004130:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8004134:	0800e3e0 	.word	0x0800e3e0
  ldr r2, =_sbss
 8004138:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800413c:	2001443c 	.word	0x2001443c

08004140 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004140:	e7fe      	b.n	8004140 <ADC_IRQHandler>
	...

08004144 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCELERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 8004148:	4b0b      	ldr	r3, [pc, #44]	@ (8004178 <HAL_Init+0x34>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a0a      	ldr	r2, [pc, #40]	@ (8004178 <HAL_Init+0x34>)
 800414e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004152:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004154:	4b08      	ldr	r3, [pc, #32]	@ (8004178 <HAL_Init+0x34>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a07      	ldr	r2, [pc, #28]	@ (8004178 <HAL_Init+0x34>)
 800415a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800415e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004160:	2003      	movs	r0, #3
 8004162:	f000 fe77 	bl	8004e54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004166:	2006      	movs	r0, #6
 8004168:	f000 f808 	bl	800417c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800416c:	f7ff fa26 	bl	80035bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	40023c00 	.word	0x40023c00

0800417c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004184:	4b12      	ldr	r3, [pc, #72]	@ (80041d0 <HAL_InitTick+0x54>)
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	4b12      	ldr	r3, [pc, #72]	@ (80041d4 <HAL_InitTick+0x58>)
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	4619      	mov	r1, r3
 800418e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004192:	fbb3 f3f1 	udiv	r3, r3, r1
 8004196:	fbb2 f3f3 	udiv	r3, r2, r3
 800419a:	4618      	mov	r0, r3
 800419c:	f000 fe8f 	bl	8004ebe <HAL_SYSTICK_Config>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d001      	beq.n	80041aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e00e      	b.n	80041c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2b0f      	cmp	r3, #15
 80041ae:	d80a      	bhi.n	80041c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041b0:	2200      	movs	r2, #0
 80041b2:	6879      	ldr	r1, [r7, #4]
 80041b4:	f04f 30ff 	mov.w	r0, #4294967295
 80041b8:	f000 fe57 	bl	8004e6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80041bc:	4a06      	ldr	r2, [pc, #24]	@ (80041d8 <HAL_InitTick+0x5c>)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80041c2:	2300      	movs	r3, #0
 80041c4:	e000      	b.n	80041c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	20000004 	.word	0x20000004
 80041d4:	2000000c 	.word	0x2000000c
 80041d8:	20000008 	.word	0x20000008

080041dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041dc:	b480      	push	{r7}
 80041de:	af00      	add	r7, sp, #0
  return uwTick;
 80041e0:	4b03      	ldr	r3, [pc, #12]	@ (80041f0 <HAL_GetTick+0x14>)
 80041e2:	681b      	ldr	r3, [r3, #0]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	200142ec 	.word	0x200142ec

080041f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041fc:	2300      	movs	r3, #0
 80041fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d101      	bne.n	800420a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e048      	b.n	800429c <HAL_ADC_Init+0xa8>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420e:	2b00      	cmp	r3, #0
 8004210:	d120      	bne.n	8004254 <HAL_ADC_Init+0x60>
  {
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    /* Init the ADC Callback settings */
    hadc->ConvCpltCallback              = HAL_ADC_ConvCpltCallback;                 /* Legacy weak callback */
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a23      	ldr	r2, [pc, #140]	@ (80042a4 <HAL_ADC_Init+0xb0>)
 8004216:	649a      	str	r2, [r3, #72]	@ 0x48
    hadc->ConvHalfCpltCallback          = HAL_ADC_ConvHalfCpltCallback;             /* Legacy weak callback */
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a23      	ldr	r2, [pc, #140]	@ (80042a8 <HAL_ADC_Init+0xb4>)
 800421c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hadc->LevelOutOfWindowCallback      = HAL_ADC_LevelOutOfWindowCallback;         /* Legacy weak callback */
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a22      	ldr	r2, [pc, #136]	@ (80042ac <HAL_ADC_Init+0xb8>)
 8004222:	651a      	str	r2, [r3, #80]	@ 0x50
    hadc->ErrorCallback                 = HAL_ADC_ErrorCallback;                    /* Legacy weak callback */
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a22      	ldr	r2, [pc, #136]	@ (80042b0 <HAL_ADC_Init+0xbc>)
 8004228:	655a      	str	r2, [r3, #84]	@ 0x54
    hadc->InjectedConvCpltCallback      = HAL_ADCEx_InjectedConvCpltCallback;       /* Legacy weak callback */
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a21      	ldr	r2, [pc, #132]	@ (80042b4 <HAL_ADC_Init+0xc0>)
 800422e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (hadc->MspInitCallback == NULL)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004234:	2b00      	cmp	r3, #0
 8004236:	d102      	bne.n	800423e <HAL_ADC_Init+0x4a>
    {
      hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit  */
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a1f      	ldr	r2, [pc, #124]	@ (80042b8 <HAL_ADC_Init+0xc4>)
 800423c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	4798      	blx	r3
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004258:	f003 0310 	and.w	r3, r3, #16
 800425c:	2b00      	cmp	r3, #0
 800425e:	d116      	bne.n	800428e <HAL_ADC_Init+0x9a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004264:	4b15      	ldr	r3, [pc, #84]	@ (80042bc <HAL_ADC_Init+0xc8>)
 8004266:	4013      	ands	r3, r2
 8004268:	f043 0202 	orr.w	r2, r3, #2
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 f999 	bl	80045a8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004280:	f023 0303 	bic.w	r3, r3, #3
 8004284:	f043 0201 	orr.w	r2, r3, #1
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	641a      	str	r2, [r3, #64]	@ 0x40
 800428c:	e001      	b.n	8004292 <HAL_ADC_Init+0x9e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800429a:	7bfb      	ldrb	r3, [r7, #15]
}
 800429c:	4618      	mov	r0, r3
 800429e:	3710      	adds	r7, #16
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	080034a5 	.word	0x080034a5
 80042a8:	080042c1 	.word	0x080042c1
 80042ac:	080042d5 	.word	0x080042d5
 80042b0:	080042e9 	.word	0x080042e9
 80042b4:	08004931 	.word	0x08004931
 80042b8:	08003605 	.word	0x08003605
 80042bc:	ffffeefd 	.word	0xffffeefd

080042c0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr

080042fc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8004306:	2300      	movs	r3, #0
 8004308:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004310:	2b01      	cmp	r3, #1
 8004312:	d101      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x1c>
 8004314:	2302      	movs	r3, #2
 8004316:	e136      	b.n	8004586 <HAL_ADC_ConfigChannel+0x28a>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2b09      	cmp	r3, #9
 8004326:	d93a      	bls.n	800439e <HAL_ADC_ConfigChannel+0xa2>
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004330:	d035      	beq.n	800439e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68d9      	ldr	r1, [r3, #12]
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	b29b      	uxth	r3, r3
 800433e:	461a      	mov	r2, r3
 8004340:	4613      	mov	r3, r2
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	4413      	add	r3, r2
 8004346:	3b1e      	subs	r3, #30
 8004348:	2207      	movs	r2, #7
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	43da      	mvns	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	400a      	ands	r2, r1
 8004356:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a8d      	ldr	r2, [pc, #564]	@ (8004594 <HAL_ADC_ConfigChannel+0x298>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d10a      	bne.n	8004378 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68d9      	ldr	r1, [r3, #12]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	061a      	lsls	r2, r3, #24
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004376:	e035      	b.n	80043e4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68d9      	ldr	r1, [r3, #12]
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	689a      	ldr	r2, [r3, #8]
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	b29b      	uxth	r3, r3
 8004388:	4618      	mov	r0, r3
 800438a:	4603      	mov	r3, r0
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	4403      	add	r3, r0
 8004390:	3b1e      	subs	r3, #30
 8004392:	409a      	lsls	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	430a      	orrs	r2, r1
 800439a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800439c:	e022      	b.n	80043e4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	6919      	ldr	r1, [r3, #16]
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	461a      	mov	r2, r3
 80043ac:	4613      	mov	r3, r2
 80043ae:	005b      	lsls	r3, r3, #1
 80043b0:	4413      	add	r3, r2
 80043b2:	2207      	movs	r2, #7
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	43da      	mvns	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	400a      	ands	r2, r1
 80043c0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	6919      	ldr	r1, [r3, #16]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	4618      	mov	r0, r3
 80043d4:	4603      	mov	r3, r0
 80043d6:	005b      	lsls	r3, r3, #1
 80043d8:	4403      	add	r3, r0
 80043da:	409a      	lsls	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	2b06      	cmp	r3, #6
 80043ea:	d824      	bhi.n	8004436 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	685a      	ldr	r2, [r3, #4]
 80043f6:	4613      	mov	r3, r2
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	4413      	add	r3, r2
 80043fc:	3b05      	subs	r3, #5
 80043fe:	221f      	movs	r2, #31
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	43da      	mvns	r2, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	400a      	ands	r2, r1
 800440c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	b29b      	uxth	r3, r3
 800441a:	4618      	mov	r0, r3
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	685a      	ldr	r2, [r3, #4]
 8004420:	4613      	mov	r3, r2
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	4413      	add	r3, r2
 8004426:	3b05      	subs	r3, #5
 8004428:	fa00 f203 	lsl.w	r2, r0, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	430a      	orrs	r2, r1
 8004432:	635a      	str	r2, [r3, #52]	@ 0x34
 8004434:	e04c      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	2b0c      	cmp	r3, #12
 800443c:	d824      	bhi.n	8004488 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	4613      	mov	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	3b23      	subs	r3, #35	@ 0x23
 8004450:	221f      	movs	r2, #31
 8004452:	fa02 f303 	lsl.w	r3, r2, r3
 8004456:	43da      	mvns	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	400a      	ands	r2, r1
 800445e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	b29b      	uxth	r3, r3
 800446c:	4618      	mov	r0, r3
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	4613      	mov	r3, r2
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	4413      	add	r3, r2
 8004478:	3b23      	subs	r3, #35	@ 0x23
 800447a:	fa00 f203 	lsl.w	r2, r0, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	430a      	orrs	r2, r1
 8004484:	631a      	str	r2, [r3, #48]	@ 0x30
 8004486:	e023      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	685a      	ldr	r2, [r3, #4]
 8004492:	4613      	mov	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	4413      	add	r3, r2
 8004498:	3b41      	subs	r3, #65	@ 0x41
 800449a:	221f      	movs	r2, #31
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	43da      	mvns	r2, r3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	400a      	ands	r2, r1
 80044a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	4618      	mov	r0, r3
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	4613      	mov	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	3b41      	subs	r3, #65	@ 0x41
 80044c4:	fa00 f203 	lsl.w	r2, r0, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	430a      	orrs	r2, r1
 80044ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a30      	ldr	r2, [pc, #192]	@ (8004598 <HAL_ADC_ConfigChannel+0x29c>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d10a      	bne.n	80044f0 <HAL_ADC_ConfigChannel+0x1f4>
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044e2:	d105      	bne.n	80044f0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80044e4:	4b2d      	ldr	r3, [pc, #180]	@ (800459c <HAL_ADC_ConfigChannel+0x2a0>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	4a2c      	ldr	r2, [pc, #176]	@ (800459c <HAL_ADC_ConfigChannel+0x2a0>)
 80044ea:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80044ee:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a28      	ldr	r2, [pc, #160]	@ (8004598 <HAL_ADC_ConfigChannel+0x29c>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d10f      	bne.n	800451a <HAL_ADC_ConfigChannel+0x21e>
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2b12      	cmp	r3, #18
 8004500:	d10b      	bne.n	800451a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8004502:	4b26      	ldr	r3, [pc, #152]	@ (800459c <HAL_ADC_ConfigChannel+0x2a0>)
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	4a25      	ldr	r2, [pc, #148]	@ (800459c <HAL_ADC_ConfigChannel+0x2a0>)
 8004508:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800450c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800450e:	4b23      	ldr	r3, [pc, #140]	@ (800459c <HAL_ADC_ConfigChannel+0x2a0>)
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	4a22      	ldr	r2, [pc, #136]	@ (800459c <HAL_ADC_ConfigChannel+0x2a0>)
 8004514:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004518:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a1e      	ldr	r2, [pc, #120]	@ (8004598 <HAL_ADC_ConfigChannel+0x29c>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d12b      	bne.n	800457c <HAL_ADC_ConfigChannel+0x280>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a1a      	ldr	r2, [pc, #104]	@ (8004594 <HAL_ADC_ConfigChannel+0x298>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d003      	beq.n	8004536 <HAL_ADC_ConfigChannel+0x23a>
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2b11      	cmp	r3, #17
 8004534:	d122      	bne.n	800457c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8004536:	4b19      	ldr	r3, [pc, #100]	@ (800459c <HAL_ADC_ConfigChannel+0x2a0>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	4a18      	ldr	r2, [pc, #96]	@ (800459c <HAL_ADC_ConfigChannel+0x2a0>)
 800453c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004540:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004542:	4b16      	ldr	r3, [pc, #88]	@ (800459c <HAL_ADC_ConfigChannel+0x2a0>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	4a15      	ldr	r2, [pc, #84]	@ (800459c <HAL_ADC_ConfigChannel+0x2a0>)
 8004548:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800454c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a10      	ldr	r2, [pc, #64]	@ (8004594 <HAL_ADC_ConfigChannel+0x298>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d111      	bne.n	800457c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004558:	4b11      	ldr	r3, [pc, #68]	@ (80045a0 <HAL_ADC_ConfigChannel+0x2a4>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a11      	ldr	r2, [pc, #68]	@ (80045a4 <HAL_ADC_ConfigChannel+0x2a8>)
 800455e:	fba2 2303 	umull	r2, r3, r2, r3
 8004562:	0c9a      	lsrs	r2, r3, #18
 8004564:	4613      	mov	r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	4413      	add	r3, r2
 800456a:	005b      	lsls	r3, r3, #1
 800456c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800456e:	e002      	b.n	8004576 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	3b01      	subs	r3, #1
 8004574:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1f9      	bne.n	8004570 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3714      	adds	r7, #20
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	10000012 	.word	0x10000012
 8004598:	40012000 	.word	0x40012000
 800459c:	40012300 	.word	0x40012300
 80045a0:	20000004 	.word	0x20000004
 80045a4:	431bde83 	.word	0x431bde83

080045a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80045b0:	4b78      	ldr	r3, [pc, #480]	@ (8004794 <ADC_Init+0x1ec>)
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	4a77      	ldr	r2, [pc, #476]	@ (8004794 <ADC_Init+0x1ec>)
 80045b6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80045ba:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80045bc:	4b75      	ldr	r3, [pc, #468]	@ (8004794 <ADC_Init+0x1ec>)
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	4973      	ldr	r1, [pc, #460]	@ (8004794 <ADC_Init+0x1ec>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80045d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6859      	ldr	r1, [r3, #4]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	691b      	ldr	r3, [r3, #16]
 80045e4:	021a      	lsls	r2, r3, #8
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	430a      	orrs	r2, r1
 80045ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	685a      	ldr	r2, [r3, #4]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80045fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6859      	ldr	r1, [r3, #4]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689a      	ldr	r2, [r3, #8]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	430a      	orrs	r2, r1
 800460e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689a      	ldr	r2, [r3, #8]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800461e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6899      	ldr	r1, [r3, #8]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	68da      	ldr	r2, [r3, #12]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	430a      	orrs	r2, r1
 8004630:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004636:	4a58      	ldr	r2, [pc, #352]	@ (8004798 <ADC_Init+0x1f0>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d022      	beq.n	8004682 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	689a      	ldr	r2, [r3, #8]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800464a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6899      	ldr	r1, [r3, #8]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	430a      	orrs	r2, r1
 800465c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689a      	ldr	r2, [r3, #8]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800466c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	6899      	ldr	r1, [r3, #8]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	430a      	orrs	r2, r1
 800467e:	609a      	str	r2, [r3, #8]
 8004680:	e00f      	b.n	80046a2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	689a      	ldr	r2, [r3, #8]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004690:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689a      	ldr	r2, [r3, #8]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80046a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	689a      	ldr	r2, [r3, #8]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f022 0202 	bic.w	r2, r2, #2
 80046b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6899      	ldr	r1, [r3, #8]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	005a      	lsls	r2, r3, #1
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	430a      	orrs	r2, r1
 80046c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d01b      	beq.n	8004708 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80046ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	6859      	ldr	r1, [r3, #4]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fa:	3b01      	subs	r3, #1
 80046fc:	035a      	lsls	r2, r3, #13
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	605a      	str	r2, [r3, #4]
 8004706:	e007      	b.n	8004718 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685a      	ldr	r2, [r3, #4]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004716:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004726:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	3b01      	subs	r3, #1
 8004734:	051a      	lsls	r2, r3, #20
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	430a      	orrs	r2, r1
 800473c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	689a      	ldr	r2, [r3, #8]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800474c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	6899      	ldr	r1, [r3, #8]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800475a:	025a      	lsls	r2, r3, #9
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004772:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6899      	ldr	r1, [r3, #8]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	029a      	lsls	r2, r3, #10
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	430a      	orrs	r2, r1
 8004786:	609a      	str	r2, [r3, #8]
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr
 8004794:	40012300 	.word	0x40012300
 8004798:	0f000001 	.word	0x0f000001

0800479c <HAL_ADCEx_MultiModeStart_DMA>:
  * @param  pData   Pointer to buffer in which transferred from ADC peripheral to memory will be stored. 
  * @param  Length  The length of data to be transferred from ADC peripheral to memory.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 80047a8:	2300      	movs	r3, #0
 80047aa:	617b      	str	r3, [r7, #20]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <HAL_ADCEx_MultiModeStart_DMA+0x1e>
 80047b6:	2302      	movs	r3, #2
 80047b8:	e0a5      	b.n	8004906 <HAL_ADCEx_MultiModeStart_DMA+0x16a>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d018      	beq.n	8004802 <HAL_ADCEx_MultiModeStart_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	689a      	ldr	r2, [r3, #8]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f042 0201 	orr.w	r2, r2, #1
 80047de:	609a      	str	r2, [r3, #8]
    
    /* Delay for temperature sensor stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80047e0:	4b4b      	ldr	r3, [pc, #300]	@ (8004910 <HAL_ADCEx_MultiModeStart_DMA+0x174>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a4b      	ldr	r2, [pc, #300]	@ (8004914 <HAL_ADCEx_MultiModeStart_DMA+0x178>)
 80047e6:	fba2 2303 	umull	r2, r3, r2, r3
 80047ea:	0c9a      	lsrs	r2, r3, #18
 80047ec:	4613      	mov	r3, r2
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	4413      	add	r3, r2
 80047f2:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80047f4:	e002      	b.n	80047fc <HAL_ADCEx_MultiModeStart_DMA+0x60>
    {
      counter--;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	3b01      	subs	r3, #1
 80047fa:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1f9      	bne.n	80047f6 <HAL_ADCEx_MultiModeStart_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b01      	cmp	r3, #1
 800480e:	d16d      	bne.n	80048ec <HAL_ADCEx_MultiModeStart_DMA+0x150>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004814:	4b40      	ldr	r3, [pc, #256]	@ (8004918 <HAL_ADCEx_MultiModeStart_DMA+0x17c>)
 8004816:	4013      	ands	r3, r2
 8004818:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800482a:	2b00      	cmp	r3, #0
 800482c:	d007      	beq.n	800483e <HAL_ADCEx_MultiModeStart_DMA+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004832:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004836:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004842:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004846:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800484a:	d106      	bne.n	800485a <HAL_ADCEx_MultiModeStart_DMA+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004850:	f023 0206 	bic.w	r2, r3, #6
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	645a      	str	r2, [r3, #68]	@ 0x44
 8004858:	e002      	b.n	8004860 <HAL_ADCEx_MultiModeStart_DMA+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvCplt;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800486c:	4a2b      	ldr	r2, [pc, #172]	@ (800491c <HAL_ADCEx_MultiModeStart_DMA+0x180>)
 800486e:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_MultiModeDMAHalfConvCplt;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004874:	4a2a      	ldr	r2, [pc, #168]	@ (8004920 <HAL_ADCEx_MultiModeStart_DMA+0x184>)
 8004876:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError ;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800487c:	4a29      	ldr	r2, [pc, #164]	@ (8004924 <HAL_ADCEx_MultiModeStart_DMA+0x188>)
 800487e:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f06f 0202 	mvn.w	r2, #2
 8004888:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8004898:	605a      	str	r2, [r3, #4]
    
    if (hadc->Init.DMAContinuousRequests != DISABLE)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d006      	beq.n	80048b2 <HAL_ADCEx_MultiModeStart_DMA+0x116>
    {
      /* Enable the selected ADC DMA request after last transfer */
      ADC->CCR |= ADC_CCR_DDS;
 80048a4:	4b20      	ldr	r3, [pc, #128]	@ (8004928 <HAL_ADCEx_MultiModeStart_DMA+0x18c>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	4a1f      	ldr	r2, [pc, #124]	@ (8004928 <HAL_ADCEx_MultiModeStart_DMA+0x18c>)
 80048aa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80048ae:	6053      	str	r3, [r2, #4]
 80048b0:	e005      	b.n	80048be <HAL_ADCEx_MultiModeStart_DMA+0x122>
    }
    else
    {
      /* Disable the selected ADC EOC rising on each regular channel conversion */
      ADC->CCR &= ~ADC_CCR_DDS;
 80048b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004928 <HAL_ADCEx_MultiModeStart_DMA+0x18c>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004928 <HAL_ADCEx_MultiModeStart_DMA+0x18c>)
 80048b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80048bc:	6053      	str	r3, [r2, #4]
    }
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&ADC->CDR, (uint32_t)pData, Length);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4919      	ldr	r1, [pc, #100]	@ (800492c <HAL_ADCEx_MultiModeStart_DMA+0x190>)
 80048c8:	f000 fc76 	bl	80051b8 <HAL_DMA_Start_IT>
    
    /* if no external trigger present enable software conversion of regular channels */
    if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d114      	bne.n	8004904 <HAL_ADCEx_MultiModeStart_DMA+0x168>
    {
      /* Enable the selected ADC software conversion for regular group */
      hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80048e8:	609a      	str	r2, [r3, #8]
 80048ea:	e00b      	b.n	8004904 <HAL_ADCEx_MultiModeStart_DMA+0x168>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f0:	f043 0210 	orr.w	r2, r3, #16
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048fc:	f043 0201 	orr.w	r2, r3, #1
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3718      	adds	r7, #24
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	20000004 	.word	0x20000004
 8004914:	431bde83 	.word	0x431bde83
 8004918:	fffff8fe 	.word	0xfffff8fe
 800491c:	080049cd 	.word	0x080049cd
 8004920:	08004a73 	.word	0x08004a73
 8004924:	08004a8f 	.word	0x08004a8f
 8004928:	40012300 	.word	0x40012300
 800492c:	40012308 	.word	0x40012308

08004930 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_MODE(multimode->Mode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004954:	2b01      	cmp	r3, #1
 8004956:	d101      	bne.n	800495c <HAL_ADCEx_MultiModeConfigChannel+0x18>
 8004958:	2302      	movs	r3, #2
 800495a:	e02f      	b.n	80049bc <HAL_ADCEx_MultiModeConfigChannel+0x78>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Set ADC mode */
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8004964:	4b18      	ldr	r3, [pc, #96]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	4a17      	ldr	r2, [pc, #92]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 800496a:	f023 031f 	bic.w	r3, r3, #31
 800496e:	6053      	str	r3, [r2, #4]
  ADC->CCR |= multimode->Mode;
 8004970:	4b15      	ldr	r3, [pc, #84]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 8004972:	685a      	ldr	r2, [r3, #4]
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4913      	ldr	r1, [pc, #76]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 800497a:	4313      	orrs	r3, r2
 800497c:	604b      	str	r3, [r1, #4]
  
  /* Set the ADC DMA access mode */
  ADC->CCR &= ~(ADC_CCR_DMA);
 800497e:	4b12      	ldr	r3, [pc, #72]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	4a11      	ldr	r2, [pc, #68]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 8004984:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004988:	6053      	str	r3, [r2, #4]
  ADC->CCR |= multimode->DMAAccessMode;
 800498a:	4b0f      	ldr	r3, [pc, #60]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	490d      	ldr	r1, [pc, #52]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 8004994:	4313      	orrs	r3, r2
 8004996:	604b      	str	r3, [r1, #4]
  
  /* Set delay between two sampling phases */
  ADC->CCR &= ~(ADC_CCR_DELAY);
 8004998:	4b0b      	ldr	r3, [pc, #44]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	4a0a      	ldr	r2, [pc, #40]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 800499e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80049a2:	6053      	str	r3, [r2, #4]
  ADC->CCR |= multimode->TwoSamplingDelay;
 80049a4:	4b08      	ldr	r3, [pc, #32]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 80049a6:	685a      	ldr	r2, [r3, #4]
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	4906      	ldr	r1, [pc, #24]	@ (80049c8 <HAL_ADCEx_MultiModeConfigChannel+0x84>)
 80049ae:	4313      	orrs	r3, r2
 80049b0:	604b      	str	r3, [r1, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80049ba:	2300      	movs	r3, #0
}
 80049bc:	4618      	mov	r0, r3
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr
 80049c8:	40012300 	.word	0x40012300

080049cc <ADC_MultiModeDMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_MultiModeDMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049de:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d13c      	bne.n	8004a60 <ADC_MultiModeDMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ea:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d12b      	bne.n	8004a58 <ADC_MultiModeDMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d127      	bne.n	8004a58 <ADC_MultiModeDMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a0e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d006      	beq.n	8004a24 <ADC_MultiModeDMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d119      	bne.n	8004a58 <ADC_MultiModeDMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 0220 	bic.w	r2, r2, #32
 8004a32:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d105      	bne.n	8004a58 <ADC_MultiModeDMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a50:	f043 0201 	orr.w	r2, r3, #1
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8004a58:	68f8      	ldr	r0, [r7, #12]
 8004a5a:	f7fe fd23 	bl	80034a4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004a5e:	e004      	b.n	8004a6a <ADC_MultiModeDMAConvCplt+0x9e>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	4798      	blx	r3
}
 8004a6a:	bf00      	nop
 8004a6c:	3710      	adds	r7, #16
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <ADC_MultiModeDMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_MultiModeDMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b084      	sub	sp, #16
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
    ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a7e:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
    HAL_ADC_ConvHalfCpltCallback(hadc); 
 8004a80:	68f8      	ldr	r0, [r7, #12]
 8004a82:	f7ff fc1d 	bl	80042c0 <HAL_ADC_ConvHalfCpltCallback>
}
 8004a86:	bf00      	nop
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <ADC_MultiModeDMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma)   
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b084      	sub	sp, #16
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
    ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a9a:	60fb      	str	r3, [r7, #12]
    hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2240      	movs	r2, #64	@ 0x40
 8004aa0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Set ADC error code to DMA error */
    hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa6:	f043 0204 	orr.w	r2, r3, #4
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	645a      	str	r2, [r3, #68]	@ 0x44
    HAL_ADC_ErrorCallback(hadc); 
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f7ff fc1a 	bl	80042e8 <HAL_ADC_ErrorCallback>
}
 8004ab4:	bf00      	nop
 8004ab6:	3710      	adds	r7, #16
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e0ed      	b.n	8004caa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d102      	bne.n	8004ae0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f7fe fef6 	bl	80038cc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 0201 	orr.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004af0:	f7ff fb74 	bl	80041dc <HAL_GetTick>
 8004af4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004af6:	e012      	b.n	8004b1e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004af8:	f7ff fb70 	bl	80041dc <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b0a      	cmp	r3, #10
 8004b04:	d90b      	bls.n	8004b1e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b0a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2205      	movs	r2, #5
 8004b16:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e0c5      	b.n	8004caa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d0e5      	beq.n	8004af8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f022 0202 	bic.w	r2, r2, #2
 8004b3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b3c:	f7ff fb4e 	bl	80041dc <HAL_GetTick>
 8004b40:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004b42:	e012      	b.n	8004b6a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004b44:	f7ff fb4a 	bl	80041dc <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b0a      	cmp	r3, #10
 8004b50:	d90b      	bls.n	8004b6a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b56:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2205      	movs	r2, #5
 8004b62:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e09f      	b.n	8004caa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f003 0302 	and.w	r3, r3, #2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d1e5      	bne.n	8004b44 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	7e1b      	ldrb	r3, [r3, #24]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d108      	bne.n	8004b92 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	e007      	b.n	8004ba2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ba0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	7e5b      	ldrb	r3, [r3, #25]
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d108      	bne.n	8004bbc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bb8:	601a      	str	r2, [r3, #0]
 8004bba:	e007      	b.n	8004bcc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	7e9b      	ldrb	r3, [r3, #26]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d108      	bne.n	8004be6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f042 0220 	orr.w	r2, r2, #32
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	e007      	b.n	8004bf6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 0220 	bic.w	r2, r2, #32
 8004bf4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	7edb      	ldrb	r3, [r3, #27]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d108      	bne.n	8004c10 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f022 0210 	bic.w	r2, r2, #16
 8004c0c:	601a      	str	r2, [r3, #0]
 8004c0e:	e007      	b.n	8004c20 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 0210 	orr.w	r2, r2, #16
 8004c1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	7f1b      	ldrb	r3, [r3, #28]
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d108      	bne.n	8004c3a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0208 	orr.w	r2, r2, #8
 8004c36:	601a      	str	r2, [r3, #0]
 8004c38:	e007      	b.n	8004c4a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f022 0208 	bic.w	r2, r2, #8
 8004c48:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	7f5b      	ldrb	r3, [r3, #29]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d108      	bne.n	8004c64 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f042 0204 	orr.w	r2, r2, #4
 8004c60:	601a      	str	r2, [r3, #0]
 8004c62:	e007      	b.n	8004c74 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f022 0204 	bic.w	r2, r2, #4
 8004c72:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	431a      	orrs	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	431a      	orrs	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	ea42 0103 	orr.w	r1, r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	1e5a      	subs	r2, r3, #1
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	430a      	orrs	r2, r1
 8004c98:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3710      	adds	r7, #16
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <__NVIC_SetPriorityGrouping>:
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f003 0307 	and.w	r3, r3, #7
 8004cc2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf4 <__NVIC_SetPriorityGrouping+0x40>)
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004cdc:	4b06      	ldr	r3, [pc, #24]	@ (8004cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ce2:	4a04      	ldr	r2, [pc, #16]	@ (8004cf4 <__NVIC_SetPriorityGrouping+0x40>)
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	60d3      	str	r3, [r2, #12]
}
 8004ce8:	bf00      	nop
 8004cea:	3714      	adds	r7, #20
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr
 8004cf4:	e000ed00 	.word	0xe000ed00
 8004cf8:	05fa0000 	.word	0x05fa0000

08004cfc <__NVIC_GetPriorityGrouping>:
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d00:	4b04      	ldr	r3, [pc, #16]	@ (8004d14 <__NVIC_GetPriorityGrouping+0x18>)
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	0a1b      	lsrs	r3, r3, #8
 8004d06:	f003 0307 	and.w	r3, r3, #7
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr
 8004d14:	e000ed00 	.word	0xe000ed00

08004d18 <__NVIC_EnableIRQ>:
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	4603      	mov	r3, r0
 8004d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	db0b      	blt.n	8004d42 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d2a:	79fb      	ldrb	r3, [r7, #7]
 8004d2c:	f003 021f 	and.w	r2, r3, #31
 8004d30:	4907      	ldr	r1, [pc, #28]	@ (8004d50 <__NVIC_EnableIRQ+0x38>)
 8004d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d36:	095b      	lsrs	r3, r3, #5
 8004d38:	2001      	movs	r0, #1
 8004d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8004d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004d42:	bf00      	nop
 8004d44:	370c      	adds	r7, #12
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	e000e100 	.word	0xe000e100

08004d54 <__NVIC_SetPriority>:
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	6039      	str	r1, [r7, #0]
 8004d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	db0a      	blt.n	8004d7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	490c      	ldr	r1, [pc, #48]	@ (8004da0 <__NVIC_SetPriority+0x4c>)
 8004d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d72:	0112      	lsls	r2, r2, #4
 8004d74:	b2d2      	uxtb	r2, r2
 8004d76:	440b      	add	r3, r1
 8004d78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004d7c:	e00a      	b.n	8004d94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	b2da      	uxtb	r2, r3
 8004d82:	4908      	ldr	r1, [pc, #32]	@ (8004da4 <__NVIC_SetPriority+0x50>)
 8004d84:	79fb      	ldrb	r3, [r7, #7]
 8004d86:	f003 030f 	and.w	r3, r3, #15
 8004d8a:	3b04      	subs	r3, #4
 8004d8c:	0112      	lsls	r2, r2, #4
 8004d8e:	b2d2      	uxtb	r2, r2
 8004d90:	440b      	add	r3, r1
 8004d92:	761a      	strb	r2, [r3, #24]
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr
 8004da0:	e000e100 	.word	0xe000e100
 8004da4:	e000ed00 	.word	0xe000ed00

08004da8 <NVIC_EncodePriority>:
{
 8004da8:	b480      	push	{r7}
 8004daa:	b089      	sub	sp, #36	@ 0x24
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	f1c3 0307 	rsb	r3, r3, #7
 8004dc2:	2b04      	cmp	r3, #4
 8004dc4:	bf28      	it	cs
 8004dc6:	2304      	movcs	r3, #4
 8004dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	3304      	adds	r3, #4
 8004dce:	2b06      	cmp	r3, #6
 8004dd0:	d902      	bls.n	8004dd8 <NVIC_EncodePriority+0x30>
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	3b03      	subs	r3, #3
 8004dd6:	e000      	b.n	8004dda <NVIC_EncodePriority+0x32>
 8004dd8:	2300      	movs	r3, #0
 8004dda:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	fa02 f303 	lsl.w	r3, r2, r3
 8004de6:	43da      	mvns	r2, r3
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	401a      	ands	r2, r3
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004df0:	f04f 31ff 	mov.w	r1, #4294967295
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dfa:	43d9      	mvns	r1, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e00:	4313      	orrs	r3, r2
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3724      	adds	r7, #36	@ 0x24
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
	...

08004e10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e20:	d301      	bcc.n	8004e26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e22:	2301      	movs	r3, #1
 8004e24:	e00f      	b.n	8004e46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e26:	4a0a      	ldr	r2, [pc, #40]	@ (8004e50 <SysTick_Config+0x40>)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e2e:	210f      	movs	r1, #15
 8004e30:	f04f 30ff 	mov.w	r0, #4294967295
 8004e34:	f7ff ff8e 	bl	8004d54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e38:	4b05      	ldr	r3, [pc, #20]	@ (8004e50 <SysTick_Config+0x40>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e3e:	4b04      	ldr	r3, [pc, #16]	@ (8004e50 <SysTick_Config+0x40>)
 8004e40:	2207      	movs	r2, #7
 8004e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	e000e010 	.word	0xe000e010

08004e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f7ff ff29 	bl	8004cb4 <__NVIC_SetPriorityGrouping>
}
 8004e62:	bf00      	nop
 8004e64:	3708      	adds	r7, #8
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b086      	sub	sp, #24
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	4603      	mov	r3, r0
 8004e72:	60b9      	str	r1, [r7, #8]
 8004e74:	607a      	str	r2, [r7, #4]
 8004e76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e7c:	f7ff ff3e 	bl	8004cfc <__NVIC_GetPriorityGrouping>
 8004e80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	68b9      	ldr	r1, [r7, #8]
 8004e86:	6978      	ldr	r0, [r7, #20]
 8004e88:	f7ff ff8e 	bl	8004da8 <NVIC_EncodePriority>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e92:	4611      	mov	r1, r2
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7ff ff5d 	bl	8004d54 <__NVIC_SetPriority>
}
 8004e9a:	bf00      	nop
 8004e9c:	3718      	adds	r7, #24
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}

08004ea2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ea2:	b580      	push	{r7, lr}
 8004ea4:	b082      	sub	sp, #8
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7ff ff31 	bl	8004d18 <__NVIC_EnableIRQ>
}
 8004eb6:	bf00      	nop
 8004eb8:	3708      	adds	r7, #8
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	b082      	sub	sp, #8
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f7ff ffa2 	bl	8004e10 <SysTick_Config>
 8004ecc:	4603      	mov	r3, r0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3708      	adds	r7, #8
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b082      	sub	sp, #8
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d101      	bne.n	8004ee8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e014      	b.n	8004f12 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	791b      	ldrb	r3, [r3, #4]
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d105      	bne.n	8004efe <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f7fe fd2b 	bl	8003954 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2202      	movs	r2, #2
 8004f02:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b083      	sub	sp, #12
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
 8004f22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	795b      	ldrb	r3, [r3, #5]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d101      	bne.n	8004f30 <HAL_DAC_Start+0x16>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	e040      	b.n	8004fb2 <HAL_DAC_Start+0x98>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2202      	movs	r2, #2
 8004f3a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6819      	ldr	r1, [r3, #0]
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	f003 0310 	and.w	r3, r3, #16
 8004f48:	2201      	movs	r2, #1
 8004f4a:	409a      	lsls	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	430a      	orrs	r2, r1
 8004f52:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10f      	bne.n	8004f7a <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8004f64:	2b3c      	cmp	r3, #60	@ 0x3c
 8004f66:	d11d      	bne.n	8004fa4 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	685a      	ldr	r2, [r3, #4]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	605a      	str	r2, [r3, #4]
 8004f78:	e014      	b.n	8004fa4 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	f003 0310 	and.w	r3, r3, #16
 8004f8a:	213c      	movs	r1, #60	@ 0x3c
 8004f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d107      	bne.n	8004fa4 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	685a      	ldr	r2, [r3, #4]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f042 0202 	orr.w	r2, r2, #2
 8004fa2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b087      	sub	sp, #28
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	60f8      	str	r0, [r7, #12]
 8004fc6:	60b9      	str	r1, [r7, #8]
 8004fc8:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	795b      	ldrb	r3, [r3, #5]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d101      	bne.n	8004fd6 <HAL_DAC_ConfigChannel+0x18>
 8004fd2:	2302      	movs	r3, #2
 8004fd4:	e03c      	b.n	8005050 <HAL_DAC_ConfigChannel+0x92>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f003 0310 	and.w	r3, r3, #16
 8004ff0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff8:	43db      	mvns	r3, r3
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	4313      	orrs	r3, r2
 800500a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f003 0310 	and.w	r3, r3, #16
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	fa02 f303 	lsl.w	r3, r2, r3
 8005018:	697a      	ldr	r2, [r7, #20]
 800501a:	4313      	orrs	r3, r2
 800501c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	6819      	ldr	r1, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f003 0310 	and.w	r3, r3, #16
 8005032:	22c0      	movs	r2, #192	@ 0xc0
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	43da      	mvns	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	400a      	ands	r2, r1
 8005040:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2201      	movs	r2, #1
 8005046:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800504e:	2300      	movs	r3, #0
}
 8005050:	4618      	mov	r0, r3
 8005052:	371c      	adds	r7, #28
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005064:	2300      	movs	r3, #0
 8005066:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005068:	f7ff f8b8 	bl	80041dc <HAL_GetTick>
 800506c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d101      	bne.n	8005078 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e099      	b.n	80051ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2202      	movs	r2, #2
 800507c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f022 0201 	bic.w	r2, r2, #1
 8005096:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005098:	e00f      	b.n	80050ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800509a:	f7ff f89f 	bl	80041dc <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	2b05      	cmp	r3, #5
 80050a6:	d908      	bls.n	80050ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2220      	movs	r2, #32
 80050ac:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2203      	movs	r2, #3
 80050b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e078      	b.n	80051ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1e8      	bne.n	800509a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	4b38      	ldr	r3, [pc, #224]	@ (80051b4 <HAL_DMA_Init+0x158>)
 80050d4:	4013      	ands	r3, r2
 80050d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685a      	ldr	r2, [r3, #4]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	4313      	orrs	r3, r2
 800510a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005110:	2b04      	cmp	r3, #4
 8005112:	d107      	bne.n	8005124 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800511c:	4313      	orrs	r3, r2
 800511e:	697a      	ldr	r2, [r7, #20]
 8005120:	4313      	orrs	r3, r2
 8005122:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	697a      	ldr	r2, [r7, #20]
 800512a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	f023 0307 	bic.w	r3, r3, #7
 800513a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005140:	697a      	ldr	r2, [r7, #20]
 8005142:	4313      	orrs	r3, r2
 8005144:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514a:	2b04      	cmp	r3, #4
 800514c:	d117      	bne.n	800517e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	4313      	orrs	r3, r2
 8005156:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00e      	beq.n	800517e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 fb09 	bl	8005778 <DMA_CheckFifoParam>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d008      	beq.n	800517e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2240      	movs	r2, #64	@ 0x40
 8005170:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2201      	movs	r2, #1
 8005176:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800517a:	2301      	movs	r3, #1
 800517c:	e016      	b.n	80051ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	697a      	ldr	r2, [r7, #20]
 8005184:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 fac0 	bl	800570c <DMA_CalcBaseAndBitshift>
 800518c:	4603      	mov	r3, r0
 800518e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005194:	223f      	movs	r2, #63	@ 0x3f
 8005196:	409a      	lsls	r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	f010803f 	.word	0xf010803f

080051b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
 80051c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051c6:	2300      	movs	r3, #0
 80051c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d101      	bne.n	80051de <HAL_DMA_Start_IT+0x26>
 80051da:	2302      	movs	r3, #2
 80051dc:	e048      	b.n	8005270 <HAL_DMA_Start_IT+0xb8>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d137      	bne.n	8005262 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2202      	movs	r2, #2
 80051f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	68b9      	ldr	r1, [r7, #8]
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f000 fa52 	bl	80056b0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005210:	223f      	movs	r2, #63	@ 0x3f
 8005212:	409a      	lsls	r2, r3
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f042 0216 	orr.w	r2, r2, #22
 8005226:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	695a      	ldr	r2, [r3, #20]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005236:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800523c:	2b00      	cmp	r3, #0
 800523e:	d007      	beq.n	8005250 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f042 0208 	orr.w	r2, r2, #8
 800524e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f042 0201 	orr.w	r2, r2, #1
 800525e:	601a      	str	r2, [r3, #0]
 8005260:	e005      	b.n	800526e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800526a:	2302      	movs	r3, #2
 800526c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800526e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005270:	4618      	mov	r0, r3
 8005272:	3718      	adds	r7, #24
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005284:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005286:	f7fe ffa9 	bl	80041dc <HAL_GetTick>
 800528a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005292:	b2db      	uxtb	r3, r3
 8005294:	2b02      	cmp	r3, #2
 8005296:	d008      	beq.n	80052aa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2280      	movs	r2, #128	@ 0x80
 800529c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e052      	b.n	8005350 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f022 0216 	bic.w	r2, r2, #22
 80052b8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	695a      	ldr	r2, [r3, #20]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80052c8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d103      	bne.n	80052da <HAL_DMA_Abort+0x62>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d007      	beq.n	80052ea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f022 0208 	bic.w	r2, r2, #8
 80052e8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 0201 	bic.w	r2, r2, #1
 80052f8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052fa:	e013      	b.n	8005324 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80052fc:	f7fe ff6e 	bl	80041dc <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b05      	cmp	r3, #5
 8005308:	d90c      	bls.n	8005324 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2220      	movs	r2, #32
 800530e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2203      	movs	r2, #3
 8005314:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e015      	b.n	8005350 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1e4      	bne.n	80052fc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005336:	223f      	movs	r2, #63	@ 0x3f
 8005338:	409a      	lsls	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3710      	adds	r7, #16
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005366:	b2db      	uxtb	r3, r3
 8005368:	2b02      	cmp	r3, #2
 800536a:	d004      	beq.n	8005376 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2280      	movs	r2, #128	@ 0x80
 8005370:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e00c      	b.n	8005390 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2205      	movs	r2, #5
 800537a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 0201 	bic.w	r2, r2, #1
 800538c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80053a4:	2300      	movs	r3, #0
 80053a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80053a8:	4b8e      	ldr	r3, [pc, #568]	@ (80055e4 <HAL_DMA_IRQHandler+0x248>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a8e      	ldr	r2, [pc, #568]	@ (80055e8 <HAL_DMA_IRQHandler+0x24c>)
 80053ae:	fba2 2303 	umull	r2, r3, r2, r3
 80053b2:	0a9b      	lsrs	r3, r3, #10
 80053b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053c6:	2208      	movs	r2, #8
 80053c8:	409a      	lsls	r2, r3
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	4013      	ands	r3, r2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d01a      	beq.n	8005408 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0304 	and.w	r3, r3, #4
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d013      	beq.n	8005408 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f022 0204 	bic.w	r2, r2, #4
 80053ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053f4:	2208      	movs	r2, #8
 80053f6:	409a      	lsls	r2, r3
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005400:	f043 0201 	orr.w	r2, r3, #1
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800540c:	2201      	movs	r2, #1
 800540e:	409a      	lsls	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	4013      	ands	r3, r2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d012      	beq.n	800543e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00b      	beq.n	800543e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800542a:	2201      	movs	r2, #1
 800542c:	409a      	lsls	r2, r3
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005436:	f043 0202 	orr.w	r2, r3, #2
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005442:	2204      	movs	r2, #4
 8005444:	409a      	lsls	r2, r3
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	4013      	ands	r3, r2
 800544a:	2b00      	cmp	r3, #0
 800544c:	d012      	beq.n	8005474 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00b      	beq.n	8005474 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005460:	2204      	movs	r2, #4
 8005462:	409a      	lsls	r2, r3
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800546c:	f043 0204 	orr.w	r2, r3, #4
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005478:	2210      	movs	r2, #16
 800547a:	409a      	lsls	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	4013      	ands	r3, r2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d043      	beq.n	800550c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0308 	and.w	r3, r3, #8
 800548e:	2b00      	cmp	r3, #0
 8005490:	d03c      	beq.n	800550c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005496:	2210      	movs	r2, #16
 8005498:	409a      	lsls	r2, r3
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d018      	beq.n	80054de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d108      	bne.n	80054cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d024      	beq.n	800550c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	4798      	blx	r3
 80054ca:	e01f      	b.n	800550c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d01b      	beq.n	800550c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	4798      	blx	r3
 80054dc:	e016      	b.n	800550c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d107      	bne.n	80054fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f022 0208 	bic.w	r2, r2, #8
 80054fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005500:	2b00      	cmp	r3, #0
 8005502:	d003      	beq.n	800550c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005510:	2220      	movs	r2, #32
 8005512:	409a      	lsls	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	4013      	ands	r3, r2
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 808f 	beq.w	800563c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0310 	and.w	r3, r3, #16
 8005528:	2b00      	cmp	r3, #0
 800552a:	f000 8087 	beq.w	800563c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005532:	2220      	movs	r2, #32
 8005534:	409a      	lsls	r2, r3
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005540:	b2db      	uxtb	r3, r3
 8005542:	2b05      	cmp	r3, #5
 8005544:	d136      	bne.n	80055b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 0216 	bic.w	r2, r2, #22
 8005554:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	695a      	ldr	r2, [r3, #20]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005564:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556a:	2b00      	cmp	r3, #0
 800556c:	d103      	bne.n	8005576 <HAL_DMA_IRQHandler+0x1da>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005572:	2b00      	cmp	r3, #0
 8005574:	d007      	beq.n	8005586 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0208 	bic.w	r2, r2, #8
 8005584:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800558a:	223f      	movs	r2, #63	@ 0x3f
 800558c:	409a      	lsls	r2, r3
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d07e      	beq.n	80056a8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	4798      	blx	r3
        }
        return;
 80055b2:	e079      	b.n	80056a8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d01d      	beq.n	80055fe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10d      	bne.n	80055ec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d031      	beq.n	800563c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	4798      	blx	r3
 80055e0:	e02c      	b.n	800563c <HAL_DMA_IRQHandler+0x2a0>
 80055e2:	bf00      	nop
 80055e4:	20000004 	.word	0x20000004
 80055e8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d023      	beq.n	800563c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	4798      	blx	r3
 80055fc:	e01e      	b.n	800563c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005608:	2b00      	cmp	r3, #0
 800560a:	d10f      	bne.n	800562c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f022 0210 	bic.w	r2, r2, #16
 800561a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005630:	2b00      	cmp	r3, #0
 8005632:	d003      	beq.n	800563c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005640:	2b00      	cmp	r3, #0
 8005642:	d032      	beq.n	80056aa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b00      	cmp	r3, #0
 800564e:	d022      	beq.n	8005696 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2205      	movs	r2, #5
 8005654:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 0201 	bic.w	r2, r2, #1
 8005666:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	3301      	adds	r3, #1
 800566c:	60bb      	str	r3, [r7, #8]
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	429a      	cmp	r2, r3
 8005672:	d307      	bcc.n	8005684 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1f2      	bne.n	8005668 <HAL_DMA_IRQHandler+0x2cc>
 8005682:	e000      	b.n	8005686 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005684:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2201      	movs	r2, #1
 800568a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800569a:	2b00      	cmp	r3, #0
 800569c:	d005      	beq.n	80056aa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	4798      	blx	r3
 80056a6:	e000      	b.n	80056aa <HAL_DMA_IRQHandler+0x30e>
        return;
 80056a8:	bf00      	nop
    }
  }
}
 80056aa:	3718      	adds	r7, #24
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
 80056bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80056cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	2b40      	cmp	r3, #64	@ 0x40
 80056dc:	d108      	bne.n	80056f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80056ee:	e007      	b.n	8005700 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68ba      	ldr	r2, [r7, #8]
 80056f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	60da      	str	r2, [r3, #12]
}
 8005700:	bf00      	nop
 8005702:	3714      	adds	r7, #20
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800570c:	b480      	push	{r7}
 800570e:	b085      	sub	sp, #20
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	b2db      	uxtb	r3, r3
 800571a:	3b10      	subs	r3, #16
 800571c:	4a13      	ldr	r2, [pc, #76]	@ (800576c <DMA_CalcBaseAndBitshift+0x60>)
 800571e:	fba2 2303 	umull	r2, r3, r2, r3
 8005722:	091b      	lsrs	r3, r3, #4
 8005724:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005726:	4a12      	ldr	r2, [pc, #72]	@ (8005770 <DMA_CalcBaseAndBitshift+0x64>)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	4413      	add	r3, r2
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	461a      	mov	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2b03      	cmp	r3, #3
 8005738:	d908      	bls.n	800574c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	461a      	mov	r2, r3
 8005740:	4b0c      	ldr	r3, [pc, #48]	@ (8005774 <DMA_CalcBaseAndBitshift+0x68>)
 8005742:	4013      	ands	r3, r2
 8005744:	1d1a      	adds	r2, r3, #4
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	659a      	str	r2, [r3, #88]	@ 0x58
 800574a:	e006      	b.n	800575a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	461a      	mov	r2, r3
 8005752:	4b08      	ldr	r3, [pc, #32]	@ (8005774 <DMA_CalcBaseAndBitshift+0x68>)
 8005754:	4013      	ands	r3, r2
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800575e:	4618      	mov	r0, r3
 8005760:	3714      	adds	r7, #20
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr
 800576a:	bf00      	nop
 800576c:	aaaaaaab 	.word	0xaaaaaaab
 8005770:	0800de78 	.word	0x0800de78
 8005774:	fffffc00 	.word	0xfffffc00

08005778 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005780:	2300      	movs	r3, #0
 8005782:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005788:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d11f      	bne.n	80057d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	2b03      	cmp	r3, #3
 8005796:	d856      	bhi.n	8005846 <DMA_CheckFifoParam+0xce>
 8005798:	a201      	add	r2, pc, #4	@ (adr r2, 80057a0 <DMA_CheckFifoParam+0x28>)
 800579a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800579e:	bf00      	nop
 80057a0:	080057b1 	.word	0x080057b1
 80057a4:	080057c3 	.word	0x080057c3
 80057a8:	080057b1 	.word	0x080057b1
 80057ac:	08005847 	.word	0x08005847
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d046      	beq.n	800584a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057c0:	e043      	b.n	800584a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80057ca:	d140      	bne.n	800584e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057d0:	e03d      	b.n	800584e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057da:	d121      	bne.n	8005820 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	2b03      	cmp	r3, #3
 80057e0:	d837      	bhi.n	8005852 <DMA_CheckFifoParam+0xda>
 80057e2:	a201      	add	r2, pc, #4	@ (adr r2, 80057e8 <DMA_CheckFifoParam+0x70>)
 80057e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e8:	080057f9 	.word	0x080057f9
 80057ec:	080057ff 	.word	0x080057ff
 80057f0:	080057f9 	.word	0x080057f9
 80057f4:	08005811 	.word	0x08005811
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	73fb      	strb	r3, [r7, #15]
      break;
 80057fc:	e030      	b.n	8005860 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005802:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d025      	beq.n	8005856 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800580e:	e022      	b.n	8005856 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005814:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005818:	d11f      	bne.n	800585a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800581e:	e01c      	b.n	800585a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b02      	cmp	r3, #2
 8005824:	d903      	bls.n	800582e <DMA_CheckFifoParam+0xb6>
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	2b03      	cmp	r3, #3
 800582a:	d003      	beq.n	8005834 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800582c:	e018      	b.n	8005860 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	73fb      	strb	r3, [r7, #15]
      break;
 8005832:	e015      	b.n	8005860 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005838:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d00e      	beq.n	800585e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	73fb      	strb	r3, [r7, #15]
      break;
 8005844:	e00b      	b.n	800585e <DMA_CheckFifoParam+0xe6>
      break;
 8005846:	bf00      	nop
 8005848:	e00a      	b.n	8005860 <DMA_CheckFifoParam+0xe8>
      break;
 800584a:	bf00      	nop
 800584c:	e008      	b.n	8005860 <DMA_CheckFifoParam+0xe8>
      break;
 800584e:	bf00      	nop
 8005850:	e006      	b.n	8005860 <DMA_CheckFifoParam+0xe8>
      break;
 8005852:	bf00      	nop
 8005854:	e004      	b.n	8005860 <DMA_CheckFifoParam+0xe8>
      break;
 8005856:	bf00      	nop
 8005858:	e002      	b.n	8005860 <DMA_CheckFifoParam+0xe8>
      break;   
 800585a:	bf00      	nop
 800585c:	e000      	b.n	8005860 <DMA_CheckFifoParam+0xe8>
      break;
 800585e:	bf00      	nop
    }
  } 
  
  return status; 
 8005860:	7bfb      	ldrb	r3, [r7, #15]
}
 8005862:	4618      	mov	r0, r3
 8005864:	3714      	adds	r7, #20
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop

08005870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005870:	b480      	push	{r7}
 8005872:	b089      	sub	sp, #36	@ 0x24
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800587a:	2300      	movs	r3, #0
 800587c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800587e:	2300      	movs	r3, #0
 8005880:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005882:	2300      	movs	r3, #0
 8005884:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005886:	2300      	movs	r3, #0
 8005888:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800588a:	2300      	movs	r3, #0
 800588c:	61fb      	str	r3, [r7, #28]
 800588e:	e175      	b.n	8005b7c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005890:	2201      	movs	r2, #1
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	fa02 f303 	lsl.w	r3, r2, r3
 8005898:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	697a      	ldr	r2, [r7, #20]
 80058a0:	4013      	ands	r3, r2
 80058a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	f040 8164 	bne.w	8005b76 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f003 0303 	and.w	r3, r3, #3
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d005      	beq.n	80058c6 <HAL_GPIO_Init+0x56>
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	f003 0303 	and.w	r3, r3, #3
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d130      	bne.n	8005928 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	005b      	lsls	r3, r3, #1
 80058d0:	2203      	movs	r2, #3
 80058d2:	fa02 f303 	lsl.w	r3, r2, r3
 80058d6:	43db      	mvns	r3, r3
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	4013      	ands	r3, r2
 80058dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	68da      	ldr	r2, [r3, #12]
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	005b      	lsls	r3, r3, #1
 80058e6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ea:	69ba      	ldr	r2, [r7, #24]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	69ba      	ldr	r2, [r7, #24]
 80058f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058fc:	2201      	movs	r2, #1
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	fa02 f303 	lsl.w	r3, r2, r3
 8005904:	43db      	mvns	r3, r3
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	4013      	ands	r3, r2
 800590a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	091b      	lsrs	r3, r3, #4
 8005912:	f003 0201 	and.w	r2, r3, #1
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	fa02 f303 	lsl.w	r3, r2, r3
 800591c:	69ba      	ldr	r2, [r7, #24]
 800591e:	4313      	orrs	r3, r2
 8005920:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	69ba      	ldr	r2, [r7, #24]
 8005926:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f003 0303 	and.w	r3, r3, #3
 8005930:	2b03      	cmp	r3, #3
 8005932:	d017      	beq.n	8005964 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	005b      	lsls	r3, r3, #1
 800593e:	2203      	movs	r2, #3
 8005940:	fa02 f303 	lsl.w	r3, r2, r3
 8005944:	43db      	mvns	r3, r3
 8005946:	69ba      	ldr	r2, [r7, #24]
 8005948:	4013      	ands	r3, r2
 800594a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	005b      	lsls	r3, r3, #1
 8005954:	fa02 f303 	lsl.w	r3, r2, r3
 8005958:	69ba      	ldr	r2, [r7, #24]
 800595a:	4313      	orrs	r3, r2
 800595c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	69ba      	ldr	r2, [r7, #24]
 8005962:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	f003 0303 	and.w	r3, r3, #3
 800596c:	2b02      	cmp	r3, #2
 800596e:	d123      	bne.n	80059b8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	08da      	lsrs	r2, r3, #3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	3208      	adds	r2, #8
 8005978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800597c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	f003 0307 	and.w	r3, r3, #7
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	220f      	movs	r2, #15
 8005988:	fa02 f303 	lsl.w	r3, r2, r3
 800598c:	43db      	mvns	r3, r3
 800598e:	69ba      	ldr	r2, [r7, #24]
 8005990:	4013      	ands	r3, r2
 8005992:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	691a      	ldr	r2, [r3, #16]
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	f003 0307 	and.w	r3, r3, #7
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	fa02 f303 	lsl.w	r3, r2, r3
 80059a4:	69ba      	ldr	r2, [r7, #24]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	08da      	lsrs	r2, r3, #3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	3208      	adds	r2, #8
 80059b2:	69b9      	ldr	r1, [r7, #24]
 80059b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	005b      	lsls	r3, r3, #1
 80059c2:	2203      	movs	r2, #3
 80059c4:	fa02 f303 	lsl.w	r3, r2, r3
 80059c8:	43db      	mvns	r3, r3
 80059ca:	69ba      	ldr	r2, [r7, #24]
 80059cc:	4013      	ands	r3, r2
 80059ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f003 0203 	and.w	r2, r3, #3
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	005b      	lsls	r3, r3, #1
 80059dc:	fa02 f303 	lsl.w	r3, r2, r3
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	69ba      	ldr	r2, [r7, #24]
 80059ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f000 80be 	beq.w	8005b76 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059fa:	4b66      	ldr	r3, [pc, #408]	@ (8005b94 <HAL_GPIO_Init+0x324>)
 80059fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059fe:	4a65      	ldr	r2, [pc, #404]	@ (8005b94 <HAL_GPIO_Init+0x324>)
 8005a00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a04:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a06:	4b63      	ldr	r3, [pc, #396]	@ (8005b94 <HAL_GPIO_Init+0x324>)
 8005a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005a12:	4a61      	ldr	r2, [pc, #388]	@ (8005b98 <HAL_GPIO_Init+0x328>)
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	089b      	lsrs	r3, r3, #2
 8005a18:	3302      	adds	r3, #2
 8005a1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	f003 0303 	and.w	r3, r3, #3
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	220f      	movs	r2, #15
 8005a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2e:	43db      	mvns	r3, r3
 8005a30:	69ba      	ldr	r2, [r7, #24]
 8005a32:	4013      	ands	r3, r2
 8005a34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a58      	ldr	r2, [pc, #352]	@ (8005b9c <HAL_GPIO_Init+0x32c>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d037      	beq.n	8005aae <HAL_GPIO_Init+0x23e>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a57      	ldr	r2, [pc, #348]	@ (8005ba0 <HAL_GPIO_Init+0x330>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d031      	beq.n	8005aaa <HAL_GPIO_Init+0x23a>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a56      	ldr	r2, [pc, #344]	@ (8005ba4 <HAL_GPIO_Init+0x334>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d02b      	beq.n	8005aa6 <HAL_GPIO_Init+0x236>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a55      	ldr	r2, [pc, #340]	@ (8005ba8 <HAL_GPIO_Init+0x338>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d025      	beq.n	8005aa2 <HAL_GPIO_Init+0x232>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a54      	ldr	r2, [pc, #336]	@ (8005bac <HAL_GPIO_Init+0x33c>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d01f      	beq.n	8005a9e <HAL_GPIO_Init+0x22e>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a53      	ldr	r2, [pc, #332]	@ (8005bb0 <HAL_GPIO_Init+0x340>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d019      	beq.n	8005a9a <HAL_GPIO_Init+0x22a>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a52      	ldr	r2, [pc, #328]	@ (8005bb4 <HAL_GPIO_Init+0x344>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d013      	beq.n	8005a96 <HAL_GPIO_Init+0x226>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a51      	ldr	r2, [pc, #324]	@ (8005bb8 <HAL_GPIO_Init+0x348>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d00d      	beq.n	8005a92 <HAL_GPIO_Init+0x222>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a50      	ldr	r2, [pc, #320]	@ (8005bbc <HAL_GPIO_Init+0x34c>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d007      	beq.n	8005a8e <HAL_GPIO_Init+0x21e>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a4f      	ldr	r2, [pc, #316]	@ (8005bc0 <HAL_GPIO_Init+0x350>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d101      	bne.n	8005a8a <HAL_GPIO_Init+0x21a>
 8005a86:	2309      	movs	r3, #9
 8005a88:	e012      	b.n	8005ab0 <HAL_GPIO_Init+0x240>
 8005a8a:	230a      	movs	r3, #10
 8005a8c:	e010      	b.n	8005ab0 <HAL_GPIO_Init+0x240>
 8005a8e:	2308      	movs	r3, #8
 8005a90:	e00e      	b.n	8005ab0 <HAL_GPIO_Init+0x240>
 8005a92:	2307      	movs	r3, #7
 8005a94:	e00c      	b.n	8005ab0 <HAL_GPIO_Init+0x240>
 8005a96:	2306      	movs	r3, #6
 8005a98:	e00a      	b.n	8005ab0 <HAL_GPIO_Init+0x240>
 8005a9a:	2305      	movs	r3, #5
 8005a9c:	e008      	b.n	8005ab0 <HAL_GPIO_Init+0x240>
 8005a9e:	2304      	movs	r3, #4
 8005aa0:	e006      	b.n	8005ab0 <HAL_GPIO_Init+0x240>
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e004      	b.n	8005ab0 <HAL_GPIO_Init+0x240>
 8005aa6:	2302      	movs	r3, #2
 8005aa8:	e002      	b.n	8005ab0 <HAL_GPIO_Init+0x240>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e000      	b.n	8005ab0 <HAL_GPIO_Init+0x240>
 8005aae:	2300      	movs	r3, #0
 8005ab0:	69fa      	ldr	r2, [r7, #28]
 8005ab2:	f002 0203 	and.w	r2, r2, #3
 8005ab6:	0092      	lsls	r2, r2, #2
 8005ab8:	4093      	lsls	r3, r2
 8005aba:	69ba      	ldr	r2, [r7, #24]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005ac0:	4935      	ldr	r1, [pc, #212]	@ (8005b98 <HAL_GPIO_Init+0x328>)
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	089b      	lsrs	r3, r3, #2
 8005ac6:	3302      	adds	r3, #2
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ace:	4b3d      	ldr	r3, [pc, #244]	@ (8005bc4 <HAL_GPIO_Init+0x354>)
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	43db      	mvns	r3, r3
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	4013      	ands	r3, r2
 8005adc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005af2:	4a34      	ldr	r2, [pc, #208]	@ (8005bc4 <HAL_GPIO_Init+0x354>)
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005af8:	4b32      	ldr	r3, [pc, #200]	@ (8005bc4 <HAL_GPIO_Init+0x354>)
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	43db      	mvns	r3, r3
 8005b02:	69ba      	ldr	r2, [r7, #24]
 8005b04:	4013      	ands	r3, r2
 8005b06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b1c:	4a29      	ldr	r2, [pc, #164]	@ (8005bc4 <HAL_GPIO_Init+0x354>)
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005b22:	4b28      	ldr	r3, [pc, #160]	@ (8005bc4 <HAL_GPIO_Init+0x354>)
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	43db      	mvns	r3, r3
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	4013      	ands	r3, r2
 8005b30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005b3e:	69ba      	ldr	r2, [r7, #24]
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005b46:	4a1f      	ldr	r2, [pc, #124]	@ (8005bc4 <HAL_GPIO_Init+0x354>)
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8005bc4 <HAL_GPIO_Init+0x354>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	43db      	mvns	r3, r3
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d003      	beq.n	8005b70 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b70:	4a14      	ldr	r2, [pc, #80]	@ (8005bc4 <HAL_GPIO_Init+0x354>)
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	3301      	adds	r3, #1
 8005b7a:	61fb      	str	r3, [r7, #28]
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	2b0f      	cmp	r3, #15
 8005b80:	f67f ae86 	bls.w	8005890 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005b84:	bf00      	nop
 8005b86:	bf00      	nop
 8005b88:	3724      	adds	r7, #36	@ 0x24
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	40023800 	.word	0x40023800
 8005b98:	40013800 	.word	0x40013800
 8005b9c:	40020000 	.word	0x40020000
 8005ba0:	40020400 	.word	0x40020400
 8005ba4:	40020800 	.word	0x40020800
 8005ba8:	40020c00 	.word	0x40020c00
 8005bac:	40021000 	.word	0x40021000
 8005bb0:	40021400 	.word	0x40021400
 8005bb4:	40021800 	.word	0x40021800
 8005bb8:	40021c00 	.word	0x40021c00
 8005bbc:	40022000 	.word	0x40022000
 8005bc0:	40022400 	.word	0x40022400
 8005bc4:	40013c00 	.word	0x40013c00

08005bc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	691a      	ldr	r2, [r3, #16]
 8005bd8:	887b      	ldrh	r3, [r7, #2]
 8005bda:	4013      	ands	r3, r2
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d002      	beq.n	8005be6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005be0:	2301      	movs	r3, #1
 8005be2:	73fb      	strb	r3, [r7, #15]
 8005be4:	e001      	b.n	8005bea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005be6:	2300      	movs	r3, #0
 8005be8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3714      	adds	r7, #20
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr

08005bf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	460b      	mov	r3, r1
 8005c02:	807b      	strh	r3, [r7, #2]
 8005c04:	4613      	mov	r3, r2
 8005c06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c08:	787b      	ldrb	r3, [r7, #1]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c0e:	887a      	ldrh	r2, [r7, #2]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005c14:	e003      	b.n	8005c1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005c16:	887b      	ldrh	r3, [r7, #2]
 8005c18:	041a      	lsls	r2, r3, #16
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	619a      	str	r2, [r3, #24]
}
 8005c1e:	bf00      	nop
 8005c20:	370c      	adds	r7, #12
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
	...

08005c2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b082      	sub	sp, #8
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d101      	bne.n	8005c3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e07f      	b.n	8005d3e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d106      	bne.n	8005c58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f7fd febe 	bl	80039d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2224      	movs	r2, #36	@ 0x24
 8005c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f022 0201 	bic.w	r2, r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685a      	ldr	r2, [r3, #4]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c7c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c8c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d107      	bne.n	8005ca6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	689a      	ldr	r2, [r3, #8]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ca2:	609a      	str	r2, [r3, #8]
 8005ca4:	e006      	b.n	8005cb4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	689a      	ldr	r2, [r3, #8]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005cb2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	d104      	bne.n	8005cc6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005cc4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	6859      	ldr	r1, [r3, #4]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8005d48 <HAL_I2C_Init+0x11c>)
 8005cd2:	430b      	orrs	r3, r1
 8005cd4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68da      	ldr	r2, [r3, #12]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ce4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	691a      	ldr	r2, [r3, #16]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	430a      	orrs	r2, r1
 8005cfe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	69d9      	ldr	r1, [r3, #28]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a1a      	ldr	r2, [r3, #32]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f042 0201 	orr.w	r2, r2, #1
 8005d1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2220      	movs	r2, #32
 8005d2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	02008000 	.word	0x02008000

08005d4c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	2b20      	cmp	r3, #32
 8005d60:	d138      	bne.n	8005dd4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d101      	bne.n	8005d70 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	e032      	b.n	8005dd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2224      	movs	r2, #36	@ 0x24
 8005d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f022 0201 	bic.w	r2, r2, #1
 8005d8e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005d9e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6819      	ldr	r1, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	683a      	ldr	r2, [r7, #0]
 8005dac:	430a      	orrs	r2, r1
 8005dae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f042 0201 	orr.w	r2, r2, #1
 8005dbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	e000      	b.n	8005dd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005dd4:	2302      	movs	r3, #2
  }
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	370c      	adds	r7, #12
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr

08005de2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005de2:	b480      	push	{r7}
 8005de4:	b085      	sub	sp, #20
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
 8005dea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	2b20      	cmp	r3, #32
 8005df6:	d139      	bne.n	8005e6c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d101      	bne.n	8005e06 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005e02:	2302      	movs	r3, #2
 8005e04:	e033      	b.n	8005e6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2224      	movs	r2, #36	@ 0x24
 8005e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 0201 	bic.w	r2, r2, #1
 8005e24:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005e34:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	021b      	lsls	r3, r3, #8
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f042 0201 	orr.w	r2, r2, #1
 8005e56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2220      	movs	r2, #32
 8005e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	e000      	b.n	8005e6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005e6c:	2302      	movs	r3, #2
  }
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
	...

08005e7c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005e82:	2300      	movs	r3, #0
 8005e84:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005e86:	4b23      	ldr	r3, [pc, #140]	@ (8005f14 <HAL_PWREx_EnableOverDrive+0x98>)
 8005e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8a:	4a22      	ldr	r2, [pc, #136]	@ (8005f14 <HAL_PWREx_EnableOverDrive+0x98>)
 8005e8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e90:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e92:	4b20      	ldr	r3, [pc, #128]	@ (8005f14 <HAL_PWREx_EnableOverDrive+0x98>)
 8005e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e9a:	603b      	str	r3, [r7, #0]
 8005e9c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8005f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a1d      	ldr	r2, [pc, #116]	@ (8005f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ea4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ea8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005eaa:	f7fe f997 	bl	80041dc <HAL_GetTick>
 8005eae:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005eb0:	e009      	b.n	8005ec6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005eb2:	f7fe f993 	bl	80041dc <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ec0:	d901      	bls.n	8005ec6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e022      	b.n	8005f0c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005ec6:	4b14      	ldr	r3, [pc, #80]	@ (8005f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ece:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ed2:	d1ee      	bne.n	8005eb2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005ed4:	4b10      	ldr	r3, [pc, #64]	@ (8005f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a0f      	ldr	r2, [pc, #60]	@ (8005f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005eda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ede:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ee0:	f7fe f97c 	bl	80041dc <HAL_GetTick>
 8005ee4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005ee6:	e009      	b.n	8005efc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005ee8:	f7fe f978 	bl	80041dc <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ef6:	d901      	bls.n	8005efc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e007      	b.n	8005f0c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005efc:	4b06      	ldr	r3, [pc, #24]	@ (8005f18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f08:	d1ee      	bne.n	8005ee8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3708      	adds	r7, #8
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	40023800 	.word	0x40023800
 8005f18:	40007000 	.word	0x40007000

08005f1c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005f24:	2300      	movs	r3, #0
 8005f26:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e291      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f000 8087 	beq.w	800604e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f40:	4b96      	ldr	r3, [pc, #600]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f003 030c 	and.w	r3, r3, #12
 8005f48:	2b04      	cmp	r3, #4
 8005f4a:	d00c      	beq.n	8005f66 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f4c:	4b93      	ldr	r3, [pc, #588]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	f003 030c 	and.w	r3, r3, #12
 8005f54:	2b08      	cmp	r3, #8
 8005f56:	d112      	bne.n	8005f7e <HAL_RCC_OscConfig+0x62>
 8005f58:	4b90      	ldr	r3, [pc, #576]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f64:	d10b      	bne.n	8005f7e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f66:	4b8d      	ldr	r3, [pc, #564]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d06c      	beq.n	800604c <HAL_RCC_OscConfig+0x130>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d168      	bne.n	800604c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e26b      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f86:	d106      	bne.n	8005f96 <HAL_RCC_OscConfig+0x7a>
 8005f88:	4b84      	ldr	r3, [pc, #528]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a83      	ldr	r2, [pc, #524]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005f8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f92:	6013      	str	r3, [r2, #0]
 8005f94:	e02e      	b.n	8005ff4 <HAL_RCC_OscConfig+0xd8>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10c      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x9c>
 8005f9e:	4b7f      	ldr	r3, [pc, #508]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a7e      	ldr	r2, [pc, #504]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fa4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fa8:	6013      	str	r3, [r2, #0]
 8005faa:	4b7c      	ldr	r3, [pc, #496]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a7b      	ldr	r2, [pc, #492]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fb0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fb4:	6013      	str	r3, [r2, #0]
 8005fb6:	e01d      	b.n	8005ff4 <HAL_RCC_OscConfig+0xd8>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005fc0:	d10c      	bne.n	8005fdc <HAL_RCC_OscConfig+0xc0>
 8005fc2:	4b76      	ldr	r3, [pc, #472]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a75      	ldr	r2, [pc, #468]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	4b73      	ldr	r3, [pc, #460]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a72      	ldr	r2, [pc, #456]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fd8:	6013      	str	r3, [r2, #0]
 8005fda:	e00b      	b.n	8005ff4 <HAL_RCC_OscConfig+0xd8>
 8005fdc:	4b6f      	ldr	r3, [pc, #444]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a6e      	ldr	r2, [pc, #440]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fe2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fe6:	6013      	str	r3, [r2, #0]
 8005fe8:	4b6c      	ldr	r3, [pc, #432]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a6b      	ldr	r2, [pc, #428]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8005fee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ff2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d013      	beq.n	8006024 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ffc:	f7fe f8ee 	bl	80041dc <HAL_GetTick>
 8006000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006002:	e008      	b.n	8006016 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006004:	f7fe f8ea 	bl	80041dc <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	2b64      	cmp	r3, #100	@ 0x64
 8006010:	d901      	bls.n	8006016 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e21f      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006016:	4b61      	ldr	r3, [pc, #388]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d0f0      	beq.n	8006004 <HAL_RCC_OscConfig+0xe8>
 8006022:	e014      	b.n	800604e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006024:	f7fe f8da 	bl	80041dc <HAL_GetTick>
 8006028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800602a:	e008      	b.n	800603e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800602c:	f7fe f8d6 	bl	80041dc <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	2b64      	cmp	r3, #100	@ 0x64
 8006038:	d901      	bls.n	800603e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e20b      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800603e:	4b57      	ldr	r3, [pc, #348]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1f0      	bne.n	800602c <HAL_RCC_OscConfig+0x110>
 800604a:	e000      	b.n	800604e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800604c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0302 	and.w	r3, r3, #2
 8006056:	2b00      	cmp	r3, #0
 8006058:	d069      	beq.n	800612e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800605a:	4b50      	ldr	r3, [pc, #320]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f003 030c 	and.w	r3, r3, #12
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00b      	beq.n	800607e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006066:	4b4d      	ldr	r3, [pc, #308]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	f003 030c 	and.w	r3, r3, #12
 800606e:	2b08      	cmp	r3, #8
 8006070:	d11c      	bne.n	80060ac <HAL_RCC_OscConfig+0x190>
 8006072:	4b4a      	ldr	r3, [pc, #296]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800607a:	2b00      	cmp	r3, #0
 800607c:	d116      	bne.n	80060ac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800607e:	4b47      	ldr	r3, [pc, #284]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b00      	cmp	r3, #0
 8006088:	d005      	beq.n	8006096 <HAL_RCC_OscConfig+0x17a>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d001      	beq.n	8006096 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e1df      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006096:	4b41      	ldr	r3, [pc, #260]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	00db      	lsls	r3, r3, #3
 80060a4:	493d      	ldr	r1, [pc, #244]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060aa:	e040      	b.n	800612e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d023      	beq.n	80060fc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060b4:	4b39      	ldr	r3, [pc, #228]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a38      	ldr	r2, [pc, #224]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 80060ba:	f043 0301 	orr.w	r3, r3, #1
 80060be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c0:	f7fe f88c 	bl	80041dc <HAL_GetTick>
 80060c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060c6:	e008      	b.n	80060da <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060c8:	f7fe f888 	bl	80041dc <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d901      	bls.n	80060da <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e1bd      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060da:	4b30      	ldr	r3, [pc, #192]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d0f0      	beq.n	80060c8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060e6:	4b2d      	ldr	r3, [pc, #180]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	00db      	lsls	r3, r3, #3
 80060f4:	4929      	ldr	r1, [pc, #164]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	600b      	str	r3, [r1, #0]
 80060fa:	e018      	b.n	800612e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060fc:	4b27      	ldr	r3, [pc, #156]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a26      	ldr	r2, [pc, #152]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006102:	f023 0301 	bic.w	r3, r3, #1
 8006106:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006108:	f7fe f868 	bl	80041dc <HAL_GetTick>
 800610c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800610e:	e008      	b.n	8006122 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006110:	f7fe f864 	bl	80041dc <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	2b02      	cmp	r3, #2
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e199      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006122:	4b1e      	ldr	r3, [pc, #120]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0302 	and.w	r3, r3, #2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d1f0      	bne.n	8006110 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0308 	and.w	r3, r3, #8
 8006136:	2b00      	cmp	r3, #0
 8006138:	d038      	beq.n	80061ac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d019      	beq.n	8006176 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006142:	4b16      	ldr	r3, [pc, #88]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006146:	4a15      	ldr	r2, [pc, #84]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006148:	f043 0301 	orr.w	r3, r3, #1
 800614c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800614e:	f7fe f845 	bl	80041dc <HAL_GetTick>
 8006152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006154:	e008      	b.n	8006168 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006156:	f7fe f841 	bl	80041dc <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	2b02      	cmp	r3, #2
 8006162:	d901      	bls.n	8006168 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006164:	2303      	movs	r3, #3
 8006166:	e176      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006168:	4b0c      	ldr	r3, [pc, #48]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 800616a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800616c:	f003 0302 	and.w	r3, r3, #2
 8006170:	2b00      	cmp	r3, #0
 8006172:	d0f0      	beq.n	8006156 <HAL_RCC_OscConfig+0x23a>
 8006174:	e01a      	b.n	80061ac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006176:	4b09      	ldr	r3, [pc, #36]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 8006178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800617a:	4a08      	ldr	r2, [pc, #32]	@ (800619c <HAL_RCC_OscConfig+0x280>)
 800617c:	f023 0301 	bic.w	r3, r3, #1
 8006180:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006182:	f7fe f82b 	bl	80041dc <HAL_GetTick>
 8006186:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006188:	e00a      	b.n	80061a0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800618a:	f7fe f827 	bl	80041dc <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	2b02      	cmp	r3, #2
 8006196:	d903      	bls.n	80061a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e15c      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
 800619c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061a0:	4b91      	ldr	r3, [pc, #580]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80061a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061a4:	f003 0302 	and.w	r3, r3, #2
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1ee      	bne.n	800618a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0304 	and.w	r3, r3, #4
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 80a4 	beq.w	8006302 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061ba:	4b8b      	ldr	r3, [pc, #556]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80061bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d10d      	bne.n	80061e2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80061c6:	4b88      	ldr	r3, [pc, #544]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80061c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ca:	4a87      	ldr	r2, [pc, #540]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80061cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80061d2:	4b85      	ldr	r3, [pc, #532]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80061d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061da:	60bb      	str	r3, [r7, #8]
 80061dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061de:	2301      	movs	r3, #1
 80061e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80061e2:	4b82      	ldr	r3, [pc, #520]	@ (80063ec <HAL_RCC_OscConfig+0x4d0>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d118      	bne.n	8006220 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80061ee:	4b7f      	ldr	r3, [pc, #508]	@ (80063ec <HAL_RCC_OscConfig+0x4d0>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a7e      	ldr	r2, [pc, #504]	@ (80063ec <HAL_RCC_OscConfig+0x4d0>)
 80061f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061fa:	f7fd ffef 	bl	80041dc <HAL_GetTick>
 80061fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006200:	e008      	b.n	8006214 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006202:	f7fd ffeb 	bl	80041dc <HAL_GetTick>
 8006206:	4602      	mov	r2, r0
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	2b64      	cmp	r3, #100	@ 0x64
 800620e:	d901      	bls.n	8006214 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	e120      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006214:	4b75      	ldr	r3, [pc, #468]	@ (80063ec <HAL_RCC_OscConfig+0x4d0>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800621c:	2b00      	cmp	r3, #0
 800621e:	d0f0      	beq.n	8006202 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d106      	bne.n	8006236 <HAL_RCC_OscConfig+0x31a>
 8006228:	4b6f      	ldr	r3, [pc, #444]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 800622a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800622c:	4a6e      	ldr	r2, [pc, #440]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 800622e:	f043 0301 	orr.w	r3, r3, #1
 8006232:	6713      	str	r3, [r2, #112]	@ 0x70
 8006234:	e02d      	b.n	8006292 <HAL_RCC_OscConfig+0x376>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10c      	bne.n	8006258 <HAL_RCC_OscConfig+0x33c>
 800623e:	4b6a      	ldr	r3, [pc, #424]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006242:	4a69      	ldr	r2, [pc, #420]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006244:	f023 0301 	bic.w	r3, r3, #1
 8006248:	6713      	str	r3, [r2, #112]	@ 0x70
 800624a:	4b67      	ldr	r3, [pc, #412]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 800624c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800624e:	4a66      	ldr	r2, [pc, #408]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006250:	f023 0304 	bic.w	r3, r3, #4
 8006254:	6713      	str	r3, [r2, #112]	@ 0x70
 8006256:	e01c      	b.n	8006292 <HAL_RCC_OscConfig+0x376>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	2b05      	cmp	r3, #5
 800625e:	d10c      	bne.n	800627a <HAL_RCC_OscConfig+0x35e>
 8006260:	4b61      	ldr	r3, [pc, #388]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006264:	4a60      	ldr	r2, [pc, #384]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006266:	f043 0304 	orr.w	r3, r3, #4
 800626a:	6713      	str	r3, [r2, #112]	@ 0x70
 800626c:	4b5e      	ldr	r3, [pc, #376]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 800626e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006270:	4a5d      	ldr	r2, [pc, #372]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006272:	f043 0301 	orr.w	r3, r3, #1
 8006276:	6713      	str	r3, [r2, #112]	@ 0x70
 8006278:	e00b      	b.n	8006292 <HAL_RCC_OscConfig+0x376>
 800627a:	4b5b      	ldr	r3, [pc, #364]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 800627c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800627e:	4a5a      	ldr	r2, [pc, #360]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006280:	f023 0301 	bic.w	r3, r3, #1
 8006284:	6713      	str	r3, [r2, #112]	@ 0x70
 8006286:	4b58      	ldr	r3, [pc, #352]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800628a:	4a57      	ldr	r2, [pc, #348]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 800628c:	f023 0304 	bic.w	r3, r3, #4
 8006290:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d015      	beq.n	80062c6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800629a:	f7fd ff9f 	bl	80041dc <HAL_GetTick>
 800629e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062a0:	e00a      	b.n	80062b8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062a2:	f7fd ff9b 	bl	80041dc <HAL_GetTick>
 80062a6:	4602      	mov	r2, r0
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d901      	bls.n	80062b8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80062b4:	2303      	movs	r3, #3
 80062b6:	e0ce      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062b8:	4b4b      	ldr	r3, [pc, #300]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80062ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062bc:	f003 0302 	and.w	r3, r3, #2
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d0ee      	beq.n	80062a2 <HAL_RCC_OscConfig+0x386>
 80062c4:	e014      	b.n	80062f0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062c6:	f7fd ff89 	bl	80041dc <HAL_GetTick>
 80062ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062cc:	e00a      	b.n	80062e4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062ce:	f7fd ff85 	bl	80041dc <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062dc:	4293      	cmp	r3, r2
 80062de:	d901      	bls.n	80062e4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80062e0:	2303      	movs	r3, #3
 80062e2:	e0b8      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062e4:	4b40      	ldr	r3, [pc, #256]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80062e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062e8:	f003 0302 	and.w	r3, r3, #2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d1ee      	bne.n	80062ce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80062f0:	7dfb      	ldrb	r3, [r7, #23]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d105      	bne.n	8006302 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062f6:	4b3c      	ldr	r3, [pc, #240]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80062f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fa:	4a3b      	ldr	r2, [pc, #236]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80062fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006300:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 80a4 	beq.w	8006454 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800630c:	4b36      	ldr	r3, [pc, #216]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	f003 030c 	and.w	r3, r3, #12
 8006314:	2b08      	cmp	r3, #8
 8006316:	d06b      	beq.n	80063f0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	699b      	ldr	r3, [r3, #24]
 800631c:	2b02      	cmp	r3, #2
 800631e:	d149      	bne.n	80063b4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006320:	4b31      	ldr	r3, [pc, #196]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a30      	ldr	r2, [pc, #192]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006326:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800632a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800632c:	f7fd ff56 	bl	80041dc <HAL_GetTick>
 8006330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006332:	e008      	b.n	8006346 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006334:	f7fd ff52 	bl	80041dc <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	2b02      	cmp	r3, #2
 8006340:	d901      	bls.n	8006346 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e087      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006346:	4b28      	ldr	r3, [pc, #160]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1f0      	bne.n	8006334 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	69da      	ldr	r2, [r3, #28]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	431a      	orrs	r2, r3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006360:	019b      	lsls	r3, r3, #6
 8006362:	431a      	orrs	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006368:	085b      	lsrs	r3, r3, #1
 800636a:	3b01      	subs	r3, #1
 800636c:	041b      	lsls	r3, r3, #16
 800636e:	431a      	orrs	r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006374:	061b      	lsls	r3, r3, #24
 8006376:	4313      	orrs	r3, r2
 8006378:	4a1b      	ldr	r2, [pc, #108]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 800637a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800637e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006380:	4b19      	ldr	r3, [pc, #100]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a18      	ldr	r2, [pc, #96]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 8006386:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800638a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800638c:	f7fd ff26 	bl	80041dc <HAL_GetTick>
 8006390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006392:	e008      	b.n	80063a6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006394:	f7fd ff22 	bl	80041dc <HAL_GetTick>
 8006398:	4602      	mov	r2, r0
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d901      	bls.n	80063a6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80063a2:	2303      	movs	r3, #3
 80063a4:	e057      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063a6:	4b10      	ldr	r3, [pc, #64]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d0f0      	beq.n	8006394 <HAL_RCC_OscConfig+0x478>
 80063b2:	e04f      	b.n	8006454 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063b4:	4b0c      	ldr	r3, [pc, #48]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a0b      	ldr	r2, [pc, #44]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80063ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063c0:	f7fd ff0c 	bl	80041dc <HAL_GetTick>
 80063c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063c6:	e008      	b.n	80063da <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063c8:	f7fd ff08 	bl	80041dc <HAL_GetTick>
 80063cc:	4602      	mov	r2, r0
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d901      	bls.n	80063da <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e03d      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063da:	4b03      	ldr	r3, [pc, #12]	@ (80063e8 <HAL_RCC_OscConfig+0x4cc>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1f0      	bne.n	80063c8 <HAL_RCC_OscConfig+0x4ac>
 80063e6:	e035      	b.n	8006454 <HAL_RCC_OscConfig+0x538>
 80063e8:	40023800 	.word	0x40023800
 80063ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80063f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006460 <HAL_RCC_OscConfig+0x544>)
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d028      	beq.n	8006450 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006408:	429a      	cmp	r2, r3
 800640a:	d121      	bne.n	8006450 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006416:	429a      	cmp	r2, r3
 8006418:	d11a      	bne.n	8006450 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006420:	4013      	ands	r3, r2
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006426:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006428:	4293      	cmp	r3, r2
 800642a:	d111      	bne.n	8006450 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006436:	085b      	lsrs	r3, r3, #1
 8006438:	3b01      	subs	r3, #1
 800643a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800643c:	429a      	cmp	r2, r3
 800643e:	d107      	bne.n	8006450 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800644a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800644c:	429a      	cmp	r2, r3
 800644e:	d001      	beq.n	8006454 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e000      	b.n	8006456 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3718      	adds	r7, #24
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	40023800 	.word	0x40023800

08006464 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800646e:	2300      	movs	r3, #0
 8006470:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d101      	bne.n	800647c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e0d0      	b.n	800661e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800647c:	4b6a      	ldr	r3, [pc, #424]	@ (8006628 <HAL_RCC_ClockConfig+0x1c4>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 030f 	and.w	r3, r3, #15
 8006484:	683a      	ldr	r2, [r7, #0]
 8006486:	429a      	cmp	r2, r3
 8006488:	d910      	bls.n	80064ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800648a:	4b67      	ldr	r3, [pc, #412]	@ (8006628 <HAL_RCC_ClockConfig+0x1c4>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f023 020f 	bic.w	r2, r3, #15
 8006492:	4965      	ldr	r1, [pc, #404]	@ (8006628 <HAL_RCC_ClockConfig+0x1c4>)
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	4313      	orrs	r3, r2
 8006498:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800649a:	4b63      	ldr	r3, [pc, #396]	@ (8006628 <HAL_RCC_ClockConfig+0x1c4>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 030f 	and.w	r3, r3, #15
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d001      	beq.n	80064ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e0b8      	b.n	800661e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0302 	and.w	r3, r3, #2
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d020      	beq.n	80064fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0304 	and.w	r3, r3, #4
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d005      	beq.n	80064d0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064c4:	4b59      	ldr	r3, [pc, #356]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	4a58      	ldr	r2, [pc, #352]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80064ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80064ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 0308 	and.w	r3, r3, #8
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d005      	beq.n	80064e8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064dc:	4b53      	ldr	r3, [pc, #332]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	4a52      	ldr	r2, [pc, #328]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80064e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80064e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064e8:	4b50      	ldr	r3, [pc, #320]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	494d      	ldr	r1, [pc, #308]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80064f6:	4313      	orrs	r3, r2
 80064f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f003 0301 	and.w	r3, r3, #1
 8006502:	2b00      	cmp	r3, #0
 8006504:	d040      	beq.n	8006588 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d107      	bne.n	800651e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800650e:	4b47      	ldr	r3, [pc, #284]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006516:	2b00      	cmp	r3, #0
 8006518:	d115      	bne.n	8006546 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	e07f      	b.n	800661e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	2b02      	cmp	r3, #2
 8006524:	d107      	bne.n	8006536 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006526:	4b41      	ldr	r3, [pc, #260]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800652e:	2b00      	cmp	r3, #0
 8006530:	d109      	bne.n	8006546 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e073      	b.n	800661e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006536:	4b3d      	ldr	r3, [pc, #244]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 0302 	and.w	r3, r3, #2
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e06b      	b.n	800661e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006546:	4b39      	ldr	r3, [pc, #228]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	f023 0203 	bic.w	r2, r3, #3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	4936      	ldr	r1, [pc, #216]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 8006554:	4313      	orrs	r3, r2
 8006556:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006558:	f7fd fe40 	bl	80041dc <HAL_GetTick>
 800655c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800655e:	e00a      	b.n	8006576 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006560:	f7fd fe3c 	bl	80041dc <HAL_GetTick>
 8006564:	4602      	mov	r2, r0
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800656e:	4293      	cmp	r3, r2
 8006570:	d901      	bls.n	8006576 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006572:	2303      	movs	r3, #3
 8006574:	e053      	b.n	800661e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006576:	4b2d      	ldr	r3, [pc, #180]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	f003 020c 	and.w	r2, r3, #12
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	429a      	cmp	r2, r3
 8006586:	d1eb      	bne.n	8006560 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006588:	4b27      	ldr	r3, [pc, #156]	@ (8006628 <HAL_RCC_ClockConfig+0x1c4>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f003 030f 	and.w	r3, r3, #15
 8006590:	683a      	ldr	r2, [r7, #0]
 8006592:	429a      	cmp	r2, r3
 8006594:	d210      	bcs.n	80065b8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006596:	4b24      	ldr	r3, [pc, #144]	@ (8006628 <HAL_RCC_ClockConfig+0x1c4>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f023 020f 	bic.w	r2, r3, #15
 800659e:	4922      	ldr	r1, [pc, #136]	@ (8006628 <HAL_RCC_ClockConfig+0x1c4>)
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065a6:	4b20      	ldr	r3, [pc, #128]	@ (8006628 <HAL_RCC_ClockConfig+0x1c4>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 030f 	and.w	r3, r3, #15
 80065ae:	683a      	ldr	r2, [r7, #0]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d001      	beq.n	80065b8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e032      	b.n	800661e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f003 0304 	and.w	r3, r3, #4
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d008      	beq.n	80065d6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065c4:	4b19      	ldr	r3, [pc, #100]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	4916      	ldr	r1, [pc, #88]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80065d2:	4313      	orrs	r3, r2
 80065d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0308 	and.w	r3, r3, #8
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d009      	beq.n	80065f6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80065e2:	4b12      	ldr	r3, [pc, #72]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	00db      	lsls	r3, r3, #3
 80065f0:	490e      	ldr	r1, [pc, #56]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80065f6:	f000 f821 	bl	800663c <HAL_RCC_GetSysClockFreq>
 80065fa:	4602      	mov	r2, r0
 80065fc:	4b0b      	ldr	r3, [pc, #44]	@ (800662c <HAL_RCC_ClockConfig+0x1c8>)
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	091b      	lsrs	r3, r3, #4
 8006602:	f003 030f 	and.w	r3, r3, #15
 8006606:	490a      	ldr	r1, [pc, #40]	@ (8006630 <HAL_RCC_ClockConfig+0x1cc>)
 8006608:	5ccb      	ldrb	r3, [r1, r3]
 800660a:	fa22 f303 	lsr.w	r3, r2, r3
 800660e:	4a09      	ldr	r2, [pc, #36]	@ (8006634 <HAL_RCC_ClockConfig+0x1d0>)
 8006610:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006612:	4b09      	ldr	r3, [pc, #36]	@ (8006638 <HAL_RCC_ClockConfig+0x1d4>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4618      	mov	r0, r3
 8006618:	f7fd fdb0 	bl	800417c <HAL_InitTick>

  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3710      	adds	r7, #16
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	40023c00 	.word	0x40023c00
 800662c:	40023800 	.word	0x40023800
 8006630:	0800de60 	.word	0x0800de60
 8006634:	20000004 	.word	0x20000004
 8006638:	20000008 	.word	0x20000008

0800663c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800663c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006640:	b094      	sub	sp, #80	@ 0x50
 8006642:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006644:	2300      	movs	r3, #0
 8006646:	647b      	str	r3, [r7, #68]	@ 0x44
 8006648:	2300      	movs	r3, #0
 800664a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800664c:	2300      	movs	r3, #0
 800664e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8006650:	2300      	movs	r3, #0
 8006652:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006654:	4b79      	ldr	r3, [pc, #484]	@ (800683c <HAL_RCC_GetSysClockFreq+0x200>)
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	f003 030c 	and.w	r3, r3, #12
 800665c:	2b08      	cmp	r3, #8
 800665e:	d00d      	beq.n	800667c <HAL_RCC_GetSysClockFreq+0x40>
 8006660:	2b08      	cmp	r3, #8
 8006662:	f200 80e1 	bhi.w	8006828 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006666:	2b00      	cmp	r3, #0
 8006668:	d002      	beq.n	8006670 <HAL_RCC_GetSysClockFreq+0x34>
 800666a:	2b04      	cmp	r3, #4
 800666c:	d003      	beq.n	8006676 <HAL_RCC_GetSysClockFreq+0x3a>
 800666e:	e0db      	b.n	8006828 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006670:	4b73      	ldr	r3, [pc, #460]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x204>)
 8006672:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006674:	e0db      	b.n	800682e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006676:	4b73      	ldr	r3, [pc, #460]	@ (8006844 <HAL_RCC_GetSysClockFreq+0x208>)
 8006678:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800667a:	e0d8      	b.n	800682e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800667c:	4b6f      	ldr	r3, [pc, #444]	@ (800683c <HAL_RCC_GetSysClockFreq+0x200>)
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006684:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006686:	4b6d      	ldr	r3, [pc, #436]	@ (800683c <HAL_RCC_GetSysClockFreq+0x200>)
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d063      	beq.n	800675a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006692:	4b6a      	ldr	r3, [pc, #424]	@ (800683c <HAL_RCC_GetSysClockFreq+0x200>)
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	099b      	lsrs	r3, r3, #6
 8006698:	2200      	movs	r2, #0
 800669a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800669c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800669e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80066a6:	2300      	movs	r3, #0
 80066a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80066aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80066ae:	4622      	mov	r2, r4
 80066b0:	462b      	mov	r3, r5
 80066b2:	f04f 0000 	mov.w	r0, #0
 80066b6:	f04f 0100 	mov.w	r1, #0
 80066ba:	0159      	lsls	r1, r3, #5
 80066bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066c0:	0150      	lsls	r0, r2, #5
 80066c2:	4602      	mov	r2, r0
 80066c4:	460b      	mov	r3, r1
 80066c6:	4621      	mov	r1, r4
 80066c8:	1a51      	subs	r1, r2, r1
 80066ca:	6139      	str	r1, [r7, #16]
 80066cc:	4629      	mov	r1, r5
 80066ce:	eb63 0301 	sbc.w	r3, r3, r1
 80066d2:	617b      	str	r3, [r7, #20]
 80066d4:	f04f 0200 	mov.w	r2, #0
 80066d8:	f04f 0300 	mov.w	r3, #0
 80066dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066e0:	4659      	mov	r1, fp
 80066e2:	018b      	lsls	r3, r1, #6
 80066e4:	4651      	mov	r1, sl
 80066e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80066ea:	4651      	mov	r1, sl
 80066ec:	018a      	lsls	r2, r1, #6
 80066ee:	4651      	mov	r1, sl
 80066f0:	ebb2 0801 	subs.w	r8, r2, r1
 80066f4:	4659      	mov	r1, fp
 80066f6:	eb63 0901 	sbc.w	r9, r3, r1
 80066fa:	f04f 0200 	mov.w	r2, #0
 80066fe:	f04f 0300 	mov.w	r3, #0
 8006702:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006706:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800670a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800670e:	4690      	mov	r8, r2
 8006710:	4699      	mov	r9, r3
 8006712:	4623      	mov	r3, r4
 8006714:	eb18 0303 	adds.w	r3, r8, r3
 8006718:	60bb      	str	r3, [r7, #8]
 800671a:	462b      	mov	r3, r5
 800671c:	eb49 0303 	adc.w	r3, r9, r3
 8006720:	60fb      	str	r3, [r7, #12]
 8006722:	f04f 0200 	mov.w	r2, #0
 8006726:	f04f 0300 	mov.w	r3, #0
 800672a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800672e:	4629      	mov	r1, r5
 8006730:	024b      	lsls	r3, r1, #9
 8006732:	4621      	mov	r1, r4
 8006734:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006738:	4621      	mov	r1, r4
 800673a:	024a      	lsls	r2, r1, #9
 800673c:	4610      	mov	r0, r2
 800673e:	4619      	mov	r1, r3
 8006740:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006742:	2200      	movs	r2, #0
 8006744:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006746:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006748:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800674c:	f7fa fabc 	bl	8000cc8 <__aeabi_uldivmod>
 8006750:	4602      	mov	r2, r0
 8006752:	460b      	mov	r3, r1
 8006754:	4613      	mov	r3, r2
 8006756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006758:	e058      	b.n	800680c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800675a:	4b38      	ldr	r3, [pc, #224]	@ (800683c <HAL_RCC_GetSysClockFreq+0x200>)
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	099b      	lsrs	r3, r3, #6
 8006760:	2200      	movs	r2, #0
 8006762:	4618      	mov	r0, r3
 8006764:	4611      	mov	r1, r2
 8006766:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800676a:	623b      	str	r3, [r7, #32]
 800676c:	2300      	movs	r3, #0
 800676e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006770:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006774:	4642      	mov	r2, r8
 8006776:	464b      	mov	r3, r9
 8006778:	f04f 0000 	mov.w	r0, #0
 800677c:	f04f 0100 	mov.w	r1, #0
 8006780:	0159      	lsls	r1, r3, #5
 8006782:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006786:	0150      	lsls	r0, r2, #5
 8006788:	4602      	mov	r2, r0
 800678a:	460b      	mov	r3, r1
 800678c:	4641      	mov	r1, r8
 800678e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006792:	4649      	mov	r1, r9
 8006794:	eb63 0b01 	sbc.w	fp, r3, r1
 8006798:	f04f 0200 	mov.w	r2, #0
 800679c:	f04f 0300 	mov.w	r3, #0
 80067a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80067a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80067a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80067ac:	ebb2 040a 	subs.w	r4, r2, sl
 80067b0:	eb63 050b 	sbc.w	r5, r3, fp
 80067b4:	f04f 0200 	mov.w	r2, #0
 80067b8:	f04f 0300 	mov.w	r3, #0
 80067bc:	00eb      	lsls	r3, r5, #3
 80067be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067c2:	00e2      	lsls	r2, r4, #3
 80067c4:	4614      	mov	r4, r2
 80067c6:	461d      	mov	r5, r3
 80067c8:	4643      	mov	r3, r8
 80067ca:	18e3      	adds	r3, r4, r3
 80067cc:	603b      	str	r3, [r7, #0]
 80067ce:	464b      	mov	r3, r9
 80067d0:	eb45 0303 	adc.w	r3, r5, r3
 80067d4:	607b      	str	r3, [r7, #4]
 80067d6:	f04f 0200 	mov.w	r2, #0
 80067da:	f04f 0300 	mov.w	r3, #0
 80067de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80067e2:	4629      	mov	r1, r5
 80067e4:	028b      	lsls	r3, r1, #10
 80067e6:	4621      	mov	r1, r4
 80067e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80067ec:	4621      	mov	r1, r4
 80067ee:	028a      	lsls	r2, r1, #10
 80067f0:	4610      	mov	r0, r2
 80067f2:	4619      	mov	r1, r3
 80067f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067f6:	2200      	movs	r2, #0
 80067f8:	61bb      	str	r3, [r7, #24]
 80067fa:	61fa      	str	r2, [r7, #28]
 80067fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006800:	f7fa fa62 	bl	8000cc8 <__aeabi_uldivmod>
 8006804:	4602      	mov	r2, r0
 8006806:	460b      	mov	r3, r1
 8006808:	4613      	mov	r3, r2
 800680a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800680c:	4b0b      	ldr	r3, [pc, #44]	@ (800683c <HAL_RCC_GetSysClockFreq+0x200>)
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	0c1b      	lsrs	r3, r3, #16
 8006812:	f003 0303 	and.w	r3, r3, #3
 8006816:	3301      	adds	r3, #1
 8006818:	005b      	lsls	r3, r3, #1
 800681a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800681c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800681e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006820:	fbb2 f3f3 	udiv	r3, r2, r3
 8006824:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006826:	e002      	b.n	800682e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006828:	4b05      	ldr	r3, [pc, #20]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x204>)
 800682a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800682c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800682e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006830:	4618      	mov	r0, r3
 8006832:	3750      	adds	r7, #80	@ 0x50
 8006834:	46bd      	mov	sp, r7
 8006836:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800683a:	bf00      	nop
 800683c:	40023800 	.word	0x40023800
 8006840:	00f42400 	.word	0x00f42400
 8006844:	007a1200 	.word	0x007a1200

08006848 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006848:	b480      	push	{r7}
 800684a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800684c:	4b03      	ldr	r3, [pc, #12]	@ (800685c <HAL_RCC_GetHCLKFreq+0x14>)
 800684e:	681b      	ldr	r3, [r3, #0]
}
 8006850:	4618      	mov	r0, r3
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	20000004 	.word	0x20000004

08006860 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006864:	f7ff fff0 	bl	8006848 <HAL_RCC_GetHCLKFreq>
 8006868:	4602      	mov	r2, r0
 800686a:	4b05      	ldr	r3, [pc, #20]	@ (8006880 <HAL_RCC_GetPCLK1Freq+0x20>)
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	0a9b      	lsrs	r3, r3, #10
 8006870:	f003 0307 	and.w	r3, r3, #7
 8006874:	4903      	ldr	r1, [pc, #12]	@ (8006884 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006876:	5ccb      	ldrb	r3, [r1, r3]
 8006878:	fa22 f303 	lsr.w	r3, r2, r3
}
 800687c:	4618      	mov	r0, r3
 800687e:	bd80      	pop	{r7, pc}
 8006880:	40023800 	.word	0x40023800
 8006884:	0800de70 	.word	0x0800de70

08006888 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800688c:	f7ff ffdc 	bl	8006848 <HAL_RCC_GetHCLKFreq>
 8006890:	4602      	mov	r2, r0
 8006892:	4b05      	ldr	r3, [pc, #20]	@ (80068a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	0b5b      	lsrs	r3, r3, #13
 8006898:	f003 0307 	and.w	r3, r3, #7
 800689c:	4903      	ldr	r1, [pc, #12]	@ (80068ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800689e:	5ccb      	ldrb	r3, [r1, r3]
 80068a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	40023800 	.word	0x40023800
 80068ac:	0800de70 	.word	0x0800de70

080068b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b088      	sub	sp, #32
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80068b8:	2300      	movs	r3, #0
 80068ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80068bc:	2300      	movs	r3, #0
 80068be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80068c0:	2300      	movs	r3, #0
 80068c2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80068c4:	2300      	movs	r3, #0
 80068c6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80068c8:	2300      	movs	r3, #0
 80068ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d012      	beq.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80068d8:	4b69      	ldr	r3, [pc, #420]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	4a68      	ldr	r2, [pc, #416]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068de:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80068e2:	6093      	str	r3, [r2, #8]
 80068e4:	4b66      	ldr	r3, [pc, #408]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068e6:	689a      	ldr	r2, [r3, #8]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068ec:	4964      	ldr	r1, [pc, #400]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068ee:	4313      	orrs	r3, r2
 80068f0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80068fa:	2301      	movs	r3, #1
 80068fc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d017      	beq.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800690a:	4b5d      	ldr	r3, [pc, #372]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800690c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006910:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006918:	4959      	ldr	r1, [pc, #356]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800691a:	4313      	orrs	r3, r2
 800691c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006924:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006928:	d101      	bne.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800692a:	2301      	movs	r3, #1
 800692c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006932:	2b00      	cmp	r3, #0
 8006934:	d101      	bne.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006936:	2301      	movs	r3, #1
 8006938:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006942:	2b00      	cmp	r3, #0
 8006944:	d017      	beq.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006946:	4b4e      	ldr	r3, [pc, #312]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006948:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800694c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006954:	494a      	ldr	r1, [pc, #296]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006956:	4313      	orrs	r3, r2
 8006958:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006960:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006964:	d101      	bne.n	800696a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006966:	2301      	movs	r3, #1
 8006968:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	d101      	bne.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006972:	2301      	movs	r3, #1
 8006974:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d001      	beq.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006982:	2301      	movs	r3, #1
 8006984:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0320 	and.w	r3, r3, #32
 800698e:	2b00      	cmp	r3, #0
 8006990:	f000 808b 	beq.w	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006994:	4b3a      	ldr	r3, [pc, #232]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006998:	4a39      	ldr	r2, [pc, #228]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800699a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800699e:	6413      	str	r3, [r2, #64]	@ 0x40
 80069a0:	4b37      	ldr	r3, [pc, #220]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069a8:	60bb      	str	r3, [r7, #8]
 80069aa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80069ac:	4b35      	ldr	r3, [pc, #212]	@ (8006a84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a34      	ldr	r2, [pc, #208]	@ (8006a84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80069b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069b8:	f7fd fc10 	bl	80041dc <HAL_GetTick>
 80069bc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80069be:	e008      	b.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069c0:	f7fd fc0c 	bl	80041dc <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b64      	cmp	r3, #100	@ 0x64
 80069cc:	d901      	bls.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e357      	b.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80069d2:	4b2c      	ldr	r3, [pc, #176]	@ (8006a84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d0f0      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80069de:	4b28      	ldr	r3, [pc, #160]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069e6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d035      	beq.n	8006a5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d02e      	beq.n	8006a5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80069fc:	4b20      	ldr	r3, [pc, #128]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a04:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a06:	4b1e      	ldr	r3, [pc, #120]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a0a:	4a1d      	ldr	r2, [pc, #116]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a10:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a12:	4b1b      	ldr	r3, [pc, #108]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a16:	4a1a      	ldr	r2, [pc, #104]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a1c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006a1e:	4a18      	ldr	r2, [pc, #96]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006a24:	4b16      	ldr	r3, [pc, #88]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a28:	f003 0301 	and.w	r3, r3, #1
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d114      	bne.n	8006a5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a30:	f7fd fbd4 	bl	80041dc <HAL_GetTick>
 8006a34:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a36:	e00a      	b.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a38:	f7fd fbd0 	bl	80041dc <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d901      	bls.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006a4a:	2303      	movs	r3, #3
 8006a4c:	e319      	b.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a52:	f003 0302 	and.w	r3, r3, #2
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d0ee      	beq.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a66:	d111      	bne.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006a68:	4b05      	ldr	r3, [pc, #20]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006a74:	4b04      	ldr	r3, [pc, #16]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006a76:	400b      	ands	r3, r1
 8006a78:	4901      	ldr	r1, [pc, #4]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	608b      	str	r3, [r1, #8]
 8006a7e:	e00b      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006a80:	40023800 	.word	0x40023800
 8006a84:	40007000 	.word	0x40007000
 8006a88:	0ffffcff 	.word	0x0ffffcff
 8006a8c:	4baa      	ldr	r3, [pc, #680]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	4aa9      	ldr	r2, [pc, #676]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a92:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006a96:	6093      	str	r3, [r2, #8]
 8006a98:	4ba7      	ldr	r3, [pc, #668]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006aa4:	49a4      	ldr	r1, [pc, #656]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0310 	and.w	r3, r3, #16
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d010      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006ab6:	4ba0      	ldr	r3, [pc, #640]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ab8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006abc:	4a9e      	ldr	r2, [pc, #632]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006abe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ac2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006ac6:	4b9c      	ldr	r3, [pc, #624]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ac8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad0:	4999      	ldr	r1, [pc, #612]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00a      	beq.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006ae4:	4b94      	ldr	r3, [pc, #592]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006af2:	4991      	ldr	r1, [pc, #580]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006af4:	4313      	orrs	r3, r2
 8006af6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00a      	beq.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006b06:	4b8c      	ldr	r3, [pc, #560]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b0c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b14:	4988      	ldr	r1, [pc, #544]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b16:	4313      	orrs	r3, r2
 8006b18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00a      	beq.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006b28:	4b83      	ldr	r3, [pc, #524]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b2e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b36:	4980      	ldr	r1, [pc, #512]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d00a      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006b4a:	4b7b      	ldr	r3, [pc, #492]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b50:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b58:	4977      	ldr	r1, [pc, #476]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00a      	beq.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006b6c:	4b72      	ldr	r3, [pc, #456]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b72:	f023 0203 	bic.w	r2, r3, #3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b7a:	496f      	ldr	r1, [pc, #444]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00a      	beq.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006b8e:	4b6a      	ldr	r3, [pc, #424]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b94:	f023 020c 	bic.w	r2, r3, #12
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b9c:	4966      	ldr	r1, [pc, #408]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d00a      	beq.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006bb0:	4b61      	ldr	r3, [pc, #388]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bbe:	495e      	ldr	r1, [pc, #376]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00a      	beq.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006bd2:	4b59      	ldr	r3, [pc, #356]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bd8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006be0:	4955      	ldr	r1, [pc, #340]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006be2:	4313      	orrs	r3, r2
 8006be4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d00a      	beq.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006bf4:	4b50      	ldr	r3, [pc, #320]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bfa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c02:	494d      	ldr	r1, [pc, #308]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c04:	4313      	orrs	r3, r2
 8006c06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00a      	beq.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006c16:	4b48      	ldr	r3, [pc, #288]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c1c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c24:	4944      	ldr	r1, [pc, #272]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c26:	4313      	orrs	r3, r2
 8006c28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d00a      	beq.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006c38:	4b3f      	ldr	r3, [pc, #252]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c3e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c46:	493c      	ldr	r1, [pc, #240]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00a      	beq.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006c5a:	4b37      	ldr	r3, [pc, #220]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c60:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c68:	4933      	ldr	r1, [pc, #204]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00a      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006c7c:	4b2e      	ldr	r3, [pc, #184]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c82:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c8a:	492b      	ldr	r1, [pc, #172]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d011      	beq.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006c9e:	4b26      	ldr	r3, [pc, #152]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ca4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cac:	4922      	ldr	r1, [pc, #136]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cbc:	d101      	bne.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0308 	and.w	r3, r3, #8
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d001      	beq.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00a      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006cde:	4b16      	ldr	r3, [pc, #88]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ce4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cec:	4912      	ldr	r1, [pc, #72]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d00b      	beq.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006d00:	4b0d      	ldr	r3, [pc, #52]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d06:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d10:	4909      	ldr	r1, [pc, #36]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d12:	4313      	orrs	r3, r2
 8006d14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006d18:	69fb      	ldr	r3, [r7, #28]
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d006      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	f000 80d9 	beq.w	8006ede <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d2c:	4b02      	ldr	r3, [pc, #8]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a01      	ldr	r2, [pc, #4]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006d36:	e001      	b.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8006d38:	40023800 	.word	0x40023800
 8006d3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d3e:	f7fd fa4d 	bl	80041dc <HAL_GetTick>
 8006d42:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d44:	e008      	b.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006d46:	f7fd fa49 	bl	80041dc <HAL_GetTick>
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	1ad3      	subs	r3, r2, r3
 8006d50:	2b64      	cmp	r3, #100	@ 0x64
 8006d52:	d901      	bls.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d54:	2303      	movs	r3, #3
 8006d56:	e194      	b.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d58:	4b6c      	ldr	r3, [pc, #432]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d1f0      	bne.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0301 	and.w	r3, r3, #1
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d021      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d11d      	bne.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006d78:	4b64      	ldr	r3, [pc, #400]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d7e:	0c1b      	lsrs	r3, r3, #16
 8006d80:	f003 0303 	and.w	r3, r3, #3
 8006d84:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006d86:	4b61      	ldr	r3, [pc, #388]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d8c:	0e1b      	lsrs	r3, r3, #24
 8006d8e:	f003 030f 	and.w	r3, r3, #15
 8006d92:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	019a      	lsls	r2, r3, #6
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	041b      	lsls	r3, r3, #16
 8006d9e:	431a      	orrs	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	061b      	lsls	r3, r3, #24
 8006da4:	431a      	orrs	r2, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	071b      	lsls	r3, r3, #28
 8006dac:	4957      	ldr	r1, [pc, #348]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006dae:	4313      	orrs	r3, r2
 8006db0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d004      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dc4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dc8:	d00a      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d02e      	beq.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006dde:	d129      	bne.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006de0:	4b4a      	ldr	r3, [pc, #296]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006de2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006de6:	0c1b      	lsrs	r3, r3, #16
 8006de8:	f003 0303 	and.w	r3, r3, #3
 8006dec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006dee:	4b47      	ldr	r3, [pc, #284]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006df4:	0f1b      	lsrs	r3, r3, #28
 8006df6:	f003 0307 	and.w	r3, r3, #7
 8006dfa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	019a      	lsls	r2, r3, #6
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	041b      	lsls	r3, r3, #16
 8006e06:	431a      	orrs	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	061b      	lsls	r3, r3, #24
 8006e0e:	431a      	orrs	r2, r3
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	071b      	lsls	r3, r3, #28
 8006e14:	493d      	ldr	r1, [pc, #244]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e16:	4313      	orrs	r3, r2
 8006e18:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006e1c:	4b3b      	ldr	r3, [pc, #236]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e22:	f023 021f 	bic.w	r2, r3, #31
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	4937      	ldr	r1, [pc, #220]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d01d      	beq.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006e40:	4b32      	ldr	r3, [pc, #200]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e46:	0e1b      	lsrs	r3, r3, #24
 8006e48:	f003 030f 	and.w	r3, r3, #15
 8006e4c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e54:	0f1b      	lsrs	r3, r3, #28
 8006e56:	f003 0307 	and.w	r3, r3, #7
 8006e5a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	019a      	lsls	r2, r3, #6
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	041b      	lsls	r3, r3, #16
 8006e68:	431a      	orrs	r2, r3
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	061b      	lsls	r3, r3, #24
 8006e6e:	431a      	orrs	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	071b      	lsls	r3, r3, #28
 8006e74:	4925      	ldr	r1, [pc, #148]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e76:	4313      	orrs	r3, r2
 8006e78:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d011      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	019a      	lsls	r2, r3, #6
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	041b      	lsls	r3, r3, #16
 8006e94:	431a      	orrs	r2, r3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	061b      	lsls	r3, r3, #24
 8006e9c:	431a      	orrs	r2, r3
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	071b      	lsls	r3, r3, #28
 8006ea4:	4919      	ldr	r1, [pc, #100]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006eac:	4b17      	ldr	r3, [pc, #92]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a16      	ldr	r2, [pc, #88]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006eb2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006eb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006eb8:	f7fd f990 	bl	80041dc <HAL_GetTick>
 8006ebc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ebe:	e008      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006ec0:	f7fd f98c 	bl	80041dc <HAL_GetTick>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	1ad3      	subs	r3, r2, r3
 8006eca:	2b64      	cmp	r3, #100	@ 0x64
 8006ecc:	d901      	bls.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ece:	2303      	movs	r3, #3
 8006ed0:	e0d7      	b.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d0f0      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	f040 80cd 	bne.w	8007080 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006ee6:	4b09      	ldr	r3, [pc, #36]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a08      	ldr	r2, [pc, #32]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006eec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ef0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ef2:	f7fd f973 	bl	80041dc <HAL_GetTick>
 8006ef6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006ef8:	e00a      	b.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006efa:	f7fd f96f 	bl	80041dc <HAL_GetTick>
 8006efe:	4602      	mov	r2, r0
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	1ad3      	subs	r3, r2, r3
 8006f04:	2b64      	cmp	r3, #100	@ 0x64
 8006f06:	d903      	bls.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	e0ba      	b.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006f0c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006f10:	4b5e      	ldr	r3, [pc, #376]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f1c:	d0ed      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d003      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d009      	beq.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d02e      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d12a      	bne.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006f46:	4b51      	ldr	r3, [pc, #324]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f4c:	0c1b      	lsrs	r3, r3, #16
 8006f4e:	f003 0303 	and.w	r3, r3, #3
 8006f52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f54:	4b4d      	ldr	r3, [pc, #308]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f5a:	0f1b      	lsrs	r3, r3, #28
 8006f5c:	f003 0307 	and.w	r3, r3, #7
 8006f60:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	695b      	ldr	r3, [r3, #20]
 8006f66:	019a      	lsls	r2, r3, #6
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	041b      	lsls	r3, r3, #16
 8006f6c:	431a      	orrs	r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	699b      	ldr	r3, [r3, #24]
 8006f72:	061b      	lsls	r3, r3, #24
 8006f74:	431a      	orrs	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	071b      	lsls	r3, r3, #28
 8006f7a:	4944      	ldr	r1, [pc, #272]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006f82:	4b42      	ldr	r3, [pc, #264]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f88:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f90:	3b01      	subs	r3, #1
 8006f92:	021b      	lsls	r3, r3, #8
 8006f94:	493d      	ldr	r1, [pc, #244]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f96:	4313      	orrs	r3, r2
 8006f98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d022      	beq.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fb0:	d11d      	bne.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006fb2:	4b36      	ldr	r3, [pc, #216]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb8:	0e1b      	lsrs	r3, r3, #24
 8006fba:	f003 030f 	and.w	r3, r3, #15
 8006fbe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006fc0:	4b32      	ldr	r3, [pc, #200]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fc6:	0f1b      	lsrs	r3, r3, #28
 8006fc8:	f003 0307 	and.w	r3, r3, #7
 8006fcc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	695b      	ldr	r3, [r3, #20]
 8006fd2:	019a      	lsls	r2, r3, #6
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a1b      	ldr	r3, [r3, #32]
 8006fd8:	041b      	lsls	r3, r3, #16
 8006fda:	431a      	orrs	r2, r3
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	061b      	lsls	r3, r3, #24
 8006fe0:	431a      	orrs	r2, r3
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	071b      	lsls	r3, r3, #28
 8006fe6:	4929      	ldr	r1, [pc, #164]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 0308 	and.w	r3, r3, #8
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d028      	beq.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006ffa:	4b24      	ldr	r3, [pc, #144]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007000:	0e1b      	lsrs	r3, r3, #24
 8007002:	f003 030f 	and.w	r3, r3, #15
 8007006:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007008:	4b20      	ldr	r3, [pc, #128]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800700a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800700e:	0c1b      	lsrs	r3, r3, #16
 8007010:	f003 0303 	and.w	r3, r3, #3
 8007014:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	019a      	lsls	r2, r3, #6
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	041b      	lsls	r3, r3, #16
 8007020:	431a      	orrs	r2, r3
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	061b      	lsls	r3, r3, #24
 8007026:	431a      	orrs	r2, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	69db      	ldr	r3, [r3, #28]
 800702c:	071b      	lsls	r3, r3, #28
 800702e:	4917      	ldr	r1, [pc, #92]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007030:	4313      	orrs	r3, r2
 8007032:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007036:	4b15      	ldr	r3, [pc, #84]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007038:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800703c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007044:	4911      	ldr	r1, [pc, #68]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007046:	4313      	orrs	r3, r2
 8007048:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800704c:	4b0f      	ldr	r3, [pc, #60]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a0e      	ldr	r2, [pc, #56]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007052:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007056:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007058:	f7fd f8c0 	bl	80041dc <HAL_GetTick>
 800705c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800705e:	e008      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007060:	f7fd f8bc 	bl	80041dc <HAL_GetTick>
 8007064:	4602      	mov	r2, r0
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	2b64      	cmp	r3, #100	@ 0x64
 800706c:	d901      	bls.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800706e:	2303      	movs	r3, #3
 8007070:	e007      	b.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007072:	4b06      	ldr	r3, [pc, #24]	@ (800708c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800707a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800707e:	d1ef      	bne.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8007080:	2300      	movs	r3, #0
}
 8007082:	4618      	mov	r0, r3
 8007084:	3720      	adds	r7, #32
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	40023800 	.word	0x40023800

08007090 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b082      	sub	sp, #8
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d101      	bne.n	80070a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e049      	b.n	8007136 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d106      	bne.n	80070bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f7fc fd64 	bl	8003b84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2202      	movs	r2, #2
 80070c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	3304      	adds	r3, #4
 80070cc:	4619      	mov	r1, r3
 80070ce:	4610      	mov	r0, r2
 80070d0:	f000 fd20 	bl	8007b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3708      	adds	r7, #8
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
	...

08007140 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007140:	b480      	push	{r7}
 8007142:	b085      	sub	sp, #20
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800714e:	b2db      	uxtb	r3, r3
 8007150:	2b01      	cmp	r3, #1
 8007152:	d001      	beq.n	8007158 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e04c      	b.n	80071f2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2202      	movs	r2, #2
 800715c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a26      	ldr	r2, [pc, #152]	@ (8007200 <HAL_TIM_Base_Start+0xc0>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d022      	beq.n	80071b0 <HAL_TIM_Base_Start+0x70>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007172:	d01d      	beq.n	80071b0 <HAL_TIM_Base_Start+0x70>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a22      	ldr	r2, [pc, #136]	@ (8007204 <HAL_TIM_Base_Start+0xc4>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d018      	beq.n	80071b0 <HAL_TIM_Base_Start+0x70>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a21      	ldr	r2, [pc, #132]	@ (8007208 <HAL_TIM_Base_Start+0xc8>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d013      	beq.n	80071b0 <HAL_TIM_Base_Start+0x70>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a1f      	ldr	r2, [pc, #124]	@ (800720c <HAL_TIM_Base_Start+0xcc>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d00e      	beq.n	80071b0 <HAL_TIM_Base_Start+0x70>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a1e      	ldr	r2, [pc, #120]	@ (8007210 <HAL_TIM_Base_Start+0xd0>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d009      	beq.n	80071b0 <HAL_TIM_Base_Start+0x70>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a1c      	ldr	r2, [pc, #112]	@ (8007214 <HAL_TIM_Base_Start+0xd4>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d004      	beq.n	80071b0 <HAL_TIM_Base_Start+0x70>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a1b      	ldr	r2, [pc, #108]	@ (8007218 <HAL_TIM_Base_Start+0xd8>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d115      	bne.n	80071dc <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	689a      	ldr	r2, [r3, #8]
 80071b6:	4b19      	ldr	r3, [pc, #100]	@ (800721c <HAL_TIM_Base_Start+0xdc>)
 80071b8:	4013      	ands	r3, r2
 80071ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2b06      	cmp	r3, #6
 80071c0:	d015      	beq.n	80071ee <HAL_TIM_Base_Start+0xae>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071c8:	d011      	beq.n	80071ee <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f042 0201 	orr.w	r2, r2, #1
 80071d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071da:	e008      	b.n	80071ee <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f042 0201 	orr.w	r2, r2, #1
 80071ea:	601a      	str	r2, [r3, #0]
 80071ec:	e000      	b.n	80071f0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80071f0:	2300      	movs	r3, #0
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3714      	adds	r7, #20
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	40010000 	.word	0x40010000
 8007204:	40000400 	.word	0x40000400
 8007208:	40000800 	.word	0x40000800
 800720c:	40000c00 	.word	0x40000c00
 8007210:	40010400 	.word	0x40010400
 8007214:	40014000 	.word	0x40014000
 8007218:	40001800 	.word	0x40001800
 800721c:	00010007 	.word	0x00010007

08007220 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d101      	bne.n	8007232 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800722e:	2301      	movs	r3, #1
 8007230:	e049      	b.n	80072c6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007238:	b2db      	uxtb	r3, r3
 800723a:	2b00      	cmp	r3, #0
 800723c:	d106      	bne.n	800724c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f7fc fc6a 	bl	8003b20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2202      	movs	r2, #2
 8007250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	3304      	adds	r3, #4
 800725c:	4619      	mov	r1, r3
 800725e:	4610      	mov	r0, r2
 8007260:	f000 fc58 	bl	8007b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2201      	movs	r2, #1
 8007270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2201      	movs	r2, #1
 8007280:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2201      	movs	r2, #1
 8007290:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2201      	movs	r2, #1
 80072a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2201      	movs	r2, #1
 80072c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3708      	adds	r7, #8
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
	...

080072d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d109      	bne.n	80072f4 <HAL_TIM_PWM_Start+0x24>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	bf14      	ite	ne
 80072ec:	2301      	movne	r3, #1
 80072ee:	2300      	moveq	r3, #0
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	e03c      	b.n	800736e <HAL_TIM_PWM_Start+0x9e>
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	2b04      	cmp	r3, #4
 80072f8:	d109      	bne.n	800730e <HAL_TIM_PWM_Start+0x3e>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007300:	b2db      	uxtb	r3, r3
 8007302:	2b01      	cmp	r3, #1
 8007304:	bf14      	ite	ne
 8007306:	2301      	movne	r3, #1
 8007308:	2300      	moveq	r3, #0
 800730a:	b2db      	uxtb	r3, r3
 800730c:	e02f      	b.n	800736e <HAL_TIM_PWM_Start+0x9e>
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	2b08      	cmp	r3, #8
 8007312:	d109      	bne.n	8007328 <HAL_TIM_PWM_Start+0x58>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800731a:	b2db      	uxtb	r3, r3
 800731c:	2b01      	cmp	r3, #1
 800731e:	bf14      	ite	ne
 8007320:	2301      	movne	r3, #1
 8007322:	2300      	moveq	r3, #0
 8007324:	b2db      	uxtb	r3, r3
 8007326:	e022      	b.n	800736e <HAL_TIM_PWM_Start+0x9e>
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	2b0c      	cmp	r3, #12
 800732c:	d109      	bne.n	8007342 <HAL_TIM_PWM_Start+0x72>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007334:	b2db      	uxtb	r3, r3
 8007336:	2b01      	cmp	r3, #1
 8007338:	bf14      	ite	ne
 800733a:	2301      	movne	r3, #1
 800733c:	2300      	moveq	r3, #0
 800733e:	b2db      	uxtb	r3, r3
 8007340:	e015      	b.n	800736e <HAL_TIM_PWM_Start+0x9e>
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b10      	cmp	r3, #16
 8007346:	d109      	bne.n	800735c <HAL_TIM_PWM_Start+0x8c>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800734e:	b2db      	uxtb	r3, r3
 8007350:	2b01      	cmp	r3, #1
 8007352:	bf14      	ite	ne
 8007354:	2301      	movne	r3, #1
 8007356:	2300      	moveq	r3, #0
 8007358:	b2db      	uxtb	r3, r3
 800735a:	e008      	b.n	800736e <HAL_TIM_PWM_Start+0x9e>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007362:	b2db      	uxtb	r3, r3
 8007364:	2b01      	cmp	r3, #1
 8007366:	bf14      	ite	ne
 8007368:	2301      	movne	r3, #1
 800736a:	2300      	moveq	r3, #0
 800736c:	b2db      	uxtb	r3, r3
 800736e:	2b00      	cmp	r3, #0
 8007370:	d001      	beq.n	8007376 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e092      	b.n	800749c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d104      	bne.n	8007386 <HAL_TIM_PWM_Start+0xb6>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2202      	movs	r2, #2
 8007380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007384:	e023      	b.n	80073ce <HAL_TIM_PWM_Start+0xfe>
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	2b04      	cmp	r3, #4
 800738a:	d104      	bne.n	8007396 <HAL_TIM_PWM_Start+0xc6>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2202      	movs	r2, #2
 8007390:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007394:	e01b      	b.n	80073ce <HAL_TIM_PWM_Start+0xfe>
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	2b08      	cmp	r3, #8
 800739a:	d104      	bne.n	80073a6 <HAL_TIM_PWM_Start+0xd6>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2202      	movs	r2, #2
 80073a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80073a4:	e013      	b.n	80073ce <HAL_TIM_PWM_Start+0xfe>
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	2b0c      	cmp	r3, #12
 80073aa:	d104      	bne.n	80073b6 <HAL_TIM_PWM_Start+0xe6>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2202      	movs	r2, #2
 80073b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80073b4:	e00b      	b.n	80073ce <HAL_TIM_PWM_Start+0xfe>
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	2b10      	cmp	r3, #16
 80073ba:	d104      	bne.n	80073c6 <HAL_TIM_PWM_Start+0xf6>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2202      	movs	r2, #2
 80073c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073c4:	e003      	b.n	80073ce <HAL_TIM_PWM_Start+0xfe>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2202      	movs	r2, #2
 80073ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	2201      	movs	r2, #1
 80073d4:	6839      	ldr	r1, [r7, #0]
 80073d6:	4618      	mov	r0, r3
 80073d8:	f000 ffad 	bl	8008336 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a30      	ldr	r2, [pc, #192]	@ (80074a4 <HAL_TIM_PWM_Start+0x1d4>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d004      	beq.n	80073f0 <HAL_TIM_PWM_Start+0x120>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a2f      	ldr	r2, [pc, #188]	@ (80074a8 <HAL_TIM_PWM_Start+0x1d8>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d101      	bne.n	80073f4 <HAL_TIM_PWM_Start+0x124>
 80073f0:	2301      	movs	r3, #1
 80073f2:	e000      	b.n	80073f6 <HAL_TIM_PWM_Start+0x126>
 80073f4:	2300      	movs	r3, #0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d007      	beq.n	800740a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007408:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a25      	ldr	r2, [pc, #148]	@ (80074a4 <HAL_TIM_PWM_Start+0x1d4>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d022      	beq.n	800745a <HAL_TIM_PWM_Start+0x18a>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800741c:	d01d      	beq.n	800745a <HAL_TIM_PWM_Start+0x18a>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a22      	ldr	r2, [pc, #136]	@ (80074ac <HAL_TIM_PWM_Start+0x1dc>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d018      	beq.n	800745a <HAL_TIM_PWM_Start+0x18a>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a20      	ldr	r2, [pc, #128]	@ (80074b0 <HAL_TIM_PWM_Start+0x1e0>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d013      	beq.n	800745a <HAL_TIM_PWM_Start+0x18a>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a1f      	ldr	r2, [pc, #124]	@ (80074b4 <HAL_TIM_PWM_Start+0x1e4>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d00e      	beq.n	800745a <HAL_TIM_PWM_Start+0x18a>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a19      	ldr	r2, [pc, #100]	@ (80074a8 <HAL_TIM_PWM_Start+0x1d8>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d009      	beq.n	800745a <HAL_TIM_PWM_Start+0x18a>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a1b      	ldr	r2, [pc, #108]	@ (80074b8 <HAL_TIM_PWM_Start+0x1e8>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d004      	beq.n	800745a <HAL_TIM_PWM_Start+0x18a>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a19      	ldr	r2, [pc, #100]	@ (80074bc <HAL_TIM_PWM_Start+0x1ec>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d115      	bne.n	8007486 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	689a      	ldr	r2, [r3, #8]
 8007460:	4b17      	ldr	r3, [pc, #92]	@ (80074c0 <HAL_TIM_PWM_Start+0x1f0>)
 8007462:	4013      	ands	r3, r2
 8007464:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2b06      	cmp	r3, #6
 800746a:	d015      	beq.n	8007498 <HAL_TIM_PWM_Start+0x1c8>
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007472:	d011      	beq.n	8007498 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f042 0201 	orr.w	r2, r2, #1
 8007482:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007484:	e008      	b.n	8007498 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f042 0201 	orr.w	r2, r2, #1
 8007494:	601a      	str	r2, [r3, #0]
 8007496:	e000      	b.n	800749a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007498:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800749a:	2300      	movs	r3, #0
}
 800749c:	4618      	mov	r0, r3
 800749e:	3710      	adds	r7, #16
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}
 80074a4:	40010000 	.word	0x40010000
 80074a8:	40010400 	.word	0x40010400
 80074ac:	40000400 	.word	0x40000400
 80074b0:	40000800 	.word	0x40000800
 80074b4:	40000c00 	.word	0x40000c00
 80074b8:	40014000 	.word	0x40014000
 80074bc:	40001800 	.word	0x40001800
 80074c0:	00010007 	.word	0x00010007

080074c4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b082      	sub	sp, #8
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2200      	movs	r2, #0
 80074d4:	6839      	ldr	r1, [r7, #0]
 80074d6:	4618      	mov	r0, r3
 80074d8:	f000 ff2d 	bl	8008336 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a36      	ldr	r2, [pc, #216]	@ (80075bc <HAL_TIM_PWM_Stop+0xf8>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d004      	beq.n	80074f0 <HAL_TIM_PWM_Stop+0x2c>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a35      	ldr	r2, [pc, #212]	@ (80075c0 <HAL_TIM_PWM_Stop+0xfc>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d101      	bne.n	80074f4 <HAL_TIM_PWM_Stop+0x30>
 80074f0:	2301      	movs	r3, #1
 80074f2:	e000      	b.n	80074f6 <HAL_TIM_PWM_Stop+0x32>
 80074f4:	2300      	movs	r3, #0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d017      	beq.n	800752a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	6a1a      	ldr	r2, [r3, #32]
 8007500:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007504:	4013      	ands	r3, r2
 8007506:	2b00      	cmp	r3, #0
 8007508:	d10f      	bne.n	800752a <HAL_TIM_PWM_Stop+0x66>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	6a1a      	ldr	r2, [r3, #32]
 8007510:	f240 4344 	movw	r3, #1092	@ 0x444
 8007514:	4013      	ands	r3, r2
 8007516:	2b00      	cmp	r3, #0
 8007518:	d107      	bne.n	800752a <HAL_TIM_PWM_Stop+0x66>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007528:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	6a1a      	ldr	r2, [r3, #32]
 8007530:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007534:	4013      	ands	r3, r2
 8007536:	2b00      	cmp	r3, #0
 8007538:	d10f      	bne.n	800755a <HAL_TIM_PWM_Stop+0x96>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	6a1a      	ldr	r2, [r3, #32]
 8007540:	f240 4344 	movw	r3, #1092	@ 0x444
 8007544:	4013      	ands	r3, r2
 8007546:	2b00      	cmp	r3, #0
 8007548:	d107      	bne.n	800755a <HAL_TIM_PWM_Stop+0x96>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f022 0201 	bic.w	r2, r2, #1
 8007558:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d104      	bne.n	800756a <HAL_TIM_PWM_Stop+0xa6>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007568:	e023      	b.n	80075b2 <HAL_TIM_PWM_Stop+0xee>
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b04      	cmp	r3, #4
 800756e:	d104      	bne.n	800757a <HAL_TIM_PWM_Stop+0xb6>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007578:	e01b      	b.n	80075b2 <HAL_TIM_PWM_Stop+0xee>
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	2b08      	cmp	r3, #8
 800757e:	d104      	bne.n	800758a <HAL_TIM_PWM_Stop+0xc6>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2201      	movs	r2, #1
 8007584:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007588:	e013      	b.n	80075b2 <HAL_TIM_PWM_Stop+0xee>
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	2b0c      	cmp	r3, #12
 800758e:	d104      	bne.n	800759a <HAL_TIM_PWM_Stop+0xd6>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007598:	e00b      	b.n	80075b2 <HAL_TIM_PWM_Stop+0xee>
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	2b10      	cmp	r3, #16
 800759e:	d104      	bne.n	80075aa <HAL_TIM_PWM_Stop+0xe6>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80075a8:	e003      	b.n	80075b2 <HAL_TIM_PWM_Stop+0xee>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80075b2:	2300      	movs	r3, #0
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3708      	adds	r7, #8
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}
 80075bc:	40010000 	.word	0x40010000
 80075c0:	40010400 	.word	0x40010400

080075c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	f003 0302 	and.w	r3, r3, #2
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d122      	bne.n	8007620 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	f003 0302 	and.w	r3, r3, #2
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d11b      	bne.n	8007620 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f06f 0202 	mvn.w	r2, #2
 80075f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2201      	movs	r2, #1
 80075f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	f003 0303 	and.w	r3, r3, #3
 8007602:	2b00      	cmp	r3, #0
 8007604:	d003      	beq.n	800760e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f000 fa66 	bl	8007ad8 <HAL_TIM_IC_CaptureCallback>
 800760c:	e005      	b.n	800761a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f000 fa58 	bl	8007ac4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fa69 	bl	8007aec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	691b      	ldr	r3, [r3, #16]
 8007626:	f003 0304 	and.w	r3, r3, #4
 800762a:	2b04      	cmp	r3, #4
 800762c:	d122      	bne.n	8007674 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	f003 0304 	and.w	r3, r3, #4
 8007638:	2b04      	cmp	r3, #4
 800763a:	d11b      	bne.n	8007674 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f06f 0204 	mvn.w	r2, #4
 8007644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2202      	movs	r2, #2
 800764a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	699b      	ldr	r3, [r3, #24]
 8007652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007656:	2b00      	cmp	r3, #0
 8007658:	d003      	beq.n	8007662 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 fa3c 	bl	8007ad8 <HAL_TIM_IC_CaptureCallback>
 8007660:	e005      	b.n	800766e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f000 fa2e 	bl	8007ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 fa3f 	bl	8007aec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	691b      	ldr	r3, [r3, #16]
 800767a:	f003 0308 	and.w	r3, r3, #8
 800767e:	2b08      	cmp	r3, #8
 8007680:	d122      	bne.n	80076c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	f003 0308 	and.w	r3, r3, #8
 800768c:	2b08      	cmp	r3, #8
 800768e:	d11b      	bne.n	80076c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f06f 0208 	mvn.w	r2, #8
 8007698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2204      	movs	r2, #4
 800769e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	69db      	ldr	r3, [r3, #28]
 80076a6:	f003 0303 	and.w	r3, r3, #3
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d003      	beq.n	80076b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 fa12 	bl	8007ad8 <HAL_TIM_IC_CaptureCallback>
 80076b4:	e005      	b.n	80076c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 fa04 	bl	8007ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f000 fa15 	bl	8007aec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	f003 0310 	and.w	r3, r3, #16
 80076d2:	2b10      	cmp	r3, #16
 80076d4:	d122      	bne.n	800771c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	f003 0310 	and.w	r3, r3, #16
 80076e0:	2b10      	cmp	r3, #16
 80076e2:	d11b      	bne.n	800771c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f06f 0210 	mvn.w	r2, #16
 80076ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2208      	movs	r2, #8
 80076f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	69db      	ldr	r3, [r3, #28]
 80076fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d003      	beq.n	800770a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f000 f9e8 	bl	8007ad8 <HAL_TIM_IC_CaptureCallback>
 8007708:	e005      	b.n	8007716 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 f9da 	bl	8007ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 f9eb 	bl	8007aec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	f003 0301 	and.w	r3, r3, #1
 8007726:	2b01      	cmp	r3, #1
 8007728:	d10e      	bne.n	8007748 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	f003 0301 	and.w	r3, r3, #1
 8007734:	2b01      	cmp	r3, #1
 8007736:	d107      	bne.n	8007748 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f06f 0201 	mvn.w	r2, #1
 8007740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 f9b4 	bl	8007ab0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007752:	2b80      	cmp	r3, #128	@ 0x80
 8007754:	d10e      	bne.n	8007774 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007760:	2b80      	cmp	r3, #128	@ 0x80
 8007762:	d107      	bne.n	8007774 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800776c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f001 f83c 	bl	80087ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800777e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007782:	d10e      	bne.n	80077a2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800778e:	2b80      	cmp	r3, #128	@ 0x80
 8007790:	d107      	bne.n	80077a2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800779a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f001 f82f 	bl	8008800 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077ac:	2b40      	cmp	r3, #64	@ 0x40
 80077ae:	d10e      	bne.n	80077ce <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077ba:	2b40      	cmp	r3, #64	@ 0x40
 80077bc:	d107      	bne.n	80077ce <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80077c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 f999 	bl	8007b00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	691b      	ldr	r3, [r3, #16]
 80077d4:	f003 0320 	and.w	r3, r3, #32
 80077d8:	2b20      	cmp	r3, #32
 80077da:	d10e      	bne.n	80077fa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	68db      	ldr	r3, [r3, #12]
 80077e2:	f003 0320 	and.w	r3, r3, #32
 80077e6:	2b20      	cmp	r3, #32
 80077e8:	d107      	bne.n	80077fa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f06f 0220 	mvn.w	r2, #32
 80077f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 ffef 	bl	80087d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80077fa:	bf00      	nop
 80077fc:	3708      	adds	r7, #8
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}
	...

08007804 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b086      	sub	sp, #24
 8007808:	af00      	add	r7, sp, #0
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007810:	2300      	movs	r3, #0
 8007812:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800781a:	2b01      	cmp	r3, #1
 800781c:	d101      	bne.n	8007822 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800781e:	2302      	movs	r3, #2
 8007820:	e0ff      	b.n	8007a22 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2201      	movs	r2, #1
 8007826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2b14      	cmp	r3, #20
 800782e:	f200 80f0 	bhi.w	8007a12 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007832:	a201      	add	r2, pc, #4	@ (adr r2, 8007838 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007838:	0800788d 	.word	0x0800788d
 800783c:	08007a13 	.word	0x08007a13
 8007840:	08007a13 	.word	0x08007a13
 8007844:	08007a13 	.word	0x08007a13
 8007848:	080078cd 	.word	0x080078cd
 800784c:	08007a13 	.word	0x08007a13
 8007850:	08007a13 	.word	0x08007a13
 8007854:	08007a13 	.word	0x08007a13
 8007858:	0800790f 	.word	0x0800790f
 800785c:	08007a13 	.word	0x08007a13
 8007860:	08007a13 	.word	0x08007a13
 8007864:	08007a13 	.word	0x08007a13
 8007868:	0800794f 	.word	0x0800794f
 800786c:	08007a13 	.word	0x08007a13
 8007870:	08007a13 	.word	0x08007a13
 8007874:	08007a13 	.word	0x08007a13
 8007878:	08007991 	.word	0x08007991
 800787c:	08007a13 	.word	0x08007a13
 8007880:	08007a13 	.word	0x08007a13
 8007884:	08007a13 	.word	0x08007a13
 8007888:	080079d1 	.word	0x080079d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68b9      	ldr	r1, [r7, #8]
 8007892:	4618      	mov	r0, r3
 8007894:	f000 f9de 	bl	8007c54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	699a      	ldr	r2, [r3, #24]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f042 0208 	orr.w	r2, r2, #8
 80078a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	699a      	ldr	r2, [r3, #24]
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f022 0204 	bic.w	r2, r2, #4
 80078b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	6999      	ldr	r1, [r3, #24]
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	691a      	ldr	r2, [r3, #16]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	430a      	orrs	r2, r1
 80078c8:	619a      	str	r2, [r3, #24]
      break;
 80078ca:	e0a5      	b.n	8007a18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	68b9      	ldr	r1, [r7, #8]
 80078d2:	4618      	mov	r0, r3
 80078d4:	f000 fa30 	bl	8007d38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	699a      	ldr	r2, [r3, #24]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80078e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	699a      	ldr	r2, [r3, #24]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	6999      	ldr	r1, [r3, #24]
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	021a      	lsls	r2, r3, #8
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	430a      	orrs	r2, r1
 800790a:	619a      	str	r2, [r3, #24]
      break;
 800790c:	e084      	b.n	8007a18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68b9      	ldr	r1, [r7, #8]
 8007914:	4618      	mov	r0, r3
 8007916:	f000 fa87 	bl	8007e28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	69da      	ldr	r2, [r3, #28]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f042 0208 	orr.w	r2, r2, #8
 8007928:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	69da      	ldr	r2, [r3, #28]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f022 0204 	bic.w	r2, r2, #4
 8007938:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	69d9      	ldr	r1, [r3, #28]
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	691a      	ldr	r2, [r3, #16]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	430a      	orrs	r2, r1
 800794a:	61da      	str	r2, [r3, #28]
      break;
 800794c:	e064      	b.n	8007a18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68b9      	ldr	r1, [r7, #8]
 8007954:	4618      	mov	r0, r3
 8007956:	f000 fadd 	bl	8007f14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	69da      	ldr	r2, [r3, #28]
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007968:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	69da      	ldr	r2, [r3, #28]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007978:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	69d9      	ldr	r1, [r3, #28]
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	691b      	ldr	r3, [r3, #16]
 8007984:	021a      	lsls	r2, r3, #8
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	430a      	orrs	r2, r1
 800798c:	61da      	str	r2, [r3, #28]
      break;
 800798e:	e043      	b.n	8007a18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68b9      	ldr	r1, [r7, #8]
 8007996:	4618      	mov	r0, r3
 8007998:	f000 fb14 	bl	8007fc4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f042 0208 	orr.w	r2, r2, #8
 80079aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f022 0204 	bic.w	r2, r2, #4
 80079ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	691a      	ldr	r2, [r3, #16]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	430a      	orrs	r2, r1
 80079cc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80079ce:	e023      	b.n	8007a18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68b9      	ldr	r1, [r7, #8]
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 fb46 	bl	8008068 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80079ea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079fa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	021a      	lsls	r2, r3, #8
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	430a      	orrs	r2, r1
 8007a0e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007a10:	e002      	b.n	8007a18 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	75fb      	strb	r3, [r7, #23]
      break;
 8007a16:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a20:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3718      	adds	r7, #24
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop

08007a2c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d101      	bne.n	8007a44 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007a40:	2302      	movs	r3, #2
 8007a42:	e031      	b.n	8007aa8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2202      	movs	r2, #2
 8007a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007a54:	6839      	ldr	r1, [r7, #0]
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 fb5a 	bl	8008110 <TIM_SlaveTimer_SetConfig>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d009      	beq.n	8007a76 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	e018      	b.n	8007aa8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	68da      	ldr	r2, [r3, #12]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a84:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	68da      	ldr	r2, [r3, #12]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007a94:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2201      	movs	r2, #1
 8007a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007aa6:	2300      	movs	r3, #0
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3708      	adds	r7, #8
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007ab8:	bf00      	nop
 8007aba:	370c      	adds	r7, #12
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007acc:	bf00      	nop
 8007ace:	370c      	adds	r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007ae0:	bf00      	nop
 8007ae2:	370c      	adds	r7, #12
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr

08007aec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007af4:	bf00      	nop
 8007af6:	370c      	adds	r7, #12
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b08:	bf00      	nop
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr

08007b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a40      	ldr	r2, [pc, #256]	@ (8007c28 <TIM_Base_SetConfig+0x114>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d013      	beq.n	8007b54 <TIM_Base_SetConfig+0x40>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b32:	d00f      	beq.n	8007b54 <TIM_Base_SetConfig+0x40>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a3d      	ldr	r2, [pc, #244]	@ (8007c2c <TIM_Base_SetConfig+0x118>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d00b      	beq.n	8007b54 <TIM_Base_SetConfig+0x40>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a3c      	ldr	r2, [pc, #240]	@ (8007c30 <TIM_Base_SetConfig+0x11c>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d007      	beq.n	8007b54 <TIM_Base_SetConfig+0x40>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4a3b      	ldr	r2, [pc, #236]	@ (8007c34 <TIM_Base_SetConfig+0x120>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d003      	beq.n	8007b54 <TIM_Base_SetConfig+0x40>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	4a3a      	ldr	r2, [pc, #232]	@ (8007c38 <TIM_Base_SetConfig+0x124>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d108      	bne.n	8007b66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	68fa      	ldr	r2, [r7, #12]
 8007b62:	4313      	orrs	r3, r2
 8007b64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a2f      	ldr	r2, [pc, #188]	@ (8007c28 <TIM_Base_SetConfig+0x114>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d02b      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b74:	d027      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a2c      	ldr	r2, [pc, #176]	@ (8007c2c <TIM_Base_SetConfig+0x118>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d023      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a2b      	ldr	r2, [pc, #172]	@ (8007c30 <TIM_Base_SetConfig+0x11c>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d01f      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a2a      	ldr	r2, [pc, #168]	@ (8007c34 <TIM_Base_SetConfig+0x120>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d01b      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a29      	ldr	r2, [pc, #164]	@ (8007c38 <TIM_Base_SetConfig+0x124>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d017      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a28      	ldr	r2, [pc, #160]	@ (8007c3c <TIM_Base_SetConfig+0x128>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d013      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a27      	ldr	r2, [pc, #156]	@ (8007c40 <TIM_Base_SetConfig+0x12c>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d00f      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a26      	ldr	r2, [pc, #152]	@ (8007c44 <TIM_Base_SetConfig+0x130>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d00b      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a25      	ldr	r2, [pc, #148]	@ (8007c48 <TIM_Base_SetConfig+0x134>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d007      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a24      	ldr	r2, [pc, #144]	@ (8007c4c <TIM_Base_SetConfig+0x138>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d003      	beq.n	8007bc6 <TIM_Base_SetConfig+0xb2>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a23      	ldr	r2, [pc, #140]	@ (8007c50 <TIM_Base_SetConfig+0x13c>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d108      	bne.n	8007bd8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	68fa      	ldr	r2, [r7, #12]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	695b      	ldr	r3, [r3, #20]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	689a      	ldr	r2, [r3, #8]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8007c28 <TIM_Base_SetConfig+0x114>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d003      	beq.n	8007c0c <TIM_Base_SetConfig+0xf8>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a0c      	ldr	r2, [pc, #48]	@ (8007c38 <TIM_Base_SetConfig+0x124>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d103      	bne.n	8007c14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	691a      	ldr	r2, [r3, #16]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	615a      	str	r2, [r3, #20]
}
 8007c1a:	bf00      	nop
 8007c1c:	3714      	adds	r7, #20
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr
 8007c26:	bf00      	nop
 8007c28:	40010000 	.word	0x40010000
 8007c2c:	40000400 	.word	0x40000400
 8007c30:	40000800 	.word	0x40000800
 8007c34:	40000c00 	.word	0x40000c00
 8007c38:	40010400 	.word	0x40010400
 8007c3c:	40014000 	.word	0x40014000
 8007c40:	40014400 	.word	0x40014400
 8007c44:	40014800 	.word	0x40014800
 8007c48:	40001800 	.word	0x40001800
 8007c4c:	40001c00 	.word	0x40001c00
 8007c50:	40002000 	.word	0x40002000

08007c54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b087      	sub	sp, #28
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6a1b      	ldr	r3, [r3, #32]
 8007c62:	f023 0201 	bic.w	r2, r3, #1
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a1b      	ldr	r3, [r3, #32]
 8007c6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	699b      	ldr	r3, [r3, #24]
 8007c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c7c:	68fa      	ldr	r2, [r7, #12]
 8007c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8007d2c <TIM_OC1_SetConfig+0xd8>)
 8007c80:	4013      	ands	r3, r2
 8007c82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f023 0303 	bic.w	r3, r3, #3
 8007c8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	68fa      	ldr	r2, [r7, #12]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	f023 0302 	bic.w	r3, r3, #2
 8007c9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	697a      	ldr	r2, [r7, #20]
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4a21      	ldr	r2, [pc, #132]	@ (8007d30 <TIM_OC1_SetConfig+0xdc>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d003      	beq.n	8007cb8 <TIM_OC1_SetConfig+0x64>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	4a20      	ldr	r2, [pc, #128]	@ (8007d34 <TIM_OC1_SetConfig+0xe0>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d10c      	bne.n	8007cd2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	f023 0308 	bic.w	r3, r3, #8
 8007cbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	697a      	ldr	r2, [r7, #20]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	f023 0304 	bic.w	r3, r3, #4
 8007cd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	4a16      	ldr	r2, [pc, #88]	@ (8007d30 <TIM_OC1_SetConfig+0xdc>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d003      	beq.n	8007ce2 <TIM_OC1_SetConfig+0x8e>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	4a15      	ldr	r2, [pc, #84]	@ (8007d34 <TIM_OC1_SetConfig+0xe0>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d111      	bne.n	8007d06 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	695b      	ldr	r3, [r3, #20]
 8007cf6:	693a      	ldr	r2, [r7, #16]
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	699b      	ldr	r3, [r3, #24]
 8007d00:	693a      	ldr	r2, [r7, #16]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	693a      	ldr	r2, [r7, #16]
 8007d0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	68fa      	ldr	r2, [r7, #12]
 8007d10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	685a      	ldr	r2, [r3, #4]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	697a      	ldr	r2, [r7, #20]
 8007d1e:	621a      	str	r2, [r3, #32]
}
 8007d20:	bf00      	nop
 8007d22:	371c      	adds	r7, #28
 8007d24:	46bd      	mov	sp, r7
 8007d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2a:	4770      	bx	lr
 8007d2c:	fffeff8f 	.word	0xfffeff8f
 8007d30:	40010000 	.word	0x40010000
 8007d34:	40010400 	.word	0x40010400

08007d38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b087      	sub	sp, #28
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a1b      	ldr	r3, [r3, #32]
 8007d46:	f023 0210 	bic.w	r2, r3, #16
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6a1b      	ldr	r3, [r3, #32]
 8007d52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	699b      	ldr	r3, [r3, #24]
 8007d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d60:	68fa      	ldr	r2, [r7, #12]
 8007d62:	4b2e      	ldr	r3, [pc, #184]	@ (8007e1c <TIM_OC2_SetConfig+0xe4>)
 8007d64:	4013      	ands	r3, r2
 8007d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	021b      	lsls	r3, r3, #8
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	f023 0320 	bic.w	r3, r3, #32
 8007d82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	689b      	ldr	r3, [r3, #8]
 8007d88:	011b      	lsls	r3, r3, #4
 8007d8a:	697a      	ldr	r2, [r7, #20]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a23      	ldr	r2, [pc, #140]	@ (8007e20 <TIM_OC2_SetConfig+0xe8>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d003      	beq.n	8007da0 <TIM_OC2_SetConfig+0x68>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a22      	ldr	r2, [pc, #136]	@ (8007e24 <TIM_OC2_SetConfig+0xec>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d10d      	bne.n	8007dbc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007da6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	011b      	lsls	r3, r3, #4
 8007dae:	697a      	ldr	r2, [r7, #20]
 8007db0:	4313      	orrs	r3, r2
 8007db2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a18      	ldr	r2, [pc, #96]	@ (8007e20 <TIM_OC2_SetConfig+0xe8>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d003      	beq.n	8007dcc <TIM_OC2_SetConfig+0x94>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a17      	ldr	r2, [pc, #92]	@ (8007e24 <TIM_OC2_SetConfig+0xec>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d113      	bne.n	8007df4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007dd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007dda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	695b      	ldr	r3, [r3, #20]
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	4313      	orrs	r3, r2
 8007de6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	699b      	ldr	r3, [r3, #24]
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	693a      	ldr	r2, [r7, #16]
 8007df0:	4313      	orrs	r3, r2
 8007df2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	693a      	ldr	r2, [r7, #16]
 8007df8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	68fa      	ldr	r2, [r7, #12]
 8007dfe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	685a      	ldr	r2, [r3, #4]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	697a      	ldr	r2, [r7, #20]
 8007e0c:	621a      	str	r2, [r3, #32]
}
 8007e0e:	bf00      	nop
 8007e10:	371c      	adds	r7, #28
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop
 8007e1c:	feff8fff 	.word	0xfeff8fff
 8007e20:	40010000 	.word	0x40010000
 8007e24:	40010400 	.word	0x40010400

08007e28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b087      	sub	sp, #28
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6a1b      	ldr	r3, [r3, #32]
 8007e36:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a1b      	ldr	r3, [r3, #32]
 8007e42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	69db      	ldr	r3, [r3, #28]
 8007e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e50:	68fa      	ldr	r2, [r7, #12]
 8007e52:	4b2d      	ldr	r3, [pc, #180]	@ (8007f08 <TIM_OC3_SetConfig+0xe0>)
 8007e54:	4013      	ands	r3, r2
 8007e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f023 0303 	bic.w	r3, r3, #3
 8007e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68fa      	ldr	r2, [r7, #12]
 8007e66:	4313      	orrs	r3, r2
 8007e68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007e70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	021b      	lsls	r3, r3, #8
 8007e78:	697a      	ldr	r2, [r7, #20]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	4a22      	ldr	r2, [pc, #136]	@ (8007f0c <TIM_OC3_SetConfig+0xe4>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d003      	beq.n	8007e8e <TIM_OC3_SetConfig+0x66>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	4a21      	ldr	r2, [pc, #132]	@ (8007f10 <TIM_OC3_SetConfig+0xe8>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d10d      	bne.n	8007eaa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007e94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	021b      	lsls	r3, r3, #8
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	4a17      	ldr	r2, [pc, #92]	@ (8007f0c <TIM_OC3_SetConfig+0xe4>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d003      	beq.n	8007eba <TIM_OC3_SetConfig+0x92>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4a16      	ldr	r2, [pc, #88]	@ (8007f10 <TIM_OC3_SetConfig+0xe8>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d113      	bne.n	8007ee2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ec0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	695b      	ldr	r3, [r3, #20]
 8007ece:	011b      	lsls	r3, r3, #4
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	699b      	ldr	r3, [r3, #24]
 8007eda:	011b      	lsls	r3, r3, #4
 8007edc:	693a      	ldr	r2, [r7, #16]
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	693a      	ldr	r2, [r7, #16]
 8007ee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	68fa      	ldr	r2, [r7, #12]
 8007eec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	685a      	ldr	r2, [r3, #4]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	697a      	ldr	r2, [r7, #20]
 8007efa:	621a      	str	r2, [r3, #32]
}
 8007efc:	bf00      	nop
 8007efe:	371c      	adds	r7, #28
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr
 8007f08:	fffeff8f 	.word	0xfffeff8f
 8007f0c:	40010000 	.word	0x40010000
 8007f10:	40010400 	.word	0x40010400

08007f14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b087      	sub	sp, #28
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6a1b      	ldr	r3, [r3, #32]
 8007f22:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6a1b      	ldr	r3, [r3, #32]
 8007f2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	69db      	ldr	r3, [r3, #28]
 8007f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f3c:	68fa      	ldr	r2, [r7, #12]
 8007f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8007fb8 <TIM_OC4_SetConfig+0xa4>)
 8007f40:	4013      	ands	r3, r2
 8007f42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	021b      	lsls	r3, r3, #8
 8007f52:	68fa      	ldr	r2, [r7, #12]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007f5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	031b      	lsls	r3, r3, #12
 8007f66:	693a      	ldr	r2, [r7, #16]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	4a13      	ldr	r2, [pc, #76]	@ (8007fbc <TIM_OC4_SetConfig+0xa8>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d003      	beq.n	8007f7c <TIM_OC4_SetConfig+0x68>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	4a12      	ldr	r2, [pc, #72]	@ (8007fc0 <TIM_OC4_SetConfig+0xac>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d109      	bne.n	8007f90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	695b      	ldr	r3, [r3, #20]
 8007f88:	019b      	lsls	r3, r3, #6
 8007f8a:	697a      	ldr	r2, [r7, #20]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	697a      	ldr	r2, [r7, #20]
 8007f94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	68fa      	ldr	r2, [r7, #12]
 8007f9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	685a      	ldr	r2, [r3, #4]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	693a      	ldr	r2, [r7, #16]
 8007fa8:	621a      	str	r2, [r3, #32]
}
 8007faa:	bf00      	nop
 8007fac:	371c      	adds	r7, #28
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr
 8007fb6:	bf00      	nop
 8007fb8:	feff8fff 	.word	0xfeff8fff
 8007fbc:	40010000 	.word	0x40010000
 8007fc0:	40010400 	.word	0x40010400

08007fc4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b087      	sub	sp, #28
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6a1b      	ldr	r3, [r3, #32]
 8007fd2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
 8007fde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007fec:	68fa      	ldr	r2, [r7, #12]
 8007fee:	4b1b      	ldr	r3, [pc, #108]	@ (800805c <TIM_OC5_SetConfig+0x98>)
 8007ff0:	4013      	ands	r3, r2
 8007ff2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	68fa      	ldr	r2, [r7, #12]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008004:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	041b      	lsls	r3, r3, #16
 800800c:	693a      	ldr	r2, [r7, #16]
 800800e:	4313      	orrs	r3, r2
 8008010:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	4a12      	ldr	r2, [pc, #72]	@ (8008060 <TIM_OC5_SetConfig+0x9c>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d003      	beq.n	8008022 <TIM_OC5_SetConfig+0x5e>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	4a11      	ldr	r2, [pc, #68]	@ (8008064 <TIM_OC5_SetConfig+0xa0>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d109      	bne.n	8008036 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008028:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	695b      	ldr	r3, [r3, #20]
 800802e:	021b      	lsls	r3, r3, #8
 8008030:	697a      	ldr	r2, [r7, #20]
 8008032:	4313      	orrs	r3, r2
 8008034:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	697a      	ldr	r2, [r7, #20]
 800803a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	685a      	ldr	r2, [r3, #4]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	693a      	ldr	r2, [r7, #16]
 800804e:	621a      	str	r2, [r3, #32]
}
 8008050:	bf00      	nop
 8008052:	371c      	adds	r7, #28
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr
 800805c:	fffeff8f 	.word	0xfffeff8f
 8008060:	40010000 	.word	0x40010000
 8008064:	40010400 	.word	0x40010400

08008068 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008068:	b480      	push	{r7}
 800806a:	b087      	sub	sp, #28
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6a1b      	ldr	r3, [r3, #32]
 8008076:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6a1b      	ldr	r3, [r3, #32]
 8008082:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800808e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008090:	68fa      	ldr	r2, [r7, #12]
 8008092:	4b1c      	ldr	r3, [pc, #112]	@ (8008104 <TIM_OC6_SetConfig+0x9c>)
 8008094:	4013      	ands	r3, r2
 8008096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	021b      	lsls	r3, r3, #8
 800809e:	68fa      	ldr	r2, [r7, #12]
 80080a0:	4313      	orrs	r3, r2
 80080a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80080aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	051b      	lsls	r3, r3, #20
 80080b2:	693a      	ldr	r2, [r7, #16]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4a13      	ldr	r2, [pc, #76]	@ (8008108 <TIM_OC6_SetConfig+0xa0>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d003      	beq.n	80080c8 <TIM_OC6_SetConfig+0x60>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4a12      	ldr	r2, [pc, #72]	@ (800810c <TIM_OC6_SetConfig+0xa4>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d109      	bne.n	80080dc <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80080ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	695b      	ldr	r3, [r3, #20]
 80080d4:	029b      	lsls	r3, r3, #10
 80080d6:	697a      	ldr	r2, [r7, #20]
 80080d8:	4313      	orrs	r3, r2
 80080da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	697a      	ldr	r2, [r7, #20]
 80080e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	685a      	ldr	r2, [r3, #4]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	693a      	ldr	r2, [r7, #16]
 80080f4:	621a      	str	r2, [r3, #32]
}
 80080f6:	bf00      	nop
 80080f8:	371c      	adds	r7, #28
 80080fa:	46bd      	mov	sp, r7
 80080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	feff8fff 	.word	0xfeff8fff
 8008108:	40010000 	.word	0x40010000
 800810c:	40010400 	.word	0x40010400

08008110 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b086      	sub	sp, #24
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800811a:	2300      	movs	r3, #0
 800811c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800812c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	693a      	ldr	r2, [r7, #16]
 8008134:	4313      	orrs	r3, r2
 8008136:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008138:	693a      	ldr	r2, [r7, #16]
 800813a:	4b3e      	ldr	r3, [pc, #248]	@ (8008234 <TIM_SlaveTimer_SetConfig+0x124>)
 800813c:	4013      	ands	r3, r2
 800813e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	4313      	orrs	r3, r2
 8008148:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	693a      	ldr	r2, [r7, #16]
 8008150:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	2b70      	cmp	r3, #112	@ 0x70
 8008158:	d01a      	beq.n	8008190 <TIM_SlaveTimer_SetConfig+0x80>
 800815a:	2b70      	cmp	r3, #112	@ 0x70
 800815c:	d860      	bhi.n	8008220 <TIM_SlaveTimer_SetConfig+0x110>
 800815e:	2b60      	cmp	r3, #96	@ 0x60
 8008160:	d054      	beq.n	800820c <TIM_SlaveTimer_SetConfig+0xfc>
 8008162:	2b60      	cmp	r3, #96	@ 0x60
 8008164:	d85c      	bhi.n	8008220 <TIM_SlaveTimer_SetConfig+0x110>
 8008166:	2b50      	cmp	r3, #80	@ 0x50
 8008168:	d046      	beq.n	80081f8 <TIM_SlaveTimer_SetConfig+0xe8>
 800816a:	2b50      	cmp	r3, #80	@ 0x50
 800816c:	d858      	bhi.n	8008220 <TIM_SlaveTimer_SetConfig+0x110>
 800816e:	2b40      	cmp	r3, #64	@ 0x40
 8008170:	d019      	beq.n	80081a6 <TIM_SlaveTimer_SetConfig+0x96>
 8008172:	2b40      	cmp	r3, #64	@ 0x40
 8008174:	d854      	bhi.n	8008220 <TIM_SlaveTimer_SetConfig+0x110>
 8008176:	2b30      	cmp	r3, #48	@ 0x30
 8008178:	d055      	beq.n	8008226 <TIM_SlaveTimer_SetConfig+0x116>
 800817a:	2b30      	cmp	r3, #48	@ 0x30
 800817c:	d850      	bhi.n	8008220 <TIM_SlaveTimer_SetConfig+0x110>
 800817e:	2b20      	cmp	r3, #32
 8008180:	d051      	beq.n	8008226 <TIM_SlaveTimer_SetConfig+0x116>
 8008182:	2b20      	cmp	r3, #32
 8008184:	d84c      	bhi.n	8008220 <TIM_SlaveTimer_SetConfig+0x110>
 8008186:	2b00      	cmp	r3, #0
 8008188:	d04d      	beq.n	8008226 <TIM_SlaveTimer_SetConfig+0x116>
 800818a:	2b10      	cmp	r3, #16
 800818c:	d04b      	beq.n	8008226 <TIM_SlaveTimer_SetConfig+0x116>
 800818e:	e047      	b.n	8008220 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80081a0:	f000 f8a9 	bl	80082f6 <TIM_ETR_SetConfig>
      break;
 80081a4:	e040      	b.n	8008228 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2b05      	cmp	r3, #5
 80081ac:	d101      	bne.n	80081b2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e03b      	b.n	800822a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	6a1b      	ldr	r3, [r3, #32]
 80081b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	6a1a      	ldr	r2, [r3, #32]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f022 0201 	bic.w	r2, r2, #1
 80081c8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	699b      	ldr	r3, [r3, #24]
 80081d0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80081d8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	691b      	ldr	r3, [r3, #16]
 80081de:	011b      	lsls	r3, r3, #4
 80081e0:	68ba      	ldr	r2, [r7, #8]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	68ba      	ldr	r2, [r7, #8]
 80081ec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	68fa      	ldr	r2, [r7, #12]
 80081f4:	621a      	str	r2, [r3, #32]
      break;
 80081f6:	e017      	b.n	8008228 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008204:	461a      	mov	r2, r3
 8008206:	f000 f817 	bl	8008238 <TIM_TI1_ConfigInputStage>
      break;
 800820a:	e00d      	b.n	8008228 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008218:	461a      	mov	r2, r3
 800821a:	f000 f83c 	bl	8008296 <TIM_TI2_ConfigInputStage>
      break;
 800821e:	e003      	b.n	8008228 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	75fb      	strb	r3, [r7, #23]
      break;
 8008224:	e000      	b.n	8008228 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8008226:	bf00      	nop
  }

  return status;
 8008228:	7dfb      	ldrb	r3, [r7, #23]
}
 800822a:	4618      	mov	r0, r3
 800822c:	3718      	adds	r7, #24
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	fffefff8 	.word	0xfffefff8

08008238 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008238:	b480      	push	{r7}
 800823a:	b087      	sub	sp, #28
 800823c:	af00      	add	r7, sp, #0
 800823e:	60f8      	str	r0, [r7, #12]
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6a1b      	ldr	r3, [r3, #32]
 8008248:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	6a1b      	ldr	r3, [r3, #32]
 800824e:	f023 0201 	bic.w	r2, r3, #1
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008262:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	011b      	lsls	r3, r3, #4
 8008268:	693a      	ldr	r2, [r7, #16]
 800826a:	4313      	orrs	r3, r2
 800826c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	f023 030a 	bic.w	r3, r3, #10
 8008274:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008276:	697a      	ldr	r2, [r7, #20]
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	4313      	orrs	r3, r2
 800827c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	693a      	ldr	r2, [r7, #16]
 8008282:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	697a      	ldr	r2, [r7, #20]
 8008288:	621a      	str	r2, [r3, #32]
}
 800828a:	bf00      	nop
 800828c:	371c      	adds	r7, #28
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008296:	b480      	push	{r7}
 8008298:	b087      	sub	sp, #28
 800829a:	af00      	add	r7, sp, #0
 800829c:	60f8      	str	r0, [r7, #12]
 800829e:	60b9      	str	r1, [r7, #8]
 80082a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	6a1b      	ldr	r3, [r3, #32]
 80082a6:	f023 0210 	bic.w	r2, r3, #16
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	699b      	ldr	r3, [r3, #24]
 80082b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6a1b      	ldr	r3, [r3, #32]
 80082b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80082c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	031b      	lsls	r3, r3, #12
 80082c6:	697a      	ldr	r2, [r7, #20]
 80082c8:	4313      	orrs	r3, r2
 80082ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80082d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	011b      	lsls	r3, r3, #4
 80082d8:	693a      	ldr	r2, [r7, #16]
 80082da:	4313      	orrs	r3, r2
 80082dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	697a      	ldr	r2, [r7, #20]
 80082e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	693a      	ldr	r2, [r7, #16]
 80082e8:	621a      	str	r2, [r3, #32]
}
 80082ea:	bf00      	nop
 80082ec:	371c      	adds	r7, #28
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr

080082f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80082f6:	b480      	push	{r7}
 80082f8:	b087      	sub	sp, #28
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	60f8      	str	r0, [r7, #12]
 80082fe:	60b9      	str	r1, [r7, #8]
 8008300:	607a      	str	r2, [r7, #4]
 8008302:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	689b      	ldr	r3, [r3, #8]
 8008308:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008310:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	021a      	lsls	r2, r3, #8
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	431a      	orrs	r2, r3
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	4313      	orrs	r3, r2
 800831e:	697a      	ldr	r2, [r7, #20]
 8008320:	4313      	orrs	r3, r2
 8008322:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	697a      	ldr	r2, [r7, #20]
 8008328:	609a      	str	r2, [r3, #8]
}
 800832a:	bf00      	nop
 800832c:	371c      	adds	r7, #28
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr

08008336 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008336:	b480      	push	{r7}
 8008338:	b087      	sub	sp, #28
 800833a:	af00      	add	r7, sp, #0
 800833c:	60f8      	str	r0, [r7, #12]
 800833e:	60b9      	str	r1, [r7, #8]
 8008340:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	f003 031f 	and.w	r3, r3, #31
 8008348:	2201      	movs	r2, #1
 800834a:	fa02 f303 	lsl.w	r3, r2, r3
 800834e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6a1a      	ldr	r2, [r3, #32]
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	43db      	mvns	r3, r3
 8008358:	401a      	ands	r2, r3
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	6a1a      	ldr	r2, [r3, #32]
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	f003 031f 	and.w	r3, r3, #31
 8008368:	6879      	ldr	r1, [r7, #4]
 800836a:	fa01 f303 	lsl.w	r3, r1, r3
 800836e:	431a      	orrs	r2, r3
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	621a      	str	r2, [r3, #32]
}
 8008374:	bf00      	nop
 8008376:	371c      	adds	r7, #28
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr

08008380 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d109      	bne.n	80083a4 <HAL_TIMEx_PWMN_Start+0x24>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008396:	b2db      	uxtb	r3, r3
 8008398:	2b01      	cmp	r3, #1
 800839a:	bf14      	ite	ne
 800839c:	2301      	movne	r3, #1
 800839e:	2300      	moveq	r3, #0
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	e022      	b.n	80083ea <HAL_TIMEx_PWMN_Start+0x6a>
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	2b04      	cmp	r3, #4
 80083a8:	d109      	bne.n	80083be <HAL_TIMEx_PWMN_Start+0x3e>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	bf14      	ite	ne
 80083b6:	2301      	movne	r3, #1
 80083b8:	2300      	moveq	r3, #0
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	e015      	b.n	80083ea <HAL_TIMEx_PWMN_Start+0x6a>
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	2b08      	cmp	r3, #8
 80083c2:	d109      	bne.n	80083d8 <HAL_TIMEx_PWMN_Start+0x58>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	bf14      	ite	ne
 80083d0:	2301      	movne	r3, #1
 80083d2:	2300      	moveq	r3, #0
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	e008      	b.n	80083ea <HAL_TIMEx_PWMN_Start+0x6a>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	bf14      	ite	ne
 80083e4:	2301      	movne	r3, #1
 80083e6:	2300      	moveq	r3, #0
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d001      	beq.n	80083f2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	e073      	b.n	80084da <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d104      	bne.n	8008402 <HAL_TIMEx_PWMN_Start+0x82>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2202      	movs	r2, #2
 80083fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008400:	e013      	b.n	800842a <HAL_TIMEx_PWMN_Start+0xaa>
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	2b04      	cmp	r3, #4
 8008406:	d104      	bne.n	8008412 <HAL_TIMEx_PWMN_Start+0x92>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2202      	movs	r2, #2
 800840c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008410:	e00b      	b.n	800842a <HAL_TIMEx_PWMN_Start+0xaa>
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	2b08      	cmp	r3, #8
 8008416:	d104      	bne.n	8008422 <HAL_TIMEx_PWMN_Start+0xa2>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2202      	movs	r2, #2
 800841c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008420:	e003      	b.n	800842a <HAL_TIMEx_PWMN_Start+0xaa>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2202      	movs	r2, #2
 8008426:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2204      	movs	r2, #4
 8008430:	6839      	ldr	r1, [r7, #0]
 8008432:	4618      	mov	r0, r3
 8008434:	f000 f9ee 	bl	8008814 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008446:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a25      	ldr	r2, [pc, #148]	@ (80084e4 <HAL_TIMEx_PWMN_Start+0x164>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d022      	beq.n	8008498 <HAL_TIMEx_PWMN_Start+0x118>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800845a:	d01d      	beq.n	8008498 <HAL_TIMEx_PWMN_Start+0x118>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a21      	ldr	r2, [pc, #132]	@ (80084e8 <HAL_TIMEx_PWMN_Start+0x168>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d018      	beq.n	8008498 <HAL_TIMEx_PWMN_Start+0x118>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a20      	ldr	r2, [pc, #128]	@ (80084ec <HAL_TIMEx_PWMN_Start+0x16c>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d013      	beq.n	8008498 <HAL_TIMEx_PWMN_Start+0x118>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a1e      	ldr	r2, [pc, #120]	@ (80084f0 <HAL_TIMEx_PWMN_Start+0x170>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d00e      	beq.n	8008498 <HAL_TIMEx_PWMN_Start+0x118>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a1d      	ldr	r2, [pc, #116]	@ (80084f4 <HAL_TIMEx_PWMN_Start+0x174>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d009      	beq.n	8008498 <HAL_TIMEx_PWMN_Start+0x118>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a1b      	ldr	r2, [pc, #108]	@ (80084f8 <HAL_TIMEx_PWMN_Start+0x178>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d004      	beq.n	8008498 <HAL_TIMEx_PWMN_Start+0x118>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a1a      	ldr	r2, [pc, #104]	@ (80084fc <HAL_TIMEx_PWMN_Start+0x17c>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d115      	bne.n	80084c4 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	689a      	ldr	r2, [r3, #8]
 800849e:	4b18      	ldr	r3, [pc, #96]	@ (8008500 <HAL_TIMEx_PWMN_Start+0x180>)
 80084a0:	4013      	ands	r3, r2
 80084a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2b06      	cmp	r3, #6
 80084a8:	d015      	beq.n	80084d6 <HAL_TIMEx_PWMN_Start+0x156>
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084b0:	d011      	beq.n	80084d6 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f042 0201 	orr.w	r2, r2, #1
 80084c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084c2:	e008      	b.n	80084d6 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	681a      	ldr	r2, [r3, #0]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f042 0201 	orr.w	r2, r2, #1
 80084d2:	601a      	str	r2, [r3, #0]
 80084d4:	e000      	b.n	80084d8 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80084d8:	2300      	movs	r3, #0
}
 80084da:	4618      	mov	r0, r3
 80084dc:	3710      	adds	r7, #16
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}
 80084e2:	bf00      	nop
 80084e4:	40010000 	.word	0x40010000
 80084e8:	40000400 	.word	0x40000400
 80084ec:	40000800 	.word	0x40000800
 80084f0:	40000c00 	.word	0x40000c00
 80084f4:	40010400 	.word	0x40010400
 80084f8:	40014000 	.word	0x40014000
 80084fc:	40001800 	.word	0x40001800
 8008500:	00010007 	.word	0x00010007

08008504 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	2200      	movs	r2, #0
 8008514:	6839      	ldr	r1, [r7, #0]
 8008516:	4618      	mov	r0, r3
 8008518:	f000 f97c 	bl	8008814 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	6a1a      	ldr	r2, [r3, #32]
 8008522:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008526:	4013      	ands	r3, r2
 8008528:	2b00      	cmp	r3, #0
 800852a:	d10f      	bne.n	800854c <HAL_TIMEx_PWMN_Stop+0x48>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	6a1a      	ldr	r2, [r3, #32]
 8008532:	f240 4344 	movw	r3, #1092	@ 0x444
 8008536:	4013      	ands	r3, r2
 8008538:	2b00      	cmp	r3, #0
 800853a:	d107      	bne.n	800854c <HAL_TIMEx_PWMN_Stop+0x48>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800854a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	6a1a      	ldr	r2, [r3, #32]
 8008552:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008556:	4013      	ands	r3, r2
 8008558:	2b00      	cmp	r3, #0
 800855a:	d10f      	bne.n	800857c <HAL_TIMEx_PWMN_Stop+0x78>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	6a1a      	ldr	r2, [r3, #32]
 8008562:	f240 4344 	movw	r3, #1092	@ 0x444
 8008566:	4013      	ands	r3, r2
 8008568:	2b00      	cmp	r3, #0
 800856a:	d107      	bne.n	800857c <HAL_TIMEx_PWMN_Stop+0x78>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	681a      	ldr	r2, [r3, #0]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f022 0201 	bic.w	r2, r2, #1
 800857a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d104      	bne.n	800858c <HAL_TIMEx_PWMN_Stop+0x88>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2201      	movs	r2, #1
 8008586:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800858a:	e013      	b.n	80085b4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	2b04      	cmp	r3, #4
 8008590:	d104      	bne.n	800859c <HAL_TIMEx_PWMN_Stop+0x98>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2201      	movs	r2, #1
 8008596:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800859a:	e00b      	b.n	80085b4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	2b08      	cmp	r3, #8
 80085a0:	d104      	bne.n	80085ac <HAL_TIMEx_PWMN_Stop+0xa8>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2201      	movs	r2, #1
 80085a6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80085aa:	e003      	b.n	80085b4 <HAL_TIMEx_PWMN_Stop+0xb0>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3708      	adds	r7, #8
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
	...

080085c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b085      	sub	sp, #20
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d101      	bne.n	80085d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085d4:	2302      	movs	r3, #2
 80085d6:	e06d      	b.n	80086b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2202      	movs	r2, #2
 80085e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	689b      	ldr	r3, [r3, #8]
 80085f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a30      	ldr	r2, [pc, #192]	@ (80086c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d004      	beq.n	800860c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a2f      	ldr	r2, [pc, #188]	@ (80086c4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d108      	bne.n	800861e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008612:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	4313      	orrs	r3, r2
 800861c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008624:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	68fa      	ldr	r2, [r7, #12]
 800862c:	4313      	orrs	r3, r2
 800862e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a20      	ldr	r2, [pc, #128]	@ (80086c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d022      	beq.n	8008688 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800864a:	d01d      	beq.n	8008688 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a1d      	ldr	r2, [pc, #116]	@ (80086c8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d018      	beq.n	8008688 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a1c      	ldr	r2, [pc, #112]	@ (80086cc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d013      	beq.n	8008688 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a1a      	ldr	r2, [pc, #104]	@ (80086d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d00e      	beq.n	8008688 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4a15      	ldr	r2, [pc, #84]	@ (80086c4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d009      	beq.n	8008688 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a16      	ldr	r2, [pc, #88]	@ (80086d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d004      	beq.n	8008688 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	4a15      	ldr	r2, [pc, #84]	@ (80086d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d10c      	bne.n	80086a2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800868e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	68ba      	ldr	r2, [r7, #8]
 8008696:	4313      	orrs	r3, r2
 8008698:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	68ba      	ldr	r2, [r7, #8]
 80086a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2201      	movs	r2, #1
 80086a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80086b2:	2300      	movs	r3, #0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3714      	adds	r7, #20
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr
 80086c0:	40010000 	.word	0x40010000
 80086c4:	40010400 	.word	0x40010400
 80086c8:	40000400 	.word	0x40000400
 80086cc:	40000800 	.word	0x40000800
 80086d0:	40000c00 	.word	0x40000c00
 80086d4:	40014000 	.word	0x40014000
 80086d8:	40001800 	.word	0x40001800

080086dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80086dc:	b480      	push	{r7}
 80086de:	b085      	sub	sp, #20
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
 80086e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80086e6:	2300      	movs	r3, #0
 80086e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d101      	bne.n	80086f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80086f4:	2302      	movs	r3, #2
 80086f6:	e065      	b.n	80087c4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2201      	movs	r2, #1
 80086fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	68db      	ldr	r3, [r3, #12]
 800870a:	4313      	orrs	r3, r2
 800870c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	689b      	ldr	r3, [r3, #8]
 8008718:	4313      	orrs	r3, r2
 800871a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	4313      	orrs	r3, r2
 8008728:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4313      	orrs	r3, r2
 8008736:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	4313      	orrs	r3, r2
 8008744:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	695b      	ldr	r3, [r3, #20]
 8008750:	4313      	orrs	r3, r2
 8008752:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800875e:	4313      	orrs	r3, r2
 8008760:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	699b      	ldr	r3, [r3, #24]
 800876c:	041b      	lsls	r3, r3, #16
 800876e:	4313      	orrs	r3, r2
 8008770:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a16      	ldr	r2, [pc, #88]	@ (80087d0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d004      	beq.n	8008786 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a14      	ldr	r2, [pc, #80]	@ (80087d4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d115      	bne.n	80087b2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008790:	051b      	lsls	r3, r3, #20
 8008792:	4313      	orrs	r3, r2
 8008794:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	69db      	ldr	r3, [r3, #28]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	6a1b      	ldr	r3, [r3, #32]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80087c2:	2300      	movs	r3, #0
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3714      	adds	r7, #20
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr
 80087d0:	40010000 	.word	0x40010000
 80087d4:	40010400 	.word	0x40010400

080087d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087d8:	b480      	push	{r7}
 80087da:	b083      	sub	sp, #12
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087e0:	bf00      	nop
 80087e2:	370c      	adds	r7, #12
 80087e4:	46bd      	mov	sp, r7
 80087e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ea:	4770      	bx	lr

080087ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b083      	sub	sp, #12
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087f4:	bf00      	nop
 80087f6:	370c      	adds	r7, #12
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008800:	b480      	push	{r7}
 8008802:	b083      	sub	sp, #12
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008808:	bf00      	nop
 800880a:	370c      	adds	r7, #12
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008814:	b480      	push	{r7}
 8008816:	b087      	sub	sp, #28
 8008818:	af00      	add	r7, sp, #0
 800881a:	60f8      	str	r0, [r7, #12]
 800881c:	60b9      	str	r1, [r7, #8]
 800881e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	f003 031f 	and.w	r3, r3, #31
 8008826:	2204      	movs	r2, #4
 8008828:	fa02 f303 	lsl.w	r3, r2, r3
 800882c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6a1a      	ldr	r2, [r3, #32]
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	43db      	mvns	r3, r3
 8008836:	401a      	ands	r2, r3
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	6a1a      	ldr	r2, [r3, #32]
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	f003 031f 	and.w	r3, r3, #31
 8008846:	6879      	ldr	r1, [r7, #4]
 8008848:	fa01 f303 	lsl.w	r3, r1, r3
 800884c:	431a      	orrs	r2, r3
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	621a      	str	r2, [r3, #32]
}
 8008852:	bf00      	nop
 8008854:	371c      	adds	r7, #28
 8008856:	46bd      	mov	sp, r7
 8008858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885c:	4770      	bx	lr
	...

08008860 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d101      	bne.n	8008872 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	e04e      	b.n	8008910 <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008876:	2b00      	cmp	r3, #0
 8008878:	d114      	bne.n	80088a4 <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 fc42 	bl	800910c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800888e:	2b00      	cmp	r3, #0
 8008890:	d103      	bne.n	800889a <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	4a20      	ldr	r2, [pc, #128]	@ (8008918 <HAL_UART_Init+0xb8>)
 8008896:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2224      	movs	r2, #36	@ 0x24
 80088a8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f022 0201 	bic.w	r2, r2, #1
 80088b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f000 fc66 	bl	800918c <UART_SetConfig>
 80088c0:	4603      	mov	r3, r0
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	d101      	bne.n	80088ca <HAL_UART_Init+0x6a>
  {
    return HAL_ERROR;
 80088c6:	2301      	movs	r3, #1
 80088c8:	e022      	b.n	8008910 <HAL_UART_Init+0xb0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d002      	beq.n	80088d8 <HAL_UART_Init+0x78>
  {
    UART_AdvFeatureConfig(huart);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 febe 	bl	8009654 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	685a      	ldr	r2, [r3, #4]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80088e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	689a      	ldr	r2, [r3, #8]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80088f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f042 0201 	orr.w	r2, r2, #1
 8008906:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f000 ff45 	bl	8009798 <UART_CheckIdleState>
 800890e:	4603      	mov	r3, r0
}
 8008910:	4618      	mov	r0, r3
 8008912:	3708      	adds	r7, #8
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}
 8008918:	08003d51 	.word	0x08003d51

0800891c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b08a      	sub	sp, #40	@ 0x28
 8008920:	af00      	add	r7, sp, #0
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	4613      	mov	r3, r2
 8008928:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008930:	2b20      	cmp	r3, #32
 8008932:	d132      	bne.n	800899a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d002      	beq.n	8008940 <HAL_UART_Receive_IT+0x24>
 800893a:	88fb      	ldrh	r3, [r7, #6]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d101      	bne.n	8008944 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008940:	2301      	movs	r3, #1
 8008942:	e02b      	b.n	800899c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2200      	movs	r2, #0
 8008948:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008954:	2b00      	cmp	r3, #0
 8008956:	d018      	beq.n	800898a <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	e853 3f00 	ldrex	r3, [r3]
 8008964:	613b      	str	r3, [r7, #16]
   return(result);
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800896c:	627b      	str	r3, [r7, #36]	@ 0x24
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	461a      	mov	r2, r3
 8008974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008976:	623b      	str	r3, [r7, #32]
 8008978:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800897a:	69f9      	ldr	r1, [r7, #28]
 800897c:	6a3a      	ldr	r2, [r7, #32]
 800897e:	e841 2300 	strex	r3, r2, [r1]
 8008982:	61bb      	str	r3, [r7, #24]
   return(result);
 8008984:	69bb      	ldr	r3, [r7, #24]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d1e6      	bne.n	8008958 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800898a:	88fb      	ldrh	r3, [r7, #6]
 800898c:	461a      	mov	r2, r3
 800898e:	68b9      	ldr	r1, [r7, #8]
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f000 ffff 	bl	8009994 <UART_Start_Receive_IT>
 8008996:	4603      	mov	r3, r0
 8008998:	e000      	b.n	800899c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800899a:	2302      	movs	r3, #2
  }
}
 800899c:	4618      	mov	r0, r3
 800899e:	3728      	adds	r7, #40	@ 0x28
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}

080089a4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b08a      	sub	sp, #40	@ 0x28
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	60f8      	str	r0, [r7, #12]
 80089ac:	60b9      	str	r1, [r7, #8]
 80089ae:	4613      	mov	r3, r2
 80089b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80089b6:	2b20      	cmp	r3, #32
 80089b8:	d165      	bne.n	8008a86 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d002      	beq.n	80089c6 <HAL_UART_Transmit_DMA+0x22>
 80089c0:	88fb      	ldrh	r3, [r7, #6]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d101      	bne.n	80089ca <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	e05e      	b.n	8008a88 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	68ba      	ldr	r2, [r7, #8]
 80089ce:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	88fa      	ldrh	r2, [r7, #6]
 80089d4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	88fa      	ldrh	r2, [r7, #6]
 80089dc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2221      	movs	r2, #33	@ 0x21
 80089ec:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d027      	beq.n	8008a46 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089fa:	4a25      	ldr	r2, [pc, #148]	@ (8008a90 <HAL_UART_Transmit_DMA+0xec>)
 80089fc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a02:	4a24      	ldr	r2, [pc, #144]	@ (8008a94 <HAL_UART_Transmit_DMA+0xf0>)
 8008a04:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a0a:	4a23      	ldr	r2, [pc, #140]	@ (8008a98 <HAL_UART_Transmit_DMA+0xf4>)
 8008a0c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a12:	2200      	movs	r2, #0
 8008a14:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a1e:	4619      	mov	r1, r3
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	3328      	adds	r3, #40	@ 0x28
 8008a26:	461a      	mov	r2, r3
 8008a28:	88fb      	ldrh	r3, [r7, #6]
 8008a2a:	f7fc fbc5 	bl	80051b8 <HAL_DMA_Start_IT>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d008      	beq.n	8008a46 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2210      	movs	r2, #16
 8008a38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2220      	movs	r2, #32
 8008a40:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	e020      	b.n	8008a88 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2240      	movs	r2, #64	@ 0x40
 8008a4c:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	3308      	adds	r3, #8
 8008a54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	e853 3f00 	ldrex	r3, [r3]
 8008a5c:	613b      	str	r3, [r7, #16]
   return(result);
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	3308      	adds	r3, #8
 8008a6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a6e:	623a      	str	r2, [r7, #32]
 8008a70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a72:	69f9      	ldr	r1, [r7, #28]
 8008a74:	6a3a      	ldr	r2, [r7, #32]
 8008a76:	e841 2300 	strex	r3, r2, [r1]
 8008a7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a7c:	69bb      	ldr	r3, [r7, #24]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d1e5      	bne.n	8008a4e <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8008a82:	2300      	movs	r3, #0
 8008a84:	e000      	b.n	8008a88 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8008a86:	2302      	movs	r3, #2
  }
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3728      	adds	r7, #40	@ 0x28
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	08009c35 	.word	0x08009c35
 8008a94:	08009ccf 	.word	0x08009ccf
 8008a98:	08009cef 	.word	0x08009cef

08008a9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b0ba      	sub	sp, #232	@ 0xe8
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	69db      	ldr	r3, [r3, #28]
 8008aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008ac2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008ac6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008aca:	4013      	ands	r3, r2
 8008acc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008ad0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d115      	bne.n	8008b04 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008adc:	f003 0320 	and.w	r3, r3, #32
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d00f      	beq.n	8008b04 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ae8:	f003 0320 	and.w	r3, r3, #32
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d009      	beq.n	8008b04 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	f000 82a1 	beq.w	800903c <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	4798      	blx	r3
      }
      return;
 8008b02:	e29b      	b.n	800903c <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008b04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f000 811d 	beq.w	8008d48 <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008b0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b12:	f003 0301 	and.w	r3, r3, #1
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d106      	bne.n	8008b28 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008b1a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008b1e:	4b88      	ldr	r3, [pc, #544]	@ (8008d40 <HAL_UART_IRQHandler+0x2a4>)
 8008b20:	4013      	ands	r3, r2
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	f000 8110 	beq.w	8008d48 <HAL_UART_IRQHandler+0x2ac>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b2c:	f003 0301 	and.w	r3, r3, #1
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d011      	beq.n	8008b58 <HAL_UART_IRQHandler+0xbc>
 8008b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d00b      	beq.n	8008b58 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	2201      	movs	r2, #1
 8008b46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b4e:	f043 0201 	orr.w	r2, r3, #1
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b5c:	f003 0302 	and.w	r3, r3, #2
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d011      	beq.n	8008b88 <HAL_UART_IRQHandler+0xec>
 8008b64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b68:	f003 0301 	and.w	r3, r3, #1
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d00b      	beq.n	8008b88 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	2202      	movs	r2, #2
 8008b76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b7e:	f043 0204 	orr.w	r2, r3, #4
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b8c:	f003 0304 	and.w	r3, r3, #4
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d011      	beq.n	8008bb8 <HAL_UART_IRQHandler+0x11c>
 8008b94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b98:	f003 0301 	and.w	r3, r3, #1
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d00b      	beq.n	8008bb8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2204      	movs	r2, #4
 8008ba6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bae:	f043 0202 	orr.w	r2, r3, #2
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008bb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bbc:	f003 0308 	and.w	r3, r3, #8
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d017      	beq.n	8008bf4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008bc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bc8:	f003 0320 	and.w	r3, r3, #32
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d105      	bne.n	8008bdc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008bd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bd4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d00b      	beq.n	8008bf4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	2208      	movs	r2, #8
 8008be2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bea:	f043 0208 	orr.w	r2, r3, #8
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008bf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d012      	beq.n	8008c26 <HAL_UART_IRQHandler+0x18a>
 8008c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00c      	beq.n	8008c26 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008c14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c1c:	f043 0220 	orr.w	r2, r3, #32
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f000 8207 	beq.w	8009040 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c36:	f003 0320 	and.w	r3, r3, #32
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d00d      	beq.n	8008c5a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008c3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c42:	f003 0320 	and.w	r3, r3, #32
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d007      	beq.n	8008c5a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d003      	beq.n	8008c5a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c60:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c6e:	2b40      	cmp	r3, #64	@ 0x40
 8008c70:	d005      	beq.n	8008c7e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008c72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c76:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d053      	beq.n	8008d26 <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f000 ff74 	bl	8009b6c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c8e:	2b40      	cmp	r3, #64	@ 0x40
 8008c90:	d143      	bne.n	8008d1a <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	3308      	adds	r3, #8
 8008c98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008ca0:	e853 3f00 	ldrex	r3, [r3]
 8008ca4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008ca8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008cac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	3308      	adds	r3, #8
 8008cba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008cbe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008cc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008cca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008cce:	e841 2300 	strex	r3, r2, [r1]
 8008cd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008cd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d1d9      	bne.n	8008c92 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d013      	beq.n	8008d0e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cea:	4a16      	ldr	r2, [pc, #88]	@ (8008d44 <HAL_UART_IRQHandler+0x2a8>)
 8008cec:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7fc fb30 	bl	8005358 <HAL_DMA_Abort_IT>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d01d      	beq.n	8008d3a <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008d08:	4610      	mov	r0, r2
 8008d0a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d0c:	e015      	b.n	8008d3a <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d18:	e00f      	b.n	8008d3a <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d24:	e009      	b.n	8008d3a <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008d38:	e182      	b.n	8009040 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d3a:	bf00      	nop
    return;
 8008d3c:	e180      	b.n	8009040 <HAL_UART_IRQHandler+0x5a4>
 8008d3e:	bf00      	nop
 8008d40:	04000120 	.word	0x04000120
 8008d44:	08009d71 	.word	0x08009d71

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	f040 8150 	bne.w	8008ff2 <HAL_UART_IRQHandler+0x556>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d56:	f003 0310 	and.w	r3, r3, #16
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f000 8149 	beq.w	8008ff2 <HAL_UART_IRQHandler+0x556>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d64:	f003 0310 	and.w	r3, r3, #16
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f000 8142 	beq.w	8008ff2 <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2210      	movs	r2, #16
 8008d74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	689b      	ldr	r3, [r3, #8]
 8008d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d80:	2b40      	cmp	r3, #64	@ 0x40
 8008d82:	f040 80b8 	bne.w	8008ef6 <HAL_UART_IRQHandler+0x45a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d92:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	f000 8154 	beq.w	8009044 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008da2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008da6:	429a      	cmp	r2, r3
 8008da8:	f080 814c 	bcs.w	8009044 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008db2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008dba:	69db      	ldr	r3, [r3, #28]
 8008dbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dc0:	f000 8086 	beq.w	8008ed0 <HAL_UART_IRQHandler+0x434>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dcc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008dd0:	e853 3f00 	ldrex	r3, [r3]
 8008dd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008dd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ddc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008de0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	461a      	mov	r2, r3
 8008dea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008dee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008df2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008dfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008dfe:	e841 2300 	strex	r3, r2, [r1]
 8008e02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008e06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d1da      	bne.n	8008dc4 <HAL_UART_IRQHandler+0x328>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	3308      	adds	r3, #8
 8008e14:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e18:	e853 3f00 	ldrex	r3, [r3]
 8008e1c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008e1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e20:	f023 0301 	bic.w	r3, r3, #1
 8008e24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	3308      	adds	r3, #8
 8008e2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008e32:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008e36:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e38:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008e3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008e3e:	e841 2300 	strex	r3, r2, [r1]
 8008e42:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008e44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d1e1      	bne.n	8008e0e <HAL_UART_IRQHandler+0x372>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	3308      	adds	r3, #8
 8008e50:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008e54:	e853 3f00 	ldrex	r3, [r3]
 8008e58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008e5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	3308      	adds	r3, #8
 8008e6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008e6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008e70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008e74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008e76:	e841 2300 	strex	r3, r2, [r1]
 8008e7a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008e7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d1e3      	bne.n	8008e4a <HAL_UART_IRQHandler+0x3ae>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2220      	movs	r2, #32
 8008e86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e98:	e853 3f00 	ldrex	r3, [r3]
 8008e9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ea0:	f023 0310 	bic.w	r3, r3, #16
 8008ea4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	461a      	mov	r2, r3
 8008eae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008eb2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008eb4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008eb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008eba:	e841 2300 	strex	r3, r2, [r1]
 8008ebe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008ec0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d1e4      	bne.n	8008e90 <HAL_UART_IRQHandler+0x3f4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7fc f9d4 	bl	8005278 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2202      	movs	r2, #2
 8008ed4:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	f8b2 1058 	ldrh.w	r1, [r2, #88]	@ 0x58
 8008ee2:	687a      	ldr	r2, [r7, #4]
 8008ee4:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 8008ee8:	b292      	uxth	r2, r2
 8008eea:	1a8a      	subs	r2, r1, r2
 8008eec:	b292      	uxth	r2, r2
 8008eee:	4611      	mov	r1, r2
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008ef4:	e0a6      	b.n	8009044 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	1ad3      	subs	r3, r2, r3
 8008f06:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008f10:	b29b      	uxth	r3, r3
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	f000 8098 	beq.w	8009048 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 8008f18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	f000 8093 	beq.w	8009048 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f2a:	e853 3f00 	ldrex	r3, [r3]
 8008f2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	461a      	mov	r2, r3
 8008f40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008f44:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f4c:	e841 2300 	strex	r3, r2, [r1]
 8008f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d1e4      	bne.n	8008f22 <HAL_UART_IRQHandler+0x486>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	3308      	adds	r3, #8
 8008f5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f62:	e853 3f00 	ldrex	r3, [r3]
 8008f66:	623b      	str	r3, [r7, #32]
   return(result);
 8008f68:	6a3b      	ldr	r3, [r7, #32]
 8008f6a:	f023 0301 	bic.w	r3, r3, #1
 8008f6e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	3308      	adds	r3, #8
 8008f78:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f7c:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f80:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f84:	e841 2300 	strex	r3, r2, [r1]
 8008f88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d1e3      	bne.n	8008f58 <HAL_UART_IRQHandler+0x4bc>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2220      	movs	r2, #32
 8008f94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	e853 3f00 	ldrex	r3, [r3]
 8008fb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f023 0310 	bic.w	r3, r3, #16
 8008fb8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008fc6:	61fb      	str	r3, [r7, #28]
 8008fc8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fca:	69b9      	ldr	r1, [r7, #24]
 8008fcc:	69fa      	ldr	r2, [r7, #28]
 8008fce:	e841 2300 	strex	r3, r2, [r1]
 8008fd2:	617b      	str	r3, [r7, #20]
   return(result);
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d1e4      	bne.n	8008fa4 <HAL_UART_IRQHandler+0x508>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2202      	movs	r2, #2
 8008fde:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008fe6:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8008fea:	4611      	mov	r1, r2
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008ff0:	e02a      	b.n	8009048 <HAL_UART_IRQHandler+0x5ac>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d00e      	beq.n	800901c <HAL_UART_IRQHandler+0x580>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008ffe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009006:	2b00      	cmp	r3, #0
 8009008:	d008      	beq.n	800901c <HAL_UART_IRQHandler+0x580>
  {
    if (huart->TxISR != NULL)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800900e:	2b00      	cmp	r3, #0
 8009010:	d01c      	beq.n	800904c <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	4798      	blx	r3
    }
    return;
 800901a:	e017      	b.n	800904c <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800901c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009024:	2b00      	cmp	r3, #0
 8009026:	d012      	beq.n	800904e <HAL_UART_IRQHandler+0x5b2>
 8009028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800902c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009030:	2b00      	cmp	r3, #0
 8009032:	d00c      	beq.n	800904e <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 feb3 	bl	8009da0 <UART_EndTransmit_IT>
    return;
 800903a:	e008      	b.n	800904e <HAL_UART_IRQHandler+0x5b2>
      return;
 800903c:	bf00      	nop
 800903e:	e006      	b.n	800904e <HAL_UART_IRQHandler+0x5b2>
    return;
 8009040:	bf00      	nop
 8009042:	e004      	b.n	800904e <HAL_UART_IRQHandler+0x5b2>
      return;
 8009044:	bf00      	nop
 8009046:	e002      	b.n	800904e <HAL_UART_IRQHandler+0x5b2>
      return;
 8009048:	bf00      	nop
 800904a:	e000      	b.n	800904e <HAL_UART_IRQHandler+0x5b2>
    return;
 800904c:	bf00      	nop
  }

}
 800904e:	37e8      	adds	r7, #232	@ 0xe8
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}

08009054 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800905c:	bf00      	nop
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009068:	b480      	push	{r7}
 800906a:	b083      	sub	sp, #12
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009070:	bf00      	nop
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800907c:	b480      	push	{r7}
 800907e:	b083      	sub	sp, #12
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009084:	bf00      	nop
 8009086:	370c      	adds	r7, #12
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr

08009090 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009098:	bf00      	nop
 800909a:	370c      	adds	r7, #12
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr

080090a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80090a4:	b480      	push	{r7}
 80090a6:	b083      	sub	sp, #12
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80090ac:	bf00      	nop
 80090ae:	370c      	adds	r7, #12
 80090b0:	46bd      	mov	sp, r7
 80090b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b6:	4770      	bx	lr

080090b8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80090c0:	bf00      	nop
 80090c2:	370c      	adds	r7, #12
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr

080090cc <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b083      	sub	sp, #12
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80090d4:	bf00      	nop
 80090d6:	370c      	adds	r7, #12
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr

080090e0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80090e8:	bf00      	nop
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b083      	sub	sp, #12
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
 80090fc:	460b      	mov	r3, r1
 80090fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009100:	bf00      	nop
 8009102:	370c      	adds	r7, #12
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800910c:	b480      	push	{r7}
 800910e:	b083      	sub	sp, #12
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	4a14      	ldr	r2, [pc, #80]	@ (8009168 <UART_InitCallbacksToDefault+0x5c>)
 8009118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	4a13      	ldr	r2, [pc, #76]	@ (800916c <UART_InitCallbacksToDefault+0x60>)
 8009120:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a12      	ldr	r2, [pc, #72]	@ (8009170 <UART_InitCallbacksToDefault+0x64>)
 8009128:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	4a11      	ldr	r2, [pc, #68]	@ (8009174 <UART_InitCallbacksToDefault+0x68>)
 8009130:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	4a10      	ldr	r2, [pc, #64]	@ (8009178 <UART_InitCallbacksToDefault+0x6c>)
 8009138:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	4a0f      	ldr	r2, [pc, #60]	@ (800917c <UART_InitCallbacksToDefault+0x70>)
 8009140:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	4a0e      	ldr	r2, [pc, #56]	@ (8009180 <UART_InitCallbacksToDefault+0x74>)
 8009148:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	4a0d      	ldr	r2, [pc, #52]	@ (8009184 <UART_InitCallbacksToDefault+0x78>)
 8009150:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	4a0c      	ldr	r2, [pc, #48]	@ (8009188 <UART_InitCallbacksToDefault+0x7c>)
 8009158:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

}
 800915c:	bf00      	nop
 800915e:	370c      	adds	r7, #12
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr
 8009168:	08009069 	.word	0x08009069
 800916c:	08009055 	.word	0x08009055
 8009170:	08009091 	.word	0x08009091
 8009174:	0800907d 	.word	0x0800907d
 8009178:	080090a5 	.word	0x080090a5
 800917c:	080090b9 	.word	0x080090b9
 8009180:	080090cd 	.word	0x080090cd
 8009184:	080090e1 	.word	0x080090e1
 8009188:	080090f5 	.word	0x080090f5

0800918c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b088      	sub	sp, #32
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009194:	2300      	movs	r3, #0
 8009196:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	689a      	ldr	r2, [r3, #8]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	431a      	orrs	r2, r3
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	695b      	ldr	r3, [r3, #20]
 80091a6:	431a      	orrs	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	69db      	ldr	r3, [r3, #28]
 80091ac:	4313      	orrs	r3, r2
 80091ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	681a      	ldr	r2, [r3, #0]
 80091b6:	4ba6      	ldr	r3, [pc, #664]	@ (8009450 <UART_SetConfig+0x2c4>)
 80091b8:	4013      	ands	r3, r2
 80091ba:	687a      	ldr	r2, [r7, #4]
 80091bc:	6812      	ldr	r2, [r2, #0]
 80091be:	6979      	ldr	r1, [r7, #20]
 80091c0:	430b      	orrs	r3, r1
 80091c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	68da      	ldr	r2, [r3, #12]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	430a      	orrs	r2, r1
 80091d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6a1b      	ldr	r3, [r3, #32]
 80091e4:	697a      	ldr	r2, [r7, #20]
 80091e6:	4313      	orrs	r3, r2
 80091e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	697a      	ldr	r2, [r7, #20]
 80091fa:	430a      	orrs	r2, r1
 80091fc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	4a94      	ldr	r2, [pc, #592]	@ (8009454 <UART_SetConfig+0x2c8>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d120      	bne.n	800924a <UART_SetConfig+0xbe>
 8009208:	4b93      	ldr	r3, [pc, #588]	@ (8009458 <UART_SetConfig+0x2cc>)
 800920a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800920e:	f003 0303 	and.w	r3, r3, #3
 8009212:	2b03      	cmp	r3, #3
 8009214:	d816      	bhi.n	8009244 <UART_SetConfig+0xb8>
 8009216:	a201      	add	r2, pc, #4	@ (adr r2, 800921c <UART_SetConfig+0x90>)
 8009218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800921c:	0800922d 	.word	0x0800922d
 8009220:	08009239 	.word	0x08009239
 8009224:	08009233 	.word	0x08009233
 8009228:	0800923f 	.word	0x0800923f
 800922c:	2301      	movs	r3, #1
 800922e:	77fb      	strb	r3, [r7, #31]
 8009230:	e150      	b.n	80094d4 <UART_SetConfig+0x348>
 8009232:	2302      	movs	r3, #2
 8009234:	77fb      	strb	r3, [r7, #31]
 8009236:	e14d      	b.n	80094d4 <UART_SetConfig+0x348>
 8009238:	2304      	movs	r3, #4
 800923a:	77fb      	strb	r3, [r7, #31]
 800923c:	e14a      	b.n	80094d4 <UART_SetConfig+0x348>
 800923e:	2308      	movs	r3, #8
 8009240:	77fb      	strb	r3, [r7, #31]
 8009242:	e147      	b.n	80094d4 <UART_SetConfig+0x348>
 8009244:	2310      	movs	r3, #16
 8009246:	77fb      	strb	r3, [r7, #31]
 8009248:	e144      	b.n	80094d4 <UART_SetConfig+0x348>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a83      	ldr	r2, [pc, #524]	@ (800945c <UART_SetConfig+0x2d0>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d132      	bne.n	80092ba <UART_SetConfig+0x12e>
 8009254:	4b80      	ldr	r3, [pc, #512]	@ (8009458 <UART_SetConfig+0x2cc>)
 8009256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800925a:	f003 030c 	and.w	r3, r3, #12
 800925e:	2b0c      	cmp	r3, #12
 8009260:	d828      	bhi.n	80092b4 <UART_SetConfig+0x128>
 8009262:	a201      	add	r2, pc, #4	@ (adr r2, 8009268 <UART_SetConfig+0xdc>)
 8009264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009268:	0800929d 	.word	0x0800929d
 800926c:	080092b5 	.word	0x080092b5
 8009270:	080092b5 	.word	0x080092b5
 8009274:	080092b5 	.word	0x080092b5
 8009278:	080092a9 	.word	0x080092a9
 800927c:	080092b5 	.word	0x080092b5
 8009280:	080092b5 	.word	0x080092b5
 8009284:	080092b5 	.word	0x080092b5
 8009288:	080092a3 	.word	0x080092a3
 800928c:	080092b5 	.word	0x080092b5
 8009290:	080092b5 	.word	0x080092b5
 8009294:	080092b5 	.word	0x080092b5
 8009298:	080092af 	.word	0x080092af
 800929c:	2300      	movs	r3, #0
 800929e:	77fb      	strb	r3, [r7, #31]
 80092a0:	e118      	b.n	80094d4 <UART_SetConfig+0x348>
 80092a2:	2302      	movs	r3, #2
 80092a4:	77fb      	strb	r3, [r7, #31]
 80092a6:	e115      	b.n	80094d4 <UART_SetConfig+0x348>
 80092a8:	2304      	movs	r3, #4
 80092aa:	77fb      	strb	r3, [r7, #31]
 80092ac:	e112      	b.n	80094d4 <UART_SetConfig+0x348>
 80092ae:	2308      	movs	r3, #8
 80092b0:	77fb      	strb	r3, [r7, #31]
 80092b2:	e10f      	b.n	80094d4 <UART_SetConfig+0x348>
 80092b4:	2310      	movs	r3, #16
 80092b6:	77fb      	strb	r3, [r7, #31]
 80092b8:	e10c      	b.n	80094d4 <UART_SetConfig+0x348>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a68      	ldr	r2, [pc, #416]	@ (8009460 <UART_SetConfig+0x2d4>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d120      	bne.n	8009306 <UART_SetConfig+0x17a>
 80092c4:	4b64      	ldr	r3, [pc, #400]	@ (8009458 <UART_SetConfig+0x2cc>)
 80092c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092ca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80092ce:	2b30      	cmp	r3, #48	@ 0x30
 80092d0:	d013      	beq.n	80092fa <UART_SetConfig+0x16e>
 80092d2:	2b30      	cmp	r3, #48	@ 0x30
 80092d4:	d814      	bhi.n	8009300 <UART_SetConfig+0x174>
 80092d6:	2b20      	cmp	r3, #32
 80092d8:	d009      	beq.n	80092ee <UART_SetConfig+0x162>
 80092da:	2b20      	cmp	r3, #32
 80092dc:	d810      	bhi.n	8009300 <UART_SetConfig+0x174>
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d002      	beq.n	80092e8 <UART_SetConfig+0x15c>
 80092e2:	2b10      	cmp	r3, #16
 80092e4:	d006      	beq.n	80092f4 <UART_SetConfig+0x168>
 80092e6:	e00b      	b.n	8009300 <UART_SetConfig+0x174>
 80092e8:	2300      	movs	r3, #0
 80092ea:	77fb      	strb	r3, [r7, #31]
 80092ec:	e0f2      	b.n	80094d4 <UART_SetConfig+0x348>
 80092ee:	2302      	movs	r3, #2
 80092f0:	77fb      	strb	r3, [r7, #31]
 80092f2:	e0ef      	b.n	80094d4 <UART_SetConfig+0x348>
 80092f4:	2304      	movs	r3, #4
 80092f6:	77fb      	strb	r3, [r7, #31]
 80092f8:	e0ec      	b.n	80094d4 <UART_SetConfig+0x348>
 80092fa:	2308      	movs	r3, #8
 80092fc:	77fb      	strb	r3, [r7, #31]
 80092fe:	e0e9      	b.n	80094d4 <UART_SetConfig+0x348>
 8009300:	2310      	movs	r3, #16
 8009302:	77fb      	strb	r3, [r7, #31]
 8009304:	e0e6      	b.n	80094d4 <UART_SetConfig+0x348>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a56      	ldr	r2, [pc, #344]	@ (8009464 <UART_SetConfig+0x2d8>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d120      	bne.n	8009352 <UART_SetConfig+0x1c6>
 8009310:	4b51      	ldr	r3, [pc, #324]	@ (8009458 <UART_SetConfig+0x2cc>)
 8009312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009316:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800931a:	2bc0      	cmp	r3, #192	@ 0xc0
 800931c:	d013      	beq.n	8009346 <UART_SetConfig+0x1ba>
 800931e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009320:	d814      	bhi.n	800934c <UART_SetConfig+0x1c0>
 8009322:	2b80      	cmp	r3, #128	@ 0x80
 8009324:	d009      	beq.n	800933a <UART_SetConfig+0x1ae>
 8009326:	2b80      	cmp	r3, #128	@ 0x80
 8009328:	d810      	bhi.n	800934c <UART_SetConfig+0x1c0>
 800932a:	2b00      	cmp	r3, #0
 800932c:	d002      	beq.n	8009334 <UART_SetConfig+0x1a8>
 800932e:	2b40      	cmp	r3, #64	@ 0x40
 8009330:	d006      	beq.n	8009340 <UART_SetConfig+0x1b4>
 8009332:	e00b      	b.n	800934c <UART_SetConfig+0x1c0>
 8009334:	2300      	movs	r3, #0
 8009336:	77fb      	strb	r3, [r7, #31]
 8009338:	e0cc      	b.n	80094d4 <UART_SetConfig+0x348>
 800933a:	2302      	movs	r3, #2
 800933c:	77fb      	strb	r3, [r7, #31]
 800933e:	e0c9      	b.n	80094d4 <UART_SetConfig+0x348>
 8009340:	2304      	movs	r3, #4
 8009342:	77fb      	strb	r3, [r7, #31]
 8009344:	e0c6      	b.n	80094d4 <UART_SetConfig+0x348>
 8009346:	2308      	movs	r3, #8
 8009348:	77fb      	strb	r3, [r7, #31]
 800934a:	e0c3      	b.n	80094d4 <UART_SetConfig+0x348>
 800934c:	2310      	movs	r3, #16
 800934e:	77fb      	strb	r3, [r7, #31]
 8009350:	e0c0      	b.n	80094d4 <UART_SetConfig+0x348>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4a44      	ldr	r2, [pc, #272]	@ (8009468 <UART_SetConfig+0x2dc>)
 8009358:	4293      	cmp	r3, r2
 800935a:	d125      	bne.n	80093a8 <UART_SetConfig+0x21c>
 800935c:	4b3e      	ldr	r3, [pc, #248]	@ (8009458 <UART_SetConfig+0x2cc>)
 800935e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009362:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009366:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800936a:	d017      	beq.n	800939c <UART_SetConfig+0x210>
 800936c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009370:	d817      	bhi.n	80093a2 <UART_SetConfig+0x216>
 8009372:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009376:	d00b      	beq.n	8009390 <UART_SetConfig+0x204>
 8009378:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800937c:	d811      	bhi.n	80093a2 <UART_SetConfig+0x216>
 800937e:	2b00      	cmp	r3, #0
 8009380:	d003      	beq.n	800938a <UART_SetConfig+0x1fe>
 8009382:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009386:	d006      	beq.n	8009396 <UART_SetConfig+0x20a>
 8009388:	e00b      	b.n	80093a2 <UART_SetConfig+0x216>
 800938a:	2300      	movs	r3, #0
 800938c:	77fb      	strb	r3, [r7, #31]
 800938e:	e0a1      	b.n	80094d4 <UART_SetConfig+0x348>
 8009390:	2302      	movs	r3, #2
 8009392:	77fb      	strb	r3, [r7, #31]
 8009394:	e09e      	b.n	80094d4 <UART_SetConfig+0x348>
 8009396:	2304      	movs	r3, #4
 8009398:	77fb      	strb	r3, [r7, #31]
 800939a:	e09b      	b.n	80094d4 <UART_SetConfig+0x348>
 800939c:	2308      	movs	r3, #8
 800939e:	77fb      	strb	r3, [r7, #31]
 80093a0:	e098      	b.n	80094d4 <UART_SetConfig+0x348>
 80093a2:	2310      	movs	r3, #16
 80093a4:	77fb      	strb	r3, [r7, #31]
 80093a6:	e095      	b.n	80094d4 <UART_SetConfig+0x348>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	4a2f      	ldr	r2, [pc, #188]	@ (800946c <UART_SetConfig+0x2e0>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d125      	bne.n	80093fe <UART_SetConfig+0x272>
 80093b2:	4b29      	ldr	r3, [pc, #164]	@ (8009458 <UART_SetConfig+0x2cc>)
 80093b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80093bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80093c0:	d017      	beq.n	80093f2 <UART_SetConfig+0x266>
 80093c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80093c6:	d817      	bhi.n	80093f8 <UART_SetConfig+0x26c>
 80093c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093cc:	d00b      	beq.n	80093e6 <UART_SetConfig+0x25a>
 80093ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093d2:	d811      	bhi.n	80093f8 <UART_SetConfig+0x26c>
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d003      	beq.n	80093e0 <UART_SetConfig+0x254>
 80093d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093dc:	d006      	beq.n	80093ec <UART_SetConfig+0x260>
 80093de:	e00b      	b.n	80093f8 <UART_SetConfig+0x26c>
 80093e0:	2301      	movs	r3, #1
 80093e2:	77fb      	strb	r3, [r7, #31]
 80093e4:	e076      	b.n	80094d4 <UART_SetConfig+0x348>
 80093e6:	2302      	movs	r3, #2
 80093e8:	77fb      	strb	r3, [r7, #31]
 80093ea:	e073      	b.n	80094d4 <UART_SetConfig+0x348>
 80093ec:	2304      	movs	r3, #4
 80093ee:	77fb      	strb	r3, [r7, #31]
 80093f0:	e070      	b.n	80094d4 <UART_SetConfig+0x348>
 80093f2:	2308      	movs	r3, #8
 80093f4:	77fb      	strb	r3, [r7, #31]
 80093f6:	e06d      	b.n	80094d4 <UART_SetConfig+0x348>
 80093f8:	2310      	movs	r3, #16
 80093fa:	77fb      	strb	r3, [r7, #31]
 80093fc:	e06a      	b.n	80094d4 <UART_SetConfig+0x348>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a1b      	ldr	r2, [pc, #108]	@ (8009470 <UART_SetConfig+0x2e4>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d138      	bne.n	800947a <UART_SetConfig+0x2ee>
 8009408:	4b13      	ldr	r3, [pc, #76]	@ (8009458 <UART_SetConfig+0x2cc>)
 800940a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800940e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009412:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009416:	d017      	beq.n	8009448 <UART_SetConfig+0x2bc>
 8009418:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800941c:	d82a      	bhi.n	8009474 <UART_SetConfig+0x2e8>
 800941e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009422:	d00b      	beq.n	800943c <UART_SetConfig+0x2b0>
 8009424:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009428:	d824      	bhi.n	8009474 <UART_SetConfig+0x2e8>
 800942a:	2b00      	cmp	r3, #0
 800942c:	d003      	beq.n	8009436 <UART_SetConfig+0x2aa>
 800942e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009432:	d006      	beq.n	8009442 <UART_SetConfig+0x2b6>
 8009434:	e01e      	b.n	8009474 <UART_SetConfig+0x2e8>
 8009436:	2300      	movs	r3, #0
 8009438:	77fb      	strb	r3, [r7, #31]
 800943a:	e04b      	b.n	80094d4 <UART_SetConfig+0x348>
 800943c:	2302      	movs	r3, #2
 800943e:	77fb      	strb	r3, [r7, #31]
 8009440:	e048      	b.n	80094d4 <UART_SetConfig+0x348>
 8009442:	2304      	movs	r3, #4
 8009444:	77fb      	strb	r3, [r7, #31]
 8009446:	e045      	b.n	80094d4 <UART_SetConfig+0x348>
 8009448:	2308      	movs	r3, #8
 800944a:	77fb      	strb	r3, [r7, #31]
 800944c:	e042      	b.n	80094d4 <UART_SetConfig+0x348>
 800944e:	bf00      	nop
 8009450:	efff69f3 	.word	0xefff69f3
 8009454:	40011000 	.word	0x40011000
 8009458:	40023800 	.word	0x40023800
 800945c:	40004400 	.word	0x40004400
 8009460:	40004800 	.word	0x40004800
 8009464:	40004c00 	.word	0x40004c00
 8009468:	40005000 	.word	0x40005000
 800946c:	40011400 	.word	0x40011400
 8009470:	40007800 	.word	0x40007800
 8009474:	2310      	movs	r3, #16
 8009476:	77fb      	strb	r3, [r7, #31]
 8009478:	e02c      	b.n	80094d4 <UART_SetConfig+0x348>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4a72      	ldr	r2, [pc, #456]	@ (8009648 <UART_SetConfig+0x4bc>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d125      	bne.n	80094d0 <UART_SetConfig+0x344>
 8009484:	4b71      	ldr	r3, [pc, #452]	@ (800964c <UART_SetConfig+0x4c0>)
 8009486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800948a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800948e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009492:	d017      	beq.n	80094c4 <UART_SetConfig+0x338>
 8009494:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009498:	d817      	bhi.n	80094ca <UART_SetConfig+0x33e>
 800949a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800949e:	d00b      	beq.n	80094b8 <UART_SetConfig+0x32c>
 80094a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094a4:	d811      	bhi.n	80094ca <UART_SetConfig+0x33e>
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d003      	beq.n	80094b2 <UART_SetConfig+0x326>
 80094aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094ae:	d006      	beq.n	80094be <UART_SetConfig+0x332>
 80094b0:	e00b      	b.n	80094ca <UART_SetConfig+0x33e>
 80094b2:	2300      	movs	r3, #0
 80094b4:	77fb      	strb	r3, [r7, #31]
 80094b6:	e00d      	b.n	80094d4 <UART_SetConfig+0x348>
 80094b8:	2302      	movs	r3, #2
 80094ba:	77fb      	strb	r3, [r7, #31]
 80094bc:	e00a      	b.n	80094d4 <UART_SetConfig+0x348>
 80094be:	2304      	movs	r3, #4
 80094c0:	77fb      	strb	r3, [r7, #31]
 80094c2:	e007      	b.n	80094d4 <UART_SetConfig+0x348>
 80094c4:	2308      	movs	r3, #8
 80094c6:	77fb      	strb	r3, [r7, #31]
 80094c8:	e004      	b.n	80094d4 <UART_SetConfig+0x348>
 80094ca:	2310      	movs	r3, #16
 80094cc:	77fb      	strb	r3, [r7, #31]
 80094ce:	e001      	b.n	80094d4 <UART_SetConfig+0x348>
 80094d0:	2310      	movs	r3, #16
 80094d2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	69db      	ldr	r3, [r3, #28]
 80094d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094dc:	d15b      	bne.n	8009596 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80094de:	7ffb      	ldrb	r3, [r7, #31]
 80094e0:	2b08      	cmp	r3, #8
 80094e2:	d828      	bhi.n	8009536 <UART_SetConfig+0x3aa>
 80094e4:	a201      	add	r2, pc, #4	@ (adr r2, 80094ec <UART_SetConfig+0x360>)
 80094e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ea:	bf00      	nop
 80094ec:	08009511 	.word	0x08009511
 80094f0:	08009519 	.word	0x08009519
 80094f4:	08009521 	.word	0x08009521
 80094f8:	08009537 	.word	0x08009537
 80094fc:	08009527 	.word	0x08009527
 8009500:	08009537 	.word	0x08009537
 8009504:	08009537 	.word	0x08009537
 8009508:	08009537 	.word	0x08009537
 800950c:	0800952f 	.word	0x0800952f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009510:	f7fd f9a6 	bl	8006860 <HAL_RCC_GetPCLK1Freq>
 8009514:	61b8      	str	r0, [r7, #24]
        break;
 8009516:	e013      	b.n	8009540 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009518:	f7fd f9b6 	bl	8006888 <HAL_RCC_GetPCLK2Freq>
 800951c:	61b8      	str	r0, [r7, #24]
        break;
 800951e:	e00f      	b.n	8009540 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009520:	4b4b      	ldr	r3, [pc, #300]	@ (8009650 <UART_SetConfig+0x4c4>)
 8009522:	61bb      	str	r3, [r7, #24]
        break;
 8009524:	e00c      	b.n	8009540 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009526:	f7fd f889 	bl	800663c <HAL_RCC_GetSysClockFreq>
 800952a:	61b8      	str	r0, [r7, #24]
        break;
 800952c:	e008      	b.n	8009540 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800952e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009532:	61bb      	str	r3, [r7, #24]
        break;
 8009534:	e004      	b.n	8009540 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009536:	2300      	movs	r3, #0
 8009538:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800953a:	2301      	movs	r3, #1
 800953c:	77bb      	strb	r3, [r7, #30]
        break;
 800953e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009540:	69bb      	ldr	r3, [r7, #24]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d074      	beq.n	8009630 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009546:	69bb      	ldr	r3, [r7, #24]
 8009548:	005a      	lsls	r2, r3, #1
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	085b      	lsrs	r3, r3, #1
 8009550:	441a      	add	r2, r3
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	685b      	ldr	r3, [r3, #4]
 8009556:	fbb2 f3f3 	udiv	r3, r2, r3
 800955a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	2b0f      	cmp	r3, #15
 8009560:	d916      	bls.n	8009590 <UART_SetConfig+0x404>
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009568:	d212      	bcs.n	8009590 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800956a:	693b      	ldr	r3, [r7, #16]
 800956c:	b29b      	uxth	r3, r3
 800956e:	f023 030f 	bic.w	r3, r3, #15
 8009572:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	085b      	lsrs	r3, r3, #1
 8009578:	b29b      	uxth	r3, r3
 800957a:	f003 0307 	and.w	r3, r3, #7
 800957e:	b29a      	uxth	r2, r3
 8009580:	89fb      	ldrh	r3, [r7, #14]
 8009582:	4313      	orrs	r3, r2
 8009584:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	89fa      	ldrh	r2, [r7, #14]
 800958c:	60da      	str	r2, [r3, #12]
 800958e:	e04f      	b.n	8009630 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009590:	2301      	movs	r3, #1
 8009592:	77bb      	strb	r3, [r7, #30]
 8009594:	e04c      	b.n	8009630 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009596:	7ffb      	ldrb	r3, [r7, #31]
 8009598:	2b08      	cmp	r3, #8
 800959a:	d828      	bhi.n	80095ee <UART_SetConfig+0x462>
 800959c:	a201      	add	r2, pc, #4	@ (adr r2, 80095a4 <UART_SetConfig+0x418>)
 800959e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095a2:	bf00      	nop
 80095a4:	080095c9 	.word	0x080095c9
 80095a8:	080095d1 	.word	0x080095d1
 80095ac:	080095d9 	.word	0x080095d9
 80095b0:	080095ef 	.word	0x080095ef
 80095b4:	080095df 	.word	0x080095df
 80095b8:	080095ef 	.word	0x080095ef
 80095bc:	080095ef 	.word	0x080095ef
 80095c0:	080095ef 	.word	0x080095ef
 80095c4:	080095e7 	.word	0x080095e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095c8:	f7fd f94a 	bl	8006860 <HAL_RCC_GetPCLK1Freq>
 80095cc:	61b8      	str	r0, [r7, #24]
        break;
 80095ce:	e013      	b.n	80095f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095d0:	f7fd f95a 	bl	8006888 <HAL_RCC_GetPCLK2Freq>
 80095d4:	61b8      	str	r0, [r7, #24]
        break;
 80095d6:	e00f      	b.n	80095f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80095d8:	4b1d      	ldr	r3, [pc, #116]	@ (8009650 <UART_SetConfig+0x4c4>)
 80095da:	61bb      	str	r3, [r7, #24]
        break;
 80095dc:	e00c      	b.n	80095f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80095de:	f7fd f82d 	bl	800663c <HAL_RCC_GetSysClockFreq>
 80095e2:	61b8      	str	r0, [r7, #24]
        break;
 80095e4:	e008      	b.n	80095f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095ea:	61bb      	str	r3, [r7, #24]
        break;
 80095ec:	e004      	b.n	80095f8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80095ee:	2300      	movs	r3, #0
 80095f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80095f2:	2301      	movs	r3, #1
 80095f4:	77bb      	strb	r3, [r7, #30]
        break;
 80095f6:	bf00      	nop
    }

    if (pclk != 0U)
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d018      	beq.n	8009630 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	085a      	lsrs	r2, r3, #1
 8009604:	69bb      	ldr	r3, [r7, #24]
 8009606:	441a      	add	r2, r3
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	685b      	ldr	r3, [r3, #4]
 800960c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009610:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	2b0f      	cmp	r3, #15
 8009616:	d909      	bls.n	800962c <UART_SetConfig+0x4a0>
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800961e:	d205      	bcs.n	800962c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	b29a      	uxth	r2, r3
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	60da      	str	r2, [r3, #12]
 800962a:	e001      	b.n	8009630 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2200      	movs	r2, #0
 8009634:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800963c:	7fbb      	ldrb	r3, [r7, #30]
}
 800963e:	4618      	mov	r0, r3
 8009640:	3720      	adds	r7, #32
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
 8009646:	bf00      	nop
 8009648:	40007c00 	.word	0x40007c00
 800964c:	40023800 	.word	0x40023800
 8009650:	00f42400 	.word	0x00f42400

08009654 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009654:	b480      	push	{r7}
 8009656:	b083      	sub	sp, #12
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009660:	f003 0301 	and.w	r3, r3, #1
 8009664:	2b00      	cmp	r3, #0
 8009666:	d00a      	beq.n	800967e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	430a      	orrs	r2, r1
 800967c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009682:	f003 0302 	and.w	r3, r3, #2
 8009686:	2b00      	cmp	r3, #0
 8009688:	d00a      	beq.n	80096a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	430a      	orrs	r2, r1
 800969e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096a4:	f003 0304 	and.w	r3, r3, #4
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d00a      	beq.n	80096c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	430a      	orrs	r2, r1
 80096c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096c6:	f003 0308 	and.w	r3, r3, #8
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d00a      	beq.n	80096e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	430a      	orrs	r2, r1
 80096e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096e8:	f003 0310 	and.w	r3, r3, #16
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00a      	beq.n	8009706 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	689b      	ldr	r3, [r3, #8]
 80096f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	430a      	orrs	r2, r1
 8009704:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800970a:	f003 0320 	and.w	r3, r3, #32
 800970e:	2b00      	cmp	r3, #0
 8009710:	d00a      	beq.n	8009728 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	430a      	orrs	r2, r1
 8009726:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800972c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009730:	2b00      	cmp	r3, #0
 8009732:	d01a      	beq.n	800976a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	430a      	orrs	r2, r1
 8009748:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800974e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009752:	d10a      	bne.n	800976a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	430a      	orrs	r2, r1
 8009768:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009772:	2b00      	cmp	r3, #0
 8009774:	d00a      	beq.n	800978c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	430a      	orrs	r2, r1
 800978a:	605a      	str	r2, [r3, #4]
  }
}
 800978c:	bf00      	nop
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b086      	sub	sp, #24
 800979c:	af02      	add	r7, sp, #8
 800979e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2200      	movs	r2, #0
 80097a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80097a8:	f7fa fd18 	bl	80041dc <HAL_GetTick>
 80097ac:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f003 0308 	and.w	r3, r3, #8
 80097b8:	2b08      	cmp	r3, #8
 80097ba:	d10e      	bne.n	80097da <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80097c0:	9300      	str	r3, [sp, #0]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	2200      	movs	r2, #0
 80097c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f000 f81b 	bl	8009806 <UART_WaitOnFlagUntilTimeout>
 80097d0:	4603      	mov	r3, r0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d001      	beq.n	80097da <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097d6:	2303      	movs	r3, #3
 80097d8:	e011      	b.n	80097fe <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2220      	movs	r2, #32
 80097de:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2220      	movs	r2, #32
 80097e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2200      	movs	r2, #0
 80097ec:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2200      	movs	r2, #0
 80097f2:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3710      	adds	r7, #16
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}

08009806 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009806:	b580      	push	{r7, lr}
 8009808:	b09c      	sub	sp, #112	@ 0x70
 800980a:	af00      	add	r7, sp, #0
 800980c:	60f8      	str	r0, [r7, #12]
 800980e:	60b9      	str	r1, [r7, #8]
 8009810:	603b      	str	r3, [r7, #0]
 8009812:	4613      	mov	r3, r2
 8009814:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009816:	e0a7      	b.n	8009968 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009818:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800981a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800981e:	f000 80a3 	beq.w	8009968 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009822:	f7fa fcdb 	bl	80041dc <HAL_GetTick>
 8009826:	4602      	mov	r2, r0
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800982e:	429a      	cmp	r2, r3
 8009830:	d302      	bcc.n	8009838 <UART_WaitOnFlagUntilTimeout+0x32>
 8009832:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009834:	2b00      	cmp	r3, #0
 8009836:	d13f      	bne.n	80098b8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800983e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009840:	e853 3f00 	ldrex	r3, [r3]
 8009844:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009848:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800984c:	667b      	str	r3, [r7, #100]	@ 0x64
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	461a      	mov	r2, r3
 8009854:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009856:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009858:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800985a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800985c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800985e:	e841 2300 	strex	r3, r2, [r1]
 8009862:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009866:	2b00      	cmp	r3, #0
 8009868:	d1e6      	bne.n	8009838 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	3308      	adds	r3, #8
 8009870:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009874:	e853 3f00 	ldrex	r3, [r3]
 8009878:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800987a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800987c:	f023 0301 	bic.w	r3, r3, #1
 8009880:	663b      	str	r3, [r7, #96]	@ 0x60
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	3308      	adds	r3, #8
 8009888:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800988a:	64ba      	str	r2, [r7, #72]	@ 0x48
 800988c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800988e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009890:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009892:	e841 2300 	strex	r3, r2, [r1]
 8009896:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800989a:	2b00      	cmp	r3, #0
 800989c:	d1e5      	bne.n	800986a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	2220      	movs	r2, #32
 80098a2:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2220      	movs	r2, #32
 80098a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2200      	movs	r2, #0
 80098b0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 80098b4:	2303      	movs	r3, #3
 80098b6:	e068      	b.n	800998a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f003 0304 	and.w	r3, r3, #4
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d050      	beq.n	8009968 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	69db      	ldr	r3, [r3, #28]
 80098cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80098d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098d4:	d148      	bne.n	8009968 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80098de:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e8:	e853 3f00 	ldrex	r3, [r3]
 80098ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80098ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80098f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	461a      	mov	r2, r3
 80098fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009900:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009902:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009904:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009906:	e841 2300 	strex	r3, r2, [r1]
 800990a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800990c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800990e:	2b00      	cmp	r3, #0
 8009910:	d1e6      	bne.n	80098e0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	3308      	adds	r3, #8
 8009918:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800991a:	697b      	ldr	r3, [r7, #20]
 800991c:	e853 3f00 	ldrex	r3, [r3]
 8009920:	613b      	str	r3, [r7, #16]
   return(result);
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	f023 0301 	bic.w	r3, r3, #1
 8009928:	66bb      	str	r3, [r7, #104]	@ 0x68
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	3308      	adds	r3, #8
 8009930:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009932:	623a      	str	r2, [r7, #32]
 8009934:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009936:	69f9      	ldr	r1, [r7, #28]
 8009938:	6a3a      	ldr	r2, [r7, #32]
 800993a:	e841 2300 	strex	r3, r2, [r1]
 800993e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009940:	69bb      	ldr	r3, [r7, #24]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d1e5      	bne.n	8009912 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2220      	movs	r2, #32
 800994a:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	2220      	movs	r2, #32
 8009950:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2220      	movs	r2, #32
 8009958:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2200      	movs	r2, #0
 8009960:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009964:	2303      	movs	r3, #3
 8009966:	e010      	b.n	800998a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	69da      	ldr	r2, [r3, #28]
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	4013      	ands	r3, r2
 8009972:	68ba      	ldr	r2, [r7, #8]
 8009974:	429a      	cmp	r2, r3
 8009976:	bf0c      	ite	eq
 8009978:	2301      	moveq	r3, #1
 800997a:	2300      	movne	r3, #0
 800997c:	b2db      	uxtb	r3, r3
 800997e:	461a      	mov	r2, r3
 8009980:	79fb      	ldrb	r3, [r7, #7]
 8009982:	429a      	cmp	r2, r3
 8009984:	f43f af48 	beq.w	8009818 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009988:	2300      	movs	r3, #0
}
 800998a:	4618      	mov	r0, r3
 800998c:	3770      	adds	r7, #112	@ 0x70
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
	...

08009994 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009994:	b480      	push	{r7}
 8009996:	b097      	sub	sp, #92	@ 0x5c
 8009998:	af00      	add	r7, sp, #0
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	60b9      	str	r1, [r7, #8]
 800999e:	4613      	mov	r3, r2
 80099a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	68ba      	ldr	r2, [r7, #8]
 80099a6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	88fa      	ldrh	r2, [r7, #6]
 80099ac:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	88fa      	ldrh	r2, [r7, #6]
 80099b4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2200      	movs	r2, #0
 80099bc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	689b      	ldr	r3, [r3, #8]
 80099c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099c6:	d10e      	bne.n	80099e6 <UART_Start_Receive_IT+0x52>
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	691b      	ldr	r3, [r3, #16]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d105      	bne.n	80099dc <UART_Start_Receive_IT+0x48>
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80099d6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80099da:	e02d      	b.n	8009a38 <UART_Start_Receive_IT+0xa4>
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	22ff      	movs	r2, #255	@ 0xff
 80099e0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80099e4:	e028      	b.n	8009a38 <UART_Start_Receive_IT+0xa4>
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	689b      	ldr	r3, [r3, #8]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d10d      	bne.n	8009a0a <UART_Start_Receive_IT+0x76>
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	691b      	ldr	r3, [r3, #16]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d104      	bne.n	8009a00 <UART_Start_Receive_IT+0x6c>
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	22ff      	movs	r2, #255	@ 0xff
 80099fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80099fe:	e01b      	b.n	8009a38 <UART_Start_Receive_IT+0xa4>
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	227f      	movs	r2, #127	@ 0x7f
 8009a04:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a08:	e016      	b.n	8009a38 <UART_Start_Receive_IT+0xa4>
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	689b      	ldr	r3, [r3, #8]
 8009a0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a12:	d10d      	bne.n	8009a30 <UART_Start_Receive_IT+0x9c>
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	691b      	ldr	r3, [r3, #16]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d104      	bne.n	8009a26 <UART_Start_Receive_IT+0x92>
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	227f      	movs	r2, #127	@ 0x7f
 8009a20:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a24:	e008      	b.n	8009a38 <UART_Start_Receive_IT+0xa4>
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	223f      	movs	r2, #63	@ 0x3f
 8009a2a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a2e:	e003      	b.n	8009a38 <UART_Start_Receive_IT+0xa4>
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	2200      	movs	r2, #0
 8009a34:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2222      	movs	r2, #34	@ 0x22
 8009a44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	3308      	adds	r3, #8
 8009a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a52:	e853 3f00 	ldrex	r3, [r3]
 8009a56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a5a:	f043 0301 	orr.w	r3, r3, #1
 8009a5e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	3308      	adds	r3, #8
 8009a66:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009a68:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009a6a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a6c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009a6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a70:	e841 2300 	strex	r3, r2, [r1]
 8009a74:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009a76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d1e5      	bne.n	8009a48 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	689b      	ldr	r3, [r3, #8]
 8009a80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a84:	d107      	bne.n	8009a96 <UART_Start_Receive_IT+0x102>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	691b      	ldr	r3, [r3, #16]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d103      	bne.n	8009a96 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	4a21      	ldr	r2, [pc, #132]	@ (8009b18 <UART_Start_Receive_IT+0x184>)
 8009a92:	669a      	str	r2, [r3, #104]	@ 0x68
 8009a94:	e002      	b.n	8009a9c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	4a20      	ldr	r2, [pc, #128]	@ (8009b1c <UART_Start_Receive_IT+0x188>)
 8009a9a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	691b      	ldr	r3, [r3, #16]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d019      	beq.n	8009ad8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aac:	e853 3f00 	ldrex	r3, [r3]
 8009ab0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	461a      	mov	r2, r3
 8009ac0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ac2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ac4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009ac8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009aca:	e841 2300 	strex	r3, r2, [r1]
 8009ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d1e6      	bne.n	8009aa4 <UART_Start_Receive_IT+0x110>
 8009ad6:	e018      	b.n	8009b0a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	e853 3f00 	ldrex	r3, [r3]
 8009ae4:	613b      	str	r3, [r7, #16]
   return(result);
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	f043 0320 	orr.w	r3, r3, #32
 8009aec:	653b      	str	r3, [r7, #80]	@ 0x50
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	461a      	mov	r2, r3
 8009af4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009af6:	623b      	str	r3, [r7, #32]
 8009af8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afa:	69f9      	ldr	r1, [r7, #28]
 8009afc:	6a3a      	ldr	r2, [r7, #32]
 8009afe:	e841 2300 	strex	r3, r2, [r1]
 8009b02:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d1e6      	bne.n	8009ad8 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8009b0a:	2300      	movs	r3, #0
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	375c      	adds	r7, #92	@ 0x5c
 8009b10:	46bd      	mov	sp, r7
 8009b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b16:	4770      	bx	lr
 8009b18:	08009f67 	.word	0x08009f67
 8009b1c:	08009df9 	.word	0x08009df9

08009b20 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b089      	sub	sp, #36	@ 0x24
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	e853 3f00 	ldrex	r3, [r3]
 8009b34:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009b3c:	61fb      	str	r3, [r7, #28]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	461a      	mov	r2, r3
 8009b44:	69fb      	ldr	r3, [r7, #28]
 8009b46:	61bb      	str	r3, [r7, #24]
 8009b48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b4a:	6979      	ldr	r1, [r7, #20]
 8009b4c:	69ba      	ldr	r2, [r7, #24]
 8009b4e:	e841 2300 	strex	r3, r2, [r1]
 8009b52:	613b      	str	r3, [r7, #16]
   return(result);
 8009b54:	693b      	ldr	r3, [r7, #16]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d1e6      	bne.n	8009b28 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2220      	movs	r2, #32
 8009b5e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8009b60:	bf00      	nop
 8009b62:	3724      	adds	r7, #36	@ 0x24
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr

08009b6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b095      	sub	sp, #84	@ 0x54
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b7c:	e853 3f00 	ldrex	r3, [r3]
 8009b80:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	461a      	mov	r2, r3
 8009b90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b92:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b94:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b96:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009b98:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b9a:	e841 2300 	strex	r3, r2, [r1]
 8009b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d1e6      	bne.n	8009b74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	3308      	adds	r3, #8
 8009bac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bae:	6a3b      	ldr	r3, [r7, #32]
 8009bb0:	e853 3f00 	ldrex	r3, [r3]
 8009bb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bb6:	69fb      	ldr	r3, [r7, #28]
 8009bb8:	f023 0301 	bic.w	r3, r3, #1
 8009bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	3308      	adds	r3, #8
 8009bc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009bc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009bcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bce:	e841 2300 	strex	r3, r2, [r1]
 8009bd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1e5      	bne.n	8009ba6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bde:	2b01      	cmp	r3, #1
 8009be0:	d118      	bne.n	8009c14 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	e853 3f00 	ldrex	r3, [r3]
 8009bee:	60bb      	str	r3, [r7, #8]
   return(result);
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	f023 0310 	bic.w	r3, r3, #16
 8009bf6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c00:	61bb      	str	r3, [r7, #24]
 8009c02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c04:	6979      	ldr	r1, [r7, #20]
 8009c06:	69ba      	ldr	r2, [r7, #24]
 8009c08:	e841 2300 	strex	r3, r2, [r1]
 8009c0c:	613b      	str	r3, [r7, #16]
   return(result);
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d1e6      	bne.n	8009be2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2220      	movs	r2, #32
 8009c18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2200      	movs	r2, #0
 8009c26:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009c28:	bf00      	nop
 8009c2a:	3754      	adds	r7, #84	@ 0x54
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b090      	sub	sp, #64	@ 0x40
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c40:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	69db      	ldr	r3, [r3, #28]
 8009c46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c4a:	d037      	beq.n	8009cbc <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8009c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c4e:	2200      	movs	r2, #0
 8009c50:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009c54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	3308      	adds	r3, #8
 8009c5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c5e:	e853 3f00 	ldrex	r3, [r3]
 8009c62:	623b      	str	r3, [r7, #32]
   return(result);
 8009c64:	6a3b      	ldr	r3, [r7, #32]
 8009c66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	3308      	adds	r3, #8
 8009c72:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009c74:	633a      	str	r2, [r7, #48]	@ 0x30
 8009c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c7c:	e841 2300 	strex	r3, r2, [r1]
 8009c80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d1e5      	bne.n	8009c54 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009c88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c8e:	693b      	ldr	r3, [r7, #16]
 8009c90:	e853 3f00 	ldrex	r3, [r3]
 8009c94:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	461a      	mov	r2, r3
 8009ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ca6:	61fb      	str	r3, [r7, #28]
 8009ca8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009caa:	69b9      	ldr	r1, [r7, #24]
 8009cac:	69fa      	ldr	r2, [r7, #28]
 8009cae:	e841 2300 	strex	r3, r2, [r1]
 8009cb2:	617b      	str	r3, [r7, #20]
   return(result);
 8009cb4:	697b      	ldr	r3, [r7, #20]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d1e6      	bne.n	8009c88 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009cba:	e004      	b.n	8009cc6 <UART_DMATransmitCplt+0x92>
    huart->TxCpltCallback(huart);
 8009cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cc2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009cc4:	4798      	blx	r3
}
 8009cc6:	bf00      	nop
 8009cc8:	3740      	adds	r7, #64	@ 0x40
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}

08009cce <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009cce:	b580      	push	{r7, lr}
 8009cd0:	b084      	sub	sp, #16
 8009cd2:	af00      	add	r7, sp, #0
 8009cd4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cda:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ce2:	68f8      	ldr	r0, [r7, #12]
 8009ce4:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ce6:	bf00      	nop
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}

08009cee <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009cee:	b580      	push	{r7, lr}
 8009cf0:	b086      	sub	sp, #24
 8009cf2:	af00      	add	r7, sp, #0
 8009cf4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cfa:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d00:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d08:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	689b      	ldr	r3, [r3, #8]
 8009d10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d14:	2b80      	cmp	r3, #128	@ 0x80
 8009d16:	d109      	bne.n	8009d2c <UART_DMAError+0x3e>
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	2b21      	cmp	r3, #33	@ 0x21
 8009d1c:	d106      	bne.n	8009d2c <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8009d26:	6978      	ldr	r0, [r7, #20]
 8009d28:	f7ff fefa 	bl	8009b20 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	689b      	ldr	r3, [r3, #8]
 8009d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d36:	2b40      	cmp	r3, #64	@ 0x40
 8009d38:	d109      	bne.n	8009d4e <UART_DMAError+0x60>
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2b22      	cmp	r3, #34	@ 0x22
 8009d3e:	d106      	bne.n	8009d4e <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	2200      	movs	r2, #0
 8009d44:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8009d48:	6978      	ldr	r0, [r7, #20]
 8009d4a:	f7ff ff0f 	bl	8009b6c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d54:	f043 0210 	orr.w	r2, r3, #16
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009d64:	6978      	ldr	r0, [r7, #20]
 8009d66:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d68:	bf00      	nop
 8009d6a:	3718      	adds	r7, #24
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}

08009d70 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b084      	sub	sp, #16
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2200      	movs	r2, #0
 8009d82:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009d94:	68f8      	ldr	r0, [r7, #12]
 8009d96:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d98:	bf00      	nop
 8009d9a:	3710      	adds	r7, #16
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b088      	sub	sp, #32
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	e853 3f00 	ldrex	r3, [r3]
 8009db4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009dbc:	61fb      	str	r3, [r7, #28]
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	69fb      	ldr	r3, [r7, #28]
 8009dc6:	61bb      	str	r3, [r7, #24]
 8009dc8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dca:	6979      	ldr	r1, [r7, #20]
 8009dcc:	69ba      	ldr	r2, [r7, #24]
 8009dce:	e841 2300 	strex	r3, r2, [r1]
 8009dd2:	613b      	str	r3, [r7, #16]
   return(result);
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d1e6      	bne.n	8009da8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2220      	movs	r2, #32
 8009dde:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2200      	movs	r2, #0
 8009de4:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009df0:	bf00      	nop
 8009df2:	3720      	adds	r7, #32
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b096      	sub	sp, #88	@ 0x58
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e06:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e10:	2b22      	cmp	r3, #34	@ 0x22
 8009e12:	f040 809c 	bne.w	8009f4e <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e1c:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009e20:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8009e24:	b2d9      	uxtb	r1, r3
 8009e26:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009e2a:	b2da      	uxtb	r2, r3
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e30:	400a      	ands	r2, r1
 8009e32:	b2d2      	uxtb	r2, r2
 8009e34:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e3a:	1c5a      	adds	r2, r3, #1
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	3b01      	subs	r3, #1
 8009e4a:	b29a      	uxth	r2, r3
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d17f      	bne.n	8009f5e <UART_RxISR_8BIT+0x166>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e66:	e853 3f00 	ldrex	r3, [r3]
 8009e6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e72:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	461a      	mov	r2, r3
 8009e7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e84:	e841 2300 	strex	r3, r2, [r1]
 8009e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d1e6      	bne.n	8009e5e <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	3308      	adds	r3, #8
 8009e96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9a:	e853 3f00 	ldrex	r3, [r3]
 8009e9e:	623b      	str	r3, [r7, #32]
   return(result);
 8009ea0:	6a3b      	ldr	r3, [r7, #32]
 8009ea2:	f023 0301 	bic.w	r3, r3, #1
 8009ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	3308      	adds	r3, #8
 8009eae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009eb0:	633a      	str	r2, [r7, #48]	@ 0x30
 8009eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eb8:	e841 2300 	strex	r3, r2, [r1]
 8009ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1e5      	bne.n	8009e90 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2220      	movs	r2, #32
 8009ec8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009edc:	2b01      	cmp	r3, #1
 8009ede:	d130      	bne.n	8009f42 <UART_RxISR_8BIT+0x14a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	e853 3f00 	ldrex	r3, [r3]
 8009ef2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	f023 0310 	bic.w	r3, r3, #16
 8009efa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	461a      	mov	r2, r3
 8009f02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f04:	61fb      	str	r3, [r7, #28]
 8009f06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f08:	69b9      	ldr	r1, [r7, #24]
 8009f0a:	69fa      	ldr	r2, [r7, #28]
 8009f0c:	e841 2300 	strex	r3, r2, [r1]
 8009f10:	617b      	str	r3, [r7, #20]
   return(result);
 8009f12:	697b      	ldr	r3, [r7, #20]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d1e6      	bne.n	8009ee6 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	69db      	ldr	r3, [r3, #28]
 8009f1e:	f003 0310 	and.w	r3, r3, #16
 8009f22:	2b10      	cmp	r3, #16
 8009f24:	d103      	bne.n	8009f2e <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	2210      	movs	r2, #16
 8009f2c:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8009f3a:	4611      	mov	r1, r2
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f40:	e00d      	b.n	8009f5e <UART_RxISR_8BIT+0x166>
        huart->RxCpltCallback(huart);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	4798      	blx	r3
}
 8009f4c:	e007      	b.n	8009f5e <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	699a      	ldr	r2, [r3, #24]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	f042 0208 	orr.w	r2, r2, #8
 8009f5c:	619a      	str	r2, [r3, #24]
}
 8009f5e:	bf00      	nop
 8009f60:	3758      	adds	r7, #88	@ 0x58
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}

08009f66 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009f66:	b580      	push	{r7, lr}
 8009f68:	b096      	sub	sp, #88	@ 0x58
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f74:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f7e:	2b22      	cmp	r3, #34	@ 0x22
 8009f80:	f040 809c 	bne.w	800a0bc <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f8a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f92:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8009f94:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8009f98:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009f9c:	4013      	ands	r3, r2
 8009f9e:	b29a      	uxth	r2, r3
 8009fa0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009fa2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fa8:	1c9a      	adds	r2, r3, #2
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	3b01      	subs	r3, #1
 8009fb8:	b29a      	uxth	r2, r3
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d17f      	bne.n	800a0cc <UART_RxISR_16BIT+0x166>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fd4:	e853 3f00 	ldrex	r3, [r3]
 8009fd8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fea:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ff0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ff2:	e841 2300 	strex	r3, r2, [r1]
 8009ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d1e6      	bne.n	8009fcc <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	3308      	adds	r3, #8
 800a004:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a006:	6a3b      	ldr	r3, [r7, #32]
 800a008:	e853 3f00 	ldrex	r3, [r3]
 800a00c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a00e:	69fb      	ldr	r3, [r7, #28]
 800a010:	f023 0301 	bic.w	r3, r3, #1
 800a014:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	3308      	adds	r3, #8
 800a01c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a01e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a020:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a022:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a024:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a026:	e841 2300 	strex	r3, r2, [r1]
 800a02a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a02c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d1e5      	bne.n	8009ffe <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2220      	movs	r2, #32
 800a036:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2200      	movs	r2, #0
 800a03e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2200      	movs	r2, #0
 800a044:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	d130      	bne.n	800a0b0 <UART_RxISR_16BIT+0x14a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2200      	movs	r2, #0
 800a052:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	e853 3f00 	ldrex	r3, [r3]
 800a060:	60bb      	str	r3, [r7, #8]
   return(result);
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	f023 0310 	bic.w	r3, r3, #16
 800a068:	647b      	str	r3, [r7, #68]	@ 0x44
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	461a      	mov	r2, r3
 800a070:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a072:	61bb      	str	r3, [r7, #24]
 800a074:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a076:	6979      	ldr	r1, [r7, #20]
 800a078:	69ba      	ldr	r2, [r7, #24]
 800a07a:	e841 2300 	strex	r3, r2, [r1]
 800a07e:	613b      	str	r3, [r7, #16]
   return(result);
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d1e6      	bne.n	800a054 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	69db      	ldr	r3, [r3, #28]
 800a08c:	f003 0310 	and.w	r3, r3, #16
 800a090:	2b10      	cmp	r3, #16
 800a092:	d103      	bne.n	800a09c <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	2210      	movs	r2, #16
 800a09a:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a0a2:	687a      	ldr	r2, [r7, #4]
 800a0a4:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 800a0a8:	4611      	mov	r1, r2
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a0ae:	e00d      	b.n	800a0cc <UART_RxISR_16BIT+0x166>
        huart->RxCpltCallback(huart);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	4798      	blx	r3
}
 800a0ba:	e007      	b.n	800a0cc <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	699a      	ldr	r2, [r3, #24]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f042 0208 	orr.w	r2, r2, #8
 800a0ca:	619a      	str	r2, [r3, #24]
}
 800a0cc:	bf00      	nop
 800a0ce:	3758      	adds	r7, #88	@ 0x58
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bd80      	pop	{r7, pc}

0800a0d4 <__cvt>:
 800a0d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0d8:	ec57 6b10 	vmov	r6, r7, d0
 800a0dc:	2f00      	cmp	r7, #0
 800a0de:	460c      	mov	r4, r1
 800a0e0:	4619      	mov	r1, r3
 800a0e2:	463b      	mov	r3, r7
 800a0e4:	bfbb      	ittet	lt
 800a0e6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a0ea:	461f      	movlt	r7, r3
 800a0ec:	2300      	movge	r3, #0
 800a0ee:	232d      	movlt	r3, #45	@ 0x2d
 800a0f0:	700b      	strb	r3, [r1, #0]
 800a0f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a0f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a0f8:	4691      	mov	r9, r2
 800a0fa:	f023 0820 	bic.w	r8, r3, #32
 800a0fe:	bfbc      	itt	lt
 800a100:	4632      	movlt	r2, r6
 800a102:	4616      	movlt	r6, r2
 800a104:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a108:	d005      	beq.n	800a116 <__cvt+0x42>
 800a10a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a10e:	d100      	bne.n	800a112 <__cvt+0x3e>
 800a110:	3401      	adds	r4, #1
 800a112:	2102      	movs	r1, #2
 800a114:	e000      	b.n	800a118 <__cvt+0x44>
 800a116:	2103      	movs	r1, #3
 800a118:	ab03      	add	r3, sp, #12
 800a11a:	9301      	str	r3, [sp, #4]
 800a11c:	ab02      	add	r3, sp, #8
 800a11e:	9300      	str	r3, [sp, #0]
 800a120:	ec47 6b10 	vmov	d0, r6, r7
 800a124:	4653      	mov	r3, sl
 800a126:	4622      	mov	r2, r4
 800a128:	f000 fe5a 	bl	800ade0 <_dtoa_r>
 800a12c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a130:	4605      	mov	r5, r0
 800a132:	d119      	bne.n	800a168 <__cvt+0x94>
 800a134:	f019 0f01 	tst.w	r9, #1
 800a138:	d00e      	beq.n	800a158 <__cvt+0x84>
 800a13a:	eb00 0904 	add.w	r9, r0, r4
 800a13e:	2200      	movs	r2, #0
 800a140:	2300      	movs	r3, #0
 800a142:	4630      	mov	r0, r6
 800a144:	4639      	mov	r1, r7
 800a146:	f7f6 fcdf 	bl	8000b08 <__aeabi_dcmpeq>
 800a14a:	b108      	cbz	r0, 800a150 <__cvt+0x7c>
 800a14c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a150:	2230      	movs	r2, #48	@ 0x30
 800a152:	9b03      	ldr	r3, [sp, #12]
 800a154:	454b      	cmp	r3, r9
 800a156:	d31e      	bcc.n	800a196 <__cvt+0xc2>
 800a158:	9b03      	ldr	r3, [sp, #12]
 800a15a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a15c:	1b5b      	subs	r3, r3, r5
 800a15e:	4628      	mov	r0, r5
 800a160:	6013      	str	r3, [r2, #0]
 800a162:	b004      	add	sp, #16
 800a164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a168:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a16c:	eb00 0904 	add.w	r9, r0, r4
 800a170:	d1e5      	bne.n	800a13e <__cvt+0x6a>
 800a172:	7803      	ldrb	r3, [r0, #0]
 800a174:	2b30      	cmp	r3, #48	@ 0x30
 800a176:	d10a      	bne.n	800a18e <__cvt+0xba>
 800a178:	2200      	movs	r2, #0
 800a17a:	2300      	movs	r3, #0
 800a17c:	4630      	mov	r0, r6
 800a17e:	4639      	mov	r1, r7
 800a180:	f7f6 fcc2 	bl	8000b08 <__aeabi_dcmpeq>
 800a184:	b918      	cbnz	r0, 800a18e <__cvt+0xba>
 800a186:	f1c4 0401 	rsb	r4, r4, #1
 800a18a:	f8ca 4000 	str.w	r4, [sl]
 800a18e:	f8da 3000 	ldr.w	r3, [sl]
 800a192:	4499      	add	r9, r3
 800a194:	e7d3      	b.n	800a13e <__cvt+0x6a>
 800a196:	1c59      	adds	r1, r3, #1
 800a198:	9103      	str	r1, [sp, #12]
 800a19a:	701a      	strb	r2, [r3, #0]
 800a19c:	e7d9      	b.n	800a152 <__cvt+0x7e>

0800a19e <__exponent>:
 800a19e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1a0:	2900      	cmp	r1, #0
 800a1a2:	bfba      	itte	lt
 800a1a4:	4249      	neglt	r1, r1
 800a1a6:	232d      	movlt	r3, #45	@ 0x2d
 800a1a8:	232b      	movge	r3, #43	@ 0x2b
 800a1aa:	2909      	cmp	r1, #9
 800a1ac:	7002      	strb	r2, [r0, #0]
 800a1ae:	7043      	strb	r3, [r0, #1]
 800a1b0:	dd29      	ble.n	800a206 <__exponent+0x68>
 800a1b2:	f10d 0307 	add.w	r3, sp, #7
 800a1b6:	461d      	mov	r5, r3
 800a1b8:	270a      	movs	r7, #10
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	fbb1 f6f7 	udiv	r6, r1, r7
 800a1c0:	fb07 1416 	mls	r4, r7, r6, r1
 800a1c4:	3430      	adds	r4, #48	@ 0x30
 800a1c6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a1ca:	460c      	mov	r4, r1
 800a1cc:	2c63      	cmp	r4, #99	@ 0x63
 800a1ce:	f103 33ff 	add.w	r3, r3, #4294967295
 800a1d2:	4631      	mov	r1, r6
 800a1d4:	dcf1      	bgt.n	800a1ba <__exponent+0x1c>
 800a1d6:	3130      	adds	r1, #48	@ 0x30
 800a1d8:	1e94      	subs	r4, r2, #2
 800a1da:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a1de:	1c41      	adds	r1, r0, #1
 800a1e0:	4623      	mov	r3, r4
 800a1e2:	42ab      	cmp	r3, r5
 800a1e4:	d30a      	bcc.n	800a1fc <__exponent+0x5e>
 800a1e6:	f10d 0309 	add.w	r3, sp, #9
 800a1ea:	1a9b      	subs	r3, r3, r2
 800a1ec:	42ac      	cmp	r4, r5
 800a1ee:	bf88      	it	hi
 800a1f0:	2300      	movhi	r3, #0
 800a1f2:	3302      	adds	r3, #2
 800a1f4:	4403      	add	r3, r0
 800a1f6:	1a18      	subs	r0, r3, r0
 800a1f8:	b003      	add	sp, #12
 800a1fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1fc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a200:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a204:	e7ed      	b.n	800a1e2 <__exponent+0x44>
 800a206:	2330      	movs	r3, #48	@ 0x30
 800a208:	3130      	adds	r1, #48	@ 0x30
 800a20a:	7083      	strb	r3, [r0, #2]
 800a20c:	70c1      	strb	r1, [r0, #3]
 800a20e:	1d03      	adds	r3, r0, #4
 800a210:	e7f1      	b.n	800a1f6 <__exponent+0x58>
	...

0800a214 <_printf_float>:
 800a214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a218:	b08d      	sub	sp, #52	@ 0x34
 800a21a:	460c      	mov	r4, r1
 800a21c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a220:	4616      	mov	r6, r2
 800a222:	461f      	mov	r7, r3
 800a224:	4605      	mov	r5, r0
 800a226:	f000 fcdb 	bl	800abe0 <_localeconv_r>
 800a22a:	6803      	ldr	r3, [r0, #0]
 800a22c:	9304      	str	r3, [sp, #16]
 800a22e:	4618      	mov	r0, r3
 800a230:	f7f6 f83e 	bl	80002b0 <strlen>
 800a234:	2300      	movs	r3, #0
 800a236:	930a      	str	r3, [sp, #40]	@ 0x28
 800a238:	f8d8 3000 	ldr.w	r3, [r8]
 800a23c:	9005      	str	r0, [sp, #20]
 800a23e:	3307      	adds	r3, #7
 800a240:	f023 0307 	bic.w	r3, r3, #7
 800a244:	f103 0208 	add.w	r2, r3, #8
 800a248:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a24c:	f8d4 b000 	ldr.w	fp, [r4]
 800a250:	f8c8 2000 	str.w	r2, [r8]
 800a254:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a258:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a25c:	9307      	str	r3, [sp, #28]
 800a25e:	f8cd 8018 	str.w	r8, [sp, #24]
 800a262:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a266:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a26a:	4b9c      	ldr	r3, [pc, #624]	@ (800a4dc <_printf_float+0x2c8>)
 800a26c:	f04f 32ff 	mov.w	r2, #4294967295
 800a270:	f7f6 fc7c 	bl	8000b6c <__aeabi_dcmpun>
 800a274:	bb70      	cbnz	r0, 800a2d4 <_printf_float+0xc0>
 800a276:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a27a:	4b98      	ldr	r3, [pc, #608]	@ (800a4dc <_printf_float+0x2c8>)
 800a27c:	f04f 32ff 	mov.w	r2, #4294967295
 800a280:	f7f6 fc56 	bl	8000b30 <__aeabi_dcmple>
 800a284:	bb30      	cbnz	r0, 800a2d4 <_printf_float+0xc0>
 800a286:	2200      	movs	r2, #0
 800a288:	2300      	movs	r3, #0
 800a28a:	4640      	mov	r0, r8
 800a28c:	4649      	mov	r1, r9
 800a28e:	f7f6 fc45 	bl	8000b1c <__aeabi_dcmplt>
 800a292:	b110      	cbz	r0, 800a29a <_printf_float+0x86>
 800a294:	232d      	movs	r3, #45	@ 0x2d
 800a296:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a29a:	4a91      	ldr	r2, [pc, #580]	@ (800a4e0 <_printf_float+0x2cc>)
 800a29c:	4b91      	ldr	r3, [pc, #580]	@ (800a4e4 <_printf_float+0x2d0>)
 800a29e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a2a2:	bf8c      	ite	hi
 800a2a4:	4690      	movhi	r8, r2
 800a2a6:	4698      	movls	r8, r3
 800a2a8:	2303      	movs	r3, #3
 800a2aa:	6123      	str	r3, [r4, #16]
 800a2ac:	f02b 0304 	bic.w	r3, fp, #4
 800a2b0:	6023      	str	r3, [r4, #0]
 800a2b2:	f04f 0900 	mov.w	r9, #0
 800a2b6:	9700      	str	r7, [sp, #0]
 800a2b8:	4633      	mov	r3, r6
 800a2ba:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a2bc:	4621      	mov	r1, r4
 800a2be:	4628      	mov	r0, r5
 800a2c0:	f000 f9d2 	bl	800a668 <_printf_common>
 800a2c4:	3001      	adds	r0, #1
 800a2c6:	f040 808d 	bne.w	800a3e4 <_printf_float+0x1d0>
 800a2ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a2ce:	b00d      	add	sp, #52	@ 0x34
 800a2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2d4:	4642      	mov	r2, r8
 800a2d6:	464b      	mov	r3, r9
 800a2d8:	4640      	mov	r0, r8
 800a2da:	4649      	mov	r1, r9
 800a2dc:	f7f6 fc46 	bl	8000b6c <__aeabi_dcmpun>
 800a2e0:	b140      	cbz	r0, 800a2f4 <_printf_float+0xe0>
 800a2e2:	464b      	mov	r3, r9
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	bfbc      	itt	lt
 800a2e8:	232d      	movlt	r3, #45	@ 0x2d
 800a2ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a2ee:	4a7e      	ldr	r2, [pc, #504]	@ (800a4e8 <_printf_float+0x2d4>)
 800a2f0:	4b7e      	ldr	r3, [pc, #504]	@ (800a4ec <_printf_float+0x2d8>)
 800a2f2:	e7d4      	b.n	800a29e <_printf_float+0x8a>
 800a2f4:	6863      	ldr	r3, [r4, #4]
 800a2f6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a2fa:	9206      	str	r2, [sp, #24]
 800a2fc:	1c5a      	adds	r2, r3, #1
 800a2fe:	d13b      	bne.n	800a378 <_printf_float+0x164>
 800a300:	2306      	movs	r3, #6
 800a302:	6063      	str	r3, [r4, #4]
 800a304:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a308:	2300      	movs	r3, #0
 800a30a:	6022      	str	r2, [r4, #0]
 800a30c:	9303      	str	r3, [sp, #12]
 800a30e:	ab0a      	add	r3, sp, #40	@ 0x28
 800a310:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a314:	ab09      	add	r3, sp, #36	@ 0x24
 800a316:	9300      	str	r3, [sp, #0]
 800a318:	6861      	ldr	r1, [r4, #4]
 800a31a:	ec49 8b10 	vmov	d0, r8, r9
 800a31e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a322:	4628      	mov	r0, r5
 800a324:	f7ff fed6 	bl	800a0d4 <__cvt>
 800a328:	9b06      	ldr	r3, [sp, #24]
 800a32a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a32c:	2b47      	cmp	r3, #71	@ 0x47
 800a32e:	4680      	mov	r8, r0
 800a330:	d129      	bne.n	800a386 <_printf_float+0x172>
 800a332:	1cc8      	adds	r0, r1, #3
 800a334:	db02      	blt.n	800a33c <_printf_float+0x128>
 800a336:	6863      	ldr	r3, [r4, #4]
 800a338:	4299      	cmp	r1, r3
 800a33a:	dd41      	ble.n	800a3c0 <_printf_float+0x1ac>
 800a33c:	f1aa 0a02 	sub.w	sl, sl, #2
 800a340:	fa5f fa8a 	uxtb.w	sl, sl
 800a344:	3901      	subs	r1, #1
 800a346:	4652      	mov	r2, sl
 800a348:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a34c:	9109      	str	r1, [sp, #36]	@ 0x24
 800a34e:	f7ff ff26 	bl	800a19e <__exponent>
 800a352:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a354:	1813      	adds	r3, r2, r0
 800a356:	2a01      	cmp	r2, #1
 800a358:	4681      	mov	r9, r0
 800a35a:	6123      	str	r3, [r4, #16]
 800a35c:	dc02      	bgt.n	800a364 <_printf_float+0x150>
 800a35e:	6822      	ldr	r2, [r4, #0]
 800a360:	07d2      	lsls	r2, r2, #31
 800a362:	d501      	bpl.n	800a368 <_printf_float+0x154>
 800a364:	3301      	adds	r3, #1
 800a366:	6123      	str	r3, [r4, #16]
 800a368:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d0a2      	beq.n	800a2b6 <_printf_float+0xa2>
 800a370:	232d      	movs	r3, #45	@ 0x2d
 800a372:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a376:	e79e      	b.n	800a2b6 <_printf_float+0xa2>
 800a378:	9a06      	ldr	r2, [sp, #24]
 800a37a:	2a47      	cmp	r2, #71	@ 0x47
 800a37c:	d1c2      	bne.n	800a304 <_printf_float+0xf0>
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d1c0      	bne.n	800a304 <_printf_float+0xf0>
 800a382:	2301      	movs	r3, #1
 800a384:	e7bd      	b.n	800a302 <_printf_float+0xee>
 800a386:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a38a:	d9db      	bls.n	800a344 <_printf_float+0x130>
 800a38c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a390:	d118      	bne.n	800a3c4 <_printf_float+0x1b0>
 800a392:	2900      	cmp	r1, #0
 800a394:	6863      	ldr	r3, [r4, #4]
 800a396:	dd0b      	ble.n	800a3b0 <_printf_float+0x19c>
 800a398:	6121      	str	r1, [r4, #16]
 800a39a:	b913      	cbnz	r3, 800a3a2 <_printf_float+0x18e>
 800a39c:	6822      	ldr	r2, [r4, #0]
 800a39e:	07d0      	lsls	r0, r2, #31
 800a3a0:	d502      	bpl.n	800a3a8 <_printf_float+0x194>
 800a3a2:	3301      	adds	r3, #1
 800a3a4:	440b      	add	r3, r1
 800a3a6:	6123      	str	r3, [r4, #16]
 800a3a8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a3aa:	f04f 0900 	mov.w	r9, #0
 800a3ae:	e7db      	b.n	800a368 <_printf_float+0x154>
 800a3b0:	b913      	cbnz	r3, 800a3b8 <_printf_float+0x1a4>
 800a3b2:	6822      	ldr	r2, [r4, #0]
 800a3b4:	07d2      	lsls	r2, r2, #31
 800a3b6:	d501      	bpl.n	800a3bc <_printf_float+0x1a8>
 800a3b8:	3302      	adds	r3, #2
 800a3ba:	e7f4      	b.n	800a3a6 <_printf_float+0x192>
 800a3bc:	2301      	movs	r3, #1
 800a3be:	e7f2      	b.n	800a3a6 <_printf_float+0x192>
 800a3c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a3c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3c6:	4299      	cmp	r1, r3
 800a3c8:	db05      	blt.n	800a3d6 <_printf_float+0x1c2>
 800a3ca:	6823      	ldr	r3, [r4, #0]
 800a3cc:	6121      	str	r1, [r4, #16]
 800a3ce:	07d8      	lsls	r0, r3, #31
 800a3d0:	d5ea      	bpl.n	800a3a8 <_printf_float+0x194>
 800a3d2:	1c4b      	adds	r3, r1, #1
 800a3d4:	e7e7      	b.n	800a3a6 <_printf_float+0x192>
 800a3d6:	2900      	cmp	r1, #0
 800a3d8:	bfd4      	ite	le
 800a3da:	f1c1 0202 	rsble	r2, r1, #2
 800a3de:	2201      	movgt	r2, #1
 800a3e0:	4413      	add	r3, r2
 800a3e2:	e7e0      	b.n	800a3a6 <_printf_float+0x192>
 800a3e4:	6823      	ldr	r3, [r4, #0]
 800a3e6:	055a      	lsls	r2, r3, #21
 800a3e8:	d407      	bmi.n	800a3fa <_printf_float+0x1e6>
 800a3ea:	6923      	ldr	r3, [r4, #16]
 800a3ec:	4642      	mov	r2, r8
 800a3ee:	4631      	mov	r1, r6
 800a3f0:	4628      	mov	r0, r5
 800a3f2:	47b8      	blx	r7
 800a3f4:	3001      	adds	r0, #1
 800a3f6:	d12b      	bne.n	800a450 <_printf_float+0x23c>
 800a3f8:	e767      	b.n	800a2ca <_printf_float+0xb6>
 800a3fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a3fe:	f240 80dd 	bls.w	800a5bc <_printf_float+0x3a8>
 800a402:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a406:	2200      	movs	r2, #0
 800a408:	2300      	movs	r3, #0
 800a40a:	f7f6 fb7d 	bl	8000b08 <__aeabi_dcmpeq>
 800a40e:	2800      	cmp	r0, #0
 800a410:	d033      	beq.n	800a47a <_printf_float+0x266>
 800a412:	4a37      	ldr	r2, [pc, #220]	@ (800a4f0 <_printf_float+0x2dc>)
 800a414:	2301      	movs	r3, #1
 800a416:	4631      	mov	r1, r6
 800a418:	4628      	mov	r0, r5
 800a41a:	47b8      	blx	r7
 800a41c:	3001      	adds	r0, #1
 800a41e:	f43f af54 	beq.w	800a2ca <_printf_float+0xb6>
 800a422:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a426:	4543      	cmp	r3, r8
 800a428:	db02      	blt.n	800a430 <_printf_float+0x21c>
 800a42a:	6823      	ldr	r3, [r4, #0]
 800a42c:	07d8      	lsls	r0, r3, #31
 800a42e:	d50f      	bpl.n	800a450 <_printf_float+0x23c>
 800a430:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a434:	4631      	mov	r1, r6
 800a436:	4628      	mov	r0, r5
 800a438:	47b8      	blx	r7
 800a43a:	3001      	adds	r0, #1
 800a43c:	f43f af45 	beq.w	800a2ca <_printf_float+0xb6>
 800a440:	f04f 0900 	mov.w	r9, #0
 800a444:	f108 38ff 	add.w	r8, r8, #4294967295
 800a448:	f104 0a1a 	add.w	sl, r4, #26
 800a44c:	45c8      	cmp	r8, r9
 800a44e:	dc09      	bgt.n	800a464 <_printf_float+0x250>
 800a450:	6823      	ldr	r3, [r4, #0]
 800a452:	079b      	lsls	r3, r3, #30
 800a454:	f100 8103 	bmi.w	800a65e <_printf_float+0x44a>
 800a458:	68e0      	ldr	r0, [r4, #12]
 800a45a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a45c:	4298      	cmp	r0, r3
 800a45e:	bfb8      	it	lt
 800a460:	4618      	movlt	r0, r3
 800a462:	e734      	b.n	800a2ce <_printf_float+0xba>
 800a464:	2301      	movs	r3, #1
 800a466:	4652      	mov	r2, sl
 800a468:	4631      	mov	r1, r6
 800a46a:	4628      	mov	r0, r5
 800a46c:	47b8      	blx	r7
 800a46e:	3001      	adds	r0, #1
 800a470:	f43f af2b 	beq.w	800a2ca <_printf_float+0xb6>
 800a474:	f109 0901 	add.w	r9, r9, #1
 800a478:	e7e8      	b.n	800a44c <_printf_float+0x238>
 800a47a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	dc39      	bgt.n	800a4f4 <_printf_float+0x2e0>
 800a480:	4a1b      	ldr	r2, [pc, #108]	@ (800a4f0 <_printf_float+0x2dc>)
 800a482:	2301      	movs	r3, #1
 800a484:	4631      	mov	r1, r6
 800a486:	4628      	mov	r0, r5
 800a488:	47b8      	blx	r7
 800a48a:	3001      	adds	r0, #1
 800a48c:	f43f af1d 	beq.w	800a2ca <_printf_float+0xb6>
 800a490:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a494:	ea59 0303 	orrs.w	r3, r9, r3
 800a498:	d102      	bne.n	800a4a0 <_printf_float+0x28c>
 800a49a:	6823      	ldr	r3, [r4, #0]
 800a49c:	07d9      	lsls	r1, r3, #31
 800a49e:	d5d7      	bpl.n	800a450 <_printf_float+0x23c>
 800a4a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4a4:	4631      	mov	r1, r6
 800a4a6:	4628      	mov	r0, r5
 800a4a8:	47b8      	blx	r7
 800a4aa:	3001      	adds	r0, #1
 800a4ac:	f43f af0d 	beq.w	800a2ca <_printf_float+0xb6>
 800a4b0:	f04f 0a00 	mov.w	sl, #0
 800a4b4:	f104 0b1a 	add.w	fp, r4, #26
 800a4b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4ba:	425b      	negs	r3, r3
 800a4bc:	4553      	cmp	r3, sl
 800a4be:	dc01      	bgt.n	800a4c4 <_printf_float+0x2b0>
 800a4c0:	464b      	mov	r3, r9
 800a4c2:	e793      	b.n	800a3ec <_printf_float+0x1d8>
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	465a      	mov	r2, fp
 800a4c8:	4631      	mov	r1, r6
 800a4ca:	4628      	mov	r0, r5
 800a4cc:	47b8      	blx	r7
 800a4ce:	3001      	adds	r0, #1
 800a4d0:	f43f aefb 	beq.w	800a2ca <_printf_float+0xb6>
 800a4d4:	f10a 0a01 	add.w	sl, sl, #1
 800a4d8:	e7ee      	b.n	800a4b8 <_printf_float+0x2a4>
 800a4da:	bf00      	nop
 800a4dc:	7fefffff 	.word	0x7fefffff
 800a4e0:	0800de84 	.word	0x0800de84
 800a4e4:	0800de80 	.word	0x0800de80
 800a4e8:	0800de8c 	.word	0x0800de8c
 800a4ec:	0800de88 	.word	0x0800de88
 800a4f0:	0800de90 	.word	0x0800de90
 800a4f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a4f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a4fa:	4553      	cmp	r3, sl
 800a4fc:	bfa8      	it	ge
 800a4fe:	4653      	movge	r3, sl
 800a500:	2b00      	cmp	r3, #0
 800a502:	4699      	mov	r9, r3
 800a504:	dc36      	bgt.n	800a574 <_printf_float+0x360>
 800a506:	f04f 0b00 	mov.w	fp, #0
 800a50a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a50e:	f104 021a 	add.w	r2, r4, #26
 800a512:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a514:	9306      	str	r3, [sp, #24]
 800a516:	eba3 0309 	sub.w	r3, r3, r9
 800a51a:	455b      	cmp	r3, fp
 800a51c:	dc31      	bgt.n	800a582 <_printf_float+0x36e>
 800a51e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a520:	459a      	cmp	sl, r3
 800a522:	dc3a      	bgt.n	800a59a <_printf_float+0x386>
 800a524:	6823      	ldr	r3, [r4, #0]
 800a526:	07da      	lsls	r2, r3, #31
 800a528:	d437      	bmi.n	800a59a <_printf_float+0x386>
 800a52a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a52c:	ebaa 0903 	sub.w	r9, sl, r3
 800a530:	9b06      	ldr	r3, [sp, #24]
 800a532:	ebaa 0303 	sub.w	r3, sl, r3
 800a536:	4599      	cmp	r9, r3
 800a538:	bfa8      	it	ge
 800a53a:	4699      	movge	r9, r3
 800a53c:	f1b9 0f00 	cmp.w	r9, #0
 800a540:	dc33      	bgt.n	800a5aa <_printf_float+0x396>
 800a542:	f04f 0800 	mov.w	r8, #0
 800a546:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a54a:	f104 0b1a 	add.w	fp, r4, #26
 800a54e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a550:	ebaa 0303 	sub.w	r3, sl, r3
 800a554:	eba3 0309 	sub.w	r3, r3, r9
 800a558:	4543      	cmp	r3, r8
 800a55a:	f77f af79 	ble.w	800a450 <_printf_float+0x23c>
 800a55e:	2301      	movs	r3, #1
 800a560:	465a      	mov	r2, fp
 800a562:	4631      	mov	r1, r6
 800a564:	4628      	mov	r0, r5
 800a566:	47b8      	blx	r7
 800a568:	3001      	adds	r0, #1
 800a56a:	f43f aeae 	beq.w	800a2ca <_printf_float+0xb6>
 800a56e:	f108 0801 	add.w	r8, r8, #1
 800a572:	e7ec      	b.n	800a54e <_printf_float+0x33a>
 800a574:	4642      	mov	r2, r8
 800a576:	4631      	mov	r1, r6
 800a578:	4628      	mov	r0, r5
 800a57a:	47b8      	blx	r7
 800a57c:	3001      	adds	r0, #1
 800a57e:	d1c2      	bne.n	800a506 <_printf_float+0x2f2>
 800a580:	e6a3      	b.n	800a2ca <_printf_float+0xb6>
 800a582:	2301      	movs	r3, #1
 800a584:	4631      	mov	r1, r6
 800a586:	4628      	mov	r0, r5
 800a588:	9206      	str	r2, [sp, #24]
 800a58a:	47b8      	blx	r7
 800a58c:	3001      	adds	r0, #1
 800a58e:	f43f ae9c 	beq.w	800a2ca <_printf_float+0xb6>
 800a592:	9a06      	ldr	r2, [sp, #24]
 800a594:	f10b 0b01 	add.w	fp, fp, #1
 800a598:	e7bb      	b.n	800a512 <_printf_float+0x2fe>
 800a59a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a59e:	4631      	mov	r1, r6
 800a5a0:	4628      	mov	r0, r5
 800a5a2:	47b8      	blx	r7
 800a5a4:	3001      	adds	r0, #1
 800a5a6:	d1c0      	bne.n	800a52a <_printf_float+0x316>
 800a5a8:	e68f      	b.n	800a2ca <_printf_float+0xb6>
 800a5aa:	9a06      	ldr	r2, [sp, #24]
 800a5ac:	464b      	mov	r3, r9
 800a5ae:	4442      	add	r2, r8
 800a5b0:	4631      	mov	r1, r6
 800a5b2:	4628      	mov	r0, r5
 800a5b4:	47b8      	blx	r7
 800a5b6:	3001      	adds	r0, #1
 800a5b8:	d1c3      	bne.n	800a542 <_printf_float+0x32e>
 800a5ba:	e686      	b.n	800a2ca <_printf_float+0xb6>
 800a5bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a5c0:	f1ba 0f01 	cmp.w	sl, #1
 800a5c4:	dc01      	bgt.n	800a5ca <_printf_float+0x3b6>
 800a5c6:	07db      	lsls	r3, r3, #31
 800a5c8:	d536      	bpl.n	800a638 <_printf_float+0x424>
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	4642      	mov	r2, r8
 800a5ce:	4631      	mov	r1, r6
 800a5d0:	4628      	mov	r0, r5
 800a5d2:	47b8      	blx	r7
 800a5d4:	3001      	adds	r0, #1
 800a5d6:	f43f ae78 	beq.w	800a2ca <_printf_float+0xb6>
 800a5da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5de:	4631      	mov	r1, r6
 800a5e0:	4628      	mov	r0, r5
 800a5e2:	47b8      	blx	r7
 800a5e4:	3001      	adds	r0, #1
 800a5e6:	f43f ae70 	beq.w	800a2ca <_printf_float+0xb6>
 800a5ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a5f6:	f7f6 fa87 	bl	8000b08 <__aeabi_dcmpeq>
 800a5fa:	b9c0      	cbnz	r0, 800a62e <_printf_float+0x41a>
 800a5fc:	4653      	mov	r3, sl
 800a5fe:	f108 0201 	add.w	r2, r8, #1
 800a602:	4631      	mov	r1, r6
 800a604:	4628      	mov	r0, r5
 800a606:	47b8      	blx	r7
 800a608:	3001      	adds	r0, #1
 800a60a:	d10c      	bne.n	800a626 <_printf_float+0x412>
 800a60c:	e65d      	b.n	800a2ca <_printf_float+0xb6>
 800a60e:	2301      	movs	r3, #1
 800a610:	465a      	mov	r2, fp
 800a612:	4631      	mov	r1, r6
 800a614:	4628      	mov	r0, r5
 800a616:	47b8      	blx	r7
 800a618:	3001      	adds	r0, #1
 800a61a:	f43f ae56 	beq.w	800a2ca <_printf_float+0xb6>
 800a61e:	f108 0801 	add.w	r8, r8, #1
 800a622:	45d0      	cmp	r8, sl
 800a624:	dbf3      	blt.n	800a60e <_printf_float+0x3fa>
 800a626:	464b      	mov	r3, r9
 800a628:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a62c:	e6df      	b.n	800a3ee <_printf_float+0x1da>
 800a62e:	f04f 0800 	mov.w	r8, #0
 800a632:	f104 0b1a 	add.w	fp, r4, #26
 800a636:	e7f4      	b.n	800a622 <_printf_float+0x40e>
 800a638:	2301      	movs	r3, #1
 800a63a:	4642      	mov	r2, r8
 800a63c:	e7e1      	b.n	800a602 <_printf_float+0x3ee>
 800a63e:	2301      	movs	r3, #1
 800a640:	464a      	mov	r2, r9
 800a642:	4631      	mov	r1, r6
 800a644:	4628      	mov	r0, r5
 800a646:	47b8      	blx	r7
 800a648:	3001      	adds	r0, #1
 800a64a:	f43f ae3e 	beq.w	800a2ca <_printf_float+0xb6>
 800a64e:	f108 0801 	add.w	r8, r8, #1
 800a652:	68e3      	ldr	r3, [r4, #12]
 800a654:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a656:	1a5b      	subs	r3, r3, r1
 800a658:	4543      	cmp	r3, r8
 800a65a:	dcf0      	bgt.n	800a63e <_printf_float+0x42a>
 800a65c:	e6fc      	b.n	800a458 <_printf_float+0x244>
 800a65e:	f04f 0800 	mov.w	r8, #0
 800a662:	f104 0919 	add.w	r9, r4, #25
 800a666:	e7f4      	b.n	800a652 <_printf_float+0x43e>

0800a668 <_printf_common>:
 800a668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a66c:	4616      	mov	r6, r2
 800a66e:	4698      	mov	r8, r3
 800a670:	688a      	ldr	r2, [r1, #8]
 800a672:	690b      	ldr	r3, [r1, #16]
 800a674:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a678:	4293      	cmp	r3, r2
 800a67a:	bfb8      	it	lt
 800a67c:	4613      	movlt	r3, r2
 800a67e:	6033      	str	r3, [r6, #0]
 800a680:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a684:	4607      	mov	r7, r0
 800a686:	460c      	mov	r4, r1
 800a688:	b10a      	cbz	r2, 800a68e <_printf_common+0x26>
 800a68a:	3301      	adds	r3, #1
 800a68c:	6033      	str	r3, [r6, #0]
 800a68e:	6823      	ldr	r3, [r4, #0]
 800a690:	0699      	lsls	r1, r3, #26
 800a692:	bf42      	ittt	mi
 800a694:	6833      	ldrmi	r3, [r6, #0]
 800a696:	3302      	addmi	r3, #2
 800a698:	6033      	strmi	r3, [r6, #0]
 800a69a:	6825      	ldr	r5, [r4, #0]
 800a69c:	f015 0506 	ands.w	r5, r5, #6
 800a6a0:	d106      	bne.n	800a6b0 <_printf_common+0x48>
 800a6a2:	f104 0a19 	add.w	sl, r4, #25
 800a6a6:	68e3      	ldr	r3, [r4, #12]
 800a6a8:	6832      	ldr	r2, [r6, #0]
 800a6aa:	1a9b      	subs	r3, r3, r2
 800a6ac:	42ab      	cmp	r3, r5
 800a6ae:	dc26      	bgt.n	800a6fe <_printf_common+0x96>
 800a6b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a6b4:	6822      	ldr	r2, [r4, #0]
 800a6b6:	3b00      	subs	r3, #0
 800a6b8:	bf18      	it	ne
 800a6ba:	2301      	movne	r3, #1
 800a6bc:	0692      	lsls	r2, r2, #26
 800a6be:	d42b      	bmi.n	800a718 <_printf_common+0xb0>
 800a6c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a6c4:	4641      	mov	r1, r8
 800a6c6:	4638      	mov	r0, r7
 800a6c8:	47c8      	blx	r9
 800a6ca:	3001      	adds	r0, #1
 800a6cc:	d01e      	beq.n	800a70c <_printf_common+0xa4>
 800a6ce:	6823      	ldr	r3, [r4, #0]
 800a6d0:	6922      	ldr	r2, [r4, #16]
 800a6d2:	f003 0306 	and.w	r3, r3, #6
 800a6d6:	2b04      	cmp	r3, #4
 800a6d8:	bf02      	ittt	eq
 800a6da:	68e5      	ldreq	r5, [r4, #12]
 800a6dc:	6833      	ldreq	r3, [r6, #0]
 800a6de:	1aed      	subeq	r5, r5, r3
 800a6e0:	68a3      	ldr	r3, [r4, #8]
 800a6e2:	bf0c      	ite	eq
 800a6e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a6e8:	2500      	movne	r5, #0
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	bfc4      	itt	gt
 800a6ee:	1a9b      	subgt	r3, r3, r2
 800a6f0:	18ed      	addgt	r5, r5, r3
 800a6f2:	2600      	movs	r6, #0
 800a6f4:	341a      	adds	r4, #26
 800a6f6:	42b5      	cmp	r5, r6
 800a6f8:	d11a      	bne.n	800a730 <_printf_common+0xc8>
 800a6fa:	2000      	movs	r0, #0
 800a6fc:	e008      	b.n	800a710 <_printf_common+0xa8>
 800a6fe:	2301      	movs	r3, #1
 800a700:	4652      	mov	r2, sl
 800a702:	4641      	mov	r1, r8
 800a704:	4638      	mov	r0, r7
 800a706:	47c8      	blx	r9
 800a708:	3001      	adds	r0, #1
 800a70a:	d103      	bne.n	800a714 <_printf_common+0xac>
 800a70c:	f04f 30ff 	mov.w	r0, #4294967295
 800a710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a714:	3501      	adds	r5, #1
 800a716:	e7c6      	b.n	800a6a6 <_printf_common+0x3e>
 800a718:	18e1      	adds	r1, r4, r3
 800a71a:	1c5a      	adds	r2, r3, #1
 800a71c:	2030      	movs	r0, #48	@ 0x30
 800a71e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a722:	4422      	add	r2, r4
 800a724:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a728:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a72c:	3302      	adds	r3, #2
 800a72e:	e7c7      	b.n	800a6c0 <_printf_common+0x58>
 800a730:	2301      	movs	r3, #1
 800a732:	4622      	mov	r2, r4
 800a734:	4641      	mov	r1, r8
 800a736:	4638      	mov	r0, r7
 800a738:	47c8      	blx	r9
 800a73a:	3001      	adds	r0, #1
 800a73c:	d0e6      	beq.n	800a70c <_printf_common+0xa4>
 800a73e:	3601      	adds	r6, #1
 800a740:	e7d9      	b.n	800a6f6 <_printf_common+0x8e>
	...

0800a744 <_printf_i>:
 800a744:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a748:	7e0f      	ldrb	r7, [r1, #24]
 800a74a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a74c:	2f78      	cmp	r7, #120	@ 0x78
 800a74e:	4691      	mov	r9, r2
 800a750:	4680      	mov	r8, r0
 800a752:	460c      	mov	r4, r1
 800a754:	469a      	mov	sl, r3
 800a756:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a75a:	d807      	bhi.n	800a76c <_printf_i+0x28>
 800a75c:	2f62      	cmp	r7, #98	@ 0x62
 800a75e:	d80a      	bhi.n	800a776 <_printf_i+0x32>
 800a760:	2f00      	cmp	r7, #0
 800a762:	f000 80d1 	beq.w	800a908 <_printf_i+0x1c4>
 800a766:	2f58      	cmp	r7, #88	@ 0x58
 800a768:	f000 80b8 	beq.w	800a8dc <_printf_i+0x198>
 800a76c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a770:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a774:	e03a      	b.n	800a7ec <_printf_i+0xa8>
 800a776:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a77a:	2b15      	cmp	r3, #21
 800a77c:	d8f6      	bhi.n	800a76c <_printf_i+0x28>
 800a77e:	a101      	add	r1, pc, #4	@ (adr r1, 800a784 <_printf_i+0x40>)
 800a780:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a784:	0800a7dd 	.word	0x0800a7dd
 800a788:	0800a7f1 	.word	0x0800a7f1
 800a78c:	0800a76d 	.word	0x0800a76d
 800a790:	0800a76d 	.word	0x0800a76d
 800a794:	0800a76d 	.word	0x0800a76d
 800a798:	0800a76d 	.word	0x0800a76d
 800a79c:	0800a7f1 	.word	0x0800a7f1
 800a7a0:	0800a76d 	.word	0x0800a76d
 800a7a4:	0800a76d 	.word	0x0800a76d
 800a7a8:	0800a76d 	.word	0x0800a76d
 800a7ac:	0800a76d 	.word	0x0800a76d
 800a7b0:	0800a8ef 	.word	0x0800a8ef
 800a7b4:	0800a81b 	.word	0x0800a81b
 800a7b8:	0800a8a9 	.word	0x0800a8a9
 800a7bc:	0800a76d 	.word	0x0800a76d
 800a7c0:	0800a76d 	.word	0x0800a76d
 800a7c4:	0800a911 	.word	0x0800a911
 800a7c8:	0800a76d 	.word	0x0800a76d
 800a7cc:	0800a81b 	.word	0x0800a81b
 800a7d0:	0800a76d 	.word	0x0800a76d
 800a7d4:	0800a76d 	.word	0x0800a76d
 800a7d8:	0800a8b1 	.word	0x0800a8b1
 800a7dc:	6833      	ldr	r3, [r6, #0]
 800a7de:	1d1a      	adds	r2, r3, #4
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	6032      	str	r2, [r6, #0]
 800a7e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a7e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	e09c      	b.n	800a92a <_printf_i+0x1e6>
 800a7f0:	6833      	ldr	r3, [r6, #0]
 800a7f2:	6820      	ldr	r0, [r4, #0]
 800a7f4:	1d19      	adds	r1, r3, #4
 800a7f6:	6031      	str	r1, [r6, #0]
 800a7f8:	0606      	lsls	r6, r0, #24
 800a7fa:	d501      	bpl.n	800a800 <_printf_i+0xbc>
 800a7fc:	681d      	ldr	r5, [r3, #0]
 800a7fe:	e003      	b.n	800a808 <_printf_i+0xc4>
 800a800:	0645      	lsls	r5, r0, #25
 800a802:	d5fb      	bpl.n	800a7fc <_printf_i+0xb8>
 800a804:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a808:	2d00      	cmp	r5, #0
 800a80a:	da03      	bge.n	800a814 <_printf_i+0xd0>
 800a80c:	232d      	movs	r3, #45	@ 0x2d
 800a80e:	426d      	negs	r5, r5
 800a810:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a814:	4858      	ldr	r0, [pc, #352]	@ (800a978 <_printf_i+0x234>)
 800a816:	230a      	movs	r3, #10
 800a818:	e011      	b.n	800a83e <_printf_i+0xfa>
 800a81a:	6821      	ldr	r1, [r4, #0]
 800a81c:	6833      	ldr	r3, [r6, #0]
 800a81e:	0608      	lsls	r0, r1, #24
 800a820:	f853 5b04 	ldr.w	r5, [r3], #4
 800a824:	d402      	bmi.n	800a82c <_printf_i+0xe8>
 800a826:	0649      	lsls	r1, r1, #25
 800a828:	bf48      	it	mi
 800a82a:	b2ad      	uxthmi	r5, r5
 800a82c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a82e:	4852      	ldr	r0, [pc, #328]	@ (800a978 <_printf_i+0x234>)
 800a830:	6033      	str	r3, [r6, #0]
 800a832:	bf14      	ite	ne
 800a834:	230a      	movne	r3, #10
 800a836:	2308      	moveq	r3, #8
 800a838:	2100      	movs	r1, #0
 800a83a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a83e:	6866      	ldr	r6, [r4, #4]
 800a840:	60a6      	str	r6, [r4, #8]
 800a842:	2e00      	cmp	r6, #0
 800a844:	db05      	blt.n	800a852 <_printf_i+0x10e>
 800a846:	6821      	ldr	r1, [r4, #0]
 800a848:	432e      	orrs	r6, r5
 800a84a:	f021 0104 	bic.w	r1, r1, #4
 800a84e:	6021      	str	r1, [r4, #0]
 800a850:	d04b      	beq.n	800a8ea <_printf_i+0x1a6>
 800a852:	4616      	mov	r6, r2
 800a854:	fbb5 f1f3 	udiv	r1, r5, r3
 800a858:	fb03 5711 	mls	r7, r3, r1, r5
 800a85c:	5dc7      	ldrb	r7, [r0, r7]
 800a85e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a862:	462f      	mov	r7, r5
 800a864:	42bb      	cmp	r3, r7
 800a866:	460d      	mov	r5, r1
 800a868:	d9f4      	bls.n	800a854 <_printf_i+0x110>
 800a86a:	2b08      	cmp	r3, #8
 800a86c:	d10b      	bne.n	800a886 <_printf_i+0x142>
 800a86e:	6823      	ldr	r3, [r4, #0]
 800a870:	07df      	lsls	r7, r3, #31
 800a872:	d508      	bpl.n	800a886 <_printf_i+0x142>
 800a874:	6923      	ldr	r3, [r4, #16]
 800a876:	6861      	ldr	r1, [r4, #4]
 800a878:	4299      	cmp	r1, r3
 800a87a:	bfde      	ittt	le
 800a87c:	2330      	movle	r3, #48	@ 0x30
 800a87e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a882:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a886:	1b92      	subs	r2, r2, r6
 800a888:	6122      	str	r2, [r4, #16]
 800a88a:	f8cd a000 	str.w	sl, [sp]
 800a88e:	464b      	mov	r3, r9
 800a890:	aa03      	add	r2, sp, #12
 800a892:	4621      	mov	r1, r4
 800a894:	4640      	mov	r0, r8
 800a896:	f7ff fee7 	bl	800a668 <_printf_common>
 800a89a:	3001      	adds	r0, #1
 800a89c:	d14a      	bne.n	800a934 <_printf_i+0x1f0>
 800a89e:	f04f 30ff 	mov.w	r0, #4294967295
 800a8a2:	b004      	add	sp, #16
 800a8a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8a8:	6823      	ldr	r3, [r4, #0]
 800a8aa:	f043 0320 	orr.w	r3, r3, #32
 800a8ae:	6023      	str	r3, [r4, #0]
 800a8b0:	4832      	ldr	r0, [pc, #200]	@ (800a97c <_printf_i+0x238>)
 800a8b2:	2778      	movs	r7, #120	@ 0x78
 800a8b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a8b8:	6823      	ldr	r3, [r4, #0]
 800a8ba:	6831      	ldr	r1, [r6, #0]
 800a8bc:	061f      	lsls	r7, r3, #24
 800a8be:	f851 5b04 	ldr.w	r5, [r1], #4
 800a8c2:	d402      	bmi.n	800a8ca <_printf_i+0x186>
 800a8c4:	065f      	lsls	r7, r3, #25
 800a8c6:	bf48      	it	mi
 800a8c8:	b2ad      	uxthmi	r5, r5
 800a8ca:	6031      	str	r1, [r6, #0]
 800a8cc:	07d9      	lsls	r1, r3, #31
 800a8ce:	bf44      	itt	mi
 800a8d0:	f043 0320 	orrmi.w	r3, r3, #32
 800a8d4:	6023      	strmi	r3, [r4, #0]
 800a8d6:	b11d      	cbz	r5, 800a8e0 <_printf_i+0x19c>
 800a8d8:	2310      	movs	r3, #16
 800a8da:	e7ad      	b.n	800a838 <_printf_i+0xf4>
 800a8dc:	4826      	ldr	r0, [pc, #152]	@ (800a978 <_printf_i+0x234>)
 800a8de:	e7e9      	b.n	800a8b4 <_printf_i+0x170>
 800a8e0:	6823      	ldr	r3, [r4, #0]
 800a8e2:	f023 0320 	bic.w	r3, r3, #32
 800a8e6:	6023      	str	r3, [r4, #0]
 800a8e8:	e7f6      	b.n	800a8d8 <_printf_i+0x194>
 800a8ea:	4616      	mov	r6, r2
 800a8ec:	e7bd      	b.n	800a86a <_printf_i+0x126>
 800a8ee:	6833      	ldr	r3, [r6, #0]
 800a8f0:	6825      	ldr	r5, [r4, #0]
 800a8f2:	6961      	ldr	r1, [r4, #20]
 800a8f4:	1d18      	adds	r0, r3, #4
 800a8f6:	6030      	str	r0, [r6, #0]
 800a8f8:	062e      	lsls	r6, r5, #24
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	d501      	bpl.n	800a902 <_printf_i+0x1be>
 800a8fe:	6019      	str	r1, [r3, #0]
 800a900:	e002      	b.n	800a908 <_printf_i+0x1c4>
 800a902:	0668      	lsls	r0, r5, #25
 800a904:	d5fb      	bpl.n	800a8fe <_printf_i+0x1ba>
 800a906:	8019      	strh	r1, [r3, #0]
 800a908:	2300      	movs	r3, #0
 800a90a:	6123      	str	r3, [r4, #16]
 800a90c:	4616      	mov	r6, r2
 800a90e:	e7bc      	b.n	800a88a <_printf_i+0x146>
 800a910:	6833      	ldr	r3, [r6, #0]
 800a912:	1d1a      	adds	r2, r3, #4
 800a914:	6032      	str	r2, [r6, #0]
 800a916:	681e      	ldr	r6, [r3, #0]
 800a918:	6862      	ldr	r2, [r4, #4]
 800a91a:	2100      	movs	r1, #0
 800a91c:	4630      	mov	r0, r6
 800a91e:	f7f5 fc77 	bl	8000210 <memchr>
 800a922:	b108      	cbz	r0, 800a928 <_printf_i+0x1e4>
 800a924:	1b80      	subs	r0, r0, r6
 800a926:	6060      	str	r0, [r4, #4]
 800a928:	6863      	ldr	r3, [r4, #4]
 800a92a:	6123      	str	r3, [r4, #16]
 800a92c:	2300      	movs	r3, #0
 800a92e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a932:	e7aa      	b.n	800a88a <_printf_i+0x146>
 800a934:	6923      	ldr	r3, [r4, #16]
 800a936:	4632      	mov	r2, r6
 800a938:	4649      	mov	r1, r9
 800a93a:	4640      	mov	r0, r8
 800a93c:	47d0      	blx	sl
 800a93e:	3001      	adds	r0, #1
 800a940:	d0ad      	beq.n	800a89e <_printf_i+0x15a>
 800a942:	6823      	ldr	r3, [r4, #0]
 800a944:	079b      	lsls	r3, r3, #30
 800a946:	d413      	bmi.n	800a970 <_printf_i+0x22c>
 800a948:	68e0      	ldr	r0, [r4, #12]
 800a94a:	9b03      	ldr	r3, [sp, #12]
 800a94c:	4298      	cmp	r0, r3
 800a94e:	bfb8      	it	lt
 800a950:	4618      	movlt	r0, r3
 800a952:	e7a6      	b.n	800a8a2 <_printf_i+0x15e>
 800a954:	2301      	movs	r3, #1
 800a956:	4632      	mov	r2, r6
 800a958:	4649      	mov	r1, r9
 800a95a:	4640      	mov	r0, r8
 800a95c:	47d0      	blx	sl
 800a95e:	3001      	adds	r0, #1
 800a960:	d09d      	beq.n	800a89e <_printf_i+0x15a>
 800a962:	3501      	adds	r5, #1
 800a964:	68e3      	ldr	r3, [r4, #12]
 800a966:	9903      	ldr	r1, [sp, #12]
 800a968:	1a5b      	subs	r3, r3, r1
 800a96a:	42ab      	cmp	r3, r5
 800a96c:	dcf2      	bgt.n	800a954 <_printf_i+0x210>
 800a96e:	e7eb      	b.n	800a948 <_printf_i+0x204>
 800a970:	2500      	movs	r5, #0
 800a972:	f104 0619 	add.w	r6, r4, #25
 800a976:	e7f5      	b.n	800a964 <_printf_i+0x220>
 800a978:	0800de92 	.word	0x0800de92
 800a97c:	0800dea3 	.word	0x0800dea3

0800a980 <std>:
 800a980:	2300      	movs	r3, #0
 800a982:	b510      	push	{r4, lr}
 800a984:	4604      	mov	r4, r0
 800a986:	e9c0 3300 	strd	r3, r3, [r0]
 800a98a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a98e:	6083      	str	r3, [r0, #8]
 800a990:	8181      	strh	r1, [r0, #12]
 800a992:	6643      	str	r3, [r0, #100]	@ 0x64
 800a994:	81c2      	strh	r2, [r0, #14]
 800a996:	6183      	str	r3, [r0, #24]
 800a998:	4619      	mov	r1, r3
 800a99a:	2208      	movs	r2, #8
 800a99c:	305c      	adds	r0, #92	@ 0x5c
 800a99e:	f000 f916 	bl	800abce <memset>
 800a9a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a9d8 <std+0x58>)
 800a9a4:	6263      	str	r3, [r4, #36]	@ 0x24
 800a9a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a9dc <std+0x5c>)
 800a9a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a9aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a9e0 <std+0x60>)
 800a9ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a9ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a9e4 <std+0x64>)
 800a9b0:	6323      	str	r3, [r4, #48]	@ 0x30
 800a9b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a9e8 <std+0x68>)
 800a9b4:	6224      	str	r4, [r4, #32]
 800a9b6:	429c      	cmp	r4, r3
 800a9b8:	d006      	beq.n	800a9c8 <std+0x48>
 800a9ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a9be:	4294      	cmp	r4, r2
 800a9c0:	d002      	beq.n	800a9c8 <std+0x48>
 800a9c2:	33d0      	adds	r3, #208	@ 0xd0
 800a9c4:	429c      	cmp	r4, r3
 800a9c6:	d105      	bne.n	800a9d4 <std+0x54>
 800a9c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a9cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9d0:	f000 b97a 	b.w	800acc8 <__retarget_lock_init_recursive>
 800a9d4:	bd10      	pop	{r4, pc}
 800a9d6:	bf00      	nop
 800a9d8:	0800ab49 	.word	0x0800ab49
 800a9dc:	0800ab6b 	.word	0x0800ab6b
 800a9e0:	0800aba3 	.word	0x0800aba3
 800a9e4:	0800abc7 	.word	0x0800abc7
 800a9e8:	200142f0 	.word	0x200142f0

0800a9ec <stdio_exit_handler>:
 800a9ec:	4a02      	ldr	r2, [pc, #8]	@ (800a9f8 <stdio_exit_handler+0xc>)
 800a9ee:	4903      	ldr	r1, [pc, #12]	@ (800a9fc <stdio_exit_handler+0x10>)
 800a9f0:	4803      	ldr	r0, [pc, #12]	@ (800aa00 <stdio_exit_handler+0x14>)
 800a9f2:	f000 b869 	b.w	800aac8 <_fwalk_sglue>
 800a9f6:	bf00      	nop
 800a9f8:	20000010 	.word	0x20000010
 800a9fc:	0800c62d 	.word	0x0800c62d
 800aa00:	20000020 	.word	0x20000020

0800aa04 <cleanup_stdio>:
 800aa04:	6841      	ldr	r1, [r0, #4]
 800aa06:	4b0c      	ldr	r3, [pc, #48]	@ (800aa38 <cleanup_stdio+0x34>)
 800aa08:	4299      	cmp	r1, r3
 800aa0a:	b510      	push	{r4, lr}
 800aa0c:	4604      	mov	r4, r0
 800aa0e:	d001      	beq.n	800aa14 <cleanup_stdio+0x10>
 800aa10:	f001 fe0c 	bl	800c62c <_fflush_r>
 800aa14:	68a1      	ldr	r1, [r4, #8]
 800aa16:	4b09      	ldr	r3, [pc, #36]	@ (800aa3c <cleanup_stdio+0x38>)
 800aa18:	4299      	cmp	r1, r3
 800aa1a:	d002      	beq.n	800aa22 <cleanup_stdio+0x1e>
 800aa1c:	4620      	mov	r0, r4
 800aa1e:	f001 fe05 	bl	800c62c <_fflush_r>
 800aa22:	68e1      	ldr	r1, [r4, #12]
 800aa24:	4b06      	ldr	r3, [pc, #24]	@ (800aa40 <cleanup_stdio+0x3c>)
 800aa26:	4299      	cmp	r1, r3
 800aa28:	d004      	beq.n	800aa34 <cleanup_stdio+0x30>
 800aa2a:	4620      	mov	r0, r4
 800aa2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa30:	f001 bdfc 	b.w	800c62c <_fflush_r>
 800aa34:	bd10      	pop	{r4, pc}
 800aa36:	bf00      	nop
 800aa38:	200142f0 	.word	0x200142f0
 800aa3c:	20014358 	.word	0x20014358
 800aa40:	200143c0 	.word	0x200143c0

0800aa44 <global_stdio_init.part.0>:
 800aa44:	b510      	push	{r4, lr}
 800aa46:	4b0b      	ldr	r3, [pc, #44]	@ (800aa74 <global_stdio_init.part.0+0x30>)
 800aa48:	4c0b      	ldr	r4, [pc, #44]	@ (800aa78 <global_stdio_init.part.0+0x34>)
 800aa4a:	4a0c      	ldr	r2, [pc, #48]	@ (800aa7c <global_stdio_init.part.0+0x38>)
 800aa4c:	601a      	str	r2, [r3, #0]
 800aa4e:	4620      	mov	r0, r4
 800aa50:	2200      	movs	r2, #0
 800aa52:	2104      	movs	r1, #4
 800aa54:	f7ff ff94 	bl	800a980 <std>
 800aa58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	2109      	movs	r1, #9
 800aa60:	f7ff ff8e 	bl	800a980 <std>
 800aa64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aa68:	2202      	movs	r2, #2
 800aa6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa6e:	2112      	movs	r1, #18
 800aa70:	f7ff bf86 	b.w	800a980 <std>
 800aa74:	20014428 	.word	0x20014428
 800aa78:	200142f0 	.word	0x200142f0
 800aa7c:	0800a9ed 	.word	0x0800a9ed

0800aa80 <__sfp_lock_acquire>:
 800aa80:	4801      	ldr	r0, [pc, #4]	@ (800aa88 <__sfp_lock_acquire+0x8>)
 800aa82:	f000 b922 	b.w	800acca <__retarget_lock_acquire_recursive>
 800aa86:	bf00      	nop
 800aa88:	20014431 	.word	0x20014431

0800aa8c <__sfp_lock_release>:
 800aa8c:	4801      	ldr	r0, [pc, #4]	@ (800aa94 <__sfp_lock_release+0x8>)
 800aa8e:	f000 b91d 	b.w	800accc <__retarget_lock_release_recursive>
 800aa92:	bf00      	nop
 800aa94:	20014431 	.word	0x20014431

0800aa98 <__sinit>:
 800aa98:	b510      	push	{r4, lr}
 800aa9a:	4604      	mov	r4, r0
 800aa9c:	f7ff fff0 	bl	800aa80 <__sfp_lock_acquire>
 800aaa0:	6a23      	ldr	r3, [r4, #32]
 800aaa2:	b11b      	cbz	r3, 800aaac <__sinit+0x14>
 800aaa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aaa8:	f7ff bff0 	b.w	800aa8c <__sfp_lock_release>
 800aaac:	4b04      	ldr	r3, [pc, #16]	@ (800aac0 <__sinit+0x28>)
 800aaae:	6223      	str	r3, [r4, #32]
 800aab0:	4b04      	ldr	r3, [pc, #16]	@ (800aac4 <__sinit+0x2c>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d1f5      	bne.n	800aaa4 <__sinit+0xc>
 800aab8:	f7ff ffc4 	bl	800aa44 <global_stdio_init.part.0>
 800aabc:	e7f2      	b.n	800aaa4 <__sinit+0xc>
 800aabe:	bf00      	nop
 800aac0:	0800aa05 	.word	0x0800aa05
 800aac4:	20014428 	.word	0x20014428

0800aac8 <_fwalk_sglue>:
 800aac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aacc:	4607      	mov	r7, r0
 800aace:	4688      	mov	r8, r1
 800aad0:	4614      	mov	r4, r2
 800aad2:	2600      	movs	r6, #0
 800aad4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aad8:	f1b9 0901 	subs.w	r9, r9, #1
 800aadc:	d505      	bpl.n	800aaea <_fwalk_sglue+0x22>
 800aade:	6824      	ldr	r4, [r4, #0]
 800aae0:	2c00      	cmp	r4, #0
 800aae2:	d1f7      	bne.n	800aad4 <_fwalk_sglue+0xc>
 800aae4:	4630      	mov	r0, r6
 800aae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaea:	89ab      	ldrh	r3, [r5, #12]
 800aaec:	2b01      	cmp	r3, #1
 800aaee:	d907      	bls.n	800ab00 <_fwalk_sglue+0x38>
 800aaf0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aaf4:	3301      	adds	r3, #1
 800aaf6:	d003      	beq.n	800ab00 <_fwalk_sglue+0x38>
 800aaf8:	4629      	mov	r1, r5
 800aafa:	4638      	mov	r0, r7
 800aafc:	47c0      	blx	r8
 800aafe:	4306      	orrs	r6, r0
 800ab00:	3568      	adds	r5, #104	@ 0x68
 800ab02:	e7e9      	b.n	800aad8 <_fwalk_sglue+0x10>

0800ab04 <siprintf>:
 800ab04:	b40e      	push	{r1, r2, r3}
 800ab06:	b510      	push	{r4, lr}
 800ab08:	b09d      	sub	sp, #116	@ 0x74
 800ab0a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ab0c:	9002      	str	r0, [sp, #8]
 800ab0e:	9006      	str	r0, [sp, #24]
 800ab10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ab14:	480a      	ldr	r0, [pc, #40]	@ (800ab40 <siprintf+0x3c>)
 800ab16:	9107      	str	r1, [sp, #28]
 800ab18:	9104      	str	r1, [sp, #16]
 800ab1a:	490a      	ldr	r1, [pc, #40]	@ (800ab44 <siprintf+0x40>)
 800ab1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab20:	9105      	str	r1, [sp, #20]
 800ab22:	2400      	movs	r4, #0
 800ab24:	a902      	add	r1, sp, #8
 800ab26:	6800      	ldr	r0, [r0, #0]
 800ab28:	9301      	str	r3, [sp, #4]
 800ab2a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ab2c:	f001 fbfe 	bl	800c32c <_svfiprintf_r>
 800ab30:	9b02      	ldr	r3, [sp, #8]
 800ab32:	701c      	strb	r4, [r3, #0]
 800ab34:	b01d      	add	sp, #116	@ 0x74
 800ab36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab3a:	b003      	add	sp, #12
 800ab3c:	4770      	bx	lr
 800ab3e:	bf00      	nop
 800ab40:	2000001c 	.word	0x2000001c
 800ab44:	ffff0208 	.word	0xffff0208

0800ab48 <__sread>:
 800ab48:	b510      	push	{r4, lr}
 800ab4a:	460c      	mov	r4, r1
 800ab4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab50:	f000 f86c 	bl	800ac2c <_read_r>
 800ab54:	2800      	cmp	r0, #0
 800ab56:	bfab      	itete	ge
 800ab58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ab5a:	89a3      	ldrhlt	r3, [r4, #12]
 800ab5c:	181b      	addge	r3, r3, r0
 800ab5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ab62:	bfac      	ite	ge
 800ab64:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ab66:	81a3      	strhlt	r3, [r4, #12]
 800ab68:	bd10      	pop	{r4, pc}

0800ab6a <__swrite>:
 800ab6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab6e:	461f      	mov	r7, r3
 800ab70:	898b      	ldrh	r3, [r1, #12]
 800ab72:	05db      	lsls	r3, r3, #23
 800ab74:	4605      	mov	r5, r0
 800ab76:	460c      	mov	r4, r1
 800ab78:	4616      	mov	r6, r2
 800ab7a:	d505      	bpl.n	800ab88 <__swrite+0x1e>
 800ab7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab80:	2302      	movs	r3, #2
 800ab82:	2200      	movs	r2, #0
 800ab84:	f000 f840 	bl	800ac08 <_lseek_r>
 800ab88:	89a3      	ldrh	r3, [r4, #12]
 800ab8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab92:	81a3      	strh	r3, [r4, #12]
 800ab94:	4632      	mov	r2, r6
 800ab96:	463b      	mov	r3, r7
 800ab98:	4628      	mov	r0, r5
 800ab9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab9e:	f000 b857 	b.w	800ac50 <_write_r>

0800aba2 <__sseek>:
 800aba2:	b510      	push	{r4, lr}
 800aba4:	460c      	mov	r4, r1
 800aba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abaa:	f000 f82d 	bl	800ac08 <_lseek_r>
 800abae:	1c43      	adds	r3, r0, #1
 800abb0:	89a3      	ldrh	r3, [r4, #12]
 800abb2:	bf15      	itete	ne
 800abb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800abb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800abba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800abbe:	81a3      	strheq	r3, [r4, #12]
 800abc0:	bf18      	it	ne
 800abc2:	81a3      	strhne	r3, [r4, #12]
 800abc4:	bd10      	pop	{r4, pc}

0800abc6 <__sclose>:
 800abc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abca:	f000 b80d 	b.w	800abe8 <_close_r>

0800abce <memset>:
 800abce:	4402      	add	r2, r0
 800abd0:	4603      	mov	r3, r0
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d100      	bne.n	800abd8 <memset+0xa>
 800abd6:	4770      	bx	lr
 800abd8:	f803 1b01 	strb.w	r1, [r3], #1
 800abdc:	e7f9      	b.n	800abd2 <memset+0x4>
	...

0800abe0 <_localeconv_r>:
 800abe0:	4800      	ldr	r0, [pc, #0]	@ (800abe4 <_localeconv_r+0x4>)
 800abe2:	4770      	bx	lr
 800abe4:	2000015c 	.word	0x2000015c

0800abe8 <_close_r>:
 800abe8:	b538      	push	{r3, r4, r5, lr}
 800abea:	4d06      	ldr	r5, [pc, #24]	@ (800ac04 <_close_r+0x1c>)
 800abec:	2300      	movs	r3, #0
 800abee:	4604      	mov	r4, r0
 800abf0:	4608      	mov	r0, r1
 800abf2:	602b      	str	r3, [r5, #0]
 800abf4:	f7f9 fa00 	bl	8003ff8 <_close>
 800abf8:	1c43      	adds	r3, r0, #1
 800abfa:	d102      	bne.n	800ac02 <_close_r+0x1a>
 800abfc:	682b      	ldr	r3, [r5, #0]
 800abfe:	b103      	cbz	r3, 800ac02 <_close_r+0x1a>
 800ac00:	6023      	str	r3, [r4, #0]
 800ac02:	bd38      	pop	{r3, r4, r5, pc}
 800ac04:	2001442c 	.word	0x2001442c

0800ac08 <_lseek_r>:
 800ac08:	b538      	push	{r3, r4, r5, lr}
 800ac0a:	4d07      	ldr	r5, [pc, #28]	@ (800ac28 <_lseek_r+0x20>)
 800ac0c:	4604      	mov	r4, r0
 800ac0e:	4608      	mov	r0, r1
 800ac10:	4611      	mov	r1, r2
 800ac12:	2200      	movs	r2, #0
 800ac14:	602a      	str	r2, [r5, #0]
 800ac16:	461a      	mov	r2, r3
 800ac18:	f7f9 fa15 	bl	8004046 <_lseek>
 800ac1c:	1c43      	adds	r3, r0, #1
 800ac1e:	d102      	bne.n	800ac26 <_lseek_r+0x1e>
 800ac20:	682b      	ldr	r3, [r5, #0]
 800ac22:	b103      	cbz	r3, 800ac26 <_lseek_r+0x1e>
 800ac24:	6023      	str	r3, [r4, #0]
 800ac26:	bd38      	pop	{r3, r4, r5, pc}
 800ac28:	2001442c 	.word	0x2001442c

0800ac2c <_read_r>:
 800ac2c:	b538      	push	{r3, r4, r5, lr}
 800ac2e:	4d07      	ldr	r5, [pc, #28]	@ (800ac4c <_read_r+0x20>)
 800ac30:	4604      	mov	r4, r0
 800ac32:	4608      	mov	r0, r1
 800ac34:	4611      	mov	r1, r2
 800ac36:	2200      	movs	r2, #0
 800ac38:	602a      	str	r2, [r5, #0]
 800ac3a:	461a      	mov	r2, r3
 800ac3c:	f7f9 f9a3 	bl	8003f86 <_read>
 800ac40:	1c43      	adds	r3, r0, #1
 800ac42:	d102      	bne.n	800ac4a <_read_r+0x1e>
 800ac44:	682b      	ldr	r3, [r5, #0]
 800ac46:	b103      	cbz	r3, 800ac4a <_read_r+0x1e>
 800ac48:	6023      	str	r3, [r4, #0]
 800ac4a:	bd38      	pop	{r3, r4, r5, pc}
 800ac4c:	2001442c 	.word	0x2001442c

0800ac50 <_write_r>:
 800ac50:	b538      	push	{r3, r4, r5, lr}
 800ac52:	4d07      	ldr	r5, [pc, #28]	@ (800ac70 <_write_r+0x20>)
 800ac54:	4604      	mov	r4, r0
 800ac56:	4608      	mov	r0, r1
 800ac58:	4611      	mov	r1, r2
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	602a      	str	r2, [r5, #0]
 800ac5e:	461a      	mov	r2, r3
 800ac60:	f7f9 f9ae 	bl	8003fc0 <_write>
 800ac64:	1c43      	adds	r3, r0, #1
 800ac66:	d102      	bne.n	800ac6e <_write_r+0x1e>
 800ac68:	682b      	ldr	r3, [r5, #0]
 800ac6a:	b103      	cbz	r3, 800ac6e <_write_r+0x1e>
 800ac6c:	6023      	str	r3, [r4, #0]
 800ac6e:	bd38      	pop	{r3, r4, r5, pc}
 800ac70:	2001442c 	.word	0x2001442c

0800ac74 <__errno>:
 800ac74:	4b01      	ldr	r3, [pc, #4]	@ (800ac7c <__errno+0x8>)
 800ac76:	6818      	ldr	r0, [r3, #0]
 800ac78:	4770      	bx	lr
 800ac7a:	bf00      	nop
 800ac7c:	2000001c 	.word	0x2000001c

0800ac80 <__libc_init_array>:
 800ac80:	b570      	push	{r4, r5, r6, lr}
 800ac82:	4d0d      	ldr	r5, [pc, #52]	@ (800acb8 <__libc_init_array+0x38>)
 800ac84:	4c0d      	ldr	r4, [pc, #52]	@ (800acbc <__libc_init_array+0x3c>)
 800ac86:	1b64      	subs	r4, r4, r5
 800ac88:	10a4      	asrs	r4, r4, #2
 800ac8a:	2600      	movs	r6, #0
 800ac8c:	42a6      	cmp	r6, r4
 800ac8e:	d109      	bne.n	800aca4 <__libc_init_array+0x24>
 800ac90:	4d0b      	ldr	r5, [pc, #44]	@ (800acc0 <__libc_init_array+0x40>)
 800ac92:	4c0c      	ldr	r4, [pc, #48]	@ (800acc4 <__libc_init_array+0x44>)
 800ac94:	f003 f88c 	bl	800ddb0 <_init>
 800ac98:	1b64      	subs	r4, r4, r5
 800ac9a:	10a4      	asrs	r4, r4, #2
 800ac9c:	2600      	movs	r6, #0
 800ac9e:	42a6      	cmp	r6, r4
 800aca0:	d105      	bne.n	800acae <__libc_init_array+0x2e>
 800aca2:	bd70      	pop	{r4, r5, r6, pc}
 800aca4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aca8:	4798      	blx	r3
 800acaa:	3601      	adds	r6, #1
 800acac:	e7ee      	b.n	800ac8c <__libc_init_array+0xc>
 800acae:	f855 3b04 	ldr.w	r3, [r5], #4
 800acb2:	4798      	blx	r3
 800acb4:	3601      	adds	r6, #1
 800acb6:	e7f2      	b.n	800ac9e <__libc_init_array+0x1e>
 800acb8:	0800e3d8 	.word	0x0800e3d8
 800acbc:	0800e3d8 	.word	0x0800e3d8
 800acc0:	0800e3d8 	.word	0x0800e3d8
 800acc4:	0800e3dc 	.word	0x0800e3dc

0800acc8 <__retarget_lock_init_recursive>:
 800acc8:	4770      	bx	lr

0800acca <__retarget_lock_acquire_recursive>:
 800acca:	4770      	bx	lr

0800accc <__retarget_lock_release_recursive>:
 800accc:	4770      	bx	lr

0800acce <quorem>:
 800acce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acd2:	6903      	ldr	r3, [r0, #16]
 800acd4:	690c      	ldr	r4, [r1, #16]
 800acd6:	42a3      	cmp	r3, r4
 800acd8:	4607      	mov	r7, r0
 800acda:	db7e      	blt.n	800adda <quorem+0x10c>
 800acdc:	3c01      	subs	r4, #1
 800acde:	f101 0814 	add.w	r8, r1, #20
 800ace2:	00a3      	lsls	r3, r4, #2
 800ace4:	f100 0514 	add.w	r5, r0, #20
 800ace8:	9300      	str	r3, [sp, #0]
 800acea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800acee:	9301      	str	r3, [sp, #4]
 800acf0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800acf4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800acf8:	3301      	adds	r3, #1
 800acfa:	429a      	cmp	r2, r3
 800acfc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad00:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad04:	d32e      	bcc.n	800ad64 <quorem+0x96>
 800ad06:	f04f 0a00 	mov.w	sl, #0
 800ad0a:	46c4      	mov	ip, r8
 800ad0c:	46ae      	mov	lr, r5
 800ad0e:	46d3      	mov	fp, sl
 800ad10:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ad14:	b298      	uxth	r0, r3
 800ad16:	fb06 a000 	mla	r0, r6, r0, sl
 800ad1a:	0c02      	lsrs	r2, r0, #16
 800ad1c:	0c1b      	lsrs	r3, r3, #16
 800ad1e:	fb06 2303 	mla	r3, r6, r3, r2
 800ad22:	f8de 2000 	ldr.w	r2, [lr]
 800ad26:	b280      	uxth	r0, r0
 800ad28:	b292      	uxth	r2, r2
 800ad2a:	1a12      	subs	r2, r2, r0
 800ad2c:	445a      	add	r2, fp
 800ad2e:	f8de 0000 	ldr.w	r0, [lr]
 800ad32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ad3c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ad40:	b292      	uxth	r2, r2
 800ad42:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ad46:	45e1      	cmp	r9, ip
 800ad48:	f84e 2b04 	str.w	r2, [lr], #4
 800ad4c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ad50:	d2de      	bcs.n	800ad10 <quorem+0x42>
 800ad52:	9b00      	ldr	r3, [sp, #0]
 800ad54:	58eb      	ldr	r3, [r5, r3]
 800ad56:	b92b      	cbnz	r3, 800ad64 <quorem+0x96>
 800ad58:	9b01      	ldr	r3, [sp, #4]
 800ad5a:	3b04      	subs	r3, #4
 800ad5c:	429d      	cmp	r5, r3
 800ad5e:	461a      	mov	r2, r3
 800ad60:	d32f      	bcc.n	800adc2 <quorem+0xf4>
 800ad62:	613c      	str	r4, [r7, #16]
 800ad64:	4638      	mov	r0, r7
 800ad66:	f001 f97d 	bl	800c064 <__mcmp>
 800ad6a:	2800      	cmp	r0, #0
 800ad6c:	db25      	blt.n	800adba <quorem+0xec>
 800ad6e:	4629      	mov	r1, r5
 800ad70:	2000      	movs	r0, #0
 800ad72:	f858 2b04 	ldr.w	r2, [r8], #4
 800ad76:	f8d1 c000 	ldr.w	ip, [r1]
 800ad7a:	fa1f fe82 	uxth.w	lr, r2
 800ad7e:	fa1f f38c 	uxth.w	r3, ip
 800ad82:	eba3 030e 	sub.w	r3, r3, lr
 800ad86:	4403      	add	r3, r0
 800ad88:	0c12      	lsrs	r2, r2, #16
 800ad8a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ad8e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ad92:	b29b      	uxth	r3, r3
 800ad94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad98:	45c1      	cmp	r9, r8
 800ad9a:	f841 3b04 	str.w	r3, [r1], #4
 800ad9e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ada2:	d2e6      	bcs.n	800ad72 <quorem+0xa4>
 800ada4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ada8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adac:	b922      	cbnz	r2, 800adb8 <quorem+0xea>
 800adae:	3b04      	subs	r3, #4
 800adb0:	429d      	cmp	r5, r3
 800adb2:	461a      	mov	r2, r3
 800adb4:	d30b      	bcc.n	800adce <quorem+0x100>
 800adb6:	613c      	str	r4, [r7, #16]
 800adb8:	3601      	adds	r6, #1
 800adba:	4630      	mov	r0, r6
 800adbc:	b003      	add	sp, #12
 800adbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adc2:	6812      	ldr	r2, [r2, #0]
 800adc4:	3b04      	subs	r3, #4
 800adc6:	2a00      	cmp	r2, #0
 800adc8:	d1cb      	bne.n	800ad62 <quorem+0x94>
 800adca:	3c01      	subs	r4, #1
 800adcc:	e7c6      	b.n	800ad5c <quorem+0x8e>
 800adce:	6812      	ldr	r2, [r2, #0]
 800add0:	3b04      	subs	r3, #4
 800add2:	2a00      	cmp	r2, #0
 800add4:	d1ef      	bne.n	800adb6 <quorem+0xe8>
 800add6:	3c01      	subs	r4, #1
 800add8:	e7ea      	b.n	800adb0 <quorem+0xe2>
 800adda:	2000      	movs	r0, #0
 800addc:	e7ee      	b.n	800adbc <quorem+0xee>
	...

0800ade0 <_dtoa_r>:
 800ade0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ade4:	69c7      	ldr	r7, [r0, #28]
 800ade6:	b097      	sub	sp, #92	@ 0x5c
 800ade8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800adec:	ec55 4b10 	vmov	r4, r5, d0
 800adf0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800adf2:	9107      	str	r1, [sp, #28]
 800adf4:	4681      	mov	r9, r0
 800adf6:	920c      	str	r2, [sp, #48]	@ 0x30
 800adf8:	9311      	str	r3, [sp, #68]	@ 0x44
 800adfa:	b97f      	cbnz	r7, 800ae1c <_dtoa_r+0x3c>
 800adfc:	2010      	movs	r0, #16
 800adfe:	f000 fe09 	bl	800ba14 <malloc>
 800ae02:	4602      	mov	r2, r0
 800ae04:	f8c9 001c 	str.w	r0, [r9, #28]
 800ae08:	b920      	cbnz	r0, 800ae14 <_dtoa_r+0x34>
 800ae0a:	4ba9      	ldr	r3, [pc, #676]	@ (800b0b0 <_dtoa_r+0x2d0>)
 800ae0c:	21ef      	movs	r1, #239	@ 0xef
 800ae0e:	48a9      	ldr	r0, [pc, #676]	@ (800b0b4 <_dtoa_r+0x2d4>)
 800ae10:	f001 fc6c 	bl	800c6ec <__assert_func>
 800ae14:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ae18:	6007      	str	r7, [r0, #0]
 800ae1a:	60c7      	str	r7, [r0, #12]
 800ae1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae20:	6819      	ldr	r1, [r3, #0]
 800ae22:	b159      	cbz	r1, 800ae3c <_dtoa_r+0x5c>
 800ae24:	685a      	ldr	r2, [r3, #4]
 800ae26:	604a      	str	r2, [r1, #4]
 800ae28:	2301      	movs	r3, #1
 800ae2a:	4093      	lsls	r3, r2
 800ae2c:	608b      	str	r3, [r1, #8]
 800ae2e:	4648      	mov	r0, r9
 800ae30:	f000 fee6 	bl	800bc00 <_Bfree>
 800ae34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	601a      	str	r2, [r3, #0]
 800ae3c:	1e2b      	subs	r3, r5, #0
 800ae3e:	bfb9      	ittee	lt
 800ae40:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ae44:	9305      	strlt	r3, [sp, #20]
 800ae46:	2300      	movge	r3, #0
 800ae48:	6033      	strge	r3, [r6, #0]
 800ae4a:	9f05      	ldr	r7, [sp, #20]
 800ae4c:	4b9a      	ldr	r3, [pc, #616]	@ (800b0b8 <_dtoa_r+0x2d8>)
 800ae4e:	bfbc      	itt	lt
 800ae50:	2201      	movlt	r2, #1
 800ae52:	6032      	strlt	r2, [r6, #0]
 800ae54:	43bb      	bics	r3, r7
 800ae56:	d112      	bne.n	800ae7e <_dtoa_r+0x9e>
 800ae58:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ae5a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ae5e:	6013      	str	r3, [r2, #0]
 800ae60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ae64:	4323      	orrs	r3, r4
 800ae66:	f000 855a 	beq.w	800b91e <_dtoa_r+0xb3e>
 800ae6a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae6c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b0cc <_dtoa_r+0x2ec>
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	f000 855c 	beq.w	800b92e <_dtoa_r+0xb4e>
 800ae76:	f10a 0303 	add.w	r3, sl, #3
 800ae7a:	f000 bd56 	b.w	800b92a <_dtoa_r+0xb4a>
 800ae7e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ae82:	2200      	movs	r2, #0
 800ae84:	ec51 0b17 	vmov	r0, r1, d7
 800ae88:	2300      	movs	r3, #0
 800ae8a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ae8e:	f7f5 fe3b 	bl	8000b08 <__aeabi_dcmpeq>
 800ae92:	4680      	mov	r8, r0
 800ae94:	b158      	cbz	r0, 800aeae <_dtoa_r+0xce>
 800ae96:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ae98:	2301      	movs	r3, #1
 800ae9a:	6013      	str	r3, [r2, #0]
 800ae9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae9e:	b113      	cbz	r3, 800aea6 <_dtoa_r+0xc6>
 800aea0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800aea2:	4b86      	ldr	r3, [pc, #536]	@ (800b0bc <_dtoa_r+0x2dc>)
 800aea4:	6013      	str	r3, [r2, #0]
 800aea6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b0d0 <_dtoa_r+0x2f0>
 800aeaa:	f000 bd40 	b.w	800b92e <_dtoa_r+0xb4e>
 800aeae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800aeb2:	aa14      	add	r2, sp, #80	@ 0x50
 800aeb4:	a915      	add	r1, sp, #84	@ 0x54
 800aeb6:	4648      	mov	r0, r9
 800aeb8:	f001 f984 	bl	800c1c4 <__d2b>
 800aebc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aec0:	9002      	str	r0, [sp, #8]
 800aec2:	2e00      	cmp	r6, #0
 800aec4:	d078      	beq.n	800afb8 <_dtoa_r+0x1d8>
 800aec6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aec8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800aecc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aed0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aed4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aed8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aedc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aee0:	4619      	mov	r1, r3
 800aee2:	2200      	movs	r2, #0
 800aee4:	4b76      	ldr	r3, [pc, #472]	@ (800b0c0 <_dtoa_r+0x2e0>)
 800aee6:	f7f5 f9ef 	bl	80002c8 <__aeabi_dsub>
 800aeea:	a36b      	add	r3, pc, #428	@ (adr r3, 800b098 <_dtoa_r+0x2b8>)
 800aeec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef0:	f7f5 fba2 	bl	8000638 <__aeabi_dmul>
 800aef4:	a36a      	add	r3, pc, #424	@ (adr r3, 800b0a0 <_dtoa_r+0x2c0>)
 800aef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aefa:	f7f5 f9e7 	bl	80002cc <__adddf3>
 800aefe:	4604      	mov	r4, r0
 800af00:	4630      	mov	r0, r6
 800af02:	460d      	mov	r5, r1
 800af04:	f7f5 fb2e 	bl	8000564 <__aeabi_i2d>
 800af08:	a367      	add	r3, pc, #412	@ (adr r3, 800b0a8 <_dtoa_r+0x2c8>)
 800af0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af0e:	f7f5 fb93 	bl	8000638 <__aeabi_dmul>
 800af12:	4602      	mov	r2, r0
 800af14:	460b      	mov	r3, r1
 800af16:	4620      	mov	r0, r4
 800af18:	4629      	mov	r1, r5
 800af1a:	f7f5 f9d7 	bl	80002cc <__adddf3>
 800af1e:	4604      	mov	r4, r0
 800af20:	460d      	mov	r5, r1
 800af22:	f7f5 fe39 	bl	8000b98 <__aeabi_d2iz>
 800af26:	2200      	movs	r2, #0
 800af28:	4607      	mov	r7, r0
 800af2a:	2300      	movs	r3, #0
 800af2c:	4620      	mov	r0, r4
 800af2e:	4629      	mov	r1, r5
 800af30:	f7f5 fdf4 	bl	8000b1c <__aeabi_dcmplt>
 800af34:	b140      	cbz	r0, 800af48 <_dtoa_r+0x168>
 800af36:	4638      	mov	r0, r7
 800af38:	f7f5 fb14 	bl	8000564 <__aeabi_i2d>
 800af3c:	4622      	mov	r2, r4
 800af3e:	462b      	mov	r3, r5
 800af40:	f7f5 fde2 	bl	8000b08 <__aeabi_dcmpeq>
 800af44:	b900      	cbnz	r0, 800af48 <_dtoa_r+0x168>
 800af46:	3f01      	subs	r7, #1
 800af48:	2f16      	cmp	r7, #22
 800af4a:	d852      	bhi.n	800aff2 <_dtoa_r+0x212>
 800af4c:	4b5d      	ldr	r3, [pc, #372]	@ (800b0c4 <_dtoa_r+0x2e4>)
 800af4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af5a:	f7f5 fddf 	bl	8000b1c <__aeabi_dcmplt>
 800af5e:	2800      	cmp	r0, #0
 800af60:	d049      	beq.n	800aff6 <_dtoa_r+0x216>
 800af62:	3f01      	subs	r7, #1
 800af64:	2300      	movs	r3, #0
 800af66:	9310      	str	r3, [sp, #64]	@ 0x40
 800af68:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800af6a:	1b9b      	subs	r3, r3, r6
 800af6c:	1e5a      	subs	r2, r3, #1
 800af6e:	bf45      	ittet	mi
 800af70:	f1c3 0301 	rsbmi	r3, r3, #1
 800af74:	9300      	strmi	r3, [sp, #0]
 800af76:	2300      	movpl	r3, #0
 800af78:	2300      	movmi	r3, #0
 800af7a:	9206      	str	r2, [sp, #24]
 800af7c:	bf54      	ite	pl
 800af7e:	9300      	strpl	r3, [sp, #0]
 800af80:	9306      	strmi	r3, [sp, #24]
 800af82:	2f00      	cmp	r7, #0
 800af84:	db39      	blt.n	800affa <_dtoa_r+0x21a>
 800af86:	9b06      	ldr	r3, [sp, #24]
 800af88:	970d      	str	r7, [sp, #52]	@ 0x34
 800af8a:	443b      	add	r3, r7
 800af8c:	9306      	str	r3, [sp, #24]
 800af8e:	2300      	movs	r3, #0
 800af90:	9308      	str	r3, [sp, #32]
 800af92:	9b07      	ldr	r3, [sp, #28]
 800af94:	2b09      	cmp	r3, #9
 800af96:	d863      	bhi.n	800b060 <_dtoa_r+0x280>
 800af98:	2b05      	cmp	r3, #5
 800af9a:	bfc4      	itt	gt
 800af9c:	3b04      	subgt	r3, #4
 800af9e:	9307      	strgt	r3, [sp, #28]
 800afa0:	9b07      	ldr	r3, [sp, #28]
 800afa2:	f1a3 0302 	sub.w	r3, r3, #2
 800afa6:	bfcc      	ite	gt
 800afa8:	2400      	movgt	r4, #0
 800afaa:	2401      	movle	r4, #1
 800afac:	2b03      	cmp	r3, #3
 800afae:	d863      	bhi.n	800b078 <_dtoa_r+0x298>
 800afb0:	e8df f003 	tbb	[pc, r3]
 800afb4:	2b375452 	.word	0x2b375452
 800afb8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800afbc:	441e      	add	r6, r3
 800afbe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800afc2:	2b20      	cmp	r3, #32
 800afc4:	bfc1      	itttt	gt
 800afc6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800afca:	409f      	lslgt	r7, r3
 800afcc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800afd0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800afd4:	bfd6      	itet	le
 800afd6:	f1c3 0320 	rsble	r3, r3, #32
 800afda:	ea47 0003 	orrgt.w	r0, r7, r3
 800afde:	fa04 f003 	lslle.w	r0, r4, r3
 800afe2:	f7f5 faaf 	bl	8000544 <__aeabi_ui2d>
 800afe6:	2201      	movs	r2, #1
 800afe8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800afec:	3e01      	subs	r6, #1
 800afee:	9212      	str	r2, [sp, #72]	@ 0x48
 800aff0:	e776      	b.n	800aee0 <_dtoa_r+0x100>
 800aff2:	2301      	movs	r3, #1
 800aff4:	e7b7      	b.n	800af66 <_dtoa_r+0x186>
 800aff6:	9010      	str	r0, [sp, #64]	@ 0x40
 800aff8:	e7b6      	b.n	800af68 <_dtoa_r+0x188>
 800affa:	9b00      	ldr	r3, [sp, #0]
 800affc:	1bdb      	subs	r3, r3, r7
 800affe:	9300      	str	r3, [sp, #0]
 800b000:	427b      	negs	r3, r7
 800b002:	9308      	str	r3, [sp, #32]
 800b004:	2300      	movs	r3, #0
 800b006:	930d      	str	r3, [sp, #52]	@ 0x34
 800b008:	e7c3      	b.n	800af92 <_dtoa_r+0x1b2>
 800b00a:	2301      	movs	r3, #1
 800b00c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b00e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b010:	eb07 0b03 	add.w	fp, r7, r3
 800b014:	f10b 0301 	add.w	r3, fp, #1
 800b018:	2b01      	cmp	r3, #1
 800b01a:	9303      	str	r3, [sp, #12]
 800b01c:	bfb8      	it	lt
 800b01e:	2301      	movlt	r3, #1
 800b020:	e006      	b.n	800b030 <_dtoa_r+0x250>
 800b022:	2301      	movs	r3, #1
 800b024:	9309      	str	r3, [sp, #36]	@ 0x24
 800b026:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b028:	2b00      	cmp	r3, #0
 800b02a:	dd28      	ble.n	800b07e <_dtoa_r+0x29e>
 800b02c:	469b      	mov	fp, r3
 800b02e:	9303      	str	r3, [sp, #12]
 800b030:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b034:	2100      	movs	r1, #0
 800b036:	2204      	movs	r2, #4
 800b038:	f102 0514 	add.w	r5, r2, #20
 800b03c:	429d      	cmp	r5, r3
 800b03e:	d926      	bls.n	800b08e <_dtoa_r+0x2ae>
 800b040:	6041      	str	r1, [r0, #4]
 800b042:	4648      	mov	r0, r9
 800b044:	f000 fd9c 	bl	800bb80 <_Balloc>
 800b048:	4682      	mov	sl, r0
 800b04a:	2800      	cmp	r0, #0
 800b04c:	d142      	bne.n	800b0d4 <_dtoa_r+0x2f4>
 800b04e:	4b1e      	ldr	r3, [pc, #120]	@ (800b0c8 <_dtoa_r+0x2e8>)
 800b050:	4602      	mov	r2, r0
 800b052:	f240 11af 	movw	r1, #431	@ 0x1af
 800b056:	e6da      	b.n	800ae0e <_dtoa_r+0x2e>
 800b058:	2300      	movs	r3, #0
 800b05a:	e7e3      	b.n	800b024 <_dtoa_r+0x244>
 800b05c:	2300      	movs	r3, #0
 800b05e:	e7d5      	b.n	800b00c <_dtoa_r+0x22c>
 800b060:	2401      	movs	r4, #1
 800b062:	2300      	movs	r3, #0
 800b064:	9307      	str	r3, [sp, #28]
 800b066:	9409      	str	r4, [sp, #36]	@ 0x24
 800b068:	f04f 3bff 	mov.w	fp, #4294967295
 800b06c:	2200      	movs	r2, #0
 800b06e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b072:	2312      	movs	r3, #18
 800b074:	920c      	str	r2, [sp, #48]	@ 0x30
 800b076:	e7db      	b.n	800b030 <_dtoa_r+0x250>
 800b078:	2301      	movs	r3, #1
 800b07a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b07c:	e7f4      	b.n	800b068 <_dtoa_r+0x288>
 800b07e:	f04f 0b01 	mov.w	fp, #1
 800b082:	f8cd b00c 	str.w	fp, [sp, #12]
 800b086:	465b      	mov	r3, fp
 800b088:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b08c:	e7d0      	b.n	800b030 <_dtoa_r+0x250>
 800b08e:	3101      	adds	r1, #1
 800b090:	0052      	lsls	r2, r2, #1
 800b092:	e7d1      	b.n	800b038 <_dtoa_r+0x258>
 800b094:	f3af 8000 	nop.w
 800b098:	636f4361 	.word	0x636f4361
 800b09c:	3fd287a7 	.word	0x3fd287a7
 800b0a0:	8b60c8b3 	.word	0x8b60c8b3
 800b0a4:	3fc68a28 	.word	0x3fc68a28
 800b0a8:	509f79fb 	.word	0x509f79fb
 800b0ac:	3fd34413 	.word	0x3fd34413
 800b0b0:	0800dec1 	.word	0x0800dec1
 800b0b4:	0800ded8 	.word	0x0800ded8
 800b0b8:	7ff00000 	.word	0x7ff00000
 800b0bc:	0800de91 	.word	0x0800de91
 800b0c0:	3ff80000 	.word	0x3ff80000
 800b0c4:	0800e028 	.word	0x0800e028
 800b0c8:	0800df30 	.word	0x0800df30
 800b0cc:	0800debd 	.word	0x0800debd
 800b0d0:	0800de90 	.word	0x0800de90
 800b0d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b0d8:	6018      	str	r0, [r3, #0]
 800b0da:	9b03      	ldr	r3, [sp, #12]
 800b0dc:	2b0e      	cmp	r3, #14
 800b0de:	f200 80a1 	bhi.w	800b224 <_dtoa_r+0x444>
 800b0e2:	2c00      	cmp	r4, #0
 800b0e4:	f000 809e 	beq.w	800b224 <_dtoa_r+0x444>
 800b0e8:	2f00      	cmp	r7, #0
 800b0ea:	dd33      	ble.n	800b154 <_dtoa_r+0x374>
 800b0ec:	4b9c      	ldr	r3, [pc, #624]	@ (800b360 <_dtoa_r+0x580>)
 800b0ee:	f007 020f 	and.w	r2, r7, #15
 800b0f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0f6:	ed93 7b00 	vldr	d7, [r3]
 800b0fa:	05f8      	lsls	r0, r7, #23
 800b0fc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b100:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b104:	d516      	bpl.n	800b134 <_dtoa_r+0x354>
 800b106:	4b97      	ldr	r3, [pc, #604]	@ (800b364 <_dtoa_r+0x584>)
 800b108:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b10c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b110:	f7f5 fbbc 	bl	800088c <__aeabi_ddiv>
 800b114:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b118:	f004 040f 	and.w	r4, r4, #15
 800b11c:	2603      	movs	r6, #3
 800b11e:	4d91      	ldr	r5, [pc, #580]	@ (800b364 <_dtoa_r+0x584>)
 800b120:	b954      	cbnz	r4, 800b138 <_dtoa_r+0x358>
 800b122:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b126:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b12a:	f7f5 fbaf 	bl	800088c <__aeabi_ddiv>
 800b12e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b132:	e028      	b.n	800b186 <_dtoa_r+0x3a6>
 800b134:	2602      	movs	r6, #2
 800b136:	e7f2      	b.n	800b11e <_dtoa_r+0x33e>
 800b138:	07e1      	lsls	r1, r4, #31
 800b13a:	d508      	bpl.n	800b14e <_dtoa_r+0x36e>
 800b13c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b140:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b144:	f7f5 fa78 	bl	8000638 <__aeabi_dmul>
 800b148:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b14c:	3601      	adds	r6, #1
 800b14e:	1064      	asrs	r4, r4, #1
 800b150:	3508      	adds	r5, #8
 800b152:	e7e5      	b.n	800b120 <_dtoa_r+0x340>
 800b154:	f000 80af 	beq.w	800b2b6 <_dtoa_r+0x4d6>
 800b158:	427c      	negs	r4, r7
 800b15a:	4b81      	ldr	r3, [pc, #516]	@ (800b360 <_dtoa_r+0x580>)
 800b15c:	4d81      	ldr	r5, [pc, #516]	@ (800b364 <_dtoa_r+0x584>)
 800b15e:	f004 020f 	and.w	r2, r4, #15
 800b162:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b16a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b16e:	f7f5 fa63 	bl	8000638 <__aeabi_dmul>
 800b172:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b176:	1124      	asrs	r4, r4, #4
 800b178:	2300      	movs	r3, #0
 800b17a:	2602      	movs	r6, #2
 800b17c:	2c00      	cmp	r4, #0
 800b17e:	f040 808f 	bne.w	800b2a0 <_dtoa_r+0x4c0>
 800b182:	2b00      	cmp	r3, #0
 800b184:	d1d3      	bne.n	800b12e <_dtoa_r+0x34e>
 800b186:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b188:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	f000 8094 	beq.w	800b2ba <_dtoa_r+0x4da>
 800b192:	4b75      	ldr	r3, [pc, #468]	@ (800b368 <_dtoa_r+0x588>)
 800b194:	2200      	movs	r2, #0
 800b196:	4620      	mov	r0, r4
 800b198:	4629      	mov	r1, r5
 800b19a:	f7f5 fcbf 	bl	8000b1c <__aeabi_dcmplt>
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	f000 808b 	beq.w	800b2ba <_dtoa_r+0x4da>
 800b1a4:	9b03      	ldr	r3, [sp, #12]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	f000 8087 	beq.w	800b2ba <_dtoa_r+0x4da>
 800b1ac:	f1bb 0f00 	cmp.w	fp, #0
 800b1b0:	dd34      	ble.n	800b21c <_dtoa_r+0x43c>
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	4b6d      	ldr	r3, [pc, #436]	@ (800b36c <_dtoa_r+0x58c>)
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	4629      	mov	r1, r5
 800b1ba:	f7f5 fa3d 	bl	8000638 <__aeabi_dmul>
 800b1be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1c2:	f107 38ff 	add.w	r8, r7, #4294967295
 800b1c6:	3601      	adds	r6, #1
 800b1c8:	465c      	mov	r4, fp
 800b1ca:	4630      	mov	r0, r6
 800b1cc:	f7f5 f9ca 	bl	8000564 <__aeabi_i2d>
 800b1d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1d4:	f7f5 fa30 	bl	8000638 <__aeabi_dmul>
 800b1d8:	4b65      	ldr	r3, [pc, #404]	@ (800b370 <_dtoa_r+0x590>)
 800b1da:	2200      	movs	r2, #0
 800b1dc:	f7f5 f876 	bl	80002cc <__adddf3>
 800b1e0:	4605      	mov	r5, r0
 800b1e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b1e6:	2c00      	cmp	r4, #0
 800b1e8:	d16a      	bne.n	800b2c0 <_dtoa_r+0x4e0>
 800b1ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1ee:	4b61      	ldr	r3, [pc, #388]	@ (800b374 <_dtoa_r+0x594>)
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	f7f5 f869 	bl	80002c8 <__aeabi_dsub>
 800b1f6:	4602      	mov	r2, r0
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b1fe:	462a      	mov	r2, r5
 800b200:	4633      	mov	r3, r6
 800b202:	f7f5 fca9 	bl	8000b58 <__aeabi_dcmpgt>
 800b206:	2800      	cmp	r0, #0
 800b208:	f040 8298 	bne.w	800b73c <_dtoa_r+0x95c>
 800b20c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b210:	462a      	mov	r2, r5
 800b212:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b216:	f7f5 fc81 	bl	8000b1c <__aeabi_dcmplt>
 800b21a:	bb38      	cbnz	r0, 800b26c <_dtoa_r+0x48c>
 800b21c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b220:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b224:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b226:	2b00      	cmp	r3, #0
 800b228:	f2c0 8157 	blt.w	800b4da <_dtoa_r+0x6fa>
 800b22c:	2f0e      	cmp	r7, #14
 800b22e:	f300 8154 	bgt.w	800b4da <_dtoa_r+0x6fa>
 800b232:	4b4b      	ldr	r3, [pc, #300]	@ (800b360 <_dtoa_r+0x580>)
 800b234:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b238:	ed93 7b00 	vldr	d7, [r3]
 800b23c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b23e:	2b00      	cmp	r3, #0
 800b240:	ed8d 7b00 	vstr	d7, [sp]
 800b244:	f280 80e5 	bge.w	800b412 <_dtoa_r+0x632>
 800b248:	9b03      	ldr	r3, [sp, #12]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	f300 80e1 	bgt.w	800b412 <_dtoa_r+0x632>
 800b250:	d10c      	bne.n	800b26c <_dtoa_r+0x48c>
 800b252:	4b48      	ldr	r3, [pc, #288]	@ (800b374 <_dtoa_r+0x594>)
 800b254:	2200      	movs	r2, #0
 800b256:	ec51 0b17 	vmov	r0, r1, d7
 800b25a:	f7f5 f9ed 	bl	8000638 <__aeabi_dmul>
 800b25e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b262:	f7f5 fc6f 	bl	8000b44 <__aeabi_dcmpge>
 800b266:	2800      	cmp	r0, #0
 800b268:	f000 8266 	beq.w	800b738 <_dtoa_r+0x958>
 800b26c:	2400      	movs	r4, #0
 800b26e:	4625      	mov	r5, r4
 800b270:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b272:	4656      	mov	r6, sl
 800b274:	ea6f 0803 	mvn.w	r8, r3
 800b278:	2700      	movs	r7, #0
 800b27a:	4621      	mov	r1, r4
 800b27c:	4648      	mov	r0, r9
 800b27e:	f000 fcbf 	bl	800bc00 <_Bfree>
 800b282:	2d00      	cmp	r5, #0
 800b284:	f000 80bd 	beq.w	800b402 <_dtoa_r+0x622>
 800b288:	b12f      	cbz	r7, 800b296 <_dtoa_r+0x4b6>
 800b28a:	42af      	cmp	r7, r5
 800b28c:	d003      	beq.n	800b296 <_dtoa_r+0x4b6>
 800b28e:	4639      	mov	r1, r7
 800b290:	4648      	mov	r0, r9
 800b292:	f000 fcb5 	bl	800bc00 <_Bfree>
 800b296:	4629      	mov	r1, r5
 800b298:	4648      	mov	r0, r9
 800b29a:	f000 fcb1 	bl	800bc00 <_Bfree>
 800b29e:	e0b0      	b.n	800b402 <_dtoa_r+0x622>
 800b2a0:	07e2      	lsls	r2, r4, #31
 800b2a2:	d505      	bpl.n	800b2b0 <_dtoa_r+0x4d0>
 800b2a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b2a8:	f7f5 f9c6 	bl	8000638 <__aeabi_dmul>
 800b2ac:	3601      	adds	r6, #1
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	1064      	asrs	r4, r4, #1
 800b2b2:	3508      	adds	r5, #8
 800b2b4:	e762      	b.n	800b17c <_dtoa_r+0x39c>
 800b2b6:	2602      	movs	r6, #2
 800b2b8:	e765      	b.n	800b186 <_dtoa_r+0x3a6>
 800b2ba:	9c03      	ldr	r4, [sp, #12]
 800b2bc:	46b8      	mov	r8, r7
 800b2be:	e784      	b.n	800b1ca <_dtoa_r+0x3ea>
 800b2c0:	4b27      	ldr	r3, [pc, #156]	@ (800b360 <_dtoa_r+0x580>)
 800b2c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b2c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b2c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b2cc:	4454      	add	r4, sl
 800b2ce:	2900      	cmp	r1, #0
 800b2d0:	d054      	beq.n	800b37c <_dtoa_r+0x59c>
 800b2d2:	4929      	ldr	r1, [pc, #164]	@ (800b378 <_dtoa_r+0x598>)
 800b2d4:	2000      	movs	r0, #0
 800b2d6:	f7f5 fad9 	bl	800088c <__aeabi_ddiv>
 800b2da:	4633      	mov	r3, r6
 800b2dc:	462a      	mov	r2, r5
 800b2de:	f7f4 fff3 	bl	80002c8 <__aeabi_dsub>
 800b2e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b2e6:	4656      	mov	r6, sl
 800b2e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2ec:	f7f5 fc54 	bl	8000b98 <__aeabi_d2iz>
 800b2f0:	4605      	mov	r5, r0
 800b2f2:	f7f5 f937 	bl	8000564 <__aeabi_i2d>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	460b      	mov	r3, r1
 800b2fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2fe:	f7f4 ffe3 	bl	80002c8 <__aeabi_dsub>
 800b302:	3530      	adds	r5, #48	@ 0x30
 800b304:	4602      	mov	r2, r0
 800b306:	460b      	mov	r3, r1
 800b308:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b30c:	f806 5b01 	strb.w	r5, [r6], #1
 800b310:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b314:	f7f5 fc02 	bl	8000b1c <__aeabi_dcmplt>
 800b318:	2800      	cmp	r0, #0
 800b31a:	d172      	bne.n	800b402 <_dtoa_r+0x622>
 800b31c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b320:	4911      	ldr	r1, [pc, #68]	@ (800b368 <_dtoa_r+0x588>)
 800b322:	2000      	movs	r0, #0
 800b324:	f7f4 ffd0 	bl	80002c8 <__aeabi_dsub>
 800b328:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b32c:	f7f5 fbf6 	bl	8000b1c <__aeabi_dcmplt>
 800b330:	2800      	cmp	r0, #0
 800b332:	f040 80b4 	bne.w	800b49e <_dtoa_r+0x6be>
 800b336:	42a6      	cmp	r6, r4
 800b338:	f43f af70 	beq.w	800b21c <_dtoa_r+0x43c>
 800b33c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b340:	4b0a      	ldr	r3, [pc, #40]	@ (800b36c <_dtoa_r+0x58c>)
 800b342:	2200      	movs	r2, #0
 800b344:	f7f5 f978 	bl	8000638 <__aeabi_dmul>
 800b348:	4b08      	ldr	r3, [pc, #32]	@ (800b36c <_dtoa_r+0x58c>)
 800b34a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b34e:	2200      	movs	r2, #0
 800b350:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b354:	f7f5 f970 	bl	8000638 <__aeabi_dmul>
 800b358:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b35c:	e7c4      	b.n	800b2e8 <_dtoa_r+0x508>
 800b35e:	bf00      	nop
 800b360:	0800e028 	.word	0x0800e028
 800b364:	0800e000 	.word	0x0800e000
 800b368:	3ff00000 	.word	0x3ff00000
 800b36c:	40240000 	.word	0x40240000
 800b370:	401c0000 	.word	0x401c0000
 800b374:	40140000 	.word	0x40140000
 800b378:	3fe00000 	.word	0x3fe00000
 800b37c:	4631      	mov	r1, r6
 800b37e:	4628      	mov	r0, r5
 800b380:	f7f5 f95a 	bl	8000638 <__aeabi_dmul>
 800b384:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b388:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b38a:	4656      	mov	r6, sl
 800b38c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b390:	f7f5 fc02 	bl	8000b98 <__aeabi_d2iz>
 800b394:	4605      	mov	r5, r0
 800b396:	f7f5 f8e5 	bl	8000564 <__aeabi_i2d>
 800b39a:	4602      	mov	r2, r0
 800b39c:	460b      	mov	r3, r1
 800b39e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3a2:	f7f4 ff91 	bl	80002c8 <__aeabi_dsub>
 800b3a6:	3530      	adds	r5, #48	@ 0x30
 800b3a8:	f806 5b01 	strb.w	r5, [r6], #1
 800b3ac:	4602      	mov	r2, r0
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	42a6      	cmp	r6, r4
 800b3b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b3b6:	f04f 0200 	mov.w	r2, #0
 800b3ba:	d124      	bne.n	800b406 <_dtoa_r+0x626>
 800b3bc:	4baf      	ldr	r3, [pc, #700]	@ (800b67c <_dtoa_r+0x89c>)
 800b3be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b3c2:	f7f4 ff83 	bl	80002cc <__adddf3>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3ce:	f7f5 fbc3 	bl	8000b58 <__aeabi_dcmpgt>
 800b3d2:	2800      	cmp	r0, #0
 800b3d4:	d163      	bne.n	800b49e <_dtoa_r+0x6be>
 800b3d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b3da:	49a8      	ldr	r1, [pc, #672]	@ (800b67c <_dtoa_r+0x89c>)
 800b3dc:	2000      	movs	r0, #0
 800b3de:	f7f4 ff73 	bl	80002c8 <__aeabi_dsub>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	460b      	mov	r3, r1
 800b3e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3ea:	f7f5 fb97 	bl	8000b1c <__aeabi_dcmplt>
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	f43f af14 	beq.w	800b21c <_dtoa_r+0x43c>
 800b3f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b3f6:	1e73      	subs	r3, r6, #1
 800b3f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b3fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b3fe:	2b30      	cmp	r3, #48	@ 0x30
 800b400:	d0f8      	beq.n	800b3f4 <_dtoa_r+0x614>
 800b402:	4647      	mov	r7, r8
 800b404:	e03b      	b.n	800b47e <_dtoa_r+0x69e>
 800b406:	4b9e      	ldr	r3, [pc, #632]	@ (800b680 <_dtoa_r+0x8a0>)
 800b408:	f7f5 f916 	bl	8000638 <__aeabi_dmul>
 800b40c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b410:	e7bc      	b.n	800b38c <_dtoa_r+0x5ac>
 800b412:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b416:	4656      	mov	r6, sl
 800b418:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b41c:	4620      	mov	r0, r4
 800b41e:	4629      	mov	r1, r5
 800b420:	f7f5 fa34 	bl	800088c <__aeabi_ddiv>
 800b424:	f7f5 fbb8 	bl	8000b98 <__aeabi_d2iz>
 800b428:	4680      	mov	r8, r0
 800b42a:	f7f5 f89b 	bl	8000564 <__aeabi_i2d>
 800b42e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b432:	f7f5 f901 	bl	8000638 <__aeabi_dmul>
 800b436:	4602      	mov	r2, r0
 800b438:	460b      	mov	r3, r1
 800b43a:	4620      	mov	r0, r4
 800b43c:	4629      	mov	r1, r5
 800b43e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b442:	f7f4 ff41 	bl	80002c8 <__aeabi_dsub>
 800b446:	f806 4b01 	strb.w	r4, [r6], #1
 800b44a:	9d03      	ldr	r5, [sp, #12]
 800b44c:	eba6 040a 	sub.w	r4, r6, sl
 800b450:	42a5      	cmp	r5, r4
 800b452:	4602      	mov	r2, r0
 800b454:	460b      	mov	r3, r1
 800b456:	d133      	bne.n	800b4c0 <_dtoa_r+0x6e0>
 800b458:	f7f4 ff38 	bl	80002cc <__adddf3>
 800b45c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b460:	4604      	mov	r4, r0
 800b462:	460d      	mov	r5, r1
 800b464:	f7f5 fb78 	bl	8000b58 <__aeabi_dcmpgt>
 800b468:	b9c0      	cbnz	r0, 800b49c <_dtoa_r+0x6bc>
 800b46a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b46e:	4620      	mov	r0, r4
 800b470:	4629      	mov	r1, r5
 800b472:	f7f5 fb49 	bl	8000b08 <__aeabi_dcmpeq>
 800b476:	b110      	cbz	r0, 800b47e <_dtoa_r+0x69e>
 800b478:	f018 0f01 	tst.w	r8, #1
 800b47c:	d10e      	bne.n	800b49c <_dtoa_r+0x6bc>
 800b47e:	9902      	ldr	r1, [sp, #8]
 800b480:	4648      	mov	r0, r9
 800b482:	f000 fbbd 	bl	800bc00 <_Bfree>
 800b486:	2300      	movs	r3, #0
 800b488:	7033      	strb	r3, [r6, #0]
 800b48a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b48c:	3701      	adds	r7, #1
 800b48e:	601f      	str	r7, [r3, #0]
 800b490:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b492:	2b00      	cmp	r3, #0
 800b494:	f000 824b 	beq.w	800b92e <_dtoa_r+0xb4e>
 800b498:	601e      	str	r6, [r3, #0]
 800b49a:	e248      	b.n	800b92e <_dtoa_r+0xb4e>
 800b49c:	46b8      	mov	r8, r7
 800b49e:	4633      	mov	r3, r6
 800b4a0:	461e      	mov	r6, r3
 800b4a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b4a6:	2a39      	cmp	r2, #57	@ 0x39
 800b4a8:	d106      	bne.n	800b4b8 <_dtoa_r+0x6d8>
 800b4aa:	459a      	cmp	sl, r3
 800b4ac:	d1f8      	bne.n	800b4a0 <_dtoa_r+0x6c0>
 800b4ae:	2230      	movs	r2, #48	@ 0x30
 800b4b0:	f108 0801 	add.w	r8, r8, #1
 800b4b4:	f88a 2000 	strb.w	r2, [sl]
 800b4b8:	781a      	ldrb	r2, [r3, #0]
 800b4ba:	3201      	adds	r2, #1
 800b4bc:	701a      	strb	r2, [r3, #0]
 800b4be:	e7a0      	b.n	800b402 <_dtoa_r+0x622>
 800b4c0:	4b6f      	ldr	r3, [pc, #444]	@ (800b680 <_dtoa_r+0x8a0>)
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	f7f5 f8b8 	bl	8000638 <__aeabi_dmul>
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	4604      	mov	r4, r0
 800b4ce:	460d      	mov	r5, r1
 800b4d0:	f7f5 fb1a 	bl	8000b08 <__aeabi_dcmpeq>
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	d09f      	beq.n	800b418 <_dtoa_r+0x638>
 800b4d8:	e7d1      	b.n	800b47e <_dtoa_r+0x69e>
 800b4da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b4dc:	2a00      	cmp	r2, #0
 800b4de:	f000 80ea 	beq.w	800b6b6 <_dtoa_r+0x8d6>
 800b4e2:	9a07      	ldr	r2, [sp, #28]
 800b4e4:	2a01      	cmp	r2, #1
 800b4e6:	f300 80cd 	bgt.w	800b684 <_dtoa_r+0x8a4>
 800b4ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b4ec:	2a00      	cmp	r2, #0
 800b4ee:	f000 80c1 	beq.w	800b674 <_dtoa_r+0x894>
 800b4f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b4f6:	9c08      	ldr	r4, [sp, #32]
 800b4f8:	9e00      	ldr	r6, [sp, #0]
 800b4fa:	9a00      	ldr	r2, [sp, #0]
 800b4fc:	441a      	add	r2, r3
 800b4fe:	9200      	str	r2, [sp, #0]
 800b500:	9a06      	ldr	r2, [sp, #24]
 800b502:	2101      	movs	r1, #1
 800b504:	441a      	add	r2, r3
 800b506:	4648      	mov	r0, r9
 800b508:	9206      	str	r2, [sp, #24]
 800b50a:	f000 fc2d 	bl	800bd68 <__i2b>
 800b50e:	4605      	mov	r5, r0
 800b510:	b166      	cbz	r6, 800b52c <_dtoa_r+0x74c>
 800b512:	9b06      	ldr	r3, [sp, #24]
 800b514:	2b00      	cmp	r3, #0
 800b516:	dd09      	ble.n	800b52c <_dtoa_r+0x74c>
 800b518:	42b3      	cmp	r3, r6
 800b51a:	9a00      	ldr	r2, [sp, #0]
 800b51c:	bfa8      	it	ge
 800b51e:	4633      	movge	r3, r6
 800b520:	1ad2      	subs	r2, r2, r3
 800b522:	9200      	str	r2, [sp, #0]
 800b524:	9a06      	ldr	r2, [sp, #24]
 800b526:	1af6      	subs	r6, r6, r3
 800b528:	1ad3      	subs	r3, r2, r3
 800b52a:	9306      	str	r3, [sp, #24]
 800b52c:	9b08      	ldr	r3, [sp, #32]
 800b52e:	b30b      	cbz	r3, 800b574 <_dtoa_r+0x794>
 800b530:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b532:	2b00      	cmp	r3, #0
 800b534:	f000 80c6 	beq.w	800b6c4 <_dtoa_r+0x8e4>
 800b538:	2c00      	cmp	r4, #0
 800b53a:	f000 80c0 	beq.w	800b6be <_dtoa_r+0x8de>
 800b53e:	4629      	mov	r1, r5
 800b540:	4622      	mov	r2, r4
 800b542:	4648      	mov	r0, r9
 800b544:	f000 fcc8 	bl	800bed8 <__pow5mult>
 800b548:	9a02      	ldr	r2, [sp, #8]
 800b54a:	4601      	mov	r1, r0
 800b54c:	4605      	mov	r5, r0
 800b54e:	4648      	mov	r0, r9
 800b550:	f000 fc20 	bl	800bd94 <__multiply>
 800b554:	9902      	ldr	r1, [sp, #8]
 800b556:	4680      	mov	r8, r0
 800b558:	4648      	mov	r0, r9
 800b55a:	f000 fb51 	bl	800bc00 <_Bfree>
 800b55e:	9b08      	ldr	r3, [sp, #32]
 800b560:	1b1b      	subs	r3, r3, r4
 800b562:	9308      	str	r3, [sp, #32]
 800b564:	f000 80b1 	beq.w	800b6ca <_dtoa_r+0x8ea>
 800b568:	9a08      	ldr	r2, [sp, #32]
 800b56a:	4641      	mov	r1, r8
 800b56c:	4648      	mov	r0, r9
 800b56e:	f000 fcb3 	bl	800bed8 <__pow5mult>
 800b572:	9002      	str	r0, [sp, #8]
 800b574:	2101      	movs	r1, #1
 800b576:	4648      	mov	r0, r9
 800b578:	f000 fbf6 	bl	800bd68 <__i2b>
 800b57c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b57e:	4604      	mov	r4, r0
 800b580:	2b00      	cmp	r3, #0
 800b582:	f000 81d8 	beq.w	800b936 <_dtoa_r+0xb56>
 800b586:	461a      	mov	r2, r3
 800b588:	4601      	mov	r1, r0
 800b58a:	4648      	mov	r0, r9
 800b58c:	f000 fca4 	bl	800bed8 <__pow5mult>
 800b590:	9b07      	ldr	r3, [sp, #28]
 800b592:	2b01      	cmp	r3, #1
 800b594:	4604      	mov	r4, r0
 800b596:	f300 809f 	bgt.w	800b6d8 <_dtoa_r+0x8f8>
 800b59a:	9b04      	ldr	r3, [sp, #16]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	f040 8097 	bne.w	800b6d0 <_dtoa_r+0x8f0>
 800b5a2:	9b05      	ldr	r3, [sp, #20]
 800b5a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	f040 8093 	bne.w	800b6d4 <_dtoa_r+0x8f4>
 800b5ae:	9b05      	ldr	r3, [sp, #20]
 800b5b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b5b4:	0d1b      	lsrs	r3, r3, #20
 800b5b6:	051b      	lsls	r3, r3, #20
 800b5b8:	b133      	cbz	r3, 800b5c8 <_dtoa_r+0x7e8>
 800b5ba:	9b00      	ldr	r3, [sp, #0]
 800b5bc:	3301      	adds	r3, #1
 800b5be:	9300      	str	r3, [sp, #0]
 800b5c0:	9b06      	ldr	r3, [sp, #24]
 800b5c2:	3301      	adds	r3, #1
 800b5c4:	9306      	str	r3, [sp, #24]
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	9308      	str	r3, [sp, #32]
 800b5ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	f000 81b8 	beq.w	800b942 <_dtoa_r+0xb62>
 800b5d2:	6923      	ldr	r3, [r4, #16]
 800b5d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b5d8:	6918      	ldr	r0, [r3, #16]
 800b5da:	f000 fb79 	bl	800bcd0 <__hi0bits>
 800b5de:	f1c0 0020 	rsb	r0, r0, #32
 800b5e2:	9b06      	ldr	r3, [sp, #24]
 800b5e4:	4418      	add	r0, r3
 800b5e6:	f010 001f 	ands.w	r0, r0, #31
 800b5ea:	f000 8082 	beq.w	800b6f2 <_dtoa_r+0x912>
 800b5ee:	f1c0 0320 	rsb	r3, r0, #32
 800b5f2:	2b04      	cmp	r3, #4
 800b5f4:	dd73      	ble.n	800b6de <_dtoa_r+0x8fe>
 800b5f6:	9b00      	ldr	r3, [sp, #0]
 800b5f8:	f1c0 001c 	rsb	r0, r0, #28
 800b5fc:	4403      	add	r3, r0
 800b5fe:	9300      	str	r3, [sp, #0]
 800b600:	9b06      	ldr	r3, [sp, #24]
 800b602:	4403      	add	r3, r0
 800b604:	4406      	add	r6, r0
 800b606:	9306      	str	r3, [sp, #24]
 800b608:	9b00      	ldr	r3, [sp, #0]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	dd05      	ble.n	800b61a <_dtoa_r+0x83a>
 800b60e:	9902      	ldr	r1, [sp, #8]
 800b610:	461a      	mov	r2, r3
 800b612:	4648      	mov	r0, r9
 800b614:	f000 fcba 	bl	800bf8c <__lshift>
 800b618:	9002      	str	r0, [sp, #8]
 800b61a:	9b06      	ldr	r3, [sp, #24]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	dd05      	ble.n	800b62c <_dtoa_r+0x84c>
 800b620:	4621      	mov	r1, r4
 800b622:	461a      	mov	r2, r3
 800b624:	4648      	mov	r0, r9
 800b626:	f000 fcb1 	bl	800bf8c <__lshift>
 800b62a:	4604      	mov	r4, r0
 800b62c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d061      	beq.n	800b6f6 <_dtoa_r+0x916>
 800b632:	9802      	ldr	r0, [sp, #8]
 800b634:	4621      	mov	r1, r4
 800b636:	f000 fd15 	bl	800c064 <__mcmp>
 800b63a:	2800      	cmp	r0, #0
 800b63c:	da5b      	bge.n	800b6f6 <_dtoa_r+0x916>
 800b63e:	2300      	movs	r3, #0
 800b640:	9902      	ldr	r1, [sp, #8]
 800b642:	220a      	movs	r2, #10
 800b644:	4648      	mov	r0, r9
 800b646:	f000 fafd 	bl	800bc44 <__multadd>
 800b64a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b64c:	9002      	str	r0, [sp, #8]
 800b64e:	f107 38ff 	add.w	r8, r7, #4294967295
 800b652:	2b00      	cmp	r3, #0
 800b654:	f000 8177 	beq.w	800b946 <_dtoa_r+0xb66>
 800b658:	4629      	mov	r1, r5
 800b65a:	2300      	movs	r3, #0
 800b65c:	220a      	movs	r2, #10
 800b65e:	4648      	mov	r0, r9
 800b660:	f000 faf0 	bl	800bc44 <__multadd>
 800b664:	f1bb 0f00 	cmp.w	fp, #0
 800b668:	4605      	mov	r5, r0
 800b66a:	dc6f      	bgt.n	800b74c <_dtoa_r+0x96c>
 800b66c:	9b07      	ldr	r3, [sp, #28]
 800b66e:	2b02      	cmp	r3, #2
 800b670:	dc49      	bgt.n	800b706 <_dtoa_r+0x926>
 800b672:	e06b      	b.n	800b74c <_dtoa_r+0x96c>
 800b674:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b676:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b67a:	e73c      	b.n	800b4f6 <_dtoa_r+0x716>
 800b67c:	3fe00000 	.word	0x3fe00000
 800b680:	40240000 	.word	0x40240000
 800b684:	9b03      	ldr	r3, [sp, #12]
 800b686:	1e5c      	subs	r4, r3, #1
 800b688:	9b08      	ldr	r3, [sp, #32]
 800b68a:	42a3      	cmp	r3, r4
 800b68c:	db09      	blt.n	800b6a2 <_dtoa_r+0x8c2>
 800b68e:	1b1c      	subs	r4, r3, r4
 800b690:	9b03      	ldr	r3, [sp, #12]
 800b692:	2b00      	cmp	r3, #0
 800b694:	f6bf af30 	bge.w	800b4f8 <_dtoa_r+0x718>
 800b698:	9b00      	ldr	r3, [sp, #0]
 800b69a:	9a03      	ldr	r2, [sp, #12]
 800b69c:	1a9e      	subs	r6, r3, r2
 800b69e:	2300      	movs	r3, #0
 800b6a0:	e72b      	b.n	800b4fa <_dtoa_r+0x71a>
 800b6a2:	9b08      	ldr	r3, [sp, #32]
 800b6a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b6a6:	9408      	str	r4, [sp, #32]
 800b6a8:	1ae3      	subs	r3, r4, r3
 800b6aa:	441a      	add	r2, r3
 800b6ac:	9e00      	ldr	r6, [sp, #0]
 800b6ae:	9b03      	ldr	r3, [sp, #12]
 800b6b0:	920d      	str	r2, [sp, #52]	@ 0x34
 800b6b2:	2400      	movs	r4, #0
 800b6b4:	e721      	b.n	800b4fa <_dtoa_r+0x71a>
 800b6b6:	9c08      	ldr	r4, [sp, #32]
 800b6b8:	9e00      	ldr	r6, [sp, #0]
 800b6ba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b6bc:	e728      	b.n	800b510 <_dtoa_r+0x730>
 800b6be:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b6c2:	e751      	b.n	800b568 <_dtoa_r+0x788>
 800b6c4:	9a08      	ldr	r2, [sp, #32]
 800b6c6:	9902      	ldr	r1, [sp, #8]
 800b6c8:	e750      	b.n	800b56c <_dtoa_r+0x78c>
 800b6ca:	f8cd 8008 	str.w	r8, [sp, #8]
 800b6ce:	e751      	b.n	800b574 <_dtoa_r+0x794>
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	e779      	b.n	800b5c8 <_dtoa_r+0x7e8>
 800b6d4:	9b04      	ldr	r3, [sp, #16]
 800b6d6:	e777      	b.n	800b5c8 <_dtoa_r+0x7e8>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	9308      	str	r3, [sp, #32]
 800b6dc:	e779      	b.n	800b5d2 <_dtoa_r+0x7f2>
 800b6de:	d093      	beq.n	800b608 <_dtoa_r+0x828>
 800b6e0:	9a00      	ldr	r2, [sp, #0]
 800b6e2:	331c      	adds	r3, #28
 800b6e4:	441a      	add	r2, r3
 800b6e6:	9200      	str	r2, [sp, #0]
 800b6e8:	9a06      	ldr	r2, [sp, #24]
 800b6ea:	441a      	add	r2, r3
 800b6ec:	441e      	add	r6, r3
 800b6ee:	9206      	str	r2, [sp, #24]
 800b6f0:	e78a      	b.n	800b608 <_dtoa_r+0x828>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	e7f4      	b.n	800b6e0 <_dtoa_r+0x900>
 800b6f6:	9b03      	ldr	r3, [sp, #12]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	46b8      	mov	r8, r7
 800b6fc:	dc20      	bgt.n	800b740 <_dtoa_r+0x960>
 800b6fe:	469b      	mov	fp, r3
 800b700:	9b07      	ldr	r3, [sp, #28]
 800b702:	2b02      	cmp	r3, #2
 800b704:	dd1e      	ble.n	800b744 <_dtoa_r+0x964>
 800b706:	f1bb 0f00 	cmp.w	fp, #0
 800b70a:	f47f adb1 	bne.w	800b270 <_dtoa_r+0x490>
 800b70e:	4621      	mov	r1, r4
 800b710:	465b      	mov	r3, fp
 800b712:	2205      	movs	r2, #5
 800b714:	4648      	mov	r0, r9
 800b716:	f000 fa95 	bl	800bc44 <__multadd>
 800b71a:	4601      	mov	r1, r0
 800b71c:	4604      	mov	r4, r0
 800b71e:	9802      	ldr	r0, [sp, #8]
 800b720:	f000 fca0 	bl	800c064 <__mcmp>
 800b724:	2800      	cmp	r0, #0
 800b726:	f77f ada3 	ble.w	800b270 <_dtoa_r+0x490>
 800b72a:	4656      	mov	r6, sl
 800b72c:	2331      	movs	r3, #49	@ 0x31
 800b72e:	f806 3b01 	strb.w	r3, [r6], #1
 800b732:	f108 0801 	add.w	r8, r8, #1
 800b736:	e59f      	b.n	800b278 <_dtoa_r+0x498>
 800b738:	9c03      	ldr	r4, [sp, #12]
 800b73a:	46b8      	mov	r8, r7
 800b73c:	4625      	mov	r5, r4
 800b73e:	e7f4      	b.n	800b72a <_dtoa_r+0x94a>
 800b740:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b746:	2b00      	cmp	r3, #0
 800b748:	f000 8101 	beq.w	800b94e <_dtoa_r+0xb6e>
 800b74c:	2e00      	cmp	r6, #0
 800b74e:	dd05      	ble.n	800b75c <_dtoa_r+0x97c>
 800b750:	4629      	mov	r1, r5
 800b752:	4632      	mov	r2, r6
 800b754:	4648      	mov	r0, r9
 800b756:	f000 fc19 	bl	800bf8c <__lshift>
 800b75a:	4605      	mov	r5, r0
 800b75c:	9b08      	ldr	r3, [sp, #32]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d05c      	beq.n	800b81c <_dtoa_r+0xa3c>
 800b762:	6869      	ldr	r1, [r5, #4]
 800b764:	4648      	mov	r0, r9
 800b766:	f000 fa0b 	bl	800bb80 <_Balloc>
 800b76a:	4606      	mov	r6, r0
 800b76c:	b928      	cbnz	r0, 800b77a <_dtoa_r+0x99a>
 800b76e:	4b82      	ldr	r3, [pc, #520]	@ (800b978 <_dtoa_r+0xb98>)
 800b770:	4602      	mov	r2, r0
 800b772:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b776:	f7ff bb4a 	b.w	800ae0e <_dtoa_r+0x2e>
 800b77a:	692a      	ldr	r2, [r5, #16]
 800b77c:	3202      	adds	r2, #2
 800b77e:	0092      	lsls	r2, r2, #2
 800b780:	f105 010c 	add.w	r1, r5, #12
 800b784:	300c      	adds	r0, #12
 800b786:	f000 ffa3 	bl	800c6d0 <memcpy>
 800b78a:	2201      	movs	r2, #1
 800b78c:	4631      	mov	r1, r6
 800b78e:	4648      	mov	r0, r9
 800b790:	f000 fbfc 	bl	800bf8c <__lshift>
 800b794:	f10a 0301 	add.w	r3, sl, #1
 800b798:	9300      	str	r3, [sp, #0]
 800b79a:	eb0a 030b 	add.w	r3, sl, fp
 800b79e:	9308      	str	r3, [sp, #32]
 800b7a0:	9b04      	ldr	r3, [sp, #16]
 800b7a2:	f003 0301 	and.w	r3, r3, #1
 800b7a6:	462f      	mov	r7, r5
 800b7a8:	9306      	str	r3, [sp, #24]
 800b7aa:	4605      	mov	r5, r0
 800b7ac:	9b00      	ldr	r3, [sp, #0]
 800b7ae:	9802      	ldr	r0, [sp, #8]
 800b7b0:	4621      	mov	r1, r4
 800b7b2:	f103 3bff 	add.w	fp, r3, #4294967295
 800b7b6:	f7ff fa8a 	bl	800acce <quorem>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	3330      	adds	r3, #48	@ 0x30
 800b7be:	9003      	str	r0, [sp, #12]
 800b7c0:	4639      	mov	r1, r7
 800b7c2:	9802      	ldr	r0, [sp, #8]
 800b7c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7c6:	f000 fc4d 	bl	800c064 <__mcmp>
 800b7ca:	462a      	mov	r2, r5
 800b7cc:	9004      	str	r0, [sp, #16]
 800b7ce:	4621      	mov	r1, r4
 800b7d0:	4648      	mov	r0, r9
 800b7d2:	f000 fc63 	bl	800c09c <__mdiff>
 800b7d6:	68c2      	ldr	r2, [r0, #12]
 800b7d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7da:	4606      	mov	r6, r0
 800b7dc:	bb02      	cbnz	r2, 800b820 <_dtoa_r+0xa40>
 800b7de:	4601      	mov	r1, r0
 800b7e0:	9802      	ldr	r0, [sp, #8]
 800b7e2:	f000 fc3f 	bl	800c064 <__mcmp>
 800b7e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7e8:	4602      	mov	r2, r0
 800b7ea:	4631      	mov	r1, r6
 800b7ec:	4648      	mov	r0, r9
 800b7ee:	920c      	str	r2, [sp, #48]	@ 0x30
 800b7f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7f2:	f000 fa05 	bl	800bc00 <_Bfree>
 800b7f6:	9b07      	ldr	r3, [sp, #28]
 800b7f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b7fa:	9e00      	ldr	r6, [sp, #0]
 800b7fc:	ea42 0103 	orr.w	r1, r2, r3
 800b800:	9b06      	ldr	r3, [sp, #24]
 800b802:	4319      	orrs	r1, r3
 800b804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b806:	d10d      	bne.n	800b824 <_dtoa_r+0xa44>
 800b808:	2b39      	cmp	r3, #57	@ 0x39
 800b80a:	d027      	beq.n	800b85c <_dtoa_r+0xa7c>
 800b80c:	9a04      	ldr	r2, [sp, #16]
 800b80e:	2a00      	cmp	r2, #0
 800b810:	dd01      	ble.n	800b816 <_dtoa_r+0xa36>
 800b812:	9b03      	ldr	r3, [sp, #12]
 800b814:	3331      	adds	r3, #49	@ 0x31
 800b816:	f88b 3000 	strb.w	r3, [fp]
 800b81a:	e52e      	b.n	800b27a <_dtoa_r+0x49a>
 800b81c:	4628      	mov	r0, r5
 800b81e:	e7b9      	b.n	800b794 <_dtoa_r+0x9b4>
 800b820:	2201      	movs	r2, #1
 800b822:	e7e2      	b.n	800b7ea <_dtoa_r+0xa0a>
 800b824:	9904      	ldr	r1, [sp, #16]
 800b826:	2900      	cmp	r1, #0
 800b828:	db04      	blt.n	800b834 <_dtoa_r+0xa54>
 800b82a:	9807      	ldr	r0, [sp, #28]
 800b82c:	4301      	orrs	r1, r0
 800b82e:	9806      	ldr	r0, [sp, #24]
 800b830:	4301      	orrs	r1, r0
 800b832:	d120      	bne.n	800b876 <_dtoa_r+0xa96>
 800b834:	2a00      	cmp	r2, #0
 800b836:	ddee      	ble.n	800b816 <_dtoa_r+0xa36>
 800b838:	9902      	ldr	r1, [sp, #8]
 800b83a:	9300      	str	r3, [sp, #0]
 800b83c:	2201      	movs	r2, #1
 800b83e:	4648      	mov	r0, r9
 800b840:	f000 fba4 	bl	800bf8c <__lshift>
 800b844:	4621      	mov	r1, r4
 800b846:	9002      	str	r0, [sp, #8]
 800b848:	f000 fc0c 	bl	800c064 <__mcmp>
 800b84c:	2800      	cmp	r0, #0
 800b84e:	9b00      	ldr	r3, [sp, #0]
 800b850:	dc02      	bgt.n	800b858 <_dtoa_r+0xa78>
 800b852:	d1e0      	bne.n	800b816 <_dtoa_r+0xa36>
 800b854:	07da      	lsls	r2, r3, #31
 800b856:	d5de      	bpl.n	800b816 <_dtoa_r+0xa36>
 800b858:	2b39      	cmp	r3, #57	@ 0x39
 800b85a:	d1da      	bne.n	800b812 <_dtoa_r+0xa32>
 800b85c:	2339      	movs	r3, #57	@ 0x39
 800b85e:	f88b 3000 	strb.w	r3, [fp]
 800b862:	4633      	mov	r3, r6
 800b864:	461e      	mov	r6, r3
 800b866:	3b01      	subs	r3, #1
 800b868:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b86c:	2a39      	cmp	r2, #57	@ 0x39
 800b86e:	d04e      	beq.n	800b90e <_dtoa_r+0xb2e>
 800b870:	3201      	adds	r2, #1
 800b872:	701a      	strb	r2, [r3, #0]
 800b874:	e501      	b.n	800b27a <_dtoa_r+0x49a>
 800b876:	2a00      	cmp	r2, #0
 800b878:	dd03      	ble.n	800b882 <_dtoa_r+0xaa2>
 800b87a:	2b39      	cmp	r3, #57	@ 0x39
 800b87c:	d0ee      	beq.n	800b85c <_dtoa_r+0xa7c>
 800b87e:	3301      	adds	r3, #1
 800b880:	e7c9      	b.n	800b816 <_dtoa_r+0xa36>
 800b882:	9a00      	ldr	r2, [sp, #0]
 800b884:	9908      	ldr	r1, [sp, #32]
 800b886:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b88a:	428a      	cmp	r2, r1
 800b88c:	d028      	beq.n	800b8e0 <_dtoa_r+0xb00>
 800b88e:	9902      	ldr	r1, [sp, #8]
 800b890:	2300      	movs	r3, #0
 800b892:	220a      	movs	r2, #10
 800b894:	4648      	mov	r0, r9
 800b896:	f000 f9d5 	bl	800bc44 <__multadd>
 800b89a:	42af      	cmp	r7, r5
 800b89c:	9002      	str	r0, [sp, #8]
 800b89e:	f04f 0300 	mov.w	r3, #0
 800b8a2:	f04f 020a 	mov.w	r2, #10
 800b8a6:	4639      	mov	r1, r7
 800b8a8:	4648      	mov	r0, r9
 800b8aa:	d107      	bne.n	800b8bc <_dtoa_r+0xadc>
 800b8ac:	f000 f9ca 	bl	800bc44 <__multadd>
 800b8b0:	4607      	mov	r7, r0
 800b8b2:	4605      	mov	r5, r0
 800b8b4:	9b00      	ldr	r3, [sp, #0]
 800b8b6:	3301      	adds	r3, #1
 800b8b8:	9300      	str	r3, [sp, #0]
 800b8ba:	e777      	b.n	800b7ac <_dtoa_r+0x9cc>
 800b8bc:	f000 f9c2 	bl	800bc44 <__multadd>
 800b8c0:	4629      	mov	r1, r5
 800b8c2:	4607      	mov	r7, r0
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	220a      	movs	r2, #10
 800b8c8:	4648      	mov	r0, r9
 800b8ca:	f000 f9bb 	bl	800bc44 <__multadd>
 800b8ce:	4605      	mov	r5, r0
 800b8d0:	e7f0      	b.n	800b8b4 <_dtoa_r+0xad4>
 800b8d2:	f1bb 0f00 	cmp.w	fp, #0
 800b8d6:	bfcc      	ite	gt
 800b8d8:	465e      	movgt	r6, fp
 800b8da:	2601      	movle	r6, #1
 800b8dc:	4456      	add	r6, sl
 800b8de:	2700      	movs	r7, #0
 800b8e0:	9902      	ldr	r1, [sp, #8]
 800b8e2:	9300      	str	r3, [sp, #0]
 800b8e4:	2201      	movs	r2, #1
 800b8e6:	4648      	mov	r0, r9
 800b8e8:	f000 fb50 	bl	800bf8c <__lshift>
 800b8ec:	4621      	mov	r1, r4
 800b8ee:	9002      	str	r0, [sp, #8]
 800b8f0:	f000 fbb8 	bl	800c064 <__mcmp>
 800b8f4:	2800      	cmp	r0, #0
 800b8f6:	dcb4      	bgt.n	800b862 <_dtoa_r+0xa82>
 800b8f8:	d102      	bne.n	800b900 <_dtoa_r+0xb20>
 800b8fa:	9b00      	ldr	r3, [sp, #0]
 800b8fc:	07db      	lsls	r3, r3, #31
 800b8fe:	d4b0      	bmi.n	800b862 <_dtoa_r+0xa82>
 800b900:	4633      	mov	r3, r6
 800b902:	461e      	mov	r6, r3
 800b904:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b908:	2a30      	cmp	r2, #48	@ 0x30
 800b90a:	d0fa      	beq.n	800b902 <_dtoa_r+0xb22>
 800b90c:	e4b5      	b.n	800b27a <_dtoa_r+0x49a>
 800b90e:	459a      	cmp	sl, r3
 800b910:	d1a8      	bne.n	800b864 <_dtoa_r+0xa84>
 800b912:	2331      	movs	r3, #49	@ 0x31
 800b914:	f108 0801 	add.w	r8, r8, #1
 800b918:	f88a 3000 	strb.w	r3, [sl]
 800b91c:	e4ad      	b.n	800b27a <_dtoa_r+0x49a>
 800b91e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b920:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b97c <_dtoa_r+0xb9c>
 800b924:	b11b      	cbz	r3, 800b92e <_dtoa_r+0xb4e>
 800b926:	f10a 0308 	add.w	r3, sl, #8
 800b92a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b92c:	6013      	str	r3, [r2, #0]
 800b92e:	4650      	mov	r0, sl
 800b930:	b017      	add	sp, #92	@ 0x5c
 800b932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b936:	9b07      	ldr	r3, [sp, #28]
 800b938:	2b01      	cmp	r3, #1
 800b93a:	f77f ae2e 	ble.w	800b59a <_dtoa_r+0x7ba>
 800b93e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b940:	9308      	str	r3, [sp, #32]
 800b942:	2001      	movs	r0, #1
 800b944:	e64d      	b.n	800b5e2 <_dtoa_r+0x802>
 800b946:	f1bb 0f00 	cmp.w	fp, #0
 800b94a:	f77f aed9 	ble.w	800b700 <_dtoa_r+0x920>
 800b94e:	4656      	mov	r6, sl
 800b950:	9802      	ldr	r0, [sp, #8]
 800b952:	4621      	mov	r1, r4
 800b954:	f7ff f9bb 	bl	800acce <quorem>
 800b958:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b95c:	f806 3b01 	strb.w	r3, [r6], #1
 800b960:	eba6 020a 	sub.w	r2, r6, sl
 800b964:	4593      	cmp	fp, r2
 800b966:	ddb4      	ble.n	800b8d2 <_dtoa_r+0xaf2>
 800b968:	9902      	ldr	r1, [sp, #8]
 800b96a:	2300      	movs	r3, #0
 800b96c:	220a      	movs	r2, #10
 800b96e:	4648      	mov	r0, r9
 800b970:	f000 f968 	bl	800bc44 <__multadd>
 800b974:	9002      	str	r0, [sp, #8]
 800b976:	e7eb      	b.n	800b950 <_dtoa_r+0xb70>
 800b978:	0800df30 	.word	0x0800df30
 800b97c:	0800deb4 	.word	0x0800deb4

0800b980 <_free_r>:
 800b980:	b538      	push	{r3, r4, r5, lr}
 800b982:	4605      	mov	r5, r0
 800b984:	2900      	cmp	r1, #0
 800b986:	d041      	beq.n	800ba0c <_free_r+0x8c>
 800b988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b98c:	1f0c      	subs	r4, r1, #4
 800b98e:	2b00      	cmp	r3, #0
 800b990:	bfb8      	it	lt
 800b992:	18e4      	addlt	r4, r4, r3
 800b994:	f000 f8e8 	bl	800bb68 <__malloc_lock>
 800b998:	4a1d      	ldr	r2, [pc, #116]	@ (800ba10 <_free_r+0x90>)
 800b99a:	6813      	ldr	r3, [r2, #0]
 800b99c:	b933      	cbnz	r3, 800b9ac <_free_r+0x2c>
 800b99e:	6063      	str	r3, [r4, #4]
 800b9a0:	6014      	str	r4, [r2, #0]
 800b9a2:	4628      	mov	r0, r5
 800b9a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9a8:	f000 b8e4 	b.w	800bb74 <__malloc_unlock>
 800b9ac:	42a3      	cmp	r3, r4
 800b9ae:	d908      	bls.n	800b9c2 <_free_r+0x42>
 800b9b0:	6820      	ldr	r0, [r4, #0]
 800b9b2:	1821      	adds	r1, r4, r0
 800b9b4:	428b      	cmp	r3, r1
 800b9b6:	bf01      	itttt	eq
 800b9b8:	6819      	ldreq	r1, [r3, #0]
 800b9ba:	685b      	ldreq	r3, [r3, #4]
 800b9bc:	1809      	addeq	r1, r1, r0
 800b9be:	6021      	streq	r1, [r4, #0]
 800b9c0:	e7ed      	b.n	800b99e <_free_r+0x1e>
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	b10b      	cbz	r3, 800b9cc <_free_r+0x4c>
 800b9c8:	42a3      	cmp	r3, r4
 800b9ca:	d9fa      	bls.n	800b9c2 <_free_r+0x42>
 800b9cc:	6811      	ldr	r1, [r2, #0]
 800b9ce:	1850      	adds	r0, r2, r1
 800b9d0:	42a0      	cmp	r0, r4
 800b9d2:	d10b      	bne.n	800b9ec <_free_r+0x6c>
 800b9d4:	6820      	ldr	r0, [r4, #0]
 800b9d6:	4401      	add	r1, r0
 800b9d8:	1850      	adds	r0, r2, r1
 800b9da:	4283      	cmp	r3, r0
 800b9dc:	6011      	str	r1, [r2, #0]
 800b9de:	d1e0      	bne.n	800b9a2 <_free_r+0x22>
 800b9e0:	6818      	ldr	r0, [r3, #0]
 800b9e2:	685b      	ldr	r3, [r3, #4]
 800b9e4:	6053      	str	r3, [r2, #4]
 800b9e6:	4408      	add	r0, r1
 800b9e8:	6010      	str	r0, [r2, #0]
 800b9ea:	e7da      	b.n	800b9a2 <_free_r+0x22>
 800b9ec:	d902      	bls.n	800b9f4 <_free_r+0x74>
 800b9ee:	230c      	movs	r3, #12
 800b9f0:	602b      	str	r3, [r5, #0]
 800b9f2:	e7d6      	b.n	800b9a2 <_free_r+0x22>
 800b9f4:	6820      	ldr	r0, [r4, #0]
 800b9f6:	1821      	adds	r1, r4, r0
 800b9f8:	428b      	cmp	r3, r1
 800b9fa:	bf04      	itt	eq
 800b9fc:	6819      	ldreq	r1, [r3, #0]
 800b9fe:	685b      	ldreq	r3, [r3, #4]
 800ba00:	6063      	str	r3, [r4, #4]
 800ba02:	bf04      	itt	eq
 800ba04:	1809      	addeq	r1, r1, r0
 800ba06:	6021      	streq	r1, [r4, #0]
 800ba08:	6054      	str	r4, [r2, #4]
 800ba0a:	e7ca      	b.n	800b9a2 <_free_r+0x22>
 800ba0c:	bd38      	pop	{r3, r4, r5, pc}
 800ba0e:	bf00      	nop
 800ba10:	20014438 	.word	0x20014438

0800ba14 <malloc>:
 800ba14:	4b02      	ldr	r3, [pc, #8]	@ (800ba20 <malloc+0xc>)
 800ba16:	4601      	mov	r1, r0
 800ba18:	6818      	ldr	r0, [r3, #0]
 800ba1a:	f000 b825 	b.w	800ba68 <_malloc_r>
 800ba1e:	bf00      	nop
 800ba20:	2000001c 	.word	0x2000001c

0800ba24 <sbrk_aligned>:
 800ba24:	b570      	push	{r4, r5, r6, lr}
 800ba26:	4e0f      	ldr	r6, [pc, #60]	@ (800ba64 <sbrk_aligned+0x40>)
 800ba28:	460c      	mov	r4, r1
 800ba2a:	6831      	ldr	r1, [r6, #0]
 800ba2c:	4605      	mov	r5, r0
 800ba2e:	b911      	cbnz	r1, 800ba36 <sbrk_aligned+0x12>
 800ba30:	f000 fe3e 	bl	800c6b0 <_sbrk_r>
 800ba34:	6030      	str	r0, [r6, #0]
 800ba36:	4621      	mov	r1, r4
 800ba38:	4628      	mov	r0, r5
 800ba3a:	f000 fe39 	bl	800c6b0 <_sbrk_r>
 800ba3e:	1c43      	adds	r3, r0, #1
 800ba40:	d103      	bne.n	800ba4a <sbrk_aligned+0x26>
 800ba42:	f04f 34ff 	mov.w	r4, #4294967295
 800ba46:	4620      	mov	r0, r4
 800ba48:	bd70      	pop	{r4, r5, r6, pc}
 800ba4a:	1cc4      	adds	r4, r0, #3
 800ba4c:	f024 0403 	bic.w	r4, r4, #3
 800ba50:	42a0      	cmp	r0, r4
 800ba52:	d0f8      	beq.n	800ba46 <sbrk_aligned+0x22>
 800ba54:	1a21      	subs	r1, r4, r0
 800ba56:	4628      	mov	r0, r5
 800ba58:	f000 fe2a 	bl	800c6b0 <_sbrk_r>
 800ba5c:	3001      	adds	r0, #1
 800ba5e:	d1f2      	bne.n	800ba46 <sbrk_aligned+0x22>
 800ba60:	e7ef      	b.n	800ba42 <sbrk_aligned+0x1e>
 800ba62:	bf00      	nop
 800ba64:	20014434 	.word	0x20014434

0800ba68 <_malloc_r>:
 800ba68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba6c:	1ccd      	adds	r5, r1, #3
 800ba6e:	f025 0503 	bic.w	r5, r5, #3
 800ba72:	3508      	adds	r5, #8
 800ba74:	2d0c      	cmp	r5, #12
 800ba76:	bf38      	it	cc
 800ba78:	250c      	movcc	r5, #12
 800ba7a:	2d00      	cmp	r5, #0
 800ba7c:	4606      	mov	r6, r0
 800ba7e:	db01      	blt.n	800ba84 <_malloc_r+0x1c>
 800ba80:	42a9      	cmp	r1, r5
 800ba82:	d904      	bls.n	800ba8e <_malloc_r+0x26>
 800ba84:	230c      	movs	r3, #12
 800ba86:	6033      	str	r3, [r6, #0]
 800ba88:	2000      	movs	r0, #0
 800ba8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb64 <_malloc_r+0xfc>
 800ba92:	f000 f869 	bl	800bb68 <__malloc_lock>
 800ba96:	f8d8 3000 	ldr.w	r3, [r8]
 800ba9a:	461c      	mov	r4, r3
 800ba9c:	bb44      	cbnz	r4, 800baf0 <_malloc_r+0x88>
 800ba9e:	4629      	mov	r1, r5
 800baa0:	4630      	mov	r0, r6
 800baa2:	f7ff ffbf 	bl	800ba24 <sbrk_aligned>
 800baa6:	1c43      	adds	r3, r0, #1
 800baa8:	4604      	mov	r4, r0
 800baaa:	d158      	bne.n	800bb5e <_malloc_r+0xf6>
 800baac:	f8d8 4000 	ldr.w	r4, [r8]
 800bab0:	4627      	mov	r7, r4
 800bab2:	2f00      	cmp	r7, #0
 800bab4:	d143      	bne.n	800bb3e <_malloc_r+0xd6>
 800bab6:	2c00      	cmp	r4, #0
 800bab8:	d04b      	beq.n	800bb52 <_malloc_r+0xea>
 800baba:	6823      	ldr	r3, [r4, #0]
 800babc:	4639      	mov	r1, r7
 800babe:	4630      	mov	r0, r6
 800bac0:	eb04 0903 	add.w	r9, r4, r3
 800bac4:	f000 fdf4 	bl	800c6b0 <_sbrk_r>
 800bac8:	4581      	cmp	r9, r0
 800baca:	d142      	bne.n	800bb52 <_malloc_r+0xea>
 800bacc:	6821      	ldr	r1, [r4, #0]
 800bace:	1a6d      	subs	r5, r5, r1
 800bad0:	4629      	mov	r1, r5
 800bad2:	4630      	mov	r0, r6
 800bad4:	f7ff ffa6 	bl	800ba24 <sbrk_aligned>
 800bad8:	3001      	adds	r0, #1
 800bada:	d03a      	beq.n	800bb52 <_malloc_r+0xea>
 800badc:	6823      	ldr	r3, [r4, #0]
 800bade:	442b      	add	r3, r5
 800bae0:	6023      	str	r3, [r4, #0]
 800bae2:	f8d8 3000 	ldr.w	r3, [r8]
 800bae6:	685a      	ldr	r2, [r3, #4]
 800bae8:	bb62      	cbnz	r2, 800bb44 <_malloc_r+0xdc>
 800baea:	f8c8 7000 	str.w	r7, [r8]
 800baee:	e00f      	b.n	800bb10 <_malloc_r+0xa8>
 800baf0:	6822      	ldr	r2, [r4, #0]
 800baf2:	1b52      	subs	r2, r2, r5
 800baf4:	d420      	bmi.n	800bb38 <_malloc_r+0xd0>
 800baf6:	2a0b      	cmp	r2, #11
 800baf8:	d917      	bls.n	800bb2a <_malloc_r+0xc2>
 800bafa:	1961      	adds	r1, r4, r5
 800bafc:	42a3      	cmp	r3, r4
 800bafe:	6025      	str	r5, [r4, #0]
 800bb00:	bf18      	it	ne
 800bb02:	6059      	strne	r1, [r3, #4]
 800bb04:	6863      	ldr	r3, [r4, #4]
 800bb06:	bf08      	it	eq
 800bb08:	f8c8 1000 	streq.w	r1, [r8]
 800bb0c:	5162      	str	r2, [r4, r5]
 800bb0e:	604b      	str	r3, [r1, #4]
 800bb10:	4630      	mov	r0, r6
 800bb12:	f000 f82f 	bl	800bb74 <__malloc_unlock>
 800bb16:	f104 000b 	add.w	r0, r4, #11
 800bb1a:	1d23      	adds	r3, r4, #4
 800bb1c:	f020 0007 	bic.w	r0, r0, #7
 800bb20:	1ac2      	subs	r2, r0, r3
 800bb22:	bf1c      	itt	ne
 800bb24:	1a1b      	subne	r3, r3, r0
 800bb26:	50a3      	strne	r3, [r4, r2]
 800bb28:	e7af      	b.n	800ba8a <_malloc_r+0x22>
 800bb2a:	6862      	ldr	r2, [r4, #4]
 800bb2c:	42a3      	cmp	r3, r4
 800bb2e:	bf0c      	ite	eq
 800bb30:	f8c8 2000 	streq.w	r2, [r8]
 800bb34:	605a      	strne	r2, [r3, #4]
 800bb36:	e7eb      	b.n	800bb10 <_malloc_r+0xa8>
 800bb38:	4623      	mov	r3, r4
 800bb3a:	6864      	ldr	r4, [r4, #4]
 800bb3c:	e7ae      	b.n	800ba9c <_malloc_r+0x34>
 800bb3e:	463c      	mov	r4, r7
 800bb40:	687f      	ldr	r7, [r7, #4]
 800bb42:	e7b6      	b.n	800bab2 <_malloc_r+0x4a>
 800bb44:	461a      	mov	r2, r3
 800bb46:	685b      	ldr	r3, [r3, #4]
 800bb48:	42a3      	cmp	r3, r4
 800bb4a:	d1fb      	bne.n	800bb44 <_malloc_r+0xdc>
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	6053      	str	r3, [r2, #4]
 800bb50:	e7de      	b.n	800bb10 <_malloc_r+0xa8>
 800bb52:	230c      	movs	r3, #12
 800bb54:	6033      	str	r3, [r6, #0]
 800bb56:	4630      	mov	r0, r6
 800bb58:	f000 f80c 	bl	800bb74 <__malloc_unlock>
 800bb5c:	e794      	b.n	800ba88 <_malloc_r+0x20>
 800bb5e:	6005      	str	r5, [r0, #0]
 800bb60:	e7d6      	b.n	800bb10 <_malloc_r+0xa8>
 800bb62:	bf00      	nop
 800bb64:	20014438 	.word	0x20014438

0800bb68 <__malloc_lock>:
 800bb68:	4801      	ldr	r0, [pc, #4]	@ (800bb70 <__malloc_lock+0x8>)
 800bb6a:	f7ff b8ae 	b.w	800acca <__retarget_lock_acquire_recursive>
 800bb6e:	bf00      	nop
 800bb70:	20014430 	.word	0x20014430

0800bb74 <__malloc_unlock>:
 800bb74:	4801      	ldr	r0, [pc, #4]	@ (800bb7c <__malloc_unlock+0x8>)
 800bb76:	f7ff b8a9 	b.w	800accc <__retarget_lock_release_recursive>
 800bb7a:	bf00      	nop
 800bb7c:	20014430 	.word	0x20014430

0800bb80 <_Balloc>:
 800bb80:	b570      	push	{r4, r5, r6, lr}
 800bb82:	69c6      	ldr	r6, [r0, #28]
 800bb84:	4604      	mov	r4, r0
 800bb86:	460d      	mov	r5, r1
 800bb88:	b976      	cbnz	r6, 800bba8 <_Balloc+0x28>
 800bb8a:	2010      	movs	r0, #16
 800bb8c:	f7ff ff42 	bl	800ba14 <malloc>
 800bb90:	4602      	mov	r2, r0
 800bb92:	61e0      	str	r0, [r4, #28]
 800bb94:	b920      	cbnz	r0, 800bba0 <_Balloc+0x20>
 800bb96:	4b18      	ldr	r3, [pc, #96]	@ (800bbf8 <_Balloc+0x78>)
 800bb98:	4818      	ldr	r0, [pc, #96]	@ (800bbfc <_Balloc+0x7c>)
 800bb9a:	216b      	movs	r1, #107	@ 0x6b
 800bb9c:	f000 fda6 	bl	800c6ec <__assert_func>
 800bba0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bba4:	6006      	str	r6, [r0, #0]
 800bba6:	60c6      	str	r6, [r0, #12]
 800bba8:	69e6      	ldr	r6, [r4, #28]
 800bbaa:	68f3      	ldr	r3, [r6, #12]
 800bbac:	b183      	cbz	r3, 800bbd0 <_Balloc+0x50>
 800bbae:	69e3      	ldr	r3, [r4, #28]
 800bbb0:	68db      	ldr	r3, [r3, #12]
 800bbb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bbb6:	b9b8      	cbnz	r0, 800bbe8 <_Balloc+0x68>
 800bbb8:	2101      	movs	r1, #1
 800bbba:	fa01 f605 	lsl.w	r6, r1, r5
 800bbbe:	1d72      	adds	r2, r6, #5
 800bbc0:	0092      	lsls	r2, r2, #2
 800bbc2:	4620      	mov	r0, r4
 800bbc4:	f000 fdb0 	bl	800c728 <_calloc_r>
 800bbc8:	b160      	cbz	r0, 800bbe4 <_Balloc+0x64>
 800bbca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bbce:	e00e      	b.n	800bbee <_Balloc+0x6e>
 800bbd0:	2221      	movs	r2, #33	@ 0x21
 800bbd2:	2104      	movs	r1, #4
 800bbd4:	4620      	mov	r0, r4
 800bbd6:	f000 fda7 	bl	800c728 <_calloc_r>
 800bbda:	69e3      	ldr	r3, [r4, #28]
 800bbdc:	60f0      	str	r0, [r6, #12]
 800bbde:	68db      	ldr	r3, [r3, #12]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d1e4      	bne.n	800bbae <_Balloc+0x2e>
 800bbe4:	2000      	movs	r0, #0
 800bbe6:	bd70      	pop	{r4, r5, r6, pc}
 800bbe8:	6802      	ldr	r2, [r0, #0]
 800bbea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bbee:	2300      	movs	r3, #0
 800bbf0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bbf4:	e7f7      	b.n	800bbe6 <_Balloc+0x66>
 800bbf6:	bf00      	nop
 800bbf8:	0800dec1 	.word	0x0800dec1
 800bbfc:	0800df41 	.word	0x0800df41

0800bc00 <_Bfree>:
 800bc00:	b570      	push	{r4, r5, r6, lr}
 800bc02:	69c6      	ldr	r6, [r0, #28]
 800bc04:	4605      	mov	r5, r0
 800bc06:	460c      	mov	r4, r1
 800bc08:	b976      	cbnz	r6, 800bc28 <_Bfree+0x28>
 800bc0a:	2010      	movs	r0, #16
 800bc0c:	f7ff ff02 	bl	800ba14 <malloc>
 800bc10:	4602      	mov	r2, r0
 800bc12:	61e8      	str	r0, [r5, #28]
 800bc14:	b920      	cbnz	r0, 800bc20 <_Bfree+0x20>
 800bc16:	4b09      	ldr	r3, [pc, #36]	@ (800bc3c <_Bfree+0x3c>)
 800bc18:	4809      	ldr	r0, [pc, #36]	@ (800bc40 <_Bfree+0x40>)
 800bc1a:	218f      	movs	r1, #143	@ 0x8f
 800bc1c:	f000 fd66 	bl	800c6ec <__assert_func>
 800bc20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc24:	6006      	str	r6, [r0, #0]
 800bc26:	60c6      	str	r6, [r0, #12]
 800bc28:	b13c      	cbz	r4, 800bc3a <_Bfree+0x3a>
 800bc2a:	69eb      	ldr	r3, [r5, #28]
 800bc2c:	6862      	ldr	r2, [r4, #4]
 800bc2e:	68db      	ldr	r3, [r3, #12]
 800bc30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bc34:	6021      	str	r1, [r4, #0]
 800bc36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bc3a:	bd70      	pop	{r4, r5, r6, pc}
 800bc3c:	0800dec1 	.word	0x0800dec1
 800bc40:	0800df41 	.word	0x0800df41

0800bc44 <__multadd>:
 800bc44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc48:	690d      	ldr	r5, [r1, #16]
 800bc4a:	4607      	mov	r7, r0
 800bc4c:	460c      	mov	r4, r1
 800bc4e:	461e      	mov	r6, r3
 800bc50:	f101 0c14 	add.w	ip, r1, #20
 800bc54:	2000      	movs	r0, #0
 800bc56:	f8dc 3000 	ldr.w	r3, [ip]
 800bc5a:	b299      	uxth	r1, r3
 800bc5c:	fb02 6101 	mla	r1, r2, r1, r6
 800bc60:	0c1e      	lsrs	r6, r3, #16
 800bc62:	0c0b      	lsrs	r3, r1, #16
 800bc64:	fb02 3306 	mla	r3, r2, r6, r3
 800bc68:	b289      	uxth	r1, r1
 800bc6a:	3001      	adds	r0, #1
 800bc6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bc70:	4285      	cmp	r5, r0
 800bc72:	f84c 1b04 	str.w	r1, [ip], #4
 800bc76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bc7a:	dcec      	bgt.n	800bc56 <__multadd+0x12>
 800bc7c:	b30e      	cbz	r6, 800bcc2 <__multadd+0x7e>
 800bc7e:	68a3      	ldr	r3, [r4, #8]
 800bc80:	42ab      	cmp	r3, r5
 800bc82:	dc19      	bgt.n	800bcb8 <__multadd+0x74>
 800bc84:	6861      	ldr	r1, [r4, #4]
 800bc86:	4638      	mov	r0, r7
 800bc88:	3101      	adds	r1, #1
 800bc8a:	f7ff ff79 	bl	800bb80 <_Balloc>
 800bc8e:	4680      	mov	r8, r0
 800bc90:	b928      	cbnz	r0, 800bc9e <__multadd+0x5a>
 800bc92:	4602      	mov	r2, r0
 800bc94:	4b0c      	ldr	r3, [pc, #48]	@ (800bcc8 <__multadd+0x84>)
 800bc96:	480d      	ldr	r0, [pc, #52]	@ (800bccc <__multadd+0x88>)
 800bc98:	21ba      	movs	r1, #186	@ 0xba
 800bc9a:	f000 fd27 	bl	800c6ec <__assert_func>
 800bc9e:	6922      	ldr	r2, [r4, #16]
 800bca0:	3202      	adds	r2, #2
 800bca2:	f104 010c 	add.w	r1, r4, #12
 800bca6:	0092      	lsls	r2, r2, #2
 800bca8:	300c      	adds	r0, #12
 800bcaa:	f000 fd11 	bl	800c6d0 <memcpy>
 800bcae:	4621      	mov	r1, r4
 800bcb0:	4638      	mov	r0, r7
 800bcb2:	f7ff ffa5 	bl	800bc00 <_Bfree>
 800bcb6:	4644      	mov	r4, r8
 800bcb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bcbc:	3501      	adds	r5, #1
 800bcbe:	615e      	str	r6, [r3, #20]
 800bcc0:	6125      	str	r5, [r4, #16]
 800bcc2:	4620      	mov	r0, r4
 800bcc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcc8:	0800df30 	.word	0x0800df30
 800bccc:	0800df41 	.word	0x0800df41

0800bcd0 <__hi0bits>:
 800bcd0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	bf36      	itet	cc
 800bcd8:	0403      	lslcc	r3, r0, #16
 800bcda:	2000      	movcs	r0, #0
 800bcdc:	2010      	movcc	r0, #16
 800bcde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bce2:	bf3c      	itt	cc
 800bce4:	021b      	lslcc	r3, r3, #8
 800bce6:	3008      	addcc	r0, #8
 800bce8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bcec:	bf3c      	itt	cc
 800bcee:	011b      	lslcc	r3, r3, #4
 800bcf0:	3004      	addcc	r0, #4
 800bcf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bcf6:	bf3c      	itt	cc
 800bcf8:	009b      	lslcc	r3, r3, #2
 800bcfa:	3002      	addcc	r0, #2
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	db05      	blt.n	800bd0c <__hi0bits+0x3c>
 800bd00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bd04:	f100 0001 	add.w	r0, r0, #1
 800bd08:	bf08      	it	eq
 800bd0a:	2020      	moveq	r0, #32
 800bd0c:	4770      	bx	lr

0800bd0e <__lo0bits>:
 800bd0e:	6803      	ldr	r3, [r0, #0]
 800bd10:	4602      	mov	r2, r0
 800bd12:	f013 0007 	ands.w	r0, r3, #7
 800bd16:	d00b      	beq.n	800bd30 <__lo0bits+0x22>
 800bd18:	07d9      	lsls	r1, r3, #31
 800bd1a:	d421      	bmi.n	800bd60 <__lo0bits+0x52>
 800bd1c:	0798      	lsls	r0, r3, #30
 800bd1e:	bf49      	itett	mi
 800bd20:	085b      	lsrmi	r3, r3, #1
 800bd22:	089b      	lsrpl	r3, r3, #2
 800bd24:	2001      	movmi	r0, #1
 800bd26:	6013      	strmi	r3, [r2, #0]
 800bd28:	bf5c      	itt	pl
 800bd2a:	6013      	strpl	r3, [r2, #0]
 800bd2c:	2002      	movpl	r0, #2
 800bd2e:	4770      	bx	lr
 800bd30:	b299      	uxth	r1, r3
 800bd32:	b909      	cbnz	r1, 800bd38 <__lo0bits+0x2a>
 800bd34:	0c1b      	lsrs	r3, r3, #16
 800bd36:	2010      	movs	r0, #16
 800bd38:	b2d9      	uxtb	r1, r3
 800bd3a:	b909      	cbnz	r1, 800bd40 <__lo0bits+0x32>
 800bd3c:	3008      	adds	r0, #8
 800bd3e:	0a1b      	lsrs	r3, r3, #8
 800bd40:	0719      	lsls	r1, r3, #28
 800bd42:	bf04      	itt	eq
 800bd44:	091b      	lsreq	r3, r3, #4
 800bd46:	3004      	addeq	r0, #4
 800bd48:	0799      	lsls	r1, r3, #30
 800bd4a:	bf04      	itt	eq
 800bd4c:	089b      	lsreq	r3, r3, #2
 800bd4e:	3002      	addeq	r0, #2
 800bd50:	07d9      	lsls	r1, r3, #31
 800bd52:	d403      	bmi.n	800bd5c <__lo0bits+0x4e>
 800bd54:	085b      	lsrs	r3, r3, #1
 800bd56:	f100 0001 	add.w	r0, r0, #1
 800bd5a:	d003      	beq.n	800bd64 <__lo0bits+0x56>
 800bd5c:	6013      	str	r3, [r2, #0]
 800bd5e:	4770      	bx	lr
 800bd60:	2000      	movs	r0, #0
 800bd62:	4770      	bx	lr
 800bd64:	2020      	movs	r0, #32
 800bd66:	4770      	bx	lr

0800bd68 <__i2b>:
 800bd68:	b510      	push	{r4, lr}
 800bd6a:	460c      	mov	r4, r1
 800bd6c:	2101      	movs	r1, #1
 800bd6e:	f7ff ff07 	bl	800bb80 <_Balloc>
 800bd72:	4602      	mov	r2, r0
 800bd74:	b928      	cbnz	r0, 800bd82 <__i2b+0x1a>
 800bd76:	4b05      	ldr	r3, [pc, #20]	@ (800bd8c <__i2b+0x24>)
 800bd78:	4805      	ldr	r0, [pc, #20]	@ (800bd90 <__i2b+0x28>)
 800bd7a:	f240 1145 	movw	r1, #325	@ 0x145
 800bd7e:	f000 fcb5 	bl	800c6ec <__assert_func>
 800bd82:	2301      	movs	r3, #1
 800bd84:	6144      	str	r4, [r0, #20]
 800bd86:	6103      	str	r3, [r0, #16]
 800bd88:	bd10      	pop	{r4, pc}
 800bd8a:	bf00      	nop
 800bd8c:	0800df30 	.word	0x0800df30
 800bd90:	0800df41 	.word	0x0800df41

0800bd94 <__multiply>:
 800bd94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd98:	4617      	mov	r7, r2
 800bd9a:	690a      	ldr	r2, [r1, #16]
 800bd9c:	693b      	ldr	r3, [r7, #16]
 800bd9e:	429a      	cmp	r2, r3
 800bda0:	bfa8      	it	ge
 800bda2:	463b      	movge	r3, r7
 800bda4:	4689      	mov	r9, r1
 800bda6:	bfa4      	itt	ge
 800bda8:	460f      	movge	r7, r1
 800bdaa:	4699      	movge	r9, r3
 800bdac:	693d      	ldr	r5, [r7, #16]
 800bdae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	6879      	ldr	r1, [r7, #4]
 800bdb6:	eb05 060a 	add.w	r6, r5, sl
 800bdba:	42b3      	cmp	r3, r6
 800bdbc:	b085      	sub	sp, #20
 800bdbe:	bfb8      	it	lt
 800bdc0:	3101      	addlt	r1, #1
 800bdc2:	f7ff fedd 	bl	800bb80 <_Balloc>
 800bdc6:	b930      	cbnz	r0, 800bdd6 <__multiply+0x42>
 800bdc8:	4602      	mov	r2, r0
 800bdca:	4b41      	ldr	r3, [pc, #260]	@ (800bed0 <__multiply+0x13c>)
 800bdcc:	4841      	ldr	r0, [pc, #260]	@ (800bed4 <__multiply+0x140>)
 800bdce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bdd2:	f000 fc8b 	bl	800c6ec <__assert_func>
 800bdd6:	f100 0414 	add.w	r4, r0, #20
 800bdda:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bdde:	4623      	mov	r3, r4
 800bde0:	2200      	movs	r2, #0
 800bde2:	4573      	cmp	r3, lr
 800bde4:	d320      	bcc.n	800be28 <__multiply+0x94>
 800bde6:	f107 0814 	add.w	r8, r7, #20
 800bdea:	f109 0114 	add.w	r1, r9, #20
 800bdee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bdf2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bdf6:	9302      	str	r3, [sp, #8]
 800bdf8:	1beb      	subs	r3, r5, r7
 800bdfa:	3b15      	subs	r3, #21
 800bdfc:	f023 0303 	bic.w	r3, r3, #3
 800be00:	3304      	adds	r3, #4
 800be02:	3715      	adds	r7, #21
 800be04:	42bd      	cmp	r5, r7
 800be06:	bf38      	it	cc
 800be08:	2304      	movcc	r3, #4
 800be0a:	9301      	str	r3, [sp, #4]
 800be0c:	9b02      	ldr	r3, [sp, #8]
 800be0e:	9103      	str	r1, [sp, #12]
 800be10:	428b      	cmp	r3, r1
 800be12:	d80c      	bhi.n	800be2e <__multiply+0x9a>
 800be14:	2e00      	cmp	r6, #0
 800be16:	dd03      	ble.n	800be20 <__multiply+0x8c>
 800be18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d055      	beq.n	800becc <__multiply+0x138>
 800be20:	6106      	str	r6, [r0, #16]
 800be22:	b005      	add	sp, #20
 800be24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be28:	f843 2b04 	str.w	r2, [r3], #4
 800be2c:	e7d9      	b.n	800bde2 <__multiply+0x4e>
 800be2e:	f8b1 a000 	ldrh.w	sl, [r1]
 800be32:	f1ba 0f00 	cmp.w	sl, #0
 800be36:	d01f      	beq.n	800be78 <__multiply+0xe4>
 800be38:	46c4      	mov	ip, r8
 800be3a:	46a1      	mov	r9, r4
 800be3c:	2700      	movs	r7, #0
 800be3e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800be42:	f8d9 3000 	ldr.w	r3, [r9]
 800be46:	fa1f fb82 	uxth.w	fp, r2
 800be4a:	b29b      	uxth	r3, r3
 800be4c:	fb0a 330b 	mla	r3, sl, fp, r3
 800be50:	443b      	add	r3, r7
 800be52:	f8d9 7000 	ldr.w	r7, [r9]
 800be56:	0c12      	lsrs	r2, r2, #16
 800be58:	0c3f      	lsrs	r7, r7, #16
 800be5a:	fb0a 7202 	mla	r2, sl, r2, r7
 800be5e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800be62:	b29b      	uxth	r3, r3
 800be64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be68:	4565      	cmp	r5, ip
 800be6a:	f849 3b04 	str.w	r3, [r9], #4
 800be6e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800be72:	d8e4      	bhi.n	800be3e <__multiply+0xaa>
 800be74:	9b01      	ldr	r3, [sp, #4]
 800be76:	50e7      	str	r7, [r4, r3]
 800be78:	9b03      	ldr	r3, [sp, #12]
 800be7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800be7e:	3104      	adds	r1, #4
 800be80:	f1b9 0f00 	cmp.w	r9, #0
 800be84:	d020      	beq.n	800bec8 <__multiply+0x134>
 800be86:	6823      	ldr	r3, [r4, #0]
 800be88:	4647      	mov	r7, r8
 800be8a:	46a4      	mov	ip, r4
 800be8c:	f04f 0a00 	mov.w	sl, #0
 800be90:	f8b7 b000 	ldrh.w	fp, [r7]
 800be94:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800be98:	fb09 220b 	mla	r2, r9, fp, r2
 800be9c:	4452      	add	r2, sl
 800be9e:	b29b      	uxth	r3, r3
 800bea0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bea4:	f84c 3b04 	str.w	r3, [ip], #4
 800bea8:	f857 3b04 	ldr.w	r3, [r7], #4
 800beac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800beb0:	f8bc 3000 	ldrh.w	r3, [ip]
 800beb4:	fb09 330a 	mla	r3, r9, sl, r3
 800beb8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bebc:	42bd      	cmp	r5, r7
 800bebe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bec2:	d8e5      	bhi.n	800be90 <__multiply+0xfc>
 800bec4:	9a01      	ldr	r2, [sp, #4]
 800bec6:	50a3      	str	r3, [r4, r2]
 800bec8:	3404      	adds	r4, #4
 800beca:	e79f      	b.n	800be0c <__multiply+0x78>
 800becc:	3e01      	subs	r6, #1
 800bece:	e7a1      	b.n	800be14 <__multiply+0x80>
 800bed0:	0800df30 	.word	0x0800df30
 800bed4:	0800df41 	.word	0x0800df41

0800bed8 <__pow5mult>:
 800bed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bedc:	4615      	mov	r5, r2
 800bede:	f012 0203 	ands.w	r2, r2, #3
 800bee2:	4607      	mov	r7, r0
 800bee4:	460e      	mov	r6, r1
 800bee6:	d007      	beq.n	800bef8 <__pow5mult+0x20>
 800bee8:	4c25      	ldr	r4, [pc, #148]	@ (800bf80 <__pow5mult+0xa8>)
 800beea:	3a01      	subs	r2, #1
 800beec:	2300      	movs	r3, #0
 800beee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bef2:	f7ff fea7 	bl	800bc44 <__multadd>
 800bef6:	4606      	mov	r6, r0
 800bef8:	10ad      	asrs	r5, r5, #2
 800befa:	d03d      	beq.n	800bf78 <__pow5mult+0xa0>
 800befc:	69fc      	ldr	r4, [r7, #28]
 800befe:	b97c      	cbnz	r4, 800bf20 <__pow5mult+0x48>
 800bf00:	2010      	movs	r0, #16
 800bf02:	f7ff fd87 	bl	800ba14 <malloc>
 800bf06:	4602      	mov	r2, r0
 800bf08:	61f8      	str	r0, [r7, #28]
 800bf0a:	b928      	cbnz	r0, 800bf18 <__pow5mult+0x40>
 800bf0c:	4b1d      	ldr	r3, [pc, #116]	@ (800bf84 <__pow5mult+0xac>)
 800bf0e:	481e      	ldr	r0, [pc, #120]	@ (800bf88 <__pow5mult+0xb0>)
 800bf10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bf14:	f000 fbea 	bl	800c6ec <__assert_func>
 800bf18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bf1c:	6004      	str	r4, [r0, #0]
 800bf1e:	60c4      	str	r4, [r0, #12]
 800bf20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bf24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bf28:	b94c      	cbnz	r4, 800bf3e <__pow5mult+0x66>
 800bf2a:	f240 2171 	movw	r1, #625	@ 0x271
 800bf2e:	4638      	mov	r0, r7
 800bf30:	f7ff ff1a 	bl	800bd68 <__i2b>
 800bf34:	2300      	movs	r3, #0
 800bf36:	f8c8 0008 	str.w	r0, [r8, #8]
 800bf3a:	4604      	mov	r4, r0
 800bf3c:	6003      	str	r3, [r0, #0]
 800bf3e:	f04f 0900 	mov.w	r9, #0
 800bf42:	07eb      	lsls	r3, r5, #31
 800bf44:	d50a      	bpl.n	800bf5c <__pow5mult+0x84>
 800bf46:	4631      	mov	r1, r6
 800bf48:	4622      	mov	r2, r4
 800bf4a:	4638      	mov	r0, r7
 800bf4c:	f7ff ff22 	bl	800bd94 <__multiply>
 800bf50:	4631      	mov	r1, r6
 800bf52:	4680      	mov	r8, r0
 800bf54:	4638      	mov	r0, r7
 800bf56:	f7ff fe53 	bl	800bc00 <_Bfree>
 800bf5a:	4646      	mov	r6, r8
 800bf5c:	106d      	asrs	r5, r5, #1
 800bf5e:	d00b      	beq.n	800bf78 <__pow5mult+0xa0>
 800bf60:	6820      	ldr	r0, [r4, #0]
 800bf62:	b938      	cbnz	r0, 800bf74 <__pow5mult+0x9c>
 800bf64:	4622      	mov	r2, r4
 800bf66:	4621      	mov	r1, r4
 800bf68:	4638      	mov	r0, r7
 800bf6a:	f7ff ff13 	bl	800bd94 <__multiply>
 800bf6e:	6020      	str	r0, [r4, #0]
 800bf70:	f8c0 9000 	str.w	r9, [r0]
 800bf74:	4604      	mov	r4, r0
 800bf76:	e7e4      	b.n	800bf42 <__pow5mult+0x6a>
 800bf78:	4630      	mov	r0, r6
 800bf7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf7e:	bf00      	nop
 800bf80:	0800dff4 	.word	0x0800dff4
 800bf84:	0800dec1 	.word	0x0800dec1
 800bf88:	0800df41 	.word	0x0800df41

0800bf8c <__lshift>:
 800bf8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf90:	460c      	mov	r4, r1
 800bf92:	6849      	ldr	r1, [r1, #4]
 800bf94:	6923      	ldr	r3, [r4, #16]
 800bf96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bf9a:	68a3      	ldr	r3, [r4, #8]
 800bf9c:	4607      	mov	r7, r0
 800bf9e:	4691      	mov	r9, r2
 800bfa0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bfa4:	f108 0601 	add.w	r6, r8, #1
 800bfa8:	42b3      	cmp	r3, r6
 800bfaa:	db0b      	blt.n	800bfc4 <__lshift+0x38>
 800bfac:	4638      	mov	r0, r7
 800bfae:	f7ff fde7 	bl	800bb80 <_Balloc>
 800bfb2:	4605      	mov	r5, r0
 800bfb4:	b948      	cbnz	r0, 800bfca <__lshift+0x3e>
 800bfb6:	4602      	mov	r2, r0
 800bfb8:	4b28      	ldr	r3, [pc, #160]	@ (800c05c <__lshift+0xd0>)
 800bfba:	4829      	ldr	r0, [pc, #164]	@ (800c060 <__lshift+0xd4>)
 800bfbc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bfc0:	f000 fb94 	bl	800c6ec <__assert_func>
 800bfc4:	3101      	adds	r1, #1
 800bfc6:	005b      	lsls	r3, r3, #1
 800bfc8:	e7ee      	b.n	800bfa8 <__lshift+0x1c>
 800bfca:	2300      	movs	r3, #0
 800bfcc:	f100 0114 	add.w	r1, r0, #20
 800bfd0:	f100 0210 	add.w	r2, r0, #16
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	4553      	cmp	r3, sl
 800bfd8:	db33      	blt.n	800c042 <__lshift+0xb6>
 800bfda:	6920      	ldr	r0, [r4, #16]
 800bfdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bfe0:	f104 0314 	add.w	r3, r4, #20
 800bfe4:	f019 091f 	ands.w	r9, r9, #31
 800bfe8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bfec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bff0:	d02b      	beq.n	800c04a <__lshift+0xbe>
 800bff2:	f1c9 0e20 	rsb	lr, r9, #32
 800bff6:	468a      	mov	sl, r1
 800bff8:	2200      	movs	r2, #0
 800bffa:	6818      	ldr	r0, [r3, #0]
 800bffc:	fa00 f009 	lsl.w	r0, r0, r9
 800c000:	4310      	orrs	r0, r2
 800c002:	f84a 0b04 	str.w	r0, [sl], #4
 800c006:	f853 2b04 	ldr.w	r2, [r3], #4
 800c00a:	459c      	cmp	ip, r3
 800c00c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c010:	d8f3      	bhi.n	800bffa <__lshift+0x6e>
 800c012:	ebac 0304 	sub.w	r3, ip, r4
 800c016:	3b15      	subs	r3, #21
 800c018:	f023 0303 	bic.w	r3, r3, #3
 800c01c:	3304      	adds	r3, #4
 800c01e:	f104 0015 	add.w	r0, r4, #21
 800c022:	4560      	cmp	r0, ip
 800c024:	bf88      	it	hi
 800c026:	2304      	movhi	r3, #4
 800c028:	50ca      	str	r2, [r1, r3]
 800c02a:	b10a      	cbz	r2, 800c030 <__lshift+0xa4>
 800c02c:	f108 0602 	add.w	r6, r8, #2
 800c030:	3e01      	subs	r6, #1
 800c032:	4638      	mov	r0, r7
 800c034:	612e      	str	r6, [r5, #16]
 800c036:	4621      	mov	r1, r4
 800c038:	f7ff fde2 	bl	800bc00 <_Bfree>
 800c03c:	4628      	mov	r0, r5
 800c03e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c042:	f842 0f04 	str.w	r0, [r2, #4]!
 800c046:	3301      	adds	r3, #1
 800c048:	e7c5      	b.n	800bfd6 <__lshift+0x4a>
 800c04a:	3904      	subs	r1, #4
 800c04c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c050:	f841 2f04 	str.w	r2, [r1, #4]!
 800c054:	459c      	cmp	ip, r3
 800c056:	d8f9      	bhi.n	800c04c <__lshift+0xc0>
 800c058:	e7ea      	b.n	800c030 <__lshift+0xa4>
 800c05a:	bf00      	nop
 800c05c:	0800df30 	.word	0x0800df30
 800c060:	0800df41 	.word	0x0800df41

0800c064 <__mcmp>:
 800c064:	690a      	ldr	r2, [r1, #16]
 800c066:	4603      	mov	r3, r0
 800c068:	6900      	ldr	r0, [r0, #16]
 800c06a:	1a80      	subs	r0, r0, r2
 800c06c:	b530      	push	{r4, r5, lr}
 800c06e:	d10e      	bne.n	800c08e <__mcmp+0x2a>
 800c070:	3314      	adds	r3, #20
 800c072:	3114      	adds	r1, #20
 800c074:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c078:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c07c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c080:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c084:	4295      	cmp	r5, r2
 800c086:	d003      	beq.n	800c090 <__mcmp+0x2c>
 800c088:	d205      	bcs.n	800c096 <__mcmp+0x32>
 800c08a:	f04f 30ff 	mov.w	r0, #4294967295
 800c08e:	bd30      	pop	{r4, r5, pc}
 800c090:	42a3      	cmp	r3, r4
 800c092:	d3f3      	bcc.n	800c07c <__mcmp+0x18>
 800c094:	e7fb      	b.n	800c08e <__mcmp+0x2a>
 800c096:	2001      	movs	r0, #1
 800c098:	e7f9      	b.n	800c08e <__mcmp+0x2a>
	...

0800c09c <__mdiff>:
 800c09c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0a0:	4689      	mov	r9, r1
 800c0a2:	4606      	mov	r6, r0
 800c0a4:	4611      	mov	r1, r2
 800c0a6:	4648      	mov	r0, r9
 800c0a8:	4614      	mov	r4, r2
 800c0aa:	f7ff ffdb 	bl	800c064 <__mcmp>
 800c0ae:	1e05      	subs	r5, r0, #0
 800c0b0:	d112      	bne.n	800c0d8 <__mdiff+0x3c>
 800c0b2:	4629      	mov	r1, r5
 800c0b4:	4630      	mov	r0, r6
 800c0b6:	f7ff fd63 	bl	800bb80 <_Balloc>
 800c0ba:	4602      	mov	r2, r0
 800c0bc:	b928      	cbnz	r0, 800c0ca <__mdiff+0x2e>
 800c0be:	4b3f      	ldr	r3, [pc, #252]	@ (800c1bc <__mdiff+0x120>)
 800c0c0:	f240 2137 	movw	r1, #567	@ 0x237
 800c0c4:	483e      	ldr	r0, [pc, #248]	@ (800c1c0 <__mdiff+0x124>)
 800c0c6:	f000 fb11 	bl	800c6ec <__assert_func>
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c0d0:	4610      	mov	r0, r2
 800c0d2:	b003      	add	sp, #12
 800c0d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0d8:	bfbc      	itt	lt
 800c0da:	464b      	movlt	r3, r9
 800c0dc:	46a1      	movlt	r9, r4
 800c0de:	4630      	mov	r0, r6
 800c0e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c0e4:	bfba      	itte	lt
 800c0e6:	461c      	movlt	r4, r3
 800c0e8:	2501      	movlt	r5, #1
 800c0ea:	2500      	movge	r5, #0
 800c0ec:	f7ff fd48 	bl	800bb80 <_Balloc>
 800c0f0:	4602      	mov	r2, r0
 800c0f2:	b918      	cbnz	r0, 800c0fc <__mdiff+0x60>
 800c0f4:	4b31      	ldr	r3, [pc, #196]	@ (800c1bc <__mdiff+0x120>)
 800c0f6:	f240 2145 	movw	r1, #581	@ 0x245
 800c0fa:	e7e3      	b.n	800c0c4 <__mdiff+0x28>
 800c0fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c100:	6926      	ldr	r6, [r4, #16]
 800c102:	60c5      	str	r5, [r0, #12]
 800c104:	f109 0310 	add.w	r3, r9, #16
 800c108:	f109 0514 	add.w	r5, r9, #20
 800c10c:	f104 0e14 	add.w	lr, r4, #20
 800c110:	f100 0b14 	add.w	fp, r0, #20
 800c114:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c118:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c11c:	9301      	str	r3, [sp, #4]
 800c11e:	46d9      	mov	r9, fp
 800c120:	f04f 0c00 	mov.w	ip, #0
 800c124:	9b01      	ldr	r3, [sp, #4]
 800c126:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c12a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c12e:	9301      	str	r3, [sp, #4]
 800c130:	fa1f f38a 	uxth.w	r3, sl
 800c134:	4619      	mov	r1, r3
 800c136:	b283      	uxth	r3, r0
 800c138:	1acb      	subs	r3, r1, r3
 800c13a:	0c00      	lsrs	r0, r0, #16
 800c13c:	4463      	add	r3, ip
 800c13e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c142:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c146:	b29b      	uxth	r3, r3
 800c148:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c14c:	4576      	cmp	r6, lr
 800c14e:	f849 3b04 	str.w	r3, [r9], #4
 800c152:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c156:	d8e5      	bhi.n	800c124 <__mdiff+0x88>
 800c158:	1b33      	subs	r3, r6, r4
 800c15a:	3b15      	subs	r3, #21
 800c15c:	f023 0303 	bic.w	r3, r3, #3
 800c160:	3415      	adds	r4, #21
 800c162:	3304      	adds	r3, #4
 800c164:	42a6      	cmp	r6, r4
 800c166:	bf38      	it	cc
 800c168:	2304      	movcc	r3, #4
 800c16a:	441d      	add	r5, r3
 800c16c:	445b      	add	r3, fp
 800c16e:	461e      	mov	r6, r3
 800c170:	462c      	mov	r4, r5
 800c172:	4544      	cmp	r4, r8
 800c174:	d30e      	bcc.n	800c194 <__mdiff+0xf8>
 800c176:	f108 0103 	add.w	r1, r8, #3
 800c17a:	1b49      	subs	r1, r1, r5
 800c17c:	f021 0103 	bic.w	r1, r1, #3
 800c180:	3d03      	subs	r5, #3
 800c182:	45a8      	cmp	r8, r5
 800c184:	bf38      	it	cc
 800c186:	2100      	movcc	r1, #0
 800c188:	440b      	add	r3, r1
 800c18a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c18e:	b191      	cbz	r1, 800c1b6 <__mdiff+0x11a>
 800c190:	6117      	str	r7, [r2, #16]
 800c192:	e79d      	b.n	800c0d0 <__mdiff+0x34>
 800c194:	f854 1b04 	ldr.w	r1, [r4], #4
 800c198:	46e6      	mov	lr, ip
 800c19a:	0c08      	lsrs	r0, r1, #16
 800c19c:	fa1c fc81 	uxtah	ip, ip, r1
 800c1a0:	4471      	add	r1, lr
 800c1a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c1a6:	b289      	uxth	r1, r1
 800c1a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c1ac:	f846 1b04 	str.w	r1, [r6], #4
 800c1b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c1b4:	e7dd      	b.n	800c172 <__mdiff+0xd6>
 800c1b6:	3f01      	subs	r7, #1
 800c1b8:	e7e7      	b.n	800c18a <__mdiff+0xee>
 800c1ba:	bf00      	nop
 800c1bc:	0800df30 	.word	0x0800df30
 800c1c0:	0800df41 	.word	0x0800df41

0800c1c4 <__d2b>:
 800c1c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c1c8:	460f      	mov	r7, r1
 800c1ca:	2101      	movs	r1, #1
 800c1cc:	ec59 8b10 	vmov	r8, r9, d0
 800c1d0:	4616      	mov	r6, r2
 800c1d2:	f7ff fcd5 	bl	800bb80 <_Balloc>
 800c1d6:	4604      	mov	r4, r0
 800c1d8:	b930      	cbnz	r0, 800c1e8 <__d2b+0x24>
 800c1da:	4602      	mov	r2, r0
 800c1dc:	4b23      	ldr	r3, [pc, #140]	@ (800c26c <__d2b+0xa8>)
 800c1de:	4824      	ldr	r0, [pc, #144]	@ (800c270 <__d2b+0xac>)
 800c1e0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c1e4:	f000 fa82 	bl	800c6ec <__assert_func>
 800c1e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c1ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c1f0:	b10d      	cbz	r5, 800c1f6 <__d2b+0x32>
 800c1f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c1f6:	9301      	str	r3, [sp, #4]
 800c1f8:	f1b8 0300 	subs.w	r3, r8, #0
 800c1fc:	d023      	beq.n	800c246 <__d2b+0x82>
 800c1fe:	4668      	mov	r0, sp
 800c200:	9300      	str	r3, [sp, #0]
 800c202:	f7ff fd84 	bl	800bd0e <__lo0bits>
 800c206:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c20a:	b1d0      	cbz	r0, 800c242 <__d2b+0x7e>
 800c20c:	f1c0 0320 	rsb	r3, r0, #32
 800c210:	fa02 f303 	lsl.w	r3, r2, r3
 800c214:	430b      	orrs	r3, r1
 800c216:	40c2      	lsrs	r2, r0
 800c218:	6163      	str	r3, [r4, #20]
 800c21a:	9201      	str	r2, [sp, #4]
 800c21c:	9b01      	ldr	r3, [sp, #4]
 800c21e:	61a3      	str	r3, [r4, #24]
 800c220:	2b00      	cmp	r3, #0
 800c222:	bf0c      	ite	eq
 800c224:	2201      	moveq	r2, #1
 800c226:	2202      	movne	r2, #2
 800c228:	6122      	str	r2, [r4, #16]
 800c22a:	b1a5      	cbz	r5, 800c256 <__d2b+0x92>
 800c22c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c230:	4405      	add	r5, r0
 800c232:	603d      	str	r5, [r7, #0]
 800c234:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c238:	6030      	str	r0, [r6, #0]
 800c23a:	4620      	mov	r0, r4
 800c23c:	b003      	add	sp, #12
 800c23e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c242:	6161      	str	r1, [r4, #20]
 800c244:	e7ea      	b.n	800c21c <__d2b+0x58>
 800c246:	a801      	add	r0, sp, #4
 800c248:	f7ff fd61 	bl	800bd0e <__lo0bits>
 800c24c:	9b01      	ldr	r3, [sp, #4]
 800c24e:	6163      	str	r3, [r4, #20]
 800c250:	3020      	adds	r0, #32
 800c252:	2201      	movs	r2, #1
 800c254:	e7e8      	b.n	800c228 <__d2b+0x64>
 800c256:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c25a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c25e:	6038      	str	r0, [r7, #0]
 800c260:	6918      	ldr	r0, [r3, #16]
 800c262:	f7ff fd35 	bl	800bcd0 <__hi0bits>
 800c266:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c26a:	e7e5      	b.n	800c238 <__d2b+0x74>
 800c26c:	0800df30 	.word	0x0800df30
 800c270:	0800df41 	.word	0x0800df41

0800c274 <__ssputs_r>:
 800c274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c278:	688e      	ldr	r6, [r1, #8]
 800c27a:	461f      	mov	r7, r3
 800c27c:	42be      	cmp	r6, r7
 800c27e:	680b      	ldr	r3, [r1, #0]
 800c280:	4682      	mov	sl, r0
 800c282:	460c      	mov	r4, r1
 800c284:	4690      	mov	r8, r2
 800c286:	d82d      	bhi.n	800c2e4 <__ssputs_r+0x70>
 800c288:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c28c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c290:	d026      	beq.n	800c2e0 <__ssputs_r+0x6c>
 800c292:	6965      	ldr	r5, [r4, #20]
 800c294:	6909      	ldr	r1, [r1, #16]
 800c296:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c29a:	eba3 0901 	sub.w	r9, r3, r1
 800c29e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c2a2:	1c7b      	adds	r3, r7, #1
 800c2a4:	444b      	add	r3, r9
 800c2a6:	106d      	asrs	r5, r5, #1
 800c2a8:	429d      	cmp	r5, r3
 800c2aa:	bf38      	it	cc
 800c2ac:	461d      	movcc	r5, r3
 800c2ae:	0553      	lsls	r3, r2, #21
 800c2b0:	d527      	bpl.n	800c302 <__ssputs_r+0x8e>
 800c2b2:	4629      	mov	r1, r5
 800c2b4:	f7ff fbd8 	bl	800ba68 <_malloc_r>
 800c2b8:	4606      	mov	r6, r0
 800c2ba:	b360      	cbz	r0, 800c316 <__ssputs_r+0xa2>
 800c2bc:	6921      	ldr	r1, [r4, #16]
 800c2be:	464a      	mov	r2, r9
 800c2c0:	f000 fa06 	bl	800c6d0 <memcpy>
 800c2c4:	89a3      	ldrh	r3, [r4, #12]
 800c2c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c2ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2ce:	81a3      	strh	r3, [r4, #12]
 800c2d0:	6126      	str	r6, [r4, #16]
 800c2d2:	6165      	str	r5, [r4, #20]
 800c2d4:	444e      	add	r6, r9
 800c2d6:	eba5 0509 	sub.w	r5, r5, r9
 800c2da:	6026      	str	r6, [r4, #0]
 800c2dc:	60a5      	str	r5, [r4, #8]
 800c2de:	463e      	mov	r6, r7
 800c2e0:	42be      	cmp	r6, r7
 800c2e2:	d900      	bls.n	800c2e6 <__ssputs_r+0x72>
 800c2e4:	463e      	mov	r6, r7
 800c2e6:	6820      	ldr	r0, [r4, #0]
 800c2e8:	4632      	mov	r2, r6
 800c2ea:	4641      	mov	r1, r8
 800c2ec:	f000 f9c6 	bl	800c67c <memmove>
 800c2f0:	68a3      	ldr	r3, [r4, #8]
 800c2f2:	1b9b      	subs	r3, r3, r6
 800c2f4:	60a3      	str	r3, [r4, #8]
 800c2f6:	6823      	ldr	r3, [r4, #0]
 800c2f8:	4433      	add	r3, r6
 800c2fa:	6023      	str	r3, [r4, #0]
 800c2fc:	2000      	movs	r0, #0
 800c2fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c302:	462a      	mov	r2, r5
 800c304:	f000 fa36 	bl	800c774 <_realloc_r>
 800c308:	4606      	mov	r6, r0
 800c30a:	2800      	cmp	r0, #0
 800c30c:	d1e0      	bne.n	800c2d0 <__ssputs_r+0x5c>
 800c30e:	6921      	ldr	r1, [r4, #16]
 800c310:	4650      	mov	r0, sl
 800c312:	f7ff fb35 	bl	800b980 <_free_r>
 800c316:	230c      	movs	r3, #12
 800c318:	f8ca 3000 	str.w	r3, [sl]
 800c31c:	89a3      	ldrh	r3, [r4, #12]
 800c31e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c322:	81a3      	strh	r3, [r4, #12]
 800c324:	f04f 30ff 	mov.w	r0, #4294967295
 800c328:	e7e9      	b.n	800c2fe <__ssputs_r+0x8a>
	...

0800c32c <_svfiprintf_r>:
 800c32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c330:	4698      	mov	r8, r3
 800c332:	898b      	ldrh	r3, [r1, #12]
 800c334:	061b      	lsls	r3, r3, #24
 800c336:	b09d      	sub	sp, #116	@ 0x74
 800c338:	4607      	mov	r7, r0
 800c33a:	460d      	mov	r5, r1
 800c33c:	4614      	mov	r4, r2
 800c33e:	d510      	bpl.n	800c362 <_svfiprintf_r+0x36>
 800c340:	690b      	ldr	r3, [r1, #16]
 800c342:	b973      	cbnz	r3, 800c362 <_svfiprintf_r+0x36>
 800c344:	2140      	movs	r1, #64	@ 0x40
 800c346:	f7ff fb8f 	bl	800ba68 <_malloc_r>
 800c34a:	6028      	str	r0, [r5, #0]
 800c34c:	6128      	str	r0, [r5, #16]
 800c34e:	b930      	cbnz	r0, 800c35e <_svfiprintf_r+0x32>
 800c350:	230c      	movs	r3, #12
 800c352:	603b      	str	r3, [r7, #0]
 800c354:	f04f 30ff 	mov.w	r0, #4294967295
 800c358:	b01d      	add	sp, #116	@ 0x74
 800c35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c35e:	2340      	movs	r3, #64	@ 0x40
 800c360:	616b      	str	r3, [r5, #20]
 800c362:	2300      	movs	r3, #0
 800c364:	9309      	str	r3, [sp, #36]	@ 0x24
 800c366:	2320      	movs	r3, #32
 800c368:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c36c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c370:	2330      	movs	r3, #48	@ 0x30
 800c372:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c510 <_svfiprintf_r+0x1e4>
 800c376:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c37a:	f04f 0901 	mov.w	r9, #1
 800c37e:	4623      	mov	r3, r4
 800c380:	469a      	mov	sl, r3
 800c382:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c386:	b10a      	cbz	r2, 800c38c <_svfiprintf_r+0x60>
 800c388:	2a25      	cmp	r2, #37	@ 0x25
 800c38a:	d1f9      	bne.n	800c380 <_svfiprintf_r+0x54>
 800c38c:	ebba 0b04 	subs.w	fp, sl, r4
 800c390:	d00b      	beq.n	800c3aa <_svfiprintf_r+0x7e>
 800c392:	465b      	mov	r3, fp
 800c394:	4622      	mov	r2, r4
 800c396:	4629      	mov	r1, r5
 800c398:	4638      	mov	r0, r7
 800c39a:	f7ff ff6b 	bl	800c274 <__ssputs_r>
 800c39e:	3001      	adds	r0, #1
 800c3a0:	f000 80a7 	beq.w	800c4f2 <_svfiprintf_r+0x1c6>
 800c3a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c3a6:	445a      	add	r2, fp
 800c3a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c3aa:	f89a 3000 	ldrb.w	r3, [sl]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	f000 809f 	beq.w	800c4f2 <_svfiprintf_r+0x1c6>
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	f04f 32ff 	mov.w	r2, #4294967295
 800c3ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3be:	f10a 0a01 	add.w	sl, sl, #1
 800c3c2:	9304      	str	r3, [sp, #16]
 800c3c4:	9307      	str	r3, [sp, #28]
 800c3c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3ca:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3cc:	4654      	mov	r4, sl
 800c3ce:	2205      	movs	r2, #5
 800c3d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3d4:	484e      	ldr	r0, [pc, #312]	@ (800c510 <_svfiprintf_r+0x1e4>)
 800c3d6:	f7f3 ff1b 	bl	8000210 <memchr>
 800c3da:	9a04      	ldr	r2, [sp, #16]
 800c3dc:	b9d8      	cbnz	r0, 800c416 <_svfiprintf_r+0xea>
 800c3de:	06d0      	lsls	r0, r2, #27
 800c3e0:	bf44      	itt	mi
 800c3e2:	2320      	movmi	r3, #32
 800c3e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3e8:	0711      	lsls	r1, r2, #28
 800c3ea:	bf44      	itt	mi
 800c3ec:	232b      	movmi	r3, #43	@ 0x2b
 800c3ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3f2:	f89a 3000 	ldrb.w	r3, [sl]
 800c3f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3f8:	d015      	beq.n	800c426 <_svfiprintf_r+0xfa>
 800c3fa:	9a07      	ldr	r2, [sp, #28]
 800c3fc:	4654      	mov	r4, sl
 800c3fe:	2000      	movs	r0, #0
 800c400:	f04f 0c0a 	mov.w	ip, #10
 800c404:	4621      	mov	r1, r4
 800c406:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c40a:	3b30      	subs	r3, #48	@ 0x30
 800c40c:	2b09      	cmp	r3, #9
 800c40e:	d94b      	bls.n	800c4a8 <_svfiprintf_r+0x17c>
 800c410:	b1b0      	cbz	r0, 800c440 <_svfiprintf_r+0x114>
 800c412:	9207      	str	r2, [sp, #28]
 800c414:	e014      	b.n	800c440 <_svfiprintf_r+0x114>
 800c416:	eba0 0308 	sub.w	r3, r0, r8
 800c41a:	fa09 f303 	lsl.w	r3, r9, r3
 800c41e:	4313      	orrs	r3, r2
 800c420:	9304      	str	r3, [sp, #16]
 800c422:	46a2      	mov	sl, r4
 800c424:	e7d2      	b.n	800c3cc <_svfiprintf_r+0xa0>
 800c426:	9b03      	ldr	r3, [sp, #12]
 800c428:	1d19      	adds	r1, r3, #4
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	9103      	str	r1, [sp, #12]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	bfbb      	ittet	lt
 800c432:	425b      	neglt	r3, r3
 800c434:	f042 0202 	orrlt.w	r2, r2, #2
 800c438:	9307      	strge	r3, [sp, #28]
 800c43a:	9307      	strlt	r3, [sp, #28]
 800c43c:	bfb8      	it	lt
 800c43e:	9204      	strlt	r2, [sp, #16]
 800c440:	7823      	ldrb	r3, [r4, #0]
 800c442:	2b2e      	cmp	r3, #46	@ 0x2e
 800c444:	d10a      	bne.n	800c45c <_svfiprintf_r+0x130>
 800c446:	7863      	ldrb	r3, [r4, #1]
 800c448:	2b2a      	cmp	r3, #42	@ 0x2a
 800c44a:	d132      	bne.n	800c4b2 <_svfiprintf_r+0x186>
 800c44c:	9b03      	ldr	r3, [sp, #12]
 800c44e:	1d1a      	adds	r2, r3, #4
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	9203      	str	r2, [sp, #12]
 800c454:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c458:	3402      	adds	r4, #2
 800c45a:	9305      	str	r3, [sp, #20]
 800c45c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c520 <_svfiprintf_r+0x1f4>
 800c460:	7821      	ldrb	r1, [r4, #0]
 800c462:	2203      	movs	r2, #3
 800c464:	4650      	mov	r0, sl
 800c466:	f7f3 fed3 	bl	8000210 <memchr>
 800c46a:	b138      	cbz	r0, 800c47c <_svfiprintf_r+0x150>
 800c46c:	9b04      	ldr	r3, [sp, #16]
 800c46e:	eba0 000a 	sub.w	r0, r0, sl
 800c472:	2240      	movs	r2, #64	@ 0x40
 800c474:	4082      	lsls	r2, r0
 800c476:	4313      	orrs	r3, r2
 800c478:	3401      	adds	r4, #1
 800c47a:	9304      	str	r3, [sp, #16]
 800c47c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c480:	4824      	ldr	r0, [pc, #144]	@ (800c514 <_svfiprintf_r+0x1e8>)
 800c482:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c486:	2206      	movs	r2, #6
 800c488:	f7f3 fec2 	bl	8000210 <memchr>
 800c48c:	2800      	cmp	r0, #0
 800c48e:	d036      	beq.n	800c4fe <_svfiprintf_r+0x1d2>
 800c490:	4b21      	ldr	r3, [pc, #132]	@ (800c518 <_svfiprintf_r+0x1ec>)
 800c492:	bb1b      	cbnz	r3, 800c4dc <_svfiprintf_r+0x1b0>
 800c494:	9b03      	ldr	r3, [sp, #12]
 800c496:	3307      	adds	r3, #7
 800c498:	f023 0307 	bic.w	r3, r3, #7
 800c49c:	3308      	adds	r3, #8
 800c49e:	9303      	str	r3, [sp, #12]
 800c4a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4a2:	4433      	add	r3, r6
 800c4a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4a6:	e76a      	b.n	800c37e <_svfiprintf_r+0x52>
 800c4a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4ac:	460c      	mov	r4, r1
 800c4ae:	2001      	movs	r0, #1
 800c4b0:	e7a8      	b.n	800c404 <_svfiprintf_r+0xd8>
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	3401      	adds	r4, #1
 800c4b6:	9305      	str	r3, [sp, #20]
 800c4b8:	4619      	mov	r1, r3
 800c4ba:	f04f 0c0a 	mov.w	ip, #10
 800c4be:	4620      	mov	r0, r4
 800c4c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4c4:	3a30      	subs	r2, #48	@ 0x30
 800c4c6:	2a09      	cmp	r2, #9
 800c4c8:	d903      	bls.n	800c4d2 <_svfiprintf_r+0x1a6>
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d0c6      	beq.n	800c45c <_svfiprintf_r+0x130>
 800c4ce:	9105      	str	r1, [sp, #20]
 800c4d0:	e7c4      	b.n	800c45c <_svfiprintf_r+0x130>
 800c4d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4d6:	4604      	mov	r4, r0
 800c4d8:	2301      	movs	r3, #1
 800c4da:	e7f0      	b.n	800c4be <_svfiprintf_r+0x192>
 800c4dc:	ab03      	add	r3, sp, #12
 800c4de:	9300      	str	r3, [sp, #0]
 800c4e0:	462a      	mov	r2, r5
 800c4e2:	4b0e      	ldr	r3, [pc, #56]	@ (800c51c <_svfiprintf_r+0x1f0>)
 800c4e4:	a904      	add	r1, sp, #16
 800c4e6:	4638      	mov	r0, r7
 800c4e8:	f7fd fe94 	bl	800a214 <_printf_float>
 800c4ec:	1c42      	adds	r2, r0, #1
 800c4ee:	4606      	mov	r6, r0
 800c4f0:	d1d6      	bne.n	800c4a0 <_svfiprintf_r+0x174>
 800c4f2:	89ab      	ldrh	r3, [r5, #12]
 800c4f4:	065b      	lsls	r3, r3, #25
 800c4f6:	f53f af2d 	bmi.w	800c354 <_svfiprintf_r+0x28>
 800c4fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4fc:	e72c      	b.n	800c358 <_svfiprintf_r+0x2c>
 800c4fe:	ab03      	add	r3, sp, #12
 800c500:	9300      	str	r3, [sp, #0]
 800c502:	462a      	mov	r2, r5
 800c504:	4b05      	ldr	r3, [pc, #20]	@ (800c51c <_svfiprintf_r+0x1f0>)
 800c506:	a904      	add	r1, sp, #16
 800c508:	4638      	mov	r0, r7
 800c50a:	f7fe f91b 	bl	800a744 <_printf_i>
 800c50e:	e7ed      	b.n	800c4ec <_svfiprintf_r+0x1c0>
 800c510:	0800df9a 	.word	0x0800df9a
 800c514:	0800dfa4 	.word	0x0800dfa4
 800c518:	0800a215 	.word	0x0800a215
 800c51c:	0800c275 	.word	0x0800c275
 800c520:	0800dfa0 	.word	0x0800dfa0

0800c524 <__sflush_r>:
 800c524:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c52c:	0716      	lsls	r6, r2, #28
 800c52e:	4605      	mov	r5, r0
 800c530:	460c      	mov	r4, r1
 800c532:	d454      	bmi.n	800c5de <__sflush_r+0xba>
 800c534:	684b      	ldr	r3, [r1, #4]
 800c536:	2b00      	cmp	r3, #0
 800c538:	dc02      	bgt.n	800c540 <__sflush_r+0x1c>
 800c53a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	dd48      	ble.n	800c5d2 <__sflush_r+0xae>
 800c540:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c542:	2e00      	cmp	r6, #0
 800c544:	d045      	beq.n	800c5d2 <__sflush_r+0xae>
 800c546:	2300      	movs	r3, #0
 800c548:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c54c:	682f      	ldr	r7, [r5, #0]
 800c54e:	6a21      	ldr	r1, [r4, #32]
 800c550:	602b      	str	r3, [r5, #0]
 800c552:	d030      	beq.n	800c5b6 <__sflush_r+0x92>
 800c554:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c556:	89a3      	ldrh	r3, [r4, #12]
 800c558:	0759      	lsls	r1, r3, #29
 800c55a:	d505      	bpl.n	800c568 <__sflush_r+0x44>
 800c55c:	6863      	ldr	r3, [r4, #4]
 800c55e:	1ad2      	subs	r2, r2, r3
 800c560:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c562:	b10b      	cbz	r3, 800c568 <__sflush_r+0x44>
 800c564:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c566:	1ad2      	subs	r2, r2, r3
 800c568:	2300      	movs	r3, #0
 800c56a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c56c:	6a21      	ldr	r1, [r4, #32]
 800c56e:	4628      	mov	r0, r5
 800c570:	47b0      	blx	r6
 800c572:	1c43      	adds	r3, r0, #1
 800c574:	89a3      	ldrh	r3, [r4, #12]
 800c576:	d106      	bne.n	800c586 <__sflush_r+0x62>
 800c578:	6829      	ldr	r1, [r5, #0]
 800c57a:	291d      	cmp	r1, #29
 800c57c:	d82b      	bhi.n	800c5d6 <__sflush_r+0xb2>
 800c57e:	4a2a      	ldr	r2, [pc, #168]	@ (800c628 <__sflush_r+0x104>)
 800c580:	40ca      	lsrs	r2, r1
 800c582:	07d6      	lsls	r6, r2, #31
 800c584:	d527      	bpl.n	800c5d6 <__sflush_r+0xb2>
 800c586:	2200      	movs	r2, #0
 800c588:	6062      	str	r2, [r4, #4]
 800c58a:	04d9      	lsls	r1, r3, #19
 800c58c:	6922      	ldr	r2, [r4, #16]
 800c58e:	6022      	str	r2, [r4, #0]
 800c590:	d504      	bpl.n	800c59c <__sflush_r+0x78>
 800c592:	1c42      	adds	r2, r0, #1
 800c594:	d101      	bne.n	800c59a <__sflush_r+0x76>
 800c596:	682b      	ldr	r3, [r5, #0]
 800c598:	b903      	cbnz	r3, 800c59c <__sflush_r+0x78>
 800c59a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c59c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c59e:	602f      	str	r7, [r5, #0]
 800c5a0:	b1b9      	cbz	r1, 800c5d2 <__sflush_r+0xae>
 800c5a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c5a6:	4299      	cmp	r1, r3
 800c5a8:	d002      	beq.n	800c5b0 <__sflush_r+0x8c>
 800c5aa:	4628      	mov	r0, r5
 800c5ac:	f7ff f9e8 	bl	800b980 <_free_r>
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c5b4:	e00d      	b.n	800c5d2 <__sflush_r+0xae>
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	4628      	mov	r0, r5
 800c5ba:	47b0      	blx	r6
 800c5bc:	4602      	mov	r2, r0
 800c5be:	1c50      	adds	r0, r2, #1
 800c5c0:	d1c9      	bne.n	800c556 <__sflush_r+0x32>
 800c5c2:	682b      	ldr	r3, [r5, #0]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d0c6      	beq.n	800c556 <__sflush_r+0x32>
 800c5c8:	2b1d      	cmp	r3, #29
 800c5ca:	d001      	beq.n	800c5d0 <__sflush_r+0xac>
 800c5cc:	2b16      	cmp	r3, #22
 800c5ce:	d11e      	bne.n	800c60e <__sflush_r+0xea>
 800c5d0:	602f      	str	r7, [r5, #0]
 800c5d2:	2000      	movs	r0, #0
 800c5d4:	e022      	b.n	800c61c <__sflush_r+0xf8>
 800c5d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5da:	b21b      	sxth	r3, r3
 800c5dc:	e01b      	b.n	800c616 <__sflush_r+0xf2>
 800c5de:	690f      	ldr	r7, [r1, #16]
 800c5e0:	2f00      	cmp	r7, #0
 800c5e2:	d0f6      	beq.n	800c5d2 <__sflush_r+0xae>
 800c5e4:	0793      	lsls	r3, r2, #30
 800c5e6:	680e      	ldr	r6, [r1, #0]
 800c5e8:	bf08      	it	eq
 800c5ea:	694b      	ldreq	r3, [r1, #20]
 800c5ec:	600f      	str	r7, [r1, #0]
 800c5ee:	bf18      	it	ne
 800c5f0:	2300      	movne	r3, #0
 800c5f2:	eba6 0807 	sub.w	r8, r6, r7
 800c5f6:	608b      	str	r3, [r1, #8]
 800c5f8:	f1b8 0f00 	cmp.w	r8, #0
 800c5fc:	dde9      	ble.n	800c5d2 <__sflush_r+0xae>
 800c5fe:	6a21      	ldr	r1, [r4, #32]
 800c600:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c602:	4643      	mov	r3, r8
 800c604:	463a      	mov	r2, r7
 800c606:	4628      	mov	r0, r5
 800c608:	47b0      	blx	r6
 800c60a:	2800      	cmp	r0, #0
 800c60c:	dc08      	bgt.n	800c620 <__sflush_r+0xfc>
 800c60e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c612:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c616:	81a3      	strh	r3, [r4, #12]
 800c618:	f04f 30ff 	mov.w	r0, #4294967295
 800c61c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c620:	4407      	add	r7, r0
 800c622:	eba8 0800 	sub.w	r8, r8, r0
 800c626:	e7e7      	b.n	800c5f8 <__sflush_r+0xd4>
 800c628:	20400001 	.word	0x20400001

0800c62c <_fflush_r>:
 800c62c:	b538      	push	{r3, r4, r5, lr}
 800c62e:	690b      	ldr	r3, [r1, #16]
 800c630:	4605      	mov	r5, r0
 800c632:	460c      	mov	r4, r1
 800c634:	b913      	cbnz	r3, 800c63c <_fflush_r+0x10>
 800c636:	2500      	movs	r5, #0
 800c638:	4628      	mov	r0, r5
 800c63a:	bd38      	pop	{r3, r4, r5, pc}
 800c63c:	b118      	cbz	r0, 800c646 <_fflush_r+0x1a>
 800c63e:	6a03      	ldr	r3, [r0, #32]
 800c640:	b90b      	cbnz	r3, 800c646 <_fflush_r+0x1a>
 800c642:	f7fe fa29 	bl	800aa98 <__sinit>
 800c646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d0f3      	beq.n	800c636 <_fflush_r+0xa>
 800c64e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c650:	07d0      	lsls	r0, r2, #31
 800c652:	d404      	bmi.n	800c65e <_fflush_r+0x32>
 800c654:	0599      	lsls	r1, r3, #22
 800c656:	d402      	bmi.n	800c65e <_fflush_r+0x32>
 800c658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c65a:	f7fe fb36 	bl	800acca <__retarget_lock_acquire_recursive>
 800c65e:	4628      	mov	r0, r5
 800c660:	4621      	mov	r1, r4
 800c662:	f7ff ff5f 	bl	800c524 <__sflush_r>
 800c666:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c668:	07da      	lsls	r2, r3, #31
 800c66a:	4605      	mov	r5, r0
 800c66c:	d4e4      	bmi.n	800c638 <_fflush_r+0xc>
 800c66e:	89a3      	ldrh	r3, [r4, #12]
 800c670:	059b      	lsls	r3, r3, #22
 800c672:	d4e1      	bmi.n	800c638 <_fflush_r+0xc>
 800c674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c676:	f7fe fb29 	bl	800accc <__retarget_lock_release_recursive>
 800c67a:	e7dd      	b.n	800c638 <_fflush_r+0xc>

0800c67c <memmove>:
 800c67c:	4288      	cmp	r0, r1
 800c67e:	b510      	push	{r4, lr}
 800c680:	eb01 0402 	add.w	r4, r1, r2
 800c684:	d902      	bls.n	800c68c <memmove+0x10>
 800c686:	4284      	cmp	r4, r0
 800c688:	4623      	mov	r3, r4
 800c68a:	d807      	bhi.n	800c69c <memmove+0x20>
 800c68c:	1e43      	subs	r3, r0, #1
 800c68e:	42a1      	cmp	r1, r4
 800c690:	d008      	beq.n	800c6a4 <memmove+0x28>
 800c692:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c696:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c69a:	e7f8      	b.n	800c68e <memmove+0x12>
 800c69c:	4402      	add	r2, r0
 800c69e:	4601      	mov	r1, r0
 800c6a0:	428a      	cmp	r2, r1
 800c6a2:	d100      	bne.n	800c6a6 <memmove+0x2a>
 800c6a4:	bd10      	pop	{r4, pc}
 800c6a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c6aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c6ae:	e7f7      	b.n	800c6a0 <memmove+0x24>

0800c6b0 <_sbrk_r>:
 800c6b0:	b538      	push	{r3, r4, r5, lr}
 800c6b2:	4d06      	ldr	r5, [pc, #24]	@ (800c6cc <_sbrk_r+0x1c>)
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	4604      	mov	r4, r0
 800c6b8:	4608      	mov	r0, r1
 800c6ba:	602b      	str	r3, [r5, #0]
 800c6bc:	f7f7 fcd0 	bl	8004060 <_sbrk>
 800c6c0:	1c43      	adds	r3, r0, #1
 800c6c2:	d102      	bne.n	800c6ca <_sbrk_r+0x1a>
 800c6c4:	682b      	ldr	r3, [r5, #0]
 800c6c6:	b103      	cbz	r3, 800c6ca <_sbrk_r+0x1a>
 800c6c8:	6023      	str	r3, [r4, #0]
 800c6ca:	bd38      	pop	{r3, r4, r5, pc}
 800c6cc:	2001442c 	.word	0x2001442c

0800c6d0 <memcpy>:
 800c6d0:	440a      	add	r2, r1
 800c6d2:	4291      	cmp	r1, r2
 800c6d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c6d8:	d100      	bne.n	800c6dc <memcpy+0xc>
 800c6da:	4770      	bx	lr
 800c6dc:	b510      	push	{r4, lr}
 800c6de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c6e6:	4291      	cmp	r1, r2
 800c6e8:	d1f9      	bne.n	800c6de <memcpy+0xe>
 800c6ea:	bd10      	pop	{r4, pc}

0800c6ec <__assert_func>:
 800c6ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c6ee:	4614      	mov	r4, r2
 800c6f0:	461a      	mov	r2, r3
 800c6f2:	4b09      	ldr	r3, [pc, #36]	@ (800c718 <__assert_func+0x2c>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	4605      	mov	r5, r0
 800c6f8:	68d8      	ldr	r0, [r3, #12]
 800c6fa:	b14c      	cbz	r4, 800c710 <__assert_func+0x24>
 800c6fc:	4b07      	ldr	r3, [pc, #28]	@ (800c71c <__assert_func+0x30>)
 800c6fe:	9100      	str	r1, [sp, #0]
 800c700:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c704:	4906      	ldr	r1, [pc, #24]	@ (800c720 <__assert_func+0x34>)
 800c706:	462b      	mov	r3, r5
 800c708:	f000 f870 	bl	800c7ec <fiprintf>
 800c70c:	f000 f880 	bl	800c810 <abort>
 800c710:	4b04      	ldr	r3, [pc, #16]	@ (800c724 <__assert_func+0x38>)
 800c712:	461c      	mov	r4, r3
 800c714:	e7f3      	b.n	800c6fe <__assert_func+0x12>
 800c716:	bf00      	nop
 800c718:	2000001c 	.word	0x2000001c
 800c71c:	0800dfb5 	.word	0x0800dfb5
 800c720:	0800dfc2 	.word	0x0800dfc2
 800c724:	0800dff0 	.word	0x0800dff0

0800c728 <_calloc_r>:
 800c728:	b570      	push	{r4, r5, r6, lr}
 800c72a:	fba1 5402 	umull	r5, r4, r1, r2
 800c72e:	b934      	cbnz	r4, 800c73e <_calloc_r+0x16>
 800c730:	4629      	mov	r1, r5
 800c732:	f7ff f999 	bl	800ba68 <_malloc_r>
 800c736:	4606      	mov	r6, r0
 800c738:	b928      	cbnz	r0, 800c746 <_calloc_r+0x1e>
 800c73a:	4630      	mov	r0, r6
 800c73c:	bd70      	pop	{r4, r5, r6, pc}
 800c73e:	220c      	movs	r2, #12
 800c740:	6002      	str	r2, [r0, #0]
 800c742:	2600      	movs	r6, #0
 800c744:	e7f9      	b.n	800c73a <_calloc_r+0x12>
 800c746:	462a      	mov	r2, r5
 800c748:	4621      	mov	r1, r4
 800c74a:	f7fe fa40 	bl	800abce <memset>
 800c74e:	e7f4      	b.n	800c73a <_calloc_r+0x12>

0800c750 <__ascii_mbtowc>:
 800c750:	b082      	sub	sp, #8
 800c752:	b901      	cbnz	r1, 800c756 <__ascii_mbtowc+0x6>
 800c754:	a901      	add	r1, sp, #4
 800c756:	b142      	cbz	r2, 800c76a <__ascii_mbtowc+0x1a>
 800c758:	b14b      	cbz	r3, 800c76e <__ascii_mbtowc+0x1e>
 800c75a:	7813      	ldrb	r3, [r2, #0]
 800c75c:	600b      	str	r3, [r1, #0]
 800c75e:	7812      	ldrb	r2, [r2, #0]
 800c760:	1e10      	subs	r0, r2, #0
 800c762:	bf18      	it	ne
 800c764:	2001      	movne	r0, #1
 800c766:	b002      	add	sp, #8
 800c768:	4770      	bx	lr
 800c76a:	4610      	mov	r0, r2
 800c76c:	e7fb      	b.n	800c766 <__ascii_mbtowc+0x16>
 800c76e:	f06f 0001 	mvn.w	r0, #1
 800c772:	e7f8      	b.n	800c766 <__ascii_mbtowc+0x16>

0800c774 <_realloc_r>:
 800c774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c778:	4607      	mov	r7, r0
 800c77a:	4614      	mov	r4, r2
 800c77c:	460d      	mov	r5, r1
 800c77e:	b921      	cbnz	r1, 800c78a <_realloc_r+0x16>
 800c780:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c784:	4611      	mov	r1, r2
 800c786:	f7ff b96f 	b.w	800ba68 <_malloc_r>
 800c78a:	b92a      	cbnz	r2, 800c798 <_realloc_r+0x24>
 800c78c:	f7ff f8f8 	bl	800b980 <_free_r>
 800c790:	4625      	mov	r5, r4
 800c792:	4628      	mov	r0, r5
 800c794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c798:	f000 f841 	bl	800c81e <_malloc_usable_size_r>
 800c79c:	4284      	cmp	r4, r0
 800c79e:	4606      	mov	r6, r0
 800c7a0:	d802      	bhi.n	800c7a8 <_realloc_r+0x34>
 800c7a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c7a6:	d8f4      	bhi.n	800c792 <_realloc_r+0x1e>
 800c7a8:	4621      	mov	r1, r4
 800c7aa:	4638      	mov	r0, r7
 800c7ac:	f7ff f95c 	bl	800ba68 <_malloc_r>
 800c7b0:	4680      	mov	r8, r0
 800c7b2:	b908      	cbnz	r0, 800c7b8 <_realloc_r+0x44>
 800c7b4:	4645      	mov	r5, r8
 800c7b6:	e7ec      	b.n	800c792 <_realloc_r+0x1e>
 800c7b8:	42b4      	cmp	r4, r6
 800c7ba:	4622      	mov	r2, r4
 800c7bc:	4629      	mov	r1, r5
 800c7be:	bf28      	it	cs
 800c7c0:	4632      	movcs	r2, r6
 800c7c2:	f7ff ff85 	bl	800c6d0 <memcpy>
 800c7c6:	4629      	mov	r1, r5
 800c7c8:	4638      	mov	r0, r7
 800c7ca:	f7ff f8d9 	bl	800b980 <_free_r>
 800c7ce:	e7f1      	b.n	800c7b4 <_realloc_r+0x40>

0800c7d0 <__ascii_wctomb>:
 800c7d0:	4603      	mov	r3, r0
 800c7d2:	4608      	mov	r0, r1
 800c7d4:	b141      	cbz	r1, 800c7e8 <__ascii_wctomb+0x18>
 800c7d6:	2aff      	cmp	r2, #255	@ 0xff
 800c7d8:	d904      	bls.n	800c7e4 <__ascii_wctomb+0x14>
 800c7da:	228a      	movs	r2, #138	@ 0x8a
 800c7dc:	601a      	str	r2, [r3, #0]
 800c7de:	f04f 30ff 	mov.w	r0, #4294967295
 800c7e2:	4770      	bx	lr
 800c7e4:	700a      	strb	r2, [r1, #0]
 800c7e6:	2001      	movs	r0, #1
 800c7e8:	4770      	bx	lr
	...

0800c7ec <fiprintf>:
 800c7ec:	b40e      	push	{r1, r2, r3}
 800c7ee:	b503      	push	{r0, r1, lr}
 800c7f0:	4601      	mov	r1, r0
 800c7f2:	ab03      	add	r3, sp, #12
 800c7f4:	4805      	ldr	r0, [pc, #20]	@ (800c80c <fiprintf+0x20>)
 800c7f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7fa:	6800      	ldr	r0, [r0, #0]
 800c7fc:	9301      	str	r3, [sp, #4]
 800c7fe:	f000 f83f 	bl	800c880 <_vfiprintf_r>
 800c802:	b002      	add	sp, #8
 800c804:	f85d eb04 	ldr.w	lr, [sp], #4
 800c808:	b003      	add	sp, #12
 800c80a:	4770      	bx	lr
 800c80c:	2000001c 	.word	0x2000001c

0800c810 <abort>:
 800c810:	b508      	push	{r3, lr}
 800c812:	2006      	movs	r0, #6
 800c814:	f000 fa08 	bl	800cc28 <raise>
 800c818:	2001      	movs	r0, #1
 800c81a:	f7f7 fba9 	bl	8003f70 <_exit>

0800c81e <_malloc_usable_size_r>:
 800c81e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c822:	1f18      	subs	r0, r3, #4
 800c824:	2b00      	cmp	r3, #0
 800c826:	bfbc      	itt	lt
 800c828:	580b      	ldrlt	r3, [r1, r0]
 800c82a:	18c0      	addlt	r0, r0, r3
 800c82c:	4770      	bx	lr

0800c82e <__sfputc_r>:
 800c82e:	6893      	ldr	r3, [r2, #8]
 800c830:	3b01      	subs	r3, #1
 800c832:	2b00      	cmp	r3, #0
 800c834:	b410      	push	{r4}
 800c836:	6093      	str	r3, [r2, #8]
 800c838:	da08      	bge.n	800c84c <__sfputc_r+0x1e>
 800c83a:	6994      	ldr	r4, [r2, #24]
 800c83c:	42a3      	cmp	r3, r4
 800c83e:	db01      	blt.n	800c844 <__sfputc_r+0x16>
 800c840:	290a      	cmp	r1, #10
 800c842:	d103      	bne.n	800c84c <__sfputc_r+0x1e>
 800c844:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c848:	f000 b932 	b.w	800cab0 <__swbuf_r>
 800c84c:	6813      	ldr	r3, [r2, #0]
 800c84e:	1c58      	adds	r0, r3, #1
 800c850:	6010      	str	r0, [r2, #0]
 800c852:	7019      	strb	r1, [r3, #0]
 800c854:	4608      	mov	r0, r1
 800c856:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c85a:	4770      	bx	lr

0800c85c <__sfputs_r>:
 800c85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c85e:	4606      	mov	r6, r0
 800c860:	460f      	mov	r7, r1
 800c862:	4614      	mov	r4, r2
 800c864:	18d5      	adds	r5, r2, r3
 800c866:	42ac      	cmp	r4, r5
 800c868:	d101      	bne.n	800c86e <__sfputs_r+0x12>
 800c86a:	2000      	movs	r0, #0
 800c86c:	e007      	b.n	800c87e <__sfputs_r+0x22>
 800c86e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c872:	463a      	mov	r2, r7
 800c874:	4630      	mov	r0, r6
 800c876:	f7ff ffda 	bl	800c82e <__sfputc_r>
 800c87a:	1c43      	adds	r3, r0, #1
 800c87c:	d1f3      	bne.n	800c866 <__sfputs_r+0xa>
 800c87e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c880 <_vfiprintf_r>:
 800c880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c884:	460d      	mov	r5, r1
 800c886:	b09d      	sub	sp, #116	@ 0x74
 800c888:	4614      	mov	r4, r2
 800c88a:	4698      	mov	r8, r3
 800c88c:	4606      	mov	r6, r0
 800c88e:	b118      	cbz	r0, 800c898 <_vfiprintf_r+0x18>
 800c890:	6a03      	ldr	r3, [r0, #32]
 800c892:	b90b      	cbnz	r3, 800c898 <_vfiprintf_r+0x18>
 800c894:	f7fe f900 	bl	800aa98 <__sinit>
 800c898:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c89a:	07d9      	lsls	r1, r3, #31
 800c89c:	d405      	bmi.n	800c8aa <_vfiprintf_r+0x2a>
 800c89e:	89ab      	ldrh	r3, [r5, #12]
 800c8a0:	059a      	lsls	r2, r3, #22
 800c8a2:	d402      	bmi.n	800c8aa <_vfiprintf_r+0x2a>
 800c8a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8a6:	f7fe fa10 	bl	800acca <__retarget_lock_acquire_recursive>
 800c8aa:	89ab      	ldrh	r3, [r5, #12]
 800c8ac:	071b      	lsls	r3, r3, #28
 800c8ae:	d501      	bpl.n	800c8b4 <_vfiprintf_r+0x34>
 800c8b0:	692b      	ldr	r3, [r5, #16]
 800c8b2:	b99b      	cbnz	r3, 800c8dc <_vfiprintf_r+0x5c>
 800c8b4:	4629      	mov	r1, r5
 800c8b6:	4630      	mov	r0, r6
 800c8b8:	f000 f938 	bl	800cb2c <__swsetup_r>
 800c8bc:	b170      	cbz	r0, 800c8dc <_vfiprintf_r+0x5c>
 800c8be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8c0:	07dc      	lsls	r4, r3, #31
 800c8c2:	d504      	bpl.n	800c8ce <_vfiprintf_r+0x4e>
 800c8c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c8c8:	b01d      	add	sp, #116	@ 0x74
 800c8ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8ce:	89ab      	ldrh	r3, [r5, #12]
 800c8d0:	0598      	lsls	r0, r3, #22
 800c8d2:	d4f7      	bmi.n	800c8c4 <_vfiprintf_r+0x44>
 800c8d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8d6:	f7fe f9f9 	bl	800accc <__retarget_lock_release_recursive>
 800c8da:	e7f3      	b.n	800c8c4 <_vfiprintf_r+0x44>
 800c8dc:	2300      	movs	r3, #0
 800c8de:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8e0:	2320      	movs	r3, #32
 800c8e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c8e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c8ea:	2330      	movs	r3, #48	@ 0x30
 800c8ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ca9c <_vfiprintf_r+0x21c>
 800c8f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c8f4:	f04f 0901 	mov.w	r9, #1
 800c8f8:	4623      	mov	r3, r4
 800c8fa:	469a      	mov	sl, r3
 800c8fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c900:	b10a      	cbz	r2, 800c906 <_vfiprintf_r+0x86>
 800c902:	2a25      	cmp	r2, #37	@ 0x25
 800c904:	d1f9      	bne.n	800c8fa <_vfiprintf_r+0x7a>
 800c906:	ebba 0b04 	subs.w	fp, sl, r4
 800c90a:	d00b      	beq.n	800c924 <_vfiprintf_r+0xa4>
 800c90c:	465b      	mov	r3, fp
 800c90e:	4622      	mov	r2, r4
 800c910:	4629      	mov	r1, r5
 800c912:	4630      	mov	r0, r6
 800c914:	f7ff ffa2 	bl	800c85c <__sfputs_r>
 800c918:	3001      	adds	r0, #1
 800c91a:	f000 80a7 	beq.w	800ca6c <_vfiprintf_r+0x1ec>
 800c91e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c920:	445a      	add	r2, fp
 800c922:	9209      	str	r2, [sp, #36]	@ 0x24
 800c924:	f89a 3000 	ldrb.w	r3, [sl]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	f000 809f 	beq.w	800ca6c <_vfiprintf_r+0x1ec>
 800c92e:	2300      	movs	r3, #0
 800c930:	f04f 32ff 	mov.w	r2, #4294967295
 800c934:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c938:	f10a 0a01 	add.w	sl, sl, #1
 800c93c:	9304      	str	r3, [sp, #16]
 800c93e:	9307      	str	r3, [sp, #28]
 800c940:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c944:	931a      	str	r3, [sp, #104]	@ 0x68
 800c946:	4654      	mov	r4, sl
 800c948:	2205      	movs	r2, #5
 800c94a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c94e:	4853      	ldr	r0, [pc, #332]	@ (800ca9c <_vfiprintf_r+0x21c>)
 800c950:	f7f3 fc5e 	bl	8000210 <memchr>
 800c954:	9a04      	ldr	r2, [sp, #16]
 800c956:	b9d8      	cbnz	r0, 800c990 <_vfiprintf_r+0x110>
 800c958:	06d1      	lsls	r1, r2, #27
 800c95a:	bf44      	itt	mi
 800c95c:	2320      	movmi	r3, #32
 800c95e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c962:	0713      	lsls	r3, r2, #28
 800c964:	bf44      	itt	mi
 800c966:	232b      	movmi	r3, #43	@ 0x2b
 800c968:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c96c:	f89a 3000 	ldrb.w	r3, [sl]
 800c970:	2b2a      	cmp	r3, #42	@ 0x2a
 800c972:	d015      	beq.n	800c9a0 <_vfiprintf_r+0x120>
 800c974:	9a07      	ldr	r2, [sp, #28]
 800c976:	4654      	mov	r4, sl
 800c978:	2000      	movs	r0, #0
 800c97a:	f04f 0c0a 	mov.w	ip, #10
 800c97e:	4621      	mov	r1, r4
 800c980:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c984:	3b30      	subs	r3, #48	@ 0x30
 800c986:	2b09      	cmp	r3, #9
 800c988:	d94b      	bls.n	800ca22 <_vfiprintf_r+0x1a2>
 800c98a:	b1b0      	cbz	r0, 800c9ba <_vfiprintf_r+0x13a>
 800c98c:	9207      	str	r2, [sp, #28]
 800c98e:	e014      	b.n	800c9ba <_vfiprintf_r+0x13a>
 800c990:	eba0 0308 	sub.w	r3, r0, r8
 800c994:	fa09 f303 	lsl.w	r3, r9, r3
 800c998:	4313      	orrs	r3, r2
 800c99a:	9304      	str	r3, [sp, #16]
 800c99c:	46a2      	mov	sl, r4
 800c99e:	e7d2      	b.n	800c946 <_vfiprintf_r+0xc6>
 800c9a0:	9b03      	ldr	r3, [sp, #12]
 800c9a2:	1d19      	adds	r1, r3, #4
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	9103      	str	r1, [sp, #12]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	bfbb      	ittet	lt
 800c9ac:	425b      	neglt	r3, r3
 800c9ae:	f042 0202 	orrlt.w	r2, r2, #2
 800c9b2:	9307      	strge	r3, [sp, #28]
 800c9b4:	9307      	strlt	r3, [sp, #28]
 800c9b6:	bfb8      	it	lt
 800c9b8:	9204      	strlt	r2, [sp, #16]
 800c9ba:	7823      	ldrb	r3, [r4, #0]
 800c9bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800c9be:	d10a      	bne.n	800c9d6 <_vfiprintf_r+0x156>
 800c9c0:	7863      	ldrb	r3, [r4, #1]
 800c9c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9c4:	d132      	bne.n	800ca2c <_vfiprintf_r+0x1ac>
 800c9c6:	9b03      	ldr	r3, [sp, #12]
 800c9c8:	1d1a      	adds	r2, r3, #4
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	9203      	str	r2, [sp, #12]
 800c9ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c9d2:	3402      	adds	r4, #2
 800c9d4:	9305      	str	r3, [sp, #20]
 800c9d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800caac <_vfiprintf_r+0x22c>
 800c9da:	7821      	ldrb	r1, [r4, #0]
 800c9dc:	2203      	movs	r2, #3
 800c9de:	4650      	mov	r0, sl
 800c9e0:	f7f3 fc16 	bl	8000210 <memchr>
 800c9e4:	b138      	cbz	r0, 800c9f6 <_vfiprintf_r+0x176>
 800c9e6:	9b04      	ldr	r3, [sp, #16]
 800c9e8:	eba0 000a 	sub.w	r0, r0, sl
 800c9ec:	2240      	movs	r2, #64	@ 0x40
 800c9ee:	4082      	lsls	r2, r0
 800c9f0:	4313      	orrs	r3, r2
 800c9f2:	3401      	adds	r4, #1
 800c9f4:	9304      	str	r3, [sp, #16]
 800c9f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9fa:	4829      	ldr	r0, [pc, #164]	@ (800caa0 <_vfiprintf_r+0x220>)
 800c9fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca00:	2206      	movs	r2, #6
 800ca02:	f7f3 fc05 	bl	8000210 <memchr>
 800ca06:	2800      	cmp	r0, #0
 800ca08:	d03f      	beq.n	800ca8a <_vfiprintf_r+0x20a>
 800ca0a:	4b26      	ldr	r3, [pc, #152]	@ (800caa4 <_vfiprintf_r+0x224>)
 800ca0c:	bb1b      	cbnz	r3, 800ca56 <_vfiprintf_r+0x1d6>
 800ca0e:	9b03      	ldr	r3, [sp, #12]
 800ca10:	3307      	adds	r3, #7
 800ca12:	f023 0307 	bic.w	r3, r3, #7
 800ca16:	3308      	adds	r3, #8
 800ca18:	9303      	str	r3, [sp, #12]
 800ca1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca1c:	443b      	add	r3, r7
 800ca1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca20:	e76a      	b.n	800c8f8 <_vfiprintf_r+0x78>
 800ca22:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca26:	460c      	mov	r4, r1
 800ca28:	2001      	movs	r0, #1
 800ca2a:	e7a8      	b.n	800c97e <_vfiprintf_r+0xfe>
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	3401      	adds	r4, #1
 800ca30:	9305      	str	r3, [sp, #20]
 800ca32:	4619      	mov	r1, r3
 800ca34:	f04f 0c0a 	mov.w	ip, #10
 800ca38:	4620      	mov	r0, r4
 800ca3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca3e:	3a30      	subs	r2, #48	@ 0x30
 800ca40:	2a09      	cmp	r2, #9
 800ca42:	d903      	bls.n	800ca4c <_vfiprintf_r+0x1cc>
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d0c6      	beq.n	800c9d6 <_vfiprintf_r+0x156>
 800ca48:	9105      	str	r1, [sp, #20]
 800ca4a:	e7c4      	b.n	800c9d6 <_vfiprintf_r+0x156>
 800ca4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca50:	4604      	mov	r4, r0
 800ca52:	2301      	movs	r3, #1
 800ca54:	e7f0      	b.n	800ca38 <_vfiprintf_r+0x1b8>
 800ca56:	ab03      	add	r3, sp, #12
 800ca58:	9300      	str	r3, [sp, #0]
 800ca5a:	462a      	mov	r2, r5
 800ca5c:	4b12      	ldr	r3, [pc, #72]	@ (800caa8 <_vfiprintf_r+0x228>)
 800ca5e:	a904      	add	r1, sp, #16
 800ca60:	4630      	mov	r0, r6
 800ca62:	f7fd fbd7 	bl	800a214 <_printf_float>
 800ca66:	4607      	mov	r7, r0
 800ca68:	1c78      	adds	r0, r7, #1
 800ca6a:	d1d6      	bne.n	800ca1a <_vfiprintf_r+0x19a>
 800ca6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca6e:	07d9      	lsls	r1, r3, #31
 800ca70:	d405      	bmi.n	800ca7e <_vfiprintf_r+0x1fe>
 800ca72:	89ab      	ldrh	r3, [r5, #12]
 800ca74:	059a      	lsls	r2, r3, #22
 800ca76:	d402      	bmi.n	800ca7e <_vfiprintf_r+0x1fe>
 800ca78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca7a:	f7fe f927 	bl	800accc <__retarget_lock_release_recursive>
 800ca7e:	89ab      	ldrh	r3, [r5, #12]
 800ca80:	065b      	lsls	r3, r3, #25
 800ca82:	f53f af1f 	bmi.w	800c8c4 <_vfiprintf_r+0x44>
 800ca86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ca88:	e71e      	b.n	800c8c8 <_vfiprintf_r+0x48>
 800ca8a:	ab03      	add	r3, sp, #12
 800ca8c:	9300      	str	r3, [sp, #0]
 800ca8e:	462a      	mov	r2, r5
 800ca90:	4b05      	ldr	r3, [pc, #20]	@ (800caa8 <_vfiprintf_r+0x228>)
 800ca92:	a904      	add	r1, sp, #16
 800ca94:	4630      	mov	r0, r6
 800ca96:	f7fd fe55 	bl	800a744 <_printf_i>
 800ca9a:	e7e4      	b.n	800ca66 <_vfiprintf_r+0x1e6>
 800ca9c:	0800df9a 	.word	0x0800df9a
 800caa0:	0800dfa4 	.word	0x0800dfa4
 800caa4:	0800a215 	.word	0x0800a215
 800caa8:	0800c85d 	.word	0x0800c85d
 800caac:	0800dfa0 	.word	0x0800dfa0

0800cab0 <__swbuf_r>:
 800cab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cab2:	460e      	mov	r6, r1
 800cab4:	4614      	mov	r4, r2
 800cab6:	4605      	mov	r5, r0
 800cab8:	b118      	cbz	r0, 800cac2 <__swbuf_r+0x12>
 800caba:	6a03      	ldr	r3, [r0, #32]
 800cabc:	b90b      	cbnz	r3, 800cac2 <__swbuf_r+0x12>
 800cabe:	f7fd ffeb 	bl	800aa98 <__sinit>
 800cac2:	69a3      	ldr	r3, [r4, #24]
 800cac4:	60a3      	str	r3, [r4, #8]
 800cac6:	89a3      	ldrh	r3, [r4, #12]
 800cac8:	071a      	lsls	r2, r3, #28
 800caca:	d501      	bpl.n	800cad0 <__swbuf_r+0x20>
 800cacc:	6923      	ldr	r3, [r4, #16]
 800cace:	b943      	cbnz	r3, 800cae2 <__swbuf_r+0x32>
 800cad0:	4621      	mov	r1, r4
 800cad2:	4628      	mov	r0, r5
 800cad4:	f000 f82a 	bl	800cb2c <__swsetup_r>
 800cad8:	b118      	cbz	r0, 800cae2 <__swbuf_r+0x32>
 800cada:	f04f 37ff 	mov.w	r7, #4294967295
 800cade:	4638      	mov	r0, r7
 800cae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cae2:	6823      	ldr	r3, [r4, #0]
 800cae4:	6922      	ldr	r2, [r4, #16]
 800cae6:	1a98      	subs	r0, r3, r2
 800cae8:	6963      	ldr	r3, [r4, #20]
 800caea:	b2f6      	uxtb	r6, r6
 800caec:	4283      	cmp	r3, r0
 800caee:	4637      	mov	r7, r6
 800caf0:	dc05      	bgt.n	800cafe <__swbuf_r+0x4e>
 800caf2:	4621      	mov	r1, r4
 800caf4:	4628      	mov	r0, r5
 800caf6:	f7ff fd99 	bl	800c62c <_fflush_r>
 800cafa:	2800      	cmp	r0, #0
 800cafc:	d1ed      	bne.n	800cada <__swbuf_r+0x2a>
 800cafe:	68a3      	ldr	r3, [r4, #8]
 800cb00:	3b01      	subs	r3, #1
 800cb02:	60a3      	str	r3, [r4, #8]
 800cb04:	6823      	ldr	r3, [r4, #0]
 800cb06:	1c5a      	adds	r2, r3, #1
 800cb08:	6022      	str	r2, [r4, #0]
 800cb0a:	701e      	strb	r6, [r3, #0]
 800cb0c:	6962      	ldr	r2, [r4, #20]
 800cb0e:	1c43      	adds	r3, r0, #1
 800cb10:	429a      	cmp	r2, r3
 800cb12:	d004      	beq.n	800cb1e <__swbuf_r+0x6e>
 800cb14:	89a3      	ldrh	r3, [r4, #12]
 800cb16:	07db      	lsls	r3, r3, #31
 800cb18:	d5e1      	bpl.n	800cade <__swbuf_r+0x2e>
 800cb1a:	2e0a      	cmp	r6, #10
 800cb1c:	d1df      	bne.n	800cade <__swbuf_r+0x2e>
 800cb1e:	4621      	mov	r1, r4
 800cb20:	4628      	mov	r0, r5
 800cb22:	f7ff fd83 	bl	800c62c <_fflush_r>
 800cb26:	2800      	cmp	r0, #0
 800cb28:	d0d9      	beq.n	800cade <__swbuf_r+0x2e>
 800cb2a:	e7d6      	b.n	800cada <__swbuf_r+0x2a>

0800cb2c <__swsetup_r>:
 800cb2c:	b538      	push	{r3, r4, r5, lr}
 800cb2e:	4b29      	ldr	r3, [pc, #164]	@ (800cbd4 <__swsetup_r+0xa8>)
 800cb30:	4605      	mov	r5, r0
 800cb32:	6818      	ldr	r0, [r3, #0]
 800cb34:	460c      	mov	r4, r1
 800cb36:	b118      	cbz	r0, 800cb40 <__swsetup_r+0x14>
 800cb38:	6a03      	ldr	r3, [r0, #32]
 800cb3a:	b90b      	cbnz	r3, 800cb40 <__swsetup_r+0x14>
 800cb3c:	f7fd ffac 	bl	800aa98 <__sinit>
 800cb40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb44:	0719      	lsls	r1, r3, #28
 800cb46:	d422      	bmi.n	800cb8e <__swsetup_r+0x62>
 800cb48:	06da      	lsls	r2, r3, #27
 800cb4a:	d407      	bmi.n	800cb5c <__swsetup_r+0x30>
 800cb4c:	2209      	movs	r2, #9
 800cb4e:	602a      	str	r2, [r5, #0]
 800cb50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb54:	81a3      	strh	r3, [r4, #12]
 800cb56:	f04f 30ff 	mov.w	r0, #4294967295
 800cb5a:	e033      	b.n	800cbc4 <__swsetup_r+0x98>
 800cb5c:	0758      	lsls	r0, r3, #29
 800cb5e:	d512      	bpl.n	800cb86 <__swsetup_r+0x5a>
 800cb60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cb62:	b141      	cbz	r1, 800cb76 <__swsetup_r+0x4a>
 800cb64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cb68:	4299      	cmp	r1, r3
 800cb6a:	d002      	beq.n	800cb72 <__swsetup_r+0x46>
 800cb6c:	4628      	mov	r0, r5
 800cb6e:	f7fe ff07 	bl	800b980 <_free_r>
 800cb72:	2300      	movs	r3, #0
 800cb74:	6363      	str	r3, [r4, #52]	@ 0x34
 800cb76:	89a3      	ldrh	r3, [r4, #12]
 800cb78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cb7c:	81a3      	strh	r3, [r4, #12]
 800cb7e:	2300      	movs	r3, #0
 800cb80:	6063      	str	r3, [r4, #4]
 800cb82:	6923      	ldr	r3, [r4, #16]
 800cb84:	6023      	str	r3, [r4, #0]
 800cb86:	89a3      	ldrh	r3, [r4, #12]
 800cb88:	f043 0308 	orr.w	r3, r3, #8
 800cb8c:	81a3      	strh	r3, [r4, #12]
 800cb8e:	6923      	ldr	r3, [r4, #16]
 800cb90:	b94b      	cbnz	r3, 800cba6 <__swsetup_r+0x7a>
 800cb92:	89a3      	ldrh	r3, [r4, #12]
 800cb94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cb98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb9c:	d003      	beq.n	800cba6 <__swsetup_r+0x7a>
 800cb9e:	4621      	mov	r1, r4
 800cba0:	4628      	mov	r0, r5
 800cba2:	f000 f883 	bl	800ccac <__smakebuf_r>
 800cba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbaa:	f013 0201 	ands.w	r2, r3, #1
 800cbae:	d00a      	beq.n	800cbc6 <__swsetup_r+0x9a>
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	60a2      	str	r2, [r4, #8]
 800cbb4:	6962      	ldr	r2, [r4, #20]
 800cbb6:	4252      	negs	r2, r2
 800cbb8:	61a2      	str	r2, [r4, #24]
 800cbba:	6922      	ldr	r2, [r4, #16]
 800cbbc:	b942      	cbnz	r2, 800cbd0 <__swsetup_r+0xa4>
 800cbbe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cbc2:	d1c5      	bne.n	800cb50 <__swsetup_r+0x24>
 800cbc4:	bd38      	pop	{r3, r4, r5, pc}
 800cbc6:	0799      	lsls	r1, r3, #30
 800cbc8:	bf58      	it	pl
 800cbca:	6962      	ldrpl	r2, [r4, #20]
 800cbcc:	60a2      	str	r2, [r4, #8]
 800cbce:	e7f4      	b.n	800cbba <__swsetup_r+0x8e>
 800cbd0:	2000      	movs	r0, #0
 800cbd2:	e7f7      	b.n	800cbc4 <__swsetup_r+0x98>
 800cbd4:	2000001c 	.word	0x2000001c

0800cbd8 <_raise_r>:
 800cbd8:	291f      	cmp	r1, #31
 800cbda:	b538      	push	{r3, r4, r5, lr}
 800cbdc:	4605      	mov	r5, r0
 800cbde:	460c      	mov	r4, r1
 800cbe0:	d904      	bls.n	800cbec <_raise_r+0x14>
 800cbe2:	2316      	movs	r3, #22
 800cbe4:	6003      	str	r3, [r0, #0]
 800cbe6:	f04f 30ff 	mov.w	r0, #4294967295
 800cbea:	bd38      	pop	{r3, r4, r5, pc}
 800cbec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cbee:	b112      	cbz	r2, 800cbf6 <_raise_r+0x1e>
 800cbf0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbf4:	b94b      	cbnz	r3, 800cc0a <_raise_r+0x32>
 800cbf6:	4628      	mov	r0, r5
 800cbf8:	f000 f830 	bl	800cc5c <_getpid_r>
 800cbfc:	4622      	mov	r2, r4
 800cbfe:	4601      	mov	r1, r0
 800cc00:	4628      	mov	r0, r5
 800cc02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc06:	f000 b817 	b.w	800cc38 <_kill_r>
 800cc0a:	2b01      	cmp	r3, #1
 800cc0c:	d00a      	beq.n	800cc24 <_raise_r+0x4c>
 800cc0e:	1c59      	adds	r1, r3, #1
 800cc10:	d103      	bne.n	800cc1a <_raise_r+0x42>
 800cc12:	2316      	movs	r3, #22
 800cc14:	6003      	str	r3, [r0, #0]
 800cc16:	2001      	movs	r0, #1
 800cc18:	e7e7      	b.n	800cbea <_raise_r+0x12>
 800cc1a:	2100      	movs	r1, #0
 800cc1c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cc20:	4620      	mov	r0, r4
 800cc22:	4798      	blx	r3
 800cc24:	2000      	movs	r0, #0
 800cc26:	e7e0      	b.n	800cbea <_raise_r+0x12>

0800cc28 <raise>:
 800cc28:	4b02      	ldr	r3, [pc, #8]	@ (800cc34 <raise+0xc>)
 800cc2a:	4601      	mov	r1, r0
 800cc2c:	6818      	ldr	r0, [r3, #0]
 800cc2e:	f7ff bfd3 	b.w	800cbd8 <_raise_r>
 800cc32:	bf00      	nop
 800cc34:	2000001c 	.word	0x2000001c

0800cc38 <_kill_r>:
 800cc38:	b538      	push	{r3, r4, r5, lr}
 800cc3a:	4d07      	ldr	r5, [pc, #28]	@ (800cc58 <_kill_r+0x20>)
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	4604      	mov	r4, r0
 800cc40:	4608      	mov	r0, r1
 800cc42:	4611      	mov	r1, r2
 800cc44:	602b      	str	r3, [r5, #0]
 800cc46:	f7f7 f983 	bl	8003f50 <_kill>
 800cc4a:	1c43      	adds	r3, r0, #1
 800cc4c:	d102      	bne.n	800cc54 <_kill_r+0x1c>
 800cc4e:	682b      	ldr	r3, [r5, #0]
 800cc50:	b103      	cbz	r3, 800cc54 <_kill_r+0x1c>
 800cc52:	6023      	str	r3, [r4, #0]
 800cc54:	bd38      	pop	{r3, r4, r5, pc}
 800cc56:	bf00      	nop
 800cc58:	2001442c 	.word	0x2001442c

0800cc5c <_getpid_r>:
 800cc5c:	f7f7 b970 	b.w	8003f40 <_getpid>

0800cc60 <__swhatbuf_r>:
 800cc60:	b570      	push	{r4, r5, r6, lr}
 800cc62:	460c      	mov	r4, r1
 800cc64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc68:	2900      	cmp	r1, #0
 800cc6a:	b096      	sub	sp, #88	@ 0x58
 800cc6c:	4615      	mov	r5, r2
 800cc6e:	461e      	mov	r6, r3
 800cc70:	da0d      	bge.n	800cc8e <__swhatbuf_r+0x2e>
 800cc72:	89a3      	ldrh	r3, [r4, #12]
 800cc74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cc78:	f04f 0100 	mov.w	r1, #0
 800cc7c:	bf14      	ite	ne
 800cc7e:	2340      	movne	r3, #64	@ 0x40
 800cc80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cc84:	2000      	movs	r0, #0
 800cc86:	6031      	str	r1, [r6, #0]
 800cc88:	602b      	str	r3, [r5, #0]
 800cc8a:	b016      	add	sp, #88	@ 0x58
 800cc8c:	bd70      	pop	{r4, r5, r6, pc}
 800cc8e:	466a      	mov	r2, sp
 800cc90:	f000 f848 	bl	800cd24 <_fstat_r>
 800cc94:	2800      	cmp	r0, #0
 800cc96:	dbec      	blt.n	800cc72 <__swhatbuf_r+0x12>
 800cc98:	9901      	ldr	r1, [sp, #4]
 800cc9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cc9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cca2:	4259      	negs	r1, r3
 800cca4:	4159      	adcs	r1, r3
 800cca6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ccaa:	e7eb      	b.n	800cc84 <__swhatbuf_r+0x24>

0800ccac <__smakebuf_r>:
 800ccac:	898b      	ldrh	r3, [r1, #12]
 800ccae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ccb0:	079d      	lsls	r5, r3, #30
 800ccb2:	4606      	mov	r6, r0
 800ccb4:	460c      	mov	r4, r1
 800ccb6:	d507      	bpl.n	800ccc8 <__smakebuf_r+0x1c>
 800ccb8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ccbc:	6023      	str	r3, [r4, #0]
 800ccbe:	6123      	str	r3, [r4, #16]
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	6163      	str	r3, [r4, #20]
 800ccc4:	b003      	add	sp, #12
 800ccc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ccc8:	ab01      	add	r3, sp, #4
 800ccca:	466a      	mov	r2, sp
 800cccc:	f7ff ffc8 	bl	800cc60 <__swhatbuf_r>
 800ccd0:	9f00      	ldr	r7, [sp, #0]
 800ccd2:	4605      	mov	r5, r0
 800ccd4:	4639      	mov	r1, r7
 800ccd6:	4630      	mov	r0, r6
 800ccd8:	f7fe fec6 	bl	800ba68 <_malloc_r>
 800ccdc:	b948      	cbnz	r0, 800ccf2 <__smakebuf_r+0x46>
 800ccde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cce2:	059a      	lsls	r2, r3, #22
 800cce4:	d4ee      	bmi.n	800ccc4 <__smakebuf_r+0x18>
 800cce6:	f023 0303 	bic.w	r3, r3, #3
 800ccea:	f043 0302 	orr.w	r3, r3, #2
 800ccee:	81a3      	strh	r3, [r4, #12]
 800ccf0:	e7e2      	b.n	800ccb8 <__smakebuf_r+0xc>
 800ccf2:	89a3      	ldrh	r3, [r4, #12]
 800ccf4:	6020      	str	r0, [r4, #0]
 800ccf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccfa:	81a3      	strh	r3, [r4, #12]
 800ccfc:	9b01      	ldr	r3, [sp, #4]
 800ccfe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cd02:	b15b      	cbz	r3, 800cd1c <__smakebuf_r+0x70>
 800cd04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd08:	4630      	mov	r0, r6
 800cd0a:	f000 f81d 	bl	800cd48 <_isatty_r>
 800cd0e:	b128      	cbz	r0, 800cd1c <__smakebuf_r+0x70>
 800cd10:	89a3      	ldrh	r3, [r4, #12]
 800cd12:	f023 0303 	bic.w	r3, r3, #3
 800cd16:	f043 0301 	orr.w	r3, r3, #1
 800cd1a:	81a3      	strh	r3, [r4, #12]
 800cd1c:	89a3      	ldrh	r3, [r4, #12]
 800cd1e:	431d      	orrs	r5, r3
 800cd20:	81a5      	strh	r5, [r4, #12]
 800cd22:	e7cf      	b.n	800ccc4 <__smakebuf_r+0x18>

0800cd24 <_fstat_r>:
 800cd24:	b538      	push	{r3, r4, r5, lr}
 800cd26:	4d07      	ldr	r5, [pc, #28]	@ (800cd44 <_fstat_r+0x20>)
 800cd28:	2300      	movs	r3, #0
 800cd2a:	4604      	mov	r4, r0
 800cd2c:	4608      	mov	r0, r1
 800cd2e:	4611      	mov	r1, r2
 800cd30:	602b      	str	r3, [r5, #0]
 800cd32:	f7f7 f96d 	bl	8004010 <_fstat>
 800cd36:	1c43      	adds	r3, r0, #1
 800cd38:	d102      	bne.n	800cd40 <_fstat_r+0x1c>
 800cd3a:	682b      	ldr	r3, [r5, #0]
 800cd3c:	b103      	cbz	r3, 800cd40 <_fstat_r+0x1c>
 800cd3e:	6023      	str	r3, [r4, #0]
 800cd40:	bd38      	pop	{r3, r4, r5, pc}
 800cd42:	bf00      	nop
 800cd44:	2001442c 	.word	0x2001442c

0800cd48 <_isatty_r>:
 800cd48:	b538      	push	{r3, r4, r5, lr}
 800cd4a:	4d06      	ldr	r5, [pc, #24]	@ (800cd64 <_isatty_r+0x1c>)
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	4604      	mov	r4, r0
 800cd50:	4608      	mov	r0, r1
 800cd52:	602b      	str	r3, [r5, #0]
 800cd54:	f7f7 f96c 	bl	8004030 <_isatty>
 800cd58:	1c43      	adds	r3, r0, #1
 800cd5a:	d102      	bne.n	800cd62 <_isatty_r+0x1a>
 800cd5c:	682b      	ldr	r3, [r5, #0]
 800cd5e:	b103      	cbz	r3, 800cd62 <_isatty_r+0x1a>
 800cd60:	6023      	str	r3, [r4, #0]
 800cd62:	bd38      	pop	{r3, r4, r5, pc}
 800cd64:	2001442c 	.word	0x2001442c

0800cd68 <sin>:
 800cd68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd6a:	ec53 2b10 	vmov	r2, r3, d0
 800cd6e:	4826      	ldr	r0, [pc, #152]	@ (800ce08 <sin+0xa0>)
 800cd70:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cd74:	4281      	cmp	r1, r0
 800cd76:	d807      	bhi.n	800cd88 <sin+0x20>
 800cd78:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800ce00 <sin+0x98>
 800cd7c:	2000      	movs	r0, #0
 800cd7e:	b005      	add	sp, #20
 800cd80:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd84:	f000 b90c 	b.w	800cfa0 <__kernel_sin>
 800cd88:	4820      	ldr	r0, [pc, #128]	@ (800ce0c <sin+0xa4>)
 800cd8a:	4281      	cmp	r1, r0
 800cd8c:	d908      	bls.n	800cda0 <sin+0x38>
 800cd8e:	4610      	mov	r0, r2
 800cd90:	4619      	mov	r1, r3
 800cd92:	f7f3 fa99 	bl	80002c8 <__aeabi_dsub>
 800cd96:	ec41 0b10 	vmov	d0, r0, r1
 800cd9a:	b005      	add	sp, #20
 800cd9c:	f85d fb04 	ldr.w	pc, [sp], #4
 800cda0:	4668      	mov	r0, sp
 800cda2:	f000 f9b9 	bl	800d118 <__ieee754_rem_pio2>
 800cda6:	f000 0003 	and.w	r0, r0, #3
 800cdaa:	2801      	cmp	r0, #1
 800cdac:	d00c      	beq.n	800cdc8 <sin+0x60>
 800cdae:	2802      	cmp	r0, #2
 800cdb0:	d011      	beq.n	800cdd6 <sin+0x6e>
 800cdb2:	b9e8      	cbnz	r0, 800cdf0 <sin+0x88>
 800cdb4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cdb8:	ed9d 0b00 	vldr	d0, [sp]
 800cdbc:	2001      	movs	r0, #1
 800cdbe:	f000 f8ef 	bl	800cfa0 <__kernel_sin>
 800cdc2:	ec51 0b10 	vmov	r0, r1, d0
 800cdc6:	e7e6      	b.n	800cd96 <sin+0x2e>
 800cdc8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cdcc:	ed9d 0b00 	vldr	d0, [sp]
 800cdd0:	f000 f81e 	bl	800ce10 <__kernel_cos>
 800cdd4:	e7f5      	b.n	800cdc2 <sin+0x5a>
 800cdd6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cdda:	ed9d 0b00 	vldr	d0, [sp]
 800cdde:	2001      	movs	r0, #1
 800cde0:	f000 f8de 	bl	800cfa0 <__kernel_sin>
 800cde4:	ec53 2b10 	vmov	r2, r3, d0
 800cde8:	4610      	mov	r0, r2
 800cdea:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800cdee:	e7d2      	b.n	800cd96 <sin+0x2e>
 800cdf0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cdf4:	ed9d 0b00 	vldr	d0, [sp]
 800cdf8:	f000 f80a 	bl	800ce10 <__kernel_cos>
 800cdfc:	e7f2      	b.n	800cde4 <sin+0x7c>
 800cdfe:	bf00      	nop
	...
 800ce08:	3fe921fb 	.word	0x3fe921fb
 800ce0c:	7fefffff 	.word	0x7fefffff

0800ce10 <__kernel_cos>:
 800ce10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce14:	ec57 6b10 	vmov	r6, r7, d0
 800ce18:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ce1c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800ce20:	ed8d 1b00 	vstr	d1, [sp]
 800ce24:	d206      	bcs.n	800ce34 <__kernel_cos+0x24>
 800ce26:	4630      	mov	r0, r6
 800ce28:	4639      	mov	r1, r7
 800ce2a:	f7f3 feb5 	bl	8000b98 <__aeabi_d2iz>
 800ce2e:	2800      	cmp	r0, #0
 800ce30:	f000 8088 	beq.w	800cf44 <__kernel_cos+0x134>
 800ce34:	4632      	mov	r2, r6
 800ce36:	463b      	mov	r3, r7
 800ce38:	4630      	mov	r0, r6
 800ce3a:	4639      	mov	r1, r7
 800ce3c:	f7f3 fbfc 	bl	8000638 <__aeabi_dmul>
 800ce40:	4b51      	ldr	r3, [pc, #324]	@ (800cf88 <__kernel_cos+0x178>)
 800ce42:	2200      	movs	r2, #0
 800ce44:	4604      	mov	r4, r0
 800ce46:	460d      	mov	r5, r1
 800ce48:	f7f3 fbf6 	bl	8000638 <__aeabi_dmul>
 800ce4c:	a340      	add	r3, pc, #256	@ (adr r3, 800cf50 <__kernel_cos+0x140>)
 800ce4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce52:	4682      	mov	sl, r0
 800ce54:	468b      	mov	fp, r1
 800ce56:	4620      	mov	r0, r4
 800ce58:	4629      	mov	r1, r5
 800ce5a:	f7f3 fbed 	bl	8000638 <__aeabi_dmul>
 800ce5e:	a33e      	add	r3, pc, #248	@ (adr r3, 800cf58 <__kernel_cos+0x148>)
 800ce60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce64:	f7f3 fa32 	bl	80002cc <__adddf3>
 800ce68:	4622      	mov	r2, r4
 800ce6a:	462b      	mov	r3, r5
 800ce6c:	f7f3 fbe4 	bl	8000638 <__aeabi_dmul>
 800ce70:	a33b      	add	r3, pc, #236	@ (adr r3, 800cf60 <__kernel_cos+0x150>)
 800ce72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce76:	f7f3 fa27 	bl	80002c8 <__aeabi_dsub>
 800ce7a:	4622      	mov	r2, r4
 800ce7c:	462b      	mov	r3, r5
 800ce7e:	f7f3 fbdb 	bl	8000638 <__aeabi_dmul>
 800ce82:	a339      	add	r3, pc, #228	@ (adr r3, 800cf68 <__kernel_cos+0x158>)
 800ce84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce88:	f7f3 fa20 	bl	80002cc <__adddf3>
 800ce8c:	4622      	mov	r2, r4
 800ce8e:	462b      	mov	r3, r5
 800ce90:	f7f3 fbd2 	bl	8000638 <__aeabi_dmul>
 800ce94:	a336      	add	r3, pc, #216	@ (adr r3, 800cf70 <__kernel_cos+0x160>)
 800ce96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9a:	f7f3 fa15 	bl	80002c8 <__aeabi_dsub>
 800ce9e:	4622      	mov	r2, r4
 800cea0:	462b      	mov	r3, r5
 800cea2:	f7f3 fbc9 	bl	8000638 <__aeabi_dmul>
 800cea6:	a334      	add	r3, pc, #208	@ (adr r3, 800cf78 <__kernel_cos+0x168>)
 800cea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceac:	f7f3 fa0e 	bl	80002cc <__adddf3>
 800ceb0:	4622      	mov	r2, r4
 800ceb2:	462b      	mov	r3, r5
 800ceb4:	f7f3 fbc0 	bl	8000638 <__aeabi_dmul>
 800ceb8:	4622      	mov	r2, r4
 800ceba:	462b      	mov	r3, r5
 800cebc:	f7f3 fbbc 	bl	8000638 <__aeabi_dmul>
 800cec0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cec4:	4604      	mov	r4, r0
 800cec6:	460d      	mov	r5, r1
 800cec8:	4630      	mov	r0, r6
 800ceca:	4639      	mov	r1, r7
 800cecc:	f7f3 fbb4 	bl	8000638 <__aeabi_dmul>
 800ced0:	460b      	mov	r3, r1
 800ced2:	4602      	mov	r2, r0
 800ced4:	4629      	mov	r1, r5
 800ced6:	4620      	mov	r0, r4
 800ced8:	f7f3 f9f6 	bl	80002c8 <__aeabi_dsub>
 800cedc:	4b2b      	ldr	r3, [pc, #172]	@ (800cf8c <__kernel_cos+0x17c>)
 800cede:	4598      	cmp	r8, r3
 800cee0:	4606      	mov	r6, r0
 800cee2:	460f      	mov	r7, r1
 800cee4:	d810      	bhi.n	800cf08 <__kernel_cos+0xf8>
 800cee6:	4602      	mov	r2, r0
 800cee8:	460b      	mov	r3, r1
 800ceea:	4650      	mov	r0, sl
 800ceec:	4659      	mov	r1, fp
 800ceee:	f7f3 f9eb 	bl	80002c8 <__aeabi_dsub>
 800cef2:	460b      	mov	r3, r1
 800cef4:	4926      	ldr	r1, [pc, #152]	@ (800cf90 <__kernel_cos+0x180>)
 800cef6:	4602      	mov	r2, r0
 800cef8:	2000      	movs	r0, #0
 800cefa:	f7f3 f9e5 	bl	80002c8 <__aeabi_dsub>
 800cefe:	ec41 0b10 	vmov	d0, r0, r1
 800cf02:	b003      	add	sp, #12
 800cf04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf08:	4b22      	ldr	r3, [pc, #136]	@ (800cf94 <__kernel_cos+0x184>)
 800cf0a:	4921      	ldr	r1, [pc, #132]	@ (800cf90 <__kernel_cos+0x180>)
 800cf0c:	4598      	cmp	r8, r3
 800cf0e:	bf8c      	ite	hi
 800cf10:	4d21      	ldrhi	r5, [pc, #132]	@ (800cf98 <__kernel_cos+0x188>)
 800cf12:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800cf16:	2400      	movs	r4, #0
 800cf18:	4622      	mov	r2, r4
 800cf1a:	462b      	mov	r3, r5
 800cf1c:	2000      	movs	r0, #0
 800cf1e:	f7f3 f9d3 	bl	80002c8 <__aeabi_dsub>
 800cf22:	4622      	mov	r2, r4
 800cf24:	4680      	mov	r8, r0
 800cf26:	4689      	mov	r9, r1
 800cf28:	462b      	mov	r3, r5
 800cf2a:	4650      	mov	r0, sl
 800cf2c:	4659      	mov	r1, fp
 800cf2e:	f7f3 f9cb 	bl	80002c8 <__aeabi_dsub>
 800cf32:	4632      	mov	r2, r6
 800cf34:	463b      	mov	r3, r7
 800cf36:	f7f3 f9c7 	bl	80002c8 <__aeabi_dsub>
 800cf3a:	4602      	mov	r2, r0
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	4640      	mov	r0, r8
 800cf40:	4649      	mov	r1, r9
 800cf42:	e7da      	b.n	800cefa <__kernel_cos+0xea>
 800cf44:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800cf80 <__kernel_cos+0x170>
 800cf48:	e7db      	b.n	800cf02 <__kernel_cos+0xf2>
 800cf4a:	bf00      	nop
 800cf4c:	f3af 8000 	nop.w
 800cf50:	be8838d4 	.word	0xbe8838d4
 800cf54:	bda8fae9 	.word	0xbda8fae9
 800cf58:	bdb4b1c4 	.word	0xbdb4b1c4
 800cf5c:	3e21ee9e 	.word	0x3e21ee9e
 800cf60:	809c52ad 	.word	0x809c52ad
 800cf64:	3e927e4f 	.word	0x3e927e4f
 800cf68:	19cb1590 	.word	0x19cb1590
 800cf6c:	3efa01a0 	.word	0x3efa01a0
 800cf70:	16c15177 	.word	0x16c15177
 800cf74:	3f56c16c 	.word	0x3f56c16c
 800cf78:	5555554c 	.word	0x5555554c
 800cf7c:	3fa55555 	.word	0x3fa55555
 800cf80:	00000000 	.word	0x00000000
 800cf84:	3ff00000 	.word	0x3ff00000
 800cf88:	3fe00000 	.word	0x3fe00000
 800cf8c:	3fd33332 	.word	0x3fd33332
 800cf90:	3ff00000 	.word	0x3ff00000
 800cf94:	3fe90000 	.word	0x3fe90000
 800cf98:	3fd20000 	.word	0x3fd20000
 800cf9c:	00000000 	.word	0x00000000

0800cfa0 <__kernel_sin>:
 800cfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfa4:	ec55 4b10 	vmov	r4, r5, d0
 800cfa8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800cfac:	b085      	sub	sp, #20
 800cfae:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800cfb2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800cfb6:	4680      	mov	r8, r0
 800cfb8:	d205      	bcs.n	800cfc6 <__kernel_sin+0x26>
 800cfba:	4620      	mov	r0, r4
 800cfbc:	4629      	mov	r1, r5
 800cfbe:	f7f3 fdeb 	bl	8000b98 <__aeabi_d2iz>
 800cfc2:	2800      	cmp	r0, #0
 800cfc4:	d052      	beq.n	800d06c <__kernel_sin+0xcc>
 800cfc6:	4622      	mov	r2, r4
 800cfc8:	462b      	mov	r3, r5
 800cfca:	4620      	mov	r0, r4
 800cfcc:	4629      	mov	r1, r5
 800cfce:	f7f3 fb33 	bl	8000638 <__aeabi_dmul>
 800cfd2:	4682      	mov	sl, r0
 800cfd4:	468b      	mov	fp, r1
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	460b      	mov	r3, r1
 800cfda:	4620      	mov	r0, r4
 800cfdc:	4629      	mov	r1, r5
 800cfde:	f7f3 fb2b 	bl	8000638 <__aeabi_dmul>
 800cfe2:	a342      	add	r3, pc, #264	@ (adr r3, 800d0ec <__kernel_sin+0x14c>)
 800cfe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe8:	e9cd 0100 	strd	r0, r1, [sp]
 800cfec:	4650      	mov	r0, sl
 800cfee:	4659      	mov	r1, fp
 800cff0:	f7f3 fb22 	bl	8000638 <__aeabi_dmul>
 800cff4:	a33f      	add	r3, pc, #252	@ (adr r3, 800d0f4 <__kernel_sin+0x154>)
 800cff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffa:	f7f3 f965 	bl	80002c8 <__aeabi_dsub>
 800cffe:	4652      	mov	r2, sl
 800d000:	465b      	mov	r3, fp
 800d002:	f7f3 fb19 	bl	8000638 <__aeabi_dmul>
 800d006:	a33d      	add	r3, pc, #244	@ (adr r3, 800d0fc <__kernel_sin+0x15c>)
 800d008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d00c:	f7f3 f95e 	bl	80002cc <__adddf3>
 800d010:	4652      	mov	r2, sl
 800d012:	465b      	mov	r3, fp
 800d014:	f7f3 fb10 	bl	8000638 <__aeabi_dmul>
 800d018:	a33a      	add	r3, pc, #232	@ (adr r3, 800d104 <__kernel_sin+0x164>)
 800d01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d01e:	f7f3 f953 	bl	80002c8 <__aeabi_dsub>
 800d022:	4652      	mov	r2, sl
 800d024:	465b      	mov	r3, fp
 800d026:	f7f3 fb07 	bl	8000638 <__aeabi_dmul>
 800d02a:	a338      	add	r3, pc, #224	@ (adr r3, 800d10c <__kernel_sin+0x16c>)
 800d02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d030:	f7f3 f94c 	bl	80002cc <__adddf3>
 800d034:	4606      	mov	r6, r0
 800d036:	460f      	mov	r7, r1
 800d038:	f1b8 0f00 	cmp.w	r8, #0
 800d03c:	d11b      	bne.n	800d076 <__kernel_sin+0xd6>
 800d03e:	4602      	mov	r2, r0
 800d040:	460b      	mov	r3, r1
 800d042:	4650      	mov	r0, sl
 800d044:	4659      	mov	r1, fp
 800d046:	f7f3 faf7 	bl	8000638 <__aeabi_dmul>
 800d04a:	a325      	add	r3, pc, #148	@ (adr r3, 800d0e0 <__kernel_sin+0x140>)
 800d04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d050:	f7f3 f93a 	bl	80002c8 <__aeabi_dsub>
 800d054:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d058:	f7f3 faee 	bl	8000638 <__aeabi_dmul>
 800d05c:	4602      	mov	r2, r0
 800d05e:	460b      	mov	r3, r1
 800d060:	4620      	mov	r0, r4
 800d062:	4629      	mov	r1, r5
 800d064:	f7f3 f932 	bl	80002cc <__adddf3>
 800d068:	4604      	mov	r4, r0
 800d06a:	460d      	mov	r5, r1
 800d06c:	ec45 4b10 	vmov	d0, r4, r5
 800d070:	b005      	add	sp, #20
 800d072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d07a:	4b1b      	ldr	r3, [pc, #108]	@ (800d0e8 <__kernel_sin+0x148>)
 800d07c:	2200      	movs	r2, #0
 800d07e:	f7f3 fadb 	bl	8000638 <__aeabi_dmul>
 800d082:	4632      	mov	r2, r6
 800d084:	4680      	mov	r8, r0
 800d086:	4689      	mov	r9, r1
 800d088:	463b      	mov	r3, r7
 800d08a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d08e:	f7f3 fad3 	bl	8000638 <__aeabi_dmul>
 800d092:	4602      	mov	r2, r0
 800d094:	460b      	mov	r3, r1
 800d096:	4640      	mov	r0, r8
 800d098:	4649      	mov	r1, r9
 800d09a:	f7f3 f915 	bl	80002c8 <__aeabi_dsub>
 800d09e:	4652      	mov	r2, sl
 800d0a0:	465b      	mov	r3, fp
 800d0a2:	f7f3 fac9 	bl	8000638 <__aeabi_dmul>
 800d0a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0aa:	f7f3 f90d 	bl	80002c8 <__aeabi_dsub>
 800d0ae:	a30c      	add	r3, pc, #48	@ (adr r3, 800d0e0 <__kernel_sin+0x140>)
 800d0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b4:	4606      	mov	r6, r0
 800d0b6:	460f      	mov	r7, r1
 800d0b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0bc:	f7f3 fabc 	bl	8000638 <__aeabi_dmul>
 800d0c0:	4602      	mov	r2, r0
 800d0c2:	460b      	mov	r3, r1
 800d0c4:	4630      	mov	r0, r6
 800d0c6:	4639      	mov	r1, r7
 800d0c8:	f7f3 f900 	bl	80002cc <__adddf3>
 800d0cc:	4602      	mov	r2, r0
 800d0ce:	460b      	mov	r3, r1
 800d0d0:	4620      	mov	r0, r4
 800d0d2:	4629      	mov	r1, r5
 800d0d4:	f7f3 f8f8 	bl	80002c8 <__aeabi_dsub>
 800d0d8:	e7c6      	b.n	800d068 <__kernel_sin+0xc8>
 800d0da:	bf00      	nop
 800d0dc:	f3af 8000 	nop.w
 800d0e0:	55555549 	.word	0x55555549
 800d0e4:	3fc55555 	.word	0x3fc55555
 800d0e8:	3fe00000 	.word	0x3fe00000
 800d0ec:	5acfd57c 	.word	0x5acfd57c
 800d0f0:	3de5d93a 	.word	0x3de5d93a
 800d0f4:	8a2b9ceb 	.word	0x8a2b9ceb
 800d0f8:	3e5ae5e6 	.word	0x3e5ae5e6
 800d0fc:	57b1fe7d 	.word	0x57b1fe7d
 800d100:	3ec71de3 	.word	0x3ec71de3
 800d104:	19c161d5 	.word	0x19c161d5
 800d108:	3f2a01a0 	.word	0x3f2a01a0
 800d10c:	1110f8a6 	.word	0x1110f8a6
 800d110:	3f811111 	.word	0x3f811111
 800d114:	00000000 	.word	0x00000000

0800d118 <__ieee754_rem_pio2>:
 800d118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d11c:	ec57 6b10 	vmov	r6, r7, d0
 800d120:	4bc5      	ldr	r3, [pc, #788]	@ (800d438 <__ieee754_rem_pio2+0x320>)
 800d122:	b08d      	sub	sp, #52	@ 0x34
 800d124:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800d128:	4598      	cmp	r8, r3
 800d12a:	4604      	mov	r4, r0
 800d12c:	9704      	str	r7, [sp, #16]
 800d12e:	d807      	bhi.n	800d140 <__ieee754_rem_pio2+0x28>
 800d130:	2200      	movs	r2, #0
 800d132:	2300      	movs	r3, #0
 800d134:	ed80 0b00 	vstr	d0, [r0]
 800d138:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d13c:	2500      	movs	r5, #0
 800d13e:	e028      	b.n	800d192 <__ieee754_rem_pio2+0x7a>
 800d140:	4bbe      	ldr	r3, [pc, #760]	@ (800d43c <__ieee754_rem_pio2+0x324>)
 800d142:	4598      	cmp	r8, r3
 800d144:	d878      	bhi.n	800d238 <__ieee754_rem_pio2+0x120>
 800d146:	9b04      	ldr	r3, [sp, #16]
 800d148:	4dbd      	ldr	r5, [pc, #756]	@ (800d440 <__ieee754_rem_pio2+0x328>)
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	4630      	mov	r0, r6
 800d14e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800d400 <__ieee754_rem_pio2+0x2e8>)
 800d150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d154:	4639      	mov	r1, r7
 800d156:	dd38      	ble.n	800d1ca <__ieee754_rem_pio2+0xb2>
 800d158:	f7f3 f8b6 	bl	80002c8 <__aeabi_dsub>
 800d15c:	45a8      	cmp	r8, r5
 800d15e:	4606      	mov	r6, r0
 800d160:	460f      	mov	r7, r1
 800d162:	d01a      	beq.n	800d19a <__ieee754_rem_pio2+0x82>
 800d164:	a3a8      	add	r3, pc, #672	@ (adr r3, 800d408 <__ieee754_rem_pio2+0x2f0>)
 800d166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d16a:	f7f3 f8ad 	bl	80002c8 <__aeabi_dsub>
 800d16e:	4602      	mov	r2, r0
 800d170:	460b      	mov	r3, r1
 800d172:	4680      	mov	r8, r0
 800d174:	4689      	mov	r9, r1
 800d176:	4630      	mov	r0, r6
 800d178:	4639      	mov	r1, r7
 800d17a:	f7f3 f8a5 	bl	80002c8 <__aeabi_dsub>
 800d17e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800d408 <__ieee754_rem_pio2+0x2f0>)
 800d180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d184:	f7f3 f8a0 	bl	80002c8 <__aeabi_dsub>
 800d188:	e9c4 8900 	strd	r8, r9, [r4]
 800d18c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d190:	2501      	movs	r5, #1
 800d192:	4628      	mov	r0, r5
 800d194:	b00d      	add	sp, #52	@ 0x34
 800d196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d19a:	a39d      	add	r3, pc, #628	@ (adr r3, 800d410 <__ieee754_rem_pio2+0x2f8>)
 800d19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1a0:	f7f3 f892 	bl	80002c8 <__aeabi_dsub>
 800d1a4:	a39c      	add	r3, pc, #624	@ (adr r3, 800d418 <__ieee754_rem_pio2+0x300>)
 800d1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1aa:	4606      	mov	r6, r0
 800d1ac:	460f      	mov	r7, r1
 800d1ae:	f7f3 f88b 	bl	80002c8 <__aeabi_dsub>
 800d1b2:	4602      	mov	r2, r0
 800d1b4:	460b      	mov	r3, r1
 800d1b6:	4680      	mov	r8, r0
 800d1b8:	4689      	mov	r9, r1
 800d1ba:	4630      	mov	r0, r6
 800d1bc:	4639      	mov	r1, r7
 800d1be:	f7f3 f883 	bl	80002c8 <__aeabi_dsub>
 800d1c2:	a395      	add	r3, pc, #596	@ (adr r3, 800d418 <__ieee754_rem_pio2+0x300>)
 800d1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c8:	e7dc      	b.n	800d184 <__ieee754_rem_pio2+0x6c>
 800d1ca:	f7f3 f87f 	bl	80002cc <__adddf3>
 800d1ce:	45a8      	cmp	r8, r5
 800d1d0:	4606      	mov	r6, r0
 800d1d2:	460f      	mov	r7, r1
 800d1d4:	d018      	beq.n	800d208 <__ieee754_rem_pio2+0xf0>
 800d1d6:	a38c      	add	r3, pc, #560	@ (adr r3, 800d408 <__ieee754_rem_pio2+0x2f0>)
 800d1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1dc:	f7f3 f876 	bl	80002cc <__adddf3>
 800d1e0:	4602      	mov	r2, r0
 800d1e2:	460b      	mov	r3, r1
 800d1e4:	4680      	mov	r8, r0
 800d1e6:	4689      	mov	r9, r1
 800d1e8:	4630      	mov	r0, r6
 800d1ea:	4639      	mov	r1, r7
 800d1ec:	f7f3 f86c 	bl	80002c8 <__aeabi_dsub>
 800d1f0:	a385      	add	r3, pc, #532	@ (adr r3, 800d408 <__ieee754_rem_pio2+0x2f0>)
 800d1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f6:	f7f3 f869 	bl	80002cc <__adddf3>
 800d1fa:	f04f 35ff 	mov.w	r5, #4294967295
 800d1fe:	e9c4 8900 	strd	r8, r9, [r4]
 800d202:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d206:	e7c4      	b.n	800d192 <__ieee754_rem_pio2+0x7a>
 800d208:	a381      	add	r3, pc, #516	@ (adr r3, 800d410 <__ieee754_rem_pio2+0x2f8>)
 800d20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20e:	f7f3 f85d 	bl	80002cc <__adddf3>
 800d212:	a381      	add	r3, pc, #516	@ (adr r3, 800d418 <__ieee754_rem_pio2+0x300>)
 800d214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d218:	4606      	mov	r6, r0
 800d21a:	460f      	mov	r7, r1
 800d21c:	f7f3 f856 	bl	80002cc <__adddf3>
 800d220:	4602      	mov	r2, r0
 800d222:	460b      	mov	r3, r1
 800d224:	4680      	mov	r8, r0
 800d226:	4689      	mov	r9, r1
 800d228:	4630      	mov	r0, r6
 800d22a:	4639      	mov	r1, r7
 800d22c:	f7f3 f84c 	bl	80002c8 <__aeabi_dsub>
 800d230:	a379      	add	r3, pc, #484	@ (adr r3, 800d418 <__ieee754_rem_pio2+0x300>)
 800d232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d236:	e7de      	b.n	800d1f6 <__ieee754_rem_pio2+0xde>
 800d238:	4b82      	ldr	r3, [pc, #520]	@ (800d444 <__ieee754_rem_pio2+0x32c>)
 800d23a:	4598      	cmp	r8, r3
 800d23c:	f200 80d1 	bhi.w	800d3e2 <__ieee754_rem_pio2+0x2ca>
 800d240:	f000 f966 	bl	800d510 <fabs>
 800d244:	ec57 6b10 	vmov	r6, r7, d0
 800d248:	a375      	add	r3, pc, #468	@ (adr r3, 800d420 <__ieee754_rem_pio2+0x308>)
 800d24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d24e:	4630      	mov	r0, r6
 800d250:	4639      	mov	r1, r7
 800d252:	f7f3 f9f1 	bl	8000638 <__aeabi_dmul>
 800d256:	4b7c      	ldr	r3, [pc, #496]	@ (800d448 <__ieee754_rem_pio2+0x330>)
 800d258:	2200      	movs	r2, #0
 800d25a:	f7f3 f837 	bl	80002cc <__adddf3>
 800d25e:	f7f3 fc9b 	bl	8000b98 <__aeabi_d2iz>
 800d262:	4605      	mov	r5, r0
 800d264:	f7f3 f97e 	bl	8000564 <__aeabi_i2d>
 800d268:	4602      	mov	r2, r0
 800d26a:	460b      	mov	r3, r1
 800d26c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d270:	a363      	add	r3, pc, #396	@ (adr r3, 800d400 <__ieee754_rem_pio2+0x2e8>)
 800d272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d276:	f7f3 f9df 	bl	8000638 <__aeabi_dmul>
 800d27a:	4602      	mov	r2, r0
 800d27c:	460b      	mov	r3, r1
 800d27e:	4630      	mov	r0, r6
 800d280:	4639      	mov	r1, r7
 800d282:	f7f3 f821 	bl	80002c8 <__aeabi_dsub>
 800d286:	a360      	add	r3, pc, #384	@ (adr r3, 800d408 <__ieee754_rem_pio2+0x2f0>)
 800d288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28c:	4682      	mov	sl, r0
 800d28e:	468b      	mov	fp, r1
 800d290:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d294:	f7f3 f9d0 	bl	8000638 <__aeabi_dmul>
 800d298:	2d1f      	cmp	r5, #31
 800d29a:	4606      	mov	r6, r0
 800d29c:	460f      	mov	r7, r1
 800d29e:	dc0c      	bgt.n	800d2ba <__ieee754_rem_pio2+0x1a2>
 800d2a0:	4b6a      	ldr	r3, [pc, #424]	@ (800d44c <__ieee754_rem_pio2+0x334>)
 800d2a2:	1e6a      	subs	r2, r5, #1
 800d2a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2a8:	4543      	cmp	r3, r8
 800d2aa:	d006      	beq.n	800d2ba <__ieee754_rem_pio2+0x1a2>
 800d2ac:	4632      	mov	r2, r6
 800d2ae:	463b      	mov	r3, r7
 800d2b0:	4650      	mov	r0, sl
 800d2b2:	4659      	mov	r1, fp
 800d2b4:	f7f3 f808 	bl	80002c8 <__aeabi_dsub>
 800d2b8:	e00e      	b.n	800d2d8 <__ieee754_rem_pio2+0x1c0>
 800d2ba:	463b      	mov	r3, r7
 800d2bc:	4632      	mov	r2, r6
 800d2be:	4650      	mov	r0, sl
 800d2c0:	4659      	mov	r1, fp
 800d2c2:	f7f3 f801 	bl	80002c8 <__aeabi_dsub>
 800d2c6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d2ca:	9305      	str	r3, [sp, #20]
 800d2cc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d2d0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800d2d4:	2b10      	cmp	r3, #16
 800d2d6:	dc02      	bgt.n	800d2de <__ieee754_rem_pio2+0x1c6>
 800d2d8:	e9c4 0100 	strd	r0, r1, [r4]
 800d2dc:	e039      	b.n	800d352 <__ieee754_rem_pio2+0x23a>
 800d2de:	a34c      	add	r3, pc, #304	@ (adr r3, 800d410 <__ieee754_rem_pio2+0x2f8>)
 800d2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2e8:	f7f3 f9a6 	bl	8000638 <__aeabi_dmul>
 800d2ec:	4606      	mov	r6, r0
 800d2ee:	460f      	mov	r7, r1
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	460b      	mov	r3, r1
 800d2f4:	4650      	mov	r0, sl
 800d2f6:	4659      	mov	r1, fp
 800d2f8:	f7f2 ffe6 	bl	80002c8 <__aeabi_dsub>
 800d2fc:	4602      	mov	r2, r0
 800d2fe:	460b      	mov	r3, r1
 800d300:	4680      	mov	r8, r0
 800d302:	4689      	mov	r9, r1
 800d304:	4650      	mov	r0, sl
 800d306:	4659      	mov	r1, fp
 800d308:	f7f2 ffde 	bl	80002c8 <__aeabi_dsub>
 800d30c:	4632      	mov	r2, r6
 800d30e:	463b      	mov	r3, r7
 800d310:	f7f2 ffda 	bl	80002c8 <__aeabi_dsub>
 800d314:	a340      	add	r3, pc, #256	@ (adr r3, 800d418 <__ieee754_rem_pio2+0x300>)
 800d316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d31a:	4606      	mov	r6, r0
 800d31c:	460f      	mov	r7, r1
 800d31e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d322:	f7f3 f989 	bl	8000638 <__aeabi_dmul>
 800d326:	4632      	mov	r2, r6
 800d328:	463b      	mov	r3, r7
 800d32a:	f7f2 ffcd 	bl	80002c8 <__aeabi_dsub>
 800d32e:	4602      	mov	r2, r0
 800d330:	460b      	mov	r3, r1
 800d332:	4606      	mov	r6, r0
 800d334:	460f      	mov	r7, r1
 800d336:	4640      	mov	r0, r8
 800d338:	4649      	mov	r1, r9
 800d33a:	f7f2 ffc5 	bl	80002c8 <__aeabi_dsub>
 800d33e:	9a05      	ldr	r2, [sp, #20]
 800d340:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d344:	1ad3      	subs	r3, r2, r3
 800d346:	2b31      	cmp	r3, #49	@ 0x31
 800d348:	dc20      	bgt.n	800d38c <__ieee754_rem_pio2+0x274>
 800d34a:	e9c4 0100 	strd	r0, r1, [r4]
 800d34e:	46c2      	mov	sl, r8
 800d350:	46cb      	mov	fp, r9
 800d352:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d356:	4650      	mov	r0, sl
 800d358:	4642      	mov	r2, r8
 800d35a:	464b      	mov	r3, r9
 800d35c:	4659      	mov	r1, fp
 800d35e:	f7f2 ffb3 	bl	80002c8 <__aeabi_dsub>
 800d362:	463b      	mov	r3, r7
 800d364:	4632      	mov	r2, r6
 800d366:	f7f2 ffaf 	bl	80002c8 <__aeabi_dsub>
 800d36a:	9b04      	ldr	r3, [sp, #16]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d372:	f6bf af0e 	bge.w	800d192 <__ieee754_rem_pio2+0x7a>
 800d376:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800d37a:	6063      	str	r3, [r4, #4]
 800d37c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d380:	f8c4 8000 	str.w	r8, [r4]
 800d384:	60a0      	str	r0, [r4, #8]
 800d386:	60e3      	str	r3, [r4, #12]
 800d388:	426d      	negs	r5, r5
 800d38a:	e702      	b.n	800d192 <__ieee754_rem_pio2+0x7a>
 800d38c:	a326      	add	r3, pc, #152	@ (adr r3, 800d428 <__ieee754_rem_pio2+0x310>)
 800d38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d392:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d396:	f7f3 f94f 	bl	8000638 <__aeabi_dmul>
 800d39a:	4606      	mov	r6, r0
 800d39c:	460f      	mov	r7, r1
 800d39e:	4602      	mov	r2, r0
 800d3a0:	460b      	mov	r3, r1
 800d3a2:	4640      	mov	r0, r8
 800d3a4:	4649      	mov	r1, r9
 800d3a6:	f7f2 ff8f 	bl	80002c8 <__aeabi_dsub>
 800d3aa:	4602      	mov	r2, r0
 800d3ac:	460b      	mov	r3, r1
 800d3ae:	4682      	mov	sl, r0
 800d3b0:	468b      	mov	fp, r1
 800d3b2:	4640      	mov	r0, r8
 800d3b4:	4649      	mov	r1, r9
 800d3b6:	f7f2 ff87 	bl	80002c8 <__aeabi_dsub>
 800d3ba:	4632      	mov	r2, r6
 800d3bc:	463b      	mov	r3, r7
 800d3be:	f7f2 ff83 	bl	80002c8 <__aeabi_dsub>
 800d3c2:	a31b      	add	r3, pc, #108	@ (adr r3, 800d430 <__ieee754_rem_pio2+0x318>)
 800d3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c8:	4606      	mov	r6, r0
 800d3ca:	460f      	mov	r7, r1
 800d3cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d3d0:	f7f3 f932 	bl	8000638 <__aeabi_dmul>
 800d3d4:	4632      	mov	r2, r6
 800d3d6:	463b      	mov	r3, r7
 800d3d8:	f7f2 ff76 	bl	80002c8 <__aeabi_dsub>
 800d3dc:	4606      	mov	r6, r0
 800d3de:	460f      	mov	r7, r1
 800d3e0:	e764      	b.n	800d2ac <__ieee754_rem_pio2+0x194>
 800d3e2:	4b1b      	ldr	r3, [pc, #108]	@ (800d450 <__ieee754_rem_pio2+0x338>)
 800d3e4:	4598      	cmp	r8, r3
 800d3e6:	d935      	bls.n	800d454 <__ieee754_rem_pio2+0x33c>
 800d3e8:	4632      	mov	r2, r6
 800d3ea:	463b      	mov	r3, r7
 800d3ec:	4630      	mov	r0, r6
 800d3ee:	4639      	mov	r1, r7
 800d3f0:	f7f2 ff6a 	bl	80002c8 <__aeabi_dsub>
 800d3f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d3f8:	e9c4 0100 	strd	r0, r1, [r4]
 800d3fc:	e69e      	b.n	800d13c <__ieee754_rem_pio2+0x24>
 800d3fe:	bf00      	nop
 800d400:	54400000 	.word	0x54400000
 800d404:	3ff921fb 	.word	0x3ff921fb
 800d408:	1a626331 	.word	0x1a626331
 800d40c:	3dd0b461 	.word	0x3dd0b461
 800d410:	1a600000 	.word	0x1a600000
 800d414:	3dd0b461 	.word	0x3dd0b461
 800d418:	2e037073 	.word	0x2e037073
 800d41c:	3ba3198a 	.word	0x3ba3198a
 800d420:	6dc9c883 	.word	0x6dc9c883
 800d424:	3fe45f30 	.word	0x3fe45f30
 800d428:	2e000000 	.word	0x2e000000
 800d42c:	3ba3198a 	.word	0x3ba3198a
 800d430:	252049c1 	.word	0x252049c1
 800d434:	397b839a 	.word	0x397b839a
 800d438:	3fe921fb 	.word	0x3fe921fb
 800d43c:	4002d97b 	.word	0x4002d97b
 800d440:	3ff921fb 	.word	0x3ff921fb
 800d444:	413921fb 	.word	0x413921fb
 800d448:	3fe00000 	.word	0x3fe00000
 800d44c:	0800e1f4 	.word	0x0800e1f4
 800d450:	7fefffff 	.word	0x7fefffff
 800d454:	ea4f 5528 	mov.w	r5, r8, asr #20
 800d458:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800d45c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800d460:	4630      	mov	r0, r6
 800d462:	460f      	mov	r7, r1
 800d464:	f7f3 fb98 	bl	8000b98 <__aeabi_d2iz>
 800d468:	f7f3 f87c 	bl	8000564 <__aeabi_i2d>
 800d46c:	4602      	mov	r2, r0
 800d46e:	460b      	mov	r3, r1
 800d470:	4630      	mov	r0, r6
 800d472:	4639      	mov	r1, r7
 800d474:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d478:	f7f2 ff26 	bl	80002c8 <__aeabi_dsub>
 800d47c:	4b22      	ldr	r3, [pc, #136]	@ (800d508 <__ieee754_rem_pio2+0x3f0>)
 800d47e:	2200      	movs	r2, #0
 800d480:	f7f3 f8da 	bl	8000638 <__aeabi_dmul>
 800d484:	460f      	mov	r7, r1
 800d486:	4606      	mov	r6, r0
 800d488:	f7f3 fb86 	bl	8000b98 <__aeabi_d2iz>
 800d48c:	f7f3 f86a 	bl	8000564 <__aeabi_i2d>
 800d490:	4602      	mov	r2, r0
 800d492:	460b      	mov	r3, r1
 800d494:	4630      	mov	r0, r6
 800d496:	4639      	mov	r1, r7
 800d498:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d49c:	f7f2 ff14 	bl	80002c8 <__aeabi_dsub>
 800d4a0:	4b19      	ldr	r3, [pc, #100]	@ (800d508 <__ieee754_rem_pio2+0x3f0>)
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	f7f3 f8c8 	bl	8000638 <__aeabi_dmul>
 800d4a8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800d4ac:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800d4b0:	f04f 0803 	mov.w	r8, #3
 800d4b4:	2600      	movs	r6, #0
 800d4b6:	2700      	movs	r7, #0
 800d4b8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800d4bc:	4632      	mov	r2, r6
 800d4be:	463b      	mov	r3, r7
 800d4c0:	46c2      	mov	sl, r8
 800d4c2:	f108 38ff 	add.w	r8, r8, #4294967295
 800d4c6:	f7f3 fb1f 	bl	8000b08 <__aeabi_dcmpeq>
 800d4ca:	2800      	cmp	r0, #0
 800d4cc:	d1f4      	bne.n	800d4b8 <__ieee754_rem_pio2+0x3a0>
 800d4ce:	4b0f      	ldr	r3, [pc, #60]	@ (800d50c <__ieee754_rem_pio2+0x3f4>)
 800d4d0:	9301      	str	r3, [sp, #4]
 800d4d2:	2302      	movs	r3, #2
 800d4d4:	9300      	str	r3, [sp, #0]
 800d4d6:	462a      	mov	r2, r5
 800d4d8:	4653      	mov	r3, sl
 800d4da:	4621      	mov	r1, r4
 800d4dc:	a806      	add	r0, sp, #24
 800d4de:	f000 f81f 	bl	800d520 <__kernel_rem_pio2>
 800d4e2:	9b04      	ldr	r3, [sp, #16]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	4605      	mov	r5, r0
 800d4e8:	f6bf ae53 	bge.w	800d192 <__ieee754_rem_pio2+0x7a>
 800d4ec:	e9d4 2100 	ldrd	r2, r1, [r4]
 800d4f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d4f4:	e9c4 2300 	strd	r2, r3, [r4]
 800d4f8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800d4fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d500:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800d504:	e740      	b.n	800d388 <__ieee754_rem_pio2+0x270>
 800d506:	bf00      	nop
 800d508:	41700000 	.word	0x41700000
 800d50c:	0800e274 	.word	0x0800e274

0800d510 <fabs>:
 800d510:	ec51 0b10 	vmov	r0, r1, d0
 800d514:	4602      	mov	r2, r0
 800d516:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d51a:	ec43 2b10 	vmov	d0, r2, r3
 800d51e:	4770      	bx	lr

0800d520 <__kernel_rem_pio2>:
 800d520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d524:	ed2d 8b02 	vpush	{d8}
 800d528:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800d52c:	f112 0f14 	cmn.w	r2, #20
 800d530:	9306      	str	r3, [sp, #24]
 800d532:	9104      	str	r1, [sp, #16]
 800d534:	4bc2      	ldr	r3, [pc, #776]	@ (800d840 <__kernel_rem_pio2+0x320>)
 800d536:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800d538:	9008      	str	r0, [sp, #32]
 800d53a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d53e:	9300      	str	r3, [sp, #0]
 800d540:	9b06      	ldr	r3, [sp, #24]
 800d542:	f103 33ff 	add.w	r3, r3, #4294967295
 800d546:	bfa8      	it	ge
 800d548:	1ed4      	subge	r4, r2, #3
 800d54a:	9305      	str	r3, [sp, #20]
 800d54c:	bfb2      	itee	lt
 800d54e:	2400      	movlt	r4, #0
 800d550:	2318      	movge	r3, #24
 800d552:	fb94 f4f3 	sdivge	r4, r4, r3
 800d556:	f06f 0317 	mvn.w	r3, #23
 800d55a:	fb04 3303 	mla	r3, r4, r3, r3
 800d55e:	eb03 0b02 	add.w	fp, r3, r2
 800d562:	9b00      	ldr	r3, [sp, #0]
 800d564:	9a05      	ldr	r2, [sp, #20]
 800d566:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800d830 <__kernel_rem_pio2+0x310>
 800d56a:	eb03 0802 	add.w	r8, r3, r2
 800d56e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d570:	1aa7      	subs	r7, r4, r2
 800d572:	ae20      	add	r6, sp, #128	@ 0x80
 800d574:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d578:	2500      	movs	r5, #0
 800d57a:	4545      	cmp	r5, r8
 800d57c:	dd12      	ble.n	800d5a4 <__kernel_rem_pio2+0x84>
 800d57e:	9b06      	ldr	r3, [sp, #24]
 800d580:	aa20      	add	r2, sp, #128	@ 0x80
 800d582:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d586:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800d58a:	2700      	movs	r7, #0
 800d58c:	9b00      	ldr	r3, [sp, #0]
 800d58e:	429f      	cmp	r7, r3
 800d590:	dc2e      	bgt.n	800d5f0 <__kernel_rem_pio2+0xd0>
 800d592:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800d830 <__kernel_rem_pio2+0x310>
 800d596:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d59a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d59e:	46a8      	mov	r8, r5
 800d5a0:	2600      	movs	r6, #0
 800d5a2:	e01b      	b.n	800d5dc <__kernel_rem_pio2+0xbc>
 800d5a4:	42ef      	cmn	r7, r5
 800d5a6:	d407      	bmi.n	800d5b8 <__kernel_rem_pio2+0x98>
 800d5a8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d5ac:	f7f2 ffda 	bl	8000564 <__aeabi_i2d>
 800d5b0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d5b4:	3501      	adds	r5, #1
 800d5b6:	e7e0      	b.n	800d57a <__kernel_rem_pio2+0x5a>
 800d5b8:	ec51 0b18 	vmov	r0, r1, d8
 800d5bc:	e7f8      	b.n	800d5b0 <__kernel_rem_pio2+0x90>
 800d5be:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800d5c2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d5c6:	f7f3 f837 	bl	8000638 <__aeabi_dmul>
 800d5ca:	4602      	mov	r2, r0
 800d5cc:	460b      	mov	r3, r1
 800d5ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d5d2:	f7f2 fe7b 	bl	80002cc <__adddf3>
 800d5d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d5da:	3601      	adds	r6, #1
 800d5dc:	9b05      	ldr	r3, [sp, #20]
 800d5de:	429e      	cmp	r6, r3
 800d5e0:	dded      	ble.n	800d5be <__kernel_rem_pio2+0x9e>
 800d5e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d5e6:	3701      	adds	r7, #1
 800d5e8:	ecaa 7b02 	vstmia	sl!, {d7}
 800d5ec:	3508      	adds	r5, #8
 800d5ee:	e7cd      	b.n	800d58c <__kernel_rem_pio2+0x6c>
 800d5f0:	9b00      	ldr	r3, [sp, #0]
 800d5f2:	f8dd 8000 	ldr.w	r8, [sp]
 800d5f6:	aa0c      	add	r2, sp, #48	@ 0x30
 800d5f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d5fc:	930a      	str	r3, [sp, #40]	@ 0x28
 800d5fe:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d600:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d604:	9309      	str	r3, [sp, #36]	@ 0x24
 800d606:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800d60a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d60c:	ab98      	add	r3, sp, #608	@ 0x260
 800d60e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d612:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800d616:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d61a:	ac0c      	add	r4, sp, #48	@ 0x30
 800d61c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d61e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800d622:	46a1      	mov	r9, r4
 800d624:	46c2      	mov	sl, r8
 800d626:	f1ba 0f00 	cmp.w	sl, #0
 800d62a:	dc77      	bgt.n	800d71c <__kernel_rem_pio2+0x1fc>
 800d62c:	4658      	mov	r0, fp
 800d62e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800d632:	f000 fac5 	bl	800dbc0 <scalbn>
 800d636:	ec57 6b10 	vmov	r6, r7, d0
 800d63a:	2200      	movs	r2, #0
 800d63c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800d640:	4630      	mov	r0, r6
 800d642:	4639      	mov	r1, r7
 800d644:	f7f2 fff8 	bl	8000638 <__aeabi_dmul>
 800d648:	ec41 0b10 	vmov	d0, r0, r1
 800d64c:	f000 fb34 	bl	800dcb8 <floor>
 800d650:	4b7c      	ldr	r3, [pc, #496]	@ (800d844 <__kernel_rem_pio2+0x324>)
 800d652:	ec51 0b10 	vmov	r0, r1, d0
 800d656:	2200      	movs	r2, #0
 800d658:	f7f2 ffee 	bl	8000638 <__aeabi_dmul>
 800d65c:	4602      	mov	r2, r0
 800d65e:	460b      	mov	r3, r1
 800d660:	4630      	mov	r0, r6
 800d662:	4639      	mov	r1, r7
 800d664:	f7f2 fe30 	bl	80002c8 <__aeabi_dsub>
 800d668:	460f      	mov	r7, r1
 800d66a:	4606      	mov	r6, r0
 800d66c:	f7f3 fa94 	bl	8000b98 <__aeabi_d2iz>
 800d670:	9002      	str	r0, [sp, #8]
 800d672:	f7f2 ff77 	bl	8000564 <__aeabi_i2d>
 800d676:	4602      	mov	r2, r0
 800d678:	460b      	mov	r3, r1
 800d67a:	4630      	mov	r0, r6
 800d67c:	4639      	mov	r1, r7
 800d67e:	f7f2 fe23 	bl	80002c8 <__aeabi_dsub>
 800d682:	f1bb 0f00 	cmp.w	fp, #0
 800d686:	4606      	mov	r6, r0
 800d688:	460f      	mov	r7, r1
 800d68a:	dd6c      	ble.n	800d766 <__kernel_rem_pio2+0x246>
 800d68c:	f108 31ff 	add.w	r1, r8, #4294967295
 800d690:	ab0c      	add	r3, sp, #48	@ 0x30
 800d692:	9d02      	ldr	r5, [sp, #8]
 800d694:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d698:	f1cb 0018 	rsb	r0, fp, #24
 800d69c:	fa43 f200 	asr.w	r2, r3, r0
 800d6a0:	4415      	add	r5, r2
 800d6a2:	4082      	lsls	r2, r0
 800d6a4:	1a9b      	subs	r3, r3, r2
 800d6a6:	aa0c      	add	r2, sp, #48	@ 0x30
 800d6a8:	9502      	str	r5, [sp, #8]
 800d6aa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d6ae:	f1cb 0217 	rsb	r2, fp, #23
 800d6b2:	fa43 f902 	asr.w	r9, r3, r2
 800d6b6:	f1b9 0f00 	cmp.w	r9, #0
 800d6ba:	dd64      	ble.n	800d786 <__kernel_rem_pio2+0x266>
 800d6bc:	9b02      	ldr	r3, [sp, #8]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	3301      	adds	r3, #1
 800d6c2:	9302      	str	r3, [sp, #8]
 800d6c4:	4615      	mov	r5, r2
 800d6c6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800d6ca:	4590      	cmp	r8, r2
 800d6cc:	f300 80a1 	bgt.w	800d812 <__kernel_rem_pio2+0x2f2>
 800d6d0:	f1bb 0f00 	cmp.w	fp, #0
 800d6d4:	dd07      	ble.n	800d6e6 <__kernel_rem_pio2+0x1c6>
 800d6d6:	f1bb 0f01 	cmp.w	fp, #1
 800d6da:	f000 80c1 	beq.w	800d860 <__kernel_rem_pio2+0x340>
 800d6de:	f1bb 0f02 	cmp.w	fp, #2
 800d6e2:	f000 80c8 	beq.w	800d876 <__kernel_rem_pio2+0x356>
 800d6e6:	f1b9 0f02 	cmp.w	r9, #2
 800d6ea:	d14c      	bne.n	800d786 <__kernel_rem_pio2+0x266>
 800d6ec:	4632      	mov	r2, r6
 800d6ee:	463b      	mov	r3, r7
 800d6f0:	4955      	ldr	r1, [pc, #340]	@ (800d848 <__kernel_rem_pio2+0x328>)
 800d6f2:	2000      	movs	r0, #0
 800d6f4:	f7f2 fde8 	bl	80002c8 <__aeabi_dsub>
 800d6f8:	4606      	mov	r6, r0
 800d6fa:	460f      	mov	r7, r1
 800d6fc:	2d00      	cmp	r5, #0
 800d6fe:	d042      	beq.n	800d786 <__kernel_rem_pio2+0x266>
 800d700:	4658      	mov	r0, fp
 800d702:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800d838 <__kernel_rem_pio2+0x318>
 800d706:	f000 fa5b 	bl	800dbc0 <scalbn>
 800d70a:	4630      	mov	r0, r6
 800d70c:	4639      	mov	r1, r7
 800d70e:	ec53 2b10 	vmov	r2, r3, d0
 800d712:	f7f2 fdd9 	bl	80002c8 <__aeabi_dsub>
 800d716:	4606      	mov	r6, r0
 800d718:	460f      	mov	r7, r1
 800d71a:	e034      	b.n	800d786 <__kernel_rem_pio2+0x266>
 800d71c:	4b4b      	ldr	r3, [pc, #300]	@ (800d84c <__kernel_rem_pio2+0x32c>)
 800d71e:	2200      	movs	r2, #0
 800d720:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d724:	f7f2 ff88 	bl	8000638 <__aeabi_dmul>
 800d728:	f7f3 fa36 	bl	8000b98 <__aeabi_d2iz>
 800d72c:	f7f2 ff1a 	bl	8000564 <__aeabi_i2d>
 800d730:	4b47      	ldr	r3, [pc, #284]	@ (800d850 <__kernel_rem_pio2+0x330>)
 800d732:	2200      	movs	r2, #0
 800d734:	4606      	mov	r6, r0
 800d736:	460f      	mov	r7, r1
 800d738:	f7f2 ff7e 	bl	8000638 <__aeabi_dmul>
 800d73c:	4602      	mov	r2, r0
 800d73e:	460b      	mov	r3, r1
 800d740:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d744:	f7f2 fdc0 	bl	80002c8 <__aeabi_dsub>
 800d748:	f7f3 fa26 	bl	8000b98 <__aeabi_d2iz>
 800d74c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d750:	f849 0b04 	str.w	r0, [r9], #4
 800d754:	4639      	mov	r1, r7
 800d756:	4630      	mov	r0, r6
 800d758:	f7f2 fdb8 	bl	80002cc <__adddf3>
 800d75c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d760:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d764:	e75f      	b.n	800d626 <__kernel_rem_pio2+0x106>
 800d766:	d107      	bne.n	800d778 <__kernel_rem_pio2+0x258>
 800d768:	f108 33ff 	add.w	r3, r8, #4294967295
 800d76c:	aa0c      	add	r2, sp, #48	@ 0x30
 800d76e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d772:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800d776:	e79e      	b.n	800d6b6 <__kernel_rem_pio2+0x196>
 800d778:	4b36      	ldr	r3, [pc, #216]	@ (800d854 <__kernel_rem_pio2+0x334>)
 800d77a:	2200      	movs	r2, #0
 800d77c:	f7f3 f9e2 	bl	8000b44 <__aeabi_dcmpge>
 800d780:	2800      	cmp	r0, #0
 800d782:	d143      	bne.n	800d80c <__kernel_rem_pio2+0x2ec>
 800d784:	4681      	mov	r9, r0
 800d786:	2200      	movs	r2, #0
 800d788:	2300      	movs	r3, #0
 800d78a:	4630      	mov	r0, r6
 800d78c:	4639      	mov	r1, r7
 800d78e:	f7f3 f9bb 	bl	8000b08 <__aeabi_dcmpeq>
 800d792:	2800      	cmp	r0, #0
 800d794:	f000 80c1 	beq.w	800d91a <__kernel_rem_pio2+0x3fa>
 800d798:	f108 33ff 	add.w	r3, r8, #4294967295
 800d79c:	2200      	movs	r2, #0
 800d79e:	9900      	ldr	r1, [sp, #0]
 800d7a0:	428b      	cmp	r3, r1
 800d7a2:	da70      	bge.n	800d886 <__kernel_rem_pio2+0x366>
 800d7a4:	2a00      	cmp	r2, #0
 800d7a6:	f000 808b 	beq.w	800d8c0 <__kernel_rem_pio2+0x3a0>
 800d7aa:	f108 38ff 	add.w	r8, r8, #4294967295
 800d7ae:	ab0c      	add	r3, sp, #48	@ 0x30
 800d7b0:	f1ab 0b18 	sub.w	fp, fp, #24
 800d7b4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d0f6      	beq.n	800d7aa <__kernel_rem_pio2+0x28a>
 800d7bc:	4658      	mov	r0, fp
 800d7be:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800d838 <__kernel_rem_pio2+0x318>
 800d7c2:	f000 f9fd 	bl	800dbc0 <scalbn>
 800d7c6:	f108 0301 	add.w	r3, r8, #1
 800d7ca:	00da      	lsls	r2, r3, #3
 800d7cc:	9205      	str	r2, [sp, #20]
 800d7ce:	ec55 4b10 	vmov	r4, r5, d0
 800d7d2:	aa70      	add	r2, sp, #448	@ 0x1c0
 800d7d4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800d84c <__kernel_rem_pio2+0x32c>
 800d7d8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800d7dc:	4646      	mov	r6, r8
 800d7de:	f04f 0a00 	mov.w	sl, #0
 800d7e2:	2e00      	cmp	r6, #0
 800d7e4:	f280 80d1 	bge.w	800d98a <__kernel_rem_pio2+0x46a>
 800d7e8:	4644      	mov	r4, r8
 800d7ea:	2c00      	cmp	r4, #0
 800d7ec:	f2c0 80ff 	blt.w	800d9ee <__kernel_rem_pio2+0x4ce>
 800d7f0:	4b19      	ldr	r3, [pc, #100]	@ (800d858 <__kernel_rem_pio2+0x338>)
 800d7f2:	461f      	mov	r7, r3
 800d7f4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d7f6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d7fa:	9306      	str	r3, [sp, #24]
 800d7fc:	f04f 0a00 	mov.w	sl, #0
 800d800:	f04f 0b00 	mov.w	fp, #0
 800d804:	2600      	movs	r6, #0
 800d806:	eba8 0504 	sub.w	r5, r8, r4
 800d80a:	e0e4      	b.n	800d9d6 <__kernel_rem_pio2+0x4b6>
 800d80c:	f04f 0902 	mov.w	r9, #2
 800d810:	e754      	b.n	800d6bc <__kernel_rem_pio2+0x19c>
 800d812:	f854 3b04 	ldr.w	r3, [r4], #4
 800d816:	bb0d      	cbnz	r5, 800d85c <__kernel_rem_pio2+0x33c>
 800d818:	b123      	cbz	r3, 800d824 <__kernel_rem_pio2+0x304>
 800d81a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800d81e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d822:	2301      	movs	r3, #1
 800d824:	3201      	adds	r2, #1
 800d826:	461d      	mov	r5, r3
 800d828:	e74f      	b.n	800d6ca <__kernel_rem_pio2+0x1aa>
 800d82a:	bf00      	nop
 800d82c:	f3af 8000 	nop.w
	...
 800d83c:	3ff00000 	.word	0x3ff00000
 800d840:	0800e3c0 	.word	0x0800e3c0
 800d844:	40200000 	.word	0x40200000
 800d848:	3ff00000 	.word	0x3ff00000
 800d84c:	3e700000 	.word	0x3e700000
 800d850:	41700000 	.word	0x41700000
 800d854:	3fe00000 	.word	0x3fe00000
 800d858:	0800e380 	.word	0x0800e380
 800d85c:	1acb      	subs	r3, r1, r3
 800d85e:	e7de      	b.n	800d81e <__kernel_rem_pio2+0x2fe>
 800d860:	f108 32ff 	add.w	r2, r8, #4294967295
 800d864:	ab0c      	add	r3, sp, #48	@ 0x30
 800d866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d86a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d86e:	a90c      	add	r1, sp, #48	@ 0x30
 800d870:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d874:	e737      	b.n	800d6e6 <__kernel_rem_pio2+0x1c6>
 800d876:	f108 32ff 	add.w	r2, r8, #4294967295
 800d87a:	ab0c      	add	r3, sp, #48	@ 0x30
 800d87c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d880:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d884:	e7f3      	b.n	800d86e <__kernel_rem_pio2+0x34e>
 800d886:	a90c      	add	r1, sp, #48	@ 0x30
 800d888:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d88c:	3b01      	subs	r3, #1
 800d88e:	430a      	orrs	r2, r1
 800d890:	e785      	b.n	800d79e <__kernel_rem_pio2+0x27e>
 800d892:	3401      	adds	r4, #1
 800d894:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d898:	2a00      	cmp	r2, #0
 800d89a:	d0fa      	beq.n	800d892 <__kernel_rem_pio2+0x372>
 800d89c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d89e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d8a2:	eb0d 0503 	add.w	r5, sp, r3
 800d8a6:	9b06      	ldr	r3, [sp, #24]
 800d8a8:	aa20      	add	r2, sp, #128	@ 0x80
 800d8aa:	4443      	add	r3, r8
 800d8ac:	f108 0701 	add.w	r7, r8, #1
 800d8b0:	3d98      	subs	r5, #152	@ 0x98
 800d8b2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800d8b6:	4444      	add	r4, r8
 800d8b8:	42bc      	cmp	r4, r7
 800d8ba:	da04      	bge.n	800d8c6 <__kernel_rem_pio2+0x3a6>
 800d8bc:	46a0      	mov	r8, r4
 800d8be:	e6a2      	b.n	800d606 <__kernel_rem_pio2+0xe6>
 800d8c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8c2:	2401      	movs	r4, #1
 800d8c4:	e7e6      	b.n	800d894 <__kernel_rem_pio2+0x374>
 800d8c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8c8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800d8cc:	f7f2 fe4a 	bl	8000564 <__aeabi_i2d>
 800d8d0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800db90 <__kernel_rem_pio2+0x670>
 800d8d4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d8d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d8dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d8e0:	46b2      	mov	sl, r6
 800d8e2:	f04f 0800 	mov.w	r8, #0
 800d8e6:	9b05      	ldr	r3, [sp, #20]
 800d8e8:	4598      	cmp	r8, r3
 800d8ea:	dd05      	ble.n	800d8f8 <__kernel_rem_pio2+0x3d8>
 800d8ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d8f0:	3701      	adds	r7, #1
 800d8f2:	eca5 7b02 	vstmia	r5!, {d7}
 800d8f6:	e7df      	b.n	800d8b8 <__kernel_rem_pio2+0x398>
 800d8f8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800d8fc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d900:	f7f2 fe9a 	bl	8000638 <__aeabi_dmul>
 800d904:	4602      	mov	r2, r0
 800d906:	460b      	mov	r3, r1
 800d908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d90c:	f7f2 fcde 	bl	80002cc <__adddf3>
 800d910:	f108 0801 	add.w	r8, r8, #1
 800d914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d918:	e7e5      	b.n	800d8e6 <__kernel_rem_pio2+0x3c6>
 800d91a:	f1cb 0000 	rsb	r0, fp, #0
 800d91e:	ec47 6b10 	vmov	d0, r6, r7
 800d922:	f000 f94d 	bl	800dbc0 <scalbn>
 800d926:	ec55 4b10 	vmov	r4, r5, d0
 800d92a:	4b9b      	ldr	r3, [pc, #620]	@ (800db98 <__kernel_rem_pio2+0x678>)
 800d92c:	2200      	movs	r2, #0
 800d92e:	4620      	mov	r0, r4
 800d930:	4629      	mov	r1, r5
 800d932:	f7f3 f907 	bl	8000b44 <__aeabi_dcmpge>
 800d936:	b300      	cbz	r0, 800d97a <__kernel_rem_pio2+0x45a>
 800d938:	4b98      	ldr	r3, [pc, #608]	@ (800db9c <__kernel_rem_pio2+0x67c>)
 800d93a:	2200      	movs	r2, #0
 800d93c:	4620      	mov	r0, r4
 800d93e:	4629      	mov	r1, r5
 800d940:	f7f2 fe7a 	bl	8000638 <__aeabi_dmul>
 800d944:	f7f3 f928 	bl	8000b98 <__aeabi_d2iz>
 800d948:	4606      	mov	r6, r0
 800d94a:	f7f2 fe0b 	bl	8000564 <__aeabi_i2d>
 800d94e:	4b92      	ldr	r3, [pc, #584]	@ (800db98 <__kernel_rem_pio2+0x678>)
 800d950:	2200      	movs	r2, #0
 800d952:	f7f2 fe71 	bl	8000638 <__aeabi_dmul>
 800d956:	460b      	mov	r3, r1
 800d958:	4602      	mov	r2, r0
 800d95a:	4629      	mov	r1, r5
 800d95c:	4620      	mov	r0, r4
 800d95e:	f7f2 fcb3 	bl	80002c8 <__aeabi_dsub>
 800d962:	f7f3 f919 	bl	8000b98 <__aeabi_d2iz>
 800d966:	ab0c      	add	r3, sp, #48	@ 0x30
 800d968:	f10b 0b18 	add.w	fp, fp, #24
 800d96c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d970:	f108 0801 	add.w	r8, r8, #1
 800d974:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800d978:	e720      	b.n	800d7bc <__kernel_rem_pio2+0x29c>
 800d97a:	4620      	mov	r0, r4
 800d97c:	4629      	mov	r1, r5
 800d97e:	f7f3 f90b 	bl	8000b98 <__aeabi_d2iz>
 800d982:	ab0c      	add	r3, sp, #48	@ 0x30
 800d984:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d988:	e718      	b.n	800d7bc <__kernel_rem_pio2+0x29c>
 800d98a:	ab0c      	add	r3, sp, #48	@ 0x30
 800d98c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d990:	f7f2 fde8 	bl	8000564 <__aeabi_i2d>
 800d994:	4622      	mov	r2, r4
 800d996:	462b      	mov	r3, r5
 800d998:	f7f2 fe4e 	bl	8000638 <__aeabi_dmul>
 800d99c:	4652      	mov	r2, sl
 800d99e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800d9a2:	465b      	mov	r3, fp
 800d9a4:	4620      	mov	r0, r4
 800d9a6:	4629      	mov	r1, r5
 800d9a8:	f7f2 fe46 	bl	8000638 <__aeabi_dmul>
 800d9ac:	3e01      	subs	r6, #1
 800d9ae:	4604      	mov	r4, r0
 800d9b0:	460d      	mov	r5, r1
 800d9b2:	e716      	b.n	800d7e2 <__kernel_rem_pio2+0x2c2>
 800d9b4:	9906      	ldr	r1, [sp, #24]
 800d9b6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800d9ba:	9106      	str	r1, [sp, #24]
 800d9bc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800d9c0:	f7f2 fe3a 	bl	8000638 <__aeabi_dmul>
 800d9c4:	4602      	mov	r2, r0
 800d9c6:	460b      	mov	r3, r1
 800d9c8:	4650      	mov	r0, sl
 800d9ca:	4659      	mov	r1, fp
 800d9cc:	f7f2 fc7e 	bl	80002cc <__adddf3>
 800d9d0:	3601      	adds	r6, #1
 800d9d2:	4682      	mov	sl, r0
 800d9d4:	468b      	mov	fp, r1
 800d9d6:	9b00      	ldr	r3, [sp, #0]
 800d9d8:	429e      	cmp	r6, r3
 800d9da:	dc01      	bgt.n	800d9e0 <__kernel_rem_pio2+0x4c0>
 800d9dc:	42ae      	cmp	r6, r5
 800d9de:	dde9      	ble.n	800d9b4 <__kernel_rem_pio2+0x494>
 800d9e0:	ab48      	add	r3, sp, #288	@ 0x120
 800d9e2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d9e6:	e9c5 ab00 	strd	sl, fp, [r5]
 800d9ea:	3c01      	subs	r4, #1
 800d9ec:	e6fd      	b.n	800d7ea <__kernel_rem_pio2+0x2ca>
 800d9ee:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d9f0:	2b02      	cmp	r3, #2
 800d9f2:	dc0b      	bgt.n	800da0c <__kernel_rem_pio2+0x4ec>
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	dc35      	bgt.n	800da64 <__kernel_rem_pio2+0x544>
 800d9f8:	d059      	beq.n	800daae <__kernel_rem_pio2+0x58e>
 800d9fa:	9b02      	ldr	r3, [sp, #8]
 800d9fc:	f003 0007 	and.w	r0, r3, #7
 800da00:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800da04:	ecbd 8b02 	vpop	{d8}
 800da08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da0c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800da0e:	2b03      	cmp	r3, #3
 800da10:	d1f3      	bne.n	800d9fa <__kernel_rem_pio2+0x4da>
 800da12:	9b05      	ldr	r3, [sp, #20]
 800da14:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800da18:	eb0d 0403 	add.w	r4, sp, r3
 800da1c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800da20:	4625      	mov	r5, r4
 800da22:	46c2      	mov	sl, r8
 800da24:	f1ba 0f00 	cmp.w	sl, #0
 800da28:	dc69      	bgt.n	800dafe <__kernel_rem_pio2+0x5de>
 800da2a:	4645      	mov	r5, r8
 800da2c:	2d01      	cmp	r5, #1
 800da2e:	f300 8087 	bgt.w	800db40 <__kernel_rem_pio2+0x620>
 800da32:	9c05      	ldr	r4, [sp, #20]
 800da34:	ab48      	add	r3, sp, #288	@ 0x120
 800da36:	441c      	add	r4, r3
 800da38:	2000      	movs	r0, #0
 800da3a:	2100      	movs	r1, #0
 800da3c:	f1b8 0f01 	cmp.w	r8, #1
 800da40:	f300 809c 	bgt.w	800db7c <__kernel_rem_pio2+0x65c>
 800da44:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800da48:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800da4c:	f1b9 0f00 	cmp.w	r9, #0
 800da50:	f040 80a6 	bne.w	800dba0 <__kernel_rem_pio2+0x680>
 800da54:	9b04      	ldr	r3, [sp, #16]
 800da56:	e9c3 5600 	strd	r5, r6, [r3]
 800da5a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800da5e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800da62:	e7ca      	b.n	800d9fa <__kernel_rem_pio2+0x4da>
 800da64:	9d05      	ldr	r5, [sp, #20]
 800da66:	ab48      	add	r3, sp, #288	@ 0x120
 800da68:	441d      	add	r5, r3
 800da6a:	4644      	mov	r4, r8
 800da6c:	2000      	movs	r0, #0
 800da6e:	2100      	movs	r1, #0
 800da70:	2c00      	cmp	r4, #0
 800da72:	da35      	bge.n	800dae0 <__kernel_rem_pio2+0x5c0>
 800da74:	f1b9 0f00 	cmp.w	r9, #0
 800da78:	d038      	beq.n	800daec <__kernel_rem_pio2+0x5cc>
 800da7a:	4602      	mov	r2, r0
 800da7c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800da80:	9c04      	ldr	r4, [sp, #16]
 800da82:	e9c4 2300 	strd	r2, r3, [r4]
 800da86:	4602      	mov	r2, r0
 800da88:	460b      	mov	r3, r1
 800da8a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800da8e:	f7f2 fc1b 	bl	80002c8 <__aeabi_dsub>
 800da92:	ad4a      	add	r5, sp, #296	@ 0x128
 800da94:	2401      	movs	r4, #1
 800da96:	45a0      	cmp	r8, r4
 800da98:	da2b      	bge.n	800daf2 <__kernel_rem_pio2+0x5d2>
 800da9a:	f1b9 0f00 	cmp.w	r9, #0
 800da9e:	d002      	beq.n	800daa6 <__kernel_rem_pio2+0x586>
 800daa0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800daa4:	4619      	mov	r1, r3
 800daa6:	9b04      	ldr	r3, [sp, #16]
 800daa8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800daac:	e7a5      	b.n	800d9fa <__kernel_rem_pio2+0x4da>
 800daae:	9c05      	ldr	r4, [sp, #20]
 800dab0:	ab48      	add	r3, sp, #288	@ 0x120
 800dab2:	441c      	add	r4, r3
 800dab4:	2000      	movs	r0, #0
 800dab6:	2100      	movs	r1, #0
 800dab8:	f1b8 0f00 	cmp.w	r8, #0
 800dabc:	da09      	bge.n	800dad2 <__kernel_rem_pio2+0x5b2>
 800dabe:	f1b9 0f00 	cmp.w	r9, #0
 800dac2:	d002      	beq.n	800daca <__kernel_rem_pio2+0x5aa>
 800dac4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dac8:	4619      	mov	r1, r3
 800daca:	9b04      	ldr	r3, [sp, #16]
 800dacc:	e9c3 0100 	strd	r0, r1, [r3]
 800dad0:	e793      	b.n	800d9fa <__kernel_rem_pio2+0x4da>
 800dad2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dad6:	f7f2 fbf9 	bl	80002cc <__adddf3>
 800dada:	f108 38ff 	add.w	r8, r8, #4294967295
 800dade:	e7eb      	b.n	800dab8 <__kernel_rem_pio2+0x598>
 800dae0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800dae4:	f7f2 fbf2 	bl	80002cc <__adddf3>
 800dae8:	3c01      	subs	r4, #1
 800daea:	e7c1      	b.n	800da70 <__kernel_rem_pio2+0x550>
 800daec:	4602      	mov	r2, r0
 800daee:	460b      	mov	r3, r1
 800daf0:	e7c6      	b.n	800da80 <__kernel_rem_pio2+0x560>
 800daf2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800daf6:	f7f2 fbe9 	bl	80002cc <__adddf3>
 800dafa:	3401      	adds	r4, #1
 800dafc:	e7cb      	b.n	800da96 <__kernel_rem_pio2+0x576>
 800dafe:	ed35 7b02 	vldmdb	r5!, {d7}
 800db02:	ed8d 7b00 	vstr	d7, [sp]
 800db06:	ed95 7b02 	vldr	d7, [r5, #8]
 800db0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db0e:	ec53 2b17 	vmov	r2, r3, d7
 800db12:	ed8d 7b06 	vstr	d7, [sp, #24]
 800db16:	f7f2 fbd9 	bl	80002cc <__adddf3>
 800db1a:	4602      	mov	r2, r0
 800db1c:	460b      	mov	r3, r1
 800db1e:	4606      	mov	r6, r0
 800db20:	460f      	mov	r7, r1
 800db22:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db26:	f7f2 fbcf 	bl	80002c8 <__aeabi_dsub>
 800db2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800db2e:	f7f2 fbcd 	bl	80002cc <__adddf3>
 800db32:	f10a 3aff 	add.w	sl, sl, #4294967295
 800db36:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800db3a:	e9c5 6700 	strd	r6, r7, [r5]
 800db3e:	e771      	b.n	800da24 <__kernel_rem_pio2+0x504>
 800db40:	ed34 7b02 	vldmdb	r4!, {d7}
 800db44:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800db48:	ec51 0b17 	vmov	r0, r1, d7
 800db4c:	4652      	mov	r2, sl
 800db4e:	465b      	mov	r3, fp
 800db50:	ed8d 7b00 	vstr	d7, [sp]
 800db54:	f7f2 fbba 	bl	80002cc <__adddf3>
 800db58:	4602      	mov	r2, r0
 800db5a:	460b      	mov	r3, r1
 800db5c:	4606      	mov	r6, r0
 800db5e:	460f      	mov	r7, r1
 800db60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db64:	f7f2 fbb0 	bl	80002c8 <__aeabi_dsub>
 800db68:	4652      	mov	r2, sl
 800db6a:	465b      	mov	r3, fp
 800db6c:	f7f2 fbae 	bl	80002cc <__adddf3>
 800db70:	3d01      	subs	r5, #1
 800db72:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800db76:	e9c4 6700 	strd	r6, r7, [r4]
 800db7a:	e757      	b.n	800da2c <__kernel_rem_pio2+0x50c>
 800db7c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800db80:	f7f2 fba4 	bl	80002cc <__adddf3>
 800db84:	f108 38ff 	add.w	r8, r8, #4294967295
 800db88:	e758      	b.n	800da3c <__kernel_rem_pio2+0x51c>
 800db8a:	bf00      	nop
 800db8c:	f3af 8000 	nop.w
	...
 800db98:	41700000 	.word	0x41700000
 800db9c:	3e700000 	.word	0x3e700000
 800dba0:	9b04      	ldr	r3, [sp, #16]
 800dba2:	9a04      	ldr	r2, [sp, #16]
 800dba4:	601d      	str	r5, [r3, #0]
 800dba6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800dbaa:	605c      	str	r4, [r3, #4]
 800dbac:	609f      	str	r7, [r3, #8]
 800dbae:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800dbb2:	60d3      	str	r3, [r2, #12]
 800dbb4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dbb8:	6110      	str	r0, [r2, #16]
 800dbba:	6153      	str	r3, [r2, #20]
 800dbbc:	e71d      	b.n	800d9fa <__kernel_rem_pio2+0x4da>
 800dbbe:	bf00      	nop

0800dbc0 <scalbn>:
 800dbc0:	b570      	push	{r4, r5, r6, lr}
 800dbc2:	ec55 4b10 	vmov	r4, r5, d0
 800dbc6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800dbca:	4606      	mov	r6, r0
 800dbcc:	462b      	mov	r3, r5
 800dbce:	b991      	cbnz	r1, 800dbf6 <scalbn+0x36>
 800dbd0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800dbd4:	4323      	orrs	r3, r4
 800dbd6:	d03b      	beq.n	800dc50 <scalbn+0x90>
 800dbd8:	4b33      	ldr	r3, [pc, #204]	@ (800dca8 <scalbn+0xe8>)
 800dbda:	4620      	mov	r0, r4
 800dbdc:	4629      	mov	r1, r5
 800dbde:	2200      	movs	r2, #0
 800dbe0:	f7f2 fd2a 	bl	8000638 <__aeabi_dmul>
 800dbe4:	4b31      	ldr	r3, [pc, #196]	@ (800dcac <scalbn+0xec>)
 800dbe6:	429e      	cmp	r6, r3
 800dbe8:	4604      	mov	r4, r0
 800dbea:	460d      	mov	r5, r1
 800dbec:	da0f      	bge.n	800dc0e <scalbn+0x4e>
 800dbee:	a326      	add	r3, pc, #152	@ (adr r3, 800dc88 <scalbn+0xc8>)
 800dbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbf4:	e01e      	b.n	800dc34 <scalbn+0x74>
 800dbf6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800dbfa:	4291      	cmp	r1, r2
 800dbfc:	d10b      	bne.n	800dc16 <scalbn+0x56>
 800dbfe:	4622      	mov	r2, r4
 800dc00:	4620      	mov	r0, r4
 800dc02:	4629      	mov	r1, r5
 800dc04:	f7f2 fb62 	bl	80002cc <__adddf3>
 800dc08:	4604      	mov	r4, r0
 800dc0a:	460d      	mov	r5, r1
 800dc0c:	e020      	b.n	800dc50 <scalbn+0x90>
 800dc0e:	460b      	mov	r3, r1
 800dc10:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800dc14:	3936      	subs	r1, #54	@ 0x36
 800dc16:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800dc1a:	4296      	cmp	r6, r2
 800dc1c:	dd0d      	ble.n	800dc3a <scalbn+0x7a>
 800dc1e:	2d00      	cmp	r5, #0
 800dc20:	a11b      	add	r1, pc, #108	@ (adr r1, 800dc90 <scalbn+0xd0>)
 800dc22:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc26:	da02      	bge.n	800dc2e <scalbn+0x6e>
 800dc28:	a11b      	add	r1, pc, #108	@ (adr r1, 800dc98 <scalbn+0xd8>)
 800dc2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc2e:	a318      	add	r3, pc, #96	@ (adr r3, 800dc90 <scalbn+0xd0>)
 800dc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc34:	f7f2 fd00 	bl	8000638 <__aeabi_dmul>
 800dc38:	e7e6      	b.n	800dc08 <scalbn+0x48>
 800dc3a:	1872      	adds	r2, r6, r1
 800dc3c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800dc40:	428a      	cmp	r2, r1
 800dc42:	dcec      	bgt.n	800dc1e <scalbn+0x5e>
 800dc44:	2a00      	cmp	r2, #0
 800dc46:	dd06      	ble.n	800dc56 <scalbn+0x96>
 800dc48:	f36f 531e 	bfc	r3, #20, #11
 800dc4c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800dc50:	ec45 4b10 	vmov	d0, r4, r5
 800dc54:	bd70      	pop	{r4, r5, r6, pc}
 800dc56:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800dc5a:	da08      	bge.n	800dc6e <scalbn+0xae>
 800dc5c:	2d00      	cmp	r5, #0
 800dc5e:	a10a      	add	r1, pc, #40	@ (adr r1, 800dc88 <scalbn+0xc8>)
 800dc60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc64:	dac3      	bge.n	800dbee <scalbn+0x2e>
 800dc66:	a10e      	add	r1, pc, #56	@ (adr r1, 800dca0 <scalbn+0xe0>)
 800dc68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc6c:	e7bf      	b.n	800dbee <scalbn+0x2e>
 800dc6e:	3236      	adds	r2, #54	@ 0x36
 800dc70:	f36f 531e 	bfc	r3, #20, #11
 800dc74:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800dc78:	4620      	mov	r0, r4
 800dc7a:	4b0d      	ldr	r3, [pc, #52]	@ (800dcb0 <scalbn+0xf0>)
 800dc7c:	4629      	mov	r1, r5
 800dc7e:	2200      	movs	r2, #0
 800dc80:	e7d8      	b.n	800dc34 <scalbn+0x74>
 800dc82:	bf00      	nop
 800dc84:	f3af 8000 	nop.w
 800dc88:	c2f8f359 	.word	0xc2f8f359
 800dc8c:	01a56e1f 	.word	0x01a56e1f
 800dc90:	8800759c 	.word	0x8800759c
 800dc94:	7e37e43c 	.word	0x7e37e43c
 800dc98:	8800759c 	.word	0x8800759c
 800dc9c:	fe37e43c 	.word	0xfe37e43c
 800dca0:	c2f8f359 	.word	0xc2f8f359
 800dca4:	81a56e1f 	.word	0x81a56e1f
 800dca8:	43500000 	.word	0x43500000
 800dcac:	ffff3cb0 	.word	0xffff3cb0
 800dcb0:	3c900000 	.word	0x3c900000
 800dcb4:	00000000 	.word	0x00000000

0800dcb8 <floor>:
 800dcb8:	ec51 0b10 	vmov	r0, r1, d0
 800dcbc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dcc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcc4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800dcc8:	2e13      	cmp	r6, #19
 800dcca:	460c      	mov	r4, r1
 800dccc:	4605      	mov	r5, r0
 800dcce:	4680      	mov	r8, r0
 800dcd0:	dc34      	bgt.n	800dd3c <floor+0x84>
 800dcd2:	2e00      	cmp	r6, #0
 800dcd4:	da17      	bge.n	800dd06 <floor+0x4e>
 800dcd6:	a332      	add	r3, pc, #200	@ (adr r3, 800dda0 <floor+0xe8>)
 800dcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcdc:	f7f2 faf6 	bl	80002cc <__adddf3>
 800dce0:	2200      	movs	r2, #0
 800dce2:	2300      	movs	r3, #0
 800dce4:	f7f2 ff38 	bl	8000b58 <__aeabi_dcmpgt>
 800dce8:	b150      	cbz	r0, 800dd00 <floor+0x48>
 800dcea:	2c00      	cmp	r4, #0
 800dcec:	da55      	bge.n	800dd9a <floor+0xe2>
 800dcee:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800dcf2:	432c      	orrs	r4, r5
 800dcf4:	2500      	movs	r5, #0
 800dcf6:	42ac      	cmp	r4, r5
 800dcf8:	4c2b      	ldr	r4, [pc, #172]	@ (800dda8 <floor+0xf0>)
 800dcfa:	bf08      	it	eq
 800dcfc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800dd00:	4621      	mov	r1, r4
 800dd02:	4628      	mov	r0, r5
 800dd04:	e023      	b.n	800dd4e <floor+0x96>
 800dd06:	4f29      	ldr	r7, [pc, #164]	@ (800ddac <floor+0xf4>)
 800dd08:	4137      	asrs	r7, r6
 800dd0a:	ea01 0307 	and.w	r3, r1, r7
 800dd0e:	4303      	orrs	r3, r0
 800dd10:	d01d      	beq.n	800dd4e <floor+0x96>
 800dd12:	a323      	add	r3, pc, #140	@ (adr r3, 800dda0 <floor+0xe8>)
 800dd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd18:	f7f2 fad8 	bl	80002cc <__adddf3>
 800dd1c:	2200      	movs	r2, #0
 800dd1e:	2300      	movs	r3, #0
 800dd20:	f7f2 ff1a 	bl	8000b58 <__aeabi_dcmpgt>
 800dd24:	2800      	cmp	r0, #0
 800dd26:	d0eb      	beq.n	800dd00 <floor+0x48>
 800dd28:	2c00      	cmp	r4, #0
 800dd2a:	bfbe      	ittt	lt
 800dd2c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800dd30:	4133      	asrlt	r3, r6
 800dd32:	18e4      	addlt	r4, r4, r3
 800dd34:	ea24 0407 	bic.w	r4, r4, r7
 800dd38:	2500      	movs	r5, #0
 800dd3a:	e7e1      	b.n	800dd00 <floor+0x48>
 800dd3c:	2e33      	cmp	r6, #51	@ 0x33
 800dd3e:	dd0a      	ble.n	800dd56 <floor+0x9e>
 800dd40:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800dd44:	d103      	bne.n	800dd4e <floor+0x96>
 800dd46:	4602      	mov	r2, r0
 800dd48:	460b      	mov	r3, r1
 800dd4a:	f7f2 fabf 	bl	80002cc <__adddf3>
 800dd4e:	ec41 0b10 	vmov	d0, r0, r1
 800dd52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd56:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800dd5a:	f04f 37ff 	mov.w	r7, #4294967295
 800dd5e:	40df      	lsrs	r7, r3
 800dd60:	4207      	tst	r7, r0
 800dd62:	d0f4      	beq.n	800dd4e <floor+0x96>
 800dd64:	a30e      	add	r3, pc, #56	@ (adr r3, 800dda0 <floor+0xe8>)
 800dd66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd6a:	f7f2 faaf 	bl	80002cc <__adddf3>
 800dd6e:	2200      	movs	r2, #0
 800dd70:	2300      	movs	r3, #0
 800dd72:	f7f2 fef1 	bl	8000b58 <__aeabi_dcmpgt>
 800dd76:	2800      	cmp	r0, #0
 800dd78:	d0c2      	beq.n	800dd00 <floor+0x48>
 800dd7a:	2c00      	cmp	r4, #0
 800dd7c:	da0a      	bge.n	800dd94 <floor+0xdc>
 800dd7e:	2e14      	cmp	r6, #20
 800dd80:	d101      	bne.n	800dd86 <floor+0xce>
 800dd82:	3401      	adds	r4, #1
 800dd84:	e006      	b.n	800dd94 <floor+0xdc>
 800dd86:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800dd8a:	2301      	movs	r3, #1
 800dd8c:	40b3      	lsls	r3, r6
 800dd8e:	441d      	add	r5, r3
 800dd90:	4545      	cmp	r5, r8
 800dd92:	d3f6      	bcc.n	800dd82 <floor+0xca>
 800dd94:	ea25 0507 	bic.w	r5, r5, r7
 800dd98:	e7b2      	b.n	800dd00 <floor+0x48>
 800dd9a:	2500      	movs	r5, #0
 800dd9c:	462c      	mov	r4, r5
 800dd9e:	e7af      	b.n	800dd00 <floor+0x48>
 800dda0:	8800759c 	.word	0x8800759c
 800dda4:	7e37e43c 	.word	0x7e37e43c
 800dda8:	bff00000 	.word	0xbff00000
 800ddac:	000fffff 	.word	0x000fffff

0800ddb0 <_init>:
 800ddb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddb2:	bf00      	nop
 800ddb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddb6:	bc08      	pop	{r3}
 800ddb8:	469e      	mov	lr, r3
 800ddba:	4770      	bx	lr

0800ddbc <_fini>:
 800ddbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddbe:	bf00      	nop
 800ddc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddc2:	bc08      	pop	{r3}
 800ddc4:	469e      	mov	lr, r3
 800ddc6:	4770      	bx	lr
