Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /export/home/wllv/cacheProject/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to /export/home/wllv/cacheProject/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "processor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "processor"
Output Format                      : NGC
Target Device                      : xa2s50e-6-tq144

---- Source Options
Top Module Name                    : processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : processor.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "processor.v" in library work
Compiling verilog include file "./def.v"
Module <processor> compiled
No errors in compilation
Analysis of file <"processor.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <processor> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <processor>.
Module <processor> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <processor>.
    Related source file is "processor.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <addrToMem>.
    Found 16-bit register for signal <data>.
    Found 16-bit register for signal <dataToMem>.
    Found 2-bit register for signal <rwToMem>.
    Found 8-bit register for signal <counter>.
    Found 8-bit adder for signal <counter$share0000>.
    Found 64-bit register for signal <regFile>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 122 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <processor> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 9
 16-bit register                                       : 7
 2-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 16-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 01    | 11
 10    | 10
-------------------
Loading device for application Rf_Device from file '2s50e.nph' in environment /export/EDAs/xilinx/ISE10/ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 124
 Flip-Flops                                            : 124
# Multiplexers                                         : 16
 1-bit 4-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <processor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block processor, actual ratio is 13.
FlipFlop state_FSM_FFd1 has been replicated 3 time(s)
FlipFlop state_FSM_FFd2 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 130
 Flip-Flops                                            : 130

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : processor.ngr
Top Level Output File Name         : processor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 139

Cell Usage :
# BELS                             : 244
#      INV                         : 1
#      LUT2                        : 11
#      LUT2_L                      : 1
#      LUT3                        : 48
#      LUT4                        : 138
#      LUT4_D                      : 22
#      LUT4_L                      : 4
#      MUXF5                       : 18
#      VCC                         : 1
# FlipFlops/Latches                : 130
#      FDE                         : 64
#      FDR                         : 45
#      FDRE                        : 16
#      FDRS                        : 4
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 138
#      IBUF                        : 42
#      OBUF                        : 96
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa2s50etq144-6 

 Number of Slices:                      122  out of    768    15%  
 Number of Slice Flip Flops:            130  out of   1536     8%  
 Number of 4 input LUTs:                225  out of   1536    14%  
 Number of IOs:                         139
 Number of bonded IOBs:                 139  out of     98   141% (*) 
 Number of GCLKs:                         1  out of      4    25%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 130   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.072ns (Maximum Frequency: 141.403MHz)
   Minimum input arrival time before clock: 12.730ns
   Maximum output required time after clock: 9.432ns
   Maximum combinational path delay: 9.024ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.072ns (frequency: 141.403MHz)
  Total number of paths / destination ports: 653 / 179
-------------------------------------------------------------------------
Delay:               7.072ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1_3 (FF)
  Destination:       counter_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd1_3 to counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.992   2.900  state_FSM_FFd1_3 (state_FSM_FFd1_3)
     LUT4_D:I0->O          4   0.468   1.520  counter_mux0000<0>1 (N111)
     LUT4:I3->O            1   0.468   0.000  counter_mux0000<3>1 (counter_mux0000<3>)
     FDR:D                     0.724          counter_3
    ----------------------------------------
    Total                      7.072ns (2.652ns logic, 4.420ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2340 / 280
-------------------------------------------------------------------------
Offset:              12.730ns (Levels of Logic = 6)
  Source:            instruction<23> (PAD)
  Destination:       regFile_3_0 (FF)
  Destination Clock: clk rising

  Data Path: instruction<23> to regFile_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            47   0.797   3.675  instruction_23_IBUF (instruction_23_IBUF)
     LUT4:I0->O            1   0.468   0.000  regFile_0_mux0000<0>11_SW0_SW0_F (N126)
     MUXF5:I0->O           4   0.422   1.520  regFile_0_mux0000<0>11_SW0_SW0 (N47)
     LUT3:I2->O            1   0.468   0.920  regFile_0_mux0000<0>11_SW0 (N98)
     LUT4:I1->O           16   0.468   2.800  regFile_3_mux0000<0>11 (N31)
     LUT4:I0->O            1   0.468   0.000  regFile_3_mux0000<9>1 (regFile_3_mux0000<9>)
     FDE:D                     0.724          regFile_3_9
    ----------------------------------------
    Total                     12.730ns (3.815ns logic, 8.915ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 93 / 92
-------------------------------------------------------------------------
Offset:              9.432ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       cpuState<1> (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd1 to cpuState<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.992   2.450  state_FSM_FFd1 (state_FSM_FFd1)
     LUT2:I1->O            1   0.468   0.920  state_or00001 (cpuState_1_OBUF)
     OBUF:I->O                 4.602          cpuState_1_OBUF (cpuState<1>)
    ----------------------------------------
    Total                      9.432ns (6.062ns logic, 3.370ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               9.024ns (Levels of Logic = 2)
  Source:            instruction<16> (PAD)
  Destination:       regId<0> (PAD)

  Data Path: instruction<16> to regId<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   0.797   3.625  instruction_16_IBUF (instruction_16_IBUF)
     OBUF:I->O                 4.602          regId_0_OBUF (regId<0>)
    ----------------------------------------
    Total                      9.024ns (5.399ns logic, 3.625ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.69 secs
 
--> 


Total memory usage is 323900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

