<!DOCTYPE html PUBLIC "-//W3C//DTD HTML EXPERIMENTAL 970324//EN">
<html><head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="GENERATOR" content="Adobe FrameMaker 5.5/HTML Export Filter">
<link rel="STYLESHEET" href="8086_88%20Device%20Specifications_files/8086_chipset.css">
<title> 8086/88 Device Specifications</title></head>
<body bgcolor="#ffffff">
<div>
<h2 class="header1">
<a name="pgfId=596635">
 </a>
8086/88 Device Specifications</h2>
<ul>
<li class="Indent1">
<a name="pgfId=597460">
 </a>
<em class="StdFmt">
Both are packaged in DIP (Dual In-Line Packages).</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=597462">
 </a>
<em class="StdFmt">
 8086: 16-bit microprocessor with a </em>
<strong class="BoldFmt">
16-bit</strong>
<em class="StdFmt">
 data bus</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=597463">
 </a>
<em class="StdFmt">
 8088: 16-bit microprocessor with an </em>
<strong class="BoldFmt">
8-bit</strong>
<em class="StdFmt">
 data bus.</em>
</li>
</ul>
<p class="Body">
<a name="pgfId=597466">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<li class="Indent1">
<a name="pgfId=597467">
 </a>
<em class="StdFmt">
Both are 5V parts:</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=597468">
 </a>
<em class="StdFmt">
 8086: Draws a maximum supply current of 360mA.</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=597469">
 </a>
<em class="StdFmt">
 8086: Draws a maximum supply current of 340mA.</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=597470">
 </a>
<em class="StdFmt">
 80C86/80C88: CMOS version draws 10mA with temp spec -40 to 225degF.</em>
</li>
</ul>
<p class="Body">
<a name="pgfId=597473">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<li class="Indent1">
<a name="pgfId=597474">
 </a>
<em class="StdFmt">
Input/Output current levels:</em>
</li>
</ul>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-1.gif">
</div>
<ul>
<ul>
<li class="Indent2">
<a name="pgfId=597561">
 </a>
<em class="StdFmt">
Yields a 350mV noise immunity for logic 0 (Output max can be as high as 450mV while input max can be no higher than 800mV).</em>
</li>
<li class="Indent2">
<a name="pgfId=597562">
 </a>
<em class="StdFmt">
This limits the loading on the outputs.</em>
</li>
</ul>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=597449">
 </a>
8086/88 Pinout</h2>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-2.gif">
</div>
</div>
<div>
<h2 class="header1">
<a name="pgfId=597309">
 </a>
8086/88 Pinout</h2>
<ul>
<li class="Indent1">
<a name="pgfId=597308">
 </a>
<em class="StdFmt">
Pin functions:</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=597563">
 </a>
<em class="StdFmt">
 AD15-AD0</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597569">
 </a>
<em class="StdFmt">
Multiplexed address(ALE=1)/data bus(ALE=0). </em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597564">
 </a>
<em class="StdFmt">
 A19/S6-A16/S3 (multiplexed)</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597572">
 </a>
<em class="StdFmt">
High order 4 bits of the 20-bit address OR status bits S6-S3.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597713">
 </a>
<em class="StdFmt">
 M/IO</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597716">
 </a>
<em class="StdFmt">
Indicates if address is a Memory or IO address.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597721">
 </a>
<em class="StdFmt">
 RD</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597722">
 </a>
<em class="StdFmt">
When 0, data bus is driven by memory or an I/O device.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597711">
 </a>
<em class="StdFmt">
 WR</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597725">
 </a>
<em class="StdFmt">
Microprocessor is driving data bus to memory or an I/O device. When 0, data bus contains valid data.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=598003">
 </a>
<em class="StdFmt">
 ALE (Address latch enable)</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=598004">
 </a>
<em class="StdFmt">
When 1, address data bus contains a memory or I/O address.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=598005">
 </a>
<em class="StdFmt">
 DT/R (Data Transmit/Receive)</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=598006">
 </a>
<em class="StdFmt">
Data bus is transmitting/receiving data.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=598037">
 </a>
<em class="StdFmt">
 DEN (Data bus Enable)</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=598042">
 </a>
<em class="StdFmt">
Activates external data bus buffers.</em>
</li>
</ul>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=597742">
 </a>
8086/88 Pinout</h2>
<ul>
<li class="Indent1">
<a name="pgfId=597743">
 </a>
<em class="StdFmt">
Pin functions:</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=597740">
 </a>
<em class="StdFmt">
 S7, S6, S5, S4, S3, </em>
S2, S1, S0</li>
<ul>
<li class="Indent2">
<a name="pgfId=597575">
 </a>
<em class="StdFmt">
S7: Logic 1, S6: Logic 0.</em>
</li>
<li class="Indent2">
<a name="pgfId=597577">
 </a>
<em class="StdFmt">
S5: Indicates condition of IF flag bits.</em>
</li>
<li class="Indent2">
<a name="pgfId=597578">
 </a>
<em class="StdFmt">
S4-S3: Indicate which segment is accessed during current bus cycle:</em>
</li>
</ul>
</ul>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-3.gif">
</div>
<ul>
<ul>
<li class="Indent2">
<a name="pgfId=597697">
 </a>
S2, S1, S0<em class="StdFmt">
: Indicate function of current bus cycle (decoded by 8288).</em>
</li>
</ul>
</ul>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-4.gif">
</div>
</div>
<div>
<h2 class="header1">
<a name="pgfId=597668">
 </a>
8086/88 Pinout</h2>
<ul>
<li class="Indent1">
<a name="pgfId=597669">
 </a>
<em class="StdFmt">
Pin functions:</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=597761">
 </a>
<em class="StdFmt">
 INTR</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597762">
 </a>
<em class="StdFmt">
When 1 and IF=1, microprocessor prepares to service interrupt. </em>
INTA <em class="StdFmt">
becomes active after current instruction completes.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597708">
 </a>
 INTA</li>
<ul>
<li class="Indent2">
<a name="pgfId=597765">
 </a>
<strong class="BoldFmt">
Interrupt Acknowledge</strong>
<em class="StdFmt">
 generated by the microprocessor in response to INTR. Causes the interrupt vector to be put onto the data bus.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597824">
 </a>
<em class="StdFmt">
 NMI</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597825">
 </a>
<em class="StdFmt">
Non-maskable interrupt. Similar to INTR except IF flag bit is not consulted and interrupt is vector 2.</em>
</li>
</ul>
</ul>
<p class="Body">
<a name="pgfId=597832">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597833">
 </a>
<em class="StdFmt">
 CLK</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597834">
 </a>
<em class="StdFmt">
Clock input must have a duty cycle of 33% (high for 1/3 and low for 2/3s)</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597835">
 </a>
<em class="StdFmt">
 VCC/GND</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597836">
 </a>
<em class="StdFmt">
Power supply (5V) and GND (0V).</em>
</li>
</ul>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=597980">
 </a>
8086/88 Pinout</h2>
<ul>
<li class="Indent1">
<a name="pgfId=597981">
 </a>
<em class="StdFmt">
Pin functions:</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=597987">
 </a>
<em class="StdFmt">
 MN/</em>
MX</li>
<ul>
<li class="Indent2">
<a name="pgfId=597988">
 </a>
<em class="StdFmt">
Select minimum (5V) or maximum mode (0V) of operation.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597974">
 </a>
 BHE</li>
<ul>
<li class="Indent2">
<a name="pgfId=597991">
 </a>
<em class="StdFmt">
Bus High Enable. Enables the most significant data bus bits (D</em>
<sub class="SubFmt">
15</sub>
<em class="StdFmt">
-D</em>
<sub class="SubFmt">
8</sub>
<em class="StdFmt">
) during a read or write operation.</em>
</li>
</ul>
</ul>
<p class="Body">
<a name="pgfId=598074">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597996">
 </a>
<em class="StdFmt">
 READY</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597997">
 </a>
<em class="StdFmt">
Used to insert wait states (controlled by memory and IO for reads/writes) into the microprocessor.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597998">
 </a>
<em class="StdFmt">
 RESET</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=597999">
 </a>
<em class="StdFmt">
Microprocessor resets if this pin is held high for 4 clock periods.</em>
</li>
<li class="Indent2">
<a name="pgfId=598000">
 </a>
<em class="StdFmt">
Instruction execution begins at FFFF0H and IF flag is cleared.</em>
</li>
</ul>
</ul>
<p class="Body">
<a name="pgfId=602291">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=598087">
 </a>
 TEST</li>
<ul>
<li class="Indent2">
<a name="pgfId=598091">
 </a>
<em class="StdFmt">
An input that is tested by the WAIT instruction.</em>
</li>
<li class="Indent2">
<a name="pgfId=598092">
 </a>
<em class="StdFmt">
Commonly connected to the 8087 coprocessor.</em>
</li>
</ul>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=598094">
 </a>
8086/88 Pinout</h2>
<ul>
<li class="Indent1">
<a name="pgfId=598095">
 </a>
<em class="StdFmt">
Pin functions:</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=598085">
 </a>
<em class="StdFmt">
 HOLD</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=598086">
 </a>
<em class="StdFmt">
Requests a direct memory access (DMA). When 1, microprocessor stops and 
places address, data and control bus in high-impedance state.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=597994">
 </a>
<em class="StdFmt">
 HLDA (Hold Acknowledge)</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=598045">
 </a>
<em class="StdFmt">
Indicates that the microprocessor has entered the hold state.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=598073">
 </a>
 RO/GT1 <em class="StdFmt">
and </em>
RO/GT0</li>
<ul>
<li class="Indent2">
<a name="pgfId=598076">
 </a>
<em class="StdFmt">
Request/grant pins request/grant direct memory accesses (DMA) during maximum mode operation. </em>
</li>
</ul>
</ul>
<p class="Body">
<a name="pgfId=598186">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=598187">
 </a>
 LOCK</li>
<ul>
<li class="Indent2">
<a name="pgfId=598188">
 </a>
<em class="StdFmt">
Lock output is used to lock peripherals off the system. Activated by using the LOCK: prefix on any instruction.</em>
</li>
</ul>
<li class="Bulleted1" type="disk">
<a name="pgfId=598189">
 </a>
<em class="StdFmt">
 QS1 and QS0</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=598190">
 </a>
<em class="StdFmt">
The queue status bits show status of internal instruction queue. Provided for access by the numeric coprocessor (8087).</em>
</li>
</ul>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=598921">
 </a>
8284A Clock Generator</h2>
<ul>
<li class="Indent1">
<a name="pgfId=598930">
 </a>
<em class="StdFmt">
Basic functions:</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=598931">
 </a>
<em class="StdFmt">
 Clock generation.</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=598932">
 </a>
<em class="StdFmt">
 RESET synchronization.</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=598939">
 </a>
<em class="StdFmt">
 READY synchronization.</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=598936">
 </a>
<em class="StdFmt">
 Peripheral clock signal.</em>
</li>
</ul>
<p class="Body">
<a name="pgfId=598934">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<li class="Indent1">
<a name="pgfId=598935">
 </a>
<em class="StdFmt">
Connection of the 8284 and the 8086. </em>
</li>
</ul>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-5.gif">
</div>
</div>
<div>
<h2 class="header1">
<a name="pgfId=598193">
 </a>
8284A Clock Generator</h2>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-6.gif">
</div>
</div>
<div>
<h2 class="header1">
<a name="pgfId=599337">
 </a>
8284A Clock Generator</h2>
<ul>
<li class="Indent1">
<a name="pgfId=599338">
 </a>
<em class="StdFmt">
Clock generation:</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=598191">
 </a>
<em class="StdFmt">
Crystal is connected to X1 and X2.</em>
</li>
<li class="Indent2">
<a name="pgfId=599345">
 </a>
<em class="StdFmt">
XTAL OSC generates square wave signal at crystal's frequency which feeds:</em>
</li>
</ul>
<li class="Bulleted2" type="disk">
<a name="pgfId=599356">
 </a>
<em class="StdFmt">
 An inverting buffer (output OSC) which is used to drive the EFI input of other 8284As.</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=599361">
 </a>
<em class="StdFmt">
 2-to-1 MUX</em>
</li>
<ul>
<ul>
<li class="Indent3">
<a name="pgfId=599366">
 </a>
<em class="StdFmt">
F/</em>
C<em class="StdFmt">
 selects XTAL or EFI external input.</em>
</li>
</ul>
</ul>
</ul>
<p class="Body">
<a name="pgfId=599367">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<ul>
<li class="Indent2">
<a name="pgfId=599368">
 </a>
<em class="StdFmt">
The MUX drives a divide-by-3 counter (15MHz to 5MHz).</em>
</li>
<li class="Indent2">
<a name="pgfId=599371">
 </a>
<em class="StdFmt">
This drives:</em>
</li>
</ul>
<li class="Bulleted2" type="disk">
<a name="pgfId=599372">
 </a>
<em class="StdFmt">
 The</em>
<strong class="BoldFmt">
 READY</strong>
<em class="StdFmt">
 flipflop (READY synchronization).</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=599373">
 </a>
 <em class="StdFmt">
A second </em>
<strong class="BoldFmt">
divide-by-2 counter </strong>
<em class="StdFmt">
(2.5MHz clk for peripheral components).</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=599374">
 </a>
<em class="StdFmt">
 The </em>
<strong class="BoldFmt">
RESET</strong>
<em class="StdFmt">
 flipflop.</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=599375">
 </a>
 <strong class="BoldFmt">
CLK</strong>
<em class="StdFmt">
 which drives the 8086 CLK input.</em>
</li>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=599380">
 </a>
8284A Clock Generator</h2>
<ul>
<li class="Indent1">
<a name="pgfId=599381">
 </a>
<em class="StdFmt">
RESET:</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=599378">
 </a>
<em class="StdFmt">
Negative edge-triggered flipflop applies the RESET signal to the 8086 on the falling edge.</em>
</li>
<li class="Indent2">
<a name="pgfId=599392">
 </a>
<em class="StdFmt">
The 8086 samples the RESET pin on the rising edge.</em>
</li>
</ul>
</ul>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-7.gif">
</div>
<ul>
<ul>
<li class="Indent2">
<a name="pgfId=599524">
 </a>
<em class="StdFmt">
Correct reset timing requires that the RESET input to the microprocessor
 becomes a logic 1 NO LATER than 4 clocks after power up and stay high 
for at least 50us.</em>
</li>
</ul>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=599535">
 </a>
BUS Buffering and Latching</h2>
<ul>
<li class="Indent1">
<a name="pgfId=599527">
 </a>
<em class="StdFmt">
Demultiplexing the Buses:</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=599559">
 </a>
<em class="StdFmt">
Computer systems have three buses:</em>
</li>
</ul>
<li class="Bulleted2" type="disk">
<a name="pgfId=599562">
 </a>
<em class="StdFmt">
 Address</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=599563">
 </a>
<em class="StdFmt">
 Data</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=599564">
 </a>
<em class="StdFmt">
 Control</em>
</li>
</ul>
<p class="Body">
<a name="pgfId=599561">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<ul>
<li class="Indent2">
<a name="pgfId=600228">
 </a>
<em class="StdFmt">
The Address and Data bus are multiplexed (shared) due to pin limitations on the 8086.</em>
</li>
<ul>
<li class="Indent3">
<a name="pgfId=600224">
 </a>
<em class="StdFmt">
The ALE pin controls a set of latches.</em>
</li>
</ul>
</ul>
</ul>
<p class="Body">
<a name="pgfId=600225">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<ul>
<li class="Indent2">
<a name="pgfId=600226">
 </a>
<em class="StdFmt">
All signals MUST be buffered.</em>
</li>
<ul>
<li class="Indent3">
<a name="pgfId=600357">
 </a>
<em class="StdFmt">
Latches buffer for A</em>
<sub class="SubFmt">
0</sub>
<em class="StdFmt">
-A</em>
<sub class="SubFmt">
15</sub>
<em class="StdFmt">
.</em>
</li>
<li class="Indent3">
<a name="pgfId=600368">
 </a>
<em class="StdFmt">
Control and A</em>
<sub class="SubFmt">
16</sub>
<em class="StdFmt">
-A</em>
<sub class="SubFmt">
19</sub>
<em class="StdFmt">
 + </em>
BHE<em class="StdFmt">
 are buffered separately.</em>
</li>
<li class="Indent3">
<a name="pgfId=600369">
 </a>
<em class="StdFmt">
Data bus buffers must be bi-directional buffers (BB).</em>
</li>
</ul>
</ul>
</ul>
<p class="Body">
<a name="pgfId=600370">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<ul>
<li class="Indent2">
<a name="pgfId=600227">
 </a>
BHE<em class="StdFmt">
: Selects the high-order memory bank.</em>
</li>
</ul>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=599560">
 </a>
BUS Buffering and Latching</h2>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-8.gif">
</div>
</div>
<div>
<h2 class="header1">
<a name="pgfId=600376">
 </a>
BUS Timing</h2>
<ul>
<li class="Indent1">
<a name="pgfId=600377">
 </a>
<em class="StdFmt">
Writing:</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=599558">
 </a>
<em class="StdFmt">
 Dump address on address bus.</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=600388">
 </a>
<em class="StdFmt">
 Dump data on data bus.</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=600389">
 </a>
<em class="StdFmt">
 Issue a write (</em>
WR<em class="StdFmt">
) and set M/</em>
IO <em class="StdFmt">
to 1.</em>
</li>
</ul>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-9.gif">
</div>
</div>
<div>
<h2 class="header1">
<a name="pgfId=600539">
 </a>
BUS Timing</h2>
<ul>
<li class="Indent1">
<a name="pgfId=600540">
 </a>
<em class="StdFmt">
Reading:</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=600541">
 </a>
<em class="StdFmt">
 Dump address on address bus.</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=600542">
 </a>
<em class="StdFmt">
 Issue a read (</em>
RD<em class="StdFmt">
) and set M/</em>
IO<em class="StdFmt">
 to 1.</em>
</li>
<li class="Bulleted1" type="disk">
<a name="pgfId=600590">
 </a>
<em class="StdFmt">
 Wait for memory access cycle.</em>
</li>
</ul>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-10.gif">
</div>
</div>
<div>
<h2 class="header1">
<a name="pgfId=600703">
 </a>
BUS Timing</h2>
<ul>
<li class="Indent1">
<a name="pgfId=600704">
 </a>
<em class="StdFmt">
Bus Timing:</em>
</li>
</ul>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-11.gif">
</div>
</div>
<div>
<h2 class="header1">
<a name="pgfId=600917">
 </a>
BUS Timing</h2>
<ul>
<li class="Indent1">
<a name="pgfId=600915">
 </a>
<em class="StdFmt">
During T</em>
<sub class="SubFmt">
1</sub>
<em class="StdFmt">
:</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=600896">
 </a>
<em class="StdFmt">
 The address is placed on the Address/Data bus.</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=600897">
 </a>
<em class="StdFmt">
 Control signals M/</em>
IO<em class="StdFmt">
, ALE and DT/</em>
R<em class="StdFmt">
 specify memory or I/O, latch the address onto the address bus and set the direction of data transfer on data bus.</em>
</li>
<li class="Indent1">
<a name="pgfId=600899">
 </a>
<em class="StdFmt">
During T</em>
<sub class="SubFmt">
2</sub>
<em class="StdFmt">
:</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=600900">
 </a>
<em class="StdFmt">
 8086 issues the </em>
RD<em class="StdFmt">
 or </em>
WR<em class="StdFmt">
 signal, </em>
DEN<em class="StdFmt">
, and, for a write, the data.</em>
</li>
<ul>
<ul>
<li class="Indent3">
<a name="pgfId=600901">
 </a>
 DEN<em class="StdFmt">
 enables the memory or I/O device to receive the data for writes and the 8086 to receive the data for reads.</em>
</li>
</ul>
</ul>
<li class="Indent1">
<a name="pgfId=600975">
 </a>
<em class="StdFmt">
During T</em>
<sub class="SubFmt">
3</sub>
<em class="StdFmt">
:</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=600976">
 </a>
<em class="StdFmt">
 This cycle is provided to allow memory to access data.</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=600977">
 </a>
<em class="StdFmt">
 READY is sampled at the end of T</em>
<sub class="SubFmt">
2</sub>
<em class="StdFmt">
.</em>
</li>
<ul>
<ul>
<li class="Indent3">
<a name="pgfId=600978">
 </a>
<em class="StdFmt">
If low, T</em>
<sub class="SubFmt">
3</sub>
<em class="StdFmt">
 becomes a wait state.</em>
</li>
<li class="Indent3">
<a name="pgfId=600979">
 </a>
<em class="StdFmt">
Otherwise, the data bus is sampled at the end of T</em>
<sub class="SubFmt">
3</sub>
<em class="StdFmt">
.</em>
</li>
</ul>
</ul>
<li class="Indent1">
<a name="pgfId=600994">
 </a>
<em class="StdFmt">
During T</em>
<sub class="SubFmt">
4</sub>
<em class="StdFmt">
:</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=600995">
 </a>
<em class="StdFmt">
 All bus signals are deactivated, in preparation for next bus cycle.</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=601004">
 </a>
<em class="StdFmt">
 Data is sampled for reads, writes occur for writes.</em>
</li>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=601064">
 </a>
BUS Timing</h2>
<ul>
<li class="Indent1">
<a name="pgfId=601065">
 </a>
<em class="StdFmt">
Timing:</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=601066">
 </a>
<em class="StdFmt">
Each BUS CYCLE on the 8086 equals </em>
<strong class="BoldFmt">
four </strong>
<em class="StdFmt">
system clocking periods (T states).</em>
</li>
<li class="Indent2">
<a name="pgfId=601067">
 </a>
<em class="StdFmt">
The clock rate is </em>
<strong class="BoldFmt">
5MHz</strong>
,<em class="StdFmt">
 therefore one Bus Cycle is </em>
<em class="ItalicFmt">
800ns</em>
<em class="StdFmt">
.</em>
</li>
<li class="Indent2">
<a name="pgfId=601068">
 </a>
<em class="StdFmt">
The transfer rate is </em>
<strong class="BoldFmt">
1.25MHz</strong>
<em class="StdFmt">
.</em>
</li>
</ul>
</ul>
<p class="Body">
<a name="pgfId=601069">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<ul>
<li class="Indent2">
<a name="pgfId=601070">
 </a>
<em class="StdFmt">
Memory specs (memory access time) must match constraints of system timing.</em>
</li>
</ul>
</ul>
<p class="Body">
<a name="pgfId=601071">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<ul>
<li class="Indent2">
<a name="pgfId=601072">
 </a>
<em class="StdFmt">
For example, bus timing for a read operation shows almost </em>
<em class="ItalicFmt">
600ns</em>
<em class="StdFmt">
 are needed to read data. </em>
</li>
<ul>
<li class="Indent3">
<a name="pgfId=601073">
 </a>
<em class="StdFmt">
However, memory must access faster due to setup times, e.g. Address setup and data setup.</em>
</li>
<li class="Indent3">
<a name="pgfId=601074">
 </a>
<em class="StdFmt">
This subtracts off about </em>
<em class="ItalicFmt">
150ns</em>
<em class="StdFmt">
.</em>
</li>
<li class="Indent3">
<a name="pgfId=601075">
 </a>
<em class="StdFmt">
Therefore, memory must access in at least </em>
<em class="ItalicFmt">
450ns</em>
<em class="StdFmt">
 minus another </em>
<em class="ItalicFmt">
30-40ns</em>
<em class="StdFmt">
 guard band for buffers and decoders.</em>
</li>
</ul>
</ul>
</ul>
<p class="Body">
<a name="pgfId=601076">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<ul>
<ul>
<li class="Indent3">
<a name="pgfId=601077">
 </a>
<em class="ItalicFmt">
420ns</em>
<em class="StdFmt">
 DRAM required for the 8086.</em>
</li>
</ul>
</ul>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=601081">
 </a>
BUS Timing</h2>
<ul>
<li class="Indent1">
<a name="pgfId=601082">
 </a>
<em class="StdFmt">
READY:</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=600973">
 </a>
<em class="StdFmt">
An input to the 8086 that causes wait states for slower memory and I/O components.</em>
</li>
<li class="Indent2">
<a name="pgfId=601087">
 </a>
<em class="StdFmt">
A wait state (T</em>
<sub class="SubFmt">
W</sub>
<em class="StdFmt">
) is an extra clock period inserted between T</em>
<sub class="SubFmt">
2</sub>
 <em class="StdFmt">
and T</em>
<sub class="SubFmt">
3</sub>
<em class="StdFmt">
 to lengthen the bus cycle.</em>
</li>
<ul>
<li class="Indent3">
<a name="pgfId=601088">
 </a>
<em class="StdFmt">
For example, this extends a </em>
<em class="ItalicFmt">
460ns</em>
<em class="StdFmt">
 bus cycle (at 5MHz clock) to </em>
<em class="ItalicFmt">
660ns</em>
<em class="StdFmt">
.</em>
</li>
</ul>
</ul>
</ul>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-12.gif">
</div>
<ul>
<ul>
<li class="Indent2">
<a name="pgfId=601292">
 </a>
<em class="StdFmt">
Text discusses role of 8284A and timing requirements for the 8086.</em>
</li>
</ul>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=600903">
 </a>
MIN and MAX Mode</h2>
<ul>
<li class="Indent1">
<a name="pgfId=601302">
 </a>
<em class="StdFmt">
Controlled through the MN/</em>
MX<em class="StdFmt">
 pin.</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=601303">
 </a>
 <strong class="BoldFmt">
Minimum mode</strong>
<em class="StdFmt">
 is cheaper since all control signals for memory and I/O are generated by the microprocessor.</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=601307">
 </a>
 <strong class="BoldFmt">
Maximum mode</strong>
<em class="StdFmt">
 is designed to be used when a coprocessor (8087) exists in the system.</em>
</li>
</ul>
<p class="Body">
<a name="pgfId=601532">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<li class="Indent1">
<a name="pgfId=601311">
 </a>
<em class="StdFmt">
Some of the control signals must be generated externally, due to redefinition of certain control pins on the 8086.</em>
</li>
<ul>
<li class="Indent2">
<a name="pgfId=601531">
 </a>
<em class="StdFmt">
The following pins are lost when the 8086 operates in </em>
<strong class="BoldFmt">
Maximum mode</strong>
<em class="StdFmt">
.</em>
</li>
</ul>
<li class="Bulleted2" type="disk">
<a name="pgfId=601847">
 </a>
<em class="StdFmt">
 ALE</em>
</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=601848">
 </a>
 WR</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=601849">
 </a>
 <em class="StdFmt">
IO/</em>
M</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=601850">
 </a>
 <em class="StdFmt">
DT/</em>
R</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=601851">
 </a>
 DEN</li>
<li class="Bulleted2" type="disk">
<a name="pgfId=601852">
 </a>
 INTA </li>
</ul>
<p class="Body">
<a name="pgfId=601533">
 </a>
<em class="StdFmt">
</em>
&nbsp;</p>
<ul>
<li class="Indent1">
<a name="pgfId=601540">
 </a>
<em class="StdFmt">
This requires an external bus controller: The </em>
<strong class="BoldFmt">
8288 Bus Controller</strong>
<em class="StdFmt">
.</em>
</li>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=601861">
 </a>
8288 Bus Controller</h2>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-13.gif">
</div>
<ul>
<li class="Indent1">
<a name="pgfId=601304">
 </a>
<em class="StdFmt">
Separate signals are used for I/O (</em>
IORC<em class="StdFmt">
 and </em>
IOWC<em class="StdFmt">
) and memory (</em>
MRDC <em class="StdFmt">
and </em>
MWTC<em class="StdFmt">
).</em>
</li>
<li class="Indent1">
<a name="pgfId=601872">
 </a>
<em class="StdFmt">
Also provided are advanced memory (</em>
AIOWC<em class="StdFmt">
) and I/O (</em>
AIOWC<em class="StdFmt">
) write strobes plus </em>
INTA<em class="StdFmt">
.</em>
</li>
</ul>
</div>
<div>
<h2 class="header1">
<a name="pgfId=601882">
 </a>
MAX Mode 8086 System</h2>
<div>
<img src="8086_88%20Device%20Specifications_files/8086_chipset-14.gif">
</div>
</div>


</body></html>