// Seed: 1547532551
module module_0;
  wire id_2;
  wire id_3;
  assign module_1.id_6 = 0;
  always @(*);
  wire id_4;
  wire id_5;
  assign id_2 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    output wor id_4
);
  tri id_6;
  module_0 modCall_1 ();
  wire id_7;
  assign id_6 = 1;
  assign id_4 = id_0;
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    output wor id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wire id_8,
    output tri0 id_9,
    input wand id_10,
    output wor id_11,
    input tri0 id_12,
    input tri0 id_13
);
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
