<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='473' type='SmallVector&lt;llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR, 2&gt;'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='509' u='r' c='_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='513' u='m' c='_ZN4llvm21SIMachineFunctionInfo17setSGPRSpillVGPRsENS_8RegisterENS_8OptionalIiEEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='514' u='m' c='_ZN4llvm21SIMachineFunctionInfo17setSGPRSpillVGPRsENS_8RegisterENS_8OptionalIiEEi'/>
<offset>3968</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='260' u='m' c='_ZNK4llvm21SIMachineFunctionInfo25haveFreeLanesForSGPRSpillERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='321' u='m' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='328' u='m' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='347' u='m' c='_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='572' u='m' c='_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='572' u='m' c='_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='574' u='m' c='_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE'/>
