{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7k70tfbv676-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "instmem_0": "",
      "PCADD_0": "",
      "PC_0": "",
      "ALU_0": "",
      "regfile_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "clk_wiz_1": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "Control_0": "",
      "ALU_Control_0": ""
    },
    "ports": {
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "reset_rtl_0_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "reset_rtl_0_0_1": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_100MHz_1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "components": {
      "instmem_0": {
        "vlnv": "xilinx.com:module_ref:instmem:1.0",
        "xci_name": "design_1_instmem_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "instmem",
          "boundary_crc": "0x0"
        },
        "ports": {
          "read_inst": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "inst_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "PCADD_0": {
        "vlnv": "xilinx.com:module_ref:PCADD:1.0",
        "xci_name": "design_1_PCADD_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PCADD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PCADD_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PCADD_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "PC_0": {
        "vlnv": "xilinx.com:module_ref:PC:1.0",
        "xci_name": "design_1_PC_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Clock": {
            "type": "clk",
            "direction": "I"
          },
          "PC_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "design_1_ALU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ALUCntl": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Carryin": {
            "direction": "I"
          },
          "ALUOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Zero": {
            "direction": "O"
          },
          "Carryout": {
            "direction": "O"
          },
          "Overflow": {
            "direction": "O"
          }
        }
      },
      "regfile_0": {
        "vlnv": "xilinx.com:module_ref:regfile:1.0",
        "xci_name": "design_1_regfile_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "regfile",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I"
          },
          "RegWrite": {
            "direction": "I"
          },
          "read_reg1": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "read_reg2": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "write_reg": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "write_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "read_data1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "read_data2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0"
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "26"
          },
          "DOUT_WIDTH": {
            "value": "6"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "25"
          },
          "DIN_TO": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_3",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "11"
          },
          "DOUT_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_4",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "6"
          }
        }
      },
      "Control_0": {
        "vlnv": "xilinx.com:module_ref:Control:1.0",
        "xci_name": "design_1_Control_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Control",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "opcode": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "RegWrite": {
            "direction": "O"
          }
        }
      },
      "ALU_Control_0": {
        "vlnv": "xilinx.com:module_ref:ALU_Control:1.0",
        "xci_name": "design_1_ALU_Control_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU_Control",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ALU_op": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "Funct_field": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "Jump_Reg": {
            "direction": "O"
          },
          "Operation": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "PC_0_PC_out": {
        "ports": [
          "PC_0/PC_out",
          "PCADD_0/PCADD_in",
          "instmem_0/read_inst"
        ]
      },
      "PCADD_0_PCADD_out": {
        "ports": [
          "PCADD_0/PCADD_out",
          "PC_0/PC_in"
        ]
      },
      "regfile_0_read_data1": {
        "ports": [
          "regfile_0/read_data1",
          "ALU_0/A"
        ]
      },
      "regfile_0_read_data2": {
        "ports": [
          "regfile_0/read_data2",
          "ALU_0/B"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "PC_0/Clock",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "PC_0/Reset"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "regfile_0/clock"
        ]
      },
      "ALU_Control_0_Operation": {
        "ports": [
          "ALU_Control_0/Operation",
          "ALU_0/ALUCntl"
        ]
      },
      "ALU_0_ALUOut": {
        "ports": [
          "ALU_0/ALUOut",
          "regfile_0/write_data"
        ]
      },
      "instmem_0_inst_out": {
        "ports": [
          "instmem_0/inst_out",
          "xlslice_4/Din",
          "xlslice_3/Din",
          "xlslice_2/Din",
          "xlslice_1/Din",
          "xlslice_0/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "Control_0/opcode"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "regfile_0/read_reg1"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "regfile_0/read_reg2"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "regfile_0/write_reg"
        ]
      },
      "Control_0_RegWrite": {
        "ports": [
          "Control_0/RegWrite",
          "regfile_0/RegWrite"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "clk_wiz/reset"
        ]
      },
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_0_0_1": {
        "ports": [
          "reset_rtl_0_0",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "reset_rtl_0_0_1_1": {
        "ports": [
          "reset_rtl_0_0_1",
          "clk_wiz_1/reset"
        ]
      },
      "clk_100MHz_1_1": {
        "ports": [
          "clk_100MHz_1",
          "clk_wiz_1/clk_in1"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "ALU_Control_0/Funct_field"
        ]
      }
    }
  }
}