INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Project/ALU/Arithmetic-Logic-Unit/ALU/ALU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Project/ALU/Arithmetic-Logic-Unit/ALU/ALU.srcs/sim_1/new/alu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Verilog Project/ALU/Arithmetic-Logic-Unit/ALU/ALU.srcs/sim_1/new/alu_TB.v:48]
