<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>Er. Pradeep Kumar Mohanty | PhD Research Scholar</title>
<meta name="viewport" content="width=device-width, initial-scale=1">

<style>
html { scroll-behavior: smooth; }

body {
  margin: 0;
  font-family: "Segoe UI", Arial, sans-serif;
  background: #f2f2f2;
  color: #222;
  line-height: 1.75;
}

/* ================= NAVIGATION ================= */
nav {
  position: sticky;
  top: 0;
  z-index: 1000;
  background: #1f1f3d;
  padding: 14px 0;
  text-align: center;
}

nav a {
  color: white;
  text-decoration: none;
  margin: 0 14px;
  font-size: 0.95em;
}

nav a:hover {
  border-bottom: 2px solid #ffd27d;
  padding-bottom: 4px;
}

/* ================= HERO ================= */
.hero {
  background: linear-gradient(rgba(0,0,0,.65), rgba(0,0,0,.65)),
              url("hero.jpg") center/cover;
  color: white;
  padding: 130px 20px;
  text-align: center;
}

.hero h1 {
  font-size: 3em;
  margin-bottom: 12px;
  font-weight: 500;
}

.hero p {
  color: #ffcc80;
  font-size: 1.1em;
}

/* ================= MAIN ================= */
main {
  max-width: 1100px;
  margin: auto;
  background: white;
  padding: 60px;
}

/* ================= ACCORDION ================= */
details {
  margin-bottom: 22px;
  border: 1px solid #ddd;
  border-radius: 6px;
  background: #fafafa;
  padding: 18px 22px;
}

summary {
  font-size: 1.35em;
  font-weight: 600;
  color: #1f1f3d;
  cursor: pointer;
  list-style: none;
}

summary::-webkit-details-marker {
  display: none;
}

details[open] {
  background: #ffffff;
  border-left: 6px solid #1f1f3d;
}

/* ================= CONTENT ================= */
ul {
  padding-left: 22px;
}

li {
  margin-bottom: 10px;
}

/* ================= PROFILE ================= */
.profile {
  display: flex;
  gap: 40px;
  align-items: center;
}

.profile img {
  width: 240px;
  box-shadow: 0 8px 20px rgba(0,0,0,.2);
  border-radius: 6px;
}

/* ================= FOOTER ================= */
footer {
  background: #1f1f3d;
  color: white;
  text-align: center;
  padding: 25px;
  font-size: 0.9em;
}

/* ================= RESPONSIVE ================= */
@media(max-width: 900px) {
  main { padding: 40px 25px; }
  .profile {
    flex-direction: column;
    text-align: center;
  }
}
</style>
</head>

<body>

<!-- ================= NAV ================= -->
<nav>
  <a href="#home">Home</a>
  <a href="#about">About</a>
  <a href="#education">Education</a>
  <a href="#experience">Experience</a>
  <a href="#research">Research</a>
  <a href="#projects">Projects</a>
  <a href="#publications">Publications</a>
  <a href="#contact">Contact</a>
</nav>

<!-- ================= HERO ================= -->
<section class="hero" id="home">
  <h1>Er. Pradeep Kumar Mohanty</h1>
  <p>
    Ph.D. Research Scholar | VLSI Design & Cryptographic Hardware<br>
    Industrial IoT Security (TPM) | C2S Program
  </p>
</section>

<main>

<!-- ================= ABOUT ================= -->
<details id="about" open>
  <summary>About Me</summary>

  <div class="profile">
    <img src="photo.jpg" alt="Pradeep Kumar Mohanty">

    <p>
      I am a Ph.D. Research Scholar at the National Institute of Technology,
      Rourkela under the Chips-to-Startup (C2S) program. My doctoral research
      focuses on the design and development of <strong>Trusted Platform Modules (TPM)</strong>
      for securing Industrial IoT gateways.
      <br><br>
      My academic interests lie at the intersection of <strong>hardware security,
      cryptography, and VLSI system design</strong>. I work on developing secure,
      energy-efficient ASIC and FPGA-based cryptographic accelerators that are
      suitable for resource-constrained edge and industrial environments.
    </p>
  </div>
</details>

<!-- ================= EDUCATION ================= -->
<details id="education">
  <summary>Education</summary>

  <ul>
    <li>
      <strong>Ph.D. (Pursuing)</strong> ‚Äì National Institute of Technology, Rourkela  
      <br>Research Area: Secure TPM design for Industrial IoT Gateways
    </li>
    <li>
      <strong>B.Tech</strong> ‚Äì Electronics & Telecommunication Engineering,  
      Parala Maharaja Engineering College, Berhampur (CGPA: 8.61)
    </li>
    <li>
      <strong>Intermediate in Science</strong> ‚Äì Aska Science College
    </li>
  </ul>
</details>

<!-- ================= EXPERIENCE ================= -->
<details id="experience">
  <summary>Professional Experience</summary>

  <ul>
    <li>
      <strong>Ph.D. Research Scholar</strong> (2025 ‚Äì Present)  
      <br>
      Conducting research on cryptographic hardware architectures, secure ASIC
      design, and TPM integration for industrial security applications.
    </li>
    <li>
      <strong>Project Assistant</strong> (2023 ‚Äì 2024)  
      <br>
      Worked on MeitY-sponsored ASIC design projects using Cadence, Synopsys, and
      Xilinx toolchains. Contributed to RTL design, verification, and physical
      implementation.
    </li>
  </ul>
</details>

<!-- ================= RESEARCH ================= -->
<details id="research">
  <summary>Research Interests</summary>

  <ul>
    <li>
      <strong>Hardware Security:</strong> Secure cryptographic module design,
      side-channel aware architectures, and trusted hardware roots.
    </li>
    <li>
      <strong>Cryptographic Accelerators:</strong> Lightweight algorithms such
      as ASCON optimized for ASIC and FPGA platforms.
    </li>
    <li>
      <strong>ASIC & FPGA Design:</strong> RTL-to-GDSII flow, low-power and
      energy-efficient VLSI design methodologies.
    </li>
    <li>
      <strong>Industrial IoT Security:</strong> Secure gateway design using TPMs
      and hardware-assisted trust mechanisms.
    </li>
  </ul>
</details>

<!-- ================= PROJECTS ================= -->
<details id="projects">
  <summary>Major Projects</summary>

  <ul>
    <li>
      <strong>FIFO-enabled ASCON ASIC (SCL 180nm)</strong>  
      <br>
      Designed and implemented a lightweight authenticated encryption module
      with FIFO interface, optimized for power, area, and timing.
    </li>
    <li>
      <strong>Energy-Efficient Approximate Multiplier (ASIC)</strong>  
      <br>
      Proposed novel approximate arithmetic architectures to reduce power and
      area, successfully fabricated at SCL Chandigarh.
    </li>
    <li>
      <strong>Face Detection using FPGA</strong>  
      <br>
      Implemented MTCNN-based face detection on PYNQ-Z2 using Python and FPGA
      acceleration.
    </li>
  </ul>
</details>

<!-- ================= PUBLICATIONS ================= -->
<details id="publications">
  <summary>Publications</summary>

  <ul>
    <li>
      High-Efficiency FPGA Implementations of ASCON-128/128A ‚Äì IEEE iSES (Accepted)
    </li>
    <li>
      ASIC Implementation of KDF-based ASCON AEAD Accelerator ‚Äì VLSID 2026 (Under Review)
    </li>
    <li>
      Design and Analysis of Energy-Efficient Approximate Multiplier ‚Äì MNDCS Conference
    </li>
  </ul>
</details>

<!-- ================= CONTACT ================= -->
<details id="contact">
  <summary>Contact Information</summary>

  <p>
    üìß <strong>Email:</strong> er.pkmohanty2022@gmail.com <br>
    üìç <strong>Location:</strong> Rourkela, Odisha, India <br>
    üîó <strong>GitHub:</strong> https://github.com/Erpradeep2022
  </p>
</details>

</main>

<footer>
  ¬© 2026 Er. Pradeep Kumar Mohanty | Academic Personal Website
</footer>

<!-- ================= JS: ONE SECTION OPEN ================= -->
<script>
const details = document.querySelectorAll("details");

details.forEach(d => {
  d.addEventListener("toggle", () => {
    if (d.open) {
      details.forEach(other => {
        if (other !== d) other.removeAttribute("open");
      });
    }
  });
});
</script>

</body>
</html>
