
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -15.67

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.18

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.18

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u2.d[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][9]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u2.d[1]$_DFF_P_/CK (DFF_X1)
     1    2.40    0.01    0.06    0.06 ^ u0.u2.d[1]$_DFF_P_/QN (DFF_X1)
                                         _00419_ (net)
                  0.01    0.00    0.06 ^ _15896_/A (XNOR2_X1)
     2    4.13    0.01    0.02    0.08 v _15896_/ZN (XNOR2_X1)
                                         _06739_ (net)
                  0.01    0.00    0.08 v _16000_/B1 (AOI21_X1)
     1    1.15    0.01    0.02    0.11 ^ _16000_/ZN (AOI21_X1)
                                         _00352_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][9]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][9]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   33.36    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.00    0.17 ^ _15332_/A (BUF_X32)
     8   54.92    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15333_/A (INV_X8)
     7   25.76    0.00    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.20 v _15336_/A (BUF_X8)
    10   27.77    0.01    0.03    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15617_/A1 (NAND4_X1)
     1    0.86    0.01    0.01    0.25 ^ _15617_/ZN (NAND4_X1)
                                         _06485_ (net)
                  0.01    0.00    0.25 ^ _15627_/A1 (AND4_X1)
     1    1.74    0.01    0.05    0.30 ^ _15627_/ZN (AND4_X1)
                                         _06495_ (net)
                  0.01    0.00    0.30 ^ _15634_/A2 (AND4_X2)
     1   20.29    0.03    0.07    0.37 ^ _15634_/ZN (AND4_X2)
                                         _06502_ (net)
                  0.03    0.01    0.38 ^ _15635_/A (BUF_X8)
     7   22.27    0.01    0.03    0.41 ^ _15635_/Z (BUF_X8)
                                         _06503_ (net)
                  0.01    0.00    0.41 ^ _16634_/A (BUF_X4)
    10   21.59    0.01    0.03    0.44 ^ _16634_/Z (BUF_X4)
                                         _07378_ (net)
                  0.01    0.00    0.44 ^ _16635_/A (BUF_X2)
    10   24.67    0.03    0.05    0.49 ^ _16635_/Z (BUF_X2)
                                         _07379_ (net)
                  0.03    0.00    0.49 ^ _16636_/A (BUF_X4)
    10   23.95    0.02    0.04    0.53 ^ _16636_/Z (BUF_X4)
                                         _07380_ (net)
                  0.02    0.00    0.53 ^ _16637_/A (BUF_X4)
    13   33.34    0.02    0.04    0.57 ^ _16637_/Z (BUF_X4)
                                         _14712_ (net)
                  0.02    0.00    0.57 ^ _29573_/B (HA_X1)
     2   10.05    0.03    0.06    0.62 ^ _29573_/CO (HA_X1)
                                         _14715_ (net)
                  0.03    0.00    0.62 ^ _16905_/A (AOI21_X4)
     3    7.32    0.01    0.02    0.64 v _16905_/ZN (AOI21_X4)
                                         _07645_ (net)
                  0.01    0.00    0.64 v _16906_/B (MUX2_X1)
     1    0.99    0.01    0.06    0.70 v _16906_/Z (MUX2_X1)
                                         _07646_ (net)
                  0.01    0.00    0.70 v _16907_/B (MUX2_X1)
     1    0.95    0.01    0.06    0.75 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.75 v _16908_/B (MUX2_X1)
     1    1.33    0.01    0.06    0.81 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.81 v _16909_/B (MUX2_X1)
     1    3.15    0.01    0.06    0.87 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.87 v _16910_/C1 (OAI221_X1)
     1   10.93    0.08    0.08    0.95 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.08    0.00    0.95 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.95   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                 -0.18   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   33.36    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.00    0.17 ^ _15332_/A (BUF_X32)
     8   54.92    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15333_/A (INV_X8)
     7   25.76    0.00    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.20 v _15336_/A (BUF_X8)
    10   27.77    0.01    0.03    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15617_/A1 (NAND4_X1)
     1    0.86    0.01    0.01    0.25 ^ _15617_/ZN (NAND4_X1)
                                         _06485_ (net)
                  0.01    0.00    0.25 ^ _15627_/A1 (AND4_X1)
     1    1.74    0.01    0.05    0.30 ^ _15627_/ZN (AND4_X1)
                                         _06495_ (net)
                  0.01    0.00    0.30 ^ _15634_/A2 (AND4_X2)
     1   20.29    0.03    0.07    0.37 ^ _15634_/ZN (AND4_X2)
                                         _06502_ (net)
                  0.03    0.01    0.38 ^ _15635_/A (BUF_X8)
     7   22.27    0.01    0.03    0.41 ^ _15635_/Z (BUF_X8)
                                         _06503_ (net)
                  0.01    0.00    0.41 ^ _16634_/A (BUF_X4)
    10   21.59    0.01    0.03    0.44 ^ _16634_/Z (BUF_X4)
                                         _07378_ (net)
                  0.01    0.00    0.44 ^ _16635_/A (BUF_X2)
    10   24.67    0.03    0.05    0.49 ^ _16635_/Z (BUF_X2)
                                         _07379_ (net)
                  0.03    0.00    0.49 ^ _16636_/A (BUF_X4)
    10   23.95    0.02    0.04    0.53 ^ _16636_/Z (BUF_X4)
                                         _07380_ (net)
                  0.02    0.00    0.53 ^ _16637_/A (BUF_X4)
    13   33.34    0.02    0.04    0.57 ^ _16637_/Z (BUF_X4)
                                         _14712_ (net)
                  0.02    0.00    0.57 ^ _29573_/B (HA_X1)
     2   10.05    0.03    0.06    0.62 ^ _29573_/CO (HA_X1)
                                         _14715_ (net)
                  0.03    0.00    0.62 ^ _16905_/A (AOI21_X4)
     3    7.32    0.01    0.02    0.64 v _16905_/ZN (AOI21_X4)
                                         _07645_ (net)
                  0.01    0.00    0.64 v _16906_/B (MUX2_X1)
     1    0.99    0.01    0.06    0.70 v _16906_/Z (MUX2_X1)
                                         _07646_ (net)
                  0.01    0.00    0.70 v _16907_/B (MUX2_X1)
     1    0.95    0.01    0.06    0.75 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.75 v _16908_/B (MUX2_X1)
     1    1.33    0.01    0.06    0.81 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.81 v _16909_/B (MUX2_X1)
     1    3.15    0.01    0.06    0.87 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.87 v _16910_/C1 (OAI221_X1)
     1   10.93    0.08    0.08    0.95 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.08    0.00    0.95 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.95   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                 -0.18   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.14e-03   4.44e-05   1.04e-02   2.9%
Combinational          1.67e-01   1.77e-01   5.07e-04   3.44e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.78e-01   5.51e-04   3.55e-01 100.0%
                          49.6%      50.2%       0.2%
