0.6
2018.3
Dec  7 2018
00:33:28
F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder/half_adder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder/half_adder.srcs/sim_1/new/TB_HalfAdder.v,1742972939,verilog,,,,TB_HalfAdder,,,,,,,,
F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder/half_adder.srcs/sources_1/new/half_adder.v,1742971313,verilog,,F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder/half_adder.srcs/sim_1/new/TB_HalfAdder.v,,half_adder,,,,,,,,
