Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : s1238
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:35:15 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                               0.00       0.00
  clock network delay (ideal)                                  0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)                        0.10      0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                          0.03      0.20       0.60 f
  DFF_1/q (net)                  4         1.91                0.00       0.60 f
  DFF_1/q (dff_16)                                             0.00       0.60 f
  G30 (net)                                1.91                0.00       0.60 f
  U768/A (INVX0_RVT)                                 0.03      0.24       0.84 f
  U768/Y (INVX0_RVT)                                 0.03      0.04       0.88 r
  n637 (net)                     3         1.40                0.00       0.88 r
  U396/A2 (NAND3X0_RVT)                              0.03      0.13       1.00 r
  U396/Y (NAND3X0_RVT)                               0.04      0.05       1.05 f
  n638 (net)                     1         0.37                0.00       1.05 f
  U730/A4 (AND4X1_RVT)                               0.04      0.01       1.06 f
  U730/Y (AND4X1_RVT)                                0.04      0.11       1.17 f
  n527 (net)                     2         0.98                0.00       1.17 f
  U509/A1 (NAND2X0_RVT)                              0.04      0.05       1.23 f
  U509/Y (NAND2X0_RVT)                               0.05      0.05       1.28 r
  n639 (net)                     2         1.07                0.00       1.28 r
  U330/A1 (OR2X1_RVT)                                0.05      0.06       1.34 r
  U330/Y (OR2X1_RVT)                                 0.03      0.07       1.41 r
  n733 (net)                     2         1.06                0.00       1.41 r
  U703/A (INVX0_RVT)                                 0.03      0.06       1.47 r
  U703/Y (INVX0_RVT)                                 0.02      0.03       1.49 f
  n509 (net)                     2         1.02                0.00       1.49 f
  U731/A (NBUFFX2_RVT)                               0.02      0.06       1.55 f
  U731/Y (NBUFFX2_RVT)                               0.02      0.05       1.59 f
  n528 (net)                     2         0.99                0.00       1.59 f
  U598/A2 (NAND3X0_RVT)                              0.02      0.05       1.65 f
  U598/Y (NAND3X0_RVT)                               0.03      0.03       1.68 r
  n648 (net)                     1         0.47                0.00       1.68 r
  U839/A5 (OA221X1_RVT)                              0.03      0.01       1.69 r
  U839/Y (OA221X1_RVT)                               0.03      0.07       1.76 r
  G514 (net)                     1         0.50                0.00       1.76 r
  DFF_12/d (dff_5)                                             0.00       1.76 r
  DFF_12/d (net)                           0.50                0.00       1.76 r
  DFF_12/q_reg/D (DFFX1_RVT)                         0.03      0.01       1.77 r
  data arrival time                                                       1.77

  clock ideal_clock1 (rise edge)                               2.00       2.00
  clock network delay (ideal)                                  0.40       2.40
  clock uncertainty                                           -0.05       2.35
  DFF_12/q_reg/CLK (DFFX1_RVT)                                 0.00       2.35 r
  library setup time                                          -0.05       2.30
  data required time                                                      2.30
  -------------------------------------------------------------------------------
  data required time                                                      2.30
  data arrival time                                                      -1.77
  -------------------------------------------------------------------------------
  slack (MET)                                                             0.53


1
