[2021-09-09 09:51:54,999]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-09 09:51:54,999]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:52:10,926]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; ".

Peak memory: 20140032 bytes

[2021-09-09 09:52:10,927]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:52:11,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.04 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.18 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37527552 bytes

[2021-09-09 09:52:11,343]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-09 09:52:11,344]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:52:12,454]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3827
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3827
score:100
	Report mapping result:
		klut_size()     :4776
		klut.num_gates():3847
		max delay       :11
		max area        :3827
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :77
		LUT fanins:4	 numbers :3733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 46829568 bytes

[2021-09-09 09:52:12,455]mapper_test.py:220:[INFO]: area: 3847 level: 11
[2021-09-09 11:46:31,199]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-09 11:46:31,199]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:46:48,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; ".

Peak memory: 20115456 bytes

[2021-09-09 11:46:48,556]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:46:48,967]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.01 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37240832 bytes

[2021-09-09 11:46:48,987]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-09 11:46:48,988]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:46:59,102]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3827
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :8412
score:100
	Report mapping result:
		klut_size()     :4776
		klut.num_gates():3847
		max delay       :11
		max area        :3827
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :77
		LUT fanins:4	 numbers :3733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 147775488 bytes

[2021-09-09 11:46:59,103]mapper_test.py:220:[INFO]: area: 3847 level: 11
[2021-09-09 13:17:01,665]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-09 13:17:01,665]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:17:17,388]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; ".

Peak memory: 20406272 bytes

[2021-09-09 13:17:17,389]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:17:17,780]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.18 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37269504 bytes

[2021-09-09 13:17:17,802]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-09 13:17:17,802]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:17:26,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :3844
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :8515
score:100
	Report mapping result:
		klut_size()     :4799
		klut.num_gates():3870
		max delay       :12
		max area        :3844
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :76
		LUT fanins:4	 numbers :3763
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 147689472 bytes

[2021-09-09 13:17:26,810]mapper_test.py:220:[INFO]: area: 3870 level: 12
[2021-09-09 15:01:37,700]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-09 15:01:37,700]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:01:37,701]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:01:38,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.01 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37498880 bytes

[2021-09-09 15:01:38,142]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-09 15:01:38,142]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:01:48,205]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9620
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 147771392 bytes

[2021-09-09 15:01:48,206]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-09 15:30:41,785]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-09 15:30:41,785]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:30:41,786]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:30:42,204]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.01 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37257216 bytes

[2021-09-09 15:30:42,226]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-09 15:30:42,227]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:30:52,305]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9620
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 147734528 bytes

[2021-09-09 15:30:52,306]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-09 16:08:43,585]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-09 16:08:43,585]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:08:43,585]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:08:44,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.04 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.01 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37134336 bytes

[2021-09-09 16:08:44,027]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-09 16:08:44,027]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:08:54,306]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9620
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 147787776 bytes

[2021-09-09 16:08:54,307]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-09 16:43:25,243]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-09 16:43:25,244]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:43:25,244]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:43:25,739]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.04 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.01 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37257216 bytes

[2021-09-09 16:43:25,760]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-09 16:43:25,760]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:43:35,695]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9620
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 147939328 bytes

[2021-09-09 16:43:35,696]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-09 17:19:50,557]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-09 17:19:50,569]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:19:50,569]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:19:50,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.01 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37224448 bytes

[2021-09-09 17:19:51,009]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-09 17:19:51,009]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:01,036]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9652
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 147652608 bytes

[2021-09-09 17:20:01,037]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-13 23:25:54,953]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-13 23:25:54,955]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:25:54,955]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:25:55,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37158912 bytes

[2021-09-13 23:25:55,356]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-13 23:25:55,357]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:03,491]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:27
	current map manager:
		current min nodes:10276
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :10960
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 112959488 bytes

[2021-09-13 23:26:03,492]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-13 23:41:34,317]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-13 23:41:34,317]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:34,317]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:34,695]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36941824 bytes

[2021-09-13 23:41:34,716]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-13 23:41:34,716]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:35,687]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 45334528 bytes

[2021-09-13 23:41:35,687]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-14 08:55:20,776]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-14 08:55:20,776]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:55:20,777]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:55:21,114]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36950016 bytes

[2021-09-14 08:55:21,136]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-14 08:55:21,136]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:55:29,962]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9652
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 147861504 bytes

[2021-09-14 08:55:29,962]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-14 09:20:32,046]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-14 09:20:32,046]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:32,046]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:32,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36794368 bytes

[2021-09-14 09:20:32,461]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-14 09:20:32,462]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:33,440]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 46608384 bytes

[2021-09-14 09:20:33,440]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-15 15:29:38,594]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-15 15:29:38,594]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:29:38,594]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:29:38,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36966400 bytes

[2021-09-15 15:29:38,979]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-15 15:29:38,980]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:29:45,830]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6968
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 94003200 bytes

[2021-09-15 15:29:45,831]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-15 15:53:59,654]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-15 15:53:59,655]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:59,655]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:00,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37224448 bytes

[2021-09-15 15:54:00,028]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-15 15:54:00,029]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:00,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 19357696 bytes

[2021-09-15 15:54:00,870]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-18 14:00:08,676]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-18 14:00:08,677]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:08,677]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:09,040]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37076992 bytes

[2021-09-18 14:00:09,062]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-18 14:00:09,063]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:16,014]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9996
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 114024448 bytes

[2021-09-18 14:00:16,015]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-18 16:24:48,485]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-18 16:24:48,485]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:24:48,485]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:24:48,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37167104 bytes

[2021-09-18 16:24:48,868]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-18 16:24:48,868]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:24:55,470]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9220
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 87969792 bytes

[2021-09-18 16:24:55,470]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-22 08:56:46,606]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-22 08:56:46,610]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:46,610]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:46,960]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36888576 bytes

[2021-09-22 08:56:46,982]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-22 08:56:46,983]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:50,583]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :12
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 55869440 bytes

[2021-09-22 08:56:50,584]mapper_test.py:220:[INFO]: area: 3733 level: 12
[2021-09-22 11:23:32,541]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-22 11:23:32,541]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:23:32,541]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:23:32,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36909056 bytes

[2021-09-22 11:23:32,938]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-22 11:23:32,938]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:23:39,561]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9205
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 71282688 bytes

[2021-09-22 11:23:39,561]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-23 16:42:13,917]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-23 16:42:13,918]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:13,918]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:14,281]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36888576 bytes

[2021-09-23 16:42:14,302]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-23 16:42:14,303]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:21,726]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
balancing!
	current map manager:
		current min nodes:10276
		current min depth:29
rewriting!
	current map manager:
		current min nodes:10276
		current min depth:29
balancing!
	current map manager:
		current min nodes:10276
		current min depth:28
rewriting!
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9205
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 65130496 bytes

[2021-09-23 16:42:21,726]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-23 17:05:32,194]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-23 17:05:32,195]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:05:32,195]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:05:32,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36823040 bytes

[2021-09-23 17:05:32,579]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-23 17:05:32,579]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:05:39,165]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
balancing!
	current map manager:
		current min nodes:10276
		current min depth:29
rewriting!
	current map manager:
		current min nodes:10276
		current min depth:29
balancing!
	current map manager:
		current min nodes:10276
		current min depth:28
rewriting!
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9205
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 71282688 bytes

[2021-09-23 17:05:39,165]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-23 18:06:52,278]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-23 18:06:52,278]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:06:52,279]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:06:52,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37134336 bytes

[2021-09-23 18:06:52,658]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-23 18:06:52,658]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:06:59,970]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
balancing!
	current map manager:
		current min nodes:10276
		current min depth:29
rewriting!
	current map manager:
		current min nodes:10276
		current min depth:29
balancing!
	current map manager:
		current min nodes:10276
		current min depth:28
rewriting!
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9205
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 65179648 bytes

[2021-09-23 18:06:59,970]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-27 16:34:02,486]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-27 16:34:02,487]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:02,487]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:02,862]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36691968 bytes

[2021-09-27 16:34:02,883]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-27 16:34:02,883]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:10,000]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
balancing!
	current map manager:
		current min nodes:10276
		current min depth:29
rewriting!
	current map manager:
		current min nodes:10276
		current min depth:29
balancing!
	current map manager:
		current min nodes:10276
		current min depth:28
rewriting!
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9205
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 64438272 bytes

[2021-09-27 16:34:10,001]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-27 17:40:50,926]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-27 17:40:50,926]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:40:50,927]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:40:51,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36872192 bytes

[2021-09-27 17:40:51,307]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-27 17:40:51,307]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:40:58,366]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
balancing!
	current map manager:
		current min nodes:10276
		current min depth:29
rewriting!
	current map manager:
		current min nodes:10276
		current min depth:29
balancing!
	current map manager:
		current min nodes:10276
		current min depth:28
rewriting!
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9230
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 64729088 bytes

[2021-09-27 17:40:58,366]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-28 02:07:05,574]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-28 02:07:05,574]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:05,575]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:05,940]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37011456 bytes

[2021-09-28 02:07:05,962]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-28 02:07:05,963]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:13,054]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9205
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 65290240 bytes

[2021-09-28 02:07:13,055]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-28 16:46:40,857]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-28 16:46:40,858]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:46:40,858]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:46:41,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37273600 bytes

[2021-09-28 16:46:41,253]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-28 16:46:41,253]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:46:47,938]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9205
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 71249920 bytes

[2021-09-28 16:46:47,939]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-09-28 17:25:41,518]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-09-28 17:25:41,518]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:25:41,519]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:25:41,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36962304 bytes

[2021-09-28 17:25:41,891]mapper_test.py:156:[INFO]: area: 2951 level: 11
[2021-09-28 17:25:41,891]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:25:48,689]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9205
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 109469696 bytes

[2021-09-28 17:25:48,690]mapper_test.py:220:[INFO]: area: 3733 level: 11
[2021-10-09 10:40:52,492]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-09 10:40:52,494]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:52,494]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:52,878]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.01 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36818944 bytes

[2021-10-09 10:40:52,899]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-09 10:40:52,899]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:56,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :10298
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 30855168 bytes

[2021-10-09 10:40:56,112]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-09 11:23:28,301]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-09 11:23:28,301]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:28,301]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:28,667]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36958208 bytes

[2021-10-09 11:23:28,687]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-09 11:23:28,688]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:31,673]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :10300
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 41803776 bytes

[2021-10-09 11:23:31,674]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-09 16:31:12,848]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-09 16:31:12,848]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:12,849]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:13,172]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36872192 bytes

[2021-10-09 16:31:13,190]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-09 16:31:13,190]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:15,517]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 27176960 bytes

[2021-10-09 16:31:15,518]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-09 16:48:22,107]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-09 16:48:22,107]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:22,107]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:22,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36921344 bytes

[2021-10-09 16:48:22,499]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-09 16:48:22,499]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:24,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 27107328 bytes

[2021-10-09 16:48:24,714]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-12 10:56:47,109]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-12 10:56:47,110]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:56:47,111]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:56:47,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36843520 bytes

[2021-10-12 10:56:47,504]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-12 10:56:47,505]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:56:54,603]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9325
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 49741824 bytes

[2021-10-12 10:56:54,604]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-12 11:17:36,459]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-12 11:17:36,460]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:36,460]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:36,839]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37060608 bytes

[2021-10-12 11:17:36,859]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-12 11:17:36,860]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:40,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :10298
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 30433280 bytes

[2021-10-12 11:17:40,094]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-12 13:32:15,041]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-12 13:32:15,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:15,041]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:15,417]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37167104 bytes

[2021-10-12 13:32:15,439]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-12 13:32:15,439]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:22,540]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9325
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 49790976 bytes

[2021-10-12 13:32:22,541]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-12 15:02:54,912]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-12 15:02:54,912]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:02:54,912]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:02:55,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36704256 bytes

[2021-10-12 15:02:55,310]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-12 15:02:55,310]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:02,497]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9325
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 49762304 bytes

[2021-10-12 15:03:02,498]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-12 18:47:46,357]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-12 18:47:46,358]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:47:46,358]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:47:46,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36888576 bytes

[2021-10-12 18:47:46,756]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-12 18:47:46,756]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:47:54,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9919
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 34922496 bytes

[2021-10-12 18:47:54,167]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-18 11:41:14,123]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-18 11:41:14,124]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:14,124]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:14,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36884480 bytes

[2021-10-18 11:41:14,474]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-18 11:41:14,475]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:22,010]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9919
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 34820096 bytes

[2021-10-18 11:41:22,011]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-18 12:03:42,036]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-18 12:03:42,036]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:42,036]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:42,413]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36966400 bytes

[2021-10-18 12:03:42,436]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-18 12:03:42,436]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:42,987]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 17289216 bytes

[2021-10-18 12:03:42,988]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-19 14:11:39,178]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-19 14:11:39,178]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:39,179]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:39,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36982784 bytes

[2021-10-19 14:11:39,575]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-19 14:11:39,575]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:40,122]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 17326080 bytes

[2021-10-19 14:11:40,123]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-22 13:32:38,034]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-22 13:32:38,035]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:38,035]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:38,409]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37212160 bytes

[2021-10-22 13:32:38,429]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-22 13:32:38,430]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:40,717]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 20299776 bytes

[2021-10-22 13:32:40,718]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-22 13:53:31,083]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-22 13:53:31,084]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:31,084]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:31,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36913152 bytes

[2021-10-22 13:53:31,477]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-22 13:53:31,477]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:33,764]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 20238336 bytes

[2021-10-22 13:53:33,765]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-22 14:01:59,995]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-22 14:01:59,995]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:59,995]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:00,370]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36958208 bytes

[2021-10-22 14:02:00,390]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-22 14:02:00,390]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:00,935]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 17375232 bytes

[2021-10-22 14:02:00,936]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-22 14:05:20,938]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-22 14:05:20,939]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:20,939]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:21,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36937728 bytes

[2021-10-22 14:05:21,336]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-22 14:05:21,336]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:21,875]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 17448960 bytes

[2021-10-22 14:05:21,876]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-23 13:30:57,674]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-23 13:30:57,674]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:30:57,674]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:30:58,066]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.18 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36827136 bytes

[2021-10-23 13:30:58,088]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-23 13:30:58,088]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:05,221]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :7989
score:100
	Report mapping result:
		klut_size()     :8898
		klut.num_gates():7969
		max delay       :13
		max area        :7989
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2757
		LUT fanins:3	 numbers :2036
		LUT fanins:4	 numbers :3176
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 34951168 bytes

[2021-10-23 13:31:05,222]mapper_test.py:224:[INFO]: area: 7969 level: 13
[2021-10-24 17:42:28,080]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-24 17:42:28,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:42:28,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:42:28,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36970496 bytes

[2021-10-24 17:42:28,424]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-24 17:42:28,425]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:42:35,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :7989
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 34938880 bytes

[2021-10-24 17:42:35,654]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-24 18:02:54,992]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-24 18:02:54,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:02:54,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:02:55,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36712448 bytes

[2021-10-24 18:02:55,381]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-24 18:02:55,381]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:02,675]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:29
	current map manager:
		current min nodes:10276
		current min depth:28
	current map manager:
		current min nodes:10276
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3715
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :9919
score:100
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 34926592 bytes

[2021-10-24 18:03:02,675]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-26 10:25:11,172]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-26 10:25:11,172]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:11,172]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:11,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36847616 bytes

[2021-10-26 10:25:11,565]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-26 10:25:11,565]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:12,284]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	current map manager:
		current min nodes:10276
		current min depth:34
	Report mapping result:
		klut_size()     :4978
		klut.num_gates():4049
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :98
		LUT fanins:3	 numbers :2078
		LUT fanins:4	 numbers :1873
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 17399808 bytes

[2021-10-26 10:25:12,285]mapper_test.py:224:[INFO]: area: 4049 level: 11
[2021-10-26 11:00:34,769]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-26 11:00:34,769]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:00:34,770]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:00:35,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36892672 bytes

[2021-10-26 11:00:35,157]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-26 11:00:35,157]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:00:43,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :4978
		klut.num_gates():4049
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :98
		LUT fanins:3	 numbers :2078
		LUT fanins:4	 numbers :1873
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 34852864 bytes

[2021-10-26 11:00:43,080]mapper_test.py:224:[INFO]: area: 4049 level: 11
[2021-10-26 11:21:36,359]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-26 11:21:36,359]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:21:36,359]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:21:36,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37023744 bytes

[2021-10-26 11:21:36,754]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-26 11:21:36,755]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:21:43,965]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :8026
		klut.num_gates():7097
		max delay       :13
		max area        :7989
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :402
		LUT fanins:3	 numbers :3212
		LUT fanins:4	 numbers :3483
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 34631680 bytes

[2021-10-26 11:21:43,966]mapper_test.py:224:[INFO]: area: 7097 level: 13
[2021-10-26 12:19:41,004]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-26 12:19:41,004]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:19:41,005]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:19:41,375]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36818944 bytes

[2021-10-26 12:19:41,397]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-26 12:19:41,397]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:19:48,597]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :507
		LUT fanins:3	 numbers :780
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 34549760 bytes

[2021-10-26 12:19:48,598]mapper_test.py:224:[INFO]: area: 3733 level: 11
[2021-10-26 14:12:43,231]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-26 14:12:43,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:43,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:43,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37011456 bytes

[2021-10-26 14:12:43,600]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-26 14:12:43,600]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:44,177]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :4978
		klut.num_gates():4049
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :98
		LUT fanins:3	 numbers :2078
		LUT fanins:4	 numbers :1873
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 17154048 bytes

[2021-10-26 14:12:44,178]mapper_test.py:224:[INFO]: area: 4049 level: 11
[2021-10-29 16:09:48,109]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-10-29 16:09:48,111]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:48,111]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:48,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37117952 bytes

[2021-10-29 16:09:48,508]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-10-29 16:09:48,508]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:49,108]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :7204
		klut.num_gates():6275
		max delay       :11
		max area        :6245
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :156
		LUT fanins:3	 numbers :3221
		LUT fanins:4	 numbers :2898
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
Peak memory: 17154048 bytes

[2021-10-29 16:09:49,108]mapper_test.py:224:[INFO]: area: 6275 level: 11
[2021-11-03 09:51:21,367]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-03 09:51:21,367]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:21,367]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:21,752]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37167104 bytes

[2021-11-03 09:51:21,773]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-03 09:51:21,773]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:22,919]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :7204
		klut.num_gates():6275
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :156
		LUT fanins:3	 numbers :3221
		LUT fanins:4	 numbers :2898
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig_output.v
	Peak memory: 19361792 bytes

[2021-11-03 09:51:22,919]mapper_test.py:226:[INFO]: area: 6275 level: 11
[2021-11-03 10:03:29,135]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-03 10:03:29,135]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:29,135]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:29,508]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36806656 bytes

[2021-11-03 10:03:29,529]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-03 10:03:29,529]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:30,746]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :7707
		klut.num_gates():6778
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :180
		LUT fanins:3	 numbers :3147
		LUT fanins:4	 numbers :3451
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig_output.v
	Peak memory: 19509248 bytes

[2021-11-03 10:03:30,746]mapper_test.py:226:[INFO]: area: 6778 level: 11
[2021-11-03 13:43:28,505]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-03 13:43:28,506]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:28,506]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:28,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.04 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36900864 bytes

[2021-11-03 13:43:28,912]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-03 13:43:28,913]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:30,154]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :7707
		klut.num_gates():6778
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :180
		LUT fanins:3	 numbers :3147
		LUT fanins:4	 numbers :3451
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig_output.v
	Peak memory: 19382272 bytes

[2021-11-03 13:43:30,155]mapper_test.py:226:[INFO]: area: 6778 level: 11
[2021-11-03 13:49:44,415]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-03 13:49:44,416]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:44,416]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:44,792]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36868096 bytes

[2021-11-03 13:49:44,815]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-03 13:49:44,815]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:46,055]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :7707
		klut.num_gates():6778
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :180
		LUT fanins:3	 numbers :3147
		LUT fanins:4	 numbers :3451
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig_output.v
	Peak memory: 19398656 bytes

[2021-11-03 13:49:46,056]mapper_test.py:226:[INFO]: area: 6778 level: 11
[2021-11-04 15:56:37,743]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-04 15:56:37,743]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:37,744]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:38,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.04 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.01 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.19 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37138432 bytes

[2021-11-04 15:56:38,177]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-04 15:56:38,177]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:39,473]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :5027
		klut.num_gates():4098
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :1523
		LUT fanins:4	 numbers :2509
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig_output.v
	Peak memory: 19292160 bytes

[2021-11-04 15:56:39,474]mapper_test.py:226:[INFO]: area: 4098 level: 11
[2021-11-16 12:27:51,292]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-16 12:27:51,293]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:51,293]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:51,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37314560 bytes

[2021-11-16 12:27:51,684]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-16 12:27:51,684]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:52,340]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.197259 secs
	Report mapping result:
		klut_size()     :5027
		klut.num_gates():4098
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :1523
		LUT fanins:4	 numbers :2509
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 17416192 bytes

[2021-11-16 12:27:52,340]mapper_test.py:228:[INFO]: area: 4098 level: 11
[2021-11-16 14:16:47,592]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-16 14:16:47,593]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:47,593]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:47,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37285888 bytes

[2021-11-16 14:16:48,001]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-16 14:16:48,002]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:48,701]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.199147 secs
	Report mapping result:
		klut_size()     :5027
		klut.num_gates():4098
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :1523
		LUT fanins:4	 numbers :2509
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 17547264 bytes

[2021-11-16 14:16:48,702]mapper_test.py:228:[INFO]: area: 4098 level: 11
[2021-11-16 14:23:07,519]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-16 14:23:07,519]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:07,520]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:07,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37023744 bytes

[2021-11-16 14:23:07,925]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-16 14:23:07,925]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:08,580]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.199021 secs
	Report mapping result:
		klut_size()     :5027
		klut.num_gates():4098
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :1523
		LUT fanins:4	 numbers :2509
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 17526784 bytes

[2021-11-16 14:23:08,580]mapper_test.py:228:[INFO]: area: 4098 level: 11
[2021-11-17 16:35:47,679]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-17 16:35:47,680]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:47,680]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:48,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37269504 bytes

[2021-11-17 16:35:48,082]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-17 16:35:48,082]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:48,807]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.223772 secs
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 17661952 bytes

[2021-11-17 16:35:48,808]mapper_test.py:228:[INFO]: area: 3733 level: 11
[2021-11-18 10:18:18,814]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-18 10:18:18,815]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:18,815]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:19,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36851712 bytes

[2021-11-18 10:18:19,221]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-18 10:18:19,221]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:19,998]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.326255 secs
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3733
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 19488768 bytes

[2021-11-18 10:18:19,998]mapper_test.py:228:[INFO]: area: 3733 level: 11
[2021-11-23 16:11:09,525]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-23 16:11:09,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:09,527]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:09,901]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37179392 bytes

[2021-11-23 16:11:09,922]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-23 16:11:09,922]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:10,751]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.335647 secs
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3733
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 19542016 bytes

[2021-11-23 16:11:10,752]mapper_test.py:228:[INFO]: area: 3733 level: 11
[2021-11-23 16:42:07,601]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-23 16:42:07,601]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:07,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:07,963]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36806656 bytes

[2021-11-23 16:42:07,983]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-23 16:42:07,983]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:08,766]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.330127 secs
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3733
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 19427328 bytes

[2021-11-23 16:42:08,767]mapper_test.py:228:[INFO]: area: 3733 level: 11
[2021-11-24 11:38:34,766]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-24 11:38:34,766]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:34,766]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:35,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36745216 bytes

[2021-11-24 11:38:35,169]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-24 11:38:35,169]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:35,628]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.007497 secs
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 17420288 bytes

[2021-11-24 11:38:35,628]mapper_test.py:228:[INFO]: area: 3733 level: 11
[2021-11-24 12:01:49,065]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-24 12:01:49,065]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:49,066]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:49,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36962304 bytes

[2021-11-24 12:01:49,468]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-24 12:01:49,469]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:49,960]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.007385 secs
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 17440768 bytes

[2021-11-24 12:01:49,960]mapper_test.py:228:[INFO]: area: 3733 level: 11
[2021-11-24 12:05:28,049]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-24 12:05:28,050]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:28,050]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:28,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37023744 bytes

[2021-11-24 12:05:28,449]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-24 12:05:28,449]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:29,088]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.195725 secs
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 17788928 bytes

[2021-11-24 12:05:29,088]mapper_test.py:228:[INFO]: area: 3733 level: 11
[2021-11-24 12:11:10,216]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-24 12:11:10,216]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:10,216]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:10,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36728832 bytes

[2021-11-24 12:11:10,608]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-24 12:11:10,609]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:11,091]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
[i] total time =  0.06 secs
Mapping time: 0.06157 secs
	Report mapping result:
		klut_size()     :3683
		klut.num_gates():2754
		max delay       :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :311
		LUT fanins:3	 numbers :638
		LUT fanins:4	 numbers :1805
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 39600128 bytes

[2021-11-24 12:11:11,091]mapper_test.py:228:[INFO]: area: 2754 level: 15
[2021-11-24 12:57:26,567]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-24 12:57:26,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:26,568]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:26,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.15 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37007360 bytes

[2021-11-24 12:57:26,941]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-24 12:57:26,941]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:27,578]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.195876 secs
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 17518592 bytes

[2021-11-24 12:57:27,579]mapper_test.py:228:[INFO]: area: 3733 level: 11
[2021-11-24 13:07:48,496]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-24 13:07:48,496]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:07:48,496]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:07:48,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.02 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.16 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 36888576 bytes

[2021-11-24 13:07:48,890]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-24 13:07:48,890]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:07:56,516]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.195759 secs
Mapping time: 0.399728 secs
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 35188736 bytes

[2021-11-24 13:07:56,517]mapper_test.py:228:[INFO]: area: 3733 level: 11
[2021-11-24 13:30:56,129]mapper_test.py:79:[INFO]: run case "systemcaes_comb"
[2021-11-24 13:30:56,130]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:30:56,130]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:30:56,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9348.  Ch =     0.  Total mem =    1.50 MB. Peak cut mem =    0.08 MB.
P:  Del =   11.00.  Ar =    3710.0.  Edge =    12930.  Cut =    66041.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3402.0.  Edge =    12517.  Cut =    61079.  T =     0.03 sec
P:  Del =   11.00.  Ar =    3002.0.  Edge =     9997.  Cut =    65191.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2995.0.  Edge =     9988.  Cut =    65191.  T =     0.00 sec
F:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.02 sec
E:  Del =   11.00.  Ar =    3210.0.  Edge =    10300.  Cut =    52653.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9915.  Cut =    51713.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    51713.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2951.0.  Edge =     9787.  Cut =    48581.  T =     0.00 sec
Total time =     0.17 sec
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %
Peak memory: 37203968 bytes

[2021-11-24 13:30:56,532]mapper_test.py:160:[INFO]: area: 2951 level: 11
[2021-11-24 13:30:56,532]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:03,547]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
Mapping time: 0.007306 secs
Mapping time: 0.017871 secs
	Report mapping result:
		klut_size()     :4662
		klut.num_gates():3733
		max delay       :11
		max area        :3715
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :508
		LUT fanins:3	 numbers :779
		LUT fanins:4	 numbers :2446
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v
	Peak memory: 35205120 bytes

[2021-11-24 13:31:03,547]mapper_test.py:228:[INFO]: area: 3733 level: 11
