Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/vivado191/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto c84a59af210a4fd884dd97f83e7f28a4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sciv_core_behav xil_defaultlib.tb_sciv_core xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/memory_access.vhd:122]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/memory_access.vhd:123]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/memory_access.vhd:124]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/memory_access.vhd:125]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/memory_access.vhd:126]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
