"use strict";(self.webpackChunkcomputer_architecture=self.webpackChunkcomputer_architecture||[]).push([[4356],{5680:(e,t,r)=>{r.d(t,{xA:()=>p,yg:()=>d});var a=r(6540);function i(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function n(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);t&&(a=a.filter(function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable})),r.push.apply(r,a)}return r}function o(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?n(Object(r),!0).forEach(function(t){i(e,t,r[t])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):n(Object(r)).forEach(function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))})}return e}function l(e,t){if(null==e)return{};var r,a,i=function(e,t){if(null==e)return{};var r,a,i={},n=Object.keys(e);for(a=0;a<n.length;a++)r=n[a],t.indexOf(r)>=0||(i[r]=e[r]);return i}(e,t);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);for(a=0;a<n.length;a++)r=n[a],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(i[r]=e[r])}return i}var c=a.createContext({}),u=function(e){var t=a.useContext(c),r=t;return e&&(r="function"==typeof e?e(t):o(o({},t),e)),r},p=function(e){var t=u(e.components);return a.createElement(c.Provider,{value:t},e.children)},m="mdxType",s={inlineCode:"code",wrapper:function(e){var t=e.children;return a.createElement(a.Fragment,{},t)}},b=a.forwardRef(function(e,t){var r=e.components,i=e.mdxType,n=e.originalType,c=e.parentName,p=l(e,["components","mdxType","originalType","parentName"]),m=u(r),b=i,d=m["".concat(c,".").concat(b)]||m[b]||s[b]||n;return r?a.createElement(d,o(o({ref:t},p),{},{components:r})):a.createElement(d,o({ref:t},p))});function d(e,t){var r=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var n=r.length,o=new Array(n);o[0]=b;var l={};for(var c in t)hasOwnProperty.call(t,c)&&(l[c]=t[c]);l.originalType=e,l[m]="string"==typeof e?e:i,o[1]=l;for(var u=2;u<n;u++)o[u]=r[u];return a.createElement.apply(null,o)}return a.createElement.apply(null,r)}b.displayName="MDXCreateElement"},8250:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>c,contentTitle:()=>o,default:()=>s,frontMatter:()=>n,metadata:()=>l,toc:()=>u});var a=r(8168),i=(r(6540),r(5680));const n={},o="Practice: Testing simulation",l={unversionedId:"Laboratoare/2 Verilog Combina\u021bional/Testare/Practic\u0103/README",id:"Laboratoare/2 Verilog Combina\u021bional/Testare/Practic\u0103/README",title:"Practice: Testing simulation",description:"Sumatorul pe 4 bi\u021bi. Testare.",source:"@site/docs/Laboratoare/2 Verilog Combina\u021bional/Testare/Practic\u0103/README.md",sourceDirName:"Laboratoare/2 Verilog Combina\u021bional/Testare/Practic\u0103",slug:"/Laboratoare/2 Verilog Combina\u021bional/Testare/Practic\u0103/",permalink:"/computer-architecture/Laboratoare/2 Verilog Combina\u021bional/Testare/Practic\u0103/",draft:!1,tags:[],version:"current",frontMatter:{},sidebar:"sidebar",previous:{title:"Testare",permalink:"/computer-architecture/Laboratoare/2 Verilog Combina\u021bional/Testare/Teorie/"},next:{title:"3 Verilog Combina\u021bional",permalink:"/computer-architecture/Laboratoare/3 Verilog Combina\u021bional/"}},c={},u=[{value:"Sumatorul pe 4 bi\u021bi. Testare.",id:"sumatorul-pe-4-bi\u021bi-testare",level:2}],p={toc:u},m="wrapper";function s({components:e,...t}){return(0,i.yg)(m,(0,a.A)({},p,t,{components:e,mdxType:"MDXLayout"}),(0,i.yg)("h1",{id:"practice-testing-simulation"},"Practice: Testing simulation"),(0,i.yg)("h2",{id:"sumatorul-pe-4-bi\u021bi-testare"},"Sumatorul pe 4 bi\u021bi. Testare."),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"Implementa\u021bi \u0219i simula\u021bi un sumator pe 4 bi\u021bi, cu dou\u0103 intr\u0103ri \u0219i o ie\u0219ire.",(0,i.yg)("br",{parentName:"p"}),"\n","Hint: Utiliza\u021bi atribuirea continu\u0103 pentru implementare.",(0,i.yg)("br",{parentName:"p"}),"\n","Hint: Aten\u021bie la dimensiunea semnalelor de ie\u0219ire.  ")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"Folosind tutorialul de simulare, implementa\u021bi un modul de test care s\u0103 stimuleze sumatorul \xeen c\xe2t mai multe situa\u021bii posibile.",(0,i.yg)("br",{parentName:"p"}),"\n","Hint: Variabilele pe care le atribuim \xeen modulul de test vor fi de tip reg.",(0,i.yg)("br",{parentName:"p"}),"\n","Hint: Testa\u021bi at\xe2t situa\u021bii obi\u0219nuite de adunare, c\xe2t \u0219i situa\u021bii speciale (ex. carry = 1).",(0,i.yg)("br",{parentName:"p"}),"\n","Hint: Consulta\u021bi forma de und\u0103 pentru a determina corectitudinea implement\u0103rii. Verifica\u021bi corectitudinea sumatorului vizualiz\xe2nd semnalele \xeen baza 10.  ")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"Analiz\xe2nd implementarea din Laboratorul 1 \u0219i varianta curent\u0103, analiza\u021bi cele dou\u0103 tipuri de implement\u0103ri.",(0,i.yg)("br",{parentName:"p"}),"\n","Hint: Compara\u021bi puncte forte, puncte slabe pentru fiecare din cele dou\u0103 variante.  "))),(0,i.yg)("p",null,"Solu\u021bia se afl\u0103 \xeen repo-ul materiei ",(0,i.yg)("a",{parentName:"p",href:"https://github.com/cs-pub-ro/computer-architecture/tree/main/chapters/verilog/testing/drills/tasks/adder_4bits"},"GitHub"),"."))}s.isMDXComponent=!0}}]);