<!-- this file was generated automatically by noweave --- better not edit it-->
<h2><a name="conten00">Contents</a></h2>
<p>
<tableofcontents>
<ul compact>
<li><a href="#conten00">Contents</a>
<li><a href="#intelp00">Intel Pentium instruction-set specification</a>
<ul compact>
<li><a href="#opcode00">Opcodes</a>
<li><a href="#onebyt00">One-byte opcodes</a>
<li><a href="#NWDG">Two-byte opcodes</a>
<li><a href="#NWDR">Operands and effective addresses</a>
<li><a href="#modnbs00">Mod&nbsp;R/M opcodes</a>
<li><a href="#operan00">Operand-size and address-size prefixes</a>
<li><a href="#floati00">Floating-point opcodes</a>
<li><a href="#arithm00">Arithmetic instructions</a>
<li><a href="#otheri00">Other instructions (in alphabetical order)</a>
<li><a href="#NWDl">Synthetic instructions</a>
<li><a href="#assemb00">Assembly Specification for Gnu-Linux Assembler</a>
<ul compact>
<li><a href="#assemb01">Assembly names for opcodes</a>
<li><a href="#assemb02">Assembly formats for operands</a>
<li><a href="#assemb03">Assembly syntax for constructors</a>
</ul>
<li><a href="#NWD11">Miscellaneous</a>
</ul>
</ul>
</tableofcontents>
<p>
<h2><a name="intelp00">Intel Pentium instruction-set specification</a></h2>
<p>
This specification
describes the Intel Pentium&nbsp;<b>[cite&nbsp;<a href="#NWcite-intel:pentium">intel:pentium</a>]</b>.
At the instruction-set level, this specification could almost be used to describe
the 486; the Pentium supports just a
few instructions not found on the 486.
This specification has <em>not</em> been used in an application, which
means that it is probably full of bugs.
 <b>[</b>We have plans for a test harness that should generate
instructions at random, making sure that we get the same object code
no matter whether we emit binary or assembly language, but as of July
1994 that harness is not in place.<b>]</b> 
<p>
Specifying the <i>x86</i> is very different from specifying a RISC machine.
In particular, it is difficult to know how to factor this
architecture, or indeed whether to try to factor it at all.
We've ended by trying to factor the opcodes into tables, but not to
factor the instructions.
Handling the <i>x86</i> opcode tables is painful, but we prefer it to
specifying the opcodes individually, because we believe the tables
reduce the likelihood of error.
Factoring the instructions turned out to be a hopeless exercise, with
one exception: there is a family of 8 groups of arithmetic
instructions that factor nicely.
<p>

The <i>x86</i> is not quite sure whether it is an
8-bit, a 16-bit, or a 32-bit machine.
We don't know the exact history, but we believe that the machine
started life as an 8-bit machine, and that new opcodes were added when
the architecture was extended to 16&nbsp;bits.
New opcodes were <em>not</em> added when it was extended again to
32&nbsp;bits; instead,  the presence or absence of a prefix is used to distinguish
16- from 32-bit instructions.
Unfortunately, the encoding isn't completely specified at assembly
time; the meaning of the prefix
depends on the setting of a bit in the ``executable-segment
descriptor.''
<a name="NWD1">We have chosen to specify encodings in which instructions without</a>
prefixes operate on 32-bit quantities and the prefix selects 16-bit
operation, but the encoding can be changed by changing just two lines
in Section&nbsp;<a href="#section:op-prefix">[-&gt;]</a>. 
An application that wanted to be able to switch between encodings
dynamically would have to use the toolkit to generate two sets of
encoding procedures, one each for the 16- and 32-bit defaults.
<p>
One thing we do is provide a way to generate just the 32-bit subset:
<p><pre><a name="NWpenA-penE-1" href="#NWD1"><dfn>&lt;pentium32.spec&gt;=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a> <a href="#NWD14">U-&gt;</a>)</b>
keep <a name="NWpenA-penE-1-u1" href="#NWDT"><i>&lt;32-bit constructors&gt;</i></a> <a name="NWpenA-penE-1-u2" href="#NWpenA-floR-1"><i>&lt;floating-point constructors&gt;</i></a>
</pre><pre><a name="NWpenA-penG-1" href="#NWpenA-penG-1"><dfn>&lt;pentium-int.spec&gt;=</dfn></a>
discard <a name="NWpenA-penG-1-u1" href="#NWpenA-floR-1"><i>&lt;floating-point constructors&gt;</i></a>
</pre><p>
<hr>
 --- <hr>height 1pt<br>

[5.8em]
 --- 9<b>One-Byte Opcode Map (page 0)</b><br><!--\noalign{\medskip}     % ???-->
0 8

0|6ADD|PUSH!POP62<br>|Eb,Gb?Ev,Gv?Gb,Eb?Gv,Ev?AL,Ib?eAX,Iv|ES!ES
|PUSH!POP62<br>|Eb,Gb?Ev,Gv?Gb,Eb?Gv,Ev?AL,Ib?eAX,Iv|SS!SS
|                      SEG!DAA62<br>|Eb,Gb?Ev,Gv?Gb,Eb?Gv,Ev?AL,Ib?eAX,Iv| =ES!
|                      SEG!AAA62<br>|Eb,Gb?Ev,Gv?Gb,Eb?Gv,Ev?AL,Ib?eAX,Iv| =SS!
4|8INC general register8<br>|eAX?eCX?eDX?eBX?eSP?eBP?eSI?eDI
8<br>|eAX?eCX?eDX?eBX?eSP?eBP?eSI?eDI
6|PUSHA! POPA! BOUND!ARPL! SEG!SEG!Operand!Address|PUSHAD!POPAD!Gv,Ma!Ew,Gw!=FS!=GS!Size!   Size
|JO?JNO?JB/JNAE/J?JNB/JAE/J?JZ?JNZ?JBE?JNBE
8|2Immediata Grp1!MOVB<i>^*</i>!Grp1!2TEST!2XCHG224<br>|Eb,Ib?Ev,Iv!AL,immed!Ev,Ib!Eb,Gb?Ev,Gv!Eb,Gb?Ev,Gv
9|NOP!7XCHG word to double-word register with eAX17<br>|!eCX?eDX?eBX?eSP?eBP?eSI?eDI
A|4MOV|MOVSB!MOVsw!CMPSB!CMPSW44<br>|AL,Ob?eAX,Ov?Ob,AL?Ov,eAX|Xb,Yb!Xv,Yv!Xb,Yb!Xv,Yv
B|8MOV immediate byte into register8<br>|AL?CL?DL?BL?AH?CH?DH?BH
C|2Shift Grp2a!2RET near|LES!LDS!2MOV422<br>|Eb,Ib?Ev,Ib!Iw?  |Gv,Mp?Gv,Mp!Eb,Ib?Ev,Iv
|AAM!AAD!<i>*</i>!XLAT44<br>|Eb,1?Ev,1?Eb,CL?Ev,CL|!!!
E|LOOPNE!LOOPE!LOOP!JCXZ/JEC!2IN!2OUT44<br>|Jb!Jb!Jb!Jb!AL,Ib?AX,Ib!Ib,AL?Ib,eAX
62<br>|!!!REPE!!!Eb?Ev

<b>Pentium opcodes (page 0)</b><a name="opcode0"><b>[*]</b></a>
<hr>
<p>
<hr>
 --- <hr>height 1pt<br>

[5.8em]
 --- 9<b>One-Byte Opcode Map (page 1)</b><br><!--\noalign{\medskip}     % ???-->
816

0|6OR|PUSH!2-byte62<br>|Eb,Gb?Ev,Gv?Gb,Eb?Gv,Ev?AL,Ib?eAX,Iv|CS!escape
|PUSH!POP62<br>|Eb,Gb?Ev,Gv?Gb,Eb?Gv,Ev?AL,Ib?eAX,Iv|DS!DS
|                      SEG!DAS62<br>|Eb,Gb?Ev,Gv?Gb,Eb?Gv,Ev?AL,Ib?eAX,Iv| =CS!
|                      SEG!AAS62<br>|Eb,Gb?Ev,Gv?Gb,Eb?Gv,Ev?AL,Ib?eAX,Iv| =DS!
4|8DEC general register8<br>|eAX?eCX?eDX?eBX?eSP?eBP?eSI?eDI
8<br>|eAX?eCX?eDX?eBX?eSP?eBP?eSI?eDI
6|PUSH!IMUL!    PUSH!IMUL!    INSB! INSW/D!OUTSB!OUTSW/D|Iv!  Gv,Ev,Iv!Ib!  Gv,Ev,Ib!Yb,DX!Yv,DX! DX,Xb!DX,Xv
|JS?JNS?JP?JNP?JL?JNL?JLE?JNLE
8|4MOV|MOV!LEA!MOV!POP44<br>|Eb,Gb?Ev,Gv?Gb,Eb?Gv,Ev|Ew,Sw!Gv,M!Sw,Ew!Ev
9|CBW!CWD/CDQ!CALL!WAIT|PUSHF!POPF!SAHF!LAHF|!!aP!|Fv!Fv!!
!STOSB!STOSW/D|LODSB!LODSW/D!SCASB!SCASW/D26<br>|AL,Ib?eAX,Iv!Yb,AL!Yv,eAX|AL,Xb!eAX,Xv!AL,Yb!eAX,Yv
B|8MOV immediate word or double into word or double register|eAX!eCX!eDX!eBX!eSP!eBP!eSI!eDI
C|ENTER!LEAVE!RET far!RET far!INT!INT!INTO!IRET|Iw,Ib!!Iw!!3!Ib!!
D|8ESC (Escape to coprocessor instruction set)|8
E|CALL!3JMP!2IN!2OUT17<br>|Jv!Jv?Ap?Jb!AL,DX?eAX,DX!DX,AL?DX,eAX

<b>Pentium opcodes (page 1)</b><a name="opcode1"><b>[*]</b></a>
<hr>
<p>
Intel uses some naming conventions to try to tame the confusion
surrounding operands.
``Operand specifiers'' describe the locations and sizes of operands.
The specifiers are (mostly) composed from the following pieces:
<blockquote>
<table><!-- alignment is llll--><!-- 4 columns--><tr><td align=left valign=top></td><td align=left valign=top>Operand</td><td align=left valign=top></td><td align=left valign=top>Width<br><br><tr><td align=left valign=top><tt>E</tt></td><td align=left valign=top>effective address</td><td align=left valign=top><tt>b</tt></td><td align=left valign=top>8-bit bytes<tr><td align=left valign=top></td><td align=left valign=top>(memory or register)</td><td align=left valign=top><tt>w</tt></td><td align=left valign=top>16-bit words<tr><td align=left valign=top><tt>G</tt></td><td align=left valign=top>general-purpose register</td><td align=left valign=top><tt>d</tt></td><td align=left valign=top>32-bit doublewords<tr><td align=left valign=top><tt>I</tt></td><td align=left valign=top>immediate</td><td align=left valign=top><tt>v</tt></td><td align=left valign=top>variable (<tt>w</tt> or <tt>d</tt>)</table>
</blockquote>
For example, the specifier ``Eb,Gb'' describes an 8-bit
memory-to-register instruction.
``Ev,Gv'' describes a similar instruction that operates on 16 or
32&nbsp;bits, depending on the presence or absence of a prefix.
Most of the <i>x86</i> instructions are overloaded, but the opcode tables
often use operand specifiers as suffixes to distinguish them. 
In some cases, where the machine specification doesn't give
distinguishing suffixes, we have invented some.
<p>
Many of the instructions support all three sizes, and we specify them
in two variants: a <tt>b</tt> variant with no prefix, and <tt>v</tt>
variants with and without prefixes.  When the two <tt>v</tt> variants
<a name="NWD2">differ only in the presence or absence of a prefix, we can specify</a>
them simultaneously using the <code>ov</code> pattern, which we define in 
Section&nbsp;<a href="#section:op-prefix">[-&gt;]</a> to mean ``optional prefix.''
Sometimes, however, we have to specify all three variants explicitly,
as when there is an immediate operand---in that case, we have to give
three different output patterns because the token holding the
immediate operand may be 8, 16, or 32&nbsp;bits wide.
<p>


<a name="NWD3">Here is the overall structure of the Intel specification:</a>
<p><pre><a name="NWpenA-penH-1" href="#NWD3"><dfn>&lt;pentium-core.spec&gt;=</dfn></a>
<a name="NWpenA-penH-1-u1" href="#NWD4"><i>&lt;field specs&gt;</i></a>
patterns <a name="NWpenA-penH-1-u2" href="#NWD5"><i>&lt;patterns for integer opcodes&gt;</i></a>
<a name="NWpenA-penH-1-u3" href="#NWDX"><i>&lt;pattern specs for other patterns&gt;</i></a>
<a name="NWpenA-penH-1-u4" href="#NWDY"><i>&lt;prefix assignments&gt;</i></a>
<a name="NWpenA-penH-1-u5" href="#NWpenA-plaC-1"><i>&lt;placeholders&gt;</i></a>
relocatable reloc
<a name="NWpenA-penH-1-u6" href="#NWDg"><i>&lt;constructors for displacements&gt;</i></a>
<a name="NWpenA-penH-1-u7" href="#NWDS"><i>&lt;constructors for effective addresses&gt;</i></a>
<a name="NWpenA-penH-1-u8" href="#NWDc"><i>&lt;arithmetic constructors&gt;</i></a>
constructors
<a name="NWpenA-penH-1-u9" href="#NWpenA-alpP-1"><i>&lt;alphabetical constructors&gt;</i></a>

</pre><p>

<h3><a name="opcode00">Opcodes</a></h3>
For other machines, we were able to specify entire opcode tables in
single declarations.
The Intel tables are less tractable, because they don't just contain
opcodes; they contain a mix of opcodes and suffixes.
We've broken most of the tables into pieces, as shown below.
There's an argument for abandoning opcode tables entirely, using only
constructors to describe the encodings, but we've decided to keep
opcodes.
This style of specification lets us use a little factoring, and it
gives us a little protection against errors in the distributed
opcodes, like the <tt>group<em>x</em></tt> opcodes.
<p>
<h3><a name="onebyt00">One-byte opcodes</a></h3>
<p>
We want to take advantage of factoring when possible, but it works
well only for the ``arithemtic group,'' shown in the upper left
<a name="NWD4">corners of  Figures </a><a href="#opcode0">[&lt;-]</a> and <a href="#opcode1">[&lt;-]</a>, which represent the
``one-byte opcode map'' from pages A-5 and A-6 of the Intel
manual&nbsp;<b>[cite&nbsp;<a href="#NWcite-intel:pentium">intel:pentium</a>]</b>. 
This corner of the opcode table clearly represents an outer product of
8&nbsp;opcodes with 6&nbsp;suffixes, and we treat it as such.
<p>
Most of the rest of the opcode table we treat in purely geometric
fashion, using row, column, and page numbers as Cartesian coordinates
to determine opcodes.
<p><pre><a name="NWpenA-fieB-1" href="#NWD4"><dfn>&lt;field specs&gt;=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-fieB-2">-&gt;</a>]</b>
fields of opcodet (8) row 4:7 col 0:2 page 3:3
                     <a name="NWpenA-fieB-1-u1" href="#NWpenA-morP-1"><i>&lt;more fields of <code>opcode</code>&gt;</i></a>
</pre><pre><a name="NWpenA-plaC-1" href="#NWpenA-plaC-1"><dfn>&lt;placeholders&gt;=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-plaC-2">-&gt;</a>]</b>
placeholder for opcodet is HLT
</pre><p>
<a name="NWD5">Because the map is so chaotic, we break it into rows, for the most</a>
part specifying one or two rows at a time, but sometimes breaking rows
into pieces.
The first rows are among the most interesting; rows 0--3
contain the outer product of arithmetic operators with operand specifiers:
<p><pre><a name="NWpenA-patS-1" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[D<a href="#NWD6">-&gt;</a>]</b>
arith is any of [ ADD OR
                  ADC SBB
                  AND SUB
                  XOR CMP ], which is row = {0 to 3} &amp; page = [0 1]
[ Eb.Gb Ev.Gv Gb.Eb Gv.Ev AL.Ib eAX.Iv ] is col = {0 to 5}
</pre><p><a name="NWD6">The other columns in rows 0--3 follow a less discernible pattern.</a>
<p><pre><a name="NWpenA-patS-2" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWD5">&lt;-</a>D<a href="#NWD7">-&gt;</a>]</b>
[ PUSH.ES POP.ES    PUSH.CS esc2
  PUSH.SS POP.SS    PUSH.DS POP.DS
  SEG.ES  DAA       SEG.CS  DAS
  SEG.SS  AAA       SEG.DS  AAS   ] is row = {0 to 3} &amp; page = [0 1] &amp; col = [6 7]
</pre><p>
<a name="NWD7">Rows 4 and 5 are the general-register opcodes, formed by an outer product of operation</a>
and register specifier.<a name="r32"><b>[*]</b></a>
Although the register specifier is actually part of the opcode, we 
treat it as an operand below.
We create the field <code>r32</code> as an alias for <code>col</code>, so we can use
special register names for the values.
<p><pre><a name="NWpenA-patS-3" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWD6">&lt;-</a>D<a href="#NWD8">-&gt;</a>]</b>
regops is any of [ INC  DEC 
                   PUSH POP ], which is row = [4 5] &amp; page = [0 1]
</pre><pre><a name="NWpenA-morP-1" href="#NWpenA-morP-1"><dfn>&lt;more fields of <code>opcode</code>&gt;=</dfn></a> <b>(<a href="#NWD4">&lt;-U</a>)</b> <b>[D<a href="#NWpenA-morP-2">-&gt;</a>]</b>
r32 0:2
</pre><pre><a name="NWpenA-fieB-2" href="#NWD4"><dfn>&lt;field specs&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWD4">&lt;-</a>D<a href="#NWpenA-fieB-3">-&gt;</a>]</b>
fieldinfo r32 is [names [ eAX eCX eDX eBX eSP eBP eSI eDI ]]
</pre><pre><a name="NWpenA-morP-2" href="#NWpenA-morP-1"><dfn>&lt;more fields of <code>opcode</code>&gt;+=</dfn></a> <b>(<a href="#NWD4">&lt;-U</a>)</b> <b>[<a href="#NWpenA-morP-1">&lt;-</a>D<a href="#NWpenA-morP-3">-&gt;</a>]</b>
sr16 0:2
</pre><pre><a name="NWpenA-fieB-3" href="#NWD4"><dfn>&lt;field specs&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-fieB-2">&lt;-</a>D<a href="#NWpenA-fieB-4">-&gt;</a>]</b>
fieldinfo sr16 is [sparse [ cs=1, ss=2, ds=3, es=4, fs=5, gs=6 ] ]
</pre><pre><a name="NWpenA-morP-3" href="#NWpenA-morP-1"><dfn>&lt;more fields of <code>opcode</code>&gt;+=</dfn></a> <b>(<a href="#NWD4">&lt;-U</a>)</b> <b>[<a href="#NWpenA-morP-2">&lt;-</a>D<a href="#NWpenA-morP-4">-&gt;</a>]</b>
r16 0:2
</pre><pre><a name="NWpenA-fieB-4" href="#NWD4"><dfn>&lt;field specs&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-fieB-3">&lt;-</a>D<a href="#NWpenA-fieB-5">-&gt;</a>]</b>
fieldinfo r16 is [names [ AX CX DX BX SP BP SI DI ]]
</pre><p>
<a name="NWD8">Row&nbsp;6:</a>
<p><pre><a name="NWpenA-patS-4" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWD7">&lt;-</a>D<a href="#NWD9">-&gt;</a>]</b>
[ PUSHA   POPA    BOUND   ARPL    SEG.FS  SEF.GS   OpPrefix AddrPrefix 
  PUSH.Iv IMUL.Iv PUSH.Ib IMUL.Ib INSB    INSv     OUTSB    OUTSv      
] is page = [0 1] &amp; row = 6 &amp; col = {0 to 7} 
</pre><p>
<a name="NWD9">Row&nbsp;7 is factored so the jump codes can be re-used in the two-byte opcode map.</a>
Again, the row contains an outer product, but this time the columns
determine jump conditions, not operand specifiers.
<p><pre><a name="NWpenA-patS-5" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWD8">&lt;-</a>D<a href="#NWDA">-&gt;</a>]</b>
Jb is row = 7
cond is any of [ .O .NO .B .NB .Z .NZ .BE .NBE .S .NS .P .NP .L .NL .LE .NLE ], 
      which is page = [0 1] &amp; col = {0 to 7}
</pre><p>
<a name="NWDA">Row 8 is a bit hard to follow because it contains a seemingly random</a>
mix of opcodes and operand specifiers.
On page&nbsp;0, we've left the ``immediate Group1''  implicit, giving only the
operand specifiers.
On page&nbsp;1, <code>MOV</code> shares the operand specifiers we gave with the
arithmetic instructions in rows&nbsp;0--3.
<p><pre><a name="NWpenA-patS-6" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWD9">&lt;-</a>D<a href="#NWDB">-&gt;</a>]</b>
[ Eb.Ib Ev.Iv MOVB Ev.Ib TEST.Eb.Gb TEST.Ev.Gv  XCHG.Eb.Gb XCHG.Ev.Gv ] is
               row = 8 &amp; page = 0 &amp; col = {0 to 7}
MOV is row = 8 &amp; page = 1
[ MOV.Ew.Sw LEA MOV.Sw.Ew POP.Ev ] is row = 8 &amp; page = 1 &amp; col = {4 to 7}
</pre><p>
<a name="NWDB">On page 0, row 9 is </a><code>XCHG</code> (or <code>NOP</code>).
Again, the register operand is actually part of the opcode.
Page&nbsp;1 has several opcodes.
<p><pre><a name="NWpenA-patS-7" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDA">&lt;-</a>D<a href="#NWDC">-&gt;</a>]</b>
XCHG is row = 9 &amp; page = 0
NOP is XCHG &amp; col = 0
[ CBW CWDQ CALL.aP WAIT PUSHF POPF SAHF LAHF ] is row = 9 &amp; page = 1 &amp; col = {0 to 7}
</pre><p>
<a name="NWDC">Although there is an outer product or two lurking in  row 10 (A), we</a>
don't try to specify it, because the operand specifiers used there
aren't widely useful.
<p><pre><a name="NWpenA-patS-8" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDB">&lt;-</a>D<a href="#NWDD">-&gt;</a>]</b>
[ MOV.AL.Ob  MOV.eAX.Ov  MOV.Ob.AL  MOV.Ov.eAX MOVSB    MOVSv     CMPSB   CMPSv
  TEST.AL.Ib TEST.eAX.Iv STOSB      STOSv      LODSB    LODSv     SCASB   SCASv
] is row = 10 &amp; page = [0 1] &amp; col = {0 to 7} 
</pre><p>
<a name="NWDD">Row 11 (B) is another row in which the register operand is implicit in</a>
the opcode, but we need to define a new field to denote 8-bit registers.
<p><pre><a name="NWpenA-patS-9" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDC">&lt;-</a>D<a href="#NWDE">-&gt;</a>]</b>
MOVib is row = 11 &amp; page = 0
MOViv is row = 11 &amp; page = 1
</pre><pre><a name="NWpenA-morP-4" href="#NWpenA-morP-1"><dfn>&lt;more fields of <code>opcode</code>&gt;+=</dfn></a> <b>(<a href="#NWD4">&lt;-U</a>)</b> <b>[<a href="#NWpenA-morP-3">&lt;-</a>D]</b>
r8 0:2
</pre><pre><a name="NWpenA-fieB-5" href="#NWD4"><dfn>&lt;field specs&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-fieB-4">&lt;-</a>D<a href="#NWDR">-&gt;</a>]</b>
fieldinfo r8 is [names [ AL CL DL BL AH CH DH BH ]]
</pre><p>
<a name="NWDE">Rows 12 and 13 contain the bit operators; the others are easy.</a>
<p><pre><a name="NWpenA-patS-A" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDD">&lt;-</a>D<a href="#NWDF">-&gt;</a>]</b>
[ B.Eb.Ib B.Ev.Ib RET.Iw  RET     LES LDS MOV.Eb.Ib MOV.Ev.Iv           
  B.Eb.1  B.Ev.1  B.Eb.CL B.Ev.CL AAM AAD _         XLAT
]   is row = [12 13] &amp; page = 0 &amp; col = {0 to 7}
[ ENTER LEAVE RET.far.Iw RET.far INT3 INT.Ib INTO IRET ]
    is row = 12      &amp; page = 1 &amp; col = {0 to 7}
ESC is row = 13      &amp; page = 1
</pre><p>
<a name="NWDF">Neither of the last two rows can use factoring.</a>
<p><pre><a name="NWpenA-patS-B" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDE">&lt;-</a>D<a href="#NWDH">-&gt;</a>]</b>
[ LOOPNE  LOOPE   LOOP    JCXZ    IN.AL.Ib  IN.eAX.Ib  OUT.Ib.AL OUT.Ib.eAX
  LOCK    _       REPNE   REP     HLT       CMC        grp3.Eb   grp3.Ev

  CALL.Jv JMP.Jv  JMP.Ap  JMP.Jb  IN.AL.DX  IN.eAX.DX  OUT.DX.AL OUT.DX.eAX
  CLC     STC     CLI     STI     CLD       STD        grp4      grp5       
] is page = [0 1] &amp; row = [14 15] &amp; col = {0 to 7}
</pre><p>
<h3><a name="NWDG">Two-byte opcodes</a></h3>
The two-byte tables are fairly sparse, so we haven't bothered to
reproduce them in a table for this report.
We describe them one page at a time beginning with page&nbsp;0.
The first token of each two-token pattern contains the <code>esc2</code> opcode.
<p>


<a name="NWDH">The first two rows are:</a>
<p><pre><a name="NWpenA-patS-C" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDF">&lt;-</a>D<a href="#NWDI">-&gt;</a>]</b>
[ grp6       grp7       LAR        LSL       
  MOV.Eb.Gb  MOV.Gv.Ev  MOV.Gb.Eb  MOV.Ev.Gv ]
is esc2; page = 0 &amp; row = [0 1] &amp; col = {0 to 3}
CLTS is esc2; page = 0 &amp; row = 0 &amp; col = 6
</pre><p>
<a name="NWDI">Row&nbsp;3 is a block of MOV instructions.</a>
<p><pre><a name="NWpenA-patS-D" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDH">&lt;-</a>D<a href="#NWDJ">-&gt;</a>]</b>
[ MOV.Rd.Cd  MOV.Rd.Dd  MOV.Cd.Rd  MOV.Dd.Rd  MOV.Rd.Td _  MOV.Td.Rd ]
is esc2; page = 0 &amp; row = 3 &amp; col = {0 to 6}
</pre><p>
<a name="NWDJ">Row 4:</a>
<p><pre><a name="NWpenA-patS-E" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDI">&lt;-</a>D<a href="#NWDK">-&gt;</a>]</b>
[ WRMSR RDTSC RDMSR ] is esc2; page = 0 &amp; row = 4 &amp; col = {0 to 2}
</pre><p>
<a name="NWDK">The jumps in row 8 and sets in row 9 span two pages.</a>
They are outer products of opcodes and the conditions defined in row&nbsp;7
of the one-byte opcode map.
<p><pre><a name="NWpenA-patS-F" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDJ">&lt;-</a>D<a href="#NWDL">-&gt;</a>]</b>
Jv   is esc2; row = 8
SETb is esc2; row = 9
</pre><p>
<a name="NWDL">Rows 10 and 11 are more madness:</a>
<p><pre><a name="NWpenA-patS-G" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDK">&lt;-</a>D<a href="#NWDM">-&gt;</a>]</b>
[ PUSH.FS       POP.FS        CPUID  BT   SHLD.Ib SHLD.CL _            _
  CMPXCHG.Eb.Gb CMPXCHG.Ev.Gv LSS    BTR  LFS     LGS     MOVZX.Gv.Eb  MOVZX.Gv.Ew ]
is esc2; page = 0 &amp; row = [10 11] &amp; col = {0 to 7}
</pre><p>
<a name="NWDM">Row 12 is the only remaining non-empty row on page 0.</a>
<p><pre><a name="NWpenA-patS-H" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDL">&lt;-</a>D<a href="#NWDN">-&gt;</a>]</b>
[ XADD.Eb.Gb XADD.Ev.Gv grp9 ] is esc2; page = 0 &amp; row = 12 &amp; col = [0 1 7]
</pre><p>
<a name="NWDN">There are even fewer opcodes on page&nbsp;1.</a>
<p><pre><a name="NWpenA-patS-I" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDM">&lt;-</a>D<a href="#NWDO">-&gt;</a>]</b>
[INVD WBINVD] is esc2; row = 0 &amp; page = 1 &amp; col = [0 1]
</pre><p>
<a name="NWDO">Rows 1--7 are empty, and 8 and 9 were covered on the previous page.</a>
Row&nbsp;10 is:
<p><pre><a name="NWpenA-patS-J" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDN">&lt;-</a>D<a href="#NWDP">-&gt;</a>]</b>
[ PUSH.GS POP.GS RSM  BTS   SHRD.Ib SHRD.CL _ IMUL.Gv.Ev] 
is esc2; row = 10 &amp; page = 1 &amp; col = {0 to 7}
</pre><p>
<a name="NWDP">Row 11:</a>
<p><pre><a name="NWpenA-patS-K" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDO">&lt;-</a>D<a href="#NWDQ">-&gt;</a>]</b>
[ grp8 BTC BSF BSR MOVSX.Gv.Eb MOVSX.Gv.Ew] 
is esc2; page = 1 &amp; row = 11 &amp; col = {2 to 7}
</pre><p>
<a name="NWDQ">And the single opcode on row&nbsp;12:</a>
<p><pre><a name="NWpenA-patS-L" href="#NWD5"><dfn>&lt;patterns for integer opcodes&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDP">&lt;-</a>D]</b>
BSWAP is esc2; row = 12 &amp; page = 1
</pre><p>


<h3><a name="NWDR">Operands and effective addresses</a></h3>
Intel operands and addresses are described in 
Section 25.2.1 and Figure 25-2 of the Pentium manual.
Effective addresses use a ``Mod R/M'' byte, the <code>mod</code> field of which
determines the addressing mode.
The Mod R/M byte also holds some bits that denote either a
register operand or some extra parts of the opcode (as with the <tt>group<em>x</em></tt> instructions).
Indexed addressing modes use an additional byte, called ``SIB,'' which
holds a scale factor and index and base registers.
<p><pre><a name="NWpenA-fieB-6" href="#NWD4"><dfn>&lt;field specs&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-fieB-5">&lt;-</a>D<a href="#NWpenA-fieB-7">-&gt;</a>]</b>
fields of modrm (8) mod 6:7 reg_opcode 3:5 r_m 0:2
fields of sib   (8) ss 6:7 index 3:5 base 0:2
</pre><pre><a name="NWpenA-fieB-7" href="#NWD4"><dfn>&lt;field specs&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDR">&lt;-</a>D<a href="#NWDW">-&gt;</a>]</b>
fieldinfo [ base index ] is 
          [ names [ eAX eCX eDX eBX eSP eBP eSI eDI ] ]
fieldinfo ss is [ sparse [ &quot;1&quot; = 0, &quot;2&quot; = 1, &quot;4&quot; = 2, &quot;8&quot; = 3 ] ]
</pre><pre><a name="NWpenA-plaC-2" href="#NWpenA-plaC-1"><dfn>&lt;placeholders&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-plaC-1">&lt;-</a>D<a href="#NWpenA-plaC-3">-&gt;</a>]</b>
placeholder for modrm is HLT
placeholder for sib is HLT
</pre><p>

We're faced with a specification problem because some Intel
instructions accept only effective addresses that refer to operands in
memory; register modes are not permitted.
Most instructions, however, accept any kind of effective address.
A good way to express this restriction would be with subtyping, but
the toolkit doesn't implement subtyping, so instead we define two
different constructor types: <code>Mem</code> to refer to effective addresses
<a name="NWDS">of operands in memory, and </a><code>Eaddr</code> to refer to any effective
address.
This separation requires the use of an identity constructor&nbsp;<code>E</code> to
map <code>Mem</code>s into <code>Eaddr</code>s.
Such a thing is bad enough in a specification, but these <code>E</code>'s have
to be used in application programs, too.
The ugliness is justified because it confers protection against
inadvertantly using a register operand with an instruction that
doesn't permit one.
<p><pre><a name="NWpenA-cona-1" href="#NWDS"><dfn>&lt;constructors for effective addresses&gt;=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b>
relocatable d a
constructors
  Indir    [reg] : Mem { reg != 4, reg != 5 } is mod = 0 &amp; r_m = reg
  Disp8   d[reg] : Mem { reg != 4 }           is mod = 1 &amp; r_m = reg; i8  = d
  Disp32  d[reg] : Mem { reg != 4 }           is mod = 2 &amp; r_m = reg; i32 = d
  Abs32   a      : Eaddr                      is mod = 0 &amp; r_m = 5;   i32 = a
  Reg     reg    : Eaddr                      is mod = 3 &amp; r_m = reg
  Index    [base][index * ss] : Mem { index != 4, base != 5 } is 
                        mod = 0 &amp; r_m = 4; index &amp; base     &amp; ss
  Index8  d[base][index * ss] : Mem { index != 4 } is 
                        mod = 1 &amp; r_m = 4; index &amp; base     &amp; ss; i8  = d
  Index32 d[base][index * ss] : Mem { index != 4 } is 
                        mod = 2 &amp; r_m = 4; index &amp; base     &amp; ss; i32 = d
  ShortIndex    d[index * ss] : Mem { index != 4 } is 
                        mod = 0 &amp; r_m = 4; index &amp; base = 5 &amp; ss; i32 = d
  E Mem : Eaddr is Mem
</pre><p><a name="NWDT">We'll eventually want to be able to keep only 32-bit constructors, to</a>
cut down on the time needed to generate encoding procedures.
<p><pre><a name="NWpenA-32*J-1" href="#NWDT"><dfn>&lt;32-bit constructors&gt;=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[D<a href="#NWpenA-32*J-2">-&gt;</a>]</b>
Indir Disp32 Reg Index Index32 E
</pre><p>
<a name="NWDU">Now, this is good as far as it goes, but there are a couple of</a>
problems:  no support for conditional assembly, and lots of
constructors, which increases generation time.  So let's get a bit
clever:
<p><pre><a name="NWpenA-proj-1" href="#NWDU"><dfn>&lt;proposed constructors for effective addresses&gt;=</dfn></a>
constructors
  Indir0    [reg] { reg != 4, reg != 5 } is mod = 0 &amp; r_m = reg
  Indir8   d[reg] { reg != 4 }           is mod = 1 &amp; r_m = reg; i8  = d
  Indir32  d[reg] { reg != 4 }           is mod = 2 &amp; r_m = reg; i32 = d

  Index0   [base][index*ss]  { index != 4, base != 5 } is 
                        mod = 0 &amp; r_m = 4; index &amp; base     &amp; ss
  Index8  d[base][index*ss]  { index != 4 } is 
                        mod = 1 &amp; r_m = 4; index &amp; base     &amp; ss; i8  = d
  Index32 d[base][index*ss]  { index != 4 } is 
                        mod = 2 &amp; r_m = 4; index &amp; base     &amp; ss; i32 = d

relocatable d
constructors
  Indir d[reg]            : Mem  when { d = 0 } is Indir0 (   reg)
                                 when {       } is Indir8 (d, reg)
                                 otherwise      is Indir32(d, reg)
  Index d[base][index*ss] : Mem  when { d = 0 } is Index0 (   base, index, ss)
                                 when {       } is Index8 (d, base, index, ss)
                                 otherwise      is Index32(d, base, index, ss)
  ShortIndex  d[index*ss] : Mem { index != 4 } is 
                        mod = 0 &amp; r_m = 4; index &amp; base = 5 &amp; ss; i32 = d
  E   Mem : Eaddr  is  Mem
  Reg reg : Eaddr  is  mod = 3 &amp; r_m = reg

discard Indir0 Indir8 Indir32 Index0 Index8 Index32
</pre><p><a name="NWDV">The only problem now is that it's no longer possible to split out</a>
the 32-bit constructors.
<p>
<a name="NWDW">Immediate operands occupy whole tokens and have their own classes.</a>
<p><pre><a name="NWpenA-fieB-8" href="#NWD4"><dfn>&lt;field specs&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-fieB-7">&lt;-</a>D]</b>
fields of I8   (8) i8  0:7
fields of I16 (16) i16 0:15
fields of I32 (32) i32 0:31
</pre><pre><a name="NWpenA-plaC-3" href="#NWpenA-plaC-1"><dfn>&lt;placeholders&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-plaC-2">&lt;-</a>D]</b>
placeholder for I8  is HLT
placeholder for I16 is HLT; HLT
placeholder for I32 is HLT; HLT; HLT; HLT
</pre><p>
<h3><a name="modnbs00">Mod&nbsp;R/M opcodes</a></h3>
The Intel architecture offers the spectacle of putting some of the
opcode bits in with the operands.  The eight values of the
<code>reg_opcode</code> field of the Mod&nbsp;R/M byte specify different opcodes,
depending on the value of the opcode preceding the effective address.
Most of these opcodes are notated by ``Group<em>x</em>'' in the manual.
We use different sets of names for the values depending on what opcode
precedes the effective-address specification.
To make sure we don't mistakenly use a name like <code>INC.Eb</code> for
<code>reg_opcode = 0</code> when the actual denotation is <code>INC.Ev</code>, we include
in the specifications the opcode that must precede the Mod&nbsp;R/M
byte---in this case, either <code>grp4</code> or <code>grp5</code>. 
<p>
This kind of specification is conjoined below with specifications of
opcodes and effective addresses.  If
<blockquote>
<code>INC.Eb is grp4; reg_opcode = 0</code>
</blockquote>
then we might conjoin it with a <code>grp4</code> opcode followed by an
effective address, writing:
<blockquote>
<code>INC.Eb Eaddr is (grp4; Eaddr) &amp; INC.Eb</code>
</blockquote>
The conjunction of the explicit <code>grp4</code> with the <code>grp4</code> in the
definition of <code>INC.Eb</code> ensures that <code>INC.Eb</code> is used correctly,
since <i><code>grp4 &amp; grp4</code> ===<code>grp4</code></i>.
If we incorrectly used <code>grp5</code> when defining the <code>INC.Eb</code>
constructor, <code>grp4 &amp; grp5</code> would evaluate to a pattern that never
matches anything, and the toolkit would complain.
<p>
We've glossed over an important detail in the definition of this
constructor.
Because conjunction distributes over concatentation, the right-hand
side of the <code>INC.Eb</code> constructor winds up being equivalent to
<blockquote>
<code>grp4; (Eaddr &amp; reg_opcode = 0)</code>.
</blockquote>
This conjunction, unfortunately, breaks the rules of conjunction,
which requires both patterns conjoined to have the same <em>shape</em>,
or sequence of token classes.
The conjunction is legal when <code>Eaddr</code> is an instance of <code>Indir</code> or <code>Reg</code>,
because those effective addresses consist solely of one Mod&nbsp;R/M
token, but the other modes contain more tokens, and their shapes don't
match <code>reg_opcode = 0</code>.
The solution is to relax the shape constraint by using the ellipsis
operator.  ``<code>p ...</code>'' creates a pattern that is equivalent to
<code>p</code>, except it is permissible to write <code>p ... &amp; q</code> whenever
<code>p</code>'s shape is a prefix of <code>q</code>'s shape.
 <b>[</b>
The ellipsis may also be used as a prefix operator on patterns, in
which case <code>... p &amp; q</code> is permissible whenever <code>p</code>'s shape is a
suffix of <code>q</code>'s shape.
We haven't had occasion to use such patterns in machine descriptions,
because most hardware decodes complex instructions from left to right.<b>]</b> 
In the case at hand, every <code>Eaddr</code> begins with a Mod&nbsp;R/M token, so
we can always write
<blockquote>
<code>Eaddr &amp; reg_opcode = 0 ...</code>
</blockquote>
<p>
We've now covered enough detail to specify the Mod&nbsp;R/M or ``Group<em>x</em>'' opcodes.
Just to add some extra complexity, groups 1-3 include opcodes
<a name="NWDX">that denote different operand specifiers.</a>
For example, <code>ADDi</code> can denote an integer add of bytes (<code>Eb.Ib</code>),
16-byte or 32-byte words (<code>Ev.Iv</code>), or words and bytes (<code>Ev.Ib</code>),
depending on the suffix added to the opcode.
For each constructor created from the <code>ADDi</code> pattern, only one operand
specifier is conjoined into the output pattern;
the resulting pattern has just one non-contradictory disjunct, 
so the bits to be emitted are uniquely determined.
The constructors for these patterns are defined in Section&nbsp;<a href="#subsec:arith-insts">[-&gt;]</a>.
<p><pre><a name="NWpenA-patW-1" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[D<a href="#NWDa">-&gt;</a>]</b>
patterns
  arithI    is any of [ ADDi ORi ADCi SBBi ANDi SUBi XORi CMPi ],       # group 1
                       which is (Eb.Ib | Ev.Iv | Ev.Ib); reg_opcode = {0 to 7} ...
  bshifts   is B.Eb.1  | B.Eb.CL # D0 D2
  vshifts   is B.Ev.1  | B.Ev.CL # D1 D3
  immshifts is B.Eb.Ib | B.Ev.Ib # C0 C1
  rot       is any of [ ROL ROR RCL RCR SHLSAL SHR _ SAR], 
                       which is (bshifts | vshifts | immshifts); 
                                                         reg_opcode = {0 to 7} ...
  grp3ops   is any of 
      [ TEST.Ib.Iv _ NOT NEG MUL.AL.eAX IMUL.AL.eAX DIV.AL.eAX IDIV.AL.eAX ],
                       which is (grp3.Eb | grp3.Ev); reg_opcode = {0 to 7} ...
  grp4ops   is any of [ INC.Eb DEC.Eb ], 
                       which is grp4; reg_opcode = [0 1] ...
  grp5ops   is any of [ INC.Ev DEC.Ev CALL.Ev CALL.Ep JMP.Ev JMP.Ep PUSH.Ev _ ], 
                       which is grp5; reg_opcode = {0 to 7} ...
  grp6ops   is any of [ SLDT STR LLDT LTR VERR VERW _ _ ], 
                       which is grp6; reg_opcode = {0 to 7} ...
  grp7ops   is any of [ SGDT SIDT LGDT LIDT SMSW _ LMSW INVLPG ], 
                       which is grp7; reg_opcode = {0 to 7} ...
  bittestI  is any of [ BTi BTSi BTRi BTCi ], 
                       which is grp8; reg_opcode = {4 to 7} ...
  CMPXCHG8B is                  grp9; reg_opcode = 1 ...
</pre><p>
<h3><a name="operan00">Operand-size and address-size prefixes</a></h3>
<a name="section:op-prefix"><b>[*]</b></a>
The Intel uses prefixes to distinguish 16- from 32-bit operands.
The meaning of a prefix on the mode and on the setting of the <i>D</i> bit in the 
executable-segment descriptor (see pages 25-1ff of the Pentium manual).
We assume here that <i>D=1</i>, making the default size 32&nbsp;bits, but that 
assumption could be changed by reversing the definitions of <code>ow</code> and <code>od</code>
given here.
An application that wanted to be able to use both encodings would have
to generate two sets of encoding procedures, perhaps using function
<a name="NWDY">pointers to switch back and forth.</a>
<p>
In specifications, instructions with <code>b</code> suffixes (e.g., ``Eb,Gb'')
use no prefix.
Instructions with <code>v</code> suffixes (e.g., ``Ev,Gv'')
begin with <code>ov</code>, which is followed by the rest of the instruction.
When <code>ov</code> is used to build an opcode, this technique automatically
creates two variants: <code>od</code>, a 32-bit variant with no prefix (<code>epsilon</code>)
and <code>ow</code>, a 16-bit variant with prefix <code>OpPrefix</code>.
<p><pre><a name="NWpenA-preI-1" href="#NWDY"><dfn>&lt;prefix assignments&gt;=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[D<a href="#NWDZ">-&gt;</a>]</b>
patterns ow is OpPrefix
         od is epsilon
         ov is ow | od
</pre><p>
<a name="NWDZ">The address prefix is similar, but we haven't figured out how it's to</a>
be used.
<p><pre><a name="NWpenA-preI-2" href="#NWDY"><dfn>&lt;prefix assignments&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDY">&lt;-</a>D]</b>
patterns aw is AddrPrefix
         ad is epsilon
         av is aw | ad
</pre><p>
<h3><a name="floati00">Floating-point opcodes</a></h3>
The specifications of floating-point opcodes consume many more tables,
<a name="NWDa">but it's not necessary to say much about them; the specification</a>
techniques needed are those we use above.
We have defined patterns <code>D9</code> though <code>DF</code>, which express opcode
values in hex; these are used in the specifications of the opcodes, so
it seemed expedient to make them patterns, rather than continually
writing something like <code>opcode = 0xd8</code>.
<!--\footnote{For which we would have to add an <code>opcode</code> field-->
<!--equivalent to the whole <code>opcode</code> token- - -a feature that ought to be-->
<!--automatic, dammit.}-->
<p><pre><a name="NWpenA-patW-2" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDX">&lt;-</a>D<a href="#NWDb">-&gt;</a>]</b>
patterns
  [ D8 D9 DA DB DC DD DE DF ] is ESC &amp; col = {0 to 7}
  [ FADD FMUL FCOM FCOMP FSUB FSUBR FDIV FDIVR ] is reg_opcode = {0 to 7}
  [ FLD _ FST FSTP FLDENV FLDCW FSTENV FSTCW ]   is reg_opcode = {0 to 7} ...
  [ FNOP ]                         is D9; mod = 3 &amp; reg_opcode = 2 &amp; r_m = [0]
  [ FCHS FABS _ _ FTST FXAM _ _  ] is D9; mod = 3 &amp; reg_opcode = 4 &amp; r_m = {0 to 7}
  [ F2XM1 FYL2X FPTAN FPATAN FXTRACT FPREM1 FDECSTP FINCSTP ] 
                                   is D9; mod = 3 &amp; reg_opcode = 6 &amp; r_m = {0 to 7}
  FXCH                             is D9; mod = 3 &amp; reg_opcode = 1
  Fconstants is any of [ FLD1 FLDL2T FLDL2E FLDPI FLDLG2 FLDLN2 FLDZ _ ], which
                                   is D9; mod = 3 &amp; reg_opcode = 5 &amp; r_m = {0 to 7}
  [ FPREM FYL2XP1 FSQRT FSINCOS FRNDINT FSCALE FSIN FCOS ]
                                   is D9; mod = 3 &amp; reg_opcode = 7 &amp; r_m = {0 to 7}
  [ FIADD FIMUL FICOM FICOMP FISUB FISUBR FIDIV FIDIVR ] is reg_opcode = {0 to 7} ...
  FUCOMPP                          is DA; mod = 3 &amp; reg_opcode = 5 &amp; r_m = 1
  [ FILD _ FIST FISTP FBLD FLD.ext FBSTP FSTP.ext ] is reg_opcode = {0 to 7} ...
  [ FCLEX FINIT ]                  is DB; mod = 3 &amp; reg_opcode = 4 &amp; r_m = [2 3]
  [ FRSTOR _ FSAVE FSTSW ]          is reg_opcode = {4 to 7} ... 
  [ FFREE _ FST.st FSTP.st FUCOM FUCOMP  _ _ ]  is mod = 3 &amp; reg_opcode = {0 to 7}
  [ FADDP _ FUBSRP FDIVRP FMULP _ FSUBP FDIVP ] is mod = 3 &amp; reg_opcode = {0 to 7}
  FCOMPP    is DE; mod = 3 &amp; reg_opcode = 3 &amp; r_m = 1
  FSTSW.AX  is DF; mod = 3 &amp; reg_opcode = 4 &amp; r_m = 0
</pre><p>
<a name="NWDb">This next group of floating-point patterns define suffixes that we use</a>
on other opcodes, not actual opcodes.
<p><pre><a name="NWpenA-patW-3" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDa">&lt;-</a>D<a href="#NWpenA-patW-4">-&gt;</a>]</b>
patterns
  .STi      is DD; mod = 3
  Fstack is any of [ .ST.STi .STi.St P.STi.ST ], which is [ D8 DC DE ]; mod = 3
  Fint   is any of [.I32 .I16], which is [DA DE]
  Fmem   is any of [.R32 .R64], which is [D8 DC]
  FlsI   is any of [.lsI16 .lsI32], which is [DF DB]
  FlsR   is any of [.lsR32 .lsR64], which is [D9 DD]
</pre><p>
<h3><a name="arithm00">Arithmetic instructions</a></h3>
<a name="subsec:arith-insts"><b>[*]</b></a>
<a name="NWDc">There are eight arithmetic instructions which have many different</a>
modes and which are all treated alike.
The regular modes are shown in the upper left
corners of  Figures <a href="#opcode0">[&lt;-]</a> and <a href="#opcode1">[&lt;-]</a>;
the immediate modes are the ``group 1'' instructions (denoted here by
<code>arithI</code>). 
This is the only part of the Intel specification we were able to
factor very well, but it does give us 112&nbsp;constructors in just a dozen
lines, so it is worth doing.
<p><pre><a name="NWpenA-ariN-1" href="#NWDc"><dfn>&lt;arithmetic constructors&gt;=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-penI.4-1">U-&gt;</a>)</b>
constructors
  arith^&quot;iAL&quot;    i8!          is      arith &amp; AL.Ib ; i8
  arith^&quot;iAX&quot;    i16!         is  ow; arith &amp; eAX.Iv; i16
  arith^&quot;iEAX&quot;   i32!         is  od; arith &amp; eAX.Iv; i32
  arithI^&quot;b&quot;     Eaddr, i8!   is      (Eb.Ib; Eaddr) &amp; arithI; i8
  arithI^&quot;w&quot;     Eaddr, i16!  is  ow; (Ev.Iv; Eaddr) &amp; arithI; i16
  arithI^&quot;d&quot;     Eaddr, i32!  is  od; (Ev.Iv; Eaddr) &amp; arithI; i32
  arithI^ov^&quot;b&quot;  Eaddr, i8!   is  ov; (Ev.Ib; Eaddr) &amp; arithI; i8
  arith^&quot;mrb&quot;    Eaddr, reg8  is      arith &amp; Eb.Gb; Eaddr &amp; reg_opcode = reg8 ...
  arith^&quot;mr&quot;^ov  Eaddr, reg   is  ov; arith &amp; Ev.Gv; Eaddr &amp; reg_opcode = reg ...
  arith^&quot;rmb&quot;    reg8, Eaddr  is      arith &amp; Gb.Eb; Eaddr &amp; reg_opcode = reg8 ...
  arith^&quot;rm&quot;^ov  reg, Eaddr   is  ov; arith &amp; Gv.Ev; Eaddr &amp; reg_opcode = reg ...
</pre><pre><a name="NWpenA-32*J-2" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWDT">&lt;-</a>D<a href="#NWpenA-32*J-3">-&gt;</a>]</b>
arith^&quot;iEAX&quot; arithI^&quot;d&quot; arith^&quot;mr&quot;^od arith^&quot;rm&quot;^od
</pre><p>
<h3>Other instructions (in alphabetical order)</h3>
<p>
Trying to factor the non-arithmetic instructions proved a thankless task, so
<a name="NWDd">we've given almost all instructions merely in alphabetical order as</a>
they appear in Chapter&nbsp;25 of the Pentium manual.
There's a little bit of local factoring, as with some bit operations.
<p>
It's not really appropriate to try to explain this part of the specification; 
the best way to read this section by comparing with the alphabetical
section of the Pentium architecture manual&nbsp;<b>[cite&nbsp;<a href="#NWcite-intel:pentium">intel:pentium</a>]</b>.
To generate a checker by the end of the millenium, we divide
the spec into four parts and check each individually.
<p>
<pre><a name="NWpenA-alpP-1" href="#NWpenA-alpP-1"><dfn>&lt;alphabetical constructors&gt;=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a>)</b>
<a name="NWpenA-alpP-1-u1" href="#NWpenA-alpT-1"><i>&lt;alphabetical constructors A-F&gt;</i></a>
<a name="NWpenA-alpP-1-u2" href="#NWpenA-alpT.2-1"><i>&lt;alphabetical constructors G-K&gt;</i></a>
<a name="NWpenA-alpP-1-u3" href="#NWpenA-alpT.3-1"><i>&lt;alphabetical constructors L-Q&gt;</i></a>
<a name="NWpenA-alpP-1-u4" href="#NWpenA-alpR-1"><i>&lt;alphabetical constructors R&gt;</i></a>
<a name="NWpenA-alpP-1-u5" href="#NWpenA-alpT.4-1"><i>&lt;alphabetical constructors S-Z&gt;</i></a>
</pre><pre><a name="NWpenA-alpT-1" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[D<a href="#NWDf">-&gt;</a>]</b>
AAA
AAD is AAD; i8 = 10
AAM is AAM; i8 = 10
AAS
# ADC, ADD, AND are in arith group
ARPL     Eaddr, reg16  is  ARPL;      Eaddr &amp; reg_opcode = reg16 ...
</pre><pre><a name="NWpenA-32*J-3" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-2">&lt;-</a>D<a href="#NWpenA-32*J-4">-&gt;</a>]</b>
AAA AAD AAM AAS
</pre><pre><a name="NWpenA-namT-1" href="#NWpenA-namT-1"><dfn>&lt;names of pentium constructors&gt;=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-namT-2">-&gt;</a>]</b>
AAA AAD AAM AAS ARPL
</pre><p><a name="NWDe">Note that </a><code>ARPL</code> requires a 16-bit register, 
i.e. <code>%ax, %bx</code>, for its second operand.
<p>
<a name="NWDf">The ``short'' variant of </a><code>BOUND</code> (<code>boundw</code>) requires a 16-bit
register for its first operand.
<p><pre><a name="NWpenA-alpT-2" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-1">&lt;-</a>D<a href="#NWpenA-alpT-3">-&gt;</a>]</b>
constructors
BOUND^ov reg, Mem    is  ov; BOUND; Mem   &amp; reg_opcode = reg ...
BSF^ov   reg, Eaddr  is  ov; BSF;   Eaddr &amp; reg_opcode = reg ...
BSR^ov   reg, Eaddr  is  ov; BSR;   Eaddr &amp; reg_opcode = reg ...
BSWAP    r32         is  BSWAP &amp; ... r32
BT^ov    Eaddr, reg  is  ov; BT;    Eaddr  &amp; reg_opcode = reg ...
BTi^ov   Eaddr, i8!  is  ov; (grp8; Eaddr) &amp; BTi;  i8
BTC^ov   Eaddr, reg  is  ov; BTC;   Eaddr  &amp; reg_opcode = reg ...
BTCi^ov  Eaddr, i8!  is  ov; (grp8; Eaddr) &amp; BTCi; i8
BTR^ov   Eaddr, reg  is  ov; BTR;   Eaddr  &amp; reg_opcode = reg ...
BTRi^ov  Eaddr, i8!  is  ov; (grp8; Eaddr) &amp; BTRi; i8
BTS^ov   Eaddr, reg  is  ov; BTS;   Eaddr  &amp; reg_opcode = reg ...
BTSi^ov  Eaddr, i8!  is  ov; (grp8; Eaddr) &amp; BTSi; i8
</pre><pre><a name="NWpenA-namT-2" href="#NWpenA-namT-1"><dfn>&lt;names of pentium constructors&gt;+=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a>)</b> <b>[<a href="#NWpenA-namT-1">&lt;-</a>D<a href="#NWDi">-&gt;</a>]</b>
BOUND^ov BSF^ov BSR^ov BSWAP BT^ov BTi^ov BTC^ov BTCi^ov BTR^ov BTRi^ov BTS^ov BTSi^ov
</pre><pre><a name="NWpenA-32*J-4" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-3">&lt;-</a>D<a href="#NWpenA-32*J-5">-&gt;</a>]</b>
BOUND^od BSF^od BSR^od BSWAP BT^od BTi^od BTC^od BTCi^od BTR^od BTRi^od BTS^od BTSi^od
</pre><p>
<a name="NWDg">To deal with relative displacements, we set up </a>
constructors to compute them.
The displacements are relative to the <em>end</em> of the word.
<p><pre><a name="NWpenA-conU-1" href="#NWDg"><dfn>&lt;constructors for displacements&gt;=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b>
constructors
  rel8  reloc : Rel8  { reloc = L + i8!  } is i8;  L: epsilon
  rel16 reloc : Rel16 { reloc = L + i16! } is i16; L: epsilon
  rel32 reloc : Rel32 { reloc = L + i32! } is i32; L: epsilon
</pre><pre><a name="NWpenA-32*J-5" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-4">&lt;-</a>D<a href="#NWpenA-32*J-6">-&gt;</a>]</b>
rel32
</pre><pre><a name="NWpenA-alpT-3" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWDf">&lt;-</a>D<a href="#NWpenA-alpT-4">-&gt;</a>]</b>
CALL.Jv^ow reloc    is  ow; CALL.Jv; rel16(reloc)
CALL.Jv^od reloc    is  od; CALL.Jv; rel32(reloc)
CALL.Ep^ov Mem      is  ov; (grp5; Mem) &amp; CALL.Ep
CALL.aP^ow CS&quot;:&quot; IP is  ow; CALL.aP; i16 = CS; i16 = IP
CALL.aP^od CS&quot;:&quot; IP is  od; CALL.aP; i16 = CS; i32 = IP
CALL.Ev^ov Mem      is  ov; (grp5; Mem) &amp; CALL.Ev
CBW  is ow; CBW
CWDE is od; CBW
CLC
CLD
CLI
CLTS
CMC
</pre><p>
<a name="NWDh">The Linux assembler doesn't support multiple segments, so the</a>
<code>CALL</code> opcodes that take a code segment and offset are discarded
when generating assembly code for a Linux assembler.
<p><pre><a name="NWpenA-penI-1" href="#NWDh"><dfn>&lt;pentium-linux.spec&gt;=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a> <a href="#NWD14">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-penI-2">-&gt;</a>]</b>
discard CALL.aP^ow CALL.aP^od
</pre><pre><a name="NWpenA-alpT-4" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-3">&lt;-</a>D<a href="#NWpenA-alpT-5">-&gt;</a>]</b>
# CMP  is in the arith group
CMPSB^av    is av; CMPSB
CMPSv^ov^av is (av; ov | ov; av); CMPSv
CMPXCHG.Eb.Gb    Eaddr, reg is     CMPXCHG.Eb.Gb; Eaddr &amp; reg_opcode = reg ...
CMPXCHG.Ev.Gv^ov Eaddr, reg is ov; CMPXCHG.Ev.Gv; Eaddr &amp; reg_opcode = reg ...
CMPXCHG8B        Mem        is     (grp9; Mem) &amp; CMPXCHG8B
CPUID
CWD  is ow; CWDQ
CDQ  is od; CWDQ
</pre><pre><a name="NWpenA-32*J-6" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-5">&lt;-</a>D<a href="#NWpenA-32*J-7">-&gt;</a>]</b>
CALL.Jv^od CALL.Ep^od CALL.Ev^od CALL.aP^od CBW CWDE CLC CLD CLI CLTS CMC
CMPSv^od^av CMPXCHG.Ev.Gv^od CWD CDQ
</pre><p>
<code><a name="NWDi">CMPXCHG8B</a></code> and <code>CPUID</code> are Pentium instructions so we can't check
them on a 486.
<p><pre><a name="NWpenA-namT-3" href="#NWpenA-namT-1"><dfn>&lt;names of pentium constructors&gt;+=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a>)</b> <b>[<a href="#NWpenA-namT-2">&lt;-</a>D<a href="#NWpenA-namT-4">-&gt;</a>]</b>
CMPXCHG8B CPUID CWD
</pre><pre><a name="NWpenA-alpT-5" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-4">&lt;-</a>D<a href="#NWpenA-alpT-6">-&gt;</a>]</b>
DAA
DAS
DEC.Eb     Eaddr  is      (grp4; Eaddr) &amp; DEC.Eb
DEC.Ev^ov  Eaddr  is  ov; (grp5; Eaddr) &amp; DEC.Ev
DEC^ov     r32    is  ov; DEC &amp; r32
DIV^&quot;AL&quot;   Eaddr  is      (grp3.Eb; Eaddr) &amp; DIV.AL.eAX
DIV^&quot;AX&quot;   Eaddr  is  ow; (grp3.Ev; Eaddr) &amp; DIV.AL.eAX
DIV^&quot;eAX&quot;  Eaddr  is  od; (grp3.Ev; Eaddr) &amp; DIV.AL.eAX
</pre><pre><a name="NWpenA-32*J-7" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-6">&lt;-</a>D<a href="#NWpenA-32*J-8">-&gt;</a>]</b>
DAA DAS DEC.Ev^od DEC^od DIV^&quot;eAX&quot;
</pre><pre><a name="NWpenA-namT-4" href="#NWpenA-namT-1"><dfn>&lt;names of pentium constructors&gt;+=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a>)</b> <b>[<a href="#NWDi">&lt;-</a>D<a href="#NWpenA-namT-5">-&gt;</a>]</b>
DAA DAS DEC.Eb 
</pre><pre><a name="NWpenA-alpT-6" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-5">&lt;-</a>D<a href="#NWDj">-&gt;</a>]</b>
ENTER   i16, i8!  is  ENTER; i16; i8
F2XM1
</pre><pre><a name="NWpenA-32*J-8" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-7">&lt;-</a>D<a href="#NWpenA-32*J-9">-&gt;</a>]</b>
ENTER F2XM1
</pre><pre><a name="NWpenA-namT-5" href="#NWpenA-namT-1"><dfn>&lt;names of pentium constructors&gt;+=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a>)</b> <b>[<a href="#NWpenA-namT-4">&lt;-</a>D<a href="#NWpenA-namT-6">-&gt;</a>]</b>
ENTER F2XM1
</pre><p><a name="NWDj">The first use of the left-hand side ellipsis is used</a>
in the definition of <code>FADD^Fstack</code>.
The left ellipsis denotes that 
the pattern <code>(FADD &amp; r_m = idx)</code> must be a legal 
suffix of the pattern <code>Fstack</code>.
<p><pre><a name="NWpenA-alpT-7" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-6">&lt;-</a>D<a href="#NWpenA-alpT-8">-&gt;</a>]</b>
FABS
FADD^Fmem   Mem  is  Fmem; Mem &amp; FADD ...
FADD^Fstack idx  is  Fstack &amp; ... (FADD &amp; r_m = idx)
</pre><pre><a name="NWpenA-floR-1" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-floR-2">-&gt;</a>]</b>
FABS FADD^Fmem FADD^Fstack
</pre><pre><a name="NWpenA-alpT-8" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWDj">&lt;-</a>D<a href="#NWpenA-alpT-9">-&gt;</a>]</b>
FIADD^Fint  Mem  is  Fint; Mem &amp; FIADD ...
FBLD        Mem  is  DF; Mem &amp; FBLD
FBSTP       Mem  is  DF; Mem &amp; FBSTP
</pre><pre><a name="NWpenA-alpT-9" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-8">&lt;-</a>D<a href="#NWpenA-alpT-A">-&gt;</a>]</b>
FCHS
</pre><pre><a name="NWpenA-floR-2" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-1">&lt;-</a>D<a href="#NWpenA-floR-3">-&gt;</a>]</b>
FCHS
</pre><pre><a name="NWpenA-synO-1" href="#NWpenA-synO-1"><dfn>&lt;synthetics with <code>WAIT</code>&gt;=</dfn></a> <b>(<a href="#NWDm">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-synO-2">-&gt;</a>]</b>
FCLEX            is  WAIT; FCLEX
</pre><pre><a name="NWpenA-alpT-A" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-9">&lt;-</a>D<a href="#NWpenA-alpT-B">-&gt;</a>]</b>
FNCLEX           is  FCLEX
</pre><pre><a name="NWpenA-patW-4" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWDb">&lt;-</a>D<a href="#NWpenA-patW-5">-&gt;</a>]</b>
   patterns FCOMs is FCOM | FCOMP
</pre><pre><a name="NWpenA-alpT-B" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-A">&lt;-</a>D<a href="#NWpenA-alpT-C">-&gt;</a>]</b>
   constructors
FCOMs^Fmem     Mem  is  Fmem; Mem &amp; FCOMs ...           # includes FICOM, FICOMP
FCOMs^.ST.STi  idx  is  .ST.STi &amp; ... (FCOMs &amp; r_m = idx)
FCOMPP
FCOS
</pre><pre><a name="NWpenA-floR-3" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-2">&lt;-</a>D<a href="#NWpenA-floR-4">-&gt;</a>]</b>
FCOMs^Fmem FCOMs^.ST.STi FCOMPP FCOS
</pre><pre><a name="NWpenA-penI-2" href="#NWDh"><dfn>&lt;pentium-linux.spec&gt;+=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a> <a href="#NWD14">U-&gt;</a>)</b> <b>[<a href="#NWDh">&lt;-</a>D<a href="#NWpenA-penI-3">-&gt;</a>]</b>
discard FCOMs^.ST.STi
</pre><pre><a name="NWpenA-alpT-C" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-B">&lt;-</a>D<a href="#NWpenA-alpT-D">-&gt;</a>]</b>
FDECSTP
FDIV^Fmem     Mem  is  Fmem; Mem &amp; FDIV ...
FDIV^Fstack   idx  is  Fstack &amp; ... (FDIV &amp; r_m = idx)
FDIVR^Fmem    Mem  is  Fmem; Mem &amp; FDIVR ...
FDIVR^Fstack  idx  is  Fstack &amp; ... (FDIVR &amp; r_m = idx)
</pre><pre><a name="NWpenA-floR-4" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-3">&lt;-</a>D<a href="#NWpenA-floR-5">-&gt;</a>]</b>
FDECSTP FDIV^Fmem FDIV^Fstack FDIVR^Fmem FDIVR^Fstack  
</pre><pre><a name="NWpenA-alpT-D" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-C">&lt;-</a>D<a href="#NWpenA-alpT-E">-&gt;</a>]</b>
FFREE         idx  is  DD; FFREE &amp; r_m = idx
</pre><pre><a name="NWpenA-alpT-E" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-D">&lt;-</a>D<a href="#NWpenA-alpT-F">-&gt;</a>]</b>
FICOM^Fint   Mem is Fint; Mem &amp; FICOM
FICOMP^Fint  Mem is Fint; Mem &amp; FICOMP
FILD^FlsI Mem is FlsI; Mem &amp; FILD
FILD64    Mem is DF;  Mem &amp; FLD.ext ...
FINIT
</pre><pre><a name="NWpenA-patW-5" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-patW-4">&lt;-</a>D<a href="#NWpenA-patW-6">-&gt;</a>]</b>
   patterns FISTs is FIST | FISTP
</pre><pre><a name="NWpenA-alpT-F" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-E">&lt;-</a>D<a href="#NWDk">-&gt;</a>]</b>
   constructors
FISTs^FlsI  Mem  is  FlsI; Mem &amp; FISTs
FISTP64     Mem  is  DF;   Mem &amp; FSTP.ext
</pre><pre><a name="NWpenA-floR-5" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-4">&lt;-</a>D<a href="#NWpenA-floR-6">-&gt;</a>]</b>
FICOM^Fint FICOMP^Fint FICOM16 FICOM32 FICOMP16 FICOMP32 
FILD^FlsI FILD64 FINIT FISTs^FlsI FISTP64
</pre><p>
<em>EDIT ME?
<a name="NWDk">There is no obvious way to  reference indirectly the stack pointer,</a>
i.e., <code>(%esp)</code>, because the encoding of this addressing mode is an
escape that indicates an <code>sib</code> byte follows the <code>mod-rm</code> byte.
The only way to construct this address is to build a <code>sib</code> byte
that ignores its <code>index</code> field.  Page&nbsp;26-7 specifies how to do this.
Luckily, we only need <code>(%esp)</code> for a few floating-point instructions
that use the address on the top of the stack and then pops it off. 
Although this addressing mode is technically an <code>Eaddr</code>, we specify it
individually because virutally no other instruction uses it.</em>
<p><pre><a name="NWpenA-alpT-G" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-F">&lt;-</a>D<a href="#NWpenA-alpT-H">-&gt;</a>]</b>
FLD^FlsR    Mem  is  FlsR; Mem &amp; FLD
FLD80       Mem  is  DB;   Mem &amp; FLD.ext ... 
FLD.STi     idx  is  D9;    mod = 3 &amp; FLD &amp; r_m = idx
Fconstants
FLDCW       Mem  is  D9;   Mem &amp; FLDCW
FLDENV      Mem  is  D9;   Mem &amp; FLDENV
</pre><pre><a name="NWpenA-floR-6" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-5">&lt;-</a>D<a href="#NWpenA-floR-7">-&gt;</a>]</b>
FLD^FlsR FLD80 FLD.STi Fconstants FLDCW FLDENV 
</pre><pre><a name="NWpenA-alpT-H" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWDk">&lt;-</a>D<a href="#NWpenA-alpT-I">-&gt;</a>]</b>
FMUL^Fmem   Mem  is  Fmem; Mem &amp; FMUL ...
FMUL^Fstack idx  is  Fstack &amp; ... (FMUL &amp; r_m = idx)
</pre><pre><a name="NWpenA-floR-7" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-6">&lt;-</a>D<a href="#NWpenA-floR-8">-&gt;</a>]</b>
FMUL^Fmem FMUL^Fstack
</pre><pre><a name="NWpenA-alpT-I" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-H">&lt;-</a>D<a href="#NWpenA-alpT-J">-&gt;</a>]</b>
FNOP
</pre><pre><a name="NWpenA-floR-8" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-7">&lt;-</a>D<a href="#NWpenA-floR-9">-&gt;</a>]</b>
FNOP
</pre><pre><a name="NWpenA-alpT-J" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-I">&lt;-</a>D<a href="#NWpenA-alpT-K">-&gt;</a>]</b>
FPATAN
FPREM
FPREM1
FPTAN
</pre><pre><a name="NWpenA-floR-9" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-8">&lt;-</a>D<a href="#NWpenA-floR-A">-&gt;</a>]</b>
FPATAN FPREM FPREM1 FPTAN
</pre><pre><a name="NWpenA-alpT-K" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-J">&lt;-</a>D<a href="#NWpenA-alpT-L">-&gt;</a>]</b>
FRNDINT
FRSTOR Mem  is DD; Mem &amp; FRSTOR
</pre><pre><a name="NWpenA-floR-A" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-9">&lt;-</a>D<a href="#NWpenA-floR-B">-&gt;</a>]</b>
</pre><pre><a name="NWpenA-alpT-L" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-K">&lt;-</a>D<a href="#NWpenA-alpT-M">-&gt;</a>]</b>
FNSAVE Mem  is DD; Mem &amp; FSAVE
</pre><pre><a name="NWpenA-floR-B" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-A">&lt;-</a>D<a href="#NWpenA-floR-C">-&gt;</a>]</b>
</pre><pre><a name="NWpenA-synO-2" href="#NWpenA-synO-1"><dfn>&lt;synthetics with <code>WAIT</code>&gt;+=</dfn></a> <b>(<a href="#NWDm">U-&gt;</a>)</b> <b>[<a href="#NWpenA-synO-1">&lt;-</a>D<a href="#NWpenA-synO-3">-&gt;</a>]</b>
FSAVE  Mem  is WAIT; FNSAVE(Mem)
</pre><pre><a name="NWpenA-floR-C" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-B">&lt;-</a>D<a href="#NWpenA-floR-D">-&gt;</a>]</b>
</pre><pre><a name="NWpenA-alpT-M" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-L">&lt;-</a>D<a href="#NWpenA-alpT-N">-&gt;</a>]</b>
FSCALE
FSIN
FSINCOS
FSQRT
</pre><pre><a name="NWpenA-patW-6" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-patW-5">&lt;-</a>D<a href="#NWpenA-patW-7">-&gt;</a>]</b>
   patterns
FSTs is FST | FSTP
FSTs.st is FST.st | FSTP.st
</pre><pre><a name="NWpenA-alpT-N" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-M">&lt;-</a>D<a href="#NWpenA-alpT-O">-&gt;</a>]</b>
   constructors
FSTs^FlsR     Mem  is  FlsR; Mem &amp; FSTs
FSTP80        Mem  is  DB;   Mem &amp; FSTP.ext
FSTs.st^.STi  idx  is  .STi &amp; ... (FSTs.st &amp; r_m = idx)
FSTCW         Mem  is  D9;   Mem &amp; FSTCW
</pre><pre><a name="NWpenA-synO-3" href="#NWpenA-synO-1"><dfn>&lt;synthetics with <code>WAIT</code>&gt;+=</dfn></a> <b>(<a href="#NWDm">U-&gt;</a>)</b> <b>[<a href="#NWpenA-synO-2">&lt;-</a>D<a href="#NWpenA-synO-4">-&gt;</a>]</b>
FNSTCW        Mem  is  WAIT; FSTCW(Mem)
</pre><pre><a name="NWpenA-floR-D" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-C">&lt;-</a>D<a href="#NWpenA-floR-E">-&gt;</a>]</b>
FSCALE FSIN FSINCOS FSQRT FSTs^FlsR FSTP80 FSTs.st^.STi FSTCW FNSTCW
</pre><pre><a name="NWpenA-alpT-O" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-N">&lt;-</a>D<a href="#NWpenA-alpT-P">-&gt;</a>]</b>
FSTENV        Mem  is  D9;   Mem &amp; FSTENV
</pre><pre><a name="NWpenA-synO-4" href="#NWpenA-synO-1"><dfn>&lt;synthetics with <code>WAIT</code>&gt;+=</dfn></a> <b>(<a href="#NWDm">U-&gt;</a>)</b> <b>[<a href="#NWpenA-synO-3">&lt;-</a>D<a href="#NWpenA-synO-5">-&gt;</a>]</b>
FNSTENV       Mem  is  WAIT; FSTENV(Mem)
</pre><pre><a name="NWpenA-floR-E" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-D">&lt;-</a>D<a href="#NWpenA-floR-F">-&gt;</a>]</b>
FSTENV FNSTENV
</pre><pre><a name="NWpenA-alpT-P" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-O">&lt;-</a>D<a href="#NWpenA-alpT-Q">-&gt;</a>]</b>
FSTSW         Mem  is  DD;   Mem &amp; FSTSW
FSTSW.AX
</pre><pre><a name="NWpenA-synO-5" href="#NWpenA-synO-1"><dfn>&lt;synthetics with <code>WAIT</code>&gt;+=</dfn></a> <b>(<a href="#NWDm">U-&gt;</a>)</b> <b>[<a href="#NWpenA-synO-4">&lt;-</a>D<a href="#NWpenA-synO-6">-&gt;</a>]</b>
FNSTSW        Mem  is  WAIT; FSTSW(Mem)
FNSTSW.AX          is  WAIT; FSTSW.AX()
</pre><pre><a name="NWpenA-floR-F" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-E">&lt;-</a>D<a href="#NWpenA-floR-G">-&gt;</a>]</b>
FSTSW FSTSW.AX FNSTSW FNSTSW.AX
</pre><pre><a name="NWpenA-alpT-Q" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-P">&lt;-</a>D<a href="#NWpenA-alpT-R">-&gt;</a>]</b>
FSUB^Fmem     Mem  is  Fmem; Mem &amp; FSUB ...
FSUB^Fstack   idx  is  Fstack &amp; ... (FSUB &amp; r_m = idx)
FSUBR^Fmem    Mem  is  Fmem; Mem &amp; FSUBR ...
FSUBR^Fstack  idx  is  Fstack &amp; ... (FSUBR &amp; r_m = idx)
</pre><pre><a name="NWpenA-floR-G" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-F">&lt;-</a>D<a href="#NWpenA-floR-H">-&gt;</a>]</b>
FSUB^Fmem FSUB^Fstack FSUBR^Fmem FSUBR^Fstack  
</pre><pre><a name="NWpenA-alpT-R" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-Q">&lt;-</a>D<a href="#NWpenA-alpT-S">-&gt;</a>]</b>
FTST
</pre><pre><a name="NWpenA-floR-H" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-G">&lt;-</a>D<a href="#NWpenA-floR-I">-&gt;</a>]</b>
FTST
</pre><pre><a name="NWpenA-patW-7" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-patW-6">&lt;-</a>D<a href="#NWpenA-patW-8">-&gt;</a>]</b>
   patterns FUCOMs is FUCOM | FUCOMP
</pre><pre><a name="NWpenA-alpT-S" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-R">&lt;-</a>D<a href="#NWpenA-alpT-T">-&gt;</a>]</b>
   constructors
FUCOMs  idx   is  DD; FUCOMs &amp; r_m = idx
FUCOMPP
</pre><pre><a name="NWpenA-floR-I" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-H">&lt;-</a>D<a href="#NWpenA-floR-J">-&gt;</a>]</b>
FUCOMs FUCOMPP
</pre><pre><a name="NWpenA-synO-6" href="#NWpenA-synO-1"><dfn>&lt;synthetics with <code>WAIT</code>&gt;+=</dfn></a> <b>(<a href="#NWDm">U-&gt;</a>)</b> <b>[<a href="#NWpenA-synO-5">&lt;-</a>D]</b>
FWAIT is WAIT
</pre><pre><a name="NWpenA-floR-J" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-I">&lt;-</a>D<a href="#NWpenA-floR-K">-&gt;</a>]</b>
FWAIT
</pre><pre><a name="NWpenA-alpT-T" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-S">&lt;-</a>D<a href="#NWpenA-alpT-U">-&gt;</a>]</b>
FXAM
FXCH idx  is  FXCH &amp; ... r_m = idx
FXTRACT
</pre><pre><a name="NWpenA-floR-K" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-J">&lt;-</a>D<a href="#NWpenA-floR-L">-&gt;</a>]</b>
FXAM FXCH FXTRACT
</pre><pre><a name="NWpenA-alpT-U" href="#NWpenA-alpT-1"><dfn>&lt;alphabetical constructors A-F&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWD13">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT-T">&lt;-</a>D]</b>
FYL2X
FYL2XP1
</pre><pre><a name="NWpenA-floR-L" href="#NWpenA-floR-1"><dfn>&lt;floating-point constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a> <a href="#NWpenA-penG-1">&lt;-U</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-floR-K">&lt;-</a>D]</b>
FYL2X FYL2XP1
</pre><pre><a name="NWpenA-namT-6" href="#NWpenA-namT-1"><dfn>&lt;names of pentium constructors&gt;+=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a>)</b> <b>[<a href="#NWpenA-namT-5">&lt;-</a>D]</b>
FIADD^Fint FBLD FBSTP FNCLEX FCOS FDECSTP FDIVR^Fmem FIDIV^Fint FIDIVR^Fint
FICOM^Fint FICOMP^Fint FILD64 FINCSTP FINIT FISTP64 FLD80 Fconstants
FLDCW FLDENV FIMUL^Fint FNOP FPATAN FPREM FPREM1 FPTAN FRNDINT
FRSTOR FSCALE FSIN FSINCOS FSQRT FSUBR^Fmem FISUB^Fint FISUBR^Fint
FTST FUCOMs FUCOMPP FXAM FXCH FXTRACT FYL2X FYL2XP1
</pre><pre><a name="NWpenA-alpT.2-1" href="#NWpenA-alpT.2-1"><dfn>&lt;alphabetical constructors G-K&gt;=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.2-1">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-alpT.2-2">-&gt;</a>]</b>
HLT
</pre><pre><a name="NWpenA-32*J-9" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-8">&lt;-</a>D<a href="#NWpenA-32*J-A">-&gt;</a>]</b>
HLT
</pre><pre><a name="NWpenA-alpT.2-2" href="#NWpenA-alpT.2-1"><dfn>&lt;alphabetical constructors G-K&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.2-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.2-1">&lt;-</a>D<a href="#NWpenA-alpT.2-3">-&gt;</a>]</b>
IDIV        Eaddr  is      (grp3.Eb; Eaddr) &amp; IDIV.AL.eAX
IDIV^&quot;AX&quot;   Eaddr  is  ow; (grp3.Ev; Eaddr) &amp; IDIV.AL.eAX
IDIV^&quot;eAX&quot;  Eaddr  is  od; (grp3.Ev; Eaddr) &amp; IDIV.AL.eAX
IMULb        Eaddr            is      (grp3.Eb;    Eaddr) &amp; IMUL.AL.eAX
IMUL^ov      Eaddr            is  ov; (grp3.Ev;    Eaddr) &amp; IMUL.AL.eAX
IMULrm^ov    reg, Eaddr       is  ov; IMUL.Gv.Ev; Eaddr &amp; reg_opcode = reg ...
IMUL.Ib^ov   reg, Eaddr, i8!  is  ov; IMUL.Ib;    Eaddr &amp; reg_opcode = reg ... ; i8
IMUL.Iv^&quot;w&quot;  reg, Eaddr, i16! is  ow; IMUL.Iv;    Eaddr &amp; reg_opcode = reg ... ; i16
IMUL.Iv^&quot;d&quot;  reg, Eaddr, i32! is  od; IMUL.Iv;    Eaddr &amp; reg_opcode = reg ... ; i32
IN.AL.Ib       i8! is      IN.AL.Ib;  i8
IN.eAX.Ib^ov   i8! is  ov; IN.eAX.Ib; i8
IN.AL.DX
IN.eAX.DX^ov       is  ov; IN.eAX.DX
INC.Eb     Eaddr  is      (grp4; Eaddr) &amp; INC.Eb
INC.Ev^ov  Eaddr  is  ov; (grp5; Eaddr) &amp; INC.Ev
INC^ov     r32    is  ov; INC &amp; r32
INSB
INSv^ov   is  ov; INSv
INT3
INT.Ib i8! is  INT.Ib; i8
INTO
INVD
INVLPG  Mem  is  (grp7; Mem) &amp; INVLPG
IRET
</pre><pre><a name="NWpenA-32*J-A" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-9">&lt;-</a>D<a href="#NWpenA-32*J-B">-&gt;</a>]</b>
IDIV^&quot;eAX&quot; IMUL^od IMULrm^od IMUL.Iv^&quot;d&quot; IN.eAX.DX^od INC.Ev^od INC^od 
INSv^od INT3 INT.Ib INTO INVD INVLPG IRET
</pre><pre><a name="NWpenA-alpT.2-3" href="#NWpenA-alpT.2-1"><dfn>&lt;alphabetical constructors G-K&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.2-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.2-2">&lt;-</a>D<a href="#NWpenA-alpT.2-4">-&gt;</a>]</b>
Jb^cond    reloc   is      Jb &amp; cond;     rel8(reloc)
Jv^cond^ow reloc   is  ow; Jv &amp; ... cond; rel16(reloc)
Jv^cond^od reloc   is  od; Jv &amp; ... cond; rel32(reloc)
JMP.Jb     reloc   is      JMP.Jb; rel8(reloc)
JMP.Jv^ow  reloc   is  ow; JMP.Jv; rel16(reloc)
JMP.Jv^od  reloc   is  od; JMP.Jv; rel32(reloc)
JMP.Ap^ow  CS, IP  is  ow; JMP.Ap; i16 = CS; i16 = IP
JMP.Ap^od  CS, IP  is  od; JMP.Ap; i16 = CS; i32 = IP
JMP.Ev^ov Eaddr    is  ov; (grp5; Eaddr) &amp; JMP.Ev
JMP.Ep^ov Mem      is  ov; (grp5; Mem  ) &amp; JMP.Ep
</pre><pre><a name="NWpenA-32*J-B" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-A">&lt;-</a>D<a href="#NWpenA-32*J-C">-&gt;</a>]</b>
Jv^cond^od JMP.Jv^od JMP.Ap^od JMP.Ev^od JMP.Ep^od
</pre><pre><a name="NWpenA-penI-3" href="#NWDh"><dfn>&lt;pentium-linux.spec&gt;+=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a> <a href="#NWD14">U-&gt;</a>)</b> <b>[<a href="#NWpenA-penI-2">&lt;-</a>D<a href="#NWpenA-penI-4">-&gt;</a>]</b>
discard JMP.Ap^ow  JMP.Ap^ov 
</pre><pre><a name="NWpenA-alpT.3-1" href="#NWpenA-alpT.3-1"><dfn>&lt;alphabetical constructors L-Q&gt;=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.3-1">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-alpT.3-2">-&gt;</a>]</b>
LAHF
LAR^ov  reg, Eaddr  is  ov; LAR; Eaddr &amp; reg_opcode = reg ...
</pre><pre><a name="NWpenA-patW-8" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-patW-7">&lt;-</a>D<a href="#NWpenA-patW-9">-&gt;</a>]</b>
   patterns lfp is LDS | LES | LFS | LGS | LSS
</pre><pre><a name="NWpenA-alpT.2-4" href="#NWpenA-alpT.2-1"><dfn>&lt;alphabetical constructors G-K&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.2-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.2-3">&lt;-</a>D]</b>
   constructors
lfp^ov  reg, Mem    is  ov; lfp; Mem &amp; reg_opcode = reg ...
LEA^ov  reg, Mem    is  ov; LEA; Mem &amp; reg_opcode = reg ...
LEAVE
LGDT  Mem   is  (grp7; Mem) &amp; LGDT
LIDT  Mem   is  (grp7; Mem) &amp; LIDT
LLDT  Eaddr is  (grp6; Eaddr) &amp; LLDT
LMSW  Eaddr is  (grp7; Eaddr) &amp; LMSW
LOCK
LODSB
LODSv^ov is ov; LODSv
</pre><pre><a name="NWpenA-patW-9" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-patW-8">&lt;-</a>D<a href="#NWpenA-patW-A">-&gt;</a>]</b>
    patterns LOOPs is LOOP | LOOPE | LOOPNE
</pre><pre><a name="NWpenA-alpT.3-2" href="#NWpenA-alpT.3-1"><dfn>&lt;alphabetical constructors L-Q&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.3-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.3-1">&lt;-</a>D<a href="#NWpenA-alpT.3-3">-&gt;</a>]</b>
    constructors
LOOPs^ov  reloc  is  ov; LOOPs; rel8(reloc)
LSL^ov  reg, Eaddr  is  ov; LSL; Eaddr &amp; reg_opcode = reg ...
LTR  Eaddr  is  (grp6; Eaddr) &amp; LTR
</pre><pre><a name="NWpenA-32*J-C" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-B">&lt;-</a>D<a href="#NWpenA-32*J-D">-&gt;</a>]</b>
LAHF LAR^ov lfp^ov LEA^ov LEAVE LGDT LIDT LLDT LMSW LOCK LODSB LODSv^ov 
</pre><pre><a name="NWpenA-alpT.3-3" href="#NWpenA-alpT.3-1"><dfn>&lt;alphabetical constructors L-Q&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.3-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.3-2">&lt;-</a>D<a href="#NWpenA-alpT.3-4">-&gt;</a>]</b>
MOV^&quot;mrb&quot;    Eaddr, reg    is      MOV &amp; Eb.Gb; Eaddr &amp; reg_opcode = reg ...
MOV^&quot;mr&quot;^ov  Eaddr, reg    is  ov; MOV &amp; Ev.Gv; Eaddr &amp; reg_opcode = reg ...
MOV^&quot;rmb&quot;    reg, Eaddr    is      MOV &amp; Gb.Eb; Eaddr &amp; reg_opcode = reg ...
MOV^&quot;rm&quot;^ov  reg, Eaddr    is  ov; MOV &amp; Gv.Ev; Eaddr &amp; reg_opcode = reg ...
MOV.Ew.Sw    Mem, sr16     is  ow; MOV.Ew.Sw;   Mem   &amp; reg_opcode = sr16 ...
MOV.Sw.Ew    Mem, sr16     is      MOV.Sw.Ew;   Mem   &amp; reg_opcode = sr16 ...
# assume 32-bit address mode
MOV.AL.Ob      offset      is      MOV.AL.Ob;  i32 = offset
MOV.eAX.Ov^ov  offset      is  ov; MOV.eAX.Ov; i32 = offset
MOV.Ob.AL      offset      is      MOV.Ob.AL;  i32 = offset
MOV.Ov.eAX^ov  offset      is  ov; MOV.Ov.eAX; i32 = offset
MOVib          r8,  i8!    is      MOVib &amp; r8; i8
MOViw          r32, i16!   is  ow; MOViv &amp; r32; i16
MOVid          r32, i32!   is  od; MOViv &amp; r32; i32
MOV.Eb.Ib      Eaddr, i8!  is      MOV.Eb.Ib; Eaddr &amp; reg_opcode = 0 ...; i8
MOV.Ev.Iv^ow   Eaddr, i16! is  ow; MOV.Ev.Iv; Eaddr &amp; reg_opcode = 0 ...; i16
MOV.Ev.Iv^od   Eaddr, i32! is  od; MOV.Ev.Iv; Eaddr &amp; reg_opcode = 0 ...; i32
MOV.Cd.Rd      cr, reg     is  MOV.Cd.Rd; mod = 3 &amp; r_m = reg &amp; reg_opcode = cr
MOV.Rd.Cd      reg, cr     is  MOV.Rd.Cd; mod = 3 &amp; r_m = reg &amp; reg_opcode = cr
MOV.Dd.Rd      dr, reg     is  MOV.Dd.Rd; mod = 3 &amp; r_m = reg &amp; reg_opcode = dr
MOV.Rd.Dd      reg, dr     is  MOV.Rd.Dd; mod = 3 &amp; r_m = reg &amp; reg_opcode = dr
MOVSB
MOVSv^ov is ov; MOVSv
MOVSX.Gv.Eb^ov    r32, Eaddr    is ov; MOVSX.Gv.Eb; Eaddr &amp; reg_opcode = r32 ...
MOVSX.Gv.Ew       r16, Eaddr    is     MOVSX.Gv.Ew; Eaddr &amp; reg_opcode = r16 ...
MOVZX.Gv.Eb^ov    r32, Eaddr    is ov; MOVZX.Gv.Eb; Eaddr &amp; reg_opcode = r32 ...
MOVZX.Gv.Ew       r16, Eaddr    is     MOVZX.Gv.Ew; Eaddr &amp; reg_opcode = r16 ...
MUL.AL      Eaddr  is      (grp3.Eb; Eaddr) &amp; MUL.AL.eAX
MUL.AX^ov   Eaddr  is  ov; (grp3.Ev; Eaddr) &amp; MUL.AL.eAX
</pre><pre><a name="NWpenA-32*J-D" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-C">&lt;-</a>D<a href="#NWpenA-32*J-E">-&gt;</a>]</b>
MOV^&quot;mrb&quot; MOV^&quot;mr&quot;^ov MOV^&quot;rmb&quot; MOV^&quot;rm&quot;^ov
MOV.Ew.Sw MOV.Sw.Ew MOV.AL.Ob MOV.eAX.Ov^ov MOV.Ob.AL
MOV.Ov.eAX^ov MOVib MOViw MOVid MOV.Eb.Ib MOV.Ev.Iv^ow
MOV.Ev.Iv^od MOVSB MOVSv^ov MOVSX.Gv.Eb^od
MOVSX.Gv.Ew MOVZX.Gv.Eb^od MOVZX.Gv.Ew MUL.AL MUL.AX^ov 
</pre><pre><a name="NWpenA-penI-4" href="#NWDh"><dfn>&lt;pentium-linux.spec&gt;+=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a> <a href="#NWD14">U-&gt;</a>)</b> <b>[<a href="#NWpenA-penI-3">&lt;-</a>D<a href="#NWpenA-penI-5">-&gt;</a>]</b>
discard  MOVSX.Gv.Ew MOVZX.Gv.Eb^ov MOVZX.Gv.Ew MOV.Ew.Sw
</pre><pre><a name="NWpenA-alpT.3-4" href="#NWpenA-alpT.3-1"><dfn>&lt;alphabetical constructors L-Q&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.3-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.3-3">&lt;-</a>D<a href="#NWpenA-alpT.3-5">-&gt;</a>]</b>
NEGb    Eaddr  is      (grp3.Eb; Eaddr) &amp; NEG
NEG^ov  Eaddr  is  ov; (grp3.Ev; Eaddr) &amp; NEG
NOP
NOTb    Eaddr  is      (grp3.Eb; Eaddr) &amp; NOT
NOT^ov  Eaddr  is  ov; (grp3.Ev; Eaddr) &amp; NOT
</pre><pre><a name="NWpenA-32*J-E" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-D">&lt;-</a>D<a href="#NWpenA-32*J-F">-&gt;</a>]</b>
NEGb NEG^ov NOP NOTb NOT^ov
</pre><pre><a name="NWpenA-alpT.3-5" href="#NWpenA-alpT.3-1"><dfn>&lt;alphabetical constructors L-Q&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.3-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.3-4">&lt;-</a>D<a href="#NWpenA-alpT.3-6">-&gt;</a>]</b>
# OR is in the arith group
OUT.Ib.AL       i8! is      OUT.Ib.AL;  i8
OUT.Ib.eAX^ov   i8! is  ov; OUT.Ib.eAX; i8
OUT.DX.AL
OUT.DX.eAX^ov       is  ov; OUT.DX.eAX
OUTSB
OUTSv^ov is ov; OUTSv
</pre><pre><a name="NWpenA-32*J-F" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-E">&lt;-</a>D<a href="#NWpenA-32*J-G">-&gt;</a>]</b>
OUT.Ib.AL OUT.Ib.eAX^ov OUT.DX.AL OUT.DX.eAX^ov OUTSB OUTSv^ov
</pre><pre><a name="NWpenA-alpT.3-6" href="#NWpenA-alpT.3-1"><dfn>&lt;alphabetical constructors L-Q&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.3-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.3-5">&lt;-</a>D<a href="#NWpenA-alpT.3-7">-&gt;</a>]</b>
POP.Ev^ov   Mem   is  ov; POP.Ev; Mem &amp; reg_opcode = 0 ...
POP^ov      r32   is  ov; POP &amp; r32
</pre><pre><a name="NWpenA-patW-A" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-patW-9">&lt;-</a>D<a href="#NWpenA-patW-B">-&gt;</a>]</b>
   patterns POPs is POP.ES | POP.SS | POP.DS | POP.FS | POP.GS 
            POPv is POPA | POPF
</pre><pre><a name="NWpenA-alpT.3-7" href="#NWpenA-alpT.3-1"><dfn>&lt;alphabetical constructors L-Q&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.3-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.3-6">&lt;-</a>D<a href="#NWpenA-alpT.3-8">-&gt;</a>]</b>
   constructors
POPs
POPv^ov  is  ov; POPv
PUSH.Ev^ov  Eaddr  is  ov; (grp5; Eaddr) &amp; PUSH.Ev
PUSH^ov     r32    is  ov; PUSH &amp; r32
PUSH.Ib     i8!    is      PUSH.Ib; i8
PUSH.Iv^ow  i16!   is  ow; PUSH.Iv; i16
PUSH.Iv^od  i32!   is  od; PUSH.Iv; i32
</pre><pre><a name="NWpenA-patW-B" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-patW-A">&lt;-</a>D<a href="#NWpenA-patW-C">-&gt;</a>]</b>
   patterns PUSHs is PUSH.CS | PUSH.SS | PUSH.DS | PUSH.ES | PUSH.FS | PUSH.GS
            PUSHv is PUSHA | PUSHF
</pre><pre><a name="NWpenA-alpT.3-8" href="#NWpenA-alpT.3-1"><dfn>&lt;alphabetical constructors L-Q&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.3-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.3-7">&lt;-</a>D]</b>
   constructors
PUSHs
PUSHv^ov  is  ov; PUSHv
</pre><pre><a name="NWpenA-32*J-G" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-F">&lt;-</a>D<a href="#NWpenA-32*J-H">-&gt;</a>]</b>
POPs POPv^ov  PUSH.Ev^ov PUSH^ov PUSH.Ib PUSH.Iv^ow PUSH.Iv^od PUSHs PUSHv^ov  
</pre><pre><a name="NWpenA-alpR-1" href="#NWpenA-alpR-1"><dfn>&lt;alphabetical constructors R&gt;=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penE.2-1">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-alpR-2">-&gt;</a>]</b>
# ROL ROR RCL RCR SHLSAL SHR SAR
rot^bshifts    Eaddr       is     (bshifts; Eaddr) &amp; rot
rot^vshifts^ov Eaddr       is ov; (vshifts; Eaddr) &amp; rot
rot^B.Eb.Ib    Eaddr, i8!  is     (B.Eb.Ib; Eaddr) &amp; rot; i8
rot^B.Ev.Ib^ov Eaddr, i8!  is ov; (B.Ev.Ib; Eaddr) &amp; rot; i8
</pre><pre><a name="NWpenA-32*J-H" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-G">&lt;-</a>D<a href="#NWpenA-32*J-I">-&gt;</a>]</b>
rot^bshifts rot^vshifts^ov rot^B.Ev.Ib^ov
</pre><pre><a name="NWpenA-alpR-2" href="#NWpenA-alpR-1"><dfn>&lt;alphabetical constructors R&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penE.2-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpR-1">&lt;-</a>D]</b>
RDMSR
REP
REPNE
RET
RET.far
RET.Iw      i16  is RET.Iw; i16
RET.far.Iw  i16  is RET.far.Iw; i16
RSM
</pre><pre><a name="NWpenA-32*J-I" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-H">&lt;-</a>D<a href="#NWpenA-32*J-J">-&gt;</a>]</b>
RDMSR REP REPNE RET RET.far RET.Iw RET.far.Iw RSM
</pre><pre><a name="NWpenA-penI-5" href="#NWDh"><dfn>&lt;pentium-linux.spec&gt;+=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a> <a href="#NWD14">U-&gt;</a>)</b> <b>[<a href="#NWpenA-penI-4">&lt;-</a>D<a href="#NWpenA-penI-6">-&gt;</a>]</b>
discard RDMSR
</pre><pre><a name="NWpenA-alpT.4-1" href="#NWpenA-alpT.4-1"><dfn>&lt;alphabetical constructors S-Z&gt;=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.4-1">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-alpT.4-2">-&gt;</a>]</b>
SAHF
# SAL SAR SHL SR above with rot
# SBB is in the arith group
SCASB
SCASv^ov  is  ov; SCASv
## SETb^cond Mem  is  SETb &amp; ... cond; Mem
SETb^cond Eaddr  is SETb &amp; ... cond; Eaddr
SGDT  Mem  is (grp7; Mem) &amp; SGDT
SIDT  Mem  is (grp7; Mem) &amp; SIDT
</pre><pre><a name="NWpenA-32*J-J" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-I">&lt;-</a>D<a href="#NWpenA-32*J-K">-&gt;</a>]</b>
SCASB SCASv^ov SETb^cond SGDT SIDT
</pre><pre><a name="NWpenA-patW-C" href="#NWDX"><dfn>&lt;pattern specs for other patterns&gt;+=</dfn></a> <b>(<a href="#NWD3">&lt;-U</a> <a href="#NWpenA-heaB-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-patW-B">&lt;-</a>D]</b>
  patterns shdIb is SHRD.Ib | SHLD.Ib
           shdCL is SHRD.CL | SHLD.CL
</pre><pre><a name="NWpenA-alpT.4-2" href="#NWpenA-alpT.4-1"><dfn>&lt;alphabetical constructors S-Z&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.4-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.4-1">&lt;-</a>D<a href="#NWpenA-alpT.4-3">-&gt;</a>]</b>
  constructors
shdIb^ov  Eaddr, reg, count  is  ov; shdIb; Eaddr &amp; reg_opcode = reg ... ; i8 = count
shdCL^ov  Eaddr, reg, &quot;CL&quot;   is  ov; shdCL; Eaddr &amp; reg_opcode = reg ...
SLDT Eaddr  is  (grp6; Eaddr) &amp; SLDT
SMSW Eaddr  is  (grp7; Eaddr) &amp; SMSW
STC
STD
STI
STOSB
STOSv^ov is ov; STOSv
STR  Mem  is  (grp6; Mem) &amp; STR
# SUB is in the arith group
</pre><pre><a name="NWpenA-32*J-K" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-J">&lt;-</a>D<a href="#NWpenA-32*J-L">-&gt;</a>]</b>
shdIb^ov shdCL^ov SLDT SMSW STC STD STI STOSB STOSv^ov STR
</pre><pre><a name="NWpenA-alpT.4-3" href="#NWpenA-alpT.4-1"><dfn>&lt;alphabetical constructors S-Z&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.4-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.4-2">&lt;-</a>D<a href="#NWpenA-alpT.4-4">-&gt;</a>]</b>
TEST.AL.Ib      i8          is     TEST.AL.Ib; i8
TEST.eAX.Iv^ow  i16         is ow; TEST.eAX.Iv; i16
TEST.eAX.Iv^od  i32         is od; TEST.eAX.Iv; i32
TEST.Eb.Ib      Eaddr, i8   is     (grp3.Eb; Eaddr) &amp; TEST.Ib.Iv; i8
TEST.Ew.Iw      Eaddr, i16  is ow; (grp3.Ev; Eaddr) &amp; TEST.Ib.Iv; i16
TEST.Ed.Id      Eaddr, i32  is od; (grp3.Ev; Eaddr) &amp; TEST.Ib.Iv; i32
TEST.Eb.Gb      Eaddr, reg  is     TEST.Eb.Gb; Eaddr &amp; reg_opcode = reg ...
TEST.Ev.Gv^ov   Eaddr, reg  is ov; TEST.Ev.Gv; Eaddr &amp; reg_opcode = reg ...
</pre><pre><a name="NWpenA-32*J-L" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-K">&lt;-</a>D<a href="#NWpenA-32*J-M">-&gt;</a>]</b>
TEST.AL.Ib TEST.eAX.Iv^ow TEST.eAX.Iv^od TEST.Eb.Ib TEST.Ew.Iw
TEST.Ed.Id TEST.Eb.Gb TEST.Ev.Gv^ov
</pre><pre><a name="NWpenA-alpT.4-4" href="#NWpenA-alpT.4-1"><dfn>&lt;alphabetical constructors S-Z&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.4-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.4-3">&lt;-</a>D<a href="#NWpenA-alpT.4-5">-&gt;</a>]</b>
VERR  Eaddr  is (grp6; Eaddr) &amp; VERR
VERW  Eaddr  is (grp6; Eaddr) &amp; VERW
</pre><pre><a name="NWpenA-32*J-M" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-L">&lt;-</a>D<a href="#NWpenA-32*J-N">-&gt;</a>]</b>
VERR VERW
</pre><pre><a name="NWpenA-alpT.4-5" href="#NWpenA-alpT.4-1"><dfn>&lt;alphabetical constructors S-Z&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.4-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.4-4">&lt;-</a>D<a href="#NWpenA-alpT.4-6">-&gt;</a>]</b>
WAIT
WBINVD
WRMSR
</pre><pre><a name="NWpenA-32*J-N" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-M">&lt;-</a>D<a href="#NWpenA-32*J-O">-&gt;</a>]</b>
WAIT WBINVD WRMSR
</pre><pre><a name="NWpenA-penI-6" href="#NWDh"><dfn>&lt;pentium-linux.spec&gt;+=</dfn></a> <b>(<a href="#NWD11">U-&gt;</a> <a href="#NWD14">U-&gt;</a>)</b> <b>[<a href="#NWpenA-penI-5">&lt;-</a>D]</b>
discard WRMSR
</pre><pre><a name="NWpenA-alpT.4-6" href="#NWpenA-alpT.4-1"><dfn>&lt;alphabetical constructors S-Z&gt;+=</dfn></a> <b>(<a href="#NWpenA-alpP-1">&lt;-U</a> <a href="#NWpenA-penF.4-1">U-&gt;</a>)</b> <b>[<a href="#NWpenA-alpT.4-5">&lt;-</a>D]</b>
XADD.Eb.Gb     Eaddr, reg  is     XADD.Eb.Gb; Eaddr &amp; reg_opcode = reg ...
XADD.Ev.Gv^ov  Eaddr, reg  is ov; XADD.Ev.Gv; Eaddr &amp; reg_opcode = reg ...
XCHG^&quot;eAX&quot;^ov  r32         is ov; XCHG &amp; r32
XCHG.Eb.Gb     Eaddr, reg  is     XCHG.Eb.Gb; Eaddr &amp; reg_opcode = reg ...
XCHG.Ev.Gv^ov  Eaddr, reg  is ov; XCHG.Ev.Gv; Eaddr &amp; reg_opcode = reg ...
XLATB is XLAT
# XOR is in the arith group
</pre><pre><a name="NWpenA-32*J-O" href="#NWDT"><dfn>&lt;32-bit constructors&gt;+=</dfn></a> <b>(<a href="#NWD1">&lt;-U</a>)</b> <b>[<a href="#NWpenA-32*J-N">&lt;-</a>D]</b>
XADD.Eb.Gb XADD.Ev.Gv^ov XCHG^&quot;eAX&quot;^ov XCHG.Eb.Gb XCHG.Ev.Gv^ov XLATB 
</pre><p>
<h3><a name="NWDl">Synthetic instructions</a></h3>
The only synthetics we've identified are those that are preceded by a
<code>WAIT</code> instruction, which we've included in the alphabetical list
above, since they're all given together in Chapter&nbsp;25.
<p>
<a name="NWDm">The Gnu-Linux assembler does not recognize instructions prefixed</a>
by <code>WAIT</code> as synthetics. 
For example, <code>wait; fclex</code> disassembles as <code>fclex</code>; 
<code>fclex</code> disassembles as <code>fnclex</code>.
<p><pre><a name="NWpenA-penI.2-1" href="#NWDm"><dfn>&lt;pentium-synth.spec&gt;=</dfn></a>
constructors
  <a name="NWpenA-penI.2-1-u1" href="#NWpenA-synO-1"><i>&lt;synthetics with <code>WAIT</code>&gt;</i></a>
</pre><p>
<code><a name="NWDn">mld</a></code> needs some synthetics to help it deal with overloaded
operators.
This is a hack but better than writing them all out by hand.
<p><pre><a name="NWpenA-mldG-1" href="#NWDn"><dfn>&lt;mld-pentium.spec&gt;=</dfn></a> <b>[D<a href="#NWDo">-&gt;</a>]</b>
constructors
  _call_l reloc  : Function is  call_jvod(reloc)
  _call_rm Mem : Function is  call_evod(Mem)
  callfn Function is Function
</pre><p>
<a name="NWDo">The following constructor is used to emit relocatable addresses.</a>
It is the same as that defined for the MIPS and SPARC.
<p><pre><a name="NWpenA-mldG-2" href="#NWDn"><dfn>&lt;mld-pentium.spec&gt;+=</dfn></a> <b>[<a href="#NWDn">&lt;-</a>D]</b>
fields of addrtoken (32) addr32 0:31
placeholder for addrtoken is addr32 = 7
constructors
  emit_raddr reloc is addr32 = reloc
</pre><p>
<h3><a name="assemb00">Assembly Specification for Gnu-Linux Assembler</a></h3>
Some assemblers overload instruction names, using context to
determine which instruction is meant.  For example, the Pentium
<code>add</code> can mean any of five different instructions, depending on
the sizes and locations of the operands.  The toolkit cannot do
this kind of overloading; it must use different names for
different instructions (constructors).  The reason is that the
toolkit must generate a different encoding procedure for each
instruction, and in most programming languages, different
procedures must have different names.  
Even in languages that do
support overloading, we might not be able to use the same name,
because the name-resolution mechanisms used in programming
languages are typically type-based and quite different from
what an assembler uses (LR parsing).
<p>
We solve this problem by requiring each constructor to have a
different name.  Typically, the specification writer distinguishes
variants by adding suffixes to the base name of the constructor.
For example, the Pentium <code>add</code> instructions include constructors
called <code>addb</code>, <code>addib</code>, <code>addiowb</code>, <code>addmrb</code>, and
<code>addrmb</code>.  To get from these names back to assembly language,
we have to define an appropriate mapping.  These mappings are
defined separately from the main specification, because different
vendors use different syntaxes for their assembly languages.
<p>
<!--The toolkit generator produces procedures that encode instructions;--><!-- assembly syntax for the Intel~486.--><p>
An assembly specification includes three parts:
a mapping of constructor names to assembly opcodes,
the assembly format for each constructor operand,
and the assembly syntax for each constructor.
We use the specification for the assembly language supported by the
Gnu-Linux assembler to illustrate assembly specifications.
First, we describe assembly name mappings, then operand format and
constructor assembly syntax.
<p>
<h4><a name="assemb01">Assembly names for opcodes</a></h4>
A constructor's name may contain multiple parts derived from pattern
names and constant strings.
Each part may or may not contribute to the assembly name.
For example, the constructor name <code>add^&quot;mrb&quot;</code> contains two parts, 
the first derived from the pattern <code>add</code> and the second from the
string <code>&quot;mrb&quot;</code>.  The assembly name for this constructor is
<code>addb</code>, so the pattern <code>add</code> contributes its name and the suffix 
<code>&quot;mrb&quot;</code> is mapped to the string <code>&quot;b&quot;</code>.
This example illustrates how the constructor <code>addmrb</code> has a more specific name to
disambiguate it from other overloaded variants of <code>addb</code>.
<p>
<code>assembly opcode</code> introduces mappings from complete
constructor names (strings) to their assembly names (strings).
<code>assembly component</code> introduces mappings from parts 
of constructor names to their assembly names.
We provide a component-wise mapping, because it improves
factoring of assembly names among constructors that
share common suffixes and prefixes.  For example, the suffix
<code>B.Eb.Ib</code> always maps to <code>b</code> in every constructor name
where it appears. 
<p>
There is redundancy in the mapping of constructor names, so we
use a regular expression syntax to group related names.
The regular expression syntax is the same as the syntax for C-shell
<a name="NWDp">``globbing'' expressions&nbsp;</a><b>[cite&nbsp;<a href="#NWcite-joy:c-shell">joy:c-shell</a>]</b>.
If a complete name mapping exists for a constructor name, it is
applied first.
If no complete mapping exists, 
mappings are applied individually to <em>each</em> part of a
constructor's name and the resulting strings are concatenated into the
complete assembly name.
For example, the  mappings applied to the parts of the constructor
name <code>add^&quot;mrb&quot;</code> are:
<p><pre><a name="NWpenA-exaG-1" href="#NWDp"><dfn>&lt;example mappings&gt;=</dfn></a>
assembly component
    add     is  add
    {&quot;mrb&quot;,&quot;rmb&quot;} is b
</pre><p>
The first rule maps <code>add</code> to itself 
<a name="NWDq">and the second maps any string that matches </a><code>mrb</code> or <code>rmb</code> 
to <code>b</code>.
The least general rule that matches a string is applied.
<p>
It is often useful to define a default mapping, 
i.e., for the pattern ``<code>*</code>''.
On the Pentium, for example, most constructor names do not map
directly to assembly names, so the default maps a name to the empty
string.  <em>This is wrong. </em>
<p><pre><a name="NWpenA-penQ-1" href="#NWDq"><dfn>&lt;pentium-linux-default.spec&gt;=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b>
assembly component 
    {Indir,{Disp*},Abs32,Reg,{*Index*},E,rel{8,16,32}} is &quot;&quot;
    {*}  is     $1
</pre><p><a name="NWDr">On the MIPS and SPARC, however, most constructor names map are</a>
assembly names, so the default maps a name to itself, i.e.,
<code>assembly component {*} is $1</code>.
<p>

The remaining rules specify all the assembly names for the Pentium
constructors and illustrate use of the C-shell globbing expressions.
In globbing expressions, ``*'' matches any string; any 
character and ``.'' matches itself.
The concatenation operator is implicit, so adjacent characters are concatenated.
Alternatives are comma-separated lists of strings delimited by ``''
and ``''.
<p>
<a name="NWDs">We provide one extension to the C-shell syntax:</a>
expressions in curly braces may be referenced on the right-hand side 
by $<i>n</i>, where <i>n</i> is the <i>n</i>-th braced expression on the
left-hand side. 
For example, the first rule specifies that the 
suffixes <code>ow</code> and <code>aw</code> map to the assembly name <code>w</code>, and <code>od</code>
and <code>ad</code> map to <code>l</code>.
The rest of these rules map all the suffixes used in
constructor names to their assembly names.
<p><pre><a name="NWpenA-penO-1" href="#NWDs"><dfn>&lt;pentium-linux-names.spec&gt;=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[D<a href="#NWDt">-&gt;</a>]</b>
assembly component 
    {iAL,AL}                is b
    {iAX,AX}                is w
    {iEAX,eAX}              is l
    {o,a}d                  is l
    {o,a}w                  is w
    {.I32,.R64,.lsI32,.lsR64} is l
    {.I16,.R32,.lsR32}      is s
    .lsI16                  is w
    b.*                     is b
    {b,w}                   is $1
    d                       is l
    B.{Eb.1,Eb.CL,Eb.Ib,Ev.Ib}   is b
    B.{Ev.1,Ev.CL}          is w
    {.STi,.ST.STi,.STi.St}  is &quot;&quot;
    P.STi.ST                is P
    .{O,NO,B,NB,Z,NZ,BE,NBE,S,NS,P,NP,L,NL,LE,NLE} is $1
</pre><p>
<a name="NWDt">Many constructor names contain suffixes that are mneumonics</a>
for the opcodes they represent.  These suffixes are often eliminated in
the assembly name.  
For example, the assembly names for the immediate opcodes <code>ADD.i</code> and
<code>OR.i</code> are <code>ADD</code> and <code>OR</code>, respectively.
The following rules truncate these suffixes.
<p><pre><a name="NWpenA-penO-2" href="#NWDs"><dfn>&lt;pentium-linux-names.spec&gt;+=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[<a href="#NWDs">&lt;-</a>D<a href="#NWDu">-&gt;</a>]</b>
assembly component
    {CALL}.*                is $1
    {CALL}l                 is $1
    CMPXCHG8B               is CMPXCHG
    {CMPXCHG,XADD,XCHG,TEST}.Eb.Gb is $1b
    CMPSv                   is CMPS
    {CMP*}.*                is $1
    {DEC,INC}.*             is $1
    {DIV}.*                 is $1
    {*}.st                  is $1
    {FLD,FSTP}80            is $1t
    {FLD,FSTP}.*            is $1
    {FILD,FISTP}.*          is $1
    {FICOM*}16              is $1s
    {FICOM*}32              is $1l
    {FILD,FISTP*}64         is $1ll
    {IDIV,IMUL}.*           is $1
    {IN,INT,J}.*            is $1
    JMP.Ep                  is lJMP
    {JMP}.*                 is $1
    MOV{.Eb.Ib,.AL.Ob,.Ob.AL} is MOVb
    {MOViv,MOV.Ev.Iv}       is MOV
    MOVSX.Gv.Ew             is MOVSwl
    {MOV.Ew.Sw,MOV.Sw.Ew} is MOVw
    {MOVS,MOVZ}X.Gv.Eb      is $1b
    {MOVSv,MOVSX.*}         is MOVS
    {MOV,MOVS}.*            is $1
    {MOVSX,MOVZX}.*         is $1
    MOVi{b,w}               is MOV$1
    MOVid                   is MOVl
    {*}.AX                  is $1
    {OUT.Ib.AL,OUT.DX.AL}   is OUTb
    {OUT,OUTS}.*            is $1
    {RET.far}*              is lRET
    {POP,PUSH,RET}.*        is $1
    {SCAS,STOS}v            is $1
    {SHRD,SHLD}.*           is $1
    SHRSAL                  is SHR
    TEST{.*.Ib,.Eb.*}       is TESTb
    TEST.*.Iw               is TESTw
    TEST.*.Id               is TESTl
    TEST.*                  is TEST
    {XADD*}.*               is $1
    {XCHG*}.*               is $1
    {*}i                    is $1
</pre><p>
<a name="NWDu">The remaining rules are for constructors with special assembly names.</a>
<p><pre><a name="NWpenA-penO-3" href="#NWDs"><dfn>&lt;pentium-linux-names.spec&gt;+=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[<a href="#NWDt">&lt;-</a>D<a href="#NWDv">-&gt;</a>]</b>
assembly component 
    {&quot;mr&quot;,&quot;rm&quot;}             is &quot;&quot;
    {&quot;mrb&quot;,&quot;rmb&quot;}           is b
    {*}64                   is $1
    {IDIV,DIV}&quot;AL&quot;          is $1
    {IDIV,DIV}&quot;AX&quot;          is $1
    {IDIV,DIV}&quot;eAX&quot;         is $1
    {IMULrm}                is IMUL
    INT3                    is INT
    FLD.ext                 is FLDLL
    {Jv,Jb}                 is J
    {INC}.Eb                is INCb
    {INS,LODS}v             is $1
    MUL.AL                  is MULb
    OUTSv                   is OUTS
    SHLSAL                  is SHL
    TEST.Ew.Iw              is TESTw
    TEST.Ed.Id              is TESTl
    SETb                    is SET
</pre><p><a name="NWDv">Component-wise mapping doesn't work for all names.  </a>
<p><pre><a name="NWpenA-penO-4" href="#NWDs"><dfn>&lt;pentium-linux-names.spec&gt;+=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[<a href="#NWDu">&lt;-</a>D<a href="#NWDw">-&gt;</a>]</b>
assembly opcode
  CALL.{Ev}{od}             is CALL
  CALL.{Jv,Ep}{od,ow}       is lCALL
  CALL.aP{od}               is CALL
  CMPSv{od,ow}ad            is CMPSl
  CMPSv{od,ow}aw            is CMPSw
  JMP.Epod                  is lJMP
  MOVSX.Gv.Ebod             is MOVSbl
  MOVSX.Gv.Ebow             is MOVSbw
  {ROL,ROR,RCL,RCR,SHR,SAR}{B.Ev.*}od is $1l
  {ROL,ROR,RCL,RCR,SHR,SAR}{B.Ev.*}ow is $1w
  SHLSAL{B.Ev.*}od          is SHLl
  SHLSAL{B.Ev.*}ow          is SHLw
  XCHGeAXow                 is XCHGw
  XCHGeAXod                 is XCHGl
</pre><p>
<h4><a name="assemb02">Assembly formats for operands</a></h4>
<code>assembly operand</code> introduces mappings from operands to formatted strings
that specify how to print the operands in assembly code.
<a name="NWDw">Operands may be fields, integer inputs, relocatable addresses, or</a>
constant strings. 
We use <code>printf</code>-style syntax for formatted strings.
<p>
The first <code>assembly operand</code> rule below specifies that immediate operands
are prefixed by ``$'' and are printed as integers.
The second rule specifies that the listed field inputs are prefixed by
``%'' and printed as strings, using the names provided in their
<code>fieldinfo</code> declarations.
<p><pre><a name="NWpenA-penO-5" href="#NWDs"><dfn>&lt;pentium-linux-names.spec&gt;+=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[<a href="#NWDv">&lt;-</a>D<a href="#NWDx">-&gt;</a>]</b>
assembly operand
    [count i8 i16 i32]           is &quot;$%d&quot;
    [r32 sr16 r16 r8 base index] is &quot;%%%s&quot;
</pre><p>
<a name="NWDx">Some inputs are not declared as fields but should be printed in the</a>
same format as fields.   For example, the input <code>reg</code> should be
printed using the names associated with the field <code>base</code>.  
The following rule uses the optional <code>using </code><em>field</em>
clause to specify that <code>reg</code>, <code>reg8</code>, etc. should
be printed using the fieldinfo associated with <code>base</code>.
<p><pre><a name="NWpenA-penO-6" href="#NWDs"><dfn>&lt;pentium-linux-names.spec&gt;+=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[<a href="#NWDw">&lt;-</a>D<a href="#NWDy">-&gt;</a>]</b>
assembly operand
    [reg reg8 sreg cr dr]       is &quot;%%%s&quot; using field base
</pre><p>
<a name="NWDy">Some operands are used implicitly in a constructor.</a>
For example, the constructor <tt>OUT.DX.AL &quot;dx&quot;,&quot;al&quot;</tt>, 
implicitly uses the <code>dx</code> and <code>al</code> registers as its operands.
Like all other operands, their format is assembler dependent so we
provide mappings for printing them in the Gnu-Linux format.
<p><pre><a name="NWpenA-penO-7" href="#NWDs"><dfn>&lt;pentium-linux-names.spec&gt;+=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[<a href="#NWDx">&lt;-</a>D]</b>
assembly operand
    dx    is &quot;%%dx&quot;
    ax    is &quot;%%ax&quot;
</pre><p>
<h4><a name="assemb03">Assembly syntax for constructors</a></h4>
The default assembly syntax for a constructor appears in the
constructor's specification;
an alternate syntax may be specified with <code>assembly syntax</code>.
Providing assembly syntax in a constructor specification can help a
specification writer or user read and identify a constructor, and it
is concise when only one assembly syntax is required.
An alternate syntax may be needed, however, if more than one assembly language
is used on the target.
<p>
<code>assembly syntax</code> uses the same syntax as the <code>constructors</code> directive:
a constructor name followed by a list of operands.
<a name="NWDz">The assembly-syntax specification must use </a>
the same set of operands that the constructor
uses, but the operands may appear in any order and with any
syntactic sugar.
To reduce redundancy, we define new patterns to 
group constructors that share the same assembly syntax. 
<p>
The Gnu-Linux assembly language reverses the order of all operands.
The following directives reverse the order.
<p><pre><a name="NWpenA-penP-1" href="#NWDz"><dfn>&lt;pentium-linux-syntax.spec&gt;=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[D<a href="#NWpenA-penP-2">-&gt;</a>]</b>
assembly syntax
  arith^&quot;iAL&quot;     i8!, &quot;%al&quot;
  arith^&quot;iAX&quot;     i16!, &quot;%ax&quot;
  arith^&quot;iEAX&quot;    i32!, &quot;%eax&quot;
  DIV^&quot;AL&quot;       Eaddr, &quot;%al&quot;
  DIV^&quot;AX&quot;       Eaddr, &quot;%ax&quot;
  DIV^&quot;eAX&quot;      Eaddr, &quot;%eax&quot;

  arithI^&quot;b&quot;     i8!,  Eaddr
  arithI^&quot;w&quot;     i16!, Eaddr
  arithI^&quot;d&quot;     i32!, Eaddr
  arithI^ov^&quot;b&quot;  i8!,  Eaddr
  MOV.Eb.Ib      i8!,  Eaddr
  MOV.Ev.Iv^ow   i16!, Eaddr
  MOV.Ev.Iv^od   i32!, Eaddr
</pre><p>
<pre><a name="NWpenA-penP-2" href="#NWDz"><dfn>&lt;pentium-linux-syntax.spec&gt;+=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[<a href="#NWDz">&lt;-</a>D<a href="#NWpenA-penP-3">-&gt;</a>]</b>
assembly syntax
  arith^&quot;rmb&quot;    Eaddr, reg8
  arith^&quot;rm&quot;^ov  Eaddr, reg
  IMULrm^ov      Eaddr, reg
  MOV^&quot;rmb&quot;      Eaddr, reg
  MOV^&quot;rm&quot;^ov    Eaddr, reg
  MOVZX.Gv.Ew    Eaddr, r16
  MOVSX.Gv.Ew    Eaddr, r16
  MOVZX.Gv.Eb^ov Eaddr, r32
  MOVSX.Gv.Eb^ov Eaddr, r32
  BSF^ov  Eaddr, reg
  BSR^ov  Eaddr, reg
  LAR^ov  Eaddr, reg

  arith^&quot;mrb&quot;   reg8, Eaddr
  arith^&quot;mr&quot;^ov  reg, Eaddr
  MOV^&quot;mr&quot;^ov    reg, Eaddr
  MOV^&quot;mrb&quot;      reg, Eaddr
  TEST.Ev.Gv^ov  reg, Eaddr
  BT^ov          reg, Eaddr
  BTi^ov         i8!, Eaddr
  BTC^ov         reg, Eaddr
  BTCi^ov        i8!, Eaddr
  BTR^ov         reg, Eaddr
  BTRi^ov        i8!, Eaddr
  BTS^ov         reg, Eaddr
  BTSi^ov        i8!, Eaddr
  CMPXCHG.Eb.Gb  reg, Eaddr
  CMPXCHG.Ev.Gv^ov reg, Eaddr
</pre><p>
<pre><a name="NWpenA-penP-3" href="#NWDz"><dfn>&lt;pentium-linux-syntax.spec&gt;+=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[<a href="#NWpenA-penP-2">&lt;-</a>D<a href="#NWpenA-penP-4">-&gt;</a>]</b>
patterns
  fstack    is FADD | FDIV | FDIVR | FMUL | FSUB | FSUBR
  fsti      is fstack | FCOMs
  stidx     is FFREE  | FUCOMs | FXCH
  Sstack    is P.STi.ST | .STi.St

assembly syntax
  fstack^Sstack  &quot;%st&quot;, &quot;%st&quot;(idx)
  fstack^.ST.STi &quot;%st&quot;(idx), &quot;%st&quot;
  FCOMs^.ST.STi  &quot;%st&quot;(idx), &quot;%st&quot;
  FSTs.st^.STi   &quot;%st&quot;(idx)
  FLD.STi        &quot;%st&quot;(idx)
  stidx          &quot;%st&quot;(idx)

  FNSTSW.AX      &quot;%ax&quot;
  FSTSW.AX       &quot;%ax&quot;

  IDIV^&quot;AX&quot;     Eaddr, &quot;%ax&quot;
  IDIV^&quot;eAX&quot;    Eaddr, &quot;%eax&quot;

  IN.AL.Ib     i8!, &quot;%al&quot;, i8!
  IN.eAX.Ib^ov i8!, &quot;%eax&quot;, i8!
  IN.AL.DX     &quot;%dx, %al&quot;
  IN.eAX.DX^ov &quot;%dx, %eax&quot;

  IMUL.Iv^&quot;d&quot;    i32!,  Eaddr,  reg 
  INT3           &quot;$3&quot;
  LEA^ov         Mem, reg

  MOVib          i8!, r8
  MOViw          i16!, r32
  MOVid          i32!, r32

  MOV.AL.Ob      offset, &quot;%al&quot;
  MOV.eAX.Ov^ov  offset, &quot;%eax&quot;
  MOV.Ob.AL      &quot;%al&quot;, offset
  MOV.Ov.eAX^ov  &quot;%eax&quot;, offset

  OUT.Ib.AL      &quot;%al&quot;, i8!
  OUT.Ib.eAX^ov  &quot;%eax&quot;, i8!
  OUT.DX.AL      &quot;%al&quot;, &quot;%dx&quot;
  OUT.DX.eAX^ow  &quot;%al&quot;, &quot;%dx&quot;
  OUT.DX.eAX^od  &quot;%eax&quot;, &quot;%dx&quot;

patterns
  pES is POP.ES | PUSH.ES
  pSS is POP.SS | PUSH.SS
  pDS is POP.DS | PUSH.DS
  pFS is POP.FS | PUSH.FS
  pGS is POP.GS | PUSH.GS
assembly syntax
  pES &quot;%ES&quot;
  pSS &quot;%SS&quot;
  pDS &quot;%DS&quot;
  pFS &quot;%FS&quot;
  pGS &quot;%GS&quot;
  PUSH.CS &quot;%CS&quot;

  rot^B.Eb.1     &quot;$1&quot;, Eaddr
  rot^B.Ev.1^ov  &quot;$1&quot;, Eaddr

  rot^B.Eb.CL    &quot;%cl&quot;, Eaddr
  rot^B.Ev.CL^ov &quot;%cl&quot;, Eaddr

  rot^B.Eb.Ib    i8!, Eaddr
  rot^B.Ev.Ib^ov i8!, Eaddr
 
  shdIb^ov  count, reg, Eaddr
  shdCL^ov  &quot;%cl&quot;, reg, Eaddr

</pre><pre><a name="NWpenA-penP-4" href="#NWDz"><dfn>&lt;pentium-linux-syntax.spec&gt;+=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[<a href="#NWpenA-penP-3">&lt;-</a>D<a href="#NWD10">-&gt;</a>]</b>
  TEST.AL.Ib     i8, &quot;%al&quot;
  TEST.eAX.Iv^ow i16, &quot;%ax&quot;
  TEST.eAX.Iv^od i32, &quot;%ax&quot;
  TEST.Eb.Ib     i8,  Eaddr
  TEST.Ew.Iw     i16, Eaddr
  TEST.Ed.Id     i32, Eaddr
  TEST.Eb.Gb     reg, Eaddr
  TEST.Ev.Gv^ov  reg, Eaddr
  XADD.Eb.Gb     reg, Eaddr
  XADD.Ev.Gv^ov  reg, Eaddr
  XCHG.Eb.Gb     reg, Eaddr
  XCHG^&quot;eAX&quot;^ov  &quot;%eax&quot;, r32
  XCHG.Ev.Gv^ov  reg, Eaddr

</pre><p><a name="NWD10">Effective addresses also use a different syntax under Gnu-Linux.</a>
<p><pre><a name="NWpenA-penP-5" href="#NWDz"><dfn>&lt;pentium-linux-syntax.spec&gt;+=</dfn></a> <b>(<a href="#NWD12">U-&gt;</a>)</b> <b>[<a href="#NWpenA-penP-4">&lt;-</a>D]</b>
assembly syntax
  Indir       (reg)
  Disp32      d(reg)
  Index       (base,index,ss)
  Index32     d(base,index,ss)
  ShortIndex  d(,index,ss)
</pre><p>
<h3><a name="NWD11">Miscellaneous</a></h3>
The Intel&nbsp;486 instruction set is a subset of the Pentium set.
When generating instructions for that target, 
the pentium-only instructions are discarded. 
<p><pre><a name="NWpenA-i48F-1" href="#NWD11"><dfn>&lt;i486-linux.spec&gt;=</dfn></a>
<a name="NWpenA-i48F-1-u1" href="#NWD1"><i>&lt;pentium32.spec&gt;</i></a>
discard <a name="NWpenA-i48F-1-u2" href="#NWpenA-namT-1"><i>&lt;names of pentium constructors&gt;</i></a>
<a name="NWpenA-i48F-1-u3" href="#NWDh"><i>&lt;pentium-linux.spec&gt;</i></a>
</pre><p>
<a name="NWD12">Names for generating assembly emitters are specified in several chunks.</a>
<p><pre><a name="NWpenA-penI.3-1" href="#NWD12"><dfn>&lt;pentium-names.spec&gt;=</dfn></a>
<a name="NWpenA-penI.3-1-u1" href="#NWDs"><i>&lt;pentium-linux-names.spec&gt;</i></a>
<a name="NWpenA-penI.3-1-u2" href="#NWDq"><i>&lt;pentium-linux-default.spec&gt;</i></a>
<a name="NWpenA-penI.3-1-u3" href="#NWDz"><i>&lt;pentium-linux-syntax.spec&gt;</i></a>

</pre><pre><a name="NWpenA-heaB-1" href="#NWpenA-heaB-1"><dfn>&lt;header.spec&gt;=</dfn></a> <b>(<a href="#NWD13">U-&gt;</a> <a href="#NWpenA-penF.2-1">U-&gt;</a> <a href="#NWpenA-penF.3-1">U-&gt;</a> <a href="#NWpenA-penE.2-1">U-&gt;</a> <a href="#NWpenA-penF.4-1">U-&gt;</a> <a href="#NWpenA-penI.4-1">U-&gt;</a> <a href="#NWpenA-penI.5-1">U-&gt;</a>)</b>
<a name="NWpenA-heaB-1-u1" href="#NWD4"><i>&lt;field specs&gt;</i></a>
patterns <a name="NWpenA-heaB-1-u2" href="#NWD5"><i>&lt;patterns for integer opcodes&gt;</i></a>
<a name="NWpenA-heaB-1-u3" href="#NWDX"><i>&lt;pattern specs for other patterns&gt;</i></a>
<a name="NWpenA-heaB-1-u4" href="#NWDY"><i>&lt;prefix assignments&gt;</i></a>
<a name="NWpenA-heaB-1-u5" href="#NWpenA-plaC-1"><i>&lt;placeholders&gt;</i></a>
<a name="NWpenA-heaB-1-u6" href="#NWDg"><i>&lt;constructors for displacements&gt;</i></a>
<a name="NWpenA-heaB-1-u7" href="#NWDS"><i>&lt;constructors for effective addresses&gt;</i></a>
</pre><p><a name="NWD13">Check the arithmetic constructors.  </a>
Substitute other chunks for this one to check each chunk.
<p><pre><a name="NWpenA-penF-1" href="#NWD13"><dfn>&lt;pentium-AF.spec&gt;=</dfn></a>
<a name="NWpenA-penF-1-u1" href="#NWpenA-heaB-1"><i>&lt;header.spec&gt;</i></a>
<a name="NWpenA-penF-1-u2" href="#NWpenA-alpT-1"><i>&lt;alphabetical constructors A-F&gt;</i></a>
</pre><pre><a name="NWpenA-penF.2-1" href="#NWpenA-penF.2-1"><dfn>&lt;pentium-GK.spec&gt;=</dfn></a>
<a name="NWpenA-penF.2-1-u1" href="#NWpenA-heaB-1"><i>&lt;header.spec&gt;</i></a>
<a name="NWpenA-penF.2-1-u2" href="#NWpenA-alpT.2-1"><i>&lt;alphabetical constructors G-K&gt;</i></a>
</pre><pre><a name="NWpenA-penF.3-1" href="#NWpenA-penF.3-1"><dfn>&lt;pentium-LQ.spec&gt;=</dfn></a>
<a name="NWpenA-penF.3-1-u1" href="#NWpenA-heaB-1"><i>&lt;header.spec&gt;</i></a>
<a name="NWpenA-penF.3-1-u2" href="#NWpenA-alpT.3-1"><i>&lt;alphabetical constructors L-Q&gt;</i></a>
</pre><pre><a name="NWpenA-penE.2-1" href="#NWpenA-penE.2-1"><dfn>&lt;pentium-R.spec&gt;=</dfn></a>
<a name="NWpenA-penE.2-1-u1" href="#NWpenA-heaB-1"><i>&lt;header.spec&gt;</i></a>
<a name="NWpenA-penE.2-1-u2" href="#NWpenA-alpR-1"><i>&lt;alphabetical constructors R&gt;</i></a>
</pre><pre><a name="NWpenA-penF.4-1" href="#NWpenA-penF.4-1"><dfn>&lt;pentium-SZ.spec&gt;=</dfn></a>
<a name="NWpenA-penF.4-1-u1" href="#NWpenA-heaB-1"><i>&lt;header.spec&gt;</i></a>
<a name="NWpenA-penF.4-1-u2" href="#NWpenA-alpT.4-1"><i>&lt;alphabetical constructors S-Z&gt;</i></a>
</pre><pre><a name="NWpenA-penI.4-1" href="#NWpenA-penI.4-1"><dfn>&lt;pentium-arith.spec&gt;=</dfn></a>
<a name="NWpenA-penI.4-1-u1" href="#NWpenA-heaB-1"><i>&lt;header.spec&gt;</i></a>
<a name="NWpenA-penI.4-1-u2" href="#NWDc"><i>&lt;arithmetic constructors&gt;</i></a>
</pre><pre><a name="NWpenA-penI.5-1" href="#NWpenA-penI.5-1"><dfn>&lt;pentium-float.spec&gt;=</dfn></a>
<a name="NWpenA-penI.5-1-u1" href="#NWpenA-heaB-1"><i>&lt;header.spec&gt;</i></a>
<a name="NWpenA-penI.5-1-u2" href="#NWpenA-floR-1"><i>&lt;floating-point constructors&gt;</i></a>
</pre><p>
<a name="NWD14">The Pentium checker checks all 32-bit instructions</a>
accepted by the Gnu-Linux assembler.  We omit some
variants of the <code>rot</code> instructions, because exhaustively
checking each one seemed unnecessary.
<p><pre><a name="NWpenA-penI.6-1" href="#NWD14"><dfn>&lt;pentium-check.spec&gt;=</dfn></a>
<a name="NWpenA-penI.6-1-u1" href="#NWD1"><i>&lt;pentium32.spec&gt;</i></a>
<a name="NWpenA-penI.6-1-u2" href="#NWDh"><i>&lt;pentium-linux.spec&gt;</i></a>
discard 
rot^B.Eb.1 rot^B.Ev.CL ROL^B.Eb.Ib RCL^B.Eb.Ib
SHLSAL^B.Eb.Ib SAR^B.Eb.Ib ROR^B.Ev.Ib^ov 
RCR^B.Ev.Ib^ov SHR^B.Ev.Ib^ov
</pre><pre><a name="NWpenA-penH.2-1" href="#NWpenA-penH.2-1"><dfn>&lt;pentium-checker.s&gt;=</dfn></a>
.align 16


</pre>

<ul>
<li><a href="#NWpenA-alpP-1"><i>&lt;alphabetical constructors&gt;</i></a>: <a href="#NWD3">U1</a>, <a href="#NWpenA-alpP-1">D2</a>
<li><a href="#NWpenA-alpT-1"><i>&lt;alphabetical constructors A-F&gt;</i></a>: <a href="#NWpenA-alpP-1">U1</a>, <a href="#NWpenA-alpT-1">D2</a>, <a href="#NWDf">D3</a>, <a href="#NWpenA-alpT-3">D4</a>, <a href="#NWpenA-alpT-4">D5</a>, <a href="#NWpenA-alpT-5">D6</a>, <a href="#NWpenA-alpT-6">D7</a>, <a href="#NWDj">D8</a>, <a href="#NWpenA-alpT-8">D9</a>, <a href="#NWpenA-alpT-9">D10</a>, <a href="#NWpenA-alpT-A">D11</a>, <a href="#NWpenA-alpT-B">D12</a>, <a href="#NWpenA-alpT-C">D13</a>, <a href="#NWpenA-alpT-D">D14</a>, <a href="#NWpenA-alpT-E">D15</a>, <a href="#NWpenA-alpT-F">D16</a>, <a href="#NWDk">D17</a>, <a href="#NWpenA-alpT-H">D18</a>, <a href="#NWpenA-alpT-I">D19</a>, <a href="#NWpenA-alpT-J">D20</a>, <a href="#NWpenA-alpT-K">D21</a>, <a href="#NWpenA-alpT-L">D22</a>, <a href="#NWpenA-alpT-M">D23</a>, <a href="#NWpenA-alpT-N">D24</a>, <a href="#NWpenA-alpT-O">D25</a>, <a href="#NWpenA-alpT-P">D26</a>, <a href="#NWpenA-alpT-Q">D27</a>, <a href="#NWpenA-alpT-R">D28</a>, <a href="#NWpenA-alpT-S">D29</a>, <a href="#NWpenA-alpT-T">D30</a>, <a href="#NWpenA-alpT-U">D31</a>, <a href="#NWD13">U32</a>
<li><a href="#NWpenA-alpT.2-1"><i>&lt;alphabetical constructors G-K&gt;</i></a>: <a href="#NWpenA-alpP-1">U1</a>, <a href="#NWpenA-alpT.2-1">D2</a>, <a href="#NWpenA-alpT.2-2">D3</a>, <a href="#NWpenA-alpT.2-3">D4</a>, <a href="#NWpenA-alpT.2-4">D5</a>, <a href="#NWpenA-penF.2-1">U6</a>
<li><a href="#NWpenA-alpT.3-1"><i>&lt;alphabetical constructors L-Q&gt;</i></a>: <a href="#NWpenA-alpP-1">U1</a>, <a href="#NWpenA-alpT.3-1">D2</a>, <a href="#NWpenA-alpT.3-2">D3</a>, <a href="#NWpenA-alpT.3-3">D4</a>, <a href="#NWpenA-alpT.3-4">D5</a>, <a href="#NWpenA-alpT.3-5">D6</a>, <a href="#NWpenA-alpT.3-6">D7</a>, <a href="#NWpenA-alpT.3-7">D8</a>, <a href="#NWpenA-alpT.3-8">D9</a>, <a href="#NWpenA-penF.3-1">U10</a>
<li><a href="#NWpenA-alpR-1"><i>&lt;alphabetical constructors R&gt;</i></a>: <a href="#NWpenA-alpP-1">U1</a>, <a href="#NWpenA-alpR-1">D2</a>, <a href="#NWpenA-alpR-2">D3</a>, <a href="#NWpenA-penE.2-1">U4</a>
<li><a href="#NWpenA-alpT.4-1"><i>&lt;alphabetical constructors S-Z&gt;</i></a>: <a href="#NWpenA-alpP-1">U1</a>, <a href="#NWpenA-alpT.4-1">D2</a>, <a href="#NWpenA-alpT.4-2">D3</a>, <a href="#NWpenA-alpT.4-3">D4</a>, <a href="#NWpenA-alpT.4-4">D5</a>, <a href="#NWpenA-alpT.4-5">D6</a>, <a href="#NWpenA-alpT.4-6">D7</a>, <a href="#NWpenA-penF.4-1">U8</a>
<li><a href="#NWDc"><i>&lt;arithmetic constructors&gt;</i></a>: <a href="#NWD3">U1</a>, <a href="#NWDc">D2</a>, <a href="#NWpenA-penI.4-1">U3</a>
<li><a href="#NWDT"><i>&lt;32-bit constructors&gt;</i></a>: <a href="#NWD1">U1</a>, <a href="#NWDT">D2</a>, <a href="#NWpenA-32*J-2">D3</a>, <a href="#NWpenA-32*J-3">D4</a>, <a href="#NWpenA-32*J-4">D5</a>, <a href="#NWpenA-32*J-5">D6</a>, <a href="#NWpenA-32*J-6">D7</a>, <a href="#NWpenA-32*J-7">D8</a>, <a href="#NWpenA-32*J-8">D9</a>, <a href="#NWpenA-32*J-9">D10</a>, <a href="#NWpenA-32*J-A">D11</a>, <a href="#NWpenA-32*J-B">D12</a>, <a href="#NWpenA-32*J-C">D13</a>, <a href="#NWpenA-32*J-D">D14</a>, <a href="#NWpenA-32*J-E">D15</a>, <a href="#NWpenA-32*J-F">D16</a>, <a href="#NWpenA-32*J-G">D17</a>, <a href="#NWpenA-32*J-H">D18</a>, <a href="#NWpenA-32*J-I">D19</a>, <a href="#NWpenA-32*J-J">D20</a>, <a href="#NWpenA-32*J-K">D21</a>, <a href="#NWpenA-32*J-L">D22</a>, <a href="#NWpenA-32*J-M">D23</a>, <a href="#NWpenA-32*J-N">D24</a>, <a href="#NWpenA-32*J-O">D25</a>
<li><a href="#NWDg"><i>&lt;constructors for displacements&gt;</i></a>: <a href="#NWD3">U1</a>, <a href="#NWDg">D2</a>, <a href="#NWpenA-heaB-1">U3</a>
<li><a href="#NWDS"><i>&lt;constructors for effective addresses&gt;</i></a>: <a href="#NWD3">U1</a>, <a href="#NWDS">D2</a>, <a href="#NWpenA-heaB-1">U3</a>
<li><a href="#NWDp"><i>&lt;example mappings&gt;</i></a>: <a href="#NWDp">D1</a>
<li><a href="#NWD4"><i>&lt;field specs&gt;</i></a>: <a href="#NWD3">U1</a>, <a href="#NWD4">D2</a>, <a href="#NWpenA-fieB-2">D3</a>, <a href="#NWpenA-fieB-3">D4</a>, <a href="#NWpenA-fieB-4">D5</a>, <a href="#NWpenA-fieB-5">D6</a>, <a href="#NWDR">D7</a>, <a href="#NWpenA-fieB-7">D8</a>, <a href="#NWDW">D9</a>, <a href="#NWpenA-heaB-1">U10</a>
<li><a href="#NWpenA-floR-1"><i>&lt;floating-point constructors&gt;</i></a>: <a href="#NWD1">U1</a>, <a href="#NWpenA-penG-1">U2</a>, <a href="#NWpenA-floR-1">D3</a>, <a href="#NWpenA-floR-2">D4</a>, <a href="#NWpenA-floR-3">D5</a>, <a href="#NWpenA-floR-4">D6</a>, <a href="#NWpenA-floR-5">D7</a>, <a href="#NWpenA-floR-6">D8</a>, <a href="#NWpenA-floR-7">D9</a>, <a href="#NWpenA-floR-8">D10</a>, <a href="#NWpenA-floR-9">D11</a>, <a href="#NWpenA-floR-A">D12</a>, <a href="#NWpenA-floR-B">D13</a>, <a href="#NWpenA-floR-C">D14</a>, <a href="#NWpenA-floR-D">D15</a>, <a href="#NWpenA-floR-E">D16</a>, <a href="#NWpenA-floR-F">D17</a>, <a href="#NWpenA-floR-G">D18</a>, <a href="#NWpenA-floR-H">D19</a>, <a href="#NWpenA-floR-I">D20</a>, <a href="#NWpenA-floR-J">D21</a>, <a href="#NWpenA-floR-K">D22</a>, <a href="#NWpenA-floR-L">D23</a>, <a href="#NWpenA-penI.5-1">U24</a>
<li><a href="#NWpenA-heaB-1"><i>&lt;header.spec&gt;</i></a>: <a href="#NWpenA-heaB-1">D1</a>, <a href="#NWD13">U2</a>, <a href="#NWpenA-penF.2-1">U3</a>, <a href="#NWpenA-penF.3-1">U4</a>, <a href="#NWpenA-penE.2-1">U5</a>, <a href="#NWpenA-penF.4-1">U6</a>, <a href="#NWpenA-penI.4-1">U7</a>, <a href="#NWpenA-penI.5-1">U8</a>
<li><a href="#NWD11"><i>&lt;i486-linux.spec&gt;</i></a>: <a href="#NWD11">D1</a>
<li><a href="#NWDn"><i>&lt;mld-pentium.spec&gt;</i></a>: <a href="#NWDn">D1</a>, <a href="#NWDo">D2</a>
<li><a href="#NWpenA-morP-1"><i>&lt;more fields of <code>opcode</code>&gt;</i></a>: <a href="#NWD4">U1</a>, <a href="#NWpenA-morP-1">D2</a>, <a href="#NWpenA-morP-2">D3</a>, <a href="#NWpenA-morP-3">D4</a>, <a href="#NWpenA-morP-4">D5</a>
<li><a href="#NWpenA-namT-1"><i>&lt;names of pentium constructors&gt;</i></a>: <a href="#NWpenA-namT-1">D1</a>, <a href="#NWpenA-namT-2">D2</a>, <a href="#NWDi">D3</a>, <a href="#NWpenA-namT-4">D4</a>, <a href="#NWpenA-namT-5">D5</a>, <a href="#NWpenA-namT-6">D6</a>, <a href="#NWD11">U7</a>
<li><a href="#NWDX"><i>&lt;pattern specs for other patterns&gt;</i></a>: <a href="#NWD3">U1</a>, <a href="#NWDX">D2</a>, <a href="#NWDa">D3</a>, <a href="#NWDb">D4</a>, <a href="#NWpenA-patW-4">D5</a>, <a href="#NWpenA-patW-5">D6</a>, <a href="#NWpenA-patW-6">D7</a>, <a href="#NWpenA-patW-7">D8</a>, <a href="#NWpenA-patW-8">D9</a>, <a href="#NWpenA-patW-9">D10</a>, <a href="#NWpenA-patW-A">D11</a>, <a href="#NWpenA-patW-B">D12</a>, <a href="#NWpenA-patW-C">D13</a>, <a href="#NWpenA-heaB-1">U14</a>
<li><a href="#NWD5"><i>&lt;patterns for integer opcodes&gt;</i></a>: <a href="#NWD3">U1</a>, <a href="#NWD5">D2</a>, <a href="#NWD6">D3</a>, <a href="#NWD7">D4</a>, <a href="#NWD8">D5</a>, <a href="#NWD9">D6</a>, <a href="#NWDA">D7</a>, <a href="#NWDB">D8</a>, <a href="#NWDC">D9</a>, <a href="#NWDD">D10</a>, <a href="#NWDE">D11</a>, <a href="#NWDF">D12</a>, <a href="#NWDH">D13</a>, <a href="#NWDI">D14</a>, <a href="#NWDJ">D15</a>, <a href="#NWDK">D16</a>, <a href="#NWDL">D17</a>, <a href="#NWDM">D18</a>, <a href="#NWDN">D19</a>, <a href="#NWDO">D20</a>, <a href="#NWDP">D21</a>, <a href="#NWDQ">D22</a>, <a href="#NWpenA-heaB-1">U23</a>
<li><a href="#NWD13"><i>&lt;pentium-AF.spec&gt;</i></a>: <a href="#NWD13">D1</a>
<li><a href="#NWpenA-penI.4-1"><i>&lt;pentium-arith.spec&gt;</i></a>: <a href="#NWpenA-penI.4-1">D1</a>
<li><a href="#NWpenA-penH.2-1"><i>&lt;pentium-checker.s&gt;</i></a>: <a href="#NWpenA-penH.2-1">D1</a>
<li><a href="#NWD14"><i>&lt;pentium-check.spec&gt;</i></a>: <a href="#NWD14">D1</a>
<li><a href="#NWD3"><i>&lt;pentium-core.spec&gt;</i></a>: <a href="#NWD3">D1</a>
<li><a href="#NWpenA-penI.5-1"><i>&lt;pentium-float.spec&gt;</i></a>: <a href="#NWpenA-penI.5-1">D1</a>
<li><a href="#NWpenA-penF.2-1"><i>&lt;pentium-GK.spec&gt;</i></a>: <a href="#NWpenA-penF.2-1">D1</a>
<li><a href="#NWpenA-penG-1"><i>&lt;pentium-int.spec&gt;</i></a>: <a href="#NWpenA-penG-1">D1</a>
<li><a href="#NWDq"><i>&lt;pentium-linux-default.spec&gt;</i></a>: <a href="#NWDq">D1</a>, <a href="#NWD12">U2</a>
<li><a href="#NWDs"><i>&lt;pentium-linux-names.spec&gt;</i></a>: <a href="#NWDs">D1</a>, <a href="#NWDt">D2</a>, <a href="#NWDu">D3</a>, <a href="#NWDv">D4</a>, <a href="#NWDw">D5</a>, <a href="#NWDx">D6</a>, <a href="#NWDy">D7</a>, <a href="#NWD12">U8</a>
<li><a href="#NWDh"><i>&lt;pentium-linux.spec&gt;</i></a>: <a href="#NWDh">D1</a>, <a href="#NWpenA-penI-2">D2</a>, <a href="#NWpenA-penI-3">D3</a>, <a href="#NWpenA-penI-4">D4</a>, <a href="#NWpenA-penI-5">D5</a>, <a href="#NWpenA-penI-6">D6</a>, <a href="#NWD11">U7</a>, <a href="#NWD14">U8</a>
<li><a href="#NWDz"><i>&lt;pentium-linux-syntax.spec&gt;</i></a>: <a href="#NWDz">D1</a>, <a href="#NWpenA-penP-2">D2</a>, <a href="#NWpenA-penP-3">D3</a>, <a href="#NWpenA-penP-4">D4</a>, <a href="#NWD10">D5</a>, <a href="#NWD12">U6</a>
<li><a href="#NWpenA-penF.3-1"><i>&lt;pentium-LQ.spec&gt;</i></a>: <a href="#NWpenA-penF.3-1">D1</a>
<li><a href="#NWD12"><i>&lt;pentium-names.spec&gt;</i></a>: <a href="#NWD12">D1</a>
<li><a href="#NWpenA-penE.2-1"><i>&lt;pentium-R.spec&gt;</i></a>: <a href="#NWpenA-penE.2-1">D1</a>
<li><a href="#NWD1"><i>&lt;pentium32.spec&gt;</i></a>: <a href="#NWD1">D1</a>, <a href="#NWD11">U2</a>, <a href="#NWD14">U3</a>
<li><a href="#NWDm"><i>&lt;pentium-synth.spec&gt;</i></a>: <a href="#NWDm">D1</a>
<li><a href="#NWpenA-penF.4-1"><i>&lt;pentium-SZ.spec&gt;</i></a>: <a href="#NWpenA-penF.4-1">D1</a>
<li><a href="#NWpenA-plaC-1"><i>&lt;placeholders&gt;</i></a>: <a href="#NWD3">U1</a>, <a href="#NWpenA-plaC-1">D2</a>, <a href="#NWpenA-plaC-2">D3</a>, <a href="#NWpenA-plaC-3">D4</a>, <a href="#NWpenA-heaB-1">U5</a>
<li><a href="#NWDY"><i>&lt;prefix assignments&gt;</i></a>: <a href="#NWD3">U1</a>, <a href="#NWDY">D2</a>, <a href="#NWDZ">D3</a>, <a href="#NWpenA-heaB-1">U4</a>
<li><a href="#NWDU"><i>&lt;proposed constructors for effective addresses&gt;</i></a>: <a href="#NWDU">D1</a>
<li><a href="#NWpenA-synO-1"><i>&lt;synthetics with <code>WAIT</code>&gt;</i></a>: <a href="#NWpenA-synO-1">D1</a>, <a href="#NWpenA-synO-2">D2</a>, <a href="#NWpenA-synO-3">D3</a>, <a href="#NWpenA-synO-4">D4</a>, <a href="#NWpenA-synO-5">D5</a>, <a href="#NWpenA-synO-6">D6</a>, <a href="#NWDm">U7</a>
</ul>

