
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /local-scratch/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/local-scratch/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kss24' on host 'ensc-hacc-1.research.sfu.ca' (Linux_x86_64 version 5.4.0-49-generic) on Wed Mar 17 06:10:53 PDT 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/localhdd/kss24/kernel_gemm_0_baseline'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/localhdd/kss24/kernel_gemm_0_baseline/kernel_gemm_baseline.prj'.
INFO: [HLS 200-10] Adding design file 'kernel_gemm.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'kernel_gemm_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/localhdd/kss24/kernel_gemm_0_baseline/kernel_gemm_baseline.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel_gemm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113758 ; free virtual = 190285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113758 ; free virtual = 190285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113756 ; free virtual = 190282
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113756 ; free virtual = 190283
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113736 ; free virtual = 190263
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2048 on port 'func_bus' (kernel_gemm.cpp:19:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2048 on port 'func_bus' (kernel_gemm.cpp:19:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113744 ; free virtual = 190271
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_gemm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.44 seconds; current allocated memory: 122.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 123.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/func_bus' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_gemm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'C', 'A' and 'B' to AXI-Lite port ctrl_bus.
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_fadd_32ns_32ns_32_7_full_dsp_1' to 'kernel_gemm_fadd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_gemm_fmul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_gemm_fadd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_gemm_fmul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_gemm'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 124.516 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 343.20 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113726 ; free virtual = 190256
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_gemm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_gemm.
INFO: [HLS 200-112] Total elapsed time: 10.61 seconds; peak allocated memory: 124.516 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Mar 17 06:11:03 2021...
