<stg><name>Bert_layer</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="64">
<![CDATA[
:19  %v260_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="v260_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="64">
<![CDATA[
:20  %v261_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="v261_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="64">
<![CDATA[
:21  %v262_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="v262_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="64">
<![CDATA[
:22  %v263_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="v263_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="64">
<![CDATA[
:23  %v264_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="v264_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
:24  %v265 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v265"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="64">
<![CDATA[
:25  %v266_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="v266_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:26  %v267 = alloca [36864 x float], align 4

]]></Node>
<StgValue><ssdm name="v267"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="64">
<![CDATA[
:27  %v268_V = alloca [36864 x i24], align 4

]]></Node>
<StgValue><ssdm name="v268_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="64">
<![CDATA[
:28  %v269_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="v269_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
:29  %v270 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v270"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
:30  call fastcc void @Linear_layer_qkv([9216 x i24]* %v242_V, [589824 x i24]* %v243_V, [768 x i24]* %v244_V, [9216 x i24]* %v260_V)

]]></Node>
<StgValue><ssdm name="call_ln428"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
:30  call fastcc void @Linear_layer_qkv([9216 x i24]* %v242_V, [589824 x i24]* %v243_V, [768 x i24]* %v244_V, [9216 x i24]* %v260_V)

]]></Node>
<StgValue><ssdm name="call_ln428"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:31  call fastcc void @Linear_layer_qkv([9216 x i24]* %v242_V, [589824 x i24]* %v245_V, [768 x i24]* %v246_V, [9216 x i24]* %v261_V)

]]></Node>
<StgValue><ssdm name="call_ln430"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:31  call fastcc void @Linear_layer_qkv([9216 x i24]* %v242_V, [589824 x i24]* %v245_V, [768 x i24]* %v246_V, [9216 x i24]* %v261_V)

]]></Node>
<StgValue><ssdm name="call_ln430"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:32  call fastcc void @Linear_layer_qkv([9216 x i24]* %v242_V, [589824 x i24]* %v247_V, [768 x i24]* %v248_V, [9216 x i24]* %v262_V)

]]></Node>
<StgValue><ssdm name="call_ln432"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:32  call fastcc void @Linear_layer_qkv([9216 x i24]* %v242_V, [589824 x i24]* %v247_V, [768 x i24]* %v248_V, [9216 x i24]* %v262_V)

]]></Node>
<StgValue><ssdm name="call_ln432"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:33  call fastcc void @Self_attention([9216 x i24]* %v260_V, [9216 x i24]* %v261_V, [9216 x i24]* %v262_V, [9216 x i24]* %v263_V)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="43" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:33  call fastcc void @Self_attention([9216 x i24]* %v260_V, [9216 x i24]* %v261_V, [9216 x i24]* %v262_V, [9216 x i24]* %v263_V)

]]></Node>
<StgValue><ssdm name="call_ln434"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="44" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:34  call fastcc void @Linear_layer_ds0([9216 x i24]* %v263_V, [589824 x i24]* %v249_V, [768 x i24]* %v250_V, [9216 x i24]* %v264_V)

]]></Node>
<StgValue><ssdm name="call_ln436"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="45" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:34  call fastcc void @Linear_layer_ds0([9216 x i24]* %v263_V, [589824 x i24]* %v249_V, [768 x i24]* %v250_V, [9216 x i24]* %v264_V)

]]></Node>
<StgValue><ssdm name="call_ln436"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="46" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:35  call fastcc void @Res_layer([9216 x i24]* %v264_V, [9216 x i24]* %v242_V, [9216 x float]* %v265)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="47" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:35  call fastcc void @Res_layer([9216 x i24]* %v264_V, [9216 x i24]* %v242_V, [9216 x float]* %v265)

]]></Node>
<StgValue><ssdm name="call_ln438"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="48" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:36  call fastcc void @Layer_norm([9216 x float]* %v265, [768 x float]* %v255, [768 x float]* %v256, [9216 x i24]* %v266_V)

]]></Node>
<StgValue><ssdm name="call_ln440"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="49" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:36  call fastcc void @Layer_norm([9216 x float]* %v265, [768 x float]* %v255, [768 x float]* %v256, [9216 x i24]* %v266_V)

]]></Node>
<StgValue><ssdm name="call_ln440"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="50" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:37  call fastcc void @Linear_layer_ds1([9216 x i24]* %v266_V, [2359296 x i24]* %v251_V, [3072 x i24]* %v252_V, [36864 x float]* %v267)

]]></Node>
<StgValue><ssdm name="call_ln442"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="51" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:37  call fastcc void @Linear_layer_ds1([9216 x i24]* %v266_V, [2359296 x i24]* %v251_V, [3072 x i24]* %v252_V, [36864 x float]* %v267)

]]></Node>
<StgValue><ssdm name="call_ln442"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="52" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="24" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42" op_15_bw="58" op_16_bw="26" op_17_bw="42" op_18_bw="0" op_19_bw="0">
<![CDATA[
:38  call fastcc void @Gelu_layer([36864 x float]* %v267, [36864 x i24]* %v268_V)

]]></Node>
<StgValue><ssdm name="call_ln444"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="53" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="24" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42" op_15_bw="58" op_16_bw="26" op_17_bw="42" op_18_bw="0" op_19_bw="0">
<![CDATA[
:38  call fastcc void @Gelu_layer([36864 x float]* %v267, [36864 x i24]* %v268_V)

]]></Node>
<StgValue><ssdm name="call_ln444"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="54" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:39  call fastcc void @Linear_layer_ds2([36864 x i24]* %v268_V, [2359296 x i24]* %v253_V, [768 x i24]* %v254_V, [9216 x i24]* %v269_V)

]]></Node>
<StgValue><ssdm name="call_ln446"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="55" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:39  call fastcc void @Linear_layer_ds2([36864 x i24]* %v268_V, [2359296 x i24]* %v253_V, [768 x i24]* %v254_V, [9216 x i24]* %v269_V)

]]></Node>
<StgValue><ssdm name="call_ln446"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="56" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:40  call fastcc void @Res_layer([9216 x i24]* %v269_V, [9216 x i24]* %v266_V, [9216 x float]* %v270)

]]></Node>
<StgValue><ssdm name="call_ln448"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="57" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:40  call fastcc void @Res_layer([9216 x i24]* %v269_V, [9216 x i24]* %v266_V, [9216 x float]* %v270)

]]></Node>
<StgValue><ssdm name="call_ln448"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="58" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:41  call fastcc void @Layer_norm([9216 x float]* %v270, [768 x float]* %v257, [768 x float]* %v258, [9216 x i24]* %v259_V)

]]></Node>
<StgValue><ssdm name="call_ln449"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="59" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([9216 x i24]* %v242_V), !map !132

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v243_V), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v244_V), !map !144

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v245_V), !map !149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v246_V), !map !153

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v247_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v248_V), !map !161

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v249_V), !map !165

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v250_V), !map !169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([2359296 x i24]* %v251_V), !map !173

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([3072 x i24]* %v252_V), !map !179

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([2359296 x i24]* %v253_V), !map !184

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v254_V), !map !189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v255), !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v256), !map !197

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v257), !map !201

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v258), !map !205

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap([9216 x i24]* %v259_V), !map !209

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Bert_layer_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="78" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:41  call fastcc void @Layer_norm([9216 x float]* %v270, [768 x float]* %v257, [768 x float]* %v258, [9216 x i24]* %v259_V)

]]></Node>
<StgValue><ssdm name="call_ln449"/></StgValue>
</operation>

<operation id="79" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
:42  ret void

]]></Node>
<StgValue><ssdm name="ret_ln450"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
