
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 809.504 ; gain = 233.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/Top.sv:22]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentController' [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/SevenSegmentController.sv:12]
INFO: [Synth 8-6157] synthesizing module 'decoder3_8' [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/decoder3_8.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder3_8' (1#1) [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/decoder3_8.sv:22]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDecoder' [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/SevenSegDecoder.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDecoder' (2#1) [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/SevenSegDecoder.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentController' (3#1) [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/SevenSegmentController.sv:12]
INFO: [Synth 8-6157] synthesizing module 'VgaController' [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/VgaController.sv:38]
INFO: [Synth 8-638] synthesizing module 'FontRom' [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/FontRom.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'FontRom' (4#1) [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/FontRom.vhd:28]
INFO: [Synth 8-6155] done synthesizing module 'VgaController' (5#1) [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/VgaController.sv:38]
INFO: [Synth 8-6157] synthesizing module 'ScreenController' [C:/Users/tim_c/Documents/Vivado/533/533.srcs/sources_1/new/ScreenController.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/tim_c/Documents/Vivado/533/533.srcs/sources_1/new/ScreenController.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ScreenController' (6#1) [C:/Users/tim_c/Documents/Vivado/533/533.srcs/sources_1/new/ScreenController.sv:23]
WARNING: [Synth 8-689] width (5) of port connection 'opcode' does not match port width (4) of module 'ScreenController' [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/Top.sv:72]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tim_c/Documents/Vivado/533/533.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [C:/Users/tim_c/Documents/Vivado/533/533.srcs/sources_1/new/ALU.sv:23]
WARNING: [Synth 8-689] width (5) of port connection 'OP' does not match port width (4) of module 'ALU' [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/Top.sv:73]
INFO: [Synth 8-6157] synthesizing module 'vram' [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/vram.sv:22]
WARNING: [Synth 8-5856] 3D RAM ram_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'vram' (8#1) [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/vram.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'Top' (9#1) [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/sources_1/new/Top.sv:22]
WARNING: [Synth 8-3331] design ScreenController has unconnected port go
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1126.984 ; gain = 551.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1126.984 ; gain = 551.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1126.984 ; gain = 551.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.664 . Memory (MB): peak = 1126.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/constrs_1/new/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tim_c/Documents/Vivado/533Alu/533Alu.srcs/constrs_1/new/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1207.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1207.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "factorial" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |vram__GB0     |           1|     34396|
|2     |vram__GB1     |           1|      8769|
|3     |vram__GB2     |           1|     12356|
|4     |vram__GB3     |           1|     14163|
|5     |vram__GB4     |           1|     17531|
|6     |Top__GC0      |           1|      3667|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 4097  
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Multipliers : 
	                  8x8  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4226  
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module vram 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 4096  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4224  
Module decoder3_8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module SevenSegDecoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SevenSegDecoder__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SevenSegDecoder__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SevenSegDecoder__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SevenSegDecoder__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SevenSegDecoder__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SevenSegDecoder__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SevenSegDecoder 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SevenSegmentController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module VgaController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
Module ScreenController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Multipliers : 
	                  8x8  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/ssc/digit7/\pattern_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/ssc/digit6/\pattern_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/ssc/digit5/\pattern_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/ssc/digit4/\pattern_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/ssc/digit3/\pattern_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/ssc/digit2/\pattern_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/ssc/digit1/\pattern_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/ssc/digit0/\pattern_reg[7] )
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[31][127][0]' (FDE) to 'vr/i_4/ram_reg[30][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[30][127][0]' (FDE) to 'vr/i_4/ram_reg[28][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[29][127][0]' (FDE) to 'vr/i_4/ram_reg[28][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[28][127][0]' (FDE) to 'vr/i_4/ram_reg[26][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[27][127][0]' (FDE) to 'vr/i_4/ram_reg[26][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[26][127][0]' (FDE) to 'vr/i_4/ram_reg[24][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[25][127][0]' (FDE) to 'vr/i_4/ram_reg[24][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[24][127][0]' (FDE) to 'vr/i_4/ram_reg[22][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[23][127][0]' (FDE) to 'vr/i_4/ram_reg[22][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[22][127][0]' (FDE) to 'vr/i_4/ram_reg[20][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[21][127][0]' (FDE) to 'vr/i_4/ram_reg[20][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[20][127][0]' (FDE) to 'vr/i_4/ram_reg[18][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[19][127][0]' (FDE) to 'vr/i_4/ram_reg[18][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[18][127][0]' (FDE) to 'vr/i_4/ram_reg[16][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[17][127][0]' (FDE) to 'vr/i_4/ram_reg[16][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[16][127][0]' (FDE) to 'vr/i_4/ram_reg[14][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[15][127][0]' (FDE) to 'vr/i_4/ram_reg[14][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[14][127][0]' (FDE) to 'vr/i_4/ram_reg[12][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[13][127][0]' (FDE) to 'vr/i_4/ram_reg[12][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[12][127][0]' (FDE) to 'vr/i_4/ram_reg[10][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[11][127][0]' (FDE) to 'vr/i_4/ram_reg[10][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[10][127][0]' (FDE) to 'vr/i_4/ram_reg[8][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[9][127][0]' (FDE) to 'vr/i_4/ram_reg[8][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[8][127][0]' (FDE) to 'vr/i_4/ram_reg[6][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[7][127][0]' (FDE) to 'vr/i_4/ram_reg[6][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[6][127][0]' (FDE) to 'vr/i_4/ram_reg[4][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[5][127][0]' (FDE) to 'vr/i_4/ram_reg[4][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[4][127][0]' (FDE) to 'vr/i_4/ram_reg[2][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[3][127][0]' (FDE) to 'vr/i_4/ram_reg[2][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[2][127][0]' (FDE) to 'vr/i_4/ram_reg[0][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[1][127][0]' (FDE) to 'vr/i_4/ram_reg[0][127][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[0][127][0]' (FDE) to 'vr/i_4/ram_reg[1][1][0]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[31][127][1]' (FDE) to 'vr/i_4/ram_reg[30][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[30][127][1]' (FDE) to 'vr/i_4/ram_reg[28][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[29][127][1]' (FDE) to 'vr/i_4/ram_reg[28][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[28][127][1]' (FDE) to 'vr/i_4/ram_reg[26][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[27][127][1]' (FDE) to 'vr/i_4/ram_reg[26][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[26][127][1]' (FDE) to 'vr/i_4/ram_reg[24][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[25][127][1]' (FDE) to 'vr/i_4/ram_reg[24][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[24][127][1]' (FDE) to 'vr/i_4/ram_reg[22][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[23][127][1]' (FDE) to 'vr/i_4/ram_reg[22][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[22][127][1]' (FDE) to 'vr/i_4/ram_reg[20][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[21][127][1]' (FDE) to 'vr/i_4/ram_reg[20][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[20][127][1]' (FDE) to 'vr/i_4/ram_reg[18][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[19][127][1]' (FDE) to 'vr/i_4/ram_reg[18][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[18][127][1]' (FDE) to 'vr/i_4/ram_reg[16][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[17][127][1]' (FDE) to 'vr/i_4/ram_reg[16][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[16][127][1]' (FDE) to 'vr/i_4/ram_reg[14][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[15][127][1]' (FDE) to 'vr/i_4/ram_reg[14][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[14][127][1]' (FDE) to 'vr/i_4/ram_reg[12][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[13][127][1]' (FDE) to 'vr/i_4/ram_reg[12][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[12][127][1]' (FDE) to 'vr/i_4/ram_reg[10][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[11][127][1]' (FDE) to 'vr/i_4/ram_reg[10][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[10][127][1]' (FDE) to 'vr/i_4/ram_reg[8][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[9][127][1]' (FDE) to 'vr/i_4/ram_reg[8][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[8][127][1]' (FDE) to 'vr/i_4/ram_reg[6][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[7][127][1]' (FDE) to 'vr/i_4/ram_reg[6][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[6][127][1]' (FDE) to 'vr/i_4/ram_reg[4][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[5][127][1]' (FDE) to 'vr/i_4/ram_reg[4][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[4][127][1]' (FDE) to 'vr/i_4/ram_reg[2][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[3][127][1]' (FDE) to 'vr/i_4/ram_reg[2][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[2][127][1]' (FDE) to 'vr/i_4/ram_reg[0][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[1][127][1]' (FDE) to 'vr/i_4/ram_reg[0][127][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[0][127][1]' (FDE) to 'vr/i_4/ram_reg[1][1][1]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[31][127][2]' (FDE) to 'vr/i_4/ram_reg[30][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[30][127][2]' (FDE) to 'vr/i_4/ram_reg[28][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[29][127][2]' (FDE) to 'vr/i_4/ram_reg[28][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[28][127][2]' (FDE) to 'vr/i_4/ram_reg[26][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[27][127][2]' (FDE) to 'vr/i_4/ram_reg[26][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[26][127][2]' (FDE) to 'vr/i_4/ram_reg[24][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[25][127][2]' (FDE) to 'vr/i_4/ram_reg[24][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[24][127][2]' (FDE) to 'vr/i_4/ram_reg[22][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[23][127][2]' (FDE) to 'vr/i_4/ram_reg[22][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[22][127][2]' (FDE) to 'vr/i_4/ram_reg[20][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[21][127][2]' (FDE) to 'vr/i_4/ram_reg[20][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[20][127][2]' (FDE) to 'vr/i_4/ram_reg[18][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[19][127][2]' (FDE) to 'vr/i_4/ram_reg[18][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[18][127][2]' (FDE) to 'vr/i_4/ram_reg[16][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[17][127][2]' (FDE) to 'vr/i_4/ram_reg[16][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[16][127][2]' (FDE) to 'vr/i_4/ram_reg[14][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[15][127][2]' (FDE) to 'vr/i_4/ram_reg[14][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[14][127][2]' (FDE) to 'vr/i_4/ram_reg[12][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[13][127][2]' (FDE) to 'vr/i_4/ram_reg[12][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[12][127][2]' (FDE) to 'vr/i_4/ram_reg[10][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[11][127][2]' (FDE) to 'vr/i_4/ram_reg[10][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[10][127][2]' (FDE) to 'vr/i_4/ram_reg[8][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[9][127][2]' (FDE) to 'vr/i_4/ram_reg[8][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[8][127][2]' (FDE) to 'vr/i_4/ram_reg[6][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[7][127][2]' (FDE) to 'vr/i_4/ram_reg[6][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[6][127][2]' (FDE) to 'vr/i_4/ram_reg[4][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[5][127][2]' (FDE) to 'vr/i_4/ram_reg[4][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[4][127][2]' (FDE) to 'vr/i_4/ram_reg[2][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[3][127][2]' (FDE) to 'vr/i_4/ram_reg[2][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[2][127][2]' (FDE) to 'vr/i_4/ram_reg[0][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[1][127][2]' (FDE) to 'vr/i_4/ram_reg[0][127][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[0][127][2]' (FDE) to 'vr/i_4/ram_reg[1][1][2]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[31][127][3]' (FDE) to 'vr/i_4/ram_reg[30][127][3]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[30][127][3]' (FDE) to 'vr/i_4/ram_reg[28][127][3]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[29][127][3]' (FDE) to 'vr/i_4/ram_reg[28][127][3]'
INFO: [Synth 8-3886] merging instance 'vr/i_4/ram_reg[28][127][3]' (FDE) to 'vr/i_4/ram_reg[26][127][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_4/\ram_reg[0][30][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_4/\ram_reg[0][30][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_4/\ram_reg[0][30][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_4/\ram_reg[0][30][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_4/\ram_reg[0][30][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_4/\ram_reg[0][30][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_4/\ram_reg[0][30][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_3/\ram_reg[0][21][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_3/\ram_reg[0][21][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_3/\ram_reg[0][21][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_3/\ram_reg[0][21][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_3/\ram_reg[0][21][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_3/\ram_reg[0][21][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_3/\ram_reg[0][21][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_2/\ram_reg[1][4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_2/\ram_reg[1][4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_2/\ram_reg[1][4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_2/\ram_reg[1][4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_2/\ram_reg[1][4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_2/\ram_reg[1][4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_2/\ram_reg[1][4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_1/\ram_reg[0][76][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_1/\ram_reg[0][76][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_1/\ram_reg[0][76][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_1/\ram_reg[0][76][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_1/\ram_reg[0][76][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_1/\ram_reg[0][76][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_1/\ram_reg[0][76][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[31][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[30][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[29][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[28][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[27][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[26][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[25][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[24][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[23][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[22][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[21][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[20][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[19][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[18][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[17][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[16][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[15][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[14][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[13][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[12][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[11][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[10][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[9][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[8][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[7][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[6][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[5][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[4][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[3][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[2][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[1][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[0][37][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[31][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[30][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[29][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[28][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[27][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[26][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[25][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[24][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[23][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[22][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[21][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[20][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[19][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[18][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[17][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[16][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[15][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[14][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[13][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[12][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[11][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[10][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[9][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[8][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[7][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[6][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[5][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[4][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[3][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[2][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[1][37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vr/i_0/\ram_reg[0][37][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|FontRom     | ROM[0]     | 2048x8        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |vram__GB0     |           1|       202|
|2     |vram__GB1     |           1|        65|
|3     |vram__GB2     |           1|       297|
|4     |vram__GB3     |           1|        89|
|5     |vram__GB4     |           1|       255|
|6     |Top__GC0      |           1|      2132|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:02:40 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |vram__GB0     |           1|       202|
|2     |vram__GB1     |           1|        65|
|3     |vram__GB2     |           1|       297|
|4     |vram__GB3     |           1|        89|
|5     |vram__GB4     |           1|       255|
|6     |Top__GC0      |           1|      2132|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:32 ; elapsed = 00:02:41 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:47 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:02:47 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:02:47 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    45|
|3     |LUT1   |    14|
|4     |LUT2   |    66|
|5     |LUT3   |    94|
|6     |LUT4   |   145|
|7     |LUT5   |    71|
|8     |LUT6   |   537|
|9     |MUXF7  |   158|
|10    |MUXF8  |    28|
|11    |FDRE   |   247|
|12    |IBUF   |    22|
|13    |OBUF   |    37|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------------------+------+
|      |Instance   |Module                 |Cells |
+------+-----------+-----------------------+------+
|1     |top        |                       |  1465|
|2     |  vr       |vram                   |   355|
|3     |  ssc      |SevenSegmentController |   155|
|4     |    cdd    |decoder3_8             |     8|
|5     |    digit0 |SevenSegDecoder__1     |    14|
|6     |    digit1 |SevenSegDecoder__2     |    14|
|7     |    digit2 |SevenSegDecoder__3     |    14|
|8     |    digit3 |SevenSegDecoder__4     |    14|
|9     |    digit4 |SevenSegDecoder__5     |    14|
|10    |    digit5 |SevenSegDecoder__6     |    14|
|11    |    digit6 |SevenSegDecoder__7     |    14|
|12    |    digit7 |SevenSegDecoder        |    14|
|13    |  vga      |VgaController          |   411|
|14    |    fr     |FontRom                |   359|
|15    |  scr      |ScreenController       |    61|
|16    |  alu      |ALU                    |   352|
+------+-----------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:02:47 . Memory (MB): peak = 1207.477 ; gain = 631.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:54 ; elapsed = 00:02:37 . Memory (MB): peak = 1207.477 ; gain = 551.277
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:02:47 . Memory (MB): peak = 1207.477 ; gain = 631.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1207.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 231 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:59 . Memory (MB): peak = 1207.477 ; gain = 900.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tim_c/Documents/Vivado/533/533.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  5 18:43:09 2020...
