

================================================================
== Vivado HLS Report for 'zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s'
================================================================
* Date:           Wed Aug 10 16:30:21 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9829|     9829| 49.145 us | 49.145 us |  9829|  9829|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth        |      578|      578|        34|          -|          -|    17|    no    |
        | + PadTopWidth.1     |       32|       32|         1|          -|          -|    32|    no    |
        |- PadMain            |     8670|     8670|       578|          -|          -|    15|    no    |
        | + PadMain.1         |       32|       32|         1|          -|          -|    32|    no    |
        | + CopyMain          |      510|      510|        34|          -|          -|    15|    no    |
        |  ++ CopyMain.1      |       32|       32|         1|          -|          -|    32|    no    |
        | + PadMain.3         |       32|       32|         1|          -|          -|    32|    no    |
        |- PadBottomWidth     |      578|      578|        34|          -|          -|    17|    no    |
        | + PadBottomWidth.1  |       32|       32|         1|          -|          -|    32|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    238|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    182|    -|
|Register         |        -|      -|      78|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      78|    420|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_226_p2          |     +    |      0|  0|  15|           6|           1|
    |c_2_fu_286_p2          |     +    |      0|  0|  15|           6|           1|
    |c_3_fu_262_p2          |     +    |      0|  0|  15|           6|           1|
    |c_4_fu_250_p2          |     +    |      0|  0|  15|           6|           1|
    |c_fu_202_p2            |     +    |      0|  0|  15|           6|           1|
    |i_fu_214_p2            |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_274_p2          |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_238_p2          |     +    |      0|  0|  13|           4|           1|
    |j_fu_190_p2            |     +    |      0|  0|  15|           5|           1|
    |ap_block_state10       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln112_fu_184_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln117_fu_208_p2   |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln121_fu_232_p2   |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln130_fu_268_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_1_fu_220_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln23_2_fu_280_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln23_3_fu_256_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln23_fu_196_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln47_fu_244_p2    |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7        |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 238|         102|          64|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  50|         11|    1|         11|
    |ap_done          |   9|          2|    1|          2|
    |c_0_i22_reg_151  |   9|          2|    6|         12|
    |c_0_i26_reg_118  |   9|          2|    6|         12|
    |c_0_i30_reg_96   |   9|          2|    6|         12|
    |c_0_i34_reg_140  |   9|          2|    6|         12|
    |c_0_i_reg_173    |   9|          2|    6|         12|
    |data_V_V_blk_n   |   9|          2|    1|          2|
    |i1_0_reg_107     |   9|          2|    4|          8|
    |j3_0_reg_129     |   9|          2|    4|          8|
    |j6_0_reg_162     |   9|          2|    5|         10|
    |j_0_reg_85       |   9|          2|    5|         10|
    |real_start       |   9|          2|    1|          2|
    |res_V_V_blk_n    |   9|          2|    1|          2|
    |res_V_V_din      |  15|          3|   16|         48|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 182|         40|   69|        163|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  10|   0|   10|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |c_0_i22_reg_151  |   6|   0|    6|          0|
    |c_0_i26_reg_118  |   6|   0|    6|          0|
    |c_0_i30_reg_96   |   6|   0|    6|          0|
    |c_0_i34_reg_140  |   6|   0|    6|          0|
    |c_0_i_reg_173    |   6|   0|    6|          0|
    |i1_0_reg_107     |   4|   0|    4|          0|
    |i_reg_311        |   4|   0|    4|          0|
    |j3_0_reg_129     |   4|   0|    4|          0|
    |j6_0_reg_162     |   5|   0|    5|          0|
    |j_0_reg_85       |   5|   0|    5|          0|
    |j_1_reg_351      |   5|   0|    5|          0|
    |j_2_reg_327      |   4|   0|    4|          0|
    |j_reg_295        |   5|   0|    5|          0|
    |start_once_reg   |   1|   0|    1|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  78|   0|   78|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config21> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config21> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config21> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config21> | return value |
|ap_done           | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config21> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config21> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config21> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config21> | return value |
|start_out         | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config21> | return value |
|start_write       | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config21> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                   data_V_V                  |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_V                  |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                   data_V_V                  |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
+------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 9 
5 --> 5 6 
6 --> 7 8 
7 --> 7 6 
8 --> 8 4 
9 --> 10 
10 --> 10 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str68) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 13 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str68)" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %PadTop_begin ], [ %j, %PadTopWidth_end ]"   --->   Operation 16 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.36ns)   --->   "%icmp_ln112 = icmp eq i5 %j_0, -15" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 17 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 19 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %PadTop_end, label %PadTopWidth_begin" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str69) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str69)" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 22 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 23 'br' <Predicate = (!icmp_ln112)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str68, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:115]   --->   Operation 24 'specregionend' 'empty_18' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 25 'br' <Predicate = (icmp_ln112)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%c_0_i30 = phi i6 [ 0, %PadTopWidth_begin ], [ %c, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i31 ]"   --->   Operation 26 'phi' 'c_0_i30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.42ns)   --->   "%icmp_ln23 = icmp eq i6 %c_0_i30, -32" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 27 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 28 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.82ns)   --->   "%c = add i6 %c_0_i30, 1" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 29 'add' 'c' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %PadTopWidth_end, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i31" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 31 'write' <Predicate = (!icmp_ln23)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 32 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str69, i32 %tmp_1)" [firmware/nnet_utils/nnet_padding_stream.h:114]   --->   Operation 33 'specregionend' 'empty_17' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 34 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i, %PadRight_end ], [ 0, %PadTop_end ]"   --->   Operation 35 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln117 = icmp eq i4 %i1_0, -1" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 36 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 37 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.73ns)   --->   "%i = add i4 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117, label %PadBottom_begin, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str70) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str70)" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str71) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:118]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str71)" [firmware/nnet_utils/nnet_padding_stream.h:118]   --->   Operation 43 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 44 'br' <Predicate = (!icmp_ln117)> <Delay = 1.76>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str74) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 45 'specloopname' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str74)" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 46 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.76ns)   --->   "br label %6" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 47 'br' <Predicate = (icmp_ln117)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 2.18>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%c_0_i26 = phi i6 [ 0, %PadMain_begin ], [ %c_1, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i27 ]"   --->   Operation 48 'phi' 'c_0_i26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.42ns)   --->   "%icmp_ln23_1 = icmp eq i6 %c_0_i26, -32" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 49 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 50 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.82ns)   --->   "%c_1 = add i6 %c_0_i26, 1" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 51 'add' 'c_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %PadLeft_end, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i27" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 53 'write' <Predicate = (!icmp_ln23_1)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 54 'br' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str71, i32 %tmp_4)" [firmware/nnet_utils/nnet_padding_stream.h:120]   --->   Operation 55 'specregionend' 'empty_21' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 56 'br' <Predicate = (icmp_ln23_1)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ %j_2, %CopyMain_end ], [ 0, %PadLeft_end ]"   --->   Operation 57 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln121 = icmp eq i4 %j3_0, -1" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 58 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 59 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.73ns)   --->   "%j_2 = add i4 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 60 'add' 'j_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %PadRight_begin, label %CopyMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str72) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str72)" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 63 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_padding_stream.h:47->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 64 'br' <Predicate = (!icmp_ln121)> <Delay = 1.76>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str73) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:124]   --->   Operation 65 'specloopname' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str73)" [firmware/nnet_utils/nnet_padding_stream.h:124]   --->   Operation 66 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.76ns)   --->   "br label %5" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 67 'br' <Predicate = (icmp_ln121)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 4.37>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%c_0_i34 = phi i6 [ 0, %CopyMain_begin ], [ %c_4, %4 ]"   --->   Operation 68 'phi' 'c_0_i34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.42ns)   --->   "%icmp_ln47 = icmp eq i6 %c_0_i34, -32" [firmware/nnet_utils/nnet_padding_stream.h:47->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 69 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 70 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.82ns)   --->   "%c_4 = add i6 %c_0_i34, 1" [firmware/nnet_utils/nnet_padding_stream.h:47->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 71 'add' 'c_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %CopyMain_end, label %4" [firmware/nnet_utils/nnet_padding_stream.h:47->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)" [firmware/nnet_utils/nnet_padding_stream.h:49->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 73 'read' 'tmp_V' <Predicate = (!icmp_ln47)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_7 : Operation 74 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_padding_stream.h:51->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 74 'write' <Predicate = (!icmp_ln47)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_padding_stream.h:47->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 75 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str72, i32 %tmp_7)" [firmware/nnet_utils/nnet_padding_stream.h:123]   --->   Operation 76 'specregionend' 'empty_24' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 77 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.18>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%c_0_i22 = phi i6 [ 0, %PadRight_begin ], [ %c_3, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i23 ]"   --->   Operation 78 'phi' 'c_0_i22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.42ns)   --->   "%icmp_ln23_3 = icmp eq i6 %c_0_i22, -32" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 79 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 80 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.82ns)   --->   "%c_3 = add i6 %c_0_i22, 1" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 81 'add' 'c_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_3, label %PadRight_end, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i23" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 83 'write' <Predicate = (!icmp_ln23_3)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "br label %5" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 84 'br' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str73, i32 %tmp_6)" [firmware/nnet_utils/nnet_padding_stream.h:126]   --->   Operation 85 'specregionend' 'empty_26' <Predicate = (icmp_ln23_3)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str70, i32 %tmp_3)" [firmware/nnet_utils/nnet_padding_stream.h:127]   --->   Operation 86 'specregionend' 'empty_27' <Predicate = (icmp_ln23_3)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 87 'br' <Predicate = (icmp_ln23_3)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.78>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%j6_0 = phi i5 [ 0, %PadBottom_begin ], [ %j_1, %PadBottomWidth_end ]"   --->   Operation 88 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.36ns)   --->   "%icmp_ln130 = icmp eq i5 %j6_0, -15" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 89 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 90 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 91 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %PadBottom_end, label %PadBottomWidth_begin" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str75) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 93 'specloopname' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str75)" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 94 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.76ns)   --->   "br label %7" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 95 'br' <Predicate = (!icmp_ln130)> <Delay = 1.76>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str74, i32 %tmp_2)" [firmware/nnet_utils/nnet_padding_stream.h:133]   --->   Operation 96 'specregionend' 'empty_31' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:134]   --->   Operation 97 'ret' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 2.18>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%c_0_i = phi i6 [ 0, %PadBottomWidth_begin ], [ %c_2, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i ]"   --->   Operation 98 'phi' 'c_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.42ns)   --->   "%icmp_ln23_2 = icmp eq i6 %c_0_i, -32" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 99 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 100 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.82ns)   --->   "%c_2 = add i6 %c_0_i, 1" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 101 'add' 'c_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_2, label %PadBottomWidth_end, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 103 'write' <Predicate = (!icmp_ln23_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br label %7" [firmware/nnet_utils/nnet_padding_stream.h:23->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 104 'br' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str75, i32 %tmp_5)" [firmware/nnet_utils/nnet_padding_stream.h:132]   --->   Operation 105 'specregionend' 'empty_30' <Predicate = (icmp_ln23_2)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 106 'br' <Predicate = (icmp_ln23_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
specloopname_ln111 (specloopname     ) [ 00000000000]
tmp                (specregionbegin  ) [ 00110000000]
br_ln112           (br               ) [ 01110000000]
j_0                (phi              ) [ 00100000000]
icmp_ln112         (icmp             ) [ 00110000000]
empty              (speclooptripcount) [ 00000000000]
j                  (add              ) [ 01110000000]
br_ln112           (br               ) [ 00000000000]
specloopname_ln112 (specloopname     ) [ 00000000000]
tmp_1              (specregionbegin  ) [ 00010000000]
br_ln23            (br               ) [ 00110000000]
empty_18           (specregionend    ) [ 00000000000]
br_ln117           (br               ) [ 00111111100]
c_0_i30            (phi              ) [ 00010000000]
icmp_ln23          (icmp             ) [ 00110000000]
empty_16           (speclooptripcount) [ 00000000000]
c                  (add              ) [ 00110000000]
br_ln23            (br               ) [ 00000000000]
write_ln26         (write            ) [ 00000000000]
br_ln23            (br               ) [ 00110000000]
empty_17           (specregionend    ) [ 00000000000]
br_ln112           (br               ) [ 01110000000]
i1_0               (phi              ) [ 00001000000]
icmp_ln117         (icmp             ) [ 00001111100]
empty_19           (speclooptripcount) [ 00000000000]
i                  (add              ) [ 00101111100]
br_ln117           (br               ) [ 00000000000]
specloopname_ln117 (specloopname     ) [ 00000000000]
tmp_3              (specregionbegin  ) [ 00000111100]
specloopname_ln118 (specloopname     ) [ 00000000000]
tmp_4              (specregionbegin  ) [ 00000100000]
br_ln23            (br               ) [ 00001111100]
specloopname_ln129 (specloopname     ) [ 00000000000]
tmp_2              (specregionbegin  ) [ 00000000011]
br_ln130           (br               ) [ 00001111111]
c_0_i26            (phi              ) [ 00000100000]
icmp_ln23_1        (icmp             ) [ 00001111100]
empty_20           (speclooptripcount) [ 00000000000]
c_1                (add              ) [ 00001111100]
br_ln23            (br               ) [ 00000000000]
write_ln26         (write            ) [ 00000000000]
br_ln23            (br               ) [ 00001111100]
empty_21           (specregionend    ) [ 00000000000]
br_ln121           (br               ) [ 00001111100]
j3_0               (phi              ) [ 00000010000]
icmp_ln121         (icmp             ) [ 00001111100]
empty_22           (speclooptripcount) [ 00000000000]
j_2                (add              ) [ 00001111100]
br_ln121           (br               ) [ 00000000000]
specloopname_ln121 (specloopname     ) [ 00000000000]
tmp_7              (specregionbegin  ) [ 00000001000]
br_ln47            (br               ) [ 00001111100]
specloopname_ln124 (specloopname     ) [ 00000000000]
tmp_6              (specregionbegin  ) [ 00000000100]
br_ln23            (br               ) [ 00001111100]
c_0_i34            (phi              ) [ 00000001000]
icmp_ln47          (icmp             ) [ 00001111100]
empty_23           (speclooptripcount) [ 00000000000]
c_4                (add              ) [ 00001111100]
br_ln47            (br               ) [ 00000000000]
tmp_V              (read             ) [ 00000000000]
write_ln51         (write            ) [ 00000000000]
br_ln47            (br               ) [ 00001111100]
empty_24           (specregionend    ) [ 00000000000]
br_ln121           (br               ) [ 00001111100]
c_0_i22            (phi              ) [ 00000000100]
icmp_ln23_3        (icmp             ) [ 00001111100]
empty_25           (speclooptripcount) [ 00000000000]
c_3                (add              ) [ 00001111100]
br_ln23            (br               ) [ 00000000000]
write_ln26         (write            ) [ 00000000000]
br_ln23            (br               ) [ 00001111100]
empty_26           (specregionend    ) [ 00000000000]
empty_27           (specregionend    ) [ 00000000000]
br_ln117           (br               ) [ 00101111100]
j6_0               (phi              ) [ 00000000010]
icmp_ln130         (icmp             ) [ 00000000011]
empty_28           (speclooptripcount) [ 00000000000]
j_1                (add              ) [ 00001000011]
br_ln130           (br               ) [ 00000000000]
specloopname_ln130 (specloopname     ) [ 00000000000]
tmp_5              (specregionbegin  ) [ 00000000001]
br_ln23            (br               ) [ 00000000011]
empty_31           (specregionend    ) [ 00000000000]
ret_ln134          (ret              ) [ 00000000000]
c_0_i              (phi              ) [ 00000000001]
icmp_ln23_2        (icmp             ) [ 00000000011]
empty_29           (speclooptripcount) [ 00000000000]
c_2                (add              ) [ 00000000011]
br_ln23            (br               ) [ 00000000000]
write_ln26         (write            ) [ 00000000000]
br_ln23            (br               ) [ 00000000011]
empty_30           (specregionend    ) [ 00000000000]
br_ln130           (br               ) [ 00001000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="16" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/3 write_ln26/5 write_ln51/7 write_ln26/8 write_ln26/10 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_V_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/7 "/>
</bind>
</comp>

<comp id="85" class="1005" name="j_0_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="1"/>
<pin id="87" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="j_0_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="c_0_i30_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="1"/>
<pin id="98" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i30 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="c_0_i30_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i30/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i1_0_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i1_0_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="c_0_i26_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="1"/>
<pin id="120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i26 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="c_0_i26_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i26/5 "/>
</bind>
</comp>

<comp id="129" class="1005" name="j3_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="j3_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/6 "/>
</bind>
</comp>

<comp id="140" class="1005" name="c_0_i34_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="1"/>
<pin id="142" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i34 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="c_0_i34_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i34/7 "/>
</bind>
</comp>

<comp id="151" class="1005" name="c_0_i22_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="1"/>
<pin id="153" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i22 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="c_0_i22_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i22/8 "/>
</bind>
</comp>

<comp id="162" class="1005" name="j6_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="j6_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/9 "/>
</bind>
</comp>

<comp id="173" class="1005" name="c_0_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="1"/>
<pin id="175" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="c_0_i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln112_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="j_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln23_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln117_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln23_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="c_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln121_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="j_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln47_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="c_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_4/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln23_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_3/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="c_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln130_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="j_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln23_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_2/10 "/>
</bind>
</comp>

<comp id="286" class="1004" name="c_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/10 "/>
</bind>
</comp>

<comp id="295" class="1005" name="j_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="303" class="1005" name="c_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="319" class="1005" name="c_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="j_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="c_4_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_4 "/>
</bind>
</comp>

<comp id="343" class="1005" name="c_3_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="351" class="1005" name="j_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="c_2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="66" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="78" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="89" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="89" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="100" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="100" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="111" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="111" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="122" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="122" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="133" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="133" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="144" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="144" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="155" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="155" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="166" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="166" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="177" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="177" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="190" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="306"><net_src comp="202" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="314"><net_src comp="214" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="322"><net_src comp="226" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="330"><net_src comp="238" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="338"><net_src comp="250" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="346"><net_src comp="262" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="354"><net_src comp="274" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="362"><net_src comp="286" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="177" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {3 5 7 8 10 }
 - Input state : 
	Port: zeropad2d_cl_me<ap_fixed,ap_fixed,config21> : data_V_V | {7 }
  - Chain level:
	State 1
	State 2
		icmp_ln112 : 1
		j : 1
		br_ln112 : 2
	State 3
		icmp_ln23 : 1
		c : 1
		br_ln23 : 2
	State 4
		icmp_ln117 : 1
		i : 1
		br_ln117 : 2
	State 5
		icmp_ln23_1 : 1
		c_1 : 1
		br_ln23 : 2
	State 6
		icmp_ln121 : 1
		j_2 : 1
		br_ln121 : 2
	State 7
		icmp_ln47 : 1
		c_4 : 1
		br_ln47 : 2
	State 8
		icmp_ln23_3 : 1
		c_3 : 1
		br_ln23 : 2
	State 9
		icmp_ln130 : 1
		j_1 : 1
		br_ln130 : 2
	State 10
		icmp_ln23_2 : 1
		c_2 : 1
		br_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      j_fu_190      |    0    |    15   |
|          |      c_fu_202      |    0    |    15   |
|          |      i_fu_214      |    0    |    13   |
|          |     c_1_fu_226     |    0    |    15   |
|    add   |     j_2_fu_238     |    0    |    13   |
|          |     c_4_fu_250     |    0    |    15   |
|          |     c_3_fu_262     |    0    |    15   |
|          |     j_1_fu_274     |    0    |    15   |
|          |     c_2_fu_286     |    0    |    15   |
|----------|--------------------|---------|---------|
|          |  icmp_ln112_fu_184 |    0    |    11   |
|          |  icmp_ln23_fu_196  |    0    |    11   |
|          |  icmp_ln117_fu_208 |    0    |    9    |
|          | icmp_ln23_1_fu_220 |    0    |    11   |
|   icmp   |  icmp_ln121_fu_232 |    0    |    9    |
|          |  icmp_ln47_fu_244  |    0    |    11   |
|          | icmp_ln23_3_fu_256 |    0    |    11   |
|          |  icmp_ln130_fu_268 |    0    |    11   |
|          | icmp_ln23_2_fu_280 |    0    |    11   |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_70  |    0    |    0    |
|----------|--------------------|---------|---------|
|   read   |  tmp_V_read_fu_78  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   226   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|c_0_i22_reg_151|    6   |
|c_0_i26_reg_118|    6   |
| c_0_i30_reg_96|    6   |
|c_0_i34_reg_140|    6   |
| c_0_i_reg_173 |    6   |
|  c_1_reg_319  |    6   |
|  c_2_reg_359  |    6   |
|  c_3_reg_343  |    6   |
|  c_4_reg_335  |    6   |
|   c_reg_303   |    6   |
|  i1_0_reg_107 |    4   |
|   i_reg_311   |    4   |
|  j3_0_reg_129 |    4   |
|  j6_0_reg_162 |    5   |
|   j_0_reg_85  |    5   |
|  j_1_reg_351  |    5   |
|  j_2_reg_327  |    4   |
|   j_reg_295   |    5   |
+---------------+--------+
|     Total     |   96   |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p2  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   32   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   226  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   96   |   235  |
+-----------+--------+--------+--------+
