;redcode
;assert 1
	SPL 0, <608
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 110, <-31
	SUB @121, 103
	SLT <130, @-9
	ADD 301, @91
	SUB 10, <28
	ADD -1, <-20
	SUB @121, 103
	SUB @0, <1
	SUB 10, 10
	SUB 10, 10
	SUB 10, 10
	SUB 0, -0
	SLT <130, @-9
	SUB @121, 103
	CMP @0, @2
	MOV -7, <-20
	CMP 0, -0
	SLT <130, @-9
	SLT 210, 30
	SPL 110, <-31
	JMN 110, <-31
	SUB 100, 200
	SPL 110, <-31
	SUB #0, @0
	ADD 270, 60
	SLT 820, 60
	SUB <130, @-9
	ADD 270, 60
	SUB 10, <28
	SPL 0, <608
	JMN 110, <-31
	SPL 0, <608
	JMN 110, <-31
	SPL 0, <608
	SPL 0, <608
	SUB <0, @2
	SLT #870, 1
	SLT #870, 1
	CMP -207, <-120
	JMN -45, @-20
	CMP -207, <-120
	SPL 0, <608
	MOV -1, <-26
	CMP -207, <-120
	SPL 0, <608
	DJN -1, @-20
