$date
	Fri Oct 25 10:45:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module contadorsd_tb $end
$var wire 6 ! q [5:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var reg 6 $ q [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100011 $
1#
0"
b100011 !
$end
#10
1"
#20
b100010 !
b100010 $
0"
0#
#30
1"
#40
b100001 !
b100001 $
0"
#50
1"
#60
b100000 !
b100000 $
0"
#70
1"
#80
b11111 !
b11111 $
0"
#90
1"
#100
b11110 !
b11110 $
0"
#110
1"
#120
b11101 !
b11101 $
0"
#130
1"
#140
b11100 !
b11100 $
0"
#150
1"
#160
b11011 !
b11011 $
0"
#170
1"
#180
b11010 !
b11010 $
0"
#190
1"
#200
b11001 !
b11001 $
0"
#210
1"
#220
b11000 !
b11000 $
0"
#230
1"
#240
b10111 !
b10111 $
0"
#250
1"
#260
b10110 !
b10110 $
0"
#270
1"
#280
b10101 !
b10101 $
0"
#290
1"
#300
b10100 !
b10100 $
0"
#310
1"
#320
b10011 !
b10011 $
0"
#330
1"
#340
b10010 !
b10010 $
0"
#350
1"
#360
b10001 !
b10001 $
0"
#370
1"
#380
b10000 !
b10000 $
0"
#390
1"
#400
b1111 !
b1111 $
0"
#410
1"
#420
b1110 !
b1110 $
0"
#430
1"
#440
b1101 !
b1101 $
0"
#450
1"
#460
b1100 !
b1100 $
0"
#470
1"
#480
b1011 !
b1011 $
0"
#490
1"
#500
b1010 !
b1010 $
0"
#510
1"
#520
b100011 !
b100011 $
0"
#530
1"
#540
b100010 !
b100010 $
0"
#550
1"
#560
b100001 !
b100001 $
0"
#570
1"
#580
b100000 !
b100000 $
0"
#590
1"
#600
b11111 !
b11111 $
0"
#610
1"
#620
b11110 !
b11110 $
0"
#630
1"
#640
b11101 !
b11101 $
0"
#650
1"
#660
b11100 !
b11100 $
0"
#670
1"
#680
b11011 !
b11011 $
0"
#690
1"
#700
b11010 !
b11010 $
0"
#710
1"
#720
b11001 !
b11001 $
0"
