10:44:13 INFO  : Registering command handlers for SDK TCF services
10:44:14 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_5\MIC_Lab5\MIC_Lab5.sdk\temp_xsdb_launch_script.tcl
10:44:16 INFO  : XSCT server has started successfully.
10:44:18 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper.hdf.
10:44:18 INFO  : Successfully done setting XSCT server connection channel  
10:44:18 INFO  : Successfully done setting SDK workspace  
10:46:28 INFO  : Example project lab5_bsp_xiicps_slave_monitor_example_1 has been created successfully.
10:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:51:05 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:52:26 INFO  : Processor reset is completed for ps7_cortexa9_0
13:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:33:21 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:33:33 INFO  : ps7_init is completed.
13:33:34 INFO  : Processor reset is completed for ps7_cortexa9_0
13:35:30 INFO  : Processor reset is completed for ps7_cortexa9_0
13:36:16 INFO  : Example project lab5_bsp_xiicps_slave_monitor_example_1 has been created successfully.
13:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:36:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:36:56 INFO  : Processor reset is completed for ps7_cortexa9_0
13:37:08 INFO  : Processor reset is completed for ps7_cortexa9_0
13:38:26 INFO  : Processor reset is completed for ps7_cortexa9_0
13:39:04 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:39:36 INFO  : Registering command handlers for SDK TCF services
13:39:37 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_5\MIC_Lab5\MIC_Lab5.sdk\temp_xsdb_launch_script.tcl
13:39:40 INFO  : XSCT server has started successfully.
13:39:43 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper.hdf.
13:39:43 INFO  : Successfully done setting XSCT server connection channel  
13:39:43 INFO  : Checking for hwspec changes in the project sys1_wrapper_hw_platform_0.
13:39:45 INFO  : Successfully done setting SDK workspace  
13:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:40:08 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:40:18 INFO  : ps7_init is completed.
13:40:18 INFO  : Processor reset is completed for ps7_cortexa9_0
13:41:16 INFO  : Processor reset is completed for ps7_cortexa9_0
13:42:29 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
13:42:29 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
13:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:44:42 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:44:50 INFO  : ps7_init is completed.
13:44:50 INFO  : ps7_post_config is completed.
13:44:51 INFO  : Processor reset is completed for ps7_cortexa9_0
13:45:32 INFO  : Processor reset is completed for ps7_cortexa9_0
13:45:58 INFO  : Processor reset is completed for ps7_cortexa9_0
13:46:12 INFO  : Processor reset is completed for ps7_cortexa9_0
13:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:48:42 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:49:27 INFO  : Processor reset is completed for ps7_cortexa9_0
14:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:09:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:09:34 INFO  : Processor reset is completed for ps7_cortexa9_0
14:22:23 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
14:22:23 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
19:08:48 INFO  : Registering command handlers for SDK TCF services
19:08:50 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_5\MIC_Lab5\MIC_Lab5.sdk\temp_xsdb_launch_script.tcl
19:08:56 INFO  : XSCT server has started successfully.
19:09:19 INFO  : Successfully done setting XSCT server connection channel  
19:09:19 INFO  : Successfully done setting SDK workspace  
19:09:19 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper.hdf.
19:09:19 INFO  : Checking for hwspec changes in the project sys1_wrapper_hw_platform_0.
21:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
21:52:26 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
21:52:38 INFO  : ps7_init is completed.
21:52:38 INFO  : Processor reset is completed for ps7_cortexa9_0
21:53:30 INFO  : Processor reset is completed for ps7_cortexa9_0
21:53:34 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Error downloading program to target: 
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.loadProgram(XilinxAppLaunchConfigurationDelegate.java:865)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:746)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
21:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
21:54:16 ERROR : fpga configuration failed. DONE PIN is not HIGH
21:54:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
21:54:33 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
21:54:39 INFO  : ps7_init is completed.
21:54:39 INFO  : Processor reset is completed for ps7_cortexa9_0
21:59:11 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
22:03:49 INFO  : Registering command handlers for SDK TCF services
22:03:49 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_5\MIC_Lab5\MIC_Lab5.sdk\temp_xsdb_launch_script.tcl
22:03:51 INFO  : XSCT server has started successfully.
22:03:51 INFO  : Successfully done setting XSCT server connection channel  
22:03:53 INFO  : Successfully done setting SDK workspace  
22:03:53 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper.hdf.
22:03:53 INFO  : Checking for hwspec changes in the project sys1_wrapper_hw_platform_0.
22:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:05:07 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:05:18 INFO  : Processor reset is completed for ps7_cortexa9_0
22:05:22 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Error downloading program to target: 
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.loadProgram(XilinxAppLaunchConfigurationDelegate.java:865)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:746)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:05:45 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:701)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:06:13 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:06:18 INFO  : ps7_init is completed.
22:06:18 INFO  : ps7_post_config is completed.
22:06:18 INFO  : Processor reset is completed for ps7_cortexa9_0
22:07:56 INFO  : Processor reset is completed for ps7_cortexa9_0
22:56:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:57:00 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:57:35 INFO  : ps7_init is completed.
22:57:35 INFO  : ps7_post_config is completed.
22:57:35 INFO  : Processor reset is completed for ps7_cortexa9_0
22:58:04 INFO  : Processor reset is completed for ps7_cortexa9_0
23:01:12 INFO  : Processor reset is completed for ps7_cortexa9_0
23:02:52 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
23:02:52 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
23:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:22:45 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:24:53 INFO  : ps7_init is completed.
23:24:53 INFO  : ps7_post_config is completed.
23:24:53 INFO  : Processor reset is completed for ps7_cortexa9_0
23:25:27 INFO  : Processor reset is completed for ps7_cortexa9_0
00:31:50 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:08:56 INFO  : Registering command handlers for SDK TCF services
11:08:57 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_5\MIC_Lab5\MIC_Lab5.sdk\temp_xsdb_launch_script.tcl
11:09:02 INFO  : XSCT server has started successfully.
11:09:26 INFO  : Successfully done setting XSCT server connection channel  
11:09:26 INFO  : Successfully done setting SDK workspace  
11:09:26 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper.hdf.
11:09:26 INFO  : Checking for hwspec changes in the project sys1_wrapper_hw_platform_0.
11:09:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1513850896892,  Project:1513589509711
11:09:29 INFO  : The hardware specification for project 'sys1_wrapper_hw_platform_0' is different from F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper.hdf.
11:09:29 INFO  : Copied contents of F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_5/MIC_Lab5/MIC_Lab5.sdk/sys1_wrapper.hdf into \sys1_wrapper_hw_platform_0\system.hdf.
11:09:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:09:42 INFO  : 
11:09:43 INFO  : Updating hardware inferred compiler options for lab5.
11:09:44 INFO  : Updating hardware inferred compiler options for lab5_bsp_xiicps_slave_monitor_example_1.
11:09:44 INFO  : Clearing existing target manager status.
02:09:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
