Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue May  2 12:51:40 2023
| Host             : MSI running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.700        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.555        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.4         |
| Junction Temperature (C) | 44.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.027 |        9 |       --- |             --- |
| Slice Logic              |     0.007 |    26306 |       --- |             --- |
|   LUT as Logic           |     0.005 |     7723 |     53200 |           14.52 |
|   LUT as Distributed RAM |    <0.001 |      554 |     17400 |            3.18 |
|   Register               |    <0.001 |    13659 |    106400 |           12.84 |
|   CARRY4                 |    <0.001 |      247 |     13300 |            1.86 |
|   LUT as Shift Register  |    <0.001 |      571 |     17400 |            3.28 |
|   F7/F8 Muxes            |    <0.001 |       22 |     53200 |            0.04 |
|   Others                 |     0.000 |     1552 |       --- |             --- |
| Signals                  |     0.012 |    19480 |       --- |             --- |
| Block RAM                |     0.002 |        8 |       140 |            5.71 |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| I/O                      |    <0.001 |        8 |       125 |            6.40 |
| PS7                      |     1.401 |        1 |       --- |             --- |
| Static Power             |     0.145 |          |           |                 |
| Total                    |     1.700 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.063 |       0.048 |      0.015 |
| Vccaux    |       1.800 |     0.074 |       0.058 |      0.015 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.719 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK0                       |            20.0 |
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]          |            20.0 |
| clk_out2_design_1_clk_wiz_0_0                                                              | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0              |             8.0 |
| clkfbout_design_1_clk_wiz_0_0                                                              | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0              |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| design_1_i/tri_mode_ethernet_mac_0/inst/mii_rx_clk                                         | design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0   |            40.0 |
| design_1_i/tri_mode_ethernet_mac_0/inst/mii_tx_clk                                         | design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0   |            40.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| design_1_wrapper            |     1.555 |
|   dbg_hub                   |     0.002 |
|     inst                    |     0.002 |
|       BSCANID.u_xsdbm_id    |     0.002 |
|   design_1_i                |     1.547 |
|     axi_dma_0               |     0.005 |
|       U0                    |     0.005 |
|     axi_interconnect_0      |     0.007 |
|       m00_couplers          |     0.002 |
|       m02_couplers          |     0.002 |
|       xbar                  |     0.003 |
|     axi_interconnect_1      |     0.005 |
|       m00_couplers          |     0.001 |
|       s00_couplers          |     0.002 |
|       s01_couplers          |     0.002 |
|       xbar                  |     0.001 |
|     clk_wiz_0               |     0.106 |
|       inst                  |     0.106 |
|     mii_to_rmii_0           |     0.002 |
|       U0                    |     0.002 |
|     processing_system7_0    |     1.402 |
|       inst                  |     1.402 |
|     system_ila_0            |     0.001 |
|       inst                  |     0.001 |
|     tri_mode_ethernet_mac_0 |     0.019 |
|       inst                  |     0.019 |
|   u_ila_0                   |     0.003 |
|     inst                    |     0.003 |
|       ila_core_inst         |     0.003 |
|   u_ila_1                   |     0.002 |
|     inst                    |     0.002 |
|       ila_core_inst         |     0.002 |
+-----------------------------+-----------+


