Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec 14 23:17:33 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.434       -2.009                      5                  382        0.231        0.000                      0                  382        2.000        0.000                       0                   186  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         35.321        0.000                      0                  345        0.231        0.000                      0                  345       19.500        0.000                       0                   163  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                              3.900        0.000                      0                   37        0.258        0.000                      0                   37        3.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                    clk_out1_design_1_clk_wiz_0_0       -0.434       -2.009                      5                    5        2.396        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.321ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.546%)  route 3.202ns (79.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.957ns = ( 37.043 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.767    -2.400    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.842    -1.102    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[0]
    SLICE_X94Y75         LUT3 (Prop_lut3_I2_O)        0.124    -0.978 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6/O
                         net (fo=2, routed)           0.762    -0.216    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.092 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2/O
                         net (fo=6, routed)           0.620     0.528    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2_n_0
    SLICE_X98Y72         LUT4 (Prop_lut4_I2_O)        0.124     0.652 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.978     1.630    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X95Y76         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.593    37.043    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y76         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]/C
                         clock pessimism              0.497    37.540    
                         clock uncertainty           -0.160    37.380    
    SLICE_X95Y76         FDRE (Setup_fdre_C_R)       -0.429    36.951    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]
  -------------------------------------------------------------------
                         required time                         36.951    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                 35.321    

Slack (MET) :             35.321ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.546%)  route 3.202ns (79.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.957ns = ( 37.043 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.767    -2.400    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.842    -1.102    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[0]
    SLICE_X94Y75         LUT3 (Prop_lut3_I2_O)        0.124    -0.978 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6/O
                         net (fo=2, routed)           0.762    -0.216    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.092 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2/O
                         net (fo=6, routed)           0.620     0.528    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2_n_0
    SLICE_X98Y72         LUT4 (Prop_lut4_I2_O)        0.124     0.652 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.978     1.630    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X95Y76         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.593    37.043    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y76         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                         clock pessimism              0.497    37.540    
                         clock uncertainty           -0.160    37.380    
    SLICE_X95Y76         FDRE (Setup_fdre_C_R)       -0.429    36.951    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[17]
  -------------------------------------------------------------------
                         required time                         36.951    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                 35.321    

Slack (MET) :             35.321ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.546%)  route 3.202ns (79.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.957ns = ( 37.043 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.767    -2.400    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.842    -1.102    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[0]
    SLICE_X94Y75         LUT3 (Prop_lut3_I2_O)        0.124    -0.978 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6/O
                         net (fo=2, routed)           0.762    -0.216    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.092 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2/O
                         net (fo=6, routed)           0.620     0.528    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2_n_0
    SLICE_X98Y72         LUT4 (Prop_lut4_I2_O)        0.124     0.652 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.978     1.630    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X95Y76         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.593    37.043    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y76         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[18]/C
                         clock pessimism              0.497    37.540    
                         clock uncertainty           -0.160    37.380    
    SLICE_X95Y76         FDRE (Setup_fdre_C_R)       -0.429    36.951    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[18]
  -------------------------------------------------------------------
                         required time                         36.951    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                 35.321    

Slack (MET) :             35.457ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.277%)  route 3.064ns (78.724%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 37.042 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.767    -2.400    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.842    -1.102    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[0]
    SLICE_X94Y75         LUT3 (Prop_lut3_I2_O)        0.124    -0.978 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6/O
                         net (fo=2, routed)           0.762    -0.216    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.092 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2/O
                         net (fo=6, routed)           0.620     0.528    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2_n_0
    SLICE_X98Y72         LUT4 (Prop_lut4_I2_O)        0.124     0.652 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.840     1.492    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X95Y75         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.591    37.041    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y75         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/C
                         clock pessimism              0.497    37.538    
                         clock uncertainty           -0.160    37.378    
    SLICE_X95Y75         FDRE (Setup_fdre_C_R)       -0.429    36.949    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]
  -------------------------------------------------------------------
                         required time                         36.949    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                 35.457    

Slack (MET) :             35.457ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.277%)  route 3.064ns (78.724%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 37.042 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.767    -2.400    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.842    -1.102    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[0]
    SLICE_X94Y75         LUT3 (Prop_lut3_I2_O)        0.124    -0.978 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6/O
                         net (fo=2, routed)           0.762    -0.216    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.092 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2/O
                         net (fo=6, routed)           0.620     0.528    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2_n_0
    SLICE_X98Y72         LUT4 (Prop_lut4_I2_O)        0.124     0.652 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.840     1.492    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X95Y75         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.591    37.041    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y75         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/C
                         clock pessimism              0.497    37.538    
                         clock uncertainty           -0.160    37.378    
    SLICE_X95Y75         FDRE (Setup_fdre_C_R)       -0.429    36.949    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]
  -------------------------------------------------------------------
                         required time                         36.949    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                 35.457    

Slack (MET) :             35.457ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.277%)  route 3.064ns (78.724%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 37.042 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.767    -2.400    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.842    -1.102    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[0]
    SLICE_X94Y75         LUT3 (Prop_lut3_I2_O)        0.124    -0.978 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6/O
                         net (fo=2, routed)           0.762    -0.216    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.092 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2/O
                         net (fo=6, routed)           0.620     0.528    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2_n_0
    SLICE_X98Y72         LUT4 (Prop_lut4_I2_O)        0.124     0.652 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.840     1.492    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X95Y75         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.591    37.041    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y75         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/C
                         clock pessimism              0.497    37.538    
                         clock uncertainty           -0.160    37.378    
    SLICE_X95Y75         FDRE (Setup_fdre_C_R)       -0.429    36.949    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]
  -------------------------------------------------------------------
                         required time                         36.949    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                 35.457    

Slack (MET) :             35.457ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.277%)  route 3.064ns (78.724%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 37.042 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.767    -2.400    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.842    -1.102    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[0]
    SLICE_X94Y75         LUT3 (Prop_lut3_I2_O)        0.124    -0.978 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6/O
                         net (fo=2, routed)           0.762    -0.216    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.092 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2/O
                         net (fo=6, routed)           0.620     0.528    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2_n_0
    SLICE_X98Y72         LUT4 (Prop_lut4_I2_O)        0.124     0.652 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.840     1.492    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X95Y75         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.591    37.041    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y75         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                         clock pessimism              0.497    37.538    
                         clock uncertainty           -0.160    37.378    
    SLICE_X95Y75         FDRE (Setup_fdre_C_R)       -0.429    36.949    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]
  -------------------------------------------------------------------
                         required time                         36.949    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                 35.457    

Slack (MET) :             35.630ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.828ns (19.829%)  route 3.348ns (80.171%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.954ns = ( 37.047 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.773    -2.394    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X91Y66         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.938 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/Q
                         net (fo=13, routed)          1.544    -0.394    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeX[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    -0.270 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[9]_i_7/O
                         net (fo=4, routed)           0.686     0.416    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[9]_i_7_n_0
    SLICE_X92Y66         LUT5 (Prop_lut5_I2_O)        0.124     0.540 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[6]_i_2/O
                         net (fo=7, routed)           1.118     1.658    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[6]_i_2_n_0
    SLICE_X93Y68         LUT5 (Prop_lut5_I3_O)        0.124     1.782 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[0]_i_1_n_0
    SLICE_X93Y68         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.596    37.046    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X93Y68         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[0]/C
                         clock pessimism              0.497    37.543    
                         clock uncertainty           -0.160    37.383    
    SLICE_X93Y68         FDRE (Setup_fdre_C_D)        0.029    37.412    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[0]
  -------------------------------------------------------------------
                         required time                         37.412    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 35.630    

Slack (MET) :             35.645ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.352%)  route 2.876ns (77.648%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 37.042 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.766    -2.401    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y76         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[18]/Q
                         net (fo=2, routed)           0.831    -1.114    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[18]
    SLICE_X94Y75         LUT3 (Prop_lut3_I0_O)        0.124    -0.990 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6/O
                         net (fo=2, routed)           0.762    -0.228    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.104 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2/O
                         net (fo=6, routed)           0.620     0.516    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2_n_0
    SLICE_X98Y72         LUT4 (Prop_lut4_I2_O)        0.124     0.640 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.663     1.303    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X95Y74         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.591    37.041    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y74         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.497    37.538    
                         clock uncertainty           -0.160    37.378    
    SLICE_X95Y74         FDRE (Setup_fdre_C_R)       -0.429    36.949    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         36.949    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                 35.645    

Slack (MET) :             35.645ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.352%)  route 2.876ns (77.648%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 37.042 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.766    -2.401    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y76         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[18]/Q
                         net (fo=2, routed)           0.831    -1.114    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[18]
    SLICE_X94Y75         LUT3 (Prop_lut3_I0_O)        0.124    -0.990 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6/O
                         net (fo=2, routed)           0.762    -0.228    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_6_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.104 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2/O
                         net (fo=6, routed)           0.620     0.516    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_2_n_0
    SLICE_X98Y72         LUT4 (Prop_lut4_I2_O)        0.124     0.640 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.663     1.303    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X95Y74         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.591    37.041    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y74         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.497    37.538    
                         clock uncertainty           -0.160    37.378    
    SLICE_X95Y74         FDRE (Setup_fdre_C_R)       -0.429    36.949    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         36.949    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                 35.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.598    -0.852    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X99Y71         FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.645    design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]
    SLICE_X98Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.600 r  design_1_i/Debounce_Switch_2/inst/r_State_i_4/O
                         net (fo=2, routed)           0.067    -0.533    design_1_i/Debounce_Switch_2/inst/r_State_i_4_n_0
    SLICE_X98Y71         LUT6 (Prop_lut6_I3_O)        0.045    -0.488 r  design_1_i/Debounce_Switch_2/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.488    design_1_i/Debounce_Switch_2/inst/r_State_i_1_n_0
    SLICE_X98Y71         FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.866    -1.280    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X98Y71         FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                         clock pessimism              0.441    -0.839    
    SLICE_X98Y71         FDRE (Hold_fdre_C_D)         0.120    -0.719    design_1_i/Debounce_Switch_2/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.596    -0.854    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X92Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[7]/Q
                         net (fo=9, routed)           0.149    -0.541    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeY[7]
    SLICE_X92Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.496 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.496    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[7]_i_1_n_0
    SLICE_X92Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.863    -1.283    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X92Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.429    -0.854    
    SLICE_X92Y72         FDRE (Hold_fdre_C_D)         0.121    -0.733    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.596    -0.854    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X91Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/Q
                         net (fo=7, routed)           0.146    -0.567    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeY[6]
    SLICE_X91Y71         LUT6 (Prop_lut6_I4_O)        0.045    -0.522 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.522    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[6]_i_1_n_0
    SLICE_X91Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.864    -1.282    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X91Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.428    -0.854    
    SLICE_X91Y71         FDRE (Hold_fdre_C_D)         0.092    -0.762    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.597    -0.853    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X92Y70         FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.514    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X92Y70         LUT5 (Prop_lut5_I1_O)        0.043    -0.471 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.471    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[9]
    SLICE_X92Y70         FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.865    -1.281    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X92Y70         FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/C
                         clock pessimism              0.428    -0.853    
    SLICE_X92Y70         FDRE (Hold_fdre_C_D)         0.131    -0.722    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.598    -0.852    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X95Y70         FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/Q
                         net (fo=9, routed)           0.180    -0.531    design_1_i/VGA_timings_0/inst/cntV/Q[2]
    SLICE_X95Y70         LUT3 (Prop_lut3_I2_O)        0.042    -0.489 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.489    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[2]
    SLICE_X95Y70         FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.866    -1.280    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X95Y70         FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.428    -0.852    
    SLICE_X95Y70         FDRE (Hold_fdre_C_D)         0.105    -0.747    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.597    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/Q
                         net (fo=2, routed)           0.118    -0.594    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[3]
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.486    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]_i_2_n_4
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.864    -1.282    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y72         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.429    -0.853    
    SLICE_X95Y72         FDRE (Hold_fdre_C_D)         0.105    -0.748    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.601    -0.849    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X91Y66         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/Q
                         net (fo=13, routed)          0.168    -0.540    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeX[1]
    SLICE_X91Y66         LUT5 (Prop_lut5_I3_O)        0.045    -0.495 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.495    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[1]_i_1_n_0
    SLICE_X91Y66         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.869    -1.277    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X91Y66         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/C
                         clock pessimism              0.428    -0.849    
    SLICE_X91Y66         FDRE (Hold_fdre_C_D)         0.091    -0.758    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.597    -0.853    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X92Y70         FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.514    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X92Y70         LUT4 (Prop_lut4_I2_O)        0.045    -0.469 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.469    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[8]
    SLICE_X92Y70         FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.865    -1.281    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X92Y70         FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[8]/C
                         clock pessimism              0.428    -0.853    
    SLICE_X92Y70         FDRE (Hold_fdre_C_D)         0.121    -0.732    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.598    -0.852    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X99Y71         FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.592    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X99Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.484 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.484    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X99Y71         FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.866    -1.280    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X99Y71         FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.428    -0.852    
    SLICE_X99Y71         FDRE (Hold_fdre_C_D)         0.105    -0.747    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.594    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y74         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.596    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[11]
    SLICE_X95Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.488 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.488    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_4
    SLICE_X95Y74         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.861    -1.285    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X95Y74         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.429    -0.856    
    SLICE_X95Y74         FDRE (Hold_fdre_C_D)         0.105    -0.751    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y71     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y73     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y73     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y74     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y74     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y74     design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y74     design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y75     design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y71     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y71     design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y71     design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y71     design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y72     design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y72     design_1_i/Debounce_Switch_0/inst/r_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y72     design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y72     design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y74    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X100Y74    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y64     design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y64     design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y65     design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y65     design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y65     design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y65     design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y71     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y73     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y73     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y74     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.766ns (23.161%)  route 2.541ns (76.839%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 11.555 - 8.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.706     4.157    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     4.675 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.868     5.543    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
    SLICE_X97Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.667 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.946     6.614    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.726     7.464    design_1_i/Debounce_Switch_5/inst/p_0_in
    SLICE_X96Y75         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.175    11.555    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y75         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[16]/C
                         clock pessimism              0.368    11.924    
                         clock uncertainty           -0.035    11.888    
    SLICE_X96Y75         FDRE (Setup_fdre_C_R)       -0.524    11.364    design_1_i/Debounce_Switch_5/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.766ns (23.161%)  route 2.541ns (76.839%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 11.555 - 8.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.706     4.157    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     4.675 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.868     5.543    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
    SLICE_X97Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.667 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.946     6.614    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.726     7.464    design_1_i/Debounce_Switch_5/inst/p_0_in
    SLICE_X96Y75         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.175    11.555    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y75         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[17]/C
                         clock pessimism              0.368    11.924    
                         clock uncertainty           -0.035    11.888    
    SLICE_X96Y75         FDRE (Setup_fdre_C_R)       -0.524    11.364    design_1_i/Debounce_Switch_5/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.458%)  route 2.499ns (76.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 11.597 - 8.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.706     4.157    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     4.675 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.868     5.543    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
    SLICE_X97Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.667 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.946     6.614    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.685     7.422    design_1_i/Debounce_Switch_5/inst/p_0_in
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.217    11.597    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
                         clock pessimism              0.337    11.934    
                         clock uncertainty           -0.035    11.899    
    SLICE_X96Y73         FDRE (Setup_fdre_C_R)       -0.524    11.375    design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.458%)  route 2.499ns (76.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 11.597 - 8.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.706     4.157    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     4.675 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.868     5.543    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
    SLICE_X97Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.667 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.946     6.614    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.685     7.422    design_1_i/Debounce_Switch_5/inst/p_0_in
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.217    11.597    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[11]/C
                         clock pessimism              0.337    11.934    
                         clock uncertainty           -0.035    11.899    
    SLICE_X96Y73         FDRE (Setup_fdre_C_R)       -0.524    11.375    design_1_i/Debounce_Switch_5/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.458%)  route 2.499ns (76.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 11.597 - 8.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.706     4.157    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     4.675 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.868     5.543    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
    SLICE_X97Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.667 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.946     6.614    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.685     7.422    design_1_i/Debounce_Switch_5/inst/p_0_in
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.217    11.597    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]/C
                         clock pessimism              0.337    11.934    
                         clock uncertainty           -0.035    11.899    
    SLICE_X96Y73         FDRE (Setup_fdre_C_R)       -0.524    11.375    design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.458%)  route 2.499ns (76.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 11.597 - 8.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.706     4.157    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     4.675 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.868     5.543    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
    SLICE_X97Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.667 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.946     6.614    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.685     7.422    design_1_i/Debounce_Switch_5/inst/p_0_in
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.217    11.597    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[9]/C
                         clock pessimism              0.337    11.934    
                         clock uncertainty           -0.035    11.899    
    SLICE_X96Y73         FDRE (Setup_fdre_C_R)       -0.524    11.375    design_1_i/Debounce_Switch_5/inst/r_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.766ns (23.340%)  route 2.516ns (76.660%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 11.615 - 8.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.706     4.157    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     4.675 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.868     5.543    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
    SLICE_X97Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.667 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.946     6.614    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.701     7.439    design_1_i/Debounce_Switch_5/inst/p_0_in
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.235    11.615    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                         clock pessimism              0.368    11.984    
                         clock uncertainty           -0.035    11.948    
    SLICE_X96Y71         FDRE (Setup_fdre_C_R)       -0.524    11.424    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.766ns (23.340%)  route 2.516ns (76.660%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 11.615 - 8.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.706     4.157    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     4.675 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.868     5.543    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
    SLICE_X97Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.667 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.946     6.614    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.701     7.439    design_1_i/Debounce_Switch_5/inst/p_0_in
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.235    11.615    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[1]/C
                         clock pessimism              0.368    11.984    
                         clock uncertainty           -0.035    11.948    
    SLICE_X96Y71         FDRE (Setup_fdre_C_R)       -0.524    11.424    design_1_i/Debounce_Switch_5/inst/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.766ns (23.340%)  route 2.516ns (76.660%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 11.615 - 8.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.706     4.157    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     4.675 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.868     5.543    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
    SLICE_X97Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.667 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.946     6.614    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.701     7.439    design_1_i/Debounce_Switch_5/inst/p_0_in
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.235    11.615    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[2]/C
                         clock pessimism              0.368    11.984    
                         clock uncertainty           -0.035    11.948    
    SLICE_X96Y71         FDRE (Setup_fdre_C_R)       -0.524    11.424    design_1_i/Debounce_Switch_5/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.766ns (23.340%)  route 2.516ns (76.660%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 11.615 - 8.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.706     4.157    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.518     4.675 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.868     5.543    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
    SLICE_X97Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.667 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.946     6.614    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_3_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.701     7.439    design_1_i/Debounce_Switch_5/inst/p_0_in
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.235    11.615    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[3]/C
                         clock pessimism              0.368    11.984    
                         clock uncertainty           -0.035    11.948    
    SLICE_X96Y71         FDRE (Setup_fdre_C_R)       -0.524    11.424    design_1_i/Debounce_Switch_5/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  3.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.373ns (74.827%)  route 0.125ns (25.173%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.134     1.353    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDRE (Prop_fdre_C_Q)         0.164     1.517 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.642    design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]
    SLICE_X96Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.798 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.798    design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.851 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]_i_1_n_7
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.369     1.776    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]/C
                         clock pessimism             -0.317     1.459    
    SLICE_X96Y74         FDRE (Hold_fdre_C_D)         0.134     1.593    design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.134     1.353    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDRE (Prop_fdre_C_Q)         0.164     1.517 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.642    design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]
    SLICE_X96Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.752 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.752    design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1_n_5
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.314     1.720    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
                         clock pessimism             -0.368     1.353    
    SLICE_X96Y73         FDRE (Hold_fdre_C_D)         0.134     1.487    design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.188     1.406    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y72         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDRE (Prop_fdre_C_Q)         0.164     1.570 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.697    design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]
    SLICE_X96Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.807 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.807    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X96Y72         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.378     1.784    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y72         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/C
                         clock pessimism             -0.378     1.406    
    SLICE_X96Y72         FDRE (Hold_fdre_C_D)         0.134     1.540    design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.386ns (75.467%)  route 0.125ns (24.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.134     1.353    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDRE (Prop_fdre_C_Q)         0.164     1.517 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.642    design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]
    SLICE_X96Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.798 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.798    design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.864 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]_i_1_n_5
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.369     1.776    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
                         clock pessimism             -0.317     1.459    
    SLICE_X96Y74         FDRE (Hold_fdre_C_D)         0.134     1.593    design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.409ns (76.522%)  route 0.125ns (23.478%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.134     1.353    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDRE (Prop_fdre_C_Q)         0.164     1.517 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.642    design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]
    SLICE_X96Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.798 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.798    design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.887 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.887    design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]_i_1_n_6
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.369     1.776    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[13]/C
                         clock pessimism             -0.317     1.459    
    SLICE_X96Y74         FDRE (Hold_fdre_C_D)         0.134     1.593    design_1_i/Debounce_Switch_5/inst/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.411ns (76.610%)  route 0.125ns (23.390%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.134     1.353    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDRE (Prop_fdre_C_Q)         0.164     1.517 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.642    design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]
    SLICE_X96Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.798 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.798    design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.889 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.369     1.776    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y74         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[15]/C
                         clock pessimism             -0.317     1.459    
    SLICE_X96Y74         FDRE (Hold_fdre_C_D)         0.134     1.593    design_1_i/Debounce_Switch_5/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.134     1.353    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDRE (Prop_fdre_C_Q)         0.164     1.517 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.642    design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]
    SLICE_X96Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.788 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.314     1.720    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[11]/C
                         clock pessimism             -0.368     1.353    
    SLICE_X96Y73         FDRE (Hold_fdre_C_D)         0.134     1.487    design_1_i/Debounce_Switch_5/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.188     1.406    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y72         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDRE (Prop_fdre_C_Q)         0.164     1.570 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.697    design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]
    SLICE_X96Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.843 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1_n_4
    SLICE_X96Y72         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.378     1.784    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y72         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[7]/C
                         clock pessimism             -0.378     1.406    
    SLICE_X96Y72         FDRE (Hold_fdre_C_D)         0.134     1.540    design_1_i/Debounce_Switch_5/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.154     1.373    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y71         FDRE (Prop_fdre_C_Q)         0.164     1.537 f  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.174     1.711    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
    SLICE_X96Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.756 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.756    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.826 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.826    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2_n_7
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.334     1.740    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y71         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                         clock pessimism             -0.368     1.373    
    SLICE_X96Y71         FDRE (Hold_fdre_C_D)         0.134     1.507    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.134     1.353    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDRE (Prop_fdre_C_Q)         0.164     1.517 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.182     1.698    design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]
    SLICE_X96Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]_i_1_n_7
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.314     1.720    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X96Y73         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]/C
                         clock pessimism             -0.368     1.353    
    SLICE_X96Y73         FDRE (Hold_fdre_C_D)         0.134     1.487    design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y71  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y73  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y73  design_1_i/Debounce_Switch_5/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y75  design_1_i/Debounce_Switch_5/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y75  design_1_i/Debounce_Switch_5/inst/r_Count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X96Y71  design_1_i/Debounce_Switch_5/inst/r_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y75  design_1_i/Debounce_Switch_5/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y75  design_1_i/Debounce_Switch_5/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y72  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y72  design_1_i/Debounce_Switch_5/inst/r_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y72  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y72  design_1_i/Debounce_Switch_5/inst/r_Count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y71  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y73  design_1_i/Debounce_Switch_5/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y73  design_1_i/Debounce_Switch_5/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y74  design_1_i/Debounce_Switch_5/inst/r_Count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y75  design_1_i/Debounce_Switch_5/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y75  design_1_i/Debounce_Switch_5/inst/r_Count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y73  design_1_i/Debounce_Switch_5/inst/r_Count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X96Y73  design_1_i/Debounce_Switch_5/inst/r_Count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.434ns,  Total Violation       -2.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.434ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        1.050ns  (logic 0.580ns (55.221%)  route 0.470ns (44.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.954ns = ( 37.047 - 40.000 ) 
    Source Clock Delay      (SCD):    4.053ns = ( 36.053 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.603    36.053    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X95Y69         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.456    36.509 f  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=7, routed)           0.470    36.980    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iReshape
    SLICE_X95Y71         LUT6 (Prop_lut6_I4_O)        0.124    37.104 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[1]_i_1/O
                         net (fo=1, routed)           0.000    37.104    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_5
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.596    37.046    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[1]/C
                         clock pessimism              0.000    37.046    
                         clock uncertainty           -0.406    36.641    
    SLICE_X95Y71         FDRE (Setup_fdre_C_D)        0.029    36.670    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[1]
  -------------------------------------------------------------------
                         required time                         36.670    
                         arrival time                         -37.104    
  -------------------------------------------------------------------
                         slack                                 -0.434    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        1.029ns  (logic 0.580ns (56.356%)  route 0.449ns (43.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.954ns = ( 37.047 - 40.000 ) 
    Source Clock Delay      (SCD):    4.053ns = ( 36.053 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.603    36.053    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X95Y69         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.456    36.509 r  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=7, routed)           0.449    36.959    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iReshape
    SLICE_X95Y71         LUT6 (Prop_lut6_I1_O)        0.124    37.083 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_1/O
                         net (fo=1, routed)           0.000    37.083    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_0
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.596    37.046    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[6]/C
                         clock pessimism              0.000    37.046    
                         clock uncertainty           -0.406    36.641    
    SLICE_X95Y71         FDRE (Setup_fdre_C_D)        0.031    36.672    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[6]
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                         -37.083    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        1.028ns  (logic 0.580ns (56.410%)  route 0.448ns (43.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.954ns = ( 37.047 - 40.000 ) 
    Source Clock Delay      (SCD):    4.053ns = ( 36.053 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.603    36.053    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X95Y69         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.456    36.509 f  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=7, routed)           0.448    36.958    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iReshape
    SLICE_X95Y71         LUT4 (Prop_lut4_I2_O)        0.124    37.082 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[3]_i_1/O
                         net (fo=1, routed)           0.000    37.082    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_3
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.596    37.046    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/C
                         clock pessimism              0.000    37.046    
                         clock uncertainty           -0.406    36.641    
    SLICE_X95Y71         FDRE (Setup_fdre_C_D)        0.032    36.673    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]
  -------------------------------------------------------------------
                         required time                         36.673    
                         arrival time                         -37.082    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.396ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        1.016ns  (logic 0.580ns (57.101%)  route 0.436ns (42.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.953ns = ( 37.048 - 40.000 ) 
    Source Clock Delay      (SCD):    4.053ns = ( 36.053 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.603    36.053    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X95Y69         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.456    36.509 f  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=7, routed)           0.436    36.945    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iReshape
    SLICE_X97Y70         LUT3 (Prop_lut3_I0_O)        0.124    37.069 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_1/O
                         net (fo=1, routed)           0.000    37.069    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_1
    SLICE_X97Y70         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.597    37.047    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X97Y70         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[5]/C
                         clock pessimism              0.000    37.047    
                         clock uncertainty           -0.406    36.642    
    SLICE_X97Y70         FDRE (Setup_fdre_C_D)        0.032    36.674    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[5]
  -------------------------------------------------------------------
                         required time                         36.674    
                         arrival time                         -37.069    
  -------------------------------------------------------------------
                         slack                                 -0.396    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        1.021ns  (logic 0.573ns (56.112%)  route 0.448ns (43.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.954ns = ( 37.047 - 40.000 ) 
    Source Clock Delay      (SCD):    4.053ns = ( 36.053 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          2.603    36.053    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X95Y69         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.456    36.509 f  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=7, routed)           0.448    36.958    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iReshape
    SLICE_X95Y71         LUT5 (Prop_lut5_I3_O)        0.117    37.075 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[4]_i_1/O
                         net (fo=1, routed)           0.000    37.075    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_2
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    33.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    35.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.596    37.046    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[4]/C
                         clock pessimism              0.000    37.046    
                         clock uncertainty           -0.406    36.641    
    SLICE_X95Y71         FDRE (Setup_fdre_C_D)        0.075    36.716    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[4]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -37.075    
  -------------------------------------------------------------------
                         slack                                 -0.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.396ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.234%)  route 0.151ns (44.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.059     1.278    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X95Y69         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.141     1.419 f  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=7, routed)           0.151     1.569    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iReshape
    SLICE_X97Y70         LUT3 (Prop_lut3_I0_O)        0.045     1.614 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_1/O
                         net (fo=1, routed)           0.000     1.614    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_1
    SLICE_X97Y70         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.866    -1.280    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X97Y70         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[5]/C
                         clock pessimism              0.000    -1.280    
                         clock uncertainty            0.406    -0.874    
    SLICE_X97Y70         FDRE (Hold_fdre_C_D)         0.092    -0.782    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.421ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.190ns (50.643%)  route 0.185ns (49.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.059     1.278    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X95Y69         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.141     1.419 f  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=7, routed)           0.185     1.604    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iReshape
    SLICE_X95Y71         LUT5 (Prop_lut5_I3_O)        0.049     1.653 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[4]_i_1/O
                         net (fo=1, routed)           0.000     1.653    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_2
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.865    -1.281    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[4]/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.406    -0.875    
    SLICE_X95Y71         FDRE (Hold_fdre_C_D)         0.107    -0.768    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[4]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.432ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.111%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.059     1.278    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X95Y69         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.141     1.419 f  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=7, routed)           0.185     1.604    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iReshape
    SLICE_X95Y71         LUT4 (Prop_lut4_I2_O)        0.045     1.649 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[3]_i_1/O
                         net (fo=1, routed)           0.000     1.649    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_3
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.865    -1.281    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.406    -0.875    
    SLICE_X95Y71         FDRE (Hold_fdre_C_D)         0.092    -0.783    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.432ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.111%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.059     1.278    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X95Y69         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.141     1.419 r  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=7, routed)           0.185     1.604    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iReshape
    SLICE_X95Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.649 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[6]_i_1/O
                         net (fo=1, routed)           0.000     1.649    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_0
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.865    -1.281    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[6]/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.406    -0.875    
    SLICE_X95Y71         FDRE (Hold_fdre_C_D)         0.092    -0.783    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.443ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.778%)  route 0.195ns (51.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          1.059     1.278    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X95Y69         FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.141     1.419 f  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=7, routed)           0.195     1.614    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iReshape
    SLICE_X95Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.659 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.659    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_5
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  iClk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.865    -1.281    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X95Y71         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[1]/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.406    -0.875    
    SLICE_X95Y71         FDRE (Hold_fdre_C_D)         0.091    -0.784    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  2.443    





