

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">clock_stm32.c</div>  </div>
</div>
<div class="contents">
<a href="clock__stm32_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="clock__stm32_8h.html" title="Low-level clocking driver for Cortex-M3 STM32.">clock_stm32.h</a>&quot;</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;<a class="code" href="compiler_8h.html" title="Additional support macros for compiler independance.">cfg/compiler.h</a>&gt;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="debug_8h.html">cfg/debug.h</a>&gt;</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;<a class="code" href="stm32_8h.html" title="STM32F10XX registers definition.">io/stm32.h</a>&gt;</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="keyword">struct </span>RCC *RCC;
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 INLINE <span class="keywordtype">int</span> rcc_get_flag_status(uint32_t flag)
<a name="l00048"></a>00048 {
<a name="l00049"></a>00049     uint32_t id;
<a name="l00050"></a>00050     reg32_t reg;
<a name="l00051"></a>00051 
<a name="l00052"></a>00052     <span class="comment">/* Get the RCC register index */</span>
<a name="l00053"></a>00053     <span class="keywordtype">id</span> = flag &gt;&gt; 5;
<a name="l00054"></a>00054     <span class="comment">/* The flag to check is in CR register */</span>
<a name="l00055"></a>00055     <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == 1)
<a name="l00056"></a>00056         reg = RCC-&gt;CR;
<a name="l00057"></a>00057     <span class="comment">/* The flag to check is in BDCR register */</span>
<a name="l00058"></a>00058     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == 2)
<a name="l00059"></a>00059         reg = RCC-&gt;BDCR;
<a name="l00060"></a>00060     <span class="comment">/* The flag to check is in CSR register */</span>
<a name="l00061"></a>00061     <span class="keywordflow">else</span>
<a name="l00062"></a>00062         reg = RCC-&gt;CSR;
<a name="l00063"></a>00063     <span class="comment">/* Get the flag position */</span>
<a name="l00064"></a>00064     <span class="keywordtype">id</span> = flag &amp; <a class="code" href="clock__stm32_8h.html#a890221cb651a3f30f6d1bca0d9b0e13d" title="RCC registers bit mask.">FLAG_MASK</a>;
<a name="l00065"></a>00065 
<a name="l00066"></a>00066     <span class="keywordflow">return</span> reg &amp; (1 &lt;&lt; id);
<a name="l00067"></a>00067 }
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 INLINE uint16_t pll_clock(<span class="keywordtype">void</span>)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> div, mul;
<a name="l00072"></a>00072 
<a name="l00073"></a>00073     <span class="comment">/* Hopefully this is evaluate at compile time... */</span>
<a name="l00074"></a>00074     <span class="keywordflow">for</span> (div = 2; div; div--)
<a name="l00075"></a>00075         <span class="keywordflow">for</span> (mul = 2; mul &lt;= 16; mul++)
<a name="l00076"></a>00076             <span class="keywordflow">if</span> (CPU_FREQ &lt;= (PLL_VCO / div * mul))
<a name="l00077"></a>00077                 <span class="keywordflow">break</span>;
<a name="l00078"></a>00078     <span class="keywordflow">return</span> mul &lt;&lt; 8 | div;
<a name="l00079"></a>00079 }
<a name="l00080"></a>00080 
<a name="l00081"></a>00081 INLINE <span class="keywordtype">void</span> rcc_pll_config(<span class="keywordtype">void</span>)
<a name="l00082"></a>00082 {
<a name="l00083"></a>00083     reg32_t reg = RCC-&gt;CFGR &amp; <a class="code" href="clock__stm32_8h.html#a40bf87578e6cbebf073843834b08f704" title="RCC registers bit mask.">CFGR_PLL_MASK</a>;
<a name="l00084"></a>00084 
<a name="l00085"></a>00085     <span class="comment">/* Evaluate clock parameters */</span>
<a name="l00086"></a>00086     uint16_t clock = pll_clock();
<a name="l00087"></a>00087     uint32_t pll_mul = ((clock &gt;&gt; 8) - 2) &lt;&lt; 18;
<a name="l00088"></a>00088     uint32_t pll_div = ((clock &amp; 0xff) &lt;&lt; 1 | 1) &lt;&lt; 16;
<a name="l00089"></a>00089 
<a name="l00090"></a>00090     <span class="comment">/* Set the PLL configuration bits */</span>
<a name="l00091"></a>00091     reg |= pll_div | pll_mul;
<a name="l00092"></a>00092 
<a name="l00093"></a>00093     <span class="comment">/* Store the new value */</span>
<a name="l00094"></a>00094     RCC-&gt;CFGR = reg;
<a name="l00095"></a>00095 
<a name="l00096"></a>00096     <span class="comment">/* Enable PLL */</span>
<a name="l00097"></a>00097     *<a class="code" href="clock__stm32_8h.html#a3f1fb2589cb8b5ac2f7121aba1135a5f" title="CR Register.">CR_PLLON_BB</a> = 1;
<a name="l00098"></a>00098 }
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 INLINE <span class="keywordtype">void</span> rcc_set_clock_source(uint32_t source)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     reg32_t reg;
<a name="l00103"></a>00103 
<a name="l00104"></a>00104     reg = RCC-&gt;CFGR &amp; <a class="code" href="clock__stm32_8h.html#a2207a0e7d8008393e2bb8b5caef8c51a" title="RCC registers bit mask.">CFGR_SW_MASK</a>;
<a name="l00105"></a>00105     reg |= source;
<a name="l00106"></a>00106     RCC-&gt;CFGR = reg;
<a name="l00107"></a>00107 }
<a name="l00108"></a>00108 
<a name="l00109"></a>00109 <span class="keywordtype">void</span> clock_init(<span class="keywordtype">void</span>)
<a name="l00110"></a>00110 {
<a name="l00111"></a>00111     <span class="comment">/* Initialize global RCC structure */</span>
<a name="l00112"></a>00112     RCC = (<span class="keyword">struct </span>RCC *)RCC_BASE;
<a name="l00113"></a>00113 
<a name="l00114"></a>00114     <span class="comment">/* Enable the internal oscillator */</span>
<a name="l00115"></a>00115     *<a class="code" href="clock__stm32_8h.html#ac3290a833c0e35ec17d32c2d494e6133" title="CR Register.">CR_HSION_BB</a> = 1;
<a name="l00116"></a>00116     <span class="keywordflow">while</span> (!rcc_get_flag_status(<a class="code" href="clock__stm32_8h.html#a827d986723e7ce652fa733bb8184d216" title="RCC registers bit mask.">RCC_FLAG_HSIRDY</a>));
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <span class="comment">/* Clock the system from internal HSI RC (8 MHz) */</span>
<a name="l00119"></a>00119     rcc_set_clock_source(<a class="code" href="clock__stm32_8h.html#aa01c2b7d2b8ed050b5d67b9d65b697de" title="RCC registers bit mask.">RCC_SYSCLK_HSI</a>);
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     <span class="comment">/* Enable external oscillator */</span>
<a name="l00122"></a>00122     RCC-&gt;CR &amp;= <a class="code" href="clock__stm32_8h.html#a0dc584df8ef92beb30fc7b426e7301e2" title="RCC registers bit mask.">CR_HSEON_RESET</a>;
<a name="l00123"></a>00123     RCC-&gt;CR &amp;= <a class="code" href="clock__stm32_8h.html#af98c4f5200a3829fd6b7554489a60067" title="RCC registers bit mask.">CR_HSEBYP_RESET</a>;
<a name="l00124"></a>00124     RCC-&gt;CR |= <a class="code" href="clock__stm32_8h.html#a7d4e7f5bb4fab65bedf7be8bb0a79576" title="RCC registers bit mask.">CR_HSEON_SET</a>;
<a name="l00125"></a>00125     <span class="keywordflow">while</span> (!rcc_get_flag_status(<a class="code" href="clock__stm32_8h.html#a173edf47bec93cf269a0e8d0fec9997c" title="RCC registers bit mask.">RCC_FLAG_HSERDY</a>));
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     <span class="comment">/* Initialize PLL according to CPU_FREQ */</span>
<a name="l00128"></a>00128     rcc_pll_config();
<a name="l00129"></a>00129     <span class="keywordflow">while</span>(!rcc_get_flag_status(<a class="code" href="clock__stm32_8h.html#af82d8afb18d9df75db1d6c08b9c50046" title="RCC registers bit mask.">RCC_FLAG_PLLRDY</a>));
<a name="l00130"></a>00130 
<a name="l00131"></a>00131     <span class="comment">/* Configure USB clock (48MHz) */</span>
<a name="l00132"></a>00132     *<a class="code" href="clock__stm32_8h.html#abde4e60349b8412a79611c0aeb27c3a2" title="CFGR Register.">CFGR_USBPRE_BB</a> = <a class="code" href="clock__stm32_8h.html#a8387dc14d665bcf7a3b2d92ef0b0c8d1" title="RCC registers bit mask.">RCC_USBCLK_PLLCLK_1DIV5</a>;
<a name="l00133"></a>00133     <span class="comment">/* Configure ADC clock: PCLK2 (9MHz) */</span>
<a name="l00134"></a>00134     RCC-&gt;CFGR &amp;= <a class="code" href="clock__stm32_8h.html#a7a0fb0387dc0764d8a98d167dcfcde15" title="RCC registers bit mask.">CFGR_ADCPRE_RESET_MASK</a>;
<a name="l00135"></a>00135     RCC-&gt;CFGR |= <a class="code" href="clock__stm32_8h.html#a57ad7e9c5a7fbaf169586745ae349512" title="RCC registers bit mask.">RCC_PCLK2_DIV8</a>;
<a name="l00136"></a>00136     <span class="comment">/* Configure system clock dividers: PCLK2 (72MHz) */</span>
<a name="l00137"></a>00137     RCC-&gt;CFGR &amp;= <a class="code" href="clock__stm32_8h.html#a2b2371c6fc3acbac9b71d06691ceb500" title="RCC registers bit mask.">CFGR_PPRE2_RESET_MASK</a>;
<a name="l00138"></a>00138     RCC-&gt;CFGR |= <a class="code" href="clock__stm32_8h.html#a8e3fcdef0e5d77bb61a52420fe1e9fbc" title="RCC registers bit mask.">RCC_HCLK_DIV1</a> &lt;&lt; 3;
<a name="l00139"></a>00139     <span class="comment">/* Configure system clock dividers: PCLK1 (36MHz) */</span>
<a name="l00140"></a>00140     RCC-&gt;CFGR &amp;= <a class="code" href="clock__stm32_8h.html#aca58c96b96101e0ca7cb600ceef1734f" title="RCC registers bit mask.">CFGR_PPRE1_RESET_MASK</a>;
<a name="l00141"></a>00141     RCC-&gt;CFGR |= <a class="code" href="clock__stm32_8h.html#a4d2ebcf280d85e8449a5fb7b994b5169" title="RCC registers bit mask.">RCC_HCLK_DIV2</a>;
<a name="l00142"></a>00142     <span class="comment">/* Configure system clock dividers: HCLK */</span>
<a name="l00143"></a>00143     RCC-&gt;CFGR &amp;= <a class="code" href="clock__stm32_8h.html#a0617929f0c8b3f31393ea9efd06b873f" title="RCC registers bit mask.">CFGR_HPRE_RESET_MASK</a>;
<a name="l00144"></a>00144     RCC-&gt;CFGR |= <a class="code" href="clock__stm32_8h.html#a226f5bf675015ea677868132b6b83494" title="RCC registers bit mask.">RCC_SYSCLK_DIV1</a>;
<a name="l00145"></a>00145 
<a name="l00146"></a>00146     <span class="comment">/* Set 1 wait state for the flash memory */</span>
<a name="l00147"></a>00147     *(reg32_t *)<a class="code" href="lm3s__memmap_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db" title="The following are defines for the base address of the memories and peripherals.">FLASH_BASE</a> = 0x12;
<a name="l00148"></a>00148 
<a name="l00149"></a>00149     <span class="comment">/* Clock the system from the PLL */</span>
<a name="l00150"></a>00150     rcc_set_clock_source(<a class="code" href="clock__stm32_8h.html#a6d2b1a11555d0705eedcd13c6f4cd96d" title="RCC registers bit mask.">RCC_SYSCLK_PLLCLK</a>);
<a name="l00151"></a>00151 }
</pre></div></div>
</div>


