\doxysubsubsubsection{PLLQ Clock Divider}
\hypertarget{group__RCC__PLLQ__Clock__Divider}{}\label{group__RCC__PLLQ__Clock__Divider}\index{PLLQ Clock Divider@{PLLQ Clock Divider}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_ga00d3b9f5dfb8c2fd9b531f92e3bb5567}{RCC\+\_\+\+PLLQ\+\_\+\+DIV2}}~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+2
\item 
\#define \mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_ga285afa5a1b1e3449b352f240d472c23f}{RCC\+\_\+\+PLLQ\+\_\+\+DIV3}}~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+3
\item 
\#define \mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_gadfa786746ba970bc07183f3223f1a871}{RCC\+\_\+\+PLLQ\+\_\+\+DIV4}}~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+4
\item 
\#define \mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_ga037cef9a2e5118f4a4248223f926edee}{RCC\+\_\+\+PLLQ\+\_\+\+DIV5}}~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+5
\item 
\#define \mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_gacea985440106df295feef97550d7067c}{RCC\+\_\+\+PLLQ\+\_\+\+DIV6}}~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+6
\item 
\#define \mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_ga04795b504ac02b5e645daaf744de4409}{RCC\+\_\+\+PLLQ\+\_\+\+DIV7}}~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+7
\item 
\#define \mbox{\hyperlink{group__RCC__PLLQ__Clock__Divider_gafaff78dbbc87b7f3b6bf7021791514c0}{RCC\+\_\+\+PLLQ\+\_\+\+DIV8}}~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+8
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__PLLQ__Clock__Divider_ga00d3b9f5dfb8c2fd9b531f92e3bb5567}\label{group__RCC__PLLQ__Clock__Divider_ga00d3b9f5dfb8c2fd9b531f92e3bb5567} 
\index{PLLQ Clock Divider@{PLLQ Clock Divider}!RCC\_PLLQ\_DIV2@{RCC\_PLLQ\_DIV2}}
\index{RCC\_PLLQ\_DIV2@{RCC\_PLLQ\_DIV2}!PLLQ Clock Divider@{PLLQ Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLQ\_DIV2}{RCC\_PLLQ\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLQ\+\_\+\+DIV2~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+2}

PLLQ division factor = 2 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00484}{484}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLQ__Clock__Divider_ga285afa5a1b1e3449b352f240d472c23f}\label{group__RCC__PLLQ__Clock__Divider_ga285afa5a1b1e3449b352f240d472c23f} 
\index{PLLQ Clock Divider@{PLLQ Clock Divider}!RCC\_PLLQ\_DIV3@{RCC\_PLLQ\_DIV3}}
\index{RCC\_PLLQ\_DIV3@{RCC\_PLLQ\_DIV3}!PLLQ Clock Divider@{PLLQ Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLQ\_DIV3}{RCC\_PLLQ\_DIV3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLQ\+\_\+\+DIV3~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+3}

PLLQ division factor = 3 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00485}{485}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLQ__Clock__Divider_gadfa786746ba970bc07183f3223f1a871}\label{group__RCC__PLLQ__Clock__Divider_gadfa786746ba970bc07183f3223f1a871} 
\index{PLLQ Clock Divider@{PLLQ Clock Divider}!RCC\_PLLQ\_DIV4@{RCC\_PLLQ\_DIV4}}
\index{RCC\_PLLQ\_DIV4@{RCC\_PLLQ\_DIV4}!PLLQ Clock Divider@{PLLQ Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLQ\_DIV4}{RCC\_PLLQ\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLQ\+\_\+\+DIV4~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+4}

PLLQ division factor = 4 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00486}{486}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLQ__Clock__Divider_ga037cef9a2e5118f4a4248223f926edee}\label{group__RCC__PLLQ__Clock__Divider_ga037cef9a2e5118f4a4248223f926edee} 
\index{PLLQ Clock Divider@{PLLQ Clock Divider}!RCC\_PLLQ\_DIV5@{RCC\_PLLQ\_DIV5}}
\index{RCC\_PLLQ\_DIV5@{RCC\_PLLQ\_DIV5}!PLLQ Clock Divider@{PLLQ Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLQ\_DIV5}{RCC\_PLLQ\_DIV5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLQ\+\_\+\+DIV5~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+5}

PLLQ division factor = 5 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00487}{487}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLQ__Clock__Divider_gacea985440106df295feef97550d7067c}\label{group__RCC__PLLQ__Clock__Divider_gacea985440106df295feef97550d7067c} 
\index{PLLQ Clock Divider@{PLLQ Clock Divider}!RCC\_PLLQ\_DIV6@{RCC\_PLLQ\_DIV6}}
\index{RCC\_PLLQ\_DIV6@{RCC\_PLLQ\_DIV6}!PLLQ Clock Divider@{PLLQ Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLQ\_DIV6}{RCC\_PLLQ\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLQ\+\_\+\+DIV6~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+6}

PLLQ division factor = 6 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00488}{488}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLQ__Clock__Divider_ga04795b504ac02b5e645daaf744de4409}\label{group__RCC__PLLQ__Clock__Divider_ga04795b504ac02b5e645daaf744de4409} 
\index{PLLQ Clock Divider@{PLLQ Clock Divider}!RCC\_PLLQ\_DIV7@{RCC\_PLLQ\_DIV7}}
\index{RCC\_PLLQ\_DIV7@{RCC\_PLLQ\_DIV7}!PLLQ Clock Divider@{PLLQ Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLQ\_DIV7}{RCC\_PLLQ\_DIV7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLQ\+\_\+\+DIV7~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+7}

PLLQ division factor = 7 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00489}{489}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLQ__Clock__Divider_gafaff78dbbc87b7f3b6bf7021791514c0}\label{group__RCC__PLLQ__Clock__Divider_gafaff78dbbc87b7f3b6bf7021791514c0} 
\index{PLLQ Clock Divider@{PLLQ Clock Divider}!RCC\_PLLQ\_DIV8@{RCC\_PLLQ\_DIV8}}
\index{RCC\_PLLQ\_DIV8@{RCC\_PLLQ\_DIV8}!PLLQ Clock Divider@{PLLQ Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLQ\_DIV8}{RCC\_PLLQ\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLQ\+\_\+\+DIV8~LL\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+DIV\+\_\+8}

PLLQ division factor = 8 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00490}{490}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

