
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//blkdiscard_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401258 <.init>:
  401258:	stp	x29, x30, [sp, #-16]!
  40125c:	mov	x29, sp
  401260:	bl	401da8 <ferror@plt+0x7e8>
  401264:	ldp	x29, x30, [sp], #16
  401268:	ret

Disassembly of section .plt:

0000000000401270 <memcpy@plt-0x20>:
  401270:	stp	x16, x30, [sp, #-16]!
  401274:	adrp	x16, 415000 <ferror@plt+0x13a40>
  401278:	ldr	x17, [x16, #4088]
  40127c:	add	x16, x16, #0xff8
  401280:	br	x17
  401284:	nop
  401288:	nop
  40128c:	nop

0000000000401290 <memcpy@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401294:	ldr	x17, [x16]
  401298:	add	x16, x16, #0x0
  40129c:	br	x17

00000000004012a0 <_exit@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012a4:	ldr	x17, [x16, #8]
  4012a8:	add	x16, x16, #0x8
  4012ac:	br	x17

00000000004012b0 <strtoul@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012b4:	ldr	x17, [x16, #16]
  4012b8:	add	x16, x16, #0x10
  4012bc:	br	x17

00000000004012c0 <strlen@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012c4:	ldr	x17, [x16, #24]
  4012c8:	add	x16, x16, #0x18
  4012cc:	br	x17

00000000004012d0 <fputs@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012d4:	ldr	x17, [x16, #32]
  4012d8:	add	x16, x16, #0x20
  4012dc:	br	x17

00000000004012e0 <exit@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012e4:	ldr	x17, [x16, #40]
  4012e8:	add	x16, x16, #0x28
  4012ec:	br	x17

00000000004012f0 <dup@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4012f4:	ldr	x17, [x16, #48]
  4012f8:	add	x16, x16, #0x30
  4012fc:	br	x17

0000000000401300 <strtod@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401304:	ldr	x17, [x16, #56]
  401308:	add	x16, x16, #0x38
  40130c:	br	x17

0000000000401310 <sysinfo@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401314:	ldr	x17, [x16, #64]
  401318:	add	x16, x16, #0x40
  40131c:	br	x17

0000000000401320 <__cxa_atexit@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401324:	ldr	x17, [x16, #72]
  401328:	add	x16, x16, #0x48
  40132c:	br	x17

0000000000401330 <fputc@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401334:	ldr	x17, [x16, #80]
  401338:	add	x16, x16, #0x50
  40133c:	br	x17

0000000000401340 <clock_gettime@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401344:	ldr	x17, [x16, #88]
  401348:	add	x16, x16, #0x58
  40134c:	br	x17

0000000000401350 <snprintf@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401354:	ldr	x17, [x16, #96]
  401358:	add	x16, x16, #0x60
  40135c:	br	x17

0000000000401360 <localeconv@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401364:	ldr	x17, [x16, #104]
  401368:	add	x16, x16, #0x68
  40136c:	br	x17

0000000000401370 <fileno@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401374:	ldr	x17, [x16, #112]
  401378:	add	x16, x16, #0x70
  40137c:	br	x17

0000000000401380 <malloc@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401384:	ldr	x17, [x16, #120]
  401388:	add	x16, x16, #0x78
  40138c:	br	x17

0000000000401390 <open@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401394:	ldr	x17, [x16, #128]
  401398:	add	x16, x16, #0x80
  40139c:	br	x17

00000000004013a0 <__strtol_internal@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013a4:	ldr	x17, [x16, #136]
  4013a8:	add	x16, x16, #0x88
  4013ac:	br	x17

00000000004013b0 <strncmp@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013b4:	ldr	x17, [x16, #144]
  4013b8:	add	x16, x16, #0x90
  4013bc:	br	x17

00000000004013c0 <bindtextdomain@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013c4:	ldr	x17, [x16, #152]
  4013c8:	add	x16, x16, #0x98
  4013cc:	br	x17

00000000004013d0 <__libc_start_main@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013d4:	ldr	x17, [x16, #160]
  4013d8:	add	x16, x16, #0xa0
  4013dc:	br	x17

00000000004013e0 <fgetc@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013e4:	ldr	x17, [x16, #168]
  4013e8:	add	x16, x16, #0xa8
  4013ec:	br	x17

00000000004013f0 <gettimeofday@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4013f4:	ldr	x17, [x16, #176]
  4013f8:	add	x16, x16, #0xb0
  4013fc:	br	x17

0000000000401400 <__strtoul_internal@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401404:	ldr	x17, [x16, #184]
  401408:	add	x16, x16, #0xb8
  40140c:	br	x17

0000000000401410 <strdup@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401414:	ldr	x17, [x16, #192]
  401418:	add	x16, x16, #0xc0
  40141c:	br	x17

0000000000401420 <close@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401424:	ldr	x17, [x16, #200]
  401428:	add	x16, x16, #0xc8
  40142c:	br	x17

0000000000401430 <__gmon_start__@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401434:	ldr	x17, [x16, #208]
  401438:	add	x16, x16, #0xd0
  40143c:	br	x17

0000000000401440 <abort@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401444:	ldr	x17, [x16, #216]
  401448:	add	x16, x16, #0xd8
  40144c:	br	x17

0000000000401450 <textdomain@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401454:	ldr	x17, [x16, #224]
  401458:	add	x16, x16, #0xe0
  40145c:	br	x17

0000000000401460 <getopt_long@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401464:	ldr	x17, [x16, #232]
  401468:	add	x16, x16, #0xe8
  40146c:	br	x17

0000000000401470 <strcmp@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401474:	ldr	x17, [x16, #240]
  401478:	add	x16, x16, #0xf0
  40147c:	br	x17

0000000000401480 <warn@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401484:	ldr	x17, [x16, #248]
  401488:	add	x16, x16, #0xf8
  40148c:	br	x17

0000000000401490 <__ctype_b_loc@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401494:	ldr	x17, [x16, #256]
  401498:	add	x16, x16, #0x100
  40149c:	br	x17

00000000004014a0 <strtol@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014a4:	ldr	x17, [x16, #264]
  4014a8:	add	x16, x16, #0x108
  4014ac:	br	x17

00000000004014b0 <free@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014b4:	ldr	x17, [x16, #272]
  4014b8:	add	x16, x16, #0x110
  4014bc:	br	x17

00000000004014c0 <vasprintf@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014c4:	ldr	x17, [x16, #280]
  4014c8:	add	x16, x16, #0x118
  4014cc:	br	x17

00000000004014d0 <strndup@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014d4:	ldr	x17, [x16, #288]
  4014d8:	add	x16, x16, #0x120
  4014dc:	br	x17

00000000004014e0 <strspn@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014e4:	ldr	x17, [x16, #296]
  4014e8:	add	x16, x16, #0x128
  4014ec:	br	x17

00000000004014f0 <strchr@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4014f4:	ldr	x17, [x16, #304]
  4014f8:	add	x16, x16, #0x130
  4014fc:	br	x17

0000000000401500 <fflush@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401504:	ldr	x17, [x16, #312]
  401508:	add	x16, x16, #0x138
  40150c:	br	x17

0000000000401510 <warnx@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401514:	ldr	x17, [x16, #320]
  401518:	add	x16, x16, #0x140
  40151c:	br	x17

0000000000401520 <__fxstat@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401524:	ldr	x17, [x16, #328]
  401528:	add	x16, x16, #0x148
  40152c:	br	x17

0000000000401530 <dcgettext@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401534:	ldr	x17, [x16, #336]
  401538:	add	x16, x16, #0x150
  40153c:	br	x17

0000000000401540 <errx@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401544:	ldr	x17, [x16, #344]
  401548:	add	x16, x16, #0x158
  40154c:	br	x17

0000000000401550 <strcspn@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401554:	ldr	x17, [x16, #352]
  401558:	add	x16, x16, #0x160
  40155c:	br	x17

0000000000401560 <printf@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401564:	ldr	x17, [x16, #360]
  401568:	add	x16, x16, #0x168
  40156c:	br	x17

0000000000401570 <__errno_location@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401574:	ldr	x17, [x16, #368]
  401578:	add	x16, x16, #0x170
  40157c:	br	x17

0000000000401580 <fprintf@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401584:	ldr	x17, [x16, #376]
  401588:	add	x16, x16, #0x178
  40158c:	br	x17

0000000000401590 <err@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14a40>
  401594:	ldr	x17, [x16, #384]
  401598:	add	x16, x16, #0x180
  40159c:	br	x17

00000000004015a0 <ioctl@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4015a4:	ldr	x17, [x16, #392]
  4015a8:	add	x16, x16, #0x188
  4015ac:	br	x17

00000000004015b0 <setlocale@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4015b4:	ldr	x17, [x16, #400]
  4015b8:	add	x16, x16, #0x190
  4015bc:	br	x17

00000000004015c0 <ferror@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14a40>
  4015c4:	ldr	x17, [x16, #408]
  4015c8:	add	x16, x16, #0x198
  4015cc:	br	x17

Disassembly of section .text:

00000000004015d0 <.text>:
  4015d0:	stp	x29, x30, [sp, #-320]!
  4015d4:	mov	x29, sp
  4015d8:	stp	x19, x20, [sp, #16]
  4015dc:	adrp	x19, 403000 <ferror@plt+0x1a40>
  4015e0:	add	x19, x19, #0xcc8
  4015e4:	stp	x21, x22, [sp, #32]
  4015e8:	mov	w21, w0
  4015ec:	mov	x22, x1
  4015f0:	mov	w0, #0x6                   	// #6
  4015f4:	adrp	x1, 403000 <ferror@plt+0x1a40>
  4015f8:	add	x1, x1, #0xd28
  4015fc:	stp	x23, x24, [sp, #48]
  401600:	adrp	x24, 404000 <ferror@plt+0x2a40>
  401604:	stp	x25, x26, [sp, #64]
  401608:	adrp	x23, 403000 <ferror@plt+0x1a40>
  40160c:	adrp	x26, 403000 <ferror@plt+0x1a40>
  401610:	stp	x27, x28, [sp, #80]
  401614:	bl	4015b0 <setlocale@plt>
  401618:	adrp	x1, 403000 <ferror@plt+0x1a40>
  40161c:	add	x1, x1, #0xcb0
  401620:	mov	x0, x19
  401624:	bl	4013c0 <bindtextdomain@plt>
  401628:	adrp	x27, 403000 <ferror@plt+0x1a40>
  40162c:	mov	x0, x19
  401630:	add	x24, x24, #0x1a0
  401634:	bl	401450 <textdomain@plt>
  401638:	add	x23, x23, #0xfd0
  40163c:	adrp	x0, 401000 <memcpy@plt-0x290>
  401640:	add	x27, x27, #0xd08
  401644:	add	x0, x0, #0xee8
  401648:	add	x26, x26, #0xcd8
  40164c:	bl	403c08 <ferror@plt+0x2648>
  401650:	mov	w19, #0x0                   	// #0
  401654:	mov	x0, #0xffffffffffffffff    	// #-1
  401658:	mov	x20, #0x0                   	// #0
  40165c:	mov	w25, #0x0                   	// #0
  401660:	adrp	x28, 416000 <ferror@plt+0x14a40>
  401664:	stp	xzr, x0, [sp, #128]
  401668:	mov	x3, x24
  40166c:	mov	x2, x23
  401670:	mov	x1, x22
  401674:	mov	w0, w21
  401678:	mov	x4, #0x0                   	// #0
  40167c:	bl	401460 <getopt_long@plt>
  401680:	cmn	w0, #0x1
  401684:	b.eq	4016f8 <ferror@plt+0x138>  // b.none
  401688:	cmp	w0, #0x70
  40168c:	b.eq	401aa4 <ferror@plt+0x4e4>  // b.none
  401690:	b.gt	40187c <ferror@plt+0x2bc>
  401694:	cmp	w0, #0x6c
  401698:	b.eq	401acc <ferror@plt+0x50c>  // b.none
  40169c:	b.le	4018a0 <ferror@plt+0x2e0>
  4016a0:	cmp	w0, #0x6f
  4016a4:	b.ne	401bf4 <ferror@plt+0x634>  // b.any
  4016a8:	ldr	x3, [x28, #448]
  4016ac:	mov	w2, #0x5                   	// #5
  4016b0:	adrp	x1, 403000 <ferror@plt+0x1a40>
  4016b4:	mov	x0, #0x0                   	// #0
  4016b8:	add	x1, x1, #0xcf0
  4016bc:	str	x3, [sp, #104]
  4016c0:	bl	401530 <dcgettext@plt>
  4016c4:	mov	x1, x0
  4016c8:	ldr	x3, [sp, #104]
  4016cc:	mov	x0, x3
  4016d0:	bl	402df0 <ferror@plt+0x1830>
  4016d4:	str	x0, [sp, #128]
  4016d8:	mov	x3, x24
  4016dc:	mov	x2, x23
  4016e0:	mov	x1, x22
  4016e4:	mov	w0, w21
  4016e8:	mov	x4, #0x0                   	// #0
  4016ec:	bl	401460 <getopt_long@plt>
  4016f0:	cmn	w0, #0x1
  4016f4:	b.ne	401688 <ferror@plt+0xc8>  // b.any
  4016f8:	adrp	x2, 416000 <ferror@plt+0x14a40>
  4016fc:	ldr	w0, [x2, #456]
  401700:	cmp	w0, w21
  401704:	b.eq	401c6c <ferror@plt+0x6ac>  // b.none
  401708:	add	w1, w0, #0x1
  40170c:	str	w1, [x2, #456]
  401710:	cmp	w1, w21
  401714:	ldr	x22, [x22, w0, sxtw #3]
  401718:	b.ne	401c3c <ferror@plt+0x67c>  // b.any
  40171c:	mov	x0, x22
  401720:	mov	w1, #0x1                   	// #1
  401724:	bl	401390 <open@plt>
  401728:	mov	w21, w0
  40172c:	tbnz	w0, #31, 401d48 <ferror@plt+0x788>
  401730:	mov	w1, w0
  401734:	add	x2, sp, #0xc0
  401738:	mov	w0, #0x0                   	// #0
  40173c:	bl	401520 <__fxstat@plt>
  401740:	cmn	w0, #0x1
  401744:	b.eq	401d38 <ferror@plt+0x778>  // b.none
  401748:	ldr	w0, [sp, #208]
  40174c:	and	w0, w0, #0xf000
  401750:	cmp	w0, #0x6, lsl #12
  401754:	b.ne	401d28 <ferror@plt+0x768>  // b.any
  401758:	mov	x1, #0x1272                	// #4722
  40175c:	add	x2, sp, #0x78
  401760:	mov	w0, w21
  401764:	movk	x1, #0x8008, lsl #16
  401768:	bl	4015a0 <ioctl@plt>
  40176c:	cbnz	w0, 401d18 <ferror@plt+0x758>
  401770:	add	x2, sp, #0x74
  401774:	mov	w0, w21
  401778:	mov	x1, #0x1268                	// #4712
  40177c:	bl	4015a0 <ioctl@plt>
  401780:	cbnz	w0, 401d08 <ferror@plt+0x748>
  401784:	ldrsw	x2, [sp, #116]
  401788:	ldr	x1, [sp, #128]
  40178c:	udiv	x0, x1, x2
  401790:	msub	x0, x0, x2, x1
  401794:	cbnz	x0, 401cdc <ferror@plt+0x71c>
  401798:	ldr	x0, [sp, #120]
  40179c:	cmp	x1, x0
  4017a0:	b.hi	401cb8 <ferror@plt+0x6f8>  // b.pmore
  4017a4:	ldr	x23, [sp, #136]
  4017a8:	adds	x23, x1, x23
  4017ac:	ccmp	x0, x23, #0x0, cc  // cc = lo, ul, last
  4017b0:	csel	x23, x23, x0, cs  // cs = hs, nlast
  4017b4:	cmp	x20, #0x0
  4017b8:	sub	x0, x23, x1
  4017bc:	csel	x0, x0, x20, eq  // eq = none
  4017c0:	str	x0, [sp, #136]
  4017c4:	udiv	x3, x0, x2
  4017c8:	msub	x0, x3, x2, x0
  4017cc:	cbnz	x0, 401c8c <ferror@plt+0x6cc>
  4017d0:	add	x0, sp, #0xb0
  4017d4:	stp	x1, xzr, [sp, #144]
  4017d8:	bl	4020b0 <ferror@plt+0xaf0>
  4017dc:	ldr	x1, [sp, #128]
  4017e0:	ldr	x2, [sp, #136]
  4017e4:	cmp	x23, x1
  4017e8:	b.hi	401834 <ferror@plt+0x274>  // b.pmore
  4017ec:	b	401bac <ferror@plt+0x5ec>
  4017f0:	add	x2, sp, #0x80
  4017f4:	mov	w0, w21
  4017f8:	mov	x1, #0x127d                	// #4733
  4017fc:	bl	4015a0 <ioctl@plt>
  401800:	cbnz	w0, 401c2c <ferror@plt+0x66c>
  401804:	ldr	x2, [sp, #136]
  401808:	cmp	x20, #0x0
  40180c:	ldr	x0, [sp, #152]
  401810:	csel	w1, w25, wzr, ne  // ne = any
  401814:	add	x0, x0, x2
  401818:	str	x0, [sp, #152]
  40181c:	cbnz	w1, 401afc <ferror@plt+0x53c>
  401820:	ldr	x1, [sp, #128]
  401824:	add	x1, x2, x1
  401828:	str	x1, [sp, #128]
  40182c:	cmp	x1, x23
  401830:	b.cs	401bac <ferror@plt+0x5ec>  // b.hs, b.nlast
  401834:	add	x2, x2, x1
  401838:	cmp	x2, x23
  40183c:	b.ls	401848 <ferror@plt+0x288>  // b.plast
  401840:	sub	x1, x23, x1
  401844:	str	x1, [sp, #136]
  401848:	cmp	w19, #0x1
  40184c:	b.eq	401b5c <ferror@plt+0x59c>  // b.none
  401850:	cmp	w19, #0x2
  401854:	b.eq	4017f0 <ferror@plt+0x230>  // b.none
  401858:	add	x2, sp, #0x80
  40185c:	mov	w0, w21
  401860:	mov	x1, #0x1277                	// #4727
  401864:	bl	4015a0 <ioctl@plt>
  401868:	cbz	w0, 401804 <ferror@plt+0x244>
  40186c:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401870:	mov	w2, #0x5                   	// #5
  401874:	add	x1, x1, #0x160
  401878:	b	401b7c <ferror@plt+0x5bc>
  40187c:	cmp	w0, #0x76
  401880:	b.eq	401a9c <ferror@plt+0x4dc>  // b.none
  401884:	cmp	w0, #0x7a
  401888:	mov	w19, #0x1                   	// #1
  40188c:	b.eq	401668 <ferror@plt+0xa8>  // b.none
  401890:	cmp	w0, #0x73
  401894:	b.ne	401bf4 <ferror@plt+0x634>  // b.any
  401898:	mov	w19, #0x2                   	// #2
  40189c:	b	401668 <ferror@plt+0xa8>
  4018a0:	cmp	w0, #0x56
  4018a4:	b.ne	4018d8 <ferror@plt+0x318>  // b.any
  4018a8:	mov	w2, #0x5                   	// #5
  4018ac:	adrp	x1, 403000 <ferror@plt+0x1a40>
  4018b0:	mov	x0, #0x0                   	// #0
  4018b4:	add	x1, x1, #0xf80
  4018b8:	bl	401530 <dcgettext@plt>
  4018bc:	adrp	x1, 416000 <ferror@plt+0x14a40>
  4018c0:	adrp	x2, 403000 <ferror@plt+0x1a40>
  4018c4:	add	x2, x2, #0xf90
  4018c8:	ldr	x1, [x1, #472]
  4018cc:	bl	401560 <printf@plt>
  4018d0:	mov	w0, #0x0                   	// #0
  4018d4:	bl	4012e0 <exit@plt>
  4018d8:	cmp	w0, #0x68
  4018dc:	b.ne	401bf4 <ferror@plt+0x634>  // b.any
  4018e0:	adrp	x3, 416000 <ferror@plt+0x14a40>
  4018e4:	mov	w2, #0x5                   	// #5
  4018e8:	adrp	x1, 403000 <ferror@plt+0x1a40>
  4018ec:	mov	x0, #0x0                   	// #0
  4018f0:	ldr	x19, [x3, #464]
  4018f4:	add	x1, x1, #0xd20
  4018f8:	bl	401530 <dcgettext@plt>
  4018fc:	mov	x1, x19
  401900:	bl	4012d0 <fputs@plt>
  401904:	mov	w2, #0x5                   	// #5
  401908:	adrp	x1, 403000 <ferror@plt+0x1a40>
  40190c:	mov	x0, #0x0                   	// #0
  401910:	add	x1, x1, #0xd30
  401914:	bl	401530 <dcgettext@plt>
  401918:	mov	x1, x0
  40191c:	adrp	x2, 416000 <ferror@plt+0x14a40>
  401920:	mov	x0, x19
  401924:	ldr	x2, [x2, #472]
  401928:	bl	401580 <fprintf@plt>
  40192c:	mov	x1, x19
  401930:	mov	w0, #0xa                   	// #10
  401934:	bl	401330 <fputc@plt>
  401938:	mov	w2, #0x5                   	// #5
  40193c:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401940:	mov	x0, #0x0                   	// #0
  401944:	add	x1, x1, #0xd48
  401948:	bl	401530 <dcgettext@plt>
  40194c:	mov	x1, x19
  401950:	bl	4012d0 <fputs@plt>
  401954:	mov	w2, #0x5                   	// #5
  401958:	adrp	x1, 403000 <ferror@plt+0x1a40>
  40195c:	mov	x0, #0x0                   	// #0
  401960:	add	x1, x1, #0xd78
  401964:	bl	401530 <dcgettext@plt>
  401968:	mov	x1, x19
  40196c:	bl	4012d0 <fputs@plt>
  401970:	mov	w2, #0x5                   	// #5
  401974:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401978:	mov	x0, #0x0                   	// #0
  40197c:	add	x1, x1, #0xd88
  401980:	bl	401530 <dcgettext@plt>
  401984:	mov	x1, x19
  401988:	bl	4012d0 <fputs@plt>
  40198c:	mov	w2, #0x5                   	// #5
  401990:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401994:	mov	x0, #0x0                   	// #0
  401998:	add	x1, x1, #0xdc0
  40199c:	bl	401530 <dcgettext@plt>
  4019a0:	mov	x1, x19
  4019a4:	bl	4012d0 <fputs@plt>
  4019a8:	mov	w2, #0x5                   	// #5
  4019ac:	adrp	x1, 403000 <ferror@plt+0x1a40>
  4019b0:	mov	x0, #0x0                   	// #0
  4019b4:	add	x1, x1, #0xe08
  4019b8:	bl	401530 <dcgettext@plt>
  4019bc:	mov	x1, x19
  4019c0:	bl	4012d0 <fputs@plt>
  4019c4:	mov	w2, #0x5                   	// #5
  4019c8:	adrp	x1, 403000 <ferror@plt+0x1a40>
  4019cc:	mov	x0, #0x0                   	// #0
  4019d0:	add	x1, x1, #0xe50
  4019d4:	bl	401530 <dcgettext@plt>
  4019d8:	mov	x1, x19
  4019dc:	bl	4012d0 <fputs@plt>
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	adrp	x1, 403000 <ferror@plt+0x1a40>
  4019e8:	mov	x0, #0x0                   	// #0
  4019ec:	add	x1, x1, #0xe80
  4019f0:	bl	401530 <dcgettext@plt>
  4019f4:	mov	x1, x19
  4019f8:	bl	4012d0 <fputs@plt>
  4019fc:	mov	w2, #0x5                   	// #5
  401a00:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401a04:	mov	x0, #0x0                   	// #0
  401a08:	add	x1, x1, #0xeb8
  401a0c:	bl	401530 <dcgettext@plt>
  401a10:	mov	x1, x19
  401a14:	bl	4012d0 <fputs@plt>
  401a18:	mov	x1, x19
  401a1c:	mov	w0, #0xa                   	// #10
  401a20:	bl	401330 <fputc@plt>
  401a24:	mov	w2, #0x5                   	// #5
  401a28:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401a2c:	mov	x0, #0x0                   	// #0
  401a30:	add	x1, x1, #0xef0
  401a34:	bl	401530 <dcgettext@plt>
  401a38:	mov	x19, x0
  401a3c:	mov	w2, #0x5                   	// #5
  401a40:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401a44:	mov	x0, #0x0                   	// #0
  401a48:	add	x1, x1, #0xf08
  401a4c:	bl	401530 <dcgettext@plt>
  401a50:	mov	x4, x0
  401a54:	adrp	x3, 403000 <ferror@plt+0x1a40>
  401a58:	add	x3, x3, #0xf18
  401a5c:	mov	x2, x19
  401a60:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401a64:	adrp	x0, 403000 <ferror@plt+0x1a40>
  401a68:	add	x1, x1, #0xf28
  401a6c:	add	x0, x0, #0xf38
  401a70:	bl	401560 <printf@plt>
  401a74:	mov	w2, #0x5                   	// #5
  401a78:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401a7c:	mov	x0, #0x0                   	// #0
  401a80:	add	x1, x1, #0xf50
  401a84:	bl	401530 <dcgettext@plt>
  401a88:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401a8c:	add	x1, x1, #0xf70
  401a90:	bl	401560 <printf@plt>
  401a94:	mov	w0, #0x0                   	// #0
  401a98:	bl	4012e0 <exit@plt>
  401a9c:	mov	w25, #0x1                   	// #1
  401aa0:	b	401668 <ferror@plt+0xa8>
  401aa4:	ldr	x20, [x28, #448]
  401aa8:	mov	w2, #0x5                   	// #5
  401aac:	mov	x1, x27
  401ab0:	mov	x0, #0x0                   	// #0
  401ab4:	bl	401530 <dcgettext@plt>
  401ab8:	mov	x1, x0
  401abc:	mov	x0, x20
  401ac0:	bl	402df0 <ferror@plt+0x1830>
  401ac4:	mov	x20, x0
  401ac8:	b	401668 <ferror@plt+0xa8>
  401acc:	ldr	x3, [x28, #448]
  401ad0:	mov	x1, x26
  401ad4:	mov	w2, #0x5                   	// #5
  401ad8:	mov	x0, #0x0                   	// #0
  401adc:	str	x3, [sp, #104]
  401ae0:	bl	401530 <dcgettext@plt>
  401ae4:	mov	x1, x0
  401ae8:	ldr	x3, [sp, #104]
  401aec:	mov	x0, x3
  401af0:	bl	402df0 <ferror@plt+0x1830>
  401af4:	str	x0, [sp, #136]
  401af8:	b	401668 <ferror@plt+0xa8>
  401afc:	add	x0, sp, #0xa0
  401b00:	bl	4020b0 <ferror@plt+0xaf0>
  401b04:	ldr	x1, [sp, #160]
  401b08:	ldr	x0, [sp, #176]
  401b0c:	cmp	x1, x0
  401b10:	b.le	401b94 <ferror@plt+0x5d4>
  401b14:	ldr	x3, [sp, #168]
  401b18:	ldr	x2, [sp, #184]
  401b1c:	cmp	x3, x2
  401b20:	b.ge	401b30 <ferror@plt+0x570>  // b.tcont
  401b24:	add	x0, x0, #0x1
  401b28:	cmp	x1, x0
  401b2c:	b.le	401b94 <ferror@plt+0x5d4>
  401b30:	add	x2, sp, #0x90
  401b34:	mov	x1, x22
  401b38:	mov	w0, w19
  401b3c:	bl	401e68 <ferror@plt+0x8a8>
  401b40:	ldp	x2, x0, [sp, #136]
  401b44:	ldr	x1, [sp, #152]
  401b48:	ldp	x4, x5, [sp, #160]
  401b4c:	stp	x4, x5, [sp, #176]
  401b50:	add	x0, x0, x1
  401b54:	stp	x0, xzr, [sp, #144]
  401b58:	b	401820 <ferror@plt+0x260>
  401b5c:	add	x2, sp, #0x80
  401b60:	mov	w0, w21
  401b64:	mov	x1, #0x127f                	// #4735
  401b68:	bl	4015a0 <ioctl@plt>
  401b6c:	cbz	w0, 401804 <ferror@plt+0x244>
  401b70:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401b74:	add	x1, x1, #0x120
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x0, #0x0                   	// #0
  401b80:	bl	401530 <dcgettext@plt>
  401b84:	mov	x2, x22
  401b88:	mov	x1, x0
  401b8c:	mov	w0, #0x1                   	// #1
  401b90:	bl	401590 <err@plt>
  401b94:	ldr	x1, [sp, #128]
  401b98:	ldr	x2, [sp, #136]
  401b9c:	add	x1, x2, x1
  401ba0:	str	x1, [sp, #128]
  401ba4:	cmp	x1, x23
  401ba8:	b.cc	401834 <ferror@plt+0x274>  // b.lo, b.ul, b.last
  401bac:	cbz	w25, 401bb8 <ferror@plt+0x5f8>
  401bb0:	ldr	x0, [sp, #152]
  401bb4:	cbnz	x0, 401be0 <ferror@plt+0x620>
  401bb8:	mov	w0, w21
  401bbc:	bl	401420 <close@plt>
  401bc0:	mov	w0, #0x0                   	// #0
  401bc4:	ldp	x19, x20, [sp, #16]
  401bc8:	ldp	x21, x22, [sp, #32]
  401bcc:	ldp	x23, x24, [sp, #48]
  401bd0:	ldp	x25, x26, [sp, #64]
  401bd4:	ldp	x27, x28, [sp, #80]
  401bd8:	ldp	x29, x30, [sp], #320
  401bdc:	ret
  401be0:	mov	x1, x22
  401be4:	mov	w0, w19
  401be8:	add	x2, sp, #0x90
  401bec:	bl	401e68 <ferror@plt+0x8a8>
  401bf0:	b	401bb8 <ferror@plt+0x5f8>
  401bf4:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401bf8:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401bfc:	add	x1, x1, #0xfa8
  401c00:	mov	w2, #0x5                   	// #5
  401c04:	ldr	x19, [x0, #440]
  401c08:	mov	x0, #0x0                   	// #0
  401c0c:	bl	401530 <dcgettext@plt>
  401c10:	mov	x1, x0
  401c14:	adrp	x2, 416000 <ferror@plt+0x14a40>
  401c18:	mov	x0, x19
  401c1c:	ldr	x2, [x2, #472]
  401c20:	bl	401580 <fprintf@plt>
  401c24:	mov	w0, #0x1                   	// #1
  401c28:	bl	4012e0 <exit@plt>
  401c2c:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401c30:	mov	w2, #0x5                   	// #5
  401c34:	add	x1, x1, #0x140
  401c38:	b	401b7c <ferror@plt+0x5bc>
  401c3c:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401c40:	add	x1, x1, #0xff8
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	mov	x0, #0x0                   	// #0
  401c4c:	bl	401530 <dcgettext@plt>
  401c50:	bl	401510 <warnx@plt>
  401c54:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401c58:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401c5c:	mov	w2, #0x5                   	// #5
  401c60:	add	x1, x1, #0xfa8
  401c64:	ldr	x19, [x0, #440]
  401c68:	b	401c08 <ferror@plt+0x648>
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401c74:	mov	x0, #0x0                   	// #0
  401c78:	add	x1, x1, #0xfe0
  401c7c:	bl	401530 <dcgettext@plt>
  401c80:	mov	x1, x0
  401c84:	mov	w0, #0x1                   	// #1
  401c88:	bl	401540 <errx@plt>
  401c8c:	mov	w2, #0x5                   	// #5
  401c90:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401c94:	mov	x0, #0x0                   	// #0
  401c98:	add	x1, x1, #0xf0
  401c9c:	bl	401530 <dcgettext@plt>
  401ca0:	mov	x1, x0
  401ca4:	ldr	w4, [sp, #116]
  401ca8:	mov	x2, x22
  401cac:	ldr	x3, [sp, #136]
  401cb0:	mov	w0, #0x1                   	// #1
  401cb4:	bl	401540 <errx@plt>
  401cb8:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401cbc:	add	x1, x1, #0xc8
  401cc0:	mov	w2, #0x5                   	// #5
  401cc4:	mov	x0, #0x0                   	// #0
  401cc8:	bl	401530 <dcgettext@plt>
  401ccc:	mov	x2, x22
  401cd0:	mov	x1, x0
  401cd4:	mov	w0, #0x1                   	// #1
  401cd8:	bl	401540 <errx@plt>
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401ce4:	mov	x0, #0x0                   	// #0
  401ce8:	add	x1, x1, #0x98
  401cec:	bl	401530 <dcgettext@plt>
  401cf0:	mov	x1, x0
  401cf4:	ldr	w4, [sp, #116]
  401cf8:	mov	x2, x22
  401cfc:	ldr	x3, [sp, #128]
  401d00:	mov	w0, #0x1                   	// #1
  401d04:	bl	401540 <errx@plt>
  401d08:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	add	x1, x1, #0x78
  401d14:	b	401b7c <ferror@plt+0x5bc>
  401d18:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401d1c:	mov	w2, #0x5                   	// #5
  401d20:	add	x1, x1, #0x58
  401d24:	b	401b7c <ferror@plt+0x5bc>
  401d28:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	add	x1, x1, #0x40
  401d34:	b	401cc4 <ferror@plt+0x704>
  401d38:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401d3c:	mov	w2, #0x5                   	// #5
  401d40:	add	x1, x1, #0x28
  401d44:	b	401b7c <ferror@plt+0x5bc>
  401d48:	adrp	x1, 404000 <ferror@plt+0x2a40>
  401d4c:	mov	w2, #0x5                   	// #5
  401d50:	add	x1, x1, #0x18
  401d54:	b	401b7c <ferror@plt+0x5bc>
  401d58:	mov	x29, #0x0                   	// #0
  401d5c:	mov	x30, #0x0                   	// #0
  401d60:	mov	x5, x0
  401d64:	ldr	x1, [sp]
  401d68:	add	x2, sp, #0x8
  401d6c:	mov	x6, sp
  401d70:	movz	x0, #0x0, lsl #48
  401d74:	movk	x0, #0x0, lsl #32
  401d78:	movk	x0, #0x40, lsl #16
  401d7c:	movk	x0, #0x15d0
  401d80:	movz	x3, #0x0, lsl #48
  401d84:	movk	x3, #0x0, lsl #32
  401d88:	movk	x3, #0x40, lsl #16
  401d8c:	movk	x3, #0x3b80
  401d90:	movz	x4, #0x0, lsl #48
  401d94:	movk	x4, #0x0, lsl #32
  401d98:	movk	x4, #0x40, lsl #16
  401d9c:	movk	x4, #0x3c00
  401da0:	bl	4013d0 <__libc_start_main@plt>
  401da4:	bl	401440 <abort@plt>
  401da8:	adrp	x0, 415000 <ferror@plt+0x13a40>
  401dac:	ldr	x0, [x0, #4064]
  401db0:	cbz	x0, 401db8 <ferror@plt+0x7f8>
  401db4:	b	401430 <__gmon_start__@plt>
  401db8:	ret
  401dbc:	nop
  401dc0:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401dc4:	add	x0, x0, #0x1b8
  401dc8:	adrp	x1, 416000 <ferror@plt+0x14a40>
  401dcc:	add	x1, x1, #0x1b8
  401dd0:	cmp	x1, x0
  401dd4:	b.eq	401dec <ferror@plt+0x82c>  // b.none
  401dd8:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401ddc:	ldr	x1, [x1, #3120]
  401de0:	cbz	x1, 401dec <ferror@plt+0x82c>
  401de4:	mov	x16, x1
  401de8:	br	x16
  401dec:	ret
  401df0:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401df4:	add	x0, x0, #0x1b8
  401df8:	adrp	x1, 416000 <ferror@plt+0x14a40>
  401dfc:	add	x1, x1, #0x1b8
  401e00:	sub	x1, x1, x0
  401e04:	lsr	x2, x1, #63
  401e08:	add	x1, x2, x1, asr #3
  401e0c:	cmp	xzr, x1, asr #1
  401e10:	asr	x1, x1, #1
  401e14:	b.eq	401e2c <ferror@plt+0x86c>  // b.none
  401e18:	adrp	x2, 403000 <ferror@plt+0x1a40>
  401e1c:	ldr	x2, [x2, #3128]
  401e20:	cbz	x2, 401e2c <ferror@plt+0x86c>
  401e24:	mov	x16, x2
  401e28:	br	x16
  401e2c:	ret
  401e30:	stp	x29, x30, [sp, #-32]!
  401e34:	mov	x29, sp
  401e38:	str	x19, [sp, #16]
  401e3c:	adrp	x19, 416000 <ferror@plt+0x14a40>
  401e40:	ldrb	w0, [x19, #480]
  401e44:	cbnz	w0, 401e54 <ferror@plt+0x894>
  401e48:	bl	401dc0 <ferror@plt+0x800>
  401e4c:	mov	w0, #0x1                   	// #1
  401e50:	strb	w0, [x19, #480]
  401e54:	ldr	x19, [sp, #16]
  401e58:	ldp	x29, x30, [sp], #32
  401e5c:	ret
  401e60:	b	401df0 <ferror@plt+0x830>
  401e64:	nop
  401e68:	stp	x29, x30, [sp, #-32]!
  401e6c:	cmp	w0, #0x1
  401e70:	mov	x29, sp
  401e74:	stp	x19, x20, [sp, #16]
  401e78:	mov	x20, x1
  401e7c:	mov	x19, x2
  401e80:	b.eq	401e98 <ferror@plt+0x8d8>  // b.none
  401e84:	tst	w0, #0xfffffffd
  401e88:	b.eq	401ec0 <ferror@plt+0x900>  // b.none
  401e8c:	ldp	x19, x20, [sp, #16]
  401e90:	ldp	x29, x30, [sp], #32
  401e94:	ret
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401ea0:	mov	x0, #0x0                   	// #0
  401ea4:	add	x1, x1, #0xc40
  401ea8:	bl	401530 <dcgettext@plt>
  401eac:	mov	x1, x20
  401eb0:	ldp	x3, x2, [x19]
  401eb4:	ldp	x19, x20, [sp, #16]
  401eb8:	ldp	x29, x30, [sp], #32
  401ebc:	b	401560 <printf@plt>
  401ec0:	mov	w2, #0x5                   	// #5
  401ec4:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401ec8:	mov	x0, #0x0                   	// #0
  401ecc:	add	x1, x1, #0xc70
  401ed0:	bl	401530 <dcgettext@plt>
  401ed4:	mov	x1, x20
  401ed8:	ldp	x3, x2, [x19]
  401edc:	ldp	x19, x20, [sp, #16]
  401ee0:	ldp	x29, x30, [sp], #32
  401ee4:	b	401560 <printf@plt>
  401ee8:	stp	x29, x30, [sp, #-32]!
  401eec:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401ef0:	mov	x29, sp
  401ef4:	stp	x19, x20, [sp, #16]
  401ef8:	ldr	x20, [x0, #464]
  401efc:	bl	401570 <__errno_location@plt>
  401f00:	mov	x19, x0
  401f04:	mov	x0, x20
  401f08:	str	wzr, [x19]
  401f0c:	bl	4015c0 <ferror@plt>
  401f10:	cbz	w0, 401fb0 <ferror@plt+0x9f0>
  401f14:	ldr	w0, [x19]
  401f18:	cmp	w0, #0x9
  401f1c:	b.ne	401f60 <ferror@plt+0x9a0>  // b.any
  401f20:	adrp	x0, 416000 <ferror@plt+0x14a40>
  401f24:	ldr	x20, [x0, #440]
  401f28:	str	wzr, [x19]
  401f2c:	mov	x0, x20
  401f30:	bl	4015c0 <ferror@plt>
  401f34:	cbnz	w0, 401f48 <ferror@plt+0x988>
  401f38:	mov	x0, x20
  401f3c:	bl	401500 <fflush@plt>
  401f40:	cbz	w0, 401f90 <ferror@plt+0x9d0>
  401f44:	nop
  401f48:	ldr	w0, [x19]
  401f4c:	cmp	w0, #0x9
  401f50:	b.ne	401f88 <ferror@plt+0x9c8>  // b.any
  401f54:	ldp	x19, x20, [sp, #16]
  401f58:	ldp	x29, x30, [sp], #32
  401f5c:	ret
  401f60:	cmp	w0, #0x20
  401f64:	b.eq	401f20 <ferror@plt+0x960>  // b.none
  401f68:	adrp	x1, 403000 <ferror@plt+0x1a40>
  401f6c:	mov	w2, #0x5                   	// #5
  401f70:	add	x1, x1, #0xca0
  401f74:	cbz	w0, 401fdc <ferror@plt+0xa1c>
  401f78:	mov	x0, #0x0                   	// #0
  401f7c:	bl	401530 <dcgettext@plt>
  401f80:	bl	401480 <warn@plt>
  401f84:	nop
  401f88:	mov	w0, #0x1                   	// #1
  401f8c:	bl	4012a0 <_exit@plt>
  401f90:	mov	x0, x20
  401f94:	bl	401370 <fileno@plt>
  401f98:	tbnz	w0, #31, 401f48 <ferror@plt+0x988>
  401f9c:	bl	4012f0 <dup@plt>
  401fa0:	tbnz	w0, #31, 401f48 <ferror@plt+0x988>
  401fa4:	bl	401420 <close@plt>
  401fa8:	cbz	w0, 401f54 <ferror@plt+0x994>
  401fac:	b	401f48 <ferror@plt+0x988>
  401fb0:	mov	x0, x20
  401fb4:	bl	401500 <fflush@plt>
  401fb8:	cbnz	w0, 401f14 <ferror@plt+0x954>
  401fbc:	mov	x0, x20
  401fc0:	bl	401370 <fileno@plt>
  401fc4:	tbnz	w0, #31, 401f14 <ferror@plt+0x954>
  401fc8:	bl	4012f0 <dup@plt>
  401fcc:	tbnz	w0, #31, 401f14 <ferror@plt+0x954>
  401fd0:	bl	401420 <close@plt>
  401fd4:	cbz	w0, 401f20 <ferror@plt+0x960>
  401fd8:	b	401f14 <ferror@plt+0x954>
  401fdc:	mov	x0, #0x0                   	// #0
  401fe0:	bl	401530 <dcgettext@plt>
  401fe4:	bl	401510 <warnx@plt>
  401fe8:	b	401f88 <ferror@plt+0x9c8>
  401fec:	nop
  401ff0:	stp	x29, x30, [sp, #-176]!
  401ff4:	mov	x1, #0x0                   	// #0
  401ff8:	mov	x29, sp
  401ffc:	str	x19, [sp, #16]
  402000:	mov	x19, x0
  402004:	add	x0, sp, #0x30
  402008:	bl	4013f0 <gettimeofday@plt>
  40200c:	cbz	w0, 402028 <ferror@plt+0xa68>
  402010:	bl	401570 <__errno_location@plt>
  402014:	ldr	w0, [x0]
  402018:	neg	w0, w0
  40201c:	ldr	x19, [sp, #16]
  402020:	ldp	x29, x30, [sp], #176
  402024:	ret
  402028:	add	x1, sp, #0x20
  40202c:	mov	w0, #0x7                   	// #7
  402030:	bl	401340 <clock_gettime@plt>
  402034:	cbnz	w0, 402088 <ferror@plt+0xac8>
  402038:	ldp	x5, x4, [sp, #32]
  40203c:	mov	x2, #0xf7cf                	// #63439
  402040:	movk	x2, #0xe353, lsl #16
  402044:	movk	x2, #0x9ba5, lsl #32
  402048:	movk	x2, #0x20c4, lsl #48
  40204c:	ldp	x3, x1, [sp, #48]
  402050:	smulh	x2, x4, x2
  402054:	asr	x2, x2, #7
  402058:	sub	x2, x2, x4, asr #63
  40205c:	sub	x3, x3, x5
  402060:	sub	x1, x1, x2
  402064:	stp	x3, x1, [x19]
  402068:	tbz	x1, #63, 40201c <ferror@plt+0xa5c>
  40206c:	add	x1, x1, #0xf4, lsl #12
  402070:	sub	x3, x3, #0x1
  402074:	add	x1, x1, #0x240
  402078:	stp	x3, x1, [x19]
  40207c:	ldr	x19, [sp, #16]
  402080:	ldp	x29, x30, [sp], #176
  402084:	ret
  402088:	add	x0, sp, #0x40
  40208c:	bl	401310 <sysinfo@plt>
  402090:	cbnz	w0, 402010 <ferror@plt+0xa50>
  402094:	ldr	x1, [sp, #48]
  402098:	ldr	x2, [sp, #64]
  40209c:	sub	x1, x1, x2
  4020a0:	stp	x1, xzr, [x19]
  4020a4:	ldr	x19, [sp, #16]
  4020a8:	ldp	x29, x30, [sp], #176
  4020ac:	ret
  4020b0:	stp	x29, x30, [sp, #-48]!
  4020b4:	mov	x29, sp
  4020b8:	add	x1, sp, #0x20
  4020bc:	str	x19, [sp, #16]
  4020c0:	mov	x19, x0
  4020c4:	mov	w0, #0x4                   	// #4
  4020c8:	bl	401340 <clock_gettime@plt>
  4020cc:	cbnz	w0, 4020f4 <ferror@plt+0xb34>
  4020d0:	ldp	x3, x2, [sp, #32]
  4020d4:	mov	x1, #0xf7cf                	// #63439
  4020d8:	movk	x1, #0xe353, lsl #16
  4020dc:	movk	x1, #0x9ba5, lsl #32
  4020e0:	movk	x1, #0x20c4, lsl #48
  4020e4:	smulh	x1, x2, x1
  4020e8:	asr	x1, x1, #7
  4020ec:	sub	x1, x1, x2, asr #63
  4020f0:	stp	x3, x1, [x19]
  4020f4:	ldr	x19, [sp, #16]
  4020f8:	ldp	x29, x30, [sp], #48
  4020fc:	ret
  402100:	str	xzr, [x1]
  402104:	mov	x2, x0
  402108:	cbz	x0, 402180 <ferror@plt+0xbc0>
  40210c:	ldrsb	w3, [x0]
  402110:	cmp	w3, #0x2f
  402114:	b.ne	40216c <ferror@plt+0xbac>  // b.any
  402118:	ldrsb	w3, [x2, #1]
  40211c:	mov	x0, x2
  402120:	add	x2, x2, #0x1
  402124:	cmp	w3, #0x2f
  402128:	b.eq	402118 <ferror@plt+0xb58>  // b.none
  40212c:	mov	x3, #0x1                   	// #1
  402130:	str	x3, [x1]
  402134:	ldrsb	w3, [x0, #1]
  402138:	cmp	w3, #0x2f
  40213c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402140:	b.eq	402168 <ferror@plt+0xba8>  // b.none
  402144:	sub	x2, x2, #0x1
  402148:	mov	x3, #0x2                   	// #2
  40214c:	nop
  402150:	str	x3, [x1]
  402154:	ldrsb	w4, [x2, x3]
  402158:	add	x3, x3, #0x1
  40215c:	cmp	w4, #0x2f
  402160:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402164:	b.ne	402150 <ferror@plt+0xb90>  // b.any
  402168:	ret
  40216c:	mov	x0, #0x0                   	// #0
  402170:	cbz	w3, 402168 <ferror@plt+0xba8>
  402174:	mov	x0, x2
  402178:	add	x2, x2, #0x1
  40217c:	b	40212c <ferror@plt+0xb6c>
  402180:	mov	x0, #0x0                   	// #0
  402184:	ret
  402188:	stp	x29, x30, [sp, #-48]!
  40218c:	mov	x29, sp
  402190:	stp	x19, x20, [sp, #16]
  402194:	mov	x20, x0
  402198:	mov	w19, #0x0                   	// #0
  40219c:	str	x21, [sp, #32]
  4021a0:	mov	x21, x1
  4021a4:	ldrsb	w1, [x0]
  4021a8:	mov	x0, #0x0                   	// #0
  4021ac:	cbz	w1, 4021d4 <ferror@plt+0xc14>
  4021b0:	cmp	w1, #0x5c
  4021b4:	b.eq	4021e4 <ferror@plt+0xc24>  // b.none
  4021b8:	mov	x0, x21
  4021bc:	bl	4014f0 <strchr@plt>
  4021c0:	cbnz	x0, 402210 <ferror@plt+0xc50>
  4021c4:	add	w19, w19, #0x1
  4021c8:	sxtw	x0, w19
  4021cc:	ldrsb	w1, [x20, w19, sxtw]
  4021d0:	cbnz	w1, 4021b0 <ferror@plt+0xbf0>
  4021d4:	ldp	x19, x20, [sp, #16]
  4021d8:	ldr	x21, [sp, #32]
  4021dc:	ldp	x29, x30, [sp], #48
  4021e0:	ret
  4021e4:	add	w0, w19, #0x1
  4021e8:	ldrsb	w0, [x20, w0, sxtw]
  4021ec:	cbz	w0, 402210 <ferror@plt+0xc50>
  4021f0:	add	w19, w19, #0x2
  4021f4:	sxtw	x0, w19
  4021f8:	ldrsb	w1, [x20, w19, sxtw]
  4021fc:	cbnz	w1, 4021b0 <ferror@plt+0xbf0>
  402200:	ldp	x19, x20, [sp, #16]
  402204:	ldr	x21, [sp, #32]
  402208:	ldp	x29, x30, [sp], #48
  40220c:	ret
  402210:	sxtw	x0, w19
  402214:	ldp	x19, x20, [sp, #16]
  402218:	ldr	x21, [sp, #32]
  40221c:	ldp	x29, x30, [sp], #48
  402220:	ret
  402224:	nop
  402228:	stp	x29, x30, [sp, #-80]!
  40222c:	mov	x29, sp
  402230:	stp	x19, x20, [sp, #16]
  402234:	mov	x19, x0
  402238:	stp	x21, x22, [sp, #32]
  40223c:	mov	x22, x1
  402240:	mov	w21, w2
  402244:	str	x23, [sp, #48]
  402248:	adrp	x23, 416000 <ferror@plt+0x14a40>
  40224c:	str	xzr, [sp, #72]
  402250:	bl	401570 <__errno_location@plt>
  402254:	str	wzr, [x0]
  402258:	cbz	x19, 40226c <ferror@plt+0xcac>
  40225c:	mov	x20, x0
  402260:	ldrsb	w0, [x19]
  402264:	adrp	x23, 416000 <ferror@plt+0x14a40>
  402268:	cbnz	w0, 402284 <ferror@plt+0xcc4>
  40226c:	ldr	w0, [x23, #432]
  402270:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402274:	mov	x3, x19
  402278:	mov	x2, x22
  40227c:	add	x1, x1, #0x2c0
  402280:	bl	401540 <errx@plt>
  402284:	add	x1, sp, #0x48
  402288:	mov	w2, w21
  40228c:	mov	x0, x19
  402290:	mov	w3, #0x0                   	// #0
  402294:	bl	401400 <__strtoul_internal@plt>
  402298:	ldr	w1, [x20]
  40229c:	cbnz	w1, 4022cc <ferror@plt+0xd0c>
  4022a0:	ldr	x1, [sp, #72]
  4022a4:	cmp	x1, x19
  4022a8:	b.eq	40226c <ferror@plt+0xcac>  // b.none
  4022ac:	cbz	x1, 4022b8 <ferror@plt+0xcf8>
  4022b0:	ldrsb	w1, [x1]
  4022b4:	cbnz	w1, 40226c <ferror@plt+0xcac>
  4022b8:	ldp	x19, x20, [sp, #16]
  4022bc:	ldp	x21, x22, [sp, #32]
  4022c0:	ldr	x23, [sp, #48]
  4022c4:	ldp	x29, x30, [sp], #80
  4022c8:	ret
  4022cc:	ldr	w0, [x23, #432]
  4022d0:	cmp	w1, #0x22
  4022d4:	b.ne	40226c <ferror@plt+0xcac>  // b.any
  4022d8:	adrp	x1, 404000 <ferror@plt+0x2a40>
  4022dc:	mov	x3, x19
  4022e0:	mov	x2, x22
  4022e4:	add	x1, x1, #0x2c0
  4022e8:	bl	401590 <err@plt>
  4022ec:	nop
  4022f0:	stp	x29, x30, [sp, #-32]!
  4022f4:	mov	x29, sp
  4022f8:	stp	x19, x20, [sp, #16]
  4022fc:	mov	x19, x1
  402300:	mov	x20, x0
  402304:	bl	401570 <__errno_location@plt>
  402308:	mov	x4, x0
  40230c:	adrp	x0, 416000 <ferror@plt+0x14a40>
  402310:	mov	w5, #0x22                  	// #34
  402314:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402318:	mov	x3, x20
  40231c:	ldr	w0, [x0, #432]
  402320:	mov	x2, x19
  402324:	str	w5, [x4]
  402328:	add	x1, x1, #0x2c0
  40232c:	bl	401590 <err@plt>
  402330:	stp	x29, x30, [sp, #-32]!
  402334:	mov	x29, sp
  402338:	stp	x19, x20, [sp, #16]
  40233c:	mov	x20, x1
  402340:	mov	x19, x0
  402344:	bl	402228 <ferror@plt+0xc68>
  402348:	mov	x1, #0xffffffff            	// #4294967295
  40234c:	cmp	x0, x1
  402350:	b.hi	402360 <ferror@plt+0xda0>  // b.pmore
  402354:	ldp	x19, x20, [sp, #16]
  402358:	ldp	x29, x30, [sp], #32
  40235c:	ret
  402360:	mov	x1, x20
  402364:	mov	x0, x19
  402368:	bl	4022f0 <ferror@plt+0xd30>
  40236c:	nop
  402370:	adrp	x1, 416000 <ferror@plt+0x14a40>
  402374:	str	w0, [x1, #432]
  402378:	ret
  40237c:	nop
  402380:	stp	x29, x30, [sp, #-128]!
  402384:	mov	x29, sp
  402388:	stp	x19, x20, [sp, #16]
  40238c:	mov	x20, x0
  402390:	stp	x21, x22, [sp, #32]
  402394:	mov	x22, x1
  402398:	stp	x23, x24, [sp, #48]
  40239c:	mov	x23, x2
  4023a0:	str	xzr, [x1]
  4023a4:	bl	401570 <__errno_location@plt>
  4023a8:	mov	x21, x0
  4023ac:	cbz	x20, 402640 <ferror@plt+0x1080>
  4023b0:	ldrsb	w19, [x20]
  4023b4:	cbz	w19, 402640 <ferror@plt+0x1080>
  4023b8:	bl	401490 <__ctype_b_loc@plt>
  4023bc:	mov	x24, x0
  4023c0:	mov	x2, x20
  4023c4:	ldr	x0, [x0]
  4023c8:	b	4023d0 <ferror@plt+0xe10>
  4023cc:	ldrsb	w19, [x2, #1]!
  4023d0:	ubfiz	x1, x19, #1, #8
  4023d4:	ldrh	w1, [x0, x1]
  4023d8:	tbnz	w1, #13, 4023cc <ferror@plt+0xe0c>
  4023dc:	cmp	w19, #0x2d
  4023e0:	b.eq	402640 <ferror@plt+0x1080>  // b.none
  4023e4:	stp	x25, x26, [sp, #64]
  4023e8:	mov	x0, x20
  4023ec:	mov	w3, #0x0                   	// #0
  4023f0:	stp	x27, x28, [sp, #80]
  4023f4:	add	x27, sp, #0x78
  4023f8:	mov	x1, x27
  4023fc:	str	wzr, [x21]
  402400:	mov	w2, #0x0                   	// #0
  402404:	str	xzr, [sp, #120]
  402408:	bl	401400 <__strtoul_internal@plt>
  40240c:	mov	x25, x0
  402410:	ldr	x28, [sp, #120]
  402414:	ldr	w0, [x21]
  402418:	cmp	x28, x20
  40241c:	b.eq	402630 <ferror@plt+0x1070>  // b.none
  402420:	cbnz	w0, 402660 <ferror@plt+0x10a0>
  402424:	cbz	x28, 4026d4 <ferror@plt+0x1114>
  402428:	ldrsb	w0, [x28]
  40242c:	mov	w20, #0x0                   	// #0
  402430:	mov	x26, #0x0                   	// #0
  402434:	cbz	w0, 4026d4 <ferror@plt+0x1114>
  402438:	ldrsb	w0, [x28, #1]
  40243c:	cmp	w0, #0x69
  402440:	b.eq	4024ec <ferror@plt+0xf2c>  // b.none
  402444:	and	w1, w0, #0xffffffdf
  402448:	cmp	w1, #0x42
  40244c:	b.ne	4026c4 <ferror@plt+0x1104>  // b.any
  402450:	ldrsb	w0, [x28, #2]
  402454:	cbz	w0, 40270c <ferror@plt+0x114c>
  402458:	bl	401360 <localeconv@plt>
  40245c:	cbz	x0, 402638 <ferror@plt+0x1078>
  402460:	ldr	x1, [x0]
  402464:	cbz	x1, 402638 <ferror@plt+0x1078>
  402468:	mov	x0, x1
  40246c:	str	x1, [sp, #104]
  402470:	bl	4012c0 <strlen@plt>
  402474:	mov	x19, x0
  402478:	cbnz	x26, 402638 <ferror@plt+0x1078>
  40247c:	ldrsb	w0, [x28]
  402480:	cbz	w0, 402638 <ferror@plt+0x1078>
  402484:	ldr	x1, [sp, #104]
  402488:	mov	x2, x19
  40248c:	mov	x0, x1
  402490:	mov	x1, x28
  402494:	bl	4013b0 <strncmp@plt>
  402498:	cbnz	w0, 402638 <ferror@plt+0x1078>
  40249c:	ldrsb	w4, [x28, x19]
  4024a0:	add	x1, x28, x19
  4024a4:	cmp	w4, #0x30
  4024a8:	b.ne	4026e8 <ferror@plt+0x1128>  // b.any
  4024ac:	add	w0, w20, #0x1
  4024b0:	mov	x19, x1
  4024b4:	nop
  4024b8:	sub	w3, w19, w1
  4024bc:	ldrsb	w4, [x19, #1]!
  4024c0:	add	w20, w3, w0
  4024c4:	cmp	w4, #0x30
  4024c8:	b.eq	4024b8 <ferror@plt+0xef8>  // b.none
  4024cc:	ldr	x0, [x24]
  4024d0:	ldrh	w0, [x0, w4, sxtw #1]
  4024d4:	tbnz	w0, #11, 402674 <ferror@plt+0x10b4>
  4024d8:	mov	x28, x19
  4024dc:	str	x19, [sp, #120]
  4024e0:	ldrsb	w0, [x28, #1]
  4024e4:	cmp	w0, #0x69
  4024e8:	b.ne	402444 <ferror@plt+0xe84>  // b.any
  4024ec:	ldrsb	w0, [x28, #2]
  4024f0:	and	w0, w0, #0xffffffdf
  4024f4:	cmp	w0, #0x42
  4024f8:	b.ne	402458 <ferror@plt+0xe98>  // b.any
  4024fc:	ldrsb	w0, [x28, #3]
  402500:	cbnz	w0, 402458 <ferror@plt+0xe98>
  402504:	mov	x19, #0x400                 	// #1024
  402508:	ldrsb	w27, [x28]
  40250c:	adrp	x24, 404000 <ferror@plt+0x2a40>
  402510:	add	x24, x24, #0x2d0
  402514:	mov	x0, x24
  402518:	mov	w1, w27
  40251c:	bl	4014f0 <strchr@plt>
  402520:	cbz	x0, 402714 <ferror@plt+0x1154>
  402524:	sub	x1, x0, x24
  402528:	add	w1, w1, #0x1
  40252c:	cbz	w1, 402730 <ferror@plt+0x1170>
  402530:	sxtw	x2, w19
  402534:	umulh	x0, x25, x2
  402538:	cbnz	x0, 402700 <ferror@plt+0x1140>
  40253c:	sub	w0, w1, #0x2
  402540:	b	402550 <ferror@plt+0xf90>
  402544:	umulh	x3, x25, x2
  402548:	sub	w0, w0, #0x1
  40254c:	cbnz	x3, 402700 <ferror@plt+0x1140>
  402550:	mul	x25, x25, x2
  402554:	cmn	w0, #0x1
  402558:	b.ne	402544 <ferror@plt+0xf84>  // b.any
  40255c:	mov	w0, #0x0                   	// #0
  402560:	cbz	x23, 402568 <ferror@plt+0xfa8>
  402564:	str	w1, [x23]
  402568:	cmp	x26, #0x0
  40256c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402570:	b.eq	40261c <ferror@plt+0x105c>  // b.none
  402574:	sub	w1, w1, #0x2
  402578:	mov	x5, #0x1                   	// #1
  40257c:	b	40258c <ferror@plt+0xfcc>
  402580:	umulh	x2, x5, x19
  402584:	sub	w1, w1, #0x1
  402588:	cbnz	x2, 402598 <ferror@plt+0xfd8>
  40258c:	mul	x5, x5, x19
  402590:	cmn	w1, #0x1
  402594:	b.ne	402580 <ferror@plt+0xfc0>  // b.any
  402598:	cmp	x26, #0xa
  40259c:	mov	x1, #0xa                   	// #10
  4025a0:	b.ls	4025b8 <ferror@plt+0xff8>  // b.plast
  4025a4:	nop
  4025a8:	add	x1, x1, x1, lsl #2
  4025ac:	cmp	x26, x1, lsl #1
  4025b0:	lsl	x1, x1, #1
  4025b4:	b.hi	4025a8 <ferror@plt+0xfe8>  // b.pmore
  4025b8:	cbz	w20, 4025d4 <ferror@plt+0x1014>
  4025bc:	mov	w2, #0x0                   	// #0
  4025c0:	add	x1, x1, x1, lsl #2
  4025c4:	add	w2, w2, #0x1
  4025c8:	cmp	w20, w2
  4025cc:	lsl	x1, x1, #1
  4025d0:	b.ne	4025c0 <ferror@plt+0x1000>  // b.any
  4025d4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4025d8:	mov	x4, #0x1                   	// #1
  4025dc:	movk	x8, #0xcccd
  4025e0:	umulh	x6, x26, x8
  4025e4:	add	x7, x4, x4, lsl #2
  4025e8:	mov	x3, x4
  4025ec:	cmp	x26, #0x9
  4025f0:	lsl	x4, x7, #1
  4025f4:	lsr	x2, x6, #3
  4025f8:	add	x2, x2, x2, lsl #2
  4025fc:	sub	x2, x26, x2, lsl #1
  402600:	lsr	x26, x6, #3
  402604:	cbz	x2, 402618 <ferror@plt+0x1058>
  402608:	udiv	x3, x1, x3
  40260c:	udiv	x2, x3, x2
  402610:	udiv	x2, x5, x2
  402614:	add	x25, x25, x2
  402618:	b.hi	4025e0 <ferror@plt+0x1020>  // b.pmore
  40261c:	str	x25, [x22]
  402620:	tbnz	w0, #31, 4026f0 <ferror@plt+0x1130>
  402624:	ldp	x25, x26, [sp, #64]
  402628:	ldp	x27, x28, [sp, #80]
  40262c:	b	40264c <ferror@plt+0x108c>
  402630:	cbnz	w0, 40266c <ferror@plt+0x10ac>
  402634:	nop
  402638:	ldp	x25, x26, [sp, #64]
  40263c:	ldp	x27, x28, [sp, #80]
  402640:	mov	w1, #0x16                  	// #22
  402644:	mov	w0, #0xffffffea            	// #-22
  402648:	str	w1, [x21]
  40264c:	ldp	x19, x20, [sp, #16]
  402650:	ldp	x21, x22, [sp, #32]
  402654:	ldp	x23, x24, [sp, #48]
  402658:	ldp	x29, x30, [sp], #128
  40265c:	ret
  402660:	sub	x1, x25, #0x1
  402664:	cmn	x1, #0x3
  402668:	b.ls	402424 <ferror@plt+0xe64>  // b.plast
  40266c:	neg	w0, w0
  402670:	b	402620 <ferror@plt+0x1060>
  402674:	str	wzr, [x21]
  402678:	mov	x1, x27
  40267c:	mov	x0, x19
  402680:	mov	w3, #0x0                   	// #0
  402684:	mov	w2, #0x0                   	// #0
  402688:	str	xzr, [sp, #120]
  40268c:	bl	401400 <__strtoul_internal@plt>
  402690:	mov	x26, x0
  402694:	ldr	x28, [sp, #120]
  402698:	ldr	w0, [x21]
  40269c:	cmp	x28, x19
  4026a0:	b.eq	402630 <ferror@plt+0x1070>  // b.none
  4026a4:	cbz	w0, 4026cc <ferror@plt+0x110c>
  4026a8:	sub	x1, x26, #0x1
  4026ac:	cmn	x1, #0x3
  4026b0:	b.hi	40266c <ferror@plt+0x10ac>  // b.pmore
  4026b4:	cbz	x28, 402638 <ferror@plt+0x1078>
  4026b8:	ldrsb	w0, [x28]
  4026bc:	cbnz	w0, 402438 <ferror@plt+0xe78>
  4026c0:	b	402638 <ferror@plt+0x1078>
  4026c4:	cbnz	w0, 402458 <ferror@plt+0xe98>
  4026c8:	b	402504 <ferror@plt+0xf44>
  4026cc:	cbnz	x26, 4026b4 <ferror@plt+0x10f4>
  4026d0:	b	402438 <ferror@plt+0xe78>
  4026d4:	mov	w0, #0x0                   	// #0
  4026d8:	ldp	x27, x28, [sp, #80]
  4026dc:	str	x25, [x22]
  4026e0:	ldp	x25, x26, [sp, #64]
  4026e4:	b	40264c <ferror@plt+0x108c>
  4026e8:	mov	x19, x1
  4026ec:	b	4024cc <ferror@plt+0xf0c>
  4026f0:	neg	w1, w0
  4026f4:	ldp	x25, x26, [sp, #64]
  4026f8:	ldp	x27, x28, [sp, #80]
  4026fc:	b	402648 <ferror@plt+0x1088>
  402700:	mov	w0, #0xffffffde            	// #-34
  402704:	cbnz	x23, 402564 <ferror@plt+0xfa4>
  402708:	b	402568 <ferror@plt+0xfa8>
  40270c:	mov	x19, #0x3e8                 	// #1000
  402710:	b	402508 <ferror@plt+0xf48>
  402714:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402718:	add	x24, x1, #0x2e0
  40271c:	mov	x0, x24
  402720:	mov	w1, w27
  402724:	bl	4014f0 <strchr@plt>
  402728:	cbnz	x0, 402524 <ferror@plt+0xf64>
  40272c:	b	402638 <ferror@plt+0x1078>
  402730:	mov	w0, #0x0                   	// #0
  402734:	cbnz	x23, 402564 <ferror@plt+0xfa4>
  402738:	ldp	x27, x28, [sp, #80]
  40273c:	str	x25, [x22]
  402740:	ldp	x25, x26, [sp, #64]
  402744:	b	40264c <ferror@plt+0x108c>
  402748:	mov	x2, #0x0                   	// #0
  40274c:	b	402380 <ferror@plt+0xdc0>
  402750:	stp	x29, x30, [sp, #-48]!
  402754:	mov	x29, sp
  402758:	stp	x21, x22, [sp, #32]
  40275c:	mov	x22, x1
  402760:	cbz	x0, 4027c0 <ferror@plt+0x1200>
  402764:	mov	x21, x0
  402768:	stp	x19, x20, [sp, #16]
  40276c:	mov	x20, x0
  402770:	b	40278c <ferror@plt+0x11cc>
  402774:	bl	401490 <__ctype_b_loc@plt>
  402778:	ubfiz	x19, x19, #1, #8
  40277c:	ldr	x2, [x0]
  402780:	ldrh	w2, [x2, x19]
  402784:	tbz	w2, #11, 402794 <ferror@plt+0x11d4>
  402788:	add	x20, x20, #0x1
  40278c:	ldrsb	w19, [x20]
  402790:	cbnz	w19, 402774 <ferror@plt+0x11b4>
  402794:	cbz	x22, 40279c <ferror@plt+0x11dc>
  402798:	str	x20, [x22]
  40279c:	cmp	x20, x21
  4027a0:	b.ls	4027d8 <ferror@plt+0x1218>  // b.plast
  4027a4:	ldrsb	w1, [x20]
  4027a8:	mov	w0, #0x1                   	// #1
  4027ac:	ldp	x19, x20, [sp, #16]
  4027b0:	cbnz	w1, 4027c8 <ferror@plt+0x1208>
  4027b4:	ldp	x21, x22, [sp, #32]
  4027b8:	ldp	x29, x30, [sp], #48
  4027bc:	ret
  4027c0:	cbz	x1, 4027c8 <ferror@plt+0x1208>
  4027c4:	str	xzr, [x1]
  4027c8:	mov	w0, #0x0                   	// #0
  4027cc:	ldp	x21, x22, [sp, #32]
  4027d0:	ldp	x29, x30, [sp], #48
  4027d4:	ret
  4027d8:	mov	w0, #0x0                   	// #0
  4027dc:	ldp	x19, x20, [sp, #16]
  4027e0:	b	4027cc <ferror@plt+0x120c>
  4027e4:	nop
  4027e8:	stp	x29, x30, [sp, #-48]!
  4027ec:	mov	x29, sp
  4027f0:	stp	x21, x22, [sp, #32]
  4027f4:	mov	x22, x1
  4027f8:	cbz	x0, 402858 <ferror@plt+0x1298>
  4027fc:	mov	x21, x0
  402800:	stp	x19, x20, [sp, #16]
  402804:	mov	x20, x0
  402808:	b	402824 <ferror@plt+0x1264>
  40280c:	bl	401490 <__ctype_b_loc@plt>
  402810:	ubfiz	x19, x19, #1, #8
  402814:	ldr	x2, [x0]
  402818:	ldrh	w2, [x2, x19]
  40281c:	tbz	w2, #12, 40282c <ferror@plt+0x126c>
  402820:	add	x20, x20, #0x1
  402824:	ldrsb	w19, [x20]
  402828:	cbnz	w19, 40280c <ferror@plt+0x124c>
  40282c:	cbz	x22, 402834 <ferror@plt+0x1274>
  402830:	str	x20, [x22]
  402834:	cmp	x20, x21
  402838:	b.ls	402870 <ferror@plt+0x12b0>  // b.plast
  40283c:	ldrsb	w1, [x20]
  402840:	mov	w0, #0x1                   	// #1
  402844:	ldp	x19, x20, [sp, #16]
  402848:	cbnz	w1, 402860 <ferror@plt+0x12a0>
  40284c:	ldp	x21, x22, [sp, #32]
  402850:	ldp	x29, x30, [sp], #48
  402854:	ret
  402858:	cbz	x1, 402860 <ferror@plt+0x12a0>
  40285c:	str	xzr, [x1]
  402860:	mov	w0, #0x0                   	// #0
  402864:	ldp	x21, x22, [sp, #32]
  402868:	ldp	x29, x30, [sp], #48
  40286c:	ret
  402870:	mov	w0, #0x0                   	// #0
  402874:	ldp	x19, x20, [sp, #16]
  402878:	b	402864 <ferror@plt+0x12a4>
  40287c:	nop
  402880:	stp	x29, x30, [sp, #-128]!
  402884:	mov	x29, sp
  402888:	stp	x19, x20, [sp, #16]
  40288c:	mov	x20, x0
  402890:	mov	w0, #0xffffffd0            	// #-48
  402894:	stp	x21, x22, [sp, #32]
  402898:	mov	x21, x1
  40289c:	add	x22, sp, #0x80
  4028a0:	add	x1, sp, #0x50
  4028a4:	stp	x22, x22, [sp, #48]
  4028a8:	str	x1, [sp, #64]
  4028ac:	stp	w0, wzr, [sp, #72]
  4028b0:	stp	x2, x3, [sp, #80]
  4028b4:	stp	x4, x5, [sp, #96]
  4028b8:	stp	x6, x7, [sp, #112]
  4028bc:	b	402908 <ferror@plt+0x1348>
  4028c0:	ldr	x1, [x2]
  4028c4:	add	x0, x2, #0xf
  4028c8:	and	x0, x0, #0xfffffffffffffff8
  4028cc:	str	x0, [sp, #48]
  4028d0:	cbz	x1, 402948 <ferror@plt+0x1388>
  4028d4:	ldr	x2, [sp, #48]
  4028d8:	add	x0, x2, #0xf
  4028dc:	and	x0, x0, #0xfffffffffffffff8
  4028e0:	str	x0, [sp, #48]
  4028e4:	ldr	x19, [x2]
  4028e8:	cbz	x19, 402948 <ferror@plt+0x1388>
  4028ec:	mov	x0, x20
  4028f0:	bl	401470 <strcmp@plt>
  4028f4:	cbz	w0, 402964 <ferror@plt+0x13a4>
  4028f8:	mov	x1, x19
  4028fc:	mov	x0, x20
  402900:	bl	401470 <strcmp@plt>
  402904:	cbz	w0, 402968 <ferror@plt+0x13a8>
  402908:	ldr	w3, [sp, #72]
  40290c:	ldr	x2, [sp, #48]
  402910:	tbz	w3, #31, 4028c0 <ferror@plt+0x1300>
  402914:	add	w0, w3, #0x8
  402918:	str	w0, [sp, #72]
  40291c:	cmp	w0, #0x0
  402920:	b.gt	4028c0 <ferror@plt+0x1300>
  402924:	ldr	x1, [x22, w3, sxtw]
  402928:	cbz	x1, 402948 <ferror@plt+0x1388>
  40292c:	cbz	w0, 4028d8 <ferror@plt+0x1318>
  402930:	add	w3, w3, #0x10
  402934:	str	w3, [sp, #72]
  402938:	cmp	w3, #0x0
  40293c:	b.gt	4028d8 <ferror@plt+0x1318>
  402940:	add	x2, x22, w0, sxtw
  402944:	b	4028e4 <ferror@plt+0x1324>
  402948:	adrp	x0, 416000 <ferror@plt+0x14a40>
  40294c:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402950:	mov	x3, x20
  402954:	mov	x2, x21
  402958:	ldr	w0, [x0, #432]
  40295c:	add	x1, x1, #0x2c0
  402960:	bl	401540 <errx@plt>
  402964:	mov	w0, #0x1                   	// #1
  402968:	ldp	x19, x20, [sp, #16]
  40296c:	ldp	x21, x22, [sp, #32]
  402970:	ldp	x29, x30, [sp], #128
  402974:	ret
  402978:	cbz	x1, 4029a4 <ferror@plt+0x13e4>
  40297c:	add	x3, x0, x1
  402980:	sxtb	w2, w2
  402984:	b	402998 <ferror@plt+0x13d8>
  402988:	b.eq	4029a8 <ferror@plt+0x13e8>  // b.none
  40298c:	add	x0, x0, #0x1
  402990:	cmp	x3, x0
  402994:	b.eq	4029a4 <ferror@plt+0x13e4>  // b.none
  402998:	ldrsb	w1, [x0]
  40299c:	cmp	w2, w1
  4029a0:	cbnz	w1, 402988 <ferror@plt+0x13c8>
  4029a4:	mov	x0, #0x0                   	// #0
  4029a8:	ret
  4029ac:	nop
  4029b0:	stp	x29, x30, [sp, #-32]!
  4029b4:	mov	w2, #0xa                   	// #10
  4029b8:	mov	x29, sp
  4029bc:	stp	x19, x20, [sp, #16]
  4029c0:	mov	x20, x1
  4029c4:	mov	x19, x0
  4029c8:	bl	402330 <ferror@plt+0xd70>
  4029cc:	mov	w1, #0xffff                	// #65535
  4029d0:	cmp	w0, w1
  4029d4:	b.hi	4029e4 <ferror@plt+0x1424>  // b.pmore
  4029d8:	ldp	x19, x20, [sp, #16]
  4029dc:	ldp	x29, x30, [sp], #32
  4029e0:	ret
  4029e4:	mov	x1, x20
  4029e8:	mov	x0, x19
  4029ec:	bl	4022f0 <ferror@plt+0xd30>
  4029f0:	stp	x29, x30, [sp, #-32]!
  4029f4:	mov	w2, #0x10                  	// #16
  4029f8:	mov	x29, sp
  4029fc:	stp	x19, x20, [sp, #16]
  402a00:	mov	x20, x1
  402a04:	mov	x19, x0
  402a08:	bl	402330 <ferror@plt+0xd70>
  402a0c:	mov	w1, #0xffff                	// #65535
  402a10:	cmp	w0, w1
  402a14:	b.hi	402a24 <ferror@plt+0x1464>  // b.pmore
  402a18:	ldp	x19, x20, [sp, #16]
  402a1c:	ldp	x29, x30, [sp], #32
  402a20:	ret
  402a24:	mov	x1, x20
  402a28:	mov	x0, x19
  402a2c:	bl	4022f0 <ferror@plt+0xd30>
  402a30:	mov	w2, #0xa                   	// #10
  402a34:	b	402330 <ferror@plt+0xd70>
  402a38:	mov	w2, #0x10                  	// #16
  402a3c:	b	402330 <ferror@plt+0xd70>
  402a40:	stp	x29, x30, [sp, #-64]!
  402a44:	mov	x29, sp
  402a48:	stp	x19, x20, [sp, #16]
  402a4c:	mov	x19, x0
  402a50:	stp	x21, x22, [sp, #32]
  402a54:	mov	x21, x1
  402a58:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402a5c:	str	xzr, [sp, #56]
  402a60:	bl	401570 <__errno_location@plt>
  402a64:	str	wzr, [x0]
  402a68:	cbz	x19, 402a7c <ferror@plt+0x14bc>
  402a6c:	mov	x20, x0
  402a70:	ldrsb	w0, [x19]
  402a74:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402a78:	cbnz	w0, 402a94 <ferror@plt+0x14d4>
  402a7c:	ldr	w0, [x22, #432]
  402a80:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402a84:	mov	x3, x19
  402a88:	mov	x2, x21
  402a8c:	add	x1, x1, #0x2c0
  402a90:	bl	401540 <errx@plt>
  402a94:	add	x1, sp, #0x38
  402a98:	mov	x0, x19
  402a9c:	mov	w3, #0x0                   	// #0
  402aa0:	mov	w2, #0xa                   	// #10
  402aa4:	bl	4013a0 <__strtol_internal@plt>
  402aa8:	ldr	w1, [x20]
  402aac:	cbnz	w1, 402ad8 <ferror@plt+0x1518>
  402ab0:	ldr	x1, [sp, #56]
  402ab4:	cmp	x1, x19
  402ab8:	b.eq	402a7c <ferror@plt+0x14bc>  // b.none
  402abc:	cbz	x1, 402ac8 <ferror@plt+0x1508>
  402ac0:	ldrsb	w1, [x1]
  402ac4:	cbnz	w1, 402a7c <ferror@plt+0x14bc>
  402ac8:	ldp	x19, x20, [sp, #16]
  402acc:	ldp	x21, x22, [sp, #32]
  402ad0:	ldp	x29, x30, [sp], #64
  402ad4:	ret
  402ad8:	ldr	w0, [x22, #432]
  402adc:	cmp	w1, #0x22
  402ae0:	b.ne	402a7c <ferror@plt+0x14bc>  // b.any
  402ae4:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402ae8:	mov	x3, x19
  402aec:	mov	x2, x21
  402af0:	add	x1, x1, #0x2c0
  402af4:	bl	401590 <err@plt>
  402af8:	stp	x29, x30, [sp, #-32]!
  402afc:	mov	x29, sp
  402b00:	stp	x19, x20, [sp, #16]
  402b04:	mov	x19, x1
  402b08:	mov	x20, x0
  402b0c:	bl	402a40 <ferror@plt+0x1480>
  402b10:	mov	x2, #0x80000000            	// #2147483648
  402b14:	add	x2, x0, x2
  402b18:	mov	x1, #0xffffffff            	// #4294967295
  402b1c:	cmp	x2, x1
  402b20:	b.hi	402b30 <ferror@plt+0x1570>  // b.pmore
  402b24:	ldp	x19, x20, [sp, #16]
  402b28:	ldp	x29, x30, [sp], #32
  402b2c:	ret
  402b30:	bl	401570 <__errno_location@plt>
  402b34:	mov	x4, x0
  402b38:	adrp	x0, 416000 <ferror@plt+0x14a40>
  402b3c:	mov	w5, #0x22                  	// #34
  402b40:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402b44:	mov	x3, x20
  402b48:	ldr	w0, [x0, #432]
  402b4c:	mov	x2, x19
  402b50:	str	w5, [x4]
  402b54:	add	x1, x1, #0x2c0
  402b58:	bl	401590 <err@plt>
  402b5c:	nop
  402b60:	stp	x29, x30, [sp, #-32]!
  402b64:	mov	x29, sp
  402b68:	stp	x19, x20, [sp, #16]
  402b6c:	mov	x19, x1
  402b70:	mov	x20, x0
  402b74:	bl	402af8 <ferror@plt+0x1538>
  402b78:	add	w2, w0, #0x8, lsl #12
  402b7c:	mov	w1, #0xffff                	// #65535
  402b80:	cmp	w2, w1
  402b84:	b.hi	402b94 <ferror@plt+0x15d4>  // b.pmore
  402b88:	ldp	x19, x20, [sp, #16]
  402b8c:	ldp	x29, x30, [sp], #32
  402b90:	ret
  402b94:	bl	401570 <__errno_location@plt>
  402b98:	mov	x4, x0
  402b9c:	adrp	x0, 416000 <ferror@plt+0x14a40>
  402ba0:	mov	w5, #0x22                  	// #34
  402ba4:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402ba8:	mov	x3, x20
  402bac:	ldr	w0, [x0, #432]
  402bb0:	mov	x2, x19
  402bb4:	str	w5, [x4]
  402bb8:	add	x1, x1, #0x2c0
  402bbc:	bl	401590 <err@plt>
  402bc0:	mov	w2, #0xa                   	// #10
  402bc4:	b	402228 <ferror@plt+0xc68>
  402bc8:	mov	w2, #0x10                  	// #16
  402bcc:	b	402228 <ferror@plt+0xc68>
  402bd0:	stp	x29, x30, [sp, #-64]!
  402bd4:	mov	x29, sp
  402bd8:	stp	x19, x20, [sp, #16]
  402bdc:	mov	x19, x0
  402be0:	stp	x21, x22, [sp, #32]
  402be4:	mov	x21, x1
  402be8:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402bec:	str	xzr, [sp, #56]
  402bf0:	bl	401570 <__errno_location@plt>
  402bf4:	str	wzr, [x0]
  402bf8:	cbz	x19, 402c0c <ferror@plt+0x164c>
  402bfc:	mov	x20, x0
  402c00:	ldrsb	w0, [x19]
  402c04:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402c08:	cbnz	w0, 402c24 <ferror@plt+0x1664>
  402c0c:	ldr	w0, [x22, #432]
  402c10:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402c14:	mov	x3, x19
  402c18:	mov	x2, x21
  402c1c:	add	x1, x1, #0x2c0
  402c20:	bl	401540 <errx@plt>
  402c24:	mov	x0, x19
  402c28:	add	x1, sp, #0x38
  402c2c:	bl	401300 <strtod@plt>
  402c30:	ldr	w0, [x20]
  402c34:	cbnz	w0, 402c60 <ferror@plt+0x16a0>
  402c38:	ldr	x0, [sp, #56]
  402c3c:	cmp	x0, x19
  402c40:	b.eq	402c0c <ferror@plt+0x164c>  // b.none
  402c44:	cbz	x0, 402c50 <ferror@plt+0x1690>
  402c48:	ldrsb	w0, [x0]
  402c4c:	cbnz	w0, 402c0c <ferror@plt+0x164c>
  402c50:	ldp	x19, x20, [sp, #16]
  402c54:	ldp	x21, x22, [sp, #32]
  402c58:	ldp	x29, x30, [sp], #64
  402c5c:	ret
  402c60:	cmp	w0, #0x22
  402c64:	ldr	w0, [x22, #432]
  402c68:	b.ne	402c0c <ferror@plt+0x164c>  // b.any
  402c6c:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402c70:	mov	x3, x19
  402c74:	mov	x2, x21
  402c78:	add	x1, x1, #0x2c0
  402c7c:	bl	401590 <err@plt>
  402c80:	stp	x29, x30, [sp, #-64]!
  402c84:	mov	x29, sp
  402c88:	stp	x19, x20, [sp, #16]
  402c8c:	mov	x19, x0
  402c90:	stp	x21, x22, [sp, #32]
  402c94:	mov	x21, x1
  402c98:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402c9c:	str	xzr, [sp, #56]
  402ca0:	bl	401570 <__errno_location@plt>
  402ca4:	str	wzr, [x0]
  402ca8:	cbz	x19, 402cbc <ferror@plt+0x16fc>
  402cac:	mov	x20, x0
  402cb0:	ldrsb	w0, [x19]
  402cb4:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402cb8:	cbnz	w0, 402cd4 <ferror@plt+0x1714>
  402cbc:	ldr	w0, [x22, #432]
  402cc0:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402cc4:	mov	x3, x19
  402cc8:	mov	x2, x21
  402ccc:	add	x1, x1, #0x2c0
  402cd0:	bl	401540 <errx@plt>
  402cd4:	add	x1, sp, #0x38
  402cd8:	mov	x0, x19
  402cdc:	mov	w2, #0xa                   	// #10
  402ce0:	bl	4014a0 <strtol@plt>
  402ce4:	ldr	w1, [x20]
  402ce8:	cbnz	w1, 402d14 <ferror@plt+0x1754>
  402cec:	ldr	x1, [sp, #56]
  402cf0:	cmp	x1, x19
  402cf4:	b.eq	402cbc <ferror@plt+0x16fc>  // b.none
  402cf8:	cbz	x1, 402d04 <ferror@plt+0x1744>
  402cfc:	ldrsb	w1, [x1]
  402d00:	cbnz	w1, 402cbc <ferror@plt+0x16fc>
  402d04:	ldp	x19, x20, [sp, #16]
  402d08:	ldp	x21, x22, [sp, #32]
  402d0c:	ldp	x29, x30, [sp], #64
  402d10:	ret
  402d14:	ldr	w0, [x22, #432]
  402d18:	cmp	w1, #0x22
  402d1c:	b.ne	402cbc <ferror@plt+0x16fc>  // b.any
  402d20:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402d24:	mov	x3, x19
  402d28:	mov	x2, x21
  402d2c:	add	x1, x1, #0x2c0
  402d30:	bl	401590 <err@plt>
  402d34:	nop
  402d38:	stp	x29, x30, [sp, #-64]!
  402d3c:	mov	x29, sp
  402d40:	stp	x19, x20, [sp, #16]
  402d44:	mov	x19, x0
  402d48:	stp	x21, x22, [sp, #32]
  402d4c:	mov	x21, x1
  402d50:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402d54:	str	xzr, [sp, #56]
  402d58:	bl	401570 <__errno_location@plt>
  402d5c:	str	wzr, [x0]
  402d60:	cbz	x19, 402d74 <ferror@plt+0x17b4>
  402d64:	mov	x20, x0
  402d68:	ldrsb	w0, [x19]
  402d6c:	adrp	x22, 416000 <ferror@plt+0x14a40>
  402d70:	cbnz	w0, 402d8c <ferror@plt+0x17cc>
  402d74:	ldr	w0, [x22, #432]
  402d78:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402d7c:	mov	x3, x19
  402d80:	mov	x2, x21
  402d84:	add	x1, x1, #0x2c0
  402d88:	bl	401540 <errx@plt>
  402d8c:	add	x1, sp, #0x38
  402d90:	mov	x0, x19
  402d94:	mov	w2, #0xa                   	// #10
  402d98:	bl	4012b0 <strtoul@plt>
  402d9c:	ldr	w1, [x20]
  402da0:	cbnz	w1, 402dcc <ferror@plt+0x180c>
  402da4:	ldr	x1, [sp, #56]
  402da8:	cmp	x1, x19
  402dac:	b.eq	402d74 <ferror@plt+0x17b4>  // b.none
  402db0:	cbz	x1, 402dbc <ferror@plt+0x17fc>
  402db4:	ldrsb	w1, [x1]
  402db8:	cbnz	w1, 402d74 <ferror@plt+0x17b4>
  402dbc:	ldp	x19, x20, [sp, #16]
  402dc0:	ldp	x21, x22, [sp, #32]
  402dc4:	ldp	x29, x30, [sp], #64
  402dc8:	ret
  402dcc:	ldr	w0, [x22, #432]
  402dd0:	cmp	w1, #0x22
  402dd4:	b.ne	402d74 <ferror@plt+0x17b4>  // b.any
  402dd8:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402ddc:	mov	x3, x19
  402de0:	mov	x2, x21
  402de4:	add	x1, x1, #0x2c0
  402de8:	bl	401590 <err@plt>
  402dec:	nop
  402df0:	stp	x29, x30, [sp, #-48]!
  402df4:	mov	x29, sp
  402df8:	stp	x19, x20, [sp, #16]
  402dfc:	mov	x19, x1
  402e00:	mov	x20, x0
  402e04:	add	x1, sp, #0x28
  402e08:	bl	402748 <ferror@plt+0x1188>
  402e0c:	cbz	w0, 402e44 <ferror@plt+0x1884>
  402e10:	bl	401570 <__errno_location@plt>
  402e14:	ldr	w1, [x0]
  402e18:	adrp	x2, 416000 <ferror@plt+0x14a40>
  402e1c:	mov	x3, x20
  402e20:	ldr	w0, [x2, #432]
  402e24:	mov	x2, x19
  402e28:	cbz	w1, 402e38 <ferror@plt+0x1878>
  402e2c:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402e30:	add	x1, x1, #0x2c0
  402e34:	bl	401590 <err@plt>
  402e38:	adrp	x1, 404000 <ferror@plt+0x2a40>
  402e3c:	add	x1, x1, #0x2c0
  402e40:	bl	401540 <errx@plt>
  402e44:	ldp	x19, x20, [sp, #16]
  402e48:	ldr	x0, [sp, #40]
  402e4c:	ldp	x29, x30, [sp], #48
  402e50:	ret
  402e54:	nop
  402e58:	stp	x29, x30, [sp, #-32]!
  402e5c:	mov	x29, sp
  402e60:	str	x19, [sp, #16]
  402e64:	mov	x19, x1
  402e68:	mov	x1, x2
  402e6c:	bl	402bd0 <ferror@plt+0x1610>
  402e70:	fcvtzs	d2, d0
  402e74:	mov	x0, #0x848000000000        	// #145685290680320
  402e78:	movk	x0, #0x412e, lsl #48
  402e7c:	fmov	d1, x0
  402e80:	scvtf	d3, d2
  402e84:	fsub	d0, d0, d3
  402e88:	fmul	d0, d0, d1
  402e8c:	fcvtzs	d0, d0
  402e90:	stp	d2, d0, [x19]
  402e94:	ldr	x19, [sp, #16]
  402e98:	ldp	x29, x30, [sp], #32
  402e9c:	ret
  402ea0:	mov	w2, w0
  402ea4:	mov	x0, x1
  402ea8:	and	w1, w2, #0xf000
  402eac:	add	x14, x0, #0x1
  402eb0:	cmp	w1, #0x4, lsl #12
  402eb4:	add	x13, x0, #0x2
  402eb8:	add	x12, x0, #0x3
  402ebc:	add	x11, x0, #0x4
  402ec0:	add	x10, x0, #0x5
  402ec4:	add	x9, x0, #0x6
  402ec8:	add	x8, x0, #0x7
  402ecc:	add	x7, x0, #0x8
  402ed0:	add	x6, x0, #0x9
  402ed4:	b.eq	403040 <ferror@plt+0x1a80>  // b.none
  402ed8:	cmp	w1, #0xa, lsl #12
  402edc:	b.eq	402f34 <ferror@plt+0x1974>  // b.none
  402ee0:	cmp	w1, #0x2, lsl #12
  402ee4:	b.eq	403060 <ferror@plt+0x1aa0>  // b.none
  402ee8:	cmp	w1, #0x6, lsl #12
  402eec:	b.eq	403050 <ferror@plt+0x1a90>  // b.none
  402ef0:	cmp	w1, #0xc, lsl #12
  402ef4:	b.eq	403070 <ferror@plt+0x1ab0>  // b.none
  402ef8:	cmp	w1, #0x1, lsl #12
  402efc:	b.eq	403080 <ferror@plt+0x1ac0>  // b.none
  402f00:	cmp	w1, #0x8, lsl #12
  402f04:	b.eq	403090 <ferror@plt+0x1ad0>  // b.none
  402f08:	mov	x4, x6
  402f0c:	mov	x6, x7
  402f10:	mov	x7, x8
  402f14:	mov	x8, x9
  402f18:	mov	x9, x10
  402f1c:	mov	x10, x11
  402f20:	mov	x11, x12
  402f24:	mov	x12, x13
  402f28:	mov	x13, x14
  402f2c:	mov	x14, x0
  402f30:	b	402f40 <ferror@plt+0x1980>
  402f34:	mov	x4, x0
  402f38:	mov	w1, #0x6c                  	// #108
  402f3c:	strb	w1, [x4], #10
  402f40:	tst	x2, #0x100
  402f44:	mov	w5, #0x2d                  	// #45
  402f48:	mov	w3, #0x72                  	// #114
  402f4c:	csel	w3, w3, w5, ne  // ne = any
  402f50:	tst	x2, #0x80
  402f54:	strb	w3, [x14]
  402f58:	mov	w3, #0x77                  	// #119
  402f5c:	csel	w3, w3, w5, ne  // ne = any
  402f60:	strb	w3, [x13]
  402f64:	and	w1, w2, #0x40
  402f68:	tbz	w2, #11, 403008 <ferror@plt+0x1a48>
  402f6c:	cmp	w1, #0x0
  402f70:	mov	w3, #0x53                  	// #83
  402f74:	mov	w1, #0x73                  	// #115
  402f78:	csel	w1, w1, w3, ne  // ne = any
  402f7c:	tst	x2, #0x20
  402f80:	strb	w1, [x12]
  402f84:	mov	w5, #0x2d                  	// #45
  402f88:	mov	w3, #0x72                  	// #114
  402f8c:	csel	w3, w3, w5, ne  // ne = any
  402f90:	tst	x2, #0x10
  402f94:	strb	w3, [x11]
  402f98:	mov	w3, #0x77                  	// #119
  402f9c:	csel	w3, w3, w5, ne  // ne = any
  402fa0:	strb	w3, [x10]
  402fa4:	and	w1, w2, #0x8
  402fa8:	tbz	w2, #10, 403030 <ferror@plt+0x1a70>
  402fac:	cmp	w1, #0x0
  402fb0:	mov	w3, #0x53                  	// #83
  402fb4:	mov	w1, #0x73                  	// #115
  402fb8:	csel	w1, w1, w3, ne  // ne = any
  402fbc:	tst	x2, #0x4
  402fc0:	strb	w1, [x9]
  402fc4:	mov	w5, #0x2d                  	// #45
  402fc8:	mov	w3, #0x72                  	// #114
  402fcc:	csel	w3, w3, w5, ne  // ne = any
  402fd0:	tst	x2, #0x2
  402fd4:	strb	w3, [x8]
  402fd8:	mov	w3, #0x77                  	// #119
  402fdc:	csel	w3, w3, w5, ne  // ne = any
  402fe0:	strb	w3, [x7]
  402fe4:	and	w1, w2, #0x1
  402fe8:	tbz	w2, #9, 403018 <ferror@plt+0x1a58>
  402fec:	cmp	w1, #0x0
  402ff0:	mov	w2, #0x54                  	// #84
  402ff4:	mov	w1, #0x74                  	// #116
  402ff8:	csel	w1, w1, w2, ne  // ne = any
  402ffc:	strb	w1, [x6]
  403000:	strb	wzr, [x4]
  403004:	ret
  403008:	cmp	w1, #0x0
  40300c:	mov	w1, #0x78                  	// #120
  403010:	csel	w1, w1, w5, ne  // ne = any
  403014:	b	402f7c <ferror@plt+0x19bc>
  403018:	cmp	w1, #0x0
  40301c:	mov	w1, #0x78                  	// #120
  403020:	csel	w1, w1, w5, ne  // ne = any
  403024:	strb	w1, [x6]
  403028:	strb	wzr, [x4]
  40302c:	ret
  403030:	cmp	w1, #0x0
  403034:	mov	w1, #0x78                  	// #120
  403038:	csel	w1, w1, w5, ne  // ne = any
  40303c:	b	402fbc <ferror@plt+0x19fc>
  403040:	mov	x4, x0
  403044:	mov	w1, #0x64                  	// #100
  403048:	strb	w1, [x4], #10
  40304c:	b	402f40 <ferror@plt+0x1980>
  403050:	mov	x4, x0
  403054:	mov	w1, #0x62                  	// #98
  403058:	strb	w1, [x4], #10
  40305c:	b	402f40 <ferror@plt+0x1980>
  403060:	mov	x4, x0
  403064:	mov	w1, #0x63                  	// #99
  403068:	strb	w1, [x4], #10
  40306c:	b	402f40 <ferror@plt+0x1980>
  403070:	mov	x4, x0
  403074:	mov	w1, #0x73                  	// #115
  403078:	strb	w1, [x4], #10
  40307c:	b	402f40 <ferror@plt+0x1980>
  403080:	mov	x4, x0
  403084:	mov	w1, #0x70                  	// #112
  403088:	strb	w1, [x4], #10
  40308c:	b	402f40 <ferror@plt+0x1980>
  403090:	mov	x4, x0
  403094:	mov	w1, #0x2d                  	// #45
  403098:	strb	w1, [x4], #10
  40309c:	b	402f40 <ferror@plt+0x1980>
  4030a0:	stp	x29, x30, [sp, #-96]!
  4030a4:	mov	x29, sp
  4030a8:	stp	x19, x20, [sp, #16]
  4030ac:	stp	x21, x22, [sp, #32]
  4030b0:	add	x21, sp, #0x38
  4030b4:	mov	x4, x21
  4030b8:	tbz	w0, #1, 4030c8 <ferror@plt+0x1b08>
  4030bc:	add	x4, x21, #0x1
  4030c0:	mov	w2, #0x20                  	// #32
  4030c4:	strb	w2, [sp, #56]
  4030c8:	mov	w2, #0xa                   	// #10
  4030cc:	mov	x5, #0x1                   	// #1
  4030d0:	lsl	x3, x5, x2
  4030d4:	cmp	x1, x3
  4030d8:	b.cc	4031ec <ferror@plt+0x1c2c>  // b.lo, b.ul, b.last
  4030dc:	add	w2, w2, #0xa
  4030e0:	cmp	w2, #0x46
  4030e4:	b.ne	4030d0 <ferror@plt+0x1b10>  // b.any
  4030e8:	mov	w19, #0x3c                  	// #60
  4030ec:	mov	w8, #0xcccd                	// #52429
  4030f0:	adrp	x6, 404000 <ferror@plt+0x2a40>
  4030f4:	movk	w8, #0xcccc, lsl #16
  4030f8:	add	x6, x6, #0x2f8
  4030fc:	mov	x5, #0xffffffffffffffff    	// #-1
  403100:	and	w7, w0, #0x1
  403104:	umull	x8, w19, w8
  403108:	lsl	x5, x5, x19
  40310c:	lsr	x19, x1, x19
  403110:	bic	x5, x1, x5
  403114:	mov	w3, w19
  403118:	lsr	x8, x8, #35
  40311c:	ldrsb	w1, [x6, w8, sxtw]
  403120:	strb	w1, [x4]
  403124:	cmp	w1, #0x42
  403128:	add	x1, x4, #0x1
  40312c:	csel	w7, w7, wzr, ne  // ne = any
  403130:	cbz	w7, 403140 <ferror@plt+0x1b80>
  403134:	add	x1, x4, #0x3
  403138:	mov	w6, #0x4269                	// #17001
  40313c:	sturh	w6, [x4, #1]
  403140:	strb	wzr, [x1]
  403144:	cbz	x5, 403200 <ferror@plt+0x1c40>
  403148:	sub	w2, w2, #0x14
  40314c:	lsr	x2, x5, x2
  403150:	tbz	w0, #2, 403234 <ferror@plt+0x1c74>
  403154:	add	x2, x2, #0x5
  403158:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40315c:	movk	x0, #0xcccd
  403160:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403164:	movk	x4, #0x1999, lsl #48
  403168:	umulh	x20, x2, x0
  40316c:	lsr	x20, x20, #3
  403170:	mul	x1, x20, x0
  403174:	umulh	x0, x20, x0
  403178:	ror	x1, x1, #1
  40317c:	lsr	x0, x0, #3
  403180:	cmp	x1, x4
  403184:	csel	x20, x20, x0, hi  // hi = pmore
  403188:	cbz	x20, 403200 <ferror@plt+0x1c40>
  40318c:	bl	401360 <localeconv@plt>
  403190:	cbz	x0, 403264 <ferror@plt+0x1ca4>
  403194:	ldr	x4, [x0]
  403198:	cbz	x4, 403264 <ferror@plt+0x1ca4>
  40319c:	ldrsb	w1, [x4]
  4031a0:	adrp	x0, 404000 <ferror@plt+0x2a40>
  4031a4:	add	x0, x0, #0x2f0
  4031a8:	cmp	w1, #0x0
  4031ac:	csel	x4, x0, x4, eq  // eq = none
  4031b0:	mov	x6, x21
  4031b4:	mov	x5, x20
  4031b8:	mov	w3, w19
  4031bc:	adrp	x2, 404000 <ferror@plt+0x2a40>
  4031c0:	add	x2, x2, #0x300
  4031c4:	add	x22, sp, #0x40
  4031c8:	mov	x1, #0x20                  	// #32
  4031cc:	mov	x0, x22
  4031d0:	bl	401350 <snprintf@plt>
  4031d4:	mov	x0, x22
  4031d8:	bl	401410 <strdup@plt>
  4031dc:	ldp	x19, x20, [sp, #16]
  4031e0:	ldp	x21, x22, [sp, #32]
  4031e4:	ldp	x29, x30, [sp], #96
  4031e8:	ret
  4031ec:	subs	w19, w2, #0xa
  4031f0:	b.ne	4030ec <ferror@plt+0x1b2c>  // b.any
  4031f4:	mov	w3, w1
  4031f8:	mov	w0, #0x42                  	// #66
  4031fc:	strh	w0, [x4]
  403200:	mov	x4, x21
  403204:	adrp	x2, 404000 <ferror@plt+0x2a40>
  403208:	add	x2, x2, #0x310
  40320c:	add	x22, sp, #0x40
  403210:	mov	x1, #0x20                  	// #32
  403214:	mov	x0, x22
  403218:	bl	401350 <snprintf@plt>
  40321c:	mov	x0, x22
  403220:	bl	401410 <strdup@plt>
  403224:	ldp	x19, x20, [sp, #16]
  403228:	ldp	x21, x22, [sp, #32]
  40322c:	ldp	x29, x30, [sp], #96
  403230:	ret
  403234:	add	x2, x2, #0x32
  403238:	mov	x5, #0xf5c3                	// #62915
  40323c:	movk	x5, #0x5c28, lsl #16
  403240:	lsr	x20, x2, #2
  403244:	movk	x5, #0xc28f, lsl #32
  403248:	movk	x5, #0x28f5, lsl #48
  40324c:	umulh	x20, x20, x5
  403250:	lsr	x20, x20, #2
  403254:	cmp	x20, #0xa
  403258:	b.ne	403188 <ferror@plt+0x1bc8>  // b.any
  40325c:	add	w3, w19, #0x1
  403260:	b	403200 <ferror@plt+0x1c40>
  403264:	adrp	x4, 404000 <ferror@plt+0x2a40>
  403268:	add	x4, x4, #0x2f0
  40326c:	b	4031b0 <ferror@plt+0x1bf0>
  403270:	cbz	x0, 40336c <ferror@plt+0x1dac>
  403274:	stp	x29, x30, [sp, #-64]!
  403278:	mov	x29, sp
  40327c:	stp	x19, x20, [sp, #16]
  403280:	mov	x20, x0
  403284:	ldrsb	w4, [x0]
  403288:	cbz	w4, 40335c <ferror@plt+0x1d9c>
  40328c:	cmp	x1, #0x0
  403290:	stp	x21, x22, [sp, #32]
  403294:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403298:	stp	x23, x24, [sp, #48]
  40329c:	mov	x21, x2
  4032a0:	mov	x23, x1
  4032a4:	mov	x22, x3
  4032a8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4032ac:	b.eq	403354 <ferror@plt+0x1d94>  // b.none
  4032b0:	mov	x19, #0x0                   	// #0
  4032b4:	nop
  4032b8:	cmp	w4, #0x2c
  4032bc:	ldrsb	w4, [x20, #1]
  4032c0:	b.eq	4032ec <ferror@plt+0x1d2c>  // b.none
  4032c4:	cbz	w4, 4032f4 <ferror@plt+0x1d34>
  4032c8:	add	x20, x20, #0x1
  4032cc:	cmp	x21, x19
  4032d0:	b.hi	4032b8 <ferror@plt+0x1cf8>  // b.pmore
  4032d4:	mov	w0, #0xfffffffe            	// #-2
  4032d8:	ldp	x19, x20, [sp, #16]
  4032dc:	ldp	x21, x22, [sp, #32]
  4032e0:	ldp	x23, x24, [sp, #48]
  4032e4:	ldp	x29, x30, [sp], #64
  4032e8:	ret
  4032ec:	mov	x24, x20
  4032f0:	cbnz	w4, 4032f8 <ferror@plt+0x1d38>
  4032f4:	add	x24, x20, #0x1
  4032f8:	cmp	x0, x24
  4032fc:	b.cs	403354 <ferror@plt+0x1d94>  // b.hs, b.nlast
  403300:	sub	x1, x24, x0
  403304:	blr	x22
  403308:	cmn	w0, #0x1
  40330c:	b.eq	403354 <ferror@plt+0x1d94>  // b.none
  403310:	str	w0, [x23, x19, lsl #2]
  403314:	add	x19, x19, #0x1
  403318:	ldrsb	w0, [x24]
  40331c:	cbz	w0, 40333c <ferror@plt+0x1d7c>
  403320:	mov	x0, x20
  403324:	ldrsb	w4, [x0, #1]!
  403328:	cbz	w4, 40333c <ferror@plt+0x1d7c>
  40332c:	cmp	x21, x19
  403330:	b.ls	4032d4 <ferror@plt+0x1d14>  // b.plast
  403334:	mov	x20, x0
  403338:	b	4032b8 <ferror@plt+0x1cf8>
  40333c:	mov	w0, w19
  403340:	ldp	x19, x20, [sp, #16]
  403344:	ldp	x21, x22, [sp, #32]
  403348:	ldp	x23, x24, [sp, #48]
  40334c:	ldp	x29, x30, [sp], #64
  403350:	ret
  403354:	ldp	x21, x22, [sp, #32]
  403358:	ldp	x23, x24, [sp, #48]
  40335c:	mov	w0, #0xffffffff            	// #-1
  403360:	ldp	x19, x20, [sp, #16]
  403364:	ldp	x29, x30, [sp], #64
  403368:	ret
  40336c:	mov	w0, #0xffffffff            	// #-1
  403370:	ret
  403374:	nop
  403378:	cbz	x0, 4033f4 <ferror@plt+0x1e34>
  40337c:	stp	x29, x30, [sp, #-32]!
  403380:	mov	x29, sp
  403384:	str	x19, [sp, #16]
  403388:	mov	x19, x3
  40338c:	mov	x3, x4
  403390:	cmp	x19, #0x0
  403394:	ldrsb	w4, [x0]
  403398:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40339c:	b.eq	4033ec <ferror@plt+0x1e2c>  // b.none
  4033a0:	ldr	x5, [x19]
  4033a4:	cmp	x5, x2
  4033a8:	b.hi	4033ec <ferror@plt+0x1e2c>  // b.pmore
  4033ac:	cmp	w4, #0x2b
  4033b0:	b.eq	4033dc <ferror@plt+0x1e1c>  // b.none
  4033b4:	str	xzr, [x19]
  4033b8:	bl	403270 <ferror@plt+0x1cb0>
  4033bc:	cmp	w0, #0x0
  4033c0:	b.le	4033d0 <ferror@plt+0x1e10>
  4033c4:	ldr	x1, [x19]
  4033c8:	add	x1, x1, w0, sxtw
  4033cc:	str	x1, [x19]
  4033d0:	ldr	x19, [sp, #16]
  4033d4:	ldp	x29, x30, [sp], #32
  4033d8:	ret
  4033dc:	add	x0, x0, #0x1
  4033e0:	add	x1, x1, x5, lsl #2
  4033e4:	sub	x2, x2, x5
  4033e8:	b	4033b8 <ferror@plt+0x1df8>
  4033ec:	mov	w0, #0xffffffff            	// #-1
  4033f0:	b	4033d0 <ferror@plt+0x1e10>
  4033f4:	mov	w0, #0xffffffff            	// #-1
  4033f8:	ret
  4033fc:	nop
  403400:	cmp	x2, #0x0
  403404:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403408:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40340c:	b.eq	4034e8 <ferror@plt+0x1f28>  // b.none
  403410:	stp	x29, x30, [sp, #-64]!
  403414:	mov	x29, sp
  403418:	stp	x19, x20, [sp, #16]
  40341c:	mov	x20, x2
  403420:	mov	x19, x0
  403424:	stp	x21, x22, [sp, #32]
  403428:	mov	w21, #0x1                   	// #1
  40342c:	str	x23, [sp, #48]
  403430:	mov	x23, x1
  403434:	ldrsb	w3, [x0]
  403438:	cbz	w3, 4034d0 <ferror@plt+0x1f10>
  40343c:	nop
  403440:	cmp	w3, #0x2c
  403444:	ldrsb	w3, [x19, #1]
  403448:	b.eq	403460 <ferror@plt+0x1ea0>  // b.none
  40344c:	cbz	w3, 4034ac <ferror@plt+0x1eec>
  403450:	add	x19, x19, #0x1
  403454:	cmp	w3, #0x2c
  403458:	ldrsb	w3, [x19, #1]
  40345c:	b.ne	40344c <ferror@plt+0x1e8c>  // b.any
  403460:	mov	x22, x19
  403464:	cbz	w3, 4034ac <ferror@plt+0x1eec>
  403468:	cmp	x0, x22
  40346c:	b.cs	4034b8 <ferror@plt+0x1ef8>  // b.hs, b.nlast
  403470:	sub	x1, x22, x0
  403474:	blr	x20
  403478:	tbnz	w0, #31, 4034bc <ferror@plt+0x1efc>
  40347c:	asr	w2, w0, #3
  403480:	and	w0, w0, #0x7
  403484:	lsl	w0, w21, w0
  403488:	ldrb	w1, [x23, w2, sxtw]
  40348c:	orr	w0, w0, w1
  403490:	strb	w0, [x23, w2, sxtw]
  403494:	ldrsb	w0, [x22]
  403498:	cbz	w0, 4034d0 <ferror@plt+0x1f10>
  40349c:	ldrsb	w3, [x19, #1]!
  4034a0:	cbz	w3, 4034d0 <ferror@plt+0x1f10>
  4034a4:	mov	x0, x19
  4034a8:	b	403440 <ferror@plt+0x1e80>
  4034ac:	add	x22, x19, #0x1
  4034b0:	cmp	x0, x22
  4034b4:	b.cc	403470 <ferror@plt+0x1eb0>  // b.lo, b.ul, b.last
  4034b8:	mov	w0, #0xffffffff            	// #-1
  4034bc:	ldp	x19, x20, [sp, #16]
  4034c0:	ldp	x21, x22, [sp, #32]
  4034c4:	ldr	x23, [sp, #48]
  4034c8:	ldp	x29, x30, [sp], #64
  4034cc:	ret
  4034d0:	mov	w0, #0x0                   	// #0
  4034d4:	ldp	x19, x20, [sp, #16]
  4034d8:	ldp	x21, x22, [sp, #32]
  4034dc:	ldr	x23, [sp, #48]
  4034e0:	ldp	x29, x30, [sp], #64
  4034e4:	ret
  4034e8:	mov	w0, #0xffffffea            	// #-22
  4034ec:	ret
  4034f0:	cmp	x2, #0x0
  4034f4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4034f8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4034fc:	b.eq	4035bc <ferror@plt+0x1ffc>  // b.none
  403500:	stp	x29, x30, [sp, #-48]!
  403504:	mov	x29, sp
  403508:	stp	x19, x20, [sp, #16]
  40350c:	mov	x19, x0
  403510:	stp	x21, x22, [sp, #32]
  403514:	mov	x21, x2
  403518:	mov	x22, x1
  40351c:	ldrsb	w3, [x0]
  403520:	cbz	w3, 4035a8 <ferror@plt+0x1fe8>
  403524:	nop
  403528:	cmp	w3, #0x2c
  40352c:	ldrsb	w3, [x19, #1]
  403530:	b.eq	403548 <ferror@plt+0x1f88>  // b.none
  403534:	cbz	w3, 403588 <ferror@plt+0x1fc8>
  403538:	add	x19, x19, #0x1
  40353c:	cmp	w3, #0x2c
  403540:	ldrsb	w3, [x19, #1]
  403544:	b.ne	403534 <ferror@plt+0x1f74>  // b.any
  403548:	mov	x20, x19
  40354c:	cbz	w3, 403588 <ferror@plt+0x1fc8>
  403550:	cmp	x0, x20
  403554:	b.cs	403594 <ferror@plt+0x1fd4>  // b.hs, b.nlast
  403558:	sub	x1, x20, x0
  40355c:	blr	x21
  403560:	tbnz	x0, #63, 403598 <ferror@plt+0x1fd8>
  403564:	ldr	x2, [x22]
  403568:	orr	x0, x2, x0
  40356c:	str	x0, [x22]
  403570:	ldrsb	w0, [x20]
  403574:	cbz	w0, 4035a8 <ferror@plt+0x1fe8>
  403578:	ldrsb	w3, [x19, #1]!
  40357c:	cbz	w3, 4035a8 <ferror@plt+0x1fe8>
  403580:	mov	x0, x19
  403584:	b	403528 <ferror@plt+0x1f68>
  403588:	add	x20, x19, #0x1
  40358c:	cmp	x0, x20
  403590:	b.cc	403558 <ferror@plt+0x1f98>  // b.lo, b.ul, b.last
  403594:	mov	w0, #0xffffffff            	// #-1
  403598:	ldp	x19, x20, [sp, #16]
  40359c:	ldp	x21, x22, [sp, #32]
  4035a0:	ldp	x29, x30, [sp], #48
  4035a4:	ret
  4035a8:	mov	w0, #0x0                   	// #0
  4035ac:	ldp	x19, x20, [sp, #16]
  4035b0:	ldp	x21, x22, [sp, #32]
  4035b4:	ldp	x29, x30, [sp], #48
  4035b8:	ret
  4035bc:	mov	w0, #0xffffffea            	// #-22
  4035c0:	ret
  4035c4:	nop
  4035c8:	stp	x29, x30, [sp, #-80]!
  4035cc:	mov	x29, sp
  4035d0:	str	xzr, [sp, #72]
  4035d4:	cbz	x0, 403668 <ferror@plt+0x20a8>
  4035d8:	stp	x19, x20, [sp, #16]
  4035dc:	mov	x19, x0
  4035e0:	mov	x20, x2
  4035e4:	stp	x21, x22, [sp, #32]
  4035e8:	mov	w21, w3
  4035ec:	stp	x23, x24, [sp, #48]
  4035f0:	mov	x23, x1
  4035f4:	str	w3, [x1]
  4035f8:	str	w3, [x2]
  4035fc:	bl	401570 <__errno_location@plt>
  403600:	str	wzr, [x0]
  403604:	mov	x22, x0
  403608:	ldrsb	w0, [x19]
  40360c:	cmp	w0, #0x3a
  403610:	b.eq	403674 <ferror@plt+0x20b4>  // b.none
  403614:	add	x24, sp, #0x48
  403618:	mov	x0, x19
  40361c:	mov	x1, x24
  403620:	mov	w2, #0xa                   	// #10
  403624:	bl	4014a0 <strtol@plt>
  403628:	str	w0, [x23]
  40362c:	str	w0, [x20]
  403630:	ldr	w0, [x22]
  403634:	cbnz	w0, 4036ac <ferror@plt+0x20ec>
  403638:	ldr	x2, [sp, #72]
  40363c:	cmp	x2, #0x0
  403640:	ccmp	x2, x19, #0x4, ne  // ne = any
  403644:	b.eq	4036ac <ferror@plt+0x20ec>  // b.none
  403648:	ldrsb	w3, [x2]
  40364c:	cmp	w3, #0x3a
  403650:	b.eq	4036c0 <ferror@plt+0x2100>  // b.none
  403654:	cmp	w3, #0x2d
  403658:	b.eq	4036dc <ferror@plt+0x211c>  // b.none
  40365c:	ldp	x19, x20, [sp, #16]
  403660:	ldp	x21, x22, [sp, #32]
  403664:	ldp	x23, x24, [sp, #48]
  403668:	mov	w0, #0x0                   	// #0
  40366c:	ldp	x29, x30, [sp], #80
  403670:	ret
  403674:	add	x19, x19, #0x1
  403678:	add	x1, sp, #0x48
  40367c:	mov	x0, x19
  403680:	mov	w2, #0xa                   	// #10
  403684:	bl	4014a0 <strtol@plt>
  403688:	str	w0, [x20]
  40368c:	ldr	w0, [x22]
  403690:	cbnz	w0, 4036ac <ferror@plt+0x20ec>
  403694:	ldr	x0, [sp, #72]
  403698:	cbz	x0, 4036ac <ferror@plt+0x20ec>
  40369c:	ldrsb	w1, [x0]
  4036a0:	cmp	w1, #0x0
  4036a4:	ccmp	x0, x19, #0x4, eq  // eq = none
  4036a8:	b.ne	40365c <ferror@plt+0x209c>  // b.any
  4036ac:	mov	w0, #0xffffffff            	// #-1
  4036b0:	ldp	x19, x20, [sp, #16]
  4036b4:	ldp	x21, x22, [sp, #32]
  4036b8:	ldp	x23, x24, [sp, #48]
  4036bc:	b	40366c <ferror@plt+0x20ac>
  4036c0:	ldrsb	w1, [x2, #1]
  4036c4:	cbnz	w1, 4036dc <ferror@plt+0x211c>
  4036c8:	ldp	x23, x24, [sp, #48]
  4036cc:	str	w21, [x20]
  4036d0:	ldp	x19, x20, [sp, #16]
  4036d4:	ldp	x21, x22, [sp, #32]
  4036d8:	b	40366c <ferror@plt+0x20ac>
  4036dc:	str	wzr, [x22]
  4036e0:	add	x19, x2, #0x1
  4036e4:	mov	x1, x24
  4036e8:	mov	x0, x19
  4036ec:	mov	w2, #0xa                   	// #10
  4036f0:	str	xzr, [sp, #72]
  4036f4:	bl	4014a0 <strtol@plt>
  4036f8:	str	w0, [x20]
  4036fc:	ldr	w0, [x22]
  403700:	cbz	w0, 403694 <ferror@plt+0x20d4>
  403704:	b	4036ac <ferror@plt+0x20ec>
  403708:	cmp	x1, #0x0
  40370c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403710:	b.eq	4037e4 <ferror@plt+0x2224>  // b.none
  403714:	stp	x29, x30, [sp, #-80]!
  403718:	mov	x29, sp
  40371c:	stp	x19, x20, [sp, #16]
  403720:	mov	x19, x1
  403724:	stp	x21, x22, [sp, #32]
  403728:	add	x22, sp, #0x48
  40372c:	str	x23, [sp, #48]
  403730:	add	x23, sp, #0x40
  403734:	b	403758 <ferror@plt+0x2198>
  403738:	cmp	x20, #0x0
  40373c:	add	x19, x3, x4
  403740:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403744:	ccmp	x21, x4, #0x0, ne  // ne = any
  403748:	b.ne	4037cc <ferror@plt+0x220c>  // b.any
  40374c:	bl	4013b0 <strncmp@plt>
  403750:	cbnz	w0, 4037cc <ferror@plt+0x220c>
  403754:	add	x0, x20, x21
  403758:	mov	x1, x23
  40375c:	bl	402100 <ferror@plt+0xb40>
  403760:	mov	x1, x22
  403764:	mov	x20, x0
  403768:	mov	x0, x19
  40376c:	bl	402100 <ferror@plt+0xb40>
  403770:	ldp	x21, x4, [sp, #64]
  403774:	mov	x3, x0
  403778:	mov	x1, x3
  40377c:	mov	x0, x20
  403780:	mov	x2, x21
  403784:	adds	x5, x21, x4
  403788:	b.eq	4037b4 <ferror@plt+0x21f4>  // b.none
  40378c:	cmp	x5, #0x1
  403790:	b.ne	403738 <ferror@plt+0x2178>  // b.any
  403794:	cbz	x20, 4037a4 <ferror@plt+0x21e4>
  403798:	ldrsb	w5, [x20]
  40379c:	cmp	w5, #0x2f
  4037a0:	b.eq	4037b4 <ferror@plt+0x21f4>  // b.none
  4037a4:	cbz	x3, 4037cc <ferror@plt+0x220c>
  4037a8:	ldrsb	w5, [x3]
  4037ac:	cmp	w5, #0x2f
  4037b0:	b.ne	403738 <ferror@plt+0x2178>  // b.any
  4037b4:	mov	w0, #0x1                   	// #1
  4037b8:	ldp	x19, x20, [sp, #16]
  4037bc:	ldp	x21, x22, [sp, #32]
  4037c0:	ldr	x23, [sp, #48]
  4037c4:	ldp	x29, x30, [sp], #80
  4037c8:	ret
  4037cc:	mov	w0, #0x0                   	// #0
  4037d0:	ldp	x19, x20, [sp, #16]
  4037d4:	ldp	x21, x22, [sp, #32]
  4037d8:	ldr	x23, [sp, #48]
  4037dc:	ldp	x29, x30, [sp], #80
  4037e0:	ret
  4037e4:	mov	w0, #0x0                   	// #0
  4037e8:	ret
  4037ec:	nop
  4037f0:	stp	x29, x30, [sp, #-64]!
  4037f4:	mov	x29, sp
  4037f8:	stp	x19, x20, [sp, #16]
  4037fc:	mov	x19, x1
  403800:	orr	x1, x0, x1
  403804:	cbz	x1, 403884 <ferror@plt+0x22c4>
  403808:	stp	x21, x22, [sp, #32]
  40380c:	mov	x20, x0
  403810:	mov	x21, x2
  403814:	cbz	x0, 403898 <ferror@plt+0x22d8>
  403818:	cbz	x19, 4038b0 <ferror@plt+0x22f0>
  40381c:	stp	x23, x24, [sp, #48]
  403820:	bl	4012c0 <strlen@plt>
  403824:	mov	x23, x0
  403828:	mvn	x0, x0
  40382c:	mov	x22, #0x0                   	// #0
  403830:	cmp	x21, x0
  403834:	b.hi	40386c <ferror@plt+0x22ac>  // b.pmore
  403838:	add	x24, x21, x23
  40383c:	add	x0, x24, #0x1
  403840:	bl	401380 <malloc@plt>
  403844:	mov	x22, x0
  403848:	cbz	x0, 40386c <ferror@plt+0x22ac>
  40384c:	mov	x1, x20
  403850:	mov	x2, x23
  403854:	bl	401290 <memcpy@plt>
  403858:	mov	x2, x21
  40385c:	mov	x1, x19
  403860:	add	x0, x22, x23
  403864:	bl	401290 <memcpy@plt>
  403868:	strb	wzr, [x22, x24]
  40386c:	mov	x0, x22
  403870:	ldp	x19, x20, [sp, #16]
  403874:	ldp	x21, x22, [sp, #32]
  403878:	ldp	x23, x24, [sp, #48]
  40387c:	ldp	x29, x30, [sp], #64
  403880:	ret
  403884:	ldp	x19, x20, [sp, #16]
  403888:	adrp	x0, 403000 <ferror@plt+0x1a40>
  40388c:	ldp	x29, x30, [sp], #64
  403890:	add	x0, x0, #0xd28
  403894:	b	401410 <strdup@plt>
  403898:	mov	x0, x19
  40389c:	mov	x1, x2
  4038a0:	ldp	x19, x20, [sp, #16]
  4038a4:	ldp	x21, x22, [sp, #32]
  4038a8:	ldp	x29, x30, [sp], #64
  4038ac:	b	4014d0 <strndup@plt>
  4038b0:	ldp	x19, x20, [sp, #16]
  4038b4:	ldp	x21, x22, [sp, #32]
  4038b8:	ldp	x29, x30, [sp], #64
  4038bc:	b	401410 <strdup@plt>
  4038c0:	stp	x29, x30, [sp, #-32]!
  4038c4:	mov	x2, #0x0                   	// #0
  4038c8:	mov	x29, sp
  4038cc:	stp	x19, x20, [sp, #16]
  4038d0:	mov	x20, x0
  4038d4:	mov	x19, x1
  4038d8:	cbz	x1, 4038e8 <ferror@plt+0x2328>
  4038dc:	mov	x0, x1
  4038e0:	bl	4012c0 <strlen@plt>
  4038e4:	mov	x2, x0
  4038e8:	mov	x1, x19
  4038ec:	mov	x0, x20
  4038f0:	ldp	x19, x20, [sp, #16]
  4038f4:	ldp	x29, x30, [sp], #32
  4038f8:	b	4037f0 <ferror@plt+0x2230>
  4038fc:	nop
  403900:	stp	x29, x30, [sp, #-288]!
  403904:	mov	w9, #0xffffffd0            	// #-48
  403908:	mov	w8, #0xffffff80            	// #-128
  40390c:	mov	x29, sp
  403910:	add	x10, sp, #0xf0
  403914:	add	x11, sp, #0x120
  403918:	stp	x11, x11, [sp, #80]
  40391c:	str	x10, [sp, #96]
  403920:	stp	w9, w8, [sp, #104]
  403924:	ldp	x10, x11, [sp, #80]
  403928:	str	x19, [sp, #16]
  40392c:	ldp	x8, x9, [sp, #96]
  403930:	mov	x19, x0
  403934:	add	x0, sp, #0x48
  403938:	stp	x10, x11, [sp, #32]
  40393c:	stp	x8, x9, [sp, #48]
  403940:	str	q0, [sp, #112]
  403944:	str	q1, [sp, #128]
  403948:	str	q2, [sp, #144]
  40394c:	str	q3, [sp, #160]
  403950:	str	q4, [sp, #176]
  403954:	str	q5, [sp, #192]
  403958:	str	q6, [sp, #208]
  40395c:	str	q7, [sp, #224]
  403960:	stp	x2, x3, [sp, #240]
  403964:	add	x2, sp, #0x20
  403968:	stp	x4, x5, [sp, #256]
  40396c:	stp	x6, x7, [sp, #272]
  403970:	bl	4014c0 <vasprintf@plt>
  403974:	tbnz	w0, #31, 4039a4 <ferror@plt+0x23e4>
  403978:	ldr	x1, [sp, #72]
  40397c:	sxtw	x2, w0
  403980:	mov	x0, x19
  403984:	bl	4037f0 <ferror@plt+0x2230>
  403988:	mov	x19, x0
  40398c:	ldr	x0, [sp, #72]
  403990:	bl	4014b0 <free@plt>
  403994:	mov	x0, x19
  403998:	ldr	x19, [sp, #16]
  40399c:	ldp	x29, x30, [sp], #288
  4039a0:	ret
  4039a4:	mov	x19, #0x0                   	// #0
  4039a8:	mov	x0, x19
  4039ac:	ldr	x19, [sp, #16]
  4039b0:	ldp	x29, x30, [sp], #288
  4039b4:	ret
  4039b8:	stp	x29, x30, [sp, #-80]!
  4039bc:	mov	x29, sp
  4039c0:	stp	x21, x22, [sp, #32]
  4039c4:	ldr	x21, [x0]
  4039c8:	stp	x19, x20, [sp, #16]
  4039cc:	mov	x19, x0
  4039d0:	ldrsb	w0, [x21]
  4039d4:	cbz	w0, 403b18 <ferror@plt+0x2558>
  4039d8:	mov	x0, x21
  4039dc:	mov	x22, x2
  4039e0:	stp	x23, x24, [sp, #48]
  4039e4:	mov	x24, x1
  4039e8:	mov	w23, w3
  4039ec:	mov	x1, x2
  4039f0:	bl	4014e0 <strspn@plt>
  4039f4:	add	x20, x21, x0
  4039f8:	ldrsb	w21, [x21, x0]
  4039fc:	cbz	w21, 403adc <ferror@plt+0x251c>
  403a00:	cbz	w23, 403a84 <ferror@plt+0x24c4>
  403a04:	adrp	x0, 404000 <ferror@plt+0x2a40>
  403a08:	mov	w1, w21
  403a0c:	add	x0, x0, #0x318
  403a10:	bl	4014f0 <strchr@plt>
  403a14:	cbz	x0, 403ab4 <ferror@plt+0x24f4>
  403a18:	add	x1, sp, #0x48
  403a1c:	add	x23, x20, #0x1
  403a20:	mov	x0, x23
  403a24:	strb	w21, [sp, #72]
  403a28:	strb	wzr, [sp, #73]
  403a2c:	bl	402188 <ferror@plt+0xbc8>
  403a30:	add	x1, x20, x0
  403a34:	str	x0, [x24]
  403a38:	ldrsb	w1, [x1, #1]
  403a3c:	cmp	w1, #0x0
  403a40:	ccmp	w21, w1, #0x0, ne  // ne = any
  403a44:	b.ne	403adc <ferror@plt+0x251c>  // b.any
  403a48:	add	x0, x0, #0x2
  403a4c:	add	x21, x20, x0
  403a50:	ldrsb	w1, [x20, x0]
  403a54:	cbz	w1, 403a64 <ferror@plt+0x24a4>
  403a58:	mov	x0, x22
  403a5c:	bl	4014f0 <strchr@plt>
  403a60:	cbz	x0, 403adc <ferror@plt+0x251c>
  403a64:	mov	x20, x23
  403a68:	ldp	x23, x24, [sp, #48]
  403a6c:	str	x21, [x19]
  403a70:	mov	x0, x20
  403a74:	ldp	x19, x20, [sp, #16]
  403a78:	ldp	x21, x22, [sp, #32]
  403a7c:	ldp	x29, x30, [sp], #80
  403a80:	ret
  403a84:	mov	x1, x22
  403a88:	mov	x0, x20
  403a8c:	bl	401550 <strcspn@plt>
  403a90:	str	x0, [x24]
  403a94:	add	x0, x20, x0
  403a98:	ldp	x23, x24, [sp, #48]
  403a9c:	str	x0, [x19]
  403aa0:	mov	x0, x20
  403aa4:	ldp	x19, x20, [sp, #16]
  403aa8:	ldp	x21, x22, [sp, #32]
  403aac:	ldp	x29, x30, [sp], #80
  403ab0:	ret
  403ab4:	mov	x1, x22
  403ab8:	mov	x0, x20
  403abc:	bl	402188 <ferror@plt+0xbc8>
  403ac0:	str	x0, [x24]
  403ac4:	add	x21, x20, x0
  403ac8:	ldrsb	w1, [x20, x0]
  403acc:	cbz	w1, 403afc <ferror@plt+0x253c>
  403ad0:	mov	x0, x22
  403ad4:	bl	4014f0 <strchr@plt>
  403ad8:	cbnz	x0, 403afc <ferror@plt+0x253c>
  403adc:	ldp	x23, x24, [sp, #48]
  403ae0:	str	x20, [x19]
  403ae4:	mov	x20, #0x0                   	// #0
  403ae8:	mov	x0, x20
  403aec:	ldp	x19, x20, [sp, #16]
  403af0:	ldp	x21, x22, [sp, #32]
  403af4:	ldp	x29, x30, [sp], #80
  403af8:	ret
  403afc:	ldp	x23, x24, [sp, #48]
  403b00:	str	x21, [x19]
  403b04:	mov	x0, x20
  403b08:	ldp	x19, x20, [sp, #16]
  403b0c:	ldp	x21, x22, [sp, #32]
  403b10:	ldp	x29, x30, [sp], #80
  403b14:	ret
  403b18:	mov	x20, #0x0                   	// #0
  403b1c:	mov	x0, x20
  403b20:	ldp	x19, x20, [sp, #16]
  403b24:	ldp	x21, x22, [sp, #32]
  403b28:	ldp	x29, x30, [sp], #80
  403b2c:	ret
  403b30:	stp	x29, x30, [sp, #-32]!
  403b34:	mov	x29, sp
  403b38:	str	x19, [sp, #16]
  403b3c:	mov	x19, x0
  403b40:	b	403b4c <ferror@plt+0x258c>
  403b44:	cmp	w0, #0xa
  403b48:	b.eq	403b6c <ferror@plt+0x25ac>  // b.none
  403b4c:	mov	x0, x19
  403b50:	bl	4013e0 <fgetc@plt>
  403b54:	cmn	w0, #0x1
  403b58:	b.ne	403b44 <ferror@plt+0x2584>  // b.any
  403b5c:	mov	w0, #0x1                   	// #1
  403b60:	ldr	x19, [sp, #16]
  403b64:	ldp	x29, x30, [sp], #32
  403b68:	ret
  403b6c:	mov	w0, #0x0                   	// #0
  403b70:	ldr	x19, [sp, #16]
  403b74:	ldp	x29, x30, [sp], #32
  403b78:	ret
  403b7c:	nop
  403b80:	stp	x29, x30, [sp, #-64]!
  403b84:	mov	x29, sp
  403b88:	stp	x19, x20, [sp, #16]
  403b8c:	adrp	x20, 415000 <ferror@plt+0x13a40>
  403b90:	add	x20, x20, #0xde0
  403b94:	stp	x21, x22, [sp, #32]
  403b98:	adrp	x21, 415000 <ferror@plt+0x13a40>
  403b9c:	add	x21, x21, #0xdd8
  403ba0:	sub	x20, x20, x21
  403ba4:	mov	w22, w0
  403ba8:	stp	x23, x24, [sp, #48]
  403bac:	mov	x23, x1
  403bb0:	mov	x24, x2
  403bb4:	bl	401258 <memcpy@plt-0x38>
  403bb8:	cmp	xzr, x20, asr #3
  403bbc:	b.eq	403be8 <ferror@plt+0x2628>  // b.none
  403bc0:	asr	x20, x20, #3
  403bc4:	mov	x19, #0x0                   	// #0
  403bc8:	ldr	x3, [x21, x19, lsl #3]
  403bcc:	mov	x2, x24
  403bd0:	add	x19, x19, #0x1
  403bd4:	mov	x1, x23
  403bd8:	mov	w0, w22
  403bdc:	blr	x3
  403be0:	cmp	x20, x19
  403be4:	b.ne	403bc8 <ferror@plt+0x2608>  // b.any
  403be8:	ldp	x19, x20, [sp, #16]
  403bec:	ldp	x21, x22, [sp, #32]
  403bf0:	ldp	x23, x24, [sp, #48]
  403bf4:	ldp	x29, x30, [sp], #64
  403bf8:	ret
  403bfc:	nop
  403c00:	ret
  403c04:	nop
  403c08:	adrp	x2, 416000 <ferror@plt+0x14a40>
  403c0c:	mov	x1, #0x0                   	// #0
  403c10:	ldr	x2, [x2, #424]
  403c14:	b	401320 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403c18 <.fini>:
  403c18:	stp	x29, x30, [sp, #-16]!
  403c1c:	mov	x29, sp
  403c20:	ldp	x29, x30, [sp], #16
  403c24:	ret
