Classic Timing Analyzer report for OC
Wed Jun 29 11:03:12 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.353 ns   ; S_B[5] ; B[5] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C50F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To   ;
+-------+-------------------+-----------------+------------+------+
; N/A   ; None              ; 14.353 ns       ; S_B[5]     ; B[5] ;
; N/A   ; None              ; 13.684 ns       ; control[0] ; B[5] ;
; N/A   ; None              ; 13.602 ns       ; control[1] ; B[5] ;
; N/A   ; None              ; 13.544 ns       ; R_B[5]     ; B[5] ;
; N/A   ; None              ; 13.148 ns       ; F_B[5]     ; B[5] ;
; N/A   ; None              ; 12.752 ns       ; L_B[5]     ; B[5] ;
; N/A   ; None              ; 12.550 ns       ; control[1] ; B[7] ;
; N/A   ; None              ; 12.461 ns       ; R_B[7]     ; B[7] ;
; N/A   ; None              ; 12.379 ns       ; control[0] ; B[7] ;
; N/A   ; None              ; 11.977 ns       ; S_B[7]     ; B[7] ;
; N/A   ; None              ; 11.928 ns       ; L_B[7]     ; B[7] ;
; N/A   ; None              ; 11.903 ns       ; control[0] ; B[4] ;
; N/A   ; None              ; 11.889 ns       ; control[0] ; B[2] ;
; N/A   ; None              ; 11.816 ns       ; control[1] ; B[4] ;
; N/A   ; None              ; 11.803 ns       ; R_B[4]     ; B[4] ;
; N/A   ; None              ; 11.789 ns       ; control[1] ; B[2] ;
; N/A   ; None              ; 11.780 ns       ; L_B[2]     ; B[2] ;
; N/A   ; None              ; 11.349 ns       ; R_B[2]     ; B[2] ;
; N/A   ; None              ; 11.335 ns       ; L_B[4]     ; B[4] ;
; N/A   ; None              ; 11.293 ns       ; F_B[7]     ; B[7] ;
; N/A   ; None              ; 11.216 ns       ; control[1] ; B[6] ;
; N/A   ; None              ; 11.029 ns       ; L_B[6]     ; B[6] ;
; N/A   ; None              ; 10.974 ns       ; control[0] ; B[0] ;
; N/A   ; None              ; 10.949 ns       ; control[0] ; B[1] ;
; N/A   ; None              ; 10.885 ns       ; control[1] ; B[0] ;
; N/A   ; None              ; 10.875 ns       ; control[1] ; B[1] ;
; N/A   ; None              ; 10.820 ns       ; R_B[6]     ; B[6] ;
; N/A   ; None              ; 10.769 ns       ; control[0] ; B[6] ;
; N/A   ; None              ; 10.681 ns       ; R_B[1]     ; B[1] ;
; N/A   ; None              ; 10.632 ns       ; R_B[0]     ; B[0] ;
; N/A   ; None              ; 10.575 ns       ; S_B[1]     ; B[1] ;
; N/A   ; None              ; 10.541 ns       ; L_B[1]     ; B[1] ;
; N/A   ; None              ; 10.454 ns       ; control[0] ; B[3] ;
; N/A   ; None              ; 10.453 ns       ; L_B[0]     ; B[0] ;
; N/A   ; None              ; 10.392 ns       ; control[1] ; B[3] ;
; N/A   ; None              ; 10.370 ns       ; F_B[6]     ; B[6] ;
; N/A   ; None              ; 10.279 ns       ; S_B[0]     ; B[0] ;
; N/A   ; None              ; 10.240 ns       ; F_B[1]     ; B[1] ;
; N/A   ; None              ; 10.177 ns       ; R_B[3]     ; B[3] ;
; N/A   ; None              ; 10.155 ns       ; S_B[6]     ; B[6] ;
; N/A   ; None              ; 10.141 ns       ; S_B[3]     ; B[3] ;
; N/A   ; None              ; 10.115 ns       ; F_B[2]     ; B[2] ;
; N/A   ; None              ; 10.062 ns       ; S_B[2]     ; B[2] ;
; N/A   ; None              ; 9.985 ns        ; L_B[3]     ; B[3] ;
; N/A   ; None              ; 9.950 ns        ; F_B[0]     ; B[0] ;
; N/A   ; None              ; 9.950 ns        ; S_B[4]     ; B[4] ;
; N/A   ; None              ; 9.871 ns        ; F_B[4]     ; B[4] ;
; N/A   ; None              ; 9.356 ns        ; F_B[3]     ; B[3] ;
; N/A   ; None              ; 8.869 ns        ; R_A[7]     ; A[7] ;
; N/A   ; None              ; 8.860 ns        ; R_A[3]     ; A[3] ;
; N/A   ; None              ; 8.858 ns        ; R_A[4]     ; A[4] ;
; N/A   ; None              ; 8.810 ns        ; R_A[2]     ; A[2] ;
; N/A   ; None              ; 8.810 ns        ; R_A[6]     ; A[6] ;
; N/A   ; None              ; 8.758 ns        ; R_A[0]     ; A[0] ;
; N/A   ; None              ; 8.200 ns        ; R_A[1]     ; A[1] ;
; N/A   ; None              ; 8.026 ns        ; R_A[5]     ; A[5] ;
+-------+-------------------+-----------------+------------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Jun 29 11:03:12 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off OC -c OC --timing_analysis_only
Info: Longest tpd from source pin "S_B[5]" to destination pin "B[5]" is 14.353 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_E10; Fanout = 1; PIN Node = 'S_B[5]'
    Info: 2: + IC(6.229 ns) + CELL(0.271 ns) = 7.340 ns; Loc. = LCCOMB_X22_Y2_N16; Fanout = 1; COMB Node = 'lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~4'
    Info: 3: + IC(0.254 ns) + CELL(0.275 ns) = 7.869 ns; Loc. = LCCOMB_X22_Y2_N18; Fanout = 1; COMB Node = 'lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~5'
    Info: 4: + IC(3.696 ns) + CELL(2.788 ns) = 14.353 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'B[5]'
    Info: Total cell delay = 4.174 ns ( 29.08 % )
    Info: Total interconnect delay = 10.179 ns ( 70.92 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Wed Jun 29 11:03:12 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


