<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/gpio.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/iic_dri.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms7200_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms7210_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms72xx_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/pattern_vg.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/sync_vg.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/simpleuart.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/ps2.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/color_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/RGB_Control.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/RZ_Code.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/TOP.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/playram.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:0s</data>
            <data>0h:0m:0s</data>
            <data>0h:0m:12s</data>
            <data>244</data>
            <data>WINDOWS 10 x86_64</data>
            <data>13th Gen Intel(R) Core(TM) i7-13650HX</data>
            <data>32</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 57)] Analyzing module picorv32 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 2103)] Analyzing module picorv32_regs (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 2126)] Analyzing module picorv32_pcpi_mul (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 2247)] Analyzing module picorv32_pcpi_fast_mul (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 2349)] Analyzing module picorv32_pcpi_div (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/gpio.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/gpio.v(line number: 1)] Analyzing module gpio (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 23)] Analyzing module hdmi_test (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/iic_dri.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms7200_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms7210_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms72xx_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/pattern_vg.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/pattern_vg.v(line number: 23)] Analyzing module pattern_vg (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/sync_vg.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/sync_vg.v(line number: 34)] Analyzing module sync_vg (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 21)] Analyzing module picosoc (library work)</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 58)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 59)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 60)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 61)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 62)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 63)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 64)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 66)] sys_clk is already declared in this scope</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 77)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 131)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 160)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 161)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/simpleuart.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/simpleuart.v(line number: 20)] Analyzing module simpleuart (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/ps2.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/ps2.v(line number: 2)] Analyzing module spi_control (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/color_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/color_ctrl.v(line number: 1)] Analyzing module color_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/RGB_Control.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/RGB_Control.v(line number: 1)] Analyzing module RGB_Control (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/RZ_Code.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/RZ_Code.v(line number: 6)] Analyzing module RZ_Code (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/TOP.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/TOP.v(line number: 1)] Analyzing module TOP (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 18)] Analyzing module pll (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_playram (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 310)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 311)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 314)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 318)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 322)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 326)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 330)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 331)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 334)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 335)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 338)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 339)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 342)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 343)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 346)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 347)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 350)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 351)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 354)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 355)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 358)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 359)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 362)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 363)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 366)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 367)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 370)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 371)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 375)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 376)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 379)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 380)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 384)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 385)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 388)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 389)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 392)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 393)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 396)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 397)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 400)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 401)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 406)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 407)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 410)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 411)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 416)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 417)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/playram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/playram.v(line number: 16)] Analyzing module playram (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;picosoc&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 21)] Elaborating module picosoc</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc} parameter value:
    MEM_WORDS = 32'b00000000000000000001000000000000
    STACKADDR = 32'b00000000000000000100000000000000
    PROGADDR_RESET = 32'b00000000000000000100000000000000
    CMD_NUM = 32'b00000000000000000110000000000000
    perp_addr = 32'b00000000000000011000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 113)] Elaborating instance cpu</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 57)] Elaborating module picorv32</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/cpu} parameter value:
    ENABLE_COUNTERS = 1'b1
    ENABLE_COUNTERS64 = 1'b1
    ENABLE_REGS_16_31 = 1'b1
    ENABLE_REGS_DUALPORT = 1'b1
    LATCHED_MEM_RDATA = 1'b0
    TWO_STAGE_SHIFT = 1'b1
    BARREL_SHIFTER = 1'b1
    TWO_CYCLE_COMPARE = 1'b0
    TWO_CYCLE_ALU = 1'b0
    COMPRESSED_ISA = 1'b1
    CATCH_MISALIGN = 1'b1
    CATCH_ILLINSN = 1'b1
    ENABLE_PCPI = 1'b0
    ENABLE_MUL = 1'b1
    ENABLE_FAST_MUL = 1'b0
    ENABLE_DIV = 1'b1
    ENABLE_IRQ = 1'b1
    ENABLE_IRQ_QREGS = 1'b0
    ENABLE_IRQ_TIMER = 1'b1
    ENABLE_TRACE = 1'b0
    REGS_INIT_ZERO = 1'b0
    MASKED_IRQ = 32'b00000000000000000000000000000000
    LATCHED_IRQ = 32'b11111111111111111111111111111111
    PROGADDR_RESET = 32'b00000000000000000100000000000000
    PROGADDR_IRQ = 32'b00000000000000000000000000000000
    STACKADDR = 32'b00000000000000000100000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 270)] Elaborating instance pcpi_mul</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 2126)] Elaborating module picorv32_pcpi_mul</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/cpu/genblk1.pcpi_mul} parameter value:
    STEPS_AT_ONCE = 32'b00000000000000000000000000000001
    CARRY_CHAIN = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 290)] Elaborating instance pcpi_div</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 2349)] Elaborating module picorv32_pcpi_div</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 317)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive full_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive full_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive full_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 1349)] Elaborating instance cpuregs</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 2103)] Elaborating module picorv32_regs</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive full_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 1629)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 1637)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 1683)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 1720)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 1770)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive full_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive full_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive full_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive full_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive full_case is effective</data>
        </row>
        <row>
            <data message="5">Directive parallel_case is effective</data>
        </row>
        <row>
            <data message="5">Directive full_case is effective</data>
        </row>
        <row>
            <data message="5">Verilog-2010: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 132)] Ignore initial statements except memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data message="4">Found Verilog include file D:/Hummingbird/HBird-workspace/pico_test_1/Debug/ram.hex</data>
        </row>
        <row>
            <data message="4">[E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 133)] Loading memory data from file D:/Hummingbird/HBird-workspace/pico_test_1/Debug/ram.hex</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 165)] Elaborating instance simpleuart</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/simpleuart.v(line number: 20)] Elaborating module simpleuart</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 189)] Elaborating instance gpio</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/gpio.v(line number: 1)] Elaborating module gpio</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 218)] Elaborating instance hdmi</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 23)] Elaborating module hdmi_test</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/hdmi} parameter value:
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 114)] Elaborating instance u_pll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 18)] Elaborating module pll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 230)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 117)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 120)] Net pfden in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 121)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 122)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 123)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 124)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 125)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 126)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 127)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 128)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 129)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 134)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 135)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 136)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 137)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 138)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/ipcore/pll/pll.v(line number: 139)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 121)] Elaborating instance ms72xx_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms72xx_ctl.v(line number: 22)] Elaborating module ms72xx_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms72xx_ctl.v(line number: 76)] Elaborating instance ms7200_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/hdmi/ms72xx_ctl/ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms72xx_ctl.v(line number: 91)] Elaborating instance ms7210_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/hdmi/ms72xx_ctl/ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms72xx_ctl.v(line number: 129)] Elaborating instance iic_dri_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/iic_dri.v(line number: 23)] Elaborating module iic_dri</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/hdmi/ms72xx_ctl/iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/ms72xx_ctl.v(line number: 164)] Elaborating instance iic_dri_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/iic_dri.v(line number: 23)] Elaborating module iic_dri</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/hdmi/ms72xx_ctl/iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 163)] Elaborating instance sync_vg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/sync_vg.v(line number: 34)] Elaborating module sync_vg</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/hdmi/sync_vg} parameter value:
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 181)] Elaborating instance pattern_vg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/pattern_vg.v(line number: 23)] Elaborating module pattern_vg</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/hdmi/pattern_vg} parameter value:
    COCLOR_DEPP = 32'b00000000000000000000000000001000
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    H_ACT = 12'b011110000000
    V_ACT = 12'b010000111000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/pattern_vg.v(line number: 418)] Elaborating instance ram1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/playram.v(line number: 16)] Elaborating module playram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/playram.v(line number: 157)] Elaborating instance U_ipml_sdpram_playram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_playram</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/hdmi/pattern_vg/ram1/U_ipml_sdpram_playram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000010001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000010001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2010: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 308)] Ignore initial statements except memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 619)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 849)] Elaborating instance U_GTP_DRM18K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[1] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[2] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[3] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[4] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[5] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[6] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[7] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[8] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[9] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[10] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[11] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[12] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[13] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[14] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[15] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[16] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[17] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[19] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[20] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[21] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[22] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[23] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[24] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[25] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[26] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[27] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[28] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[29] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[30] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[31] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[32] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[33] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[34] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[35] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[37] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[38] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[39] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[40] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[41] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[42] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[43] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[44] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[45] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[46] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[47] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[48] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[49] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[50] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[51] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[52] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[53] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[55] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[56] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[57] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[58] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[59] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[60] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[61] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[62] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[63] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[64] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[65] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[66] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[67] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[68] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[69] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[70] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[71] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[73] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[74] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[75] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[76] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[77] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[78] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[79] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[80] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[81] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[82] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[83] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[84] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[85] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[86] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[87] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[88] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[89] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[91] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[92] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[93] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[94] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[95] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[96] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[97] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[98] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[99] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[100] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[101] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[102] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[103] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[104] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[105] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[106] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[107] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[109] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[110] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[111] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[112] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[113] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[114] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[115] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[116] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[117] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[118] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[119] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[120] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[121] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[122] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[123] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[124] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[125] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[127] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[128] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[129] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[130] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[131] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[132] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[133] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[134] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[135] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[136] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[137] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[138] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[139] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[140] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[141] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[142] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 770)] Net DA_bus[143] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[1] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[2] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[3] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[4] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[5] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[6] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[7] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[8] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[9] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[10] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[11] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[12] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[13] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[14] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[15] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[16] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[17] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[19] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[20] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[21] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[22] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[23] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[24] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[25] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[26] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[27] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[28] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[29] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[30] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[31] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[32] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[33] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[34] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[35] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[37] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[38] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[39] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[40] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[41] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[42] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[43] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[44] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[45] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[46] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[47] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[48] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[49] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[50] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[51] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[52] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[53] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[55] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[56] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[57] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[58] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[59] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[60] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[61] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[62] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[63] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[64] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[65] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[66] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[67] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[68] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[69] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[70] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[71] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[73] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[74] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[75] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[76] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[77] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[78] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[79] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[80] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[81] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[82] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[83] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[84] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[85] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[86] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[87] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[88] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[89] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[91] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[92] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[93] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[94] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[95] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[96] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[97] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[98] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[99] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[100] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[101] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[102] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[103] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[104] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[105] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[106] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[107] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[109] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[110] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[111] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[112] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[113] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[114] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[115] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[116] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[117] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[118] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[119] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[120] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[121] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[122] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[123] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[124] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[125] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[127] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[128] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[129] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[130] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[131] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[132] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[133] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[134] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[135] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[136] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[137] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[138] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[139] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[140] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[141] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[142] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/project/FPGAPango/hdmi/v1.0/project/ipcore/playram/rtl/ipml_sdpram_v1_6_playram.v(line number: 771)] Net DB_bus[143] in ipml_sdpram_v1_6_playram(original module ipml_sdpram_v1_6_playram) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/pattern_vg.v(line number: 23)] Give an initial value for the no drive output pin we_i in graph of sdm module pattern_vg</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 23)] Give an initial value for the no drive output pin rgb_dat_out in graph of sdm module hdmi_test</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 266)] Elaborating instance spi_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/ps2.v(line number: 2)] Elaborating module spi_control</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 301)] Elaborating instance RGB_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/TOP.v(line number: 1)] Elaborating module TOP</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/RGB_inst} parameter value:
    en = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/TOP.v(line number: 25)] Elaborating instance RGB_Control_inst0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/RGB_Control.v(line number: 1)] Elaborating module RGB_Control</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/TOP.v(line number: 34)] Elaborating instance RZ_Code_inst1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/RZ_Code.v(line number: 6)] Elaborating module RZ_Code</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/TOP.v(line number: 43)] Elaborating instance color_ctrl_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/color_ctrl.v(line number: 1)] Elaborating module color_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {picosoc/RGB_inst/color_ctrl_inst} parameter value:
    WHITE = 24'b011111100111111001111110
    RED = 24'b000000000111111000000000
    YELLOW = 24'b011111100111111000000000
    GREEN = 24'b011111100000000000000000
    CYAN = 24'b000000000111111001111110
    BLUE = 24'b000000000000000001111110
    PURPLE = 24'b110100000000010111010111
    ORANGE = 24'b110101111000000000010011</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 113)] Give initial value 0 for the no drive pin pcpi_wr in module instance picosoc.cpu</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 113)] Give initial value 0 for the no drive pin pcpi_rd in module instance picosoc.cpu</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 113)] Give initial value 0 for the no drive pin pcpi_wait in module instance picosoc.cpu</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 113)] Give initial value 0 for the no drive pin pcpi_ready in module instance picosoc.cpu</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 218)] Give initial value 0 for the no drive pin rgb_dat in module instance picosoc.hdmi</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 204)] Net rgb_dat_in in picosoc(original module picosoc) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 294)] Latch is generated for signal rgbdata, possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 310)] Latch is generated for signal sound, possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 215)] Latch is generated for signal ram_data_i[7:0], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 216)] Latch is generated for signal ram_data_i[15:8], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 217)] Latch is generated for signal ram_data_i[23:16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 218)] Latch is generated for signal ram_data_i[31:24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 220)] Latch is generated for signal ram_addr_i[7:0], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 221)] Latch is generated for signal ram_addr_i[15:8], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 222)] Latch is generated for signal ram_addr_i[23:16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 223)] Latch is generated for signal ram_addr_i[31:24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 225)] Latch is generated for signal user_block_u_i[7:0], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 226)] Latch is generated for signal user_block_u_i[15:8], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 227)] Latch is generated for signal user_block_u_i[23:16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 228)] Latch is generated for signal user_block_u_i[31:24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 230)] Latch is generated for signal user_block_d_i[7:0], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 231)] Latch is generated for signal user_block_d_i[15:8], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 232)] Latch is generated for signal user_block_d_i[23:16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/hdmi/hdmi_test.v(line number: 233)] Latch is generated for signal user_block_d_i[31:24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/gpio.v(line number: 27)] Latch is generated for signal gpio_out_data[7:0], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/gpio.v(line number: 28)] Latch is generated for signal gpio_out_data[15:8], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/gpio.v(line number: 29)] Latch is generated for signal gpio_out_data[23:16], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/gpio.v(line number: 30)] Latch is generated for signal gpio_out_data[31:24], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Removed inst pcpi_wr that is redundant to pcpi_ready.</data>
        </row>
        <row>
            <data message="4">Removed inst pcpi_wr that is redundant to pcpi_ready.</data>
        </row>
        <row>
            <data message="5">Sdm-2014: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/led/color_ctrl.v(line number: 25)] Feedback mux created for signal 'dir'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 148)] Found Ram memory, depth=32768, width=8.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 148)] Found Ram memory, depth=32768, width=8.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 148)] Found Ram memory, depth=32768, width=8.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/project/FPGAPango/hdmi/v1.0/src/picosoc/picosoc.v(line number: 148)] Found Ram memory, depth=32768, width=8.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 2114)] Found Ram regs, depth=32, width=32.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [E:/project/FPGAPango/hdmi/v1.0/src/picorv32.v(line number: 2114)] Found Ram regs, depth=32, width=32.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">FSM irq_state_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">FSM RGB_reg[0]_fsm[23:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[6:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[5:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N699 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N696 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N274 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N45 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N52 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N58 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N66 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N73 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N80 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N142 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50H-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>picosoc</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/project/FPGAPango/hdmi/v1.0/project	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>