{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676549934554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676549934555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 13:18:54 2023 " "Processing started: Thu Feb 16 13:18:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676549934555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1676549934555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab2 -c Ver2 " "Command: quartus_sta Lab2 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1676549934555 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1676549934578 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1676549934659 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1676549934659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676549934702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676549934702 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1676549935006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 46 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at cpu.sdc(46): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 46 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at cpu.sdc(46): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_jtag_sr*\]" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935007 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at cpu.sdc(46): Argument <to> is an empty collection" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 47 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at cpu.sdc(47): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 47 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at cpu.sdc(47): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_jtag_sr\[33\]\]" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935008 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at cpu.sdc(47): Argument <to> is an empty collection" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 48 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at cpu.sdc(48): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 48 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at cpu.sdc(48): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_jtag_sr\[0\]\]" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935008 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at cpu.sdc(48): Argument <to> is an empty collection" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 49 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|monitor_ready_sync1 keeper " "Ignored filter at cpu.sdc(49): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|monitor_ready_sync1 could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_jtag_tck_path\|monitor_ready_sync1\] " "set_false_path -from \[get_keepers *\$cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_jtag_tck_path\|monitor_ready_sync1\]" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935008 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at cpu.sdc(49): Argument <to> is an empty collection" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 50 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at cpu.sdc(50): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 50 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at cpu.sdc(50): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_jtag_sr\[34\]\]" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935008 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at cpu.sdc(50): Argument <to> is an empty collection" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 51 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at cpu.sdc(51): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at cpu.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_jtag_sr*\]" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935008 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 51 Argument <to> is an empty collection " "Ignored set_false_path at cpu.sdc(51): Argument <to> is an empty collection" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 52 *cpu:the_cpu\|hbreak_enabled keeper " "Ignored filter at cpu.sdc(52): *cpu:the_cpu\|hbreak_enabled could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 52 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|debugack_sync1 keeper " "Ignored filter at cpu.sdc(52): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|debugack_sync1 could not be matched with a keeper" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at cpu.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu\|hbreak_enabled\] -to \[get_keepers *\$cpu_jtag_tck_path\|debugack_sync1\] " "set_false_path -from \[get_keepers *\$cpu\|hbreak_enabled\] -to \[get_keepers *\$cpu_jtag_tck_path\|debugack_sync1\]" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935009 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at cpu.sdc(52): Argument <to> is an empty collection" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 53 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu.sdc(53): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 53 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu.sdc(53): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$cpu_jtag_sr*    -to *\$cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$cpu_jtag_sr*    -to *\$cpu_jtag_sysclk_path\|*jdo*" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935009 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at cpu.sdc(53): Argument <to> is not an object ID" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 54 sld_hub:sld_hub_inst* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu.sdc(54): sld_hub:sld_hub_inst* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 54 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|uir_sync1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu.sdc(54): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|uir_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 54 Argument <from> is not an object ID " "Ignored set_false_path at cpu.sdc(54): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:sld_hub_inst* -to *\$cpu_jtag_sysclk_path\|uir_sync1 " "set_false_path -from sld_hub:sld_hub_inst* -to *\$cpu_jtag_sysclk_path\|uir_sync1" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935009 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 54 Argument <to> is not an object ID " "Ignored set_false_path at cpu.sdc(54): Argument <to> is not an object ID" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 55 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|udr_sync1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu.sdc(55): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|udr_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 55 Argument <from> is not an object ID " "Ignored set_false_path at cpu.sdc(55): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:sld_hub_inst* -to *\$cpu_jtag_sysclk_path\|udr_sync1 " "set_false_path -from sld_hub:sld_hub_inst* -to *\$cpu_jtag_sysclk_path\|udr_sync1" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935009 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 55 Argument <to> is not an object ID " "Ignored set_false_path at cpu.sdc(55): Argument <to> is not an object ID" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 56 sld_hub:sld_hub_inst\|sld_dffex*\|Q* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu.sdc(56): sld_hub:sld_hub_inst\|sld_dffex*\|Q* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 56 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu.sdc(56): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 56 Argument <from> is not an object ID " "Ignored set_false_path at cpu.sdc(56): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:sld_hub_inst\|sld_dffex*\|Q* -to *\$cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:sld_hub_inst\|sld_dffex*\|Q* -to *\$cpu_jtag_sysclk_path\|ir*" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935010 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 56 Argument <to> is not an object ID " "Ignored set_false_path at cpu.sdc(56): Argument <to> is not an object ID" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 57 sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu.sdc(57): sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu.sdc 57 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu.sdc(57): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 57 Argument <from> is not an object ID " "Ignored set_false_path at cpu.sdc(57): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\] -to *\$cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\] -to *\$cpu_oci_debug_path\|monitor_go" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676549935010 ""}  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu.sdc 57 Argument <to> is not an object ID " "Ignored set_false_path at cpu.sdc(57): Argument <to> is not an object ID" {  } { { "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/cpu.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676549935010 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1676549935010 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1676549935010 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1676549935011 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1676549935011 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1676549935011 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1676549935011 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1676549935014 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676549935014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935018 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1676549935019 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676549935019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676549935033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676549935211 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1676549935223 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1676549935223 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1676549935224 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1676549935224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935226 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1676549935226 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676549935227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1676549935274 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1676549935274 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1676549935274 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1676549935275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676549935303 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1676549935303 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676549935593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676549935593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 52 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676549935609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 16 13:18:55 2023 " "Processing ended: Thu Feb 16 13:18:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676549935609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676549935609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676549935609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676549935609 ""}
