 
****************************************
Report : qor
Design : lsu
Version: T-2022.03-SP3
Date   : Thu Jun  8 16:26:17 2023
****************************************


  Timing Path Group 'Feedthroughs'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          2.83
  Critical Path Slack:           6.92
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          2.50
  Critical Path Slack:           7.26
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.52
  Critical Path Slack:           7.33
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.54
  Critical Path Slack:           8.31
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         30
  Leaf Cell Count:                326
  Buf/Inv Cell Count:              75
  Buf Cell Count:                  34
  Inv Cell Count:                  41
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       272
  Sequential Cell Count:           54
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      301.112002
  Noncombinational Area:   244.187991
  Buf/Inv Area:             48.943999
  Total Buffer Area:            27.13
  Total Inverter Area:          21.81
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               545.299993
  Design Area:             545.299993


  Design Rules
  -----------------------------------
  Total Number of Nets:           486
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.21
  Mapping Optimization:                0.41
  -----------------------------------------
  Overall Compile Time:                2.32
  Overall Compile Wall Clock Time:     2.14

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
