//
// Created by Ashan on 19/05/2025.
//

#ifndef STM32F746XX_H
#define STM32F746XX_H

/*  Base addresses of FLASH and SRAM */

#define FLASH_BASEADDR 0x08000000U
#define SRAM1_BASEADDR 0x20010000U
#define SRAM2_BASEADDR 0x2004C000U
#define ROM_BASEADDR   0x1FF00000U

/* Base addresses of AHBx and APBx bus peripherals */

#define PERIPH_BASEADDR 0x40000000U
#define APB1_BASEADDR  (PERIPH_BASEADDR)
#define APB2_BASEADDR  0x40010000U
#define AHB1_BASEADDR  0x40020000U
#define AHB2_BASEADDR  0x50000000U
#define AHB3_BASEADDR  0xA0000000U

/* Base addresses of peripherals which are hanging on AHB1 Bus */

#define GPIOA_BASEADDR (AHB1_BASEADDR + 0x0000)
#define GPIOB_BASEADDR (AHB1_BASEADDR + 0x0400)
#define GPIOC_BASEADDR (AHB1_BASEADDR + 0x0800)
#define GPIOD_BASEADDR (AHB1_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR (AHB1_BASEADDR + 0x1000)
#define GPIOF_BASEADDR (AHB1_BASEADDR + 0x1400)
#define GPIOG_BASEADDR (AHB1_BASEADDR + 0x1800)
#define GPIOH_BASEADDR (AHB1_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR (AHB1_BASEADDR + 0x2000)
#define GPIOJ_BASEADDR (AHB1_BASEADDR + 0x2400)
#define GPIOK_BASEADDR (AHB1_BASEADDR + 0x2800)
#define RCC_BASEADDR   (AHB1_BASEADDR + 0x3800)


/* Base addresses of peripherals which are hanging on APB1 Bus */

#define I2C1_BASEADDR (APB1_BASEADDR + 0x5400)
#define I2C2_BASEADDR (APB1_BASEADDR + 0x5800)
#define I2C3_BASEADDR (APB1_BASEADDR + 0x5C00)
#define I2C4_BASEADDR (APB1_BASEADDR + 0x6000)

#define SPI2_BASEADDR (APB1_BASEADDR + 0x3800)
#define SPI3_BASEADDR (APB1_BASEADDR + 0x3C00)

#define USART2_BASEADDR (APB1_BASEADDR + 0x4400)
#define USART3_BASEADDR (APB1_BASEADDR + 0x4800)
#define UART4_BASEADDR (APB1_BASEADDR + 0x4C00)
#define UART5_BASEADDR (APB1_BASEADDR + 0x5000)

/* Base addresses of peripherals which are hanging on APB2 Bus */

#define SPI1_BASEADDR (APB2_BASEADDR + 0x3000)
#define SPI4_BASEADDR (APB2_BASEADDR + 0x3400)
#define SPI5_BASEADDR (APB2_BASEADDR + 0x5000)
#define SPI6_BASEADDR (APB2_BASEADDR + 0x5400)

#define USART1_BASEADDR (APB2_BASEADDR + 0x1000)
#define USART6_BASEADDR (APB2_BASEADDR + 0x1400)
#define EXTI_BASEADDR  (APB2_BASEADDR + 0x3C00)
#define SYSCFG_BASEADDR (APB2_BASEADDR + 0x3800)

#endif //STM32F746XX_H
