//==================================================
// This file contains the Excluded objects
// Generated By User: nkshete
// Format Version: 2
// Date: Thu Jan 23 20:34:51 2020
// ExclMode: default
//==================================================
CHECKSUM: "1954599681 2264141156"
INSTANCE: hqm_tb_top.u_hqm.par_hqm_system.hqm_system_gated_wrap.i_hqm_system.i_hqm_system_core.i_hqm_system_msix_mem_wrap
Toggle hqm_msix_mem_ack.sai_successfull "logic hqm_msix_mem_ack.sai_successfull"
Toggle hqm_msix_mem_req.addr.msg.offset "logic hqm_msix_mem_req.addr.msg.offset[15:0]"
Toggle hqm_msix_mem_req.addr.io.offset "logic hqm_msix_mem_req.addr.io.offset[15:0]"
Toggle hqm_msix_mem_req.addr.cr.offset "logic hqm_msix_mem_req.addr.cr.offset[15:0]"
Toggle hqm_msix_mem_req.addr.cfg.offset "logic hqm_msix_mem_req.addr.cfg.offset[11:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [47] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [0] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [1] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [24] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [25] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [26] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [27] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [28] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [29] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [30] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [31] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [32] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [33] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [34] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [35] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [36] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [37] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [38] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [39] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [40] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [41] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [42] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [43] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [44] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [45] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.mem.offset [46] "logic hqm_msix_mem_req.addr.mem.offset[47:0]"
Toggle hqm_msix_mem_req.addr.cfg.pad "logic hqm_msix_mem_req.addr.cfg.pad[35:0]"
Toggle hqm_msix_mem_req.opcode [3] "logic hqm_msix_mem_req.opcode[3:0]"
Toggle hqm_msix_mem_req.opcode [1] "logic hqm_msix_mem_req.opcode[3:0]"
Toggle hqm_msix_mem_req.opcode [2] "logic hqm_msix_mem_req.opcode[3:0]"
Toggle hqm_msix_mem_req.addr.msg.pad "logic hqm_msix_mem_req.addr.msg.pad[31:0]"
Toggle hqm_msix_mem_req.addr.io.pad "logic hqm_msix_mem_req.addr.io.pad[31:0]"
Toggle hqm_msix_mem_req.addr.cr.pad "logic hqm_msix_mem_req.addr.cr.pad[31:0]"
Toggle hqm_msix_mem_sai_import.HQM_OS_W_write_en "logic hqm_msix_mem_sai_import.HQM_OS_W_write_en"
Toggle hqm_msix_mem_sai_import.HQM_OS_W_read_en "logic hqm_msix_mem_sai_import.HQM_OS_W_read_en"
Toggle hqm_msix_mem_req.sai "logic hqm_msix_mem_req.sai[7:0]"
Toggle hqm_msix_mem_req.fid "logic hqm_msix_mem_req.fid[7:0]"
Toggle hqm_msix_mem_req.bar "logic hqm_msix_mem_req.bar[2:0]"
Toggle hqm_msix_mem_hc_error.VECTOR_CTRL "logic hqm_msix_mem_hc_error.VECTOR_CTRL"
Toggle hqm_msix_mem_hc_error.MSG_DATA "logic hqm_msix_mem_hc_error.MSG_DATA"
Toggle hqm_msix_mem_hc_error.MSG_ADDR_U "logic hqm_msix_mem_hc_error.MSG_ADDR_U"
Toggle hqm_msix_mem_hc_error.MSG_ADDR_L "logic hqm_msix_mem_hc_error.MSG_ADDR_L"
CHECKSUM: "3919212576 569619591"
INSTANCE: hqm_tb_top.u_hqm.par_hqm_system.hqm_system_gated_wrap.i_hqm_system.i_hqm_system_core.i_hqm_system_msix_mem_wrap.i_hqm_msix_mem
Toggle ack.sai_successfull "logic ack.sai_successfull"
Toggle req.addr.msg.offset "logic req.addr.msg.offset[15:0]"
Toggle req.addr.io.offset "logic req.addr.io.offset[15:0]"
Toggle req.addr.cr.offset "logic req.addr.cr.offset[15:0]"
Toggle req.addr.cfg.offset "logic req.addr.cfg.offset[11:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [45] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [22] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [23] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [24] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [25] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [26] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [27] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [28] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [29] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [30] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [31] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [32] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [33] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [34] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [35] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [36] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [37] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [38] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [39] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [40] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [41] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [42] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [43] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle case_req_addr_HQM_MSIX_MEM_MEM [44] "logic case_req_addr_HQM_MSIX_MEM_MEM[45:0]"
Toggle req_addr [47] "logic req_addr[47:0]"
Toggle req_addr [0] "logic req_addr[47:0]"
Toggle req_addr [1] "logic req_addr[47:0]"
Toggle req_addr [24] "logic req_addr[47:0]"
Toggle req_addr [25] "logic req_addr[47:0]"
Toggle req_addr [26] "logic req_addr[47:0]"
Toggle req_addr [27] "logic req_addr[47:0]"
Toggle req_addr [28] "logic req_addr[47:0]"
Toggle req_addr [29] "logic req_addr[47:0]"
Toggle req_addr [30] "logic req_addr[47:0]"
Toggle req_addr [31] "logic req_addr[47:0]"
Toggle req_addr [32] "logic req_addr[47:0]"
Toggle req_addr [33] "logic req_addr[47:0]"
Toggle req_addr [34] "logic req_addr[47:0]"
Toggle req_addr [35] "logic req_addr[47:0]"
Toggle req_addr [36] "logic req_addr[47:0]"
Toggle req_addr [37] "logic req_addr[47:0]"
Toggle req_addr [38] "logic req_addr[47:0]"
Toggle req_addr [39] "logic req_addr[47:0]"
Toggle req_addr [40] "logic req_addr[47:0]"
Toggle req_addr [41] "logic req_addr[47:0]"
Toggle req_addr [42] "logic req_addr[47:0]"
Toggle req_addr [43] "logic req_addr[47:0]"
Toggle req_addr [44] "logic req_addr[47:0]"
Toggle req_addr [45] "logic req_addr[47:0]"
Toggle req_addr [46] "logic req_addr[47:0]"
Toggle req.addr.mem.offset [47] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [0] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [1] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [24] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [25] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [26] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [27] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [28] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [29] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [30] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [31] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [32] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [33] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [34] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [35] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [36] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [37] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [38] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [39] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [40] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [41] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [42] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [43] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [44] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [45] "logic req.addr.mem.offset[47:0]"
Toggle req.addr.mem.offset [46] "logic req.addr.mem.offset[47:0]"
Toggle req_opcode [2] "logic req_opcode[3:0]"
Toggle req_opcode [1] "logic req_opcode[3:0]"
Toggle req.addr.cfg.pad "logic req.addr.cfg.pad[35:0]"
Toggle req.opcode [3] "logic req.opcode[3:0]"
Toggle req.opcode [1] "logic req.opcode[3:0]"
Toggle req.opcode [2] "logic req.opcode[3:0]"
Toggle req.addr.msg.pad "logic req.addr.msg.pad[31:0]"
Toggle req.addr.io.pad "logic req.addr.io.pad[31:0]"
Toggle req.addr.cr.pad "logic req.addr.cr.pad[31:0]"
Toggle sai_successfull_per_byte "logic sai_successfull_per_byte[3:0]"
Toggle sai_import.HQM_OS_W_write_en "logic sai_import.HQM_OS_W_write_en"
Toggle sai_import.HQM_OS_W_read_en "logic sai_import.HQM_OS_W_read_en"
Toggle sai_HQM_OS_W_write_en "logic sai_HQM_OS_W_write_en"
Toggle sai_HQM_OS_W_read_en "logic sai_HQM_OS_W_read_en"
Toggle req.sai "logic req.sai[7:0]"
Toggle req.fid "logic req.fid[7:0]"
Toggle req.bar "logic req.bar[2:0]"
Toggle handcode_error_VECTOR_CTRL "logic handcode_error_VECTOR_CTRL"
Toggle handcode_error_MSG_DATA "logic handcode_error_MSG_DATA"
Toggle handcode_error_MSG_ADDR_U "logic handcode_error_MSG_ADDR_U"
Toggle handcode_error_MSG_ADDR_L "logic handcode_error_MSG_ADDR_L"
CHECKSUM: "3919212576 3680743475"
INSTANCE: hqm_tb_top.u_hqm.par_hqm_system.hqm_system_gated_wrap.i_hqm_system.i_hqm_system_core.i_hqm_system_msix_mem_wrap.i_hqm_msix_mem
Condition 2 "1784689767" "(handcode_rvalid_MSG_ADDR_L || ((~(|re_MSG_ADDR_L))) || ((~sai_HQM_OS_W_read_en))) 1 -1" (2 "001")
Condition 16 "4117795602" "(handcode_wvalid_VECTOR_CTRL || ((~(|we_VECTOR_CTRL))) || ((~sai_HQM_OS_W_write_en))) 1 -1" (2 "001")
Condition 14 "987349412" "(handcode_wvalid_MSG_DATA || ((~(|we_MSG_DATA))) || ((~sai_HQM_OS_W_write_en))) 1 -1" (2 "001")
Condition 12 "3853271979" "(handcode_wvalid_MSG_ADDR_U || ((~(|we_MSG_ADDR_U))) || ((~sai_HQM_OS_W_write_en))) 1 -1" (2 "001")
Condition 10 "2641799390" "(handcode_wvalid_MSG_ADDR_L || ((~(|we_MSG_ADDR_L))) || ((~sai_HQM_OS_W_write_en))) 1 -1" (2 "001")
Condition 8 "2448029180" "(handcode_rvalid_VECTOR_CTRL || ((~(|re_VECTOR_CTRL))) || ((~sai_HQM_OS_W_read_en))) 1 -1" (2 "001")
Condition 6 "3389059238" "(handcode_rvalid_MSG_DATA || ((~(|re_MSG_DATA))) || ((~sai_HQM_OS_W_read_en))) 1 -1" (2 "001")
Condition 4 "3406465055" "(handcode_rvalid_MSG_ADDR_U || ((~(|re_MSG_ADDR_U))) || ((~sai_HQM_OS_W_read_en))) 1 -1" (2 "001")
