# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do bus_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment10-1 {C:/intelFPGA_lite/18.1/Assignment10-1/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:05 on Nov 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment10-1" C:/intelFPGA_lite/18.1/Assignment10-1/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 20:09:06 on Nov 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment10-1 {C:/intelFPGA_lite/18.1/Assignment10-1/mux2_8bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:06 on Nov 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment10-1" C:/intelFPGA_lite/18.1/Assignment10-1/mux2_8bit.v 
# -- Compiling module mux2_8bit
# 
# Top level modules:
# 	mux2_8bit
# End time: 20:09:06 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment10-1 {C:/intelFPGA_lite/18.1/Assignment10-1/mux2_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:06 on Nov 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment10-1" C:/intelFPGA_lite/18.1/Assignment10-1/mux2_32bit.v 
# -- Compiling module mux2_32bit
# 
# Top level modules:
# 	mux2_32bit
# End time: 20:09:06 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment10-1 {C:/intelFPGA_lite/18.1/Assignment10-1/mux3_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:06 on Nov 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment10-1" C:/intelFPGA_lite/18.1/Assignment10-1/mux3_32bit.v 
# -- Compiling module mux3_32bit
# 
# Top level modules:
# 	mux3_32bit
# End time: 20:09:06 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment10-1 {C:/intelFPGA_lite/18.1/Assignment10-1/bus_addr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:06 on Nov 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment10-1" C:/intelFPGA_lite/18.1/Assignment10-1/bus_addr.v 
# -- Compiling module bus_addr
# 
# Top level modules:
# 	bus_addr
# End time: 20:09:06 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment10-1 {C:/intelFPGA_lite/18.1/Assignment10-1/bus_arbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:06 on Nov 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment10-1" C:/intelFPGA_lite/18.1/Assignment10-1/bus_arbit.v 
# -- Compiling module bus_arbit
# 
# Top level modules:
# 	bus_arbit
# End time: 20:09:06 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment10-1 {C:/intelFPGA_lite/18.1/Assignment10-1/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:07 on Nov 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment10-1" C:/intelFPGA_lite/18.1/Assignment10-1/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 20:09:07 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment10-1 {C:/intelFPGA_lite/18.1/Assignment10-1/dff_2bit_r.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:07 on Nov 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment10-1" C:/intelFPGA_lite/18.1/Assignment10-1/dff_2bit_r.v 
# -- Compiling module dff_2bit_r
# 
# Top level modules:
# 	dff_2bit_r
# End time: 20:09:07 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment10-1 {C:/intelFPGA_lite/18.1/Assignment10-1/tb_bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:07 on Nov 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment10-1" C:/intelFPGA_lite/18.1/Assignment10-1/tb_bus.v 
# -- Compiling module tb_bus
# 
# Top level modules:
# 	tb_bus
# End time: 20:09:07 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_bus
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_bus 
# Start time: 20:09:07 on Nov 25,2023
# Loading work.tb_bus
# Loading work.bus
# Loading work.bus_arbit
# Loading work.bus_addr
# Loading work.mux2
# Loading work.mux2_8bit
# Loading work.mux2_32bit
# Loading work.dff_2bit_r
# Loading work.mux3_32bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/intelFPGA_lite/18.1/Assignment10-1/tb_bus.v(76)
#    Time: 483 ns  Iteration: 0  Instance: /tb_bus
# 1
# Break in Module tb_bus at C:/intelFPGA_lite/18.1/Assignment10-1/tb_bus.v line 76
# End time: 20:48:47 on Nov 25,2023, Elapsed time: 0:39:40
# Errors: 0, Warnings: 0
