`timescale 1ns / 1ps



module fp_div_tb;
parameter EXPONENT_WIDTH = 8;
parameter MANTISSA_WIDTH = 23;

reg [31:0] flp_a ;
reg clock;
wire sign;
wire [7:0] exponent;
wire [8:0] exp_sum;
wire [22:0] prod;

initial
begin
clock = 0;

//+5 / +4 = 1.25
// s ----e---- --------------f-------------
#2 flp_a = 32'b01000000101000000000000000000000;

//+6 / 4 = +1.5
// s ----e---- --------------f-------------
#2 flp_a = 32'b01000000110000000000000000000000;
//-5 /4 = -1.25
// s ----e---- --------------f-------------
#2 flp_a = 32'b11000000101000000000000000000000;
//+7 /4 = 1.75
// s ----e---- --------------f-------------
#2 flp_a = 32'b01000000111000000000000000000000;
//+25 /4 = +6.25
// s ----e---- --------------f-------------
#2 flp_a = 32'b01000001110010000000000000000000;
//continued on next page

//+76 / 4 = 19
// s ----e---- --------------f-------------
#2 flp_a = 32'b01000010100110000000000000000000;
//-48 / 4 = -12
// s ----e---- --------------f-------------
#2 flp_a = 32'b11000010010000000000000000000000;
//+3724 /4 = 931
// s ----e---- --------------f-------------
#2 flp_a = 32'b01000101011010001100000000000000;

// 0.00381924584508/4 = 0.0.00095;
#2 flp_a = 32'b00111011011110100100110001010000;

//More TESTS
#2
flp_a= 32'b00000000000000000000000000000000; //0 /4=0   

#2

flp_a= 32'b11000000111100000000000000000000; //-7.5 /4= -1.875 

#2

flp_a= 32'b01000010001101000000000000000000; //45 /4  =11.25 

#2

flp_a= 32'b01000000000000000000000000000000; //2 /4=0.5   


#2

flp_a= 32'b01000001000100000000000000000000; //9   


#2

flp_a= 32'b01000001010000000000000000000000; //12  

#2

flp_a =32'b00111111000000000000000000000000; //.5  

#2

flp_a =32'b11000010110001100000000000000000; //-99  

#2

flp_a =32'b00111111000000000000000000000000; //0.5  


#2

flp_a =32'b00111110010011001100110011001100; //0.2  

#2

flp_a =32'b01000000001000000000000000000000; //2.5  

#2

flp_a =32'b01000001001000000000000000000000; //10  
#2 $stop;




end

always begin
     #1  clock = ~clock; 
    end
        
//instantiate the module into the test bench
fp_div #(.EXPONENT_WIDTH(EXPONENT_WIDTH), .MANTISSA_WIDTH(MANTISSA_WIDTH)) inst1 (
.flp_a(flp_a),
.sign(sign),
.exponent(exponent),
.prod(prod),
.clk(clock)
);





endmodule
