
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1

# Written on Sat Nov 28 19:48:38 2020

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                           Ending                             |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |     10.000           |     No paths         |     No paths         |     No paths                         
System                             clk_div|Qaux_derived_clock[13]     |     480.769          |     No paths         |     No paths         |     No paths                         
System                             deb|Q_inferred_clock               |     No paths         |     No paths         |     10.000           |     No paths                         
osc00|osc_int0_inferred_clock      osc00|osc_int0_inferred_clock      |     480.769          |     No paths         |     No paths         |     No paths                         
clk_div|Qaux_derived_clock[13]     clk_div|Qaux_derived_clock[13]     |     480.769          |     No paths         |     No paths         |     No paths                         
=================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:CLR
p:col[0]
p:col[1]
p:col[2]
p:col[3]
p:digit[0]
p:digit[1]
p:digit[2]
p:digit[3]
p:digit[4]
p:digit[5]
p:digit[6]
p:fil[0]
p:fil[1]
p:fil[2]
p:fil[3]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
