/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [3:0] _01_;
  wire [9:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [19:0] celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [15:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [5:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [19:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [3:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = ~(celloutsig_0_8z[5] & celloutsig_0_2z[3]);
  assign celloutsig_0_38z = celloutsig_0_1z | ~(celloutsig_0_26z);
  assign celloutsig_1_17z = celloutsig_1_7z | ~(celloutsig_1_11z);
  assign celloutsig_1_2z = ~(in_data[103] ^ in_data[137]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[8] ^ celloutsig_1_3z);
  assign celloutsig_0_1z = ~(in_data[12] ^ in_data[64]);
  assign celloutsig_0_12z = ~(in_data[72] ^ celloutsig_0_5z);
  assign celloutsig_0_15z = ~(celloutsig_0_6z ^ celloutsig_0_1z);
  assign celloutsig_0_22z = ~(celloutsig_0_1z ^ celloutsig_0_11z[0]);
  assign celloutsig_0_0z = in_data[66:62] + in_data[80:76];
  assign celloutsig_0_49z[5:1] = { celloutsig_0_14z[9:6], celloutsig_0_28z } + { celloutsig_0_21z[4:1], celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_2z[4:1], celloutsig_0_0z, 1'h1 } + { _00_, _02_[5:3], _01_[3:2], celloutsig_0_6z };
  reg [8:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _15_ <= 9'h000;
    else _15_ <= { in_data[22:15], celloutsig_0_5z };
  assign { _00_, _02_[5:3], _01_[3:2] } = _15_;
  assign celloutsig_1_1z = in_data[141:133] / { 1'h1, in_data[126:119] };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z } / { 1'h1, in_data[65], celloutsig_0_5z };
  assign celloutsig_0_14z = { in_data[26:11], celloutsig_0_0z } / { 1'h1, celloutsig_0_8z[6:2], _00_, _02_[5:3], _01_[3:2], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_68z = celloutsig_0_51z[6:1] == { celloutsig_0_19z, 1'h0, celloutsig_0_19z, celloutsig_0_4z, 1'h1, celloutsig_0_9z };
  assign celloutsig_1_13z = { celloutsig_1_1z[6:0], celloutsig_1_8z } == { celloutsig_1_4z[10:6], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_48z = { celloutsig_0_15z, celloutsig_0_38z, 1'h0, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_47z, celloutsig_0_12z } >= { _00_[2:0], _02_[5:3], _01_[3] };
  assign celloutsig_0_5z = { in_data[46:30], 1'h1 } >= in_data[85:68];
  assign celloutsig_0_6z = { in_data[57:30], celloutsig_0_1z, 1'h1 } >= { in_data[77:55], celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[108:104], celloutsig_1_0z } >= { celloutsig_1_1z[3:0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_47z = ! { celloutsig_0_25z[2:0], celloutsig_0_28z };
  assign celloutsig_0_69z = ! { celloutsig_0_18z[2:0], celloutsig_0_56z, celloutsig_0_46z };
  assign celloutsig_1_7z = ! { celloutsig_1_6z[8:2], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_16z = ! { celloutsig_1_14z[2:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = ! { celloutsig_1_9z[11:9], celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, 1'h1 } < { in_data[81:63], celloutsig_0_1z };
  assign celloutsig_0_46z = { celloutsig_0_0z[3:2], celloutsig_0_26z } < { celloutsig_0_31z[1:0], celloutsig_0_12z };
  assign celloutsig_0_31z = { celloutsig_0_30z, 1'h0, celloutsig_0_8z, celloutsig_0_4z } % { 1'h1, celloutsig_0_17z[17:3] };
  assign celloutsig_0_30z = { celloutsig_0_11z[2], celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_9z } % { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_6z };
  assign celloutsig_1_14z = { celloutsig_1_9z[11:1], 1'h1, celloutsig_1_10z } * { celloutsig_1_4z[18:8], celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[62:61], celloutsig_0_0z } * { in_data[11:10], celloutsig_0_0z };
  assign celloutsig_0_51z = celloutsig_0_35z[4] ? { celloutsig_0_10z[8:3], 1'h1 } : { in_data[56:53], 1'h1, celloutsig_0_5z, celloutsig_0_48z };
  assign celloutsig_0_25z = celloutsig_0_10z[2] ? { celloutsig_0_14z[8:7], celloutsig_0_4z, celloutsig_0_5z } : celloutsig_0_21z[4:1];
  assign celloutsig_0_35z = - { celloutsig_0_12z, celloutsig_0_11z, 1'h0 };
  assign celloutsig_1_6z = - { in_data[109:107], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_21z = - { celloutsig_0_17z[13:10], celloutsig_0_6z };
  assign celloutsig_0_8z = { in_data[83:82], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z } | { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_6z[11:2], celloutsig_1_17z, celloutsig_1_8z } | { celloutsig_1_6z[10:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_17z };
  assign celloutsig_0_50z = | { celloutsig_0_49z[5:1], celloutsig_0_46z };
  assign celloutsig_0_13z = | { celloutsig_0_2z[3], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_56z = celloutsig_0_22z & celloutsig_0_50z;
  assign celloutsig_1_10z = | in_data[179:167];
  assign celloutsig_0_17z = { in_data[37:29], celloutsig_0_9z, celloutsig_0_10z } ~^ { celloutsig_0_14z[12:4], celloutsig_0_4z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 20'h00000;
    else if (clkin_data[128]) celloutsig_1_4z = { celloutsig_1_1z[4:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_1_8z = 4'h0;
    else if (clkin_data[128]) celloutsig_1_8z = celloutsig_1_6z[8:5];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_18z = 6'h00;
    else if (!clkin_data[96]) celloutsig_0_18z = celloutsig_0_8z[8:3];
  assign celloutsig_1_0z = ~((in_data[179] & in_data[190]) | (in_data[103] & in_data[184]));
  assign celloutsig_1_11z = ~((celloutsig_1_5z & celloutsig_1_7z) | (celloutsig_1_3z & celloutsig_1_9z[5]));
  assign celloutsig_0_9z = ~((in_data[31] & 1'h1) | (celloutsig_0_0z[4] & celloutsig_0_6z));
  assign celloutsig_0_19z = ~((celloutsig_0_10z[9] & celloutsig_0_12z) | (celloutsig_0_0z[2] & in_data[83]));
  assign celloutsig_0_26z = ~((celloutsig_0_6z & celloutsig_0_12z) | (celloutsig_0_19z & celloutsig_0_25z[3]));
  assign { celloutsig_1_9z[6:3], celloutsig_1_9z[10], celloutsig_1_9z[8], celloutsig_1_9z[9], celloutsig_1_9z[7], celloutsig_1_9z[11], celloutsig_1_9z[1], celloutsig_1_9z[2] } = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } ~^ { celloutsig_1_4z[11:8], celloutsig_1_4z[15], celloutsig_1_4z[13], celloutsig_1_4z[14], celloutsig_1_4z[12], celloutsig_1_4z[16], celloutsig_1_4z[6], celloutsig_1_4z[7] };
  assign _01_[1:0] = { celloutsig_0_19z, celloutsig_0_38z };
  assign { _02_[9:6], _02_[2:0] } = { _00_, _01_[3:2], celloutsig_0_6z };
  assign celloutsig_0_49z[0] = celloutsig_0_19z;
  assign celloutsig_1_9z[0] = 1'h1;
  assign { out_data[128], out_data[110:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
