$date
	Sun Apr 14 08:33:25 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module main_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end

$scope module dut $end
$var parameter 32 # DATA_WIDTH $end
$var parameter 32 $ ADDR_WIDTH $end
$var parameter 32 % REG_INDEX_WIDTH $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var reg 1 ( stall $end
$var reg 1 ) stall_MW $end
$var reg 32 * pc_next [31:0] $end
$var reg 32 + pc_in_FD [31:0] $end
$var reg 32 , pc_out_FD [31:0] $end
$var reg 32 - pc_out_EM [31:0] $end
$var reg 1 . PCen $end
$var reg 32 / inst_out_FD [31:0] $end
$var reg 32 0 inst_in_FD [31:0] $end
$var reg 32 1 inst_out_EM [31:0] $end
$var reg 5 2 read_reg1 [4:0] $end
$var reg 5 3 read_reg2 [4:0] $end
$var reg 5 4 write_reg [4:0] $end
$var reg 32 5 reg_rdata1 [31:0] $end
$var reg 32 6 reg_rdata2 [31:0] $end
$var reg 32 7 reg_wdata [31:0] $end
$var reg 1 8 reg_write_en $end
$var reg 32 9 immediate_value [31:0] $end
$var reg 4 : alu_op [3:0] $end
$var reg 1 ; read_en $end
$var reg 2 < wb_sel [1:0] $end
$var reg 1 = write_en $end
$var reg 32 > alu_in_EM [31:0] $end
$var reg 32 ? alu_out_EM [31:0] $end
$var reg 32 @ wb_in_EM [31:0] $end
$var reg 32 A wb_out_EM [31:0] $end
$var reg 32 B wd_out_EM [31:0] $end
$var reg 1 C mem_read $end
$var reg 1 D mem_write $end
$var reg 32 E dmem_out [31:0] $end
$var reg 1 F br_taken $end
$var reg 32 G pc [31:0] $end
$var reg 32 H forw_op_a [31:0] $end
$var reg 32 I forw_op_b [31:0] $end
$var reg 1 J sel_A $end
$var reg 32 K ALU_in_A [31:0] $end
$var reg 1 L sel_B $end
$var reg 32 M ALU_in_B [31:0] $end
$var reg 2 N br_type [1:0] $end
$var reg 1 O fora $end
$var reg 1 P forb $end
$var reg 1 Q reg_wrMW $end
$var reg 1 R wr_enMW $end
$var reg 1 S rd_enMW $end
$var reg 2 T wb_selMW [1:0] $end
$var reg 1 U dmem_en $end
$var reg 1 V uart_en $end
$var wire 1 W flush $end

$scope module Adder4 $end
$var parameter 32 X Width $end
$var wire 1 Y in [31] $end
$var wire 1 Z in [30] $end
$var wire 1 [ in [29] $end
$var wire 1 \ in [28] $end
$var wire 1 ] in [27] $end
$var wire 1 ^ in [26] $end
$var wire 1 _ in [25] $end
$var wire 1 ` in [24] $end
$var wire 1 a in [23] $end
$var wire 1 b in [22] $end
$var wire 1 c in [21] $end
$var wire 1 d in [20] $end
$var wire 1 e in [19] $end
$var wire 1 f in [18] $end
$var wire 1 g in [17] $end
$var wire 1 h in [16] $end
$var wire 1 i in [15] $end
$var wire 1 j in [14] $end
$var wire 1 k in [13] $end
$var wire 1 l in [12] $end
$var wire 1 m in [11] $end
$var wire 1 n in [10] $end
$var wire 1 o in [9] $end
$var wire 1 p in [8] $end
$var wire 1 q in [7] $end
$var wire 1 r in [6] $end
$var wire 1 s in [5] $end
$var wire 1 t in [4] $end
$var wire 1 u in [3] $end
$var wire 1 v in [2] $end
$var wire 1 w in [1] $end
$var wire 1 x in [0] $end
$var reg 32 y out [31:0] $end
$upscope $end

$scope module mux_pc $end
$var wire 1 z sel $end
$var wire 1 { sel0 [31] $end
$var wire 1 | sel0 [30] $end
$var wire 1 } sel0 [29] $end
$var wire 1 ~ sel0 [28] $end
$var wire 1 !! sel0 [27] $end
$var wire 1 "! sel0 [26] $end
$var wire 1 #! sel0 [25] $end
$var wire 1 $! sel0 [24] $end
$var wire 1 %! sel0 [23] $end
$var wire 1 &! sel0 [22] $end
$var wire 1 '! sel0 [21] $end
$var wire 1 (! sel0 [20] $end
$var wire 1 )! sel0 [19] $end
$var wire 1 *! sel0 [18] $end
$var wire 1 +! sel0 [17] $end
$var wire 1 ,! sel0 [16] $end
$var wire 1 -! sel0 [15] $end
$var wire 1 .! sel0 [14] $end
$var wire 1 /! sel0 [13] $end
$var wire 1 0! sel0 [12] $end
$var wire 1 1! sel0 [11] $end
$var wire 1 2! sel0 [10] $end
$var wire 1 3! sel0 [9] $end
$var wire 1 4! sel0 [8] $end
$var wire 1 5! sel0 [7] $end
$var wire 1 6! sel0 [6] $end
$var wire 1 7! sel0 [5] $end
$var wire 1 8! sel0 [4] $end
$var wire 1 9! sel0 [3] $end
$var wire 1 :! sel0 [2] $end
$var wire 1 ;! sel0 [1] $end
$var wire 1 <! sel0 [0] $end
$var wire 1 =! sel1 [31] $end
$var wire 1 >! sel1 [30] $end
$var wire 1 ?! sel1 [29] $end
$var wire 1 @! sel1 [28] $end
$var wire 1 A! sel1 [27] $end
$var wire 1 B! sel1 [26] $end
$var wire 1 C! sel1 [25] $end
$var wire 1 D! sel1 [24] $end
$var wire 1 E! sel1 [23] $end
$var wire 1 F! sel1 [22] $end
$var wire 1 G! sel1 [21] $end
$var wire 1 H! sel1 [20] $end
$var wire 1 I! sel1 [19] $end
$var wire 1 J! sel1 [18] $end
$var wire 1 K! sel1 [17] $end
$var wire 1 L! sel1 [16] $end
$var wire 1 M! sel1 [15] $end
$var wire 1 N! sel1 [14] $end
$var wire 1 O! sel1 [13] $end
$var wire 1 P! sel1 [12] $end
$var wire 1 Q! sel1 [11] $end
$var wire 1 R! sel1 [10] $end
$var wire 1 S! sel1 [9] $end
$var wire 1 T! sel1 [8] $end
$var wire 1 U! sel1 [7] $end
$var wire 1 V! sel1 [6] $end
$var wire 1 W! sel1 [5] $end
$var wire 1 X! sel1 [4] $end
$var wire 1 Y! sel1 [3] $end
$var wire 1 Z! sel1 [2] $end
$var wire 1 [! sel1 [1] $end
$var wire 1 \! sel1 [0] $end
$var reg 32 ]! out [31:0] $end
$upscope $end

$scope module PCCounter $end
$var parameter 32 ^! Width $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 _! PCen $end
$var wire 1 `! next [31] $end
$var wire 1 a! next [30] $end
$var wire 1 b! next [29] $end
$var wire 1 c! next [28] $end
$var wire 1 d! next [27] $end
$var wire 1 e! next [26] $end
$var wire 1 f! next [25] $end
$var wire 1 g! next [24] $end
$var wire 1 h! next [23] $end
$var wire 1 i! next [22] $end
$var wire 1 j! next [21] $end
$var wire 1 k! next [20] $end
$var wire 1 l! next [19] $end
$var wire 1 m! next [18] $end
$var wire 1 n! next [17] $end
$var wire 1 o! next [16] $end
$var wire 1 p! next [15] $end
$var wire 1 q! next [14] $end
$var wire 1 r! next [13] $end
$var wire 1 s! next [12] $end
$var wire 1 t! next [11] $end
$var wire 1 u! next [10] $end
$var wire 1 v! next [9] $end
$var wire 1 w! next [8] $end
$var wire 1 x! next [7] $end
$var wire 1 y! next [6] $end
$var wire 1 z! next [5] $end
$var wire 1 {! next [4] $end
$var wire 1 |! next [3] $end
$var wire 1 }! next [2] $end
$var wire 1 ~! next [1] $end
$var wire 1 !" next [0] $end
$var reg 32 "" current [31:0] $end
$upscope $end

$scope module inst_mem $end
$var parameter 32 #" AddrWidth $end
$var wire 1 $" address [31] $end
$var wire 1 %" address [30] $end
$var wire 1 &" address [29] $end
$var wire 1 '" address [28] $end
$var wire 1 (" address [27] $end
$var wire 1 )" address [26] $end
$var wire 1 *" address [25] $end
$var wire 1 +" address [24] $end
$var wire 1 ," address [23] $end
$var wire 1 -" address [22] $end
$var wire 1 ." address [21] $end
$var wire 1 /" address [20] $end
$var wire 1 0" address [19] $end
$var wire 1 1" address [18] $end
$var wire 1 2" address [17] $end
$var wire 1 3" address [16] $end
$var wire 1 4" address [15] $end
$var wire 1 5" address [14] $end
$var wire 1 6" address [13] $end
$var wire 1 7" address [12] $end
$var wire 1 8" address [11] $end
$var wire 1 9" address [10] $end
$var wire 1 :" address [9] $end
$var wire 1 ;" address [8] $end
$var wire 1 <" address [7] $end
$var wire 1 =" address [6] $end
$var wire 1 >" address [5] $end
$var wire 1 ?" address [4] $end
$var wire 1 @" address [3] $end
$var wire 1 A" address [2] $end
$var wire 1 B" address [1] $end
$var wire 1 C" address [0] $end
$var reg 32 D" instruction [31:0] $end
$upscope $end

$scope module IR_FD $end
$var parameter 32 E" Width $end
$var wire 1 & clk $end
$var wire 1 F" en $end
$var wire 1 G" rst $end
$var wire 1 H" din [31] $end
$var wire 1 I" din [30] $end
$var wire 1 J" din [29] $end
$var wire 1 K" din [28] $end
$var wire 1 L" din [27] $end
$var wire 1 M" din [26] $end
$var wire 1 N" din [25] $end
$var wire 1 O" din [24] $end
$var wire 1 P" din [23] $end
$var wire 1 Q" din [22] $end
$var wire 1 R" din [21] $end
$var wire 1 S" din [20] $end
$var wire 1 T" din [19] $end
$var wire 1 U" din [18] $end
$var wire 1 V" din [17] $end
$var wire 1 W" din [16] $end
$var wire 1 X" din [15] $end
$var wire 1 Y" din [14] $end
$var wire 1 Z" din [13] $end
$var wire 1 [" din [12] $end
$var wire 1 \" din [11] $end
$var wire 1 ]" din [10] $end
$var wire 1 ^" din [9] $end
$var wire 1 _" din [8] $end
$var wire 1 `" din [7] $end
$var wire 1 a" din [6] $end
$var wire 1 b" din [5] $end
$var wire 1 c" din [4] $end
$var wire 1 d" din [3] $end
$var wire 1 e" din [2] $end
$var wire 1 f" din [1] $end
$var wire 1 g" din [0] $end
$var reg 32 h" dout [31:0] $end
$upscope $end

$scope module pc_FD $end
$var parameter 32 i" Width $end
$var wire 1 & clk $end
$var wire 1 j" en $end
$var wire 1 ' rst $end
$var wire 1 k" din [31] $end
$var wire 1 l" din [30] $end
$var wire 1 m" din [29] $end
$var wire 1 n" din [28] $end
$var wire 1 o" din [27] $end
$var wire 1 p" din [26] $end
$var wire 1 q" din [25] $end
$var wire 1 r" din [24] $end
$var wire 1 s" din [23] $end
$var wire 1 t" din [22] $end
$var wire 1 u" din [21] $end
$var wire 1 v" din [20] $end
$var wire 1 w" din [19] $end
$var wire 1 x" din [18] $end
$var wire 1 y" din [17] $end
$var wire 1 z" din [16] $end
$var wire 1 {" din [15] $end
$var wire 1 |" din [14] $end
$var wire 1 }" din [13] $end
$var wire 1 ~" din [12] $end
$var wire 1 !# din [11] $end
$var wire 1 "# din [10] $end
$var wire 1 ## din [9] $end
$var wire 1 $# din [8] $end
$var wire 1 %# din [7] $end
$var wire 1 &# din [6] $end
$var wire 1 '# din [5] $end
$var wire 1 (# din [4] $end
$var wire 1 )# din [3] $end
$var wire 1 *# din [2] $end
$var wire 1 +# din [1] $end
$var wire 1 ,# din [0] $end
$var reg 32 -# dout [31:0] $end
$upscope $end

$scope module reg_file $end
$var wire 1 & clk $end
$var wire 1 .# write_enable $end
$var wire 1 /# write_address [4] $end
$var wire 1 0# write_address [3] $end
$var wire 1 1# write_address [2] $end
$var wire 1 2# write_address [1] $end
$var wire 1 3# write_address [0] $end
$var wire 1 4# write_data [31] $end
$var wire 1 5# write_data [30] $end
$var wire 1 6# write_data [29] $end
$var wire 1 7# write_data [28] $end
$var wire 1 8# write_data [27] $end
$var wire 1 9# write_data [26] $end
$var wire 1 :# write_data [25] $end
$var wire 1 ;# write_data [24] $end
$var wire 1 <# write_data [23] $end
$var wire 1 =# write_data [22] $end
$var wire 1 ># write_data [21] $end
$var wire 1 ?# write_data [20] $end
$var wire 1 @# write_data [19] $end
$var wire 1 A# write_data [18] $end
$var wire 1 B# write_data [17] $end
$var wire 1 C# write_data [16] $end
$var wire 1 D# write_data [15] $end
$var wire 1 E# write_data [14] $end
$var wire 1 F# write_data [13] $end
$var wire 1 G# write_data [12] $end
$var wire 1 H# write_data [11] $end
$var wire 1 I# write_data [10] $end
$var wire 1 J# write_data [9] $end
$var wire 1 K# write_data [8] $end
$var wire 1 L# write_data [7] $end
$var wire 1 M# write_data [6] $end
$var wire 1 N# write_data [5] $end
$var wire 1 O# write_data [4] $end
$var wire 1 P# write_data [3] $end
$var wire 1 Q# write_data [2] $end
$var wire 1 R# write_data [1] $end
$var wire 1 S# write_data [0] $end
$var wire 1 T# read_address1 [4] $end
$var wire 1 U# read_address1 [3] $end
$var wire 1 V# read_address1 [2] $end
$var wire 1 W# read_address1 [1] $end
$var wire 1 X# read_address1 [0] $end
$var wire 1 Y# read_address2 [4] $end
$var wire 1 Z# read_address2 [3] $end
$var wire 1 [# read_address2 [2] $end
$var wire 1 \# read_address2 [1] $end
$var wire 1 ]# read_address2 [0] $end
$var reg 32 ^# read_data1 [31:0] $end
$var reg 32 _# read_data2 [31:0] $end
$upscope $end

$scope module imm_gen $end
$var wire 1 `# In [31] $end
$var wire 1 a# In [30] $end
$var wire 1 b# In [29] $end
$var wire 1 c# In [28] $end
$var wire 1 d# In [27] $end
$var wire 1 e# In [26] $end
$var wire 1 f# In [25] $end
$var wire 1 g# In [24] $end
$var wire 1 h# In [23] $end
$var wire 1 i# In [22] $end
$var wire 1 j# In [21] $end
$var wire 1 k# In [20] $end
$var wire 1 l# In [19] $end
$var wire 1 m# In [18] $end
$var wire 1 n# In [17] $end
$var wire 1 o# In [16] $end
$var wire 1 p# In [15] $end
$var wire 1 q# In [14] $end
$var wire 1 r# In [13] $end
$var wire 1 s# In [12] $end
$var wire 1 t# In [11] $end
$var wire 1 u# In [10] $end
$var wire 1 v# In [9] $end
$var wire 1 w# In [8] $end
$var wire 1 x# In [7] $end
$var wire 1 y# In [6] $end
$var wire 1 z# In [5] $end
$var wire 1 {# In [4] $end
$var wire 1 |# In [3] $end
$var wire 1 }# In [2] $end
$var wire 1 ~# In [1] $end
$var wire 1 !$ In [0] $end
$var reg 32 "$ Out [31:0] $end
$upscope $end

$scope module branch $end
$var wire 1 #$ br_type [1] $end
$var wire 1 $$ br_type [0] $end
$var wire 1 %$ funct3 [2] $end
$var wire 1 &$ funct3 [1] $end
$var wire 1 '$ funct3 [0] $end
$var wire 1 ($ rs1_data [31] $end
$var wire 1 )$ rs1_data [30] $end
$var wire 1 *$ rs1_data [29] $end
$var wire 1 +$ rs1_data [28] $end
$var wire 1 ,$ rs1_data [27] $end
$var wire 1 -$ rs1_data [26] $end
$var wire 1 .$ rs1_data [25] $end
$var wire 1 /$ rs1_data [24] $end
$var wire 1 0$ rs1_data [23] $end
$var wire 1 1$ rs1_data [22] $end
$var wire 1 2$ rs1_data [21] $end
$var wire 1 3$ rs1_data [20] $end
$var wire 1 4$ rs1_data [19] $end
$var wire 1 5$ rs1_data [18] $end
$var wire 1 6$ rs1_data [17] $end
$var wire 1 7$ rs1_data [16] $end
$var wire 1 8$ rs1_data [15] $end
$var wire 1 9$ rs1_data [14] $end
$var wire 1 :$ rs1_data [13] $end
$var wire 1 ;$ rs1_data [12] $end
$var wire 1 <$ rs1_data [11] $end
$var wire 1 =$ rs1_data [10] $end
$var wire 1 >$ rs1_data [9] $end
$var wire 1 ?$ rs1_data [8] $end
$var wire 1 @$ rs1_data [7] $end
$var wire 1 A$ rs1_data [6] $end
$var wire 1 B$ rs1_data [5] $end
$var wire 1 C$ rs1_data [4] $end
$var wire 1 D$ rs1_data [3] $end
$var wire 1 E$ rs1_data [2] $end
$var wire 1 F$ rs1_data [1] $end
$var wire 1 G$ rs1_data [0] $end
$var wire 1 H$ rs2_data [31] $end
$var wire 1 I$ rs2_data [30] $end
$var wire 1 J$ rs2_data [29] $end
$var wire 1 K$ rs2_data [28] $end
$var wire 1 L$ rs2_data [27] $end
$var wire 1 M$ rs2_data [26] $end
$var wire 1 N$ rs2_data [25] $end
$var wire 1 O$ rs2_data [24] $end
$var wire 1 P$ rs2_data [23] $end
$var wire 1 Q$ rs2_data [22] $end
$var wire 1 R$ rs2_data [21] $end
$var wire 1 S$ rs2_data [20] $end
$var wire 1 T$ rs2_data [19] $end
$var wire 1 U$ rs2_data [18] $end
$var wire 1 V$ rs2_data [17] $end
$var wire 1 W$ rs2_data [16] $end
$var wire 1 X$ rs2_data [15] $end
$var wire 1 Y$ rs2_data [14] $end
$var wire 1 Z$ rs2_data [13] $end
$var wire 1 [$ rs2_data [12] $end
$var wire 1 \$ rs2_data [11] $end
$var wire 1 ]$ rs2_data [10] $end
$var wire 1 ^$ rs2_data [9] $end
$var wire 1 _$ rs2_data [8] $end
$var wire 1 `$ rs2_data [7] $end
$var wire 1 a$ rs2_data [6] $end
$var wire 1 b$ rs2_data [5] $end
$var wire 1 c$ rs2_data [4] $end
$var wire 1 d$ rs2_data [3] $end
$var wire 1 e$ rs2_data [2] $end
$var wire 1 f$ rs2_data [1] $end
$var wire 1 g$ rs2_data [0] $end
$var reg 1 h$ take_branch $end
$upscope $end

$scope module mux_forw_op_a $end
$var wire 1 i$ sel $end
$var wire 1 j$ sel0 [31] $end
$var wire 1 k$ sel0 [30] $end
$var wire 1 l$ sel0 [29] $end
$var wire 1 m$ sel0 [28] $end
$var wire 1 n$ sel0 [27] $end
$var wire 1 o$ sel0 [26] $end
$var wire 1 p$ sel0 [25] $end
$var wire 1 q$ sel0 [24] $end
$var wire 1 r$ sel0 [23] $end
$var wire 1 s$ sel0 [22] $end
$var wire 1 t$ sel0 [21] $end
$var wire 1 u$ sel0 [20] $end
$var wire 1 v$ sel0 [19] $end
$var wire 1 w$ sel0 [18] $end
$var wire 1 x$ sel0 [17] $end
$var wire 1 y$ sel0 [16] $end
$var wire 1 z$ sel0 [15] $end
$var wire 1 {$ sel0 [14] $end
$var wire 1 |$ sel0 [13] $end
$var wire 1 }$ sel0 [12] $end
$var wire 1 ~$ sel0 [11] $end
$var wire 1 !% sel0 [10] $end
$var wire 1 "% sel0 [9] $end
$var wire 1 #% sel0 [8] $end
$var wire 1 $% sel0 [7] $end
$var wire 1 %% sel0 [6] $end
$var wire 1 &% sel0 [5] $end
$var wire 1 '% sel0 [4] $end
$var wire 1 (% sel0 [3] $end
$var wire 1 )% sel0 [2] $end
$var wire 1 *% sel0 [1] $end
$var wire 1 +% sel0 [0] $end
$var wire 1 ,% sel1 [31] $end
$var wire 1 -% sel1 [30] $end
$var wire 1 .% sel1 [29] $end
$var wire 1 /% sel1 [28] $end
$var wire 1 0% sel1 [27] $end
$var wire 1 1% sel1 [26] $end
$var wire 1 2% sel1 [25] $end
$var wire 1 3% sel1 [24] $end
$var wire 1 4% sel1 [23] $end
$var wire 1 5% sel1 [22] $end
$var wire 1 6% sel1 [21] $end
$var wire 1 7% sel1 [20] $end
$var wire 1 8% sel1 [19] $end
$var wire 1 9% sel1 [18] $end
$var wire 1 :% sel1 [17] $end
$var wire 1 ;% sel1 [16] $end
$var wire 1 <% sel1 [15] $end
$var wire 1 =% sel1 [14] $end
$var wire 1 >% sel1 [13] $end
$var wire 1 ?% sel1 [12] $end
$var wire 1 @% sel1 [11] $end
$var wire 1 A% sel1 [10] $end
$var wire 1 B% sel1 [9] $end
$var wire 1 C% sel1 [8] $end
$var wire 1 D% sel1 [7] $end
$var wire 1 E% sel1 [6] $end
$var wire 1 F% sel1 [5] $end
$var wire 1 G% sel1 [4] $end
$var wire 1 H% sel1 [3] $end
$var wire 1 I% sel1 [2] $end
$var wire 1 J% sel1 [1] $end
$var wire 1 K% sel1 [0] $end
$var reg 32 L% out [31:0] $end
$upscope $end

$scope module mux_forw_op_b $end
$var wire 1 M% sel $end
$var wire 1 N% sel0 [31] $end
$var wire 1 O% sel0 [30] $end
$var wire 1 P% sel0 [29] $end
$var wire 1 Q% sel0 [28] $end
$var wire 1 R% sel0 [27] $end
$var wire 1 S% sel0 [26] $end
$var wire 1 T% sel0 [25] $end
$var wire 1 U% sel0 [24] $end
$var wire 1 V% sel0 [23] $end
$var wire 1 W% sel0 [22] $end
$var wire 1 X% sel0 [21] $end
$var wire 1 Y% sel0 [20] $end
$var wire 1 Z% sel0 [19] $end
$var wire 1 [% sel0 [18] $end
$var wire 1 \% sel0 [17] $end
$var wire 1 ]% sel0 [16] $end
$var wire 1 ^% sel0 [15] $end
$var wire 1 _% sel0 [14] $end
$var wire 1 `% sel0 [13] $end
$var wire 1 a% sel0 [12] $end
$var wire 1 b% sel0 [11] $end
$var wire 1 c% sel0 [10] $end
$var wire 1 d% sel0 [9] $end
$var wire 1 e% sel0 [8] $end
$var wire 1 f% sel0 [7] $end
$var wire 1 g% sel0 [6] $end
$var wire 1 h% sel0 [5] $end
$var wire 1 i% sel0 [4] $end
$var wire 1 j% sel0 [3] $end
$var wire 1 k% sel0 [2] $end
$var wire 1 l% sel0 [1] $end
$var wire 1 m% sel0 [0] $end
$var wire 1 n% sel1 [31] $end
$var wire 1 o% sel1 [30] $end
$var wire 1 p% sel1 [29] $end
$var wire 1 q% sel1 [28] $end
$var wire 1 r% sel1 [27] $end
$var wire 1 s% sel1 [26] $end
$var wire 1 t% sel1 [25] $end
$var wire 1 u% sel1 [24] $end
$var wire 1 v% sel1 [23] $end
$var wire 1 w% sel1 [22] $end
$var wire 1 x% sel1 [21] $end
$var wire 1 y% sel1 [20] $end
$var wire 1 z% sel1 [19] $end
$var wire 1 {% sel1 [18] $end
$var wire 1 |% sel1 [17] $end
$var wire 1 }% sel1 [16] $end
$var wire 1 ~% sel1 [15] $end
$var wire 1 !& sel1 [14] $end
$var wire 1 "& sel1 [13] $end
$var wire 1 #& sel1 [12] $end
$var wire 1 $& sel1 [11] $end
$var wire 1 %& sel1 [10] $end
$var wire 1 && sel1 [9] $end
$var wire 1 '& sel1 [8] $end
$var wire 1 (& sel1 [7] $end
$var wire 1 )& sel1 [6] $end
$var wire 1 *& sel1 [5] $end
$var wire 1 +& sel1 [4] $end
$var wire 1 ,& sel1 [3] $end
$var wire 1 -& sel1 [2] $end
$var wire 1 .& sel1 [1] $end
$var wire 1 /& sel1 [0] $end
$var reg 32 0& out [31:0] $end
$upscope $end

$scope module mux_operand_A $end
$var wire 1 1& sel $end
$var wire 1 2& sel0 [31] $end
$var wire 1 3& sel0 [30] $end
$var wire 1 4& sel0 [29] $end
$var wire 1 5& sel0 [28] $end
$var wire 1 6& sel0 [27] $end
$var wire 1 7& sel0 [26] $end
$var wire 1 8& sel0 [25] $end
$var wire 1 9& sel0 [24] $end
$var wire 1 :& sel0 [23] $end
$var wire 1 ;& sel0 [22] $end
$var wire 1 <& sel0 [21] $end
$var wire 1 =& sel0 [20] $end
$var wire 1 >& sel0 [19] $end
$var wire 1 ?& sel0 [18] $end
$var wire 1 @& sel0 [17] $end
$var wire 1 A& sel0 [16] $end
$var wire 1 B& sel0 [15] $end
$var wire 1 C& sel0 [14] $end
$var wire 1 D& sel0 [13] $end
$var wire 1 E& sel0 [12] $end
$var wire 1 F& sel0 [11] $end
$var wire 1 G& sel0 [10] $end
$var wire 1 H& sel0 [9] $end
$var wire 1 I& sel0 [8] $end
$var wire 1 J& sel0 [7] $end
$var wire 1 K& sel0 [6] $end
$var wire 1 L& sel0 [5] $end
$var wire 1 M& sel0 [4] $end
$var wire 1 N& sel0 [3] $end
$var wire 1 O& sel0 [2] $end
$var wire 1 P& sel0 [1] $end
$var wire 1 Q& sel0 [0] $end
$var wire 1 R& sel1 [31] $end
$var wire 1 S& sel1 [30] $end
$var wire 1 T& sel1 [29] $end
$var wire 1 U& sel1 [28] $end
$var wire 1 V& sel1 [27] $end
$var wire 1 W& sel1 [26] $end
$var wire 1 X& sel1 [25] $end
$var wire 1 Y& sel1 [24] $end
$var wire 1 Z& sel1 [23] $end
$var wire 1 [& sel1 [22] $end
$var wire 1 \& sel1 [21] $end
$var wire 1 ]& sel1 [20] $end
$var wire 1 ^& sel1 [19] $end
$var wire 1 _& sel1 [18] $end
$var wire 1 `& sel1 [17] $end
$var wire 1 a& sel1 [16] $end
$var wire 1 b& sel1 [15] $end
$var wire 1 c& sel1 [14] $end
$var wire 1 d& sel1 [13] $end
$var wire 1 e& sel1 [12] $end
$var wire 1 f& sel1 [11] $end
$var wire 1 g& sel1 [10] $end
$var wire 1 h& sel1 [9] $end
$var wire 1 i& sel1 [8] $end
$var wire 1 j& sel1 [7] $end
$var wire 1 k& sel1 [6] $end
$var wire 1 l& sel1 [5] $end
$var wire 1 m& sel1 [4] $end
$var wire 1 n& sel1 [3] $end
$var wire 1 o& sel1 [2] $end
$var wire 1 p& sel1 [1] $end
$var wire 1 q& sel1 [0] $end
$var reg 32 r& out [31:0] $end
$upscope $end

$scope module mux_operand_B $end
$var wire 1 s& sel $end
$var wire 1 t& sel0 [31] $end
$var wire 1 u& sel0 [30] $end
$var wire 1 v& sel0 [29] $end
$var wire 1 w& sel0 [28] $end
$var wire 1 x& sel0 [27] $end
$var wire 1 y& sel0 [26] $end
$var wire 1 z& sel0 [25] $end
$var wire 1 {& sel0 [24] $end
$var wire 1 |& sel0 [23] $end
$var wire 1 }& sel0 [22] $end
$var wire 1 ~& sel0 [21] $end
$var wire 1 !' sel0 [20] $end
$var wire 1 "' sel0 [19] $end
$var wire 1 #' sel0 [18] $end
$var wire 1 $' sel0 [17] $end
$var wire 1 %' sel0 [16] $end
$var wire 1 &' sel0 [15] $end
$var wire 1 '' sel0 [14] $end
$var wire 1 (' sel0 [13] $end
$var wire 1 )' sel0 [12] $end
$var wire 1 *' sel0 [11] $end
$var wire 1 +' sel0 [10] $end
$var wire 1 ,' sel0 [9] $end
$var wire 1 -' sel0 [8] $end
$var wire 1 .' sel0 [7] $end
$var wire 1 /' sel0 [6] $end
$var wire 1 0' sel0 [5] $end
$var wire 1 1' sel0 [4] $end
$var wire 1 2' sel0 [3] $end
$var wire 1 3' sel0 [2] $end
$var wire 1 4' sel0 [1] $end
$var wire 1 5' sel0 [0] $end
$var wire 1 6' sel1 [31] $end
$var wire 1 7' sel1 [30] $end
$var wire 1 8' sel1 [29] $end
$var wire 1 9' sel1 [28] $end
$var wire 1 :' sel1 [27] $end
$var wire 1 ;' sel1 [26] $end
$var wire 1 <' sel1 [25] $end
$var wire 1 =' sel1 [24] $end
$var wire 1 >' sel1 [23] $end
$var wire 1 ?' sel1 [22] $end
$var wire 1 @' sel1 [21] $end
$var wire 1 A' sel1 [20] $end
$var wire 1 B' sel1 [19] $end
$var wire 1 C' sel1 [18] $end
$var wire 1 D' sel1 [17] $end
$var wire 1 E' sel1 [16] $end
$var wire 1 F' sel1 [15] $end
$var wire 1 G' sel1 [14] $end
$var wire 1 H' sel1 [13] $end
$var wire 1 I' sel1 [12] $end
$var wire 1 J' sel1 [11] $end
$var wire 1 K' sel1 [10] $end
$var wire 1 L' sel1 [9] $end
$var wire 1 M' sel1 [8] $end
$var wire 1 N' sel1 [7] $end
$var wire 1 O' sel1 [6] $end
$var wire 1 P' sel1 [5] $end
$var wire 1 Q' sel1 [4] $end
$var wire 1 R' sel1 [3] $end
$var wire 1 S' sel1 [2] $end
$var wire 1 T' sel1 [1] $end
$var wire 1 U' sel1 [0] $end
$var reg 32 V' out [31:0] $end
$upscope $end

$scope module alu_1 $end
$var parameter 32 W' Data_Width $end
$var parameter 32 X' Op_Width $end
$var parameter 4 Y' signed_add $end
$var parameter 4 Z' signed_sub $end
$var parameter 4 [' bitwise_sll $end
$var parameter 4 \' set_less_than $end
$var parameter 4 ]' set_less_than_unsigned $end
$var parameter 4 ^' bitwise_xor $end
$var parameter 4 _' bitwise_srl $end
$var parameter 4 `' bitwise_sra $end
$var parameter 4 a' bitwise_or $end
$var parameter 4 b' bitwise_and $end
$var wire 1 c' operand_a_i [31] $end
$var wire 1 d' operand_a_i [30] $end
$var wire 1 e' operand_a_i [29] $end
$var wire 1 f' operand_a_i [28] $end
$var wire 1 g' operand_a_i [27] $end
$var wire 1 h' operand_a_i [26] $end
$var wire 1 i' operand_a_i [25] $end
$var wire 1 j' operand_a_i [24] $end
$var wire 1 k' operand_a_i [23] $end
$var wire 1 l' operand_a_i [22] $end
$var wire 1 m' operand_a_i [21] $end
$var wire 1 n' operand_a_i [20] $end
$var wire 1 o' operand_a_i [19] $end
$var wire 1 p' operand_a_i [18] $end
$var wire 1 q' operand_a_i [17] $end
$var wire 1 r' operand_a_i [16] $end
$var wire 1 s' operand_a_i [15] $end
$var wire 1 t' operand_a_i [14] $end
$var wire 1 u' operand_a_i [13] $end
$var wire 1 v' operand_a_i [12] $end
$var wire 1 w' operand_a_i [11] $end
$var wire 1 x' operand_a_i [10] $end
$var wire 1 y' operand_a_i [9] $end
$var wire 1 z' operand_a_i [8] $end
$var wire 1 {' operand_a_i [7] $end
$var wire 1 |' operand_a_i [6] $end
$var wire 1 }' operand_a_i [5] $end
$var wire 1 ~' operand_a_i [4] $end
$var wire 1 !( operand_a_i [3] $end
$var wire 1 "( operand_a_i [2] $end
$var wire 1 #( operand_a_i [1] $end
$var wire 1 $( operand_a_i [0] $end
$var wire 1 %( operand_b_i [31] $end
$var wire 1 &( operand_b_i [30] $end
$var wire 1 '( operand_b_i [29] $end
$var wire 1 (( operand_b_i [28] $end
$var wire 1 )( operand_b_i [27] $end
$var wire 1 *( operand_b_i [26] $end
$var wire 1 +( operand_b_i [25] $end
$var wire 1 ,( operand_b_i [24] $end
$var wire 1 -( operand_b_i [23] $end
$var wire 1 .( operand_b_i [22] $end
$var wire 1 /( operand_b_i [21] $end
$var wire 1 0( operand_b_i [20] $end
$var wire 1 1( operand_b_i [19] $end
$var wire 1 2( operand_b_i [18] $end
$var wire 1 3( operand_b_i [17] $end
$var wire 1 4( operand_b_i [16] $end
$var wire 1 5( operand_b_i [15] $end
$var wire 1 6( operand_b_i [14] $end
$var wire 1 7( operand_b_i [13] $end
$var wire 1 8( operand_b_i [12] $end
$var wire 1 9( operand_b_i [11] $end
$var wire 1 :( operand_b_i [10] $end
$var wire 1 ;( operand_b_i [9] $end
$var wire 1 <( operand_b_i [8] $end
$var wire 1 =( operand_b_i [7] $end
$var wire 1 >( operand_b_i [6] $end
$var wire 1 ?( operand_b_i [5] $end
$var wire 1 @( operand_b_i [4] $end
$var wire 1 A( operand_b_i [3] $end
$var wire 1 B( operand_b_i [2] $end
$var wire 1 C( operand_b_i [1] $end
$var wire 1 D( operand_b_i [0] $end
$var wire 1 E( alu_op [3] $end
$var wire 1 F( alu_op [2] $end
$var wire 1 G( alu_op [1] $end
$var wire 1 H( alu_op [0] $end
$var reg 32 I( result_o [31:0] $end
$upscope $end

$scope module alu_EM $end
$var parameter 32 J( Width $end
$var wire 1 & clk $end
$var wire 1 K( en $end
$var wire 1 ' rst $end
$var wire 1 L( din [31] $end
$var wire 1 M( din [30] $end
$var wire 1 N( din [29] $end
$var wire 1 O( din [28] $end
$var wire 1 P( din [27] $end
$var wire 1 Q( din [26] $end
$var wire 1 R( din [25] $end
$var wire 1 S( din [24] $end
$var wire 1 T( din [23] $end
$var wire 1 U( din [22] $end
$var wire 1 V( din [21] $end
$var wire 1 W( din [20] $end
$var wire 1 X( din [19] $end
$var wire 1 Y( din [18] $end
$var wire 1 Z( din [17] $end
$var wire 1 [( din [16] $end
$var wire 1 \( din [15] $end
$var wire 1 ]( din [14] $end
$var wire 1 ^( din [13] $end
$var wire 1 _( din [12] $end
$var wire 1 `( din [11] $end
$var wire 1 a( din [10] $end
$var wire 1 b( din [9] $end
$var wire 1 c( din [8] $end
$var wire 1 d( din [7] $end
$var wire 1 e( din [6] $end
$var wire 1 f( din [5] $end
$var wire 1 g( din [4] $end
$var wire 1 h( din [3] $end
$var wire 1 i( din [2] $end
$var wire 1 j( din [1] $end
$var wire 1 k( din [0] $end
$var reg 32 l( dout [31:0] $end
$upscope $end

$scope module pc_EM $end
$var parameter 32 m( Width $end
$var wire 1 & clk $end
$var wire 1 n( en $end
$var wire 1 ' rst $end
$var wire 1 o( din [31] $end
$var wire 1 p( din [30] $end
$var wire 1 q( din [29] $end
$var wire 1 r( din [28] $end
$var wire 1 s( din [27] $end
$var wire 1 t( din [26] $end
$var wire 1 u( din [25] $end
$var wire 1 v( din [24] $end
$var wire 1 w( din [23] $end
$var wire 1 x( din [22] $end
$var wire 1 y( din [21] $end
$var wire 1 z( din [20] $end
$var wire 1 {( din [19] $end
$var wire 1 |( din [18] $end
$var wire 1 }( din [17] $end
$var wire 1 ~( din [16] $end
$var wire 1 !) din [15] $end
$var wire 1 ") din [14] $end
$var wire 1 #) din [13] $end
$var wire 1 $) din [12] $end
$var wire 1 %) din [11] $end
$var wire 1 &) din [10] $end
$var wire 1 ') din [9] $end
$var wire 1 () din [8] $end
$var wire 1 )) din [7] $end
$var wire 1 *) din [6] $end
$var wire 1 +) din [5] $end
$var wire 1 ,) din [4] $end
$var wire 1 -) din [3] $end
$var wire 1 .) din [2] $end
$var wire 1 /) din [1] $end
$var wire 1 0) din [0] $end
$var reg 32 1) dout [31:0] $end
$upscope $end

$scope module wd_EM $end
$var parameter 32 2) Width $end
$var wire 1 & clk $end
$var wire 1 3) en $end
$var wire 1 ' rst $end
$var wire 1 4) din [31] $end
$var wire 1 5) din [30] $end
$var wire 1 6) din [29] $end
$var wire 1 7) din [28] $end
$var wire 1 8) din [27] $end
$var wire 1 9) din [26] $end
$var wire 1 :) din [25] $end
$var wire 1 ;) din [24] $end
$var wire 1 <) din [23] $end
$var wire 1 =) din [22] $end
$var wire 1 >) din [21] $end
$var wire 1 ?) din [20] $end
$var wire 1 @) din [19] $end
$var wire 1 A) din [18] $end
$var wire 1 B) din [17] $end
$var wire 1 C) din [16] $end
$var wire 1 D) din [15] $end
$var wire 1 E) din [14] $end
$var wire 1 F) din [13] $end
$var wire 1 G) din [12] $end
$var wire 1 H) din [11] $end
$var wire 1 I) din [10] $end
$var wire 1 J) din [9] $end
$var wire 1 K) din [8] $end
$var wire 1 L) din [7] $end
$var wire 1 M) din [6] $end
$var wire 1 N) din [5] $end
$var wire 1 O) din [4] $end
$var wire 1 P) din [3] $end
$var wire 1 Q) din [2] $end
$var wire 1 R) din [1] $end
$var wire 1 S) din [0] $end
$var reg 32 T) dout [31:0] $end
$upscope $end

$scope module IR_EM $end
$var parameter 32 U) Width $end
$var wire 1 & clk $end
$var wire 1 V) en $end
$var wire 1 ' rst $end
$var wire 1 W) din [31] $end
$var wire 1 X) din [30] $end
$var wire 1 Y) din [29] $end
$var wire 1 Z) din [28] $end
$var wire 1 [) din [27] $end
$var wire 1 \) din [26] $end
$var wire 1 ]) din [25] $end
$var wire 1 ^) din [24] $end
$var wire 1 _) din [23] $end
$var wire 1 `) din [22] $end
$var wire 1 a) din [21] $end
$var wire 1 b) din [20] $end
$var wire 1 c) din [19] $end
$var wire 1 d) din [18] $end
$var wire 1 e) din [17] $end
$var wire 1 f) din [16] $end
$var wire 1 g) din [15] $end
$var wire 1 h) din [14] $end
$var wire 1 i) din [13] $end
$var wire 1 j) din [12] $end
$var wire 1 k) din [11] $end
$var wire 1 l) din [10] $end
$var wire 1 m) din [9] $end
$var wire 1 n) din [8] $end
$var wire 1 o) din [7] $end
$var wire 1 p) din [6] $end
$var wire 1 q) din [5] $end
$var wire 1 r) din [4] $end
$var wire 1 s) din [3] $end
$var wire 1 t) din [2] $end
$var wire 1 u) din [1] $end
$var wire 1 v) din [0] $end
$var reg 32 w) dout [31:0] $end
$upscope $end

$scope module ls_unit $end
$var parameter 32 x) DATA_WIDTH $end
$var wire 1 y) dbus_addr [31] $end
$var wire 1 z) dbus_addr [30] $end
$var wire 1 {) dbus_addr [29] $end
$var wire 1 |) dbus_addr [28] $end
$var wire 1 }) dbus_addr [27] $end
$var wire 1 ~) dbus_addr [26] $end
$var wire 1 !* dbus_addr [25] $end
$var wire 1 "* dbus_addr [24] $end
$var wire 1 #* dbus_addr [23] $end
$var wire 1 $* dbus_addr [22] $end
$var wire 1 %* dbus_addr [21] $end
$var wire 1 &* dbus_addr [20] $end
$var wire 1 '* dbus_addr [19] $end
$var wire 1 (* dbus_addr [18] $end
$var wire 1 )* dbus_addr [17] $end
$var wire 1 ** dbus_addr [16] $end
$var wire 1 +* dbus_addr [15] $end
$var wire 1 ,* dbus_addr [14] $end
$var wire 1 -* dbus_addr [13] $end
$var wire 1 .* dbus_addr [12] $end
$var wire 1 /* dbus_addr [11] $end
$var wire 1 0* dbus_addr [10] $end
$var wire 1 1* dbus_addr [9] $end
$var wire 1 2* dbus_addr [8] $end
$var wire 1 3* dbus_addr [7] $end
$var wire 1 4* dbus_addr [6] $end
$var wire 1 5* dbus_addr [5] $end
$var wire 1 6* dbus_addr [4] $end
$var wire 1 7* dbus_addr [3] $end
$var wire 1 8* dbus_addr [2] $end
$var wire 1 9* dbus_addr [1] $end
$var wire 1 :* dbus_addr [0] $end
$var wire 1 ;* opcode_in [6] $end
$var wire 1 <* opcode_in [5] $end
$var wire 1 =* opcode_in [4] $end
$var wire 1 >* opcode_in [3] $end
$var wire 1 ?* opcode_in [2] $end
$var wire 1 @* opcode_in [1] $end
$var wire 1 A* opcode_in [0] $end
$var reg 1 B* dmem_sel $end
$var reg 1 C* uart_sel $end
$var reg 4 D* dbus_msb_addr [3:0] $end
$var reg 7 E* opcode [6:0] $end
$upscope $end

$scope module data_mem $end
$var wire 1 & clk $end
$var wire 1 F* addr [31] $end
$var wire 1 G* addr [30] $end
$var wire 1 H* addr [29] $end
$var wire 1 I* addr [28] $end
$var wire 1 J* addr [27] $end
$var wire 1 K* addr [26] $end
$var wire 1 L* addr [25] $end
$var wire 1 M* addr [24] $end
$var wire 1 N* addr [23] $end
$var wire 1 O* addr [22] $end
$var wire 1 P* addr [21] $end
$var wire 1 Q* addr [20] $end
$var wire 1 R* addr [19] $end
$var wire 1 S* addr [18] $end
$var wire 1 T* addr [17] $end
$var wire 1 U* addr [16] $end
$var wire 1 V* addr [15] $end
$var wire 1 W* addr [14] $end
$var wire 1 X* addr [13] $end
$var wire 1 Y* addr [12] $end
$var wire 1 Z* addr [11] $end
$var wire 1 [* addr [10] $end
$var wire 1 \* addr [9] $end
$var wire 1 ]* addr [8] $end
$var wire 1 ^* addr [7] $end
$var wire 1 _* addr [6] $end
$var wire 1 `* addr [5] $end
$var wire 1 a* addr [4] $end
$var wire 1 b* addr [3] $end
$var wire 1 c* addr [2] $end
$var wire 1 d* addr [1] $end
$var wire 1 e* addr [0] $end
$var wire 1 f* data_in [31] $end
$var wire 1 g* data_in [30] $end
$var wire 1 h* data_in [29] $end
$var wire 1 i* data_in [28] $end
$var wire 1 j* data_in [27] $end
$var wire 1 k* data_in [26] $end
$var wire 1 l* data_in [25] $end
$var wire 1 m* data_in [24] $end
$var wire 1 n* data_in [23] $end
$var wire 1 o* data_in [22] $end
$var wire 1 p* data_in [21] $end
$var wire 1 q* data_in [20] $end
$var wire 1 r* data_in [19] $end
$var wire 1 s* data_in [18] $end
$var wire 1 t* data_in [17] $end
$var wire 1 u* data_in [16] $end
$var wire 1 v* data_in [15] $end
$var wire 1 w* data_in [14] $end
$var wire 1 x* data_in [13] $end
$var wire 1 y* data_in [12] $end
$var wire 1 z* data_in [11] $end
$var wire 1 {* data_in [10] $end
$var wire 1 |* data_in [9] $end
$var wire 1 }* data_in [8] $end
$var wire 1 ~* data_in [7] $end
$var wire 1 !+ data_in [6] $end
$var wire 1 "+ data_in [5] $end
$var wire 1 #+ data_in [4] $end
$var wire 1 $+ data_in [3] $end
$var wire 1 %+ data_in [2] $end
$var wire 1 &+ data_in [1] $end
$var wire 1 '+ data_in [0] $end
$var wire 1 (+ w_en $end
$var wire 1 )+ read_en $end
$var reg 32 *+ data_out [31:0] $end
$upscope $end

$scope module uart_mod $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ++ cpu_address [31] $end
$var wire 1 ,+ cpu_address [30] $end
$var wire 1 -+ cpu_address [29] $end
$var wire 1 .+ cpu_address [28] $end
$var wire 1 /+ cpu_address [27] $end
$var wire 1 0+ cpu_address [26] $end
$var wire 1 1+ cpu_address [25] $end
$var wire 1 2+ cpu_address [24] $end
$var wire 1 3+ cpu_address [23] $end
$var wire 1 4+ cpu_address [22] $end
$var wire 1 5+ cpu_address [21] $end
$var wire 1 6+ cpu_address [20] $end
$var wire 1 7+ cpu_address [19] $end
$var wire 1 8+ cpu_address [18] $end
$var wire 1 9+ cpu_address [17] $end
$var wire 1 :+ cpu_address [16] $end
$var wire 1 ;+ cpu_address [15] $end
$var wire 1 <+ cpu_address [14] $end
$var wire 1 =+ cpu_address [13] $end
$var wire 1 >+ cpu_address [12] $end
$var wire 1 ?+ cpu_address [11] $end
$var wire 1 @+ cpu_address [10] $end
$var wire 1 A+ cpu_address [9] $end
$var wire 1 B+ cpu_address [8] $end
$var wire 1 C+ cpu_address [7] $end
$var wire 1 D+ cpu_address [6] $end
$var wire 1 E+ cpu_address [5] $end
$var wire 1 F+ cpu_address [4] $end
$var wire 1 G+ cpu_address [3] $end
$var wire 1 H+ cpu_address [2] $end
$var wire 1 I+ cpu_address [1] $end
$var wire 1 J+ cpu_address [0] $end
$var wire 1 K+ cpu_data [31] $end
$var wire 1 L+ cpu_data [30] $end
$var wire 1 M+ cpu_data [29] $end
$var wire 1 N+ cpu_data [28] $end
$var wire 1 O+ cpu_data [27] $end
$var wire 1 P+ cpu_data [26] $end
$var wire 1 Q+ cpu_data [25] $end
$var wire 1 R+ cpu_data [24] $end
$var wire 1 S+ cpu_data [23] $end
$var wire 1 T+ cpu_data [22] $end
$var wire 1 U+ cpu_data [21] $end
$var wire 1 V+ cpu_data [20] $end
$var wire 1 W+ cpu_data [19] $end
$var wire 1 X+ cpu_data [18] $end
$var wire 1 Y+ cpu_data [17] $end
$var wire 1 Z+ cpu_data [16] $end
$var wire 1 [+ cpu_data [15] $end
$var wire 1 \+ cpu_data [14] $end
$var wire 1 ]+ cpu_data [13] $end
$var wire 1 ^+ cpu_data [12] $end
$var wire 1 _+ cpu_data [11] $end
$var wire 1 `+ cpu_data [10] $end
$var wire 1 a+ cpu_data [9] $end
$var wire 1 b+ cpu_data [8] $end
$var wire 1 c+ cpu_data [7] $end
$var wire 1 d+ cpu_data [6] $end
$var wire 1 e+ cpu_data [5] $end
$var wire 1 f+ cpu_data [4] $end
$var wire 1 g+ cpu_data [3] $end
$var wire 1 h+ cpu_data [2] $end
$var wire 1 i+ cpu_data [1] $end
$var wire 1 j+ cpu_data [0] $end
$var wire 1 k+ write_enable $end
$var reg 11 l+ dvsr [10:0] $end
$var reg 8 m+ data_out [7:0] $end
$var reg 1 n+ tx_start $end
$var reg 1 o+ tick $end
$var wire 1 p+ tx_done_tick $end
$var wire 1 q+ tx $end

$scope module uart_baud_gen $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 r+ dvsr [10] $end
$var wire 1 s+ dvsr [9] $end
$var wire 1 t+ dvsr [8] $end
$var wire 1 u+ dvsr [7] $end
$var wire 1 v+ dvsr [6] $end
$var wire 1 w+ dvsr [5] $end
$var wire 1 x+ dvsr [4] $end
$var wire 1 y+ dvsr [3] $end
$var wire 1 z+ dvsr [2] $end
$var wire 1 {+ dvsr [1] $end
$var wire 1 |+ dvsr [0] $end
$var reg 1 }+ tick $end
$var reg 12 ~+ r_reg [11:0] $end
$var reg 12 !, dvsr2 [11:0] $end
$upscope $end

$scope module uart_reg_block $end
$var wire 1 & clk $end
$var wire 1 k+ write_enable $end
$var wire 1 F+ address [4] $end
$var wire 1 G+ address [3] $end
$var wire 1 H+ address [2] $end
$var wire 1 I+ address [1] $end
$var wire 1 J+ address [0] $end
$var wire 1 K+ data_in [31] $end
$var wire 1 L+ data_in [30] $end
$var wire 1 M+ data_in [29] $end
$var wire 1 N+ data_in [28] $end
$var wire 1 O+ data_in [27] $end
$var wire 1 P+ data_in [26] $end
$var wire 1 Q+ data_in [25] $end
$var wire 1 R+ data_in [24] $end
$var wire 1 S+ data_in [23] $end
$var wire 1 T+ data_in [22] $end
$var wire 1 U+ data_in [21] $end
$var wire 1 V+ data_in [20] $end
$var wire 1 W+ data_in [19] $end
$var wire 1 X+ data_in [18] $end
$var wire 1 Y+ data_in [17] $end
$var wire 1 Z+ data_in [16] $end
$var wire 1 [+ data_in [15] $end
$var wire 1 \+ data_in [14] $end
$var wire 1 ]+ data_in [13] $end
$var wire 1 ^+ data_in [12] $end
$var wire 1 _+ data_in [11] $end
$var wire 1 `+ data_in [10] $end
$var wire 1 a+ data_in [9] $end
$var wire 1 b+ data_in [8] $end
$var wire 1 c+ data_in [7] $end
$var wire 1 d+ data_in [6] $end
$var wire 1 e+ data_in [5] $end
$var wire 1 f+ data_in [4] $end
$var wire 1 g+ data_in [3] $end
$var wire 1 h+ data_in [2] $end
$var wire 1 i+ data_in [1] $end
$var wire 1 j+ data_in [0] $end
$var reg 11 ", dvsr [10:0] $end
$var reg 8 #, data_out [7:0] $end
$var reg 1 $, tx_start $end
$upscope $end

$scope module uart_transmitter $end
$var parameter 32 %, DBIT $end
$var parameter 32 &, SB_TICK $end
$var wire 1 ', clk $end
$var wire 1 ' reset $end
$var wire 1 (, tx_start $end
$var wire 1 ), d_tx [7] $end
$var wire 1 *, d_tx [6] $end
$var wire 1 +, d_tx [5] $end
$var wire 1 ,, d_tx [4] $end
$var wire 1 -, d_tx [3] $end
$var wire 1 ., d_tx [2] $end
$var wire 1 /, d_tx [1] $end
$var wire 1 0, d_tx [0] $end
$var reg 1 1, tx_done_tick $end
$var reg 1 2, tx $end
$var integer 32 3, state_current $end
$var integer 32 4, state_next $end
$var reg 5 5, bit_count [4:0] $end
$var reg 8 6, shift_reg [7:0] $end
$var reg 1 7, tx_reg $end
$var reg 1 8, tx_next $end
$upscope $end
$upscope $end

$scope module mux_wb $end
$var wire 1 9, sel [1] $end
$var wire 1 :, sel [0] $end
$var wire 1 ;, sel0 [31] $end
$var wire 1 <, sel0 [30] $end
$var wire 1 =, sel0 [29] $end
$var wire 1 >, sel0 [28] $end
$var wire 1 ?, sel0 [27] $end
$var wire 1 @, sel0 [26] $end
$var wire 1 A, sel0 [25] $end
$var wire 1 B, sel0 [24] $end
$var wire 1 C, sel0 [23] $end
$var wire 1 D, sel0 [22] $end
$var wire 1 E, sel0 [21] $end
$var wire 1 F, sel0 [20] $end
$var wire 1 G, sel0 [19] $end
$var wire 1 H, sel0 [18] $end
$var wire 1 I, sel0 [17] $end
$var wire 1 J, sel0 [16] $end
$var wire 1 K, sel0 [15] $end
$var wire 1 L, sel0 [14] $end
$var wire 1 M, sel0 [13] $end
$var wire 1 N, sel0 [12] $end
$var wire 1 O, sel0 [11] $end
$var wire 1 P, sel0 [10] $end
$var wire 1 Q, sel0 [9] $end
$var wire 1 R, sel0 [8] $end
$var wire 1 S, sel0 [7] $end
$var wire 1 T, sel0 [6] $end
$var wire 1 U, sel0 [5] $end
$var wire 1 V, sel0 [4] $end
$var wire 1 W, sel0 [3] $end
$var wire 1 X, sel0 [2] $end
$var wire 1 Y, sel0 [1] $end
$var wire 1 Z, sel0 [0] $end
$var wire 1 [, sel1 [31] $end
$var wire 1 \, sel1 [30] $end
$var wire 1 ], sel1 [29] $end
$var wire 1 ^, sel1 [28] $end
$var wire 1 _, sel1 [27] $end
$var wire 1 `, sel1 [26] $end
$var wire 1 a, sel1 [25] $end
$var wire 1 b, sel1 [24] $end
$var wire 1 c, sel1 [23] $end
$var wire 1 d, sel1 [22] $end
$var wire 1 e, sel1 [21] $end
$var wire 1 f, sel1 [20] $end
$var wire 1 g, sel1 [19] $end
$var wire 1 h, sel1 [18] $end
$var wire 1 i, sel1 [17] $end
$var wire 1 j, sel1 [16] $end
$var wire 1 k, sel1 [15] $end
$var wire 1 l, sel1 [14] $end
$var wire 1 m, sel1 [13] $end
$var wire 1 n, sel1 [12] $end
$var wire 1 o, sel1 [11] $end
$var wire 1 p, sel1 [10] $end
$var wire 1 q, sel1 [9] $end
$var wire 1 r, sel1 [8] $end
$var wire 1 s, sel1 [7] $end
$var wire 1 t, sel1 [6] $end
$var wire 1 u, sel1 [5] $end
$var wire 1 v, sel1 [4] $end
$var wire 1 w, sel1 [3] $end
$var wire 1 x, sel1 [2] $end
$var wire 1 y, sel1 [1] $end
$var wire 1 z, sel1 [0] $end
$var wire 1 {, sel2 [31] $end
$var wire 1 |, sel2 [30] $end
$var wire 1 }, sel2 [29] $end
$var wire 1 ~, sel2 [28] $end
$var wire 1 !- sel2 [27] $end
$var wire 1 "- sel2 [26] $end
$var wire 1 #- sel2 [25] $end
$var wire 1 $- sel2 [24] $end
$var wire 1 %- sel2 [23] $end
$var wire 1 &- sel2 [22] $end
$var wire 1 '- sel2 [21] $end
$var wire 1 (- sel2 [20] $end
$var wire 1 )- sel2 [19] $end
$var wire 1 *- sel2 [18] $end
$var wire 1 +- sel2 [17] $end
$var wire 1 ,- sel2 [16] $end
$var wire 1 -- sel2 [15] $end
$var wire 1 .- sel2 [14] $end
$var wire 1 /- sel2 [13] $end
$var wire 1 0- sel2 [12] $end
$var wire 1 1- sel2 [11] $end
$var wire 1 2- sel2 [10] $end
$var wire 1 3- sel2 [9] $end
$var wire 1 4- sel2 [8] $end
$var wire 1 5- sel2 [7] $end
$var wire 1 6- sel2 [6] $end
$var wire 1 7- sel2 [5] $end
$var wire 1 8- sel2 [4] $end
$var wire 1 9- sel2 [3] $end
$var wire 1 :- sel2 [2] $end
$var wire 1 ;- sel2 [1] $end
$var wire 1 <- sel2 [0] $end
$var reg 32 =- out [31:0] $end
$upscope $end

$scope module ctrlr $end
$var wire 1 >- opcode_in [6] $end
$var wire 1 ?- opcode_in [5] $end
$var wire 1 @- opcode_in [4] $end
$var wire 1 A- opcode_in [3] $end
$var wire 1 B- opcode_in [2] $end
$var wire 1 C- opcode_in [1] $end
$var wire 1 D- opcode_in [0] $end
$var wire 1 E- funct3 [2] $end
$var wire 1 F- funct3 [1] $end
$var wire 1 G- funct3 [0] $end
$var wire 1 H- funct7 [6] $end
$var wire 1 I- funct7 [5] $end
$var wire 1 J- funct7 [4] $end
$var wire 1 K- funct7 [3] $end
$var wire 1 L- funct7 [2] $end
$var wire 1 M- funct7 [1] $end
$var wire 1 N- funct7 [0] $end
$var reg 4 O- alu_op [3:0] $end
$var reg 1 P- reg_write $end
$var reg 1 Q- PCen $end
$var reg 1 R- read_en $end
$var reg 2 S- wb_sel [1:0] $end
$var reg 1 T- write_en $end
$var reg 2 U- br_type [1:0] $end
$var reg 1 V- sel_A $end
$var reg 1 W- sel_B $end
$var reg 7 X- opcode [6:0] $end
$upscope $end

$scope module fw_unit $end
$var parameter 32 Y- Width $end
$var wire 1 Z- dmem_en $end
$var wire 1 [- reg_wrMW $end
$var wire 1 \- br_taken $end
$var wire 1 ]- ir_FD [31] $end
$var wire 1 ^- ir_FD [30] $end
$var wire 1 _- ir_FD [29] $end
$var wire 1 `- ir_FD [28] $end
$var wire 1 a- ir_FD [27] $end
$var wire 1 b- ir_FD [26] $end
$var wire 1 c- ir_FD [25] $end
$var wire 1 d- ir_FD [24] $end
$var wire 1 e- ir_FD [23] $end
$var wire 1 f- ir_FD [22] $end
$var wire 1 g- ir_FD [21] $end
$var wire 1 h- ir_FD [20] $end
$var wire 1 i- ir_FD [19] $end
$var wire 1 j- ir_FD [18] $end
$var wire 1 k- ir_FD [17] $end
$var wire 1 l- ir_FD [16] $end
$var wire 1 m- ir_FD [15] $end
$var wire 1 n- ir_FD [14] $end
$var wire 1 o- ir_FD [13] $end
$var wire 1 p- ir_FD [12] $end
$var wire 1 q- ir_FD [11] $end
$var wire 1 r- ir_FD [10] $end
$var wire 1 s- ir_FD [9] $end
$var wire 1 t- ir_FD [8] $end
$var wire 1 u- ir_FD [7] $end
$var wire 1 v- ir_FD [6] $end
$var wire 1 w- ir_FD [5] $end
$var wire 1 x- ir_FD [4] $end
$var wire 1 y- ir_FD [3] $end
$var wire 1 z- ir_FD [2] $end
$var wire 1 {- ir_FD [1] $end
$var wire 1 |- ir_FD [0] $end
$var wire 1 }- ir_EM [31] $end
$var wire 1 ~- ir_EM [30] $end
$var wire 1 !. ir_EM [29] $end
$var wire 1 ". ir_EM [28] $end
$var wire 1 #. ir_EM [27] $end
$var wire 1 $. ir_EM [26] $end
$var wire 1 %. ir_EM [25] $end
$var wire 1 &. ir_EM [24] $end
$var wire 1 '. ir_EM [23] $end
$var wire 1 (. ir_EM [22] $end
$var wire 1 ). ir_EM [21] $end
$var wire 1 *. ir_EM [20] $end
$var wire 1 +. ir_EM [19] $end
$var wire 1 ,. ir_EM [18] $end
$var wire 1 -. ir_EM [17] $end
$var wire 1 .. ir_EM [16] $end
$var wire 1 /. ir_EM [15] $end
$var wire 1 0. ir_EM [14] $end
$var wire 1 1. ir_EM [13] $end
$var wire 1 2. ir_EM [12] $end
$var wire 1 3. ir_EM [11] $end
$var wire 1 4. ir_EM [10] $end
$var wire 1 5. ir_EM [9] $end
$var wire 1 6. ir_EM [8] $end
$var wire 1 7. ir_EM [7] $end
$var wire 1 8. ir_EM [6] $end
$var wire 1 9. ir_EM [5] $end
$var wire 1 :. ir_EM [4] $end
$var wire 1 ;. ir_EM [3] $end
$var wire 1 <. ir_EM [2] $end
$var wire 1 =. ir_EM [1] $end
$var wire 1 >. ir_EM [0] $end
$var reg 1 ?. stall $end
$var reg 1 @. stall_MW $end
$var reg 1 A. flush $end
$var reg 1 B. fora $end
$var reg 1 C. forb $end
$var reg 22 D. FD [21:0] $end
$var reg 22 E. EM [21:0] $end
$upscope $end

$scope module ctrl_buff $end
$var wire 1 & clk $end
$var wire 1 F. en $end
$var wire 1 ' rst $end
$var wire 1 G. reg_wr $end
$var wire 1 H. wr_en $end
$var wire 1 I. rd_en $end
$var wire 1 J. wb_sel [1] $end
$var wire 1 K. wb_sel [0] $end
$var reg 1 L. reg_wrMW $end
$var reg 1 M. wr_enMW $end
$var reg 1 N. rd_enMW $end
$var reg 2 O. wb_selMW [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
x(
x)
bx *
bx +
b0 ,
b0 -
1.
bx /
bx 0
b0 1
bx 2
bx 3
bx 4
bx 5
bx 6
b110 7
08
bx 9
b0 :
0;
b0 <
0=
bx >
b0 ?
bx @
bx A
b0 B
xC
xD
b110 E
0F
bx G
bx H
bx I
1J
bx K
xL
bx M
b0 N
0O
0P
0Q
0R
0S
b0 T
0U
0V
bx y
bx ]!
bx ""
bx D"
bx h"
b0 -#
bx ^#
bx _#
bx "$
0h$
bx L%
bx 0&
bx r&
bx V'
bx I(
b0 l(
b0 1)
b0 T)
b0 w)
0B*
0C*
b0 D*
b0 E*
b110 *+
bx l+
bx m+
xn+
0o+
0}+
b0 ~+
bx0 !,
bx ",
bx #,
x$,
x1,
12,
b0 5,
bx 6,
17,
x8,
b110 =-
b0 O-
0P-
1Q-
0R-
b0 S-
0T-
b0 U-
1V-
xW-
bx X-
x?.
x@.
0A.
0B.
0C.
bx D.
bx00000xxxxxxxxxx E.
0L.
0M.
0N.
b0 O.
b100000 #
b100000 $
b101 %
b100000 X
b100000 ^!
b100000 #"
b100000 E"
b100000 i"
b100000 W'
b100 X'
b0 Y'
b1 Z'
b10 ['
b11 \'
b100 ]'
b101 ^'
b110 _'
b111 `'
b1000 a'
b1001 b'
b100000 J(
b100000 m(
b100000 2)
b100000 U)
b100000 x)
b1000 %,
b10000 &,
b100000 Y-
b0 3,
b0 4,
0W
xp+
1q+
0&
1'
1F.
0<-
0;-
1:-
09-
08-
07-
06-
05-
04-
03-
02-
01-
00-
0/-
0.-
0--
0,-
0+-
0*-
0)-
0(-
0'-
0&-
0%-
0$-
0#-
0"-
0!-
0~,
0},
0|,
0{,
0(+
1V)
13)
1n(
1K(
1j"
1F"
1G"
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
0z
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
1_!
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
0.#
03#
02#
01#
00#
0/#
0S#
1R#
1Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
xX#
xW#
xV#
xU#
xT#
x]#
x\#
x[#
xZ#
xY#
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
0$$
0#$
x'$
x&$
x%$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
0i$
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0M%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
11&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
xb&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
xs&
x5'
x4'
x3'
x2'
x1'
x0'
x/'
x.'
x-'
x,'
x+'
x*'
x)'
x('
x''
x&'
x%'
x$'
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xJ'
xI'
xH'
xG'
xF'
xE'
xD'
xC'
xB'
xA'
x@'
x?'
x>'
x='
x<'
x;'
x:'
x9'
x8'
x7'
x6'
x$(
x#(
x"(
x!(
x~'
x}'
x|'
x{'
xz'
xy'
xx'
xw'
xv'
xu'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
xD(
xC(
xB(
xA(
x@(
x?(
x>(
x=(
x<(
x;(
x:(
x9(
x8(
x7(
x6(
x5(
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
0H(
0G(
0F(
0E(
xk(
xj(
xi(
xh(
xg(
xf(
xe(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xV(
xU(
xT(
xS(
xR(
xQ(
xP(
xO(
xN(
xM(
xL(
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
0{(
0z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
0o(
xS)
xR)
xQ)
xP)
xO)
xN)
xM)
xL)
xK)
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
xC)
xB)
xA)
x@)
x?)
x>)
x=)
x<)
x;)
x:)
x9)
x8)
x7)
x6)
x5)
x4)
xv)
xu)
xt)
xs)
xr)
xq)
xp)
xo)
xn)
xm)
xl)
xk)
xj)
xi)
xh)
xg)
xf)
xe)
xd)
xc)
xb)
xa)
x`)
x_)
x^)
x])
x\)
x[)
xZ)
xY)
xX)
xW)
0:*
09*
08*
07*
06*
05*
04*
03*
02*
01*
00*
0/*
0.*
0-*
0,*
0+*
0**
0)*
0(*
0'*
0&*
0%*
0$*
0#*
0"*
0!*
0~)
0})
0|)
0{)
0z)
0y)
0A*
0@*
0?*
0>*
0=*
0<*
0;*
0e*
0d*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0\*
0[*
0Z*
0Y*
0X*
0W*
0V*
0U*
0T*
0S*
0R*
0Q*
0P*
0O*
0N*
0M*
0L*
0K*
0J*
0I*
0H*
0G*
0F*
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0u*
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0)+
0J+
0I+
0H+
0G+
0F+
0E+
0D+
0C+
0B+
0A+
0@+
0?+
0>+
0=+
0<+
0;+
0:+
09+
08+
07+
06+
05+
04+
03+
02+
01+
00+
0/+
0.+
0-+
0,+
0++
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
0b+
0a+
0`+
0_+
0^+
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
0V+
0U+
0T+
0S+
0R+
0Q+
0P+
0O+
0N+
0M+
0L+
0K+
0k+
x|+
x{+
xz+
xy+
xx+
xw+
xv+
xu+
xt+
xs+
xr+
0',
x(,
x0,
x/,
x.,
x-,
x,,
x+,
x*,
x),
0:,
09,
0Z,
1Y,
1X,
0W,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
0<,
0;,
0z,
0y,
0x,
0w,
0v,
0u,
0t,
0s,
0r,
0q,
0p,
0o,
0n,
0m,
0l,
0k,
0j,
0i,
0h,
0g,
0f,
0e,
0d,
0c,
0b,
0a,
0`,
0_,
0^,
0],
0\,
0[,
xD-
xC-
xB-
xA-
x@-
x?-
x>-
xG-
xF-
xE-
xN-
xM-
xL-
xK-
xJ-
xI-
xH-
0Z-
0[-
0\-
x|-
x{-
xz-
xy-
xx-
xw-
xv-
xu-
xt-
xs-
xr-
xq-
xp-
xo-
xn-
xm-
xl-
xk-
xj-
xi-
xh-
xg-
xf-
xe-
xd-
xc-
xb-
xa-
x`-
x_-
x^-
x]-
0>.
0=.
0<.
0;.
0:.
09.
08.
07.
06.
05.
04.
03.
02.
01.
00.
0/.
0..
0-.
0,.
0+.
0*.
0).
0(.
0'.
0&.
0%.
0$.
0#.
0".
0!.
0~-
0}-
0G.
0H.
0I.
0K.
0J.
$end
#5000
1!
1&
0"
0'
0G"
b0 ""
b0 h"
b0 /
b0 +
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0v)
0u)
0t)
0s)
0r)
0q)
0p)
0o)
0n)
0m)
0l)
0k)
0j)
0i)
0h)
0g)
0f)
0e)
0d)
0c)
0b)
0a)
0`)
0_)
0^)
0])
0\)
0[)
0Z)
0Y)
0X)
0W)
0|-
0{-
0z-
0y-
0x-
0w-
0v-
0u-
0t-
0s-
0r-
0q-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0^-
0]-
bx00000 D.
bx0000000000 D.
b10100000000000010010011 D"
b100 y
0D-
0C-
0B-
0A-
0@-
0?-
0>-
b0 X-
b100 *
b10100000000000010010011 0
1g"
1f"
0e"
0d"
1c"
0b"
0a"
1`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
1S"
0R"
1Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0<!
0;!
1:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0N-
0M-
0L-
0K-
0J-
0I-
0H-
0G-
0F-
0E-
0'$
0&$
0%$
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
b0 ^#
b0 _#
b100 ]!
b100 G
b0 6
b0 5
0S)
0R)
0Q)
0P)
0O)
0N)
0M)
0L)
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0:)
09)
08)
07)
06)
05)
04)
0!"
0~!
1}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
b0 0&
b0 L%
b0 H
b0 I
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
0R&
b0 r&
b0 K
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
b0 "$
b0 9
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
0u&
0t&
b0 V'
b0 M
0D(
0C(
0B(
0A(
0@(
0?(
0>(
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
b0 I(
b0 >
0k(
0j(
0i(
0h(
0g(
0f(
0e(
0d(
0c(
0b(
0a(
0`(
0_(
0^(
0](
0\(
0[(
0Z(
0Y(
0X(
0W(
0V(
0U(
0T(
0S(
0R(
0Q(
0P(
0O(
0N(
0M(
0L(
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
#10000
0!
0&
b1 ~+
#15000
1!
1&
b100 ""
b10100000000000010010011 h"
b10 ~+
b10100000000000010010011 /
b100 +
1v
1A"
1*#
1v)
1u)
1r)
1o)
1b)
1`)
1|-
1{-
1x-
1u-
1h-
1f-
bx0000000101 D.
b10000000000000000000001000110111 D"
b1000 y
1D-
1C-
1@-
b10011 X-
b1000 *
b10000000000000000000001000110111 0
1e"
1b"
0`"
1^"
0S"
0Q"
1H"
0:!
19!
1]#
1[#
1!$
1~#
1{#
1x#
1k#
1i#
bx _#
b1000 ]!
1P-
b1 S-
0W-
0L
b1 <
18
b1000 G
bx 6
1G.
xS)
xR)
xQ)
xP)
xO)
xN)
xM)
xL)
xK)
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
xC)
xB)
xA)
x@)
x?)
x>)
x=)
x<)
x;)
x:)
x9)
x8)
x7)
x6)
x5)
x4)
0}!
1|!
1K.
0s&
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
bx 0&
bx I
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xJ'
xI'
xH'
xG'
xF'
xE'
xD'
xC'
xB'
xA'
x@'
x?'
x>'
x='
x<'
x;'
x:'
x9'
x8'
x7'
x6'
b101 "$
b101 9
15'
13'
b101 V'
b101 M
1D(
1B(
b101 I(
b101 >
1k(
1i(
1\!
1Z!
#20000
0!
0&
b11 ~+
#25000
1!
1&
b1000 ""
b10000000000000000000001000110111 h"
b100 -#
b101 l(
bx T)
b10100000000000010010011 w)
1L.
b1 O.
b100 ~+
b1 T
1Q
b10100000000000010010011 1
bx B
b101 ?
b100 ,
b10000000000000000000001000110111 /
b1000 +
1[-
1.#
0v
1u
0A"
1@"
0*#
1)#
1t)
1q)
0o)
1m)
0b)
0`)
1W)
1z-
1w-
0u-
1s-
0h-
0f-
1]-
1.)
1:*
18*
1J+
1H+
x'+
x&+
x%+
x$+
x#+
x"+
x!+
x~*
x}*
x|*
x{*
xz*
xy*
xx*
xw*
xv*
xu*
xt*
xs*
xr*
xq*
xp*
xo*
xn*
xm*
xl*
xk*
xj*
xi*
xh*
xg*
xf*
xj+
xi+
xh+
xg+
xf+
xe+
xd+
xc+
xb+
xa+
x`+
x_+
x^+
x]+
x\+
x[+
xZ+
xY+
xX+
xW+
xV+
xU+
xT+
xS+
xR+
xQ+
xP+
xO+
xN+
xM+
xL+
xK+
1>.
1=.
1:.
17.
1*.
1(.
bx00001xxxxxxxxxx E.
bx0000000000 D.
b100000010000000100011 D"
b1100 y
1A*
1@*
1=*
13#
1B-
1?-
b110111 X-
b10011 E*
b1100 *
b100000010000000100011 0
0e"
0c"
0^"
1Z"
1S"
0H"
1:!
1H-
0]#
0[#
1}#
1z#
0x#
1v#
0k#
0i#
1`#
1O&
1K%
1I%
1/&
1-&
1e*
1c*
1z,
1x,
1:,
b101 =-
b1101110 *+
b0 _#
b1100 ]!
b1100 G
b0 6
b1101110 E
b101 7
1S#
0R#
0S)
0R)
0Q)
0P)
0O)
0N)
0M)
0L)
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0:)
09)
08)
07)
06)
05)
04)
1}!
1W,
1U,
1T,
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
b0 0&
b0 I
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
b10000000000000000000000000000000 "$
b10000000000000000000000000000000 9
05'
03'
1t&
b10000000000000000000000000000000 V'
b10000000000000000000000000000000 M
0D(
0B(
1%(
b10000000000000000000000000000000 I(
b10000000000000000000000000000000 >
0k(
0i(
1L(
0\!
0Z!
1=!
#30000
0!
0&
b101 ~+
#35000
1!
1&
b1100 ""
b100000010000000100011 h"
b1000 -#
b10000000000000000000000000000000 l(
b100 1)
b0 T)
b10000000000000000000001000110111 w)
b110 ~+
b10000000000000000000001000110111 1
b0 B
b100 -
b10000000000000000000000000000000 ?
b1000 ,
b100000010000000100011 /
b1100 +
1v
1A"
1*#
0t)
0r)
0m)
1i)
1b)
0W)
0z-
0x-
0s-
1o-
1h-
0]-
0.)
1-)
0:*
08*
1y)
0J+
0H+
1++
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0u*
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
0b+
0a+
0`+
0_+
0^+
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
0V+
0U+
0T+
0S+
0R+
0Q+
0P+
0O+
0N+
0M+
0L+
0K+
1<.
19.
07.
15.
0*.
0(.
1}-
bx00100xxxxxxxxxx E.
b1000 D*
bx0000000001 D.
b100100010000000100011 D"
b10000 y
1?*
1<*
03#
11#
0B-
0@-
b100011 X-
b110111 E*
b10000 *
b100100010000000100011 0
1V"
0:!
09!
18!
0H-
1F-
1&$
1]#
0}#
0{#
0v#
1r#
1k#
0`#
0O&
1N&
0K%
0I%
1,%
0/&
0-&
1n%
0e*
0c*
1F*
0z,
0x,
1[,
0:-
19-
b10000000000000000000000000000000 =-
bx *+
b101 _#
b10000 ]!
0P-
1T-
b0 S-
b0 <
1=
08
b10000 G
b101 6
bx E
b10000000000000000000000000000000 7
1H.
0G.
0S#
0Q#
14#
1S)
1Q)
0}!
0|!
1{!
0K.
xZ,
xY,
xX,
xW,
xV,
xU,
xT,
xS,
xR,
xQ,
xP,
xO,
xN,
xM,
xL,
xK,
xJ,
xI,
xH,
xG,
xF,
xE,
xD,
xC,
xB,
xA,
x@,
x?,
x>,
x=,
x<,
x;,
1g$
1e$
1m%
1k%
b101 0&
b101 I
1U'
1S'
b0 "$
b0 9
0t&
b0 V'
b0 M
0%(
b0 I(
b0 >
0L(
0=!
#40000
0!
0&
b111 ~+
#45000
1!
1&
b10000 ""
b100100010000000100011 h"
b1100 -#
b0 l(
b1000 1)
b101 T)
b100000010000000100011 w)
0L.
1M.
b0 O.
b1000 ~+
b0 T
1R
0Q
b100000010000000100011 1
b101 B
b1000 -
b0 ?
b1100 ,
b100100010000000100011 /
b10000 +
0[-
0.#
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1e)
1k-
1.)
0y)
0++
1'+
1%+
1j+
1h+
0<.
0:.
05.
11.
1*.
0}-
bx00000xxxxxxxxxx E.
b0 D*
bx0010000001 D.
b100000000000100010011 D"
b10100 y
0?*
0=*
01#
b100011 E*
b10100 *
b100000000000100010011 0
1B*
1U
1c"
0b"
1_"
0Z"
0V"
1(+
1Z-
1:!
1V#
1n#
1O&
0,%
0n%
0F*
0[,
1:-
0:,
bx =-
b110 *+
b10000000000000000000000000000000 ^#
b10100 ]!
b10100 G
b10000000000000000000000000000000 5
b110 E
bx 7
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
1}!
0Z,
1Y,
1X,
0W,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
0<,
0;,
1($
1j$
b10000000000000000000000000000000 L%
b110 =-
b110 7
b10000000000000000000000000000000 H
0S#
1R#
1Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
1R&
b10000000000000000000000000000000 r&
b10000000000000000000000000000000 K
1c'
b10000000000000000000000000000000 I(
b10000000000000000000000000000000 >
1L(
1=!
#50000
0!
0&
b1001 ~+
b101 *+
b101 E
1Z,
0Y,
b101 =-
b101 7
1S#
0R#
#55000
1!
1&
b10100 ""
b100000000000100010011 h"
b10000 -#
b10000000000000000000000000000000 l(
b1100 1)
b100100010000000100011 w)
b1010 ~+
b100100010000000100011 1
b1100 -
b10000000000000000000000000000000 ?
b10000 ,
b100000000000100010011 /
b10100 +
1v
1A"
1*#
1r)
0q)
1n)
0i)
0e)
1x-
0w-
1t-
0o-
0k-
0.)
0-)
1,)
1y)
1++
1-.
b1000 D*
bx0000000001 D.
b1000100010001000100011 D"
b11000 y
1@-
0?-
b10011 X-
b11000 *
b1000100010001000100011 0
0B*
1C*
1V
0U
0c"
1b"
0_"
1^"
1Z"
1V"
0S"
1R"
0(+
1k+
0Z-
0:!
19!
0F-
0&$
0V#
1{#
0z#
1w#
0r#
0n#
0O&
0N&
1M&
1,%
1n%
1F*
1[,
0:-
09-
18-
bx *+
b0 ^#
b11000 ]!
1P-
0T-
b1 S-
b1 <
0=
18
b11000 G
b0 5
bx E
0H.
1G.
0}!
1|!
1K.
xZ,
xY,
xX,
xW,
xV,
xU,
xT,
xS,
xR,
xQ,
xP,
xO,
xN,
xM,
xL,
xK,
xJ,
xI,
xH,
xG,
xF,
xE,
xD,
xC,
xB,
xA,
x@,
x?,
x>,
x=,
x<,
x;,
0($
0j$
b0 L%
bx =-
bx 7
b0 H
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
0R&
b0 r&
b0 K
0c'
b0 I(
b0 >
0L(
0=!
b1 "$
b1 9
15'
b1 V'
b1 M
1D(
b1 I(
b1 >
1k(
1\!
#60000
0!
0&
b1011 ~+
b101 #,
b101 m+
10,
0/,
1.,
0-,
0,,
0+,
0*,
0),
#65000
1!
1&
b11000 ""
b1000100010001000100011 h"
b10100 -#
b1 l(
b10000 1)
b100000000000100010011 w)
1L.
0M.
b1 O.
b1100 ~+
b1 T
0R
1Q
b100000000000100010011 1
b10000 -
b1 ?
b10100 ,
b1000100010001000100011 /
b11000 +
1[-
1.#
0v
1u
0A"
1@"
0*#
1)#
0r)
1q)
0n)
1m)
1i)
1e)
0b)
1a)
0x-
1w-
0t-
1s-
1o-
1k-
0h-
1g-
1.)
1:*
0y)
1J+
0++
1:.
09.
16.
01.
0-.
bx00010xxxxxxxxxx E.
b0 D*
bx0000000010 D.
bx0010000010 D.
b100000000000110010011 D"
b11100 y
1=*
0<*
12#
0@-
1?-
b100011 X-
b10011 E*
b11100 *
b100000000000110010011 0
0C*
0V
1c"
0b"
1`"
1_"
0^"
0Z"
0V"
1S"
0R"
0k+
1:!
1F-
1&$
0]#
1\#
1V#
0{#
1z#
0w#
1v#
1r#
1n#
0k#
1j#
1O&
1K%
0,%
1/&
0n%
1e*
0F*
1z,
0[,
1:-
1:,
b1 =-
b101 *+
b10000000000000000000000000000000 ^#
bx _#
b11100 ]!
0P-
1T-
b0 S-
b0 <
1=
08
b11100 G
bx 6
b10000000000000000000000000000000 5
b101 E
b1 7
1H.
0G.
1S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
xS)
xR)
xQ)
xP)
xO)
xN)
xM)
xL)
xK)
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
xC)
xB)
xA)
x@)
x?)
x>)
x=)
x<)
x;)
x:)
x9)
x8)
x7)
x6)
x5)
x4)
1}!
0K.
1Z,
0Y,
1X,
0W,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
0<,
0;,
1($
1j$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
bx 0&
b10000000000000000000000000000000 L%
b10000000000000000000000000000000 H
bx I
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xJ'
xI'
xH'
xG'
xF'
xE'
xD'
xC'
xB'
xA'
x@'
x?'
x>'
x='
x<'
x;'
x:'
x9'
x8'
x7'
x6'
1R&
b10000000000000000000000000000000 r&
b10000000000000000000000000000000 K
1c'
b10000000000000000000000000000001 I(
b10000000000000000000000000000001 >
1L(
1=!
b100 "$
b100 9
05'
13'
b100 V'
b100 M
0D(
1B(
b10000000000000000000000000000100 I(
b10000000000000000000000000000100 >
0k(
1i(
0\!
1Z!
#70000
0!
0&
b1101 ~+
b1 _#
b1 6
1S)
0R)
0Q)
0P)
0O)
0N)
0M)
0L)
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0:)
09)
08)
07)
06)
05)
04)
1g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
1m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
b1 0&
b1 I
1U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
#75000
1!
1&
b11100 ""
b100000000000110010011 h"
b11000 -#
b10000000000000000000000000000100 l(
b10100 1)
b1 T)
b1000100010001000100011 w)
0L.
1M.
b0 O.
b1110 ~+
b0 T
1R
0Q
b1000100010001000100011 1
b1 B
b10100 -
b10000000000000000000000000000100 ?
b11000 ,
b100000000000110010011 /
b11100 +
0[-
0.#
1v
1A"
1*#
1r)
0q)
1o)
1n)
0m)
0i)
0e)
1b)
0a)
1x-
0w-
1u-
1t-
0s-
0o-
0k-
1h-
0g-
0.)
1-)
0:*
18*
1y)
0J+
1H+
1++
0%+
0h+
0:.
19.
06.
15.
11.
1-.
0*.
1).
bx00100xxxxxxxxxx E.
b1000 D*
bx0010000001 D.
bx0000000001 D.
b1100100010010000100011 D"
b100000 y
0=*
1<*
02#
11#
1@-
0?-
b10011 X-
b100011 E*
b100000 *
b1100100010010000100011 0
1C*
1V
0c"
1b"
0`"
0_"
1]"
1Z"
1V"
1R"
1k+
0:!
09!
08!
17!
0F-
0&$
1]#
0\#
0V#
1{#
0z#
1x#
1w#
0v#
0r#
0n#
1k#
0j#
0O&
1N&
0K%
1I%
1,%
0/&
1-&
1n%
0e*
1c*
1F*
0z,
1x,
1[,
0:-
19-
0:,
b101 =-
bx *+
b0 ^#
b101 _#
b100000 ]!
1P-
0T-
b1 S-
b1 <
0=
18
b100000 G
b101 6
b0 5
bx E
b101 7
0H.
1G.
1Q#
1Q)
0}!
0|!
0{!
1z!
1K.
xZ,
xY,
xX,
xW,
xV,
xU,
xT,
xS,
xR,
xQ,
xP,
xO,
xN,
xM,
xL,
xK,
xJ,
xI,
xH,
xG,
xF,
xE,
xD,
xC,
xB,
xA,
x@,
x?,
x>,
x=,
x<,
x;,
0($
0j$
1e$
1k%
b101 0&
b0 L%
bx =-
bx 7
b0 H
b101 I
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
1S'
0R&
b0 r&
b0 K
0c'
b100 I(
b100 >
0L(
0=!
b1 "$
b1 9
15'
03'
b1 V'
b1 M
1D(
0B(
b1 I(
b1 >
1k(
0i(
1\!
0Z!
#80000
0!
0&
b1111 ~+
b1 ",
b1 l+
1|+
0{+
0z+
0y+
0x+
0w+
0v+
0u+
0t+
0s+
0r+
b10 !,
#85000
1!
1&
b100000 ""
b1100100010010000100011 h"
b11100 -#
b1 l(
b11000 1)
b101 T)
b100000000000110010011 w)
1L.
0M.
b1 O.
1}+
b0 ~+
1o+
b1 T
0R
1Q
b100000000000110010011 1
b101 B
b11000 -
b1 ?
b11100 ,
b1100100010010000100011 /
b100000 +
1[-
1.#
0v
0u
0t
1s
0A"
0@"
0?"
1>"
0*#
0)#
0(#
1'#
0r)
1q)
0o)
0n)
1l)
1i)
1e)
1a)
0x-
1w-
0u-
0t-
1r-
1o-
1k-
1g-
1.)
1:*
08*
0y)
1J+
0H+
0++
1%+
1h+
1:.
09.
17.
16.
05.
01.
0-.
1*.
0).
bx00011xxxxxxxxxx E.
b0 D*
bx0000000011 D.
bx0010000011 D.
bx D"
b100100 y
1=*
0<*
13#
12#
01#
0@-
1?-
b100011 X-
b10011 E*
b100100 *
bx 0
0C*
0V
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
0k+
1',
1:!
1F-
1&$
1\#
1V#
0{#
1z#
0x#
0w#
1u#
1r#
1n#
1j#
1O&
1K%
0I%
0,%
1/&
0-&
0n%
1e*
0c*
0F*
1z,
0x,
0[,
1:-
1:,
b1 =-
b101 *+
b10000000000000000000000000000000 ^#
bx _#
b100100 ]!
0P-
1T-
b0 S-
b0 <
1=
08
b100100 G
bx 6
b10000000000000000000000000000000 5
b101 E
b1 7
1H.
0G.
1S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
xS)
xR)
xQ)
xP)
xO)
xN)
xM)
xL)
xK)
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
xC)
xB)
xA)
x@)
x?)
x>)
x=)
x<)
x;)
x:)
x9)
x8)
x7)
x6)
x5)
x4)
1}!
0K.
1Z,
0Y,
1X,
0W,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
0<,
0;,
1($
1j$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
bx 0&
b10000000000000000000000000000000 L%
b10000000000000000000000000000000 H
bx I
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xJ'
xI'
xH'
xG'
xF'
xE'
xD'
xC'
xB'
xA'
x@'
x?'
x>'
x='
x<'
x;'
x:'
x9'
x8'
x7'
x6'
1R&
b10000000000000000000000000000000 r&
b10000000000000000000000000000000 K
1c'
b10000000000000000000000000000001 I(
b10000000000000000000000000000001 >
1L(
1=!
b1000 "$
b1000 9
05'
12'
b1000 V'
b1000 M
0D(
1A(
b10000000000000000000000000001000 I(
b10000000000000000000000000001000 >
0k(
1h(
0\!
1Y!
#90000
0!
0&
b1 ~+
b1 _#
b1 6
1S)
0R)
0Q)
0P)
0O)
0N)
0M)
0L)
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0:)
09)
08)
07)
06)
05)
04)
1g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
1m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
b1 0&
b1 I
1U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
#95000
1!
1&
b100100 ""
bx h"
b100000 -#
b10000000000000000000000000001000 l(
b11100 1)
b1 T)
b1100100010010000100011 w)
0L.
1M.
b0 O.
0}+
b0 ~+
0o+
b0 T
1R
0Q
b1100100010010000100011 1
b1 B
b11100 -
b10000000000000000000000000001000 ?
b100000 ,
bx /
b100100 +
0[-
0.#
1v
1A"
1*#
xv)
xu)
xt)
xs)
xr)
xq)
xp)
xo)
xn)
xm)
xl)
xk)
xj)
xi)
xh)
xg)
xf)
xe)
xd)
xc)
xb)
xa)
x`)
x_)
x^)
x])
x\)
x[)
xZ)
xY)
xX)
xW)
x|-
x{-
xz-
xy-
xx-
xw-
xv-
xu-
xt-
xs-
xr-
xq-
xp-
xo-
xn-
xm-
xl-
xk-
xj-
xi-
xh-
xg-
xf-
xe-
xd-
xc-
xb-
xa-
x`-
x_-
x^-
x]-
0.)
0-)
0,)
1+)
0:*
17*
1y)
0J+
1G+
1++
0%+
0h+
0:.
19.
07.
06.
14.
11.
1-.
1).
bx01000xxxxxxxxxx E.
b1000 D*
bx00100xxxxx D.
bx D.
b101000 y
0=*
1<*
03#
02#
10#
xD-
xC-
xB-
xA-
x@-
x?-
x>-
bx X-
b100011 E*
b101000 *
1C*
1V
1k+
0',
0:!
19!
xN-
xM-
xL-
xK-
xJ-
xI-
xH-
xG-
xF-
xE-
x'$
x&$
x%$
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
0O&
0N&
0M&
1L&
0K%
1H%
1,%
0/&
1,&
1n%
0e*
1b*
1F*
0z,
1w,
1[,
0:-
09-
08-
17-
0:,
b101 =-
bx *+
bx ^#
bx _#
b101000 ]!
0T-
0=
b101000 G
bx 6
bx 5
bx E
b101 7
0H.
1Q#
xS)
xR)
xQ)
xP)
xO)
xN)
xM)
xL)
xK)
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
xC)
xB)
xA)
x@)
x?)
x>)
x=)
x<)
x;)
x:)
x9)
x8)
x7)
x6)
x5)
x4)
0}!
1|!
xZ,
xY,
xX,
xW,
xV,
xU,
xT,
xS,
xR,
xQ,
xP,
xO,
xN,
xM,
xL,
xK,
xJ,
xI,
xH,
xG,
xF,
xE,
xD,
xC,
xB,
xA,
x@,
x?,
x>,
x=,
x<,
x;,
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
bx 0&
bx L%
bx =-
bx 7
bx H
bx I
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xJ'
xI'
xH'
xG'
xF'
xE'
xD'
xC'
xB'
xA'
x@'
x?'
x>'
x='
x<'
x;'
x:'
x9'
x8'
x7'
x6'
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
xb&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
bx r&
bx K
x$(
x#(
x"(
x!(
x~'
x}'
x|'
x{'
xz'
xy'
xx'
xw'
xv'
xu'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
bx I(
bx >
xk(
xj(
xi(
xh(
xg(
xf(
xe(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xV(
xU(
xT(
xS(
xR(
xQ(
xP(
xO(
xN(
xM(
xL(
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
b0 "$
b0 9
02'
b0 V'
b0 M
0A(
#100000
0!
0&
b1 ~+
1$,
1n+
1(,
b1 4,
#105000
1!
1&
b101000 ""
b100100 -#
bx l(
b100000 1)
bx T)
bx w)
0M.
1}+
b0 ~+
1o+
0R
bx 1
bx B
b100000 -
bx ?
b100100 ,
b101000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
x:*
x9*
x8*
x7*
x6*
x5*
x4*
x3*
x2*
x1*
x0*
x/*
x.*
x-*
x,*
x+*
x**
x)*
x(*
x'*
x&*
x%*
x$*
x#*
x"*
x!*
x~)
x})
x|)
x{)
xz)
xy)
xJ+
xI+
xH+
xG+
xF+
xE+
xD+
xC+
xB+
xA+
x@+
x?+
x>+
x=+
x<+
x;+
x:+
x9+
x8+
x7+
x6+
x5+
x4+
x3+
x2+
x1+
x0+
x/+
x.+
x-+
x,+
x++
x'+
x&+
x%+
x$+
x#+
x"+
x!+
x~*
x}*
x|*
x{*
xz*
xy*
xx*
xw*
xv*
xu*
xt*
xs*
xr*
xq*
xp*
xo*
xn*
xm*
xl*
xk*
xj*
xi*
xh*
xg*
xf*
xj+
xi+
xh+
xg+
xf+
xe+
xd+
xc+
xb+
xa+
x`+
x_+
x^+
x]+
x\+
x[+
xZ+
xY+
xX+
xW+
xV+
xU+
xT+
xS+
xR+
xQ+
xP+
xO+
xN+
xM+
xL+
xK+
x>.
x=.
x<.
x;.
x:.
x9.
x8.
x7.
x6.
x5.
x4.
x3.
x2.
x1.
x0.
x/.
x..
x-.
x,.
x+.
x*.
x).
x(.
x'.
x&.
x%.
x$.
x#.
x".
x!.
x~-
x}-
bx E.
bx D*
b101100 y
xA*
x@*
x?*
x>*
x=*
x<*
x;*
x3#
x2#
x1#
x0#
x/#
bx E*
b101100 *
xB*
xC*
xV
xU
xk+
xZ-
xB.
xC.
xP
xO
1',
1:!
1O&
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xe*
xd*
xc*
xb*
xa*
x`*
x_*
x^*
x]*
x\*
x[*
xZ*
xY*
xX*
xW*
xV*
xU*
xT*
xS*
xR*
xQ*
xP*
xO*
xN*
xM*
xL*
xK*
xJ*
xI*
xH*
xG*
xF*
xz,
xy,
xx,
xw,
xv,
xu,
xt,
xs,
xr,
xq,
xp,
xo,
xn,
xm,
xl,
xk,
xj,
xi,
xh,
xg,
xf,
xe,
xd,
xc,
xb,
xa,
x`,
x_,
x^,
x],
x\,
x[,
1:-
xM%
xi$
b101100 ]!
b101100 G
1}!
b1 3,
07,
b101 6,
b10 4,
02,
0q+
#110000
0!
0&
b1 ~+
#115000
1!
1&
b101100 ""
b101000 -#
b100100 1)
0}+
b0 ~+
0o+
b100100 -
b101000 ,
b101100 +
1v
1A"
1*#
0.)
1-)
b110000 y
b110000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b110000 ]!
b110000 G
0}!
0|!
1{!
#120000
0!
0&
b1 ~+
#125000
1!
1&
b110000 ""
b101100 -#
b101000 1)
1}+
b0 ~+
1o+
b101000 -
b101100 ,
b110000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b110100 y
b110100 *
1',
1:!
1O&
1:-
b110100 ]!
b110100 G
1}!
b10 3,
17,
12,
1q+
#130000
0!
0&
b1 ~+
#135000
1!
1&
b110100 ""
b110000 -#
b101100 1)
0}+
b0 ~+
0o+
b101100 -
b110000 ,
b110100 +
1v
1A"
1*#
0.)
0-)
1,)
b111000 y
b111000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b111000 ]!
b111000 G
0}!
1|!
#140000
0!
0&
b1 ~+
#145000
1!
1&
b111000 ""
b110100 -#
b110000 1)
1}+
b0 ~+
1o+
b110000 -
b110100 ,
b111000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b111100 y
b111100 *
1',
1:!
1O&
1:-
b111100 ]!
b111100 G
1}!
b1 5,
07,
02,
0q+
#150000
0!
0&
b1 ~+
#155000
1!
1&
b111100 ""
b111000 -#
b110100 1)
0}+
b0 ~+
0o+
b110100 -
b111000 ,
b111100 +
1v
1A"
1*#
0.)
1-)
b1000000 y
b1000000 *
0',
0:!
09!
08!
07!
16!
0O&
1N&
0:-
19-
b1000000 ]!
b1000000 G
0}!
0|!
0{!
0z!
1y!
#160000
0!
0&
b1 ~+
#165000
1!
1&
b1000000 ""
b111100 -#
b111000 1)
1}+
b0 ~+
1o+
b111000 -
b111100 ,
b1000000 +
0v
0u
0t
0s
1r
0A"
0@"
0?"
0>"
1="
0*#
0)#
0(#
0'#
1&#
1.)
b1000100 y
b1000100 *
1',
1:!
1O&
1:-
b1000100 ]!
b1000100 G
1}!
b10 5,
17,
12,
1q+
#170000
0!
0&
b1 ~+
#175000
1!
1&
b1000100 ""
b1000000 -#
b111100 1)
0}+
b0 ~+
0o+
b111100 -
b1000000 ,
b1000100 +
1v
1A"
1*#
0.)
0-)
0,)
0+)
1*)
b1001000 y
b1001000 *
0',
0:!
19!
0O&
0N&
0M&
0L&
1K&
0:-
09-
08-
07-
16-
b1001000 ]!
b1001000 G
0}!
1|!
#180000
0!
0&
b1 ~+
#185000
1!
1&
b1001000 ""
b1000100 -#
b1000000 1)
1}+
b0 ~+
1o+
b1000000 -
b1000100 ,
b1001000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b1001100 y
b1001100 *
1',
1:!
1O&
1:-
b1001100 ]!
b1001100 G
1}!
b11 5,
07,
02,
0q+
#190000
0!
0&
b1 ~+
#195000
1!
1&
b1001100 ""
b1001000 -#
b1000100 1)
0}+
b0 ~+
0o+
b1000100 -
b1001000 ,
b1001100 +
1v
1A"
1*#
0.)
1-)
b1010000 y
b1010000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b1010000 ]!
b1010000 G
0}!
0|!
1{!
#200000
0!
0&
b1 ~+
#205000
1!
1&
b1010000 ""
b1001100 -#
b1001000 1)
1}+
b0 ~+
1o+
b1001000 -
b1001100 ,
b1010000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b1010100 y
b1010100 *
1',
1:!
1O&
1:-
b1010100 ]!
b1010100 G
1}!
b100 5,
#210000
0!
0&
b1 ~+
#215000
1!
1&
b1010100 ""
b1010000 -#
b1001100 1)
0}+
b0 ~+
0o+
b1001100 -
b1010000 ,
b1010100 +
1v
1A"
1*#
0.)
0-)
1,)
b1011000 y
b1011000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b1011000 ]!
b1011000 G
0}!
1|!
#220000
0!
0&
b1 ~+
#225000
1!
1&
b1011000 ""
b1010100 -#
b1010000 1)
1}+
b0 ~+
1o+
b1010000 -
b1010100 ,
b1011000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b1011100 y
b1011100 *
1',
1:!
1O&
1:-
b1011100 ]!
b1011100 G
1}!
b101 5,
#230000
0!
0&
b1 ~+
#235000
1!
1&
b1011100 ""
b1011000 -#
b1010100 1)
0}+
b0 ~+
0o+
b1010100 -
b1011000 ,
b1011100 +
1v
1A"
1*#
0.)
1-)
b1100000 y
b1100000 *
0',
0:!
09!
08!
17!
0O&
1N&
0:-
19-
b1100000 ]!
b1100000 G
0}!
0|!
0{!
1z!
#240000
0!
0&
b1 ~+
#245000
1!
1&
b1100000 ""
b1011100 -#
b1011000 1)
1}+
b0 ~+
1o+
b1011000 -
b1011100 ,
b1100000 +
0v
0u
0t
1s
0A"
0@"
0?"
1>"
0*#
0)#
0(#
1'#
1.)
b1100100 y
b1100100 *
1',
1:!
1O&
1:-
b1100100 ]!
b1100100 G
1}!
b110 5,
#250000
0!
0&
b1 ~+
#255000
1!
1&
b1100100 ""
b1100000 -#
b1011100 1)
0}+
b0 ~+
0o+
b1011100 -
b1100000 ,
b1100100 +
1v
1A"
1*#
0.)
0-)
0,)
1+)
b1101000 y
b1101000 *
0',
0:!
19!
0O&
0N&
0M&
1L&
0:-
09-
08-
17-
b1101000 ]!
b1101000 G
0}!
1|!
#260000
0!
0&
b1 ~+
#265000
1!
1&
b1101000 ""
b1100100 -#
b1100000 1)
1}+
b0 ~+
1o+
b1100000 -
b1100100 ,
b1101000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b1101100 y
b1101100 *
1',
1:!
1O&
1:-
b1101100 ]!
b1101100 G
1}!
b111 5,
b11 4,
#270000
0!
0&
b1 ~+
#275000
1!
1&
b1101100 ""
b1101000 -#
b1100100 1)
0}+
b0 ~+
0o+
b1100100 -
b1101000 ,
b1101100 +
1v
1A"
1*#
0.)
1-)
b1110000 y
b1110000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b1110000 ]!
b1110000 G
0}!
0|!
1{!
#280000
0!
0&
b1 ~+
#285000
1!
1&
b1110000 ""
b1101100 -#
b1101000 1)
1}+
b0 ~+
1o+
b1101000 -
b1101100 ,
b1110000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b1110100 y
b1110100 *
1',
1:!
1O&
1:-
b1110100 ]!
b1110100 G
1}!
b11 3,
b1000 5,
17,
12,
1q+
#290000
0!
0&
b1 ~+
#295000
1!
1&
b1110100 ""
b1110000 -#
b1101100 1)
0}+
b0 ~+
0o+
b1101100 -
b1110000 ,
b1110100 +
1v
1A"
1*#
0.)
0-)
1,)
b1111000 y
b1111000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b1111000 ]!
b1111000 G
0}!
1|!
#300000
0!
0&
b1 ~+
#305000
1!
1&
b1111000 ""
b1110100 -#
b1110000 1)
1}+
b0 ~+
1o+
b1110000 -
b1110100 ,
b1111000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b1111100 y
b1111100 *
1',
1:!
1O&
1:-
b1111100 ]!
b1111100 G
1}!
b0 5,
#310000
0!
0&
b1 ~+
#315000
1!
1&
b1111100 ""
b1111000 -#
b1110100 1)
0}+
b0 ~+
0o+
b1110100 -
b1111000 ,
b1111100 +
1v
1A"
1*#
0.)
1-)
b10000000 y
b10000000 *
0',
0:!
09!
08!
07!
06!
15!
0O&
1N&
0:-
19-
b10000000 ]!
b10000000 G
0}!
0|!
0{!
0z!
0y!
1x!
#320000
0!
0&
b1 ~+
#325000
1!
1&
b10000000 ""
b1111100 -#
b1111000 1)
1}+
b0 ~+
1o+
b1111000 -
b1111100 ,
b10000000 +
0v
0u
0t
0s
0r
1q
0A"
0@"
0?"
0>"
0="
1<"
0*#
0)#
0(#
0'#
0&#
1%#
1.)
b10000100 y
b10000100 *
1',
1:!
1O&
1:-
b10000100 ]!
b10000100 G
1}!
#330000
0!
0&
b1 ~+
#335000
1!
1&
b10000100 ""
b10000000 -#
b1111100 1)
0}+
b0 ~+
0o+
b1111100 -
b10000000 ,
b10000100 +
1v
1A"
1*#
0.)
0-)
0,)
0+)
0*)
1))
b10001000 y
b10001000 *
0',
0:!
19!
0O&
0N&
0M&
0L&
0K&
1J&
0:-
09-
08-
07-
06-
15-
b10001000 ]!
b10001000 G
0}!
1|!
#340000
0!
0&
b1 ~+
#345000
1!
1&
b10001000 ""
b10000100 -#
b10000000 1)
1}+
b0 ~+
1o+
b10000000 -
b10000100 ,
b10001000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b10001100 y
b10001100 *
1',
1:!
1O&
1:-
b10001100 ]!
b10001100 G
1}!
#350000
0!
0&
b1 ~+
#355000
1!
1&
b10001100 ""
b10001000 -#
b10000100 1)
0}+
b0 ~+
0o+
b10000100 -
b10001000 ,
b10001100 +
1v
1A"
1*#
0.)
1-)
b10010000 y
b10010000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b10010000 ]!
b10010000 G
0}!
0|!
1{!
#360000
0!
0&
b1 ~+
#365000
1!
1&
b10010000 ""
b10001100 -#
b10001000 1)
1}+
b0 ~+
1o+
b10001000 -
b10001100 ,
b10010000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b10010100 y
b10010100 *
1',
1:!
1O&
1:-
b10010100 ]!
b10010100 G
1}!
#370000
0!
0&
b1 ~+
#375000
1!
1&
b10010100 ""
b10010000 -#
b10001100 1)
0}+
b0 ~+
0o+
b10001100 -
b10010000 ,
b10010100 +
1v
1A"
1*#
0.)
0-)
1,)
b10011000 y
b10011000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b10011000 ]!
b10011000 G
0}!
1|!
#380000
0!
0&
b1 ~+
#385000
1!
1&
b10011000 ""
b10010100 -#
b10010000 1)
1}+
b0 ~+
1o+
b10010000 -
b10010100 ,
b10011000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b10011100 y
b10011100 *
1',
1:!
1O&
1:-
b10011100 ]!
b10011100 G
1}!
#390000
0!
0&
b1 ~+
#395000
1!
1&
b10011100 ""
b10011000 -#
b10010100 1)
0}+
b0 ~+
0o+
b10010100 -
b10011000 ,
b10011100 +
1v
1A"
1*#
0.)
1-)
b10100000 y
b10100000 *
0',
0:!
09!
08!
17!
0O&
1N&
0:-
19-
b10100000 ]!
b10100000 G
0}!
0|!
0{!
1z!
#400000
0!
0&
b1 ~+
#405000
1!
1&
b10100000 ""
b10011100 -#
b10011000 1)
1}+
b0 ~+
1o+
b10011000 -
b10011100 ,
b10100000 +
0v
0u
0t
1s
0A"
0@"
0?"
1>"
0*#
0)#
0(#
1'#
1.)
b10100100 y
b10100100 *
1',
1:!
1O&
1:-
b10100100 ]!
b10100100 G
1}!
#410000
0!
0&
b1 ~+
#415000
1!
1&
b10100100 ""
b10100000 -#
b10011100 1)
0}+
b0 ~+
0o+
b10011100 -
b10100000 ,
b10100100 +
1v
1A"
1*#
0.)
0-)
0,)
1+)
b10101000 y
b10101000 *
0',
0:!
19!
0O&
0N&
0M&
1L&
0:-
09-
08-
17-
b10101000 ]!
b10101000 G
0}!
1|!
#420000
0!
0&
b1 ~+
#425000
1!
1&
b10101000 ""
b10100100 -#
b10100000 1)
1}+
b0 ~+
1o+
b10100000 -
b10100100 ,
b10101000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b10101100 y
b10101100 *
1',
1:!
1O&
1:-
b10101100 ]!
b10101100 G
1}!
#430000
0!
0&
b1 ~+
#435000
1!
1&
b10101100 ""
b10101000 -#
b10100100 1)
0}+
b0 ~+
0o+
b10100100 -
b10101000 ,
b10101100 +
1v
1A"
1*#
0.)
1-)
b10110000 y
b10110000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b10110000 ]!
b10110000 G
0}!
0|!
1{!
#440000
0!
0&
b1 ~+
#445000
1!
1&
b10110000 ""
b10101100 -#
b10101000 1)
1}+
b0 ~+
1o+
b10101000 -
b10101100 ,
b10110000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b10110100 y
b10110100 *
1',
1:!
1O&
1:-
b10110100 ]!
b10110100 G
1}!
#450000
0!
0&
b1 ~+
#455000
1!
1&
b10110100 ""
b10110000 -#
b10101100 1)
0}+
b0 ~+
0o+
b10101100 -
b10110000 ,
b10110100 +
1v
1A"
1*#
0.)
0-)
1,)
b10111000 y
b10111000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b10111000 ]!
b10111000 G
0}!
1|!
#460000
0!
0&
b1 ~+
#465000
1!
1&
b10111000 ""
b10110100 -#
b10110000 1)
1}+
b0 ~+
1o+
b10110000 -
b10110100 ,
b10111000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b10111100 y
b10111100 *
1',
1:!
1O&
1:-
b10111100 ]!
b10111100 G
1}!
#470000
0!
0&
b1 ~+
#475000
1!
1&
b10111100 ""
b10111000 -#
b10110100 1)
0}+
b0 ~+
0o+
b10110100 -
b10111000 ,
b10111100 +
1v
1A"
1*#
0.)
1-)
b11000000 y
b11000000 *
0',
0:!
09!
08!
07!
16!
0O&
1N&
0:-
19-
b11000000 ]!
b11000000 G
0}!
0|!
0{!
0z!
1y!
#480000
0!
0&
b1 ~+
#485000
1!
1&
b11000000 ""
b10111100 -#
b10111000 1)
1}+
b0 ~+
1o+
b10111000 -
b10111100 ,
b11000000 +
0v
0u
0t
0s
1r
0A"
0@"
0?"
0>"
1="
0*#
0)#
0(#
0'#
1&#
1.)
b11000100 y
b11000100 *
1',
1:!
1O&
1:-
b11000100 ]!
b11000100 G
1}!
#490000
0!
0&
b1 ~+
#495000
1!
1&
b11000100 ""
b11000000 -#
b10111100 1)
0}+
b0 ~+
0o+
b10111100 -
b11000000 ,
b11000100 +
1v
1A"
1*#
0.)
0-)
0,)
0+)
1*)
b11001000 y
b11001000 *
0',
0:!
19!
0O&
0N&
0M&
0L&
1K&
0:-
09-
08-
07-
16-
b11001000 ]!
b11001000 G
0}!
1|!
#500000
0!
0&
b1 ~+
#505000
1!
1&
b11001000 ""
b11000100 -#
b11000000 1)
1}+
b0 ~+
1o+
b11000000 -
b11000100 ,
b11001000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b11001100 y
b11001100 *
1',
1:!
1O&
1:-
b11001100 ]!
b11001100 G
1}!
#510000
0!
0&
b1 ~+
#515000
1!
1&
b11001100 ""
b11001000 -#
b11000100 1)
0}+
b0 ~+
0o+
b11000100 -
b11001000 ,
b11001100 +
1v
1A"
1*#
0.)
1-)
b11010000 y
b11010000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b11010000 ]!
b11010000 G
0}!
0|!
1{!
#520000
0!
0&
b1 ~+
#525000
1!
1&
b11010000 ""
b11001100 -#
b11001000 1)
1}+
b0 ~+
1o+
b11001000 -
b11001100 ,
b11010000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b11010100 y
b11010100 *
1',
1:!
1O&
1:-
b11010100 ]!
b11010100 G
1}!
#530000
0!
0&
b1 ~+
#535000
1!
1&
b11010100 ""
b11010000 -#
b11001100 1)
0}+
b0 ~+
0o+
b11001100 -
b11010000 ,
b11010100 +
1v
1A"
1*#
0.)
0-)
1,)
b11011000 y
b11011000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b11011000 ]!
b11011000 G
0}!
1|!
#540000
0!
0&
b1 ~+
#545000
1!
1&
b11011000 ""
b11010100 -#
b11010000 1)
1}+
b0 ~+
1o+
b11010000 -
b11010100 ,
b11011000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b11011100 y
b11011100 *
1',
1:!
1O&
1:-
b11011100 ]!
b11011100 G
1}!
#550000
0!
0&
b1 ~+
#555000
1!
1&
b11011100 ""
b11011000 -#
b11010100 1)
0}+
b0 ~+
0o+
b11010100 -
b11011000 ,
b11011100 +
1v
1A"
1*#
0.)
1-)
b11100000 y
b11100000 *
0',
0:!
09!
08!
17!
0O&
1N&
0:-
19-
b11100000 ]!
b11100000 G
0}!
0|!
0{!
1z!
#560000
0!
0&
b1 ~+
#565000
1!
1&
b11100000 ""
b11011100 -#
b11011000 1)
1}+
b0 ~+
1o+
b11011000 -
b11011100 ,
b11100000 +
0v
0u
0t
1s
0A"
0@"
0?"
1>"
0*#
0)#
0(#
1'#
1.)
b11100100 y
b11100100 *
1',
1:!
1O&
1:-
b11100100 ]!
b11100100 G
1}!
#570000
0!
0&
b1 ~+
#575000
1!
1&
b11100100 ""
b11100000 -#
b11011100 1)
0}+
b0 ~+
0o+
b11011100 -
b11100000 ,
b11100100 +
1v
1A"
1*#
0.)
0-)
0,)
1+)
b11101000 y
b11101000 *
0',
0:!
19!
0O&
0N&
0M&
1L&
0:-
09-
08-
17-
b11101000 ]!
b11101000 G
0}!
1|!
#580000
0!
0&
b1 ~+
#585000
1!
1&
b11101000 ""
b11100100 -#
b11100000 1)
1}+
b0 ~+
1o+
b11100000 -
b11100100 ,
b11101000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b11101100 y
b11101100 *
1',
1:!
1O&
1:-
b11101100 ]!
b11101100 G
1}!
#590000
0!
0&
b1 ~+
#595000
1!
1&
b11101100 ""
b11101000 -#
b11100100 1)
0}+
b0 ~+
0o+
b11100100 -
b11101000 ,
b11101100 +
1v
1A"
1*#
0.)
1-)
b11110000 y
b11110000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b11110000 ]!
b11110000 G
0}!
0|!
1{!
#600000
0!
0&
b1 ~+
#605000
1!
1&
b11110000 ""
b11101100 -#
b11101000 1)
1}+
b0 ~+
1o+
b11101000 -
b11101100 ,
b11110000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b11110100 y
b11110100 *
1',
1:!
1O&
1:-
b11110100 ]!
b11110100 G
1}!
#610000
0!
0&
b1 ~+
#615000
1!
1&
b11110100 ""
b11110000 -#
b11101100 1)
0}+
b0 ~+
0o+
b11101100 -
b11110000 ,
b11110100 +
1v
1A"
1*#
0.)
0-)
1,)
b11111000 y
b11111000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b11111000 ]!
b11111000 G
0}!
1|!
#620000
0!
0&
b1 ~+
#625000
1!
1&
b11111000 ""
b11110100 -#
b11110000 1)
1}+
b0 ~+
1o+
b11110000 -
b11110100 ,
b11111000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b11111100 y
b11111100 *
1',
1:!
1O&
1:-
b11111100 ]!
b11111100 G
1}!
#630000
0!
0&
b1 ~+
#635000
1!
1&
b11111100 ""
b11111000 -#
b11110100 1)
0}+
b0 ~+
0o+
b11110100 -
b11111000 ,
b11111100 +
1v
1A"
1*#
0.)
1-)
b100000000 y
b100000000 *
0',
0:!
09!
08!
07!
06!
05!
14!
0O&
1N&
0:-
19-
b100000000 ]!
b100000000 G
0}!
0|!
0{!
0z!
0y!
0x!
1w!
#640000
0!
0&
b1 ~+
#645000
1!
1&
b100000000 ""
b11111100 -#
b11111000 1)
1}+
b0 ~+
1o+
b11111000 -
b11111100 ,
b100000000 +
0v
0u
0t
0s
0r
0q
1p
0A"
0@"
0?"
0>"
0="
0<"
1;"
0*#
0)#
0(#
0'#
0&#
0%#
1$#
1.)
b100000100 y
b100000100 *
1',
1:!
1O&
1:-
b100000100 ]!
b100000100 G
1}!
#650000
0!
0&
b1 ~+
#655000
1!
1&
b100000100 ""
b100000000 -#
b11111100 1)
0}+
b0 ~+
0o+
b11111100 -
b100000000 ,
b100000100 +
1v
1A"
1*#
0.)
0-)
0,)
0+)
0*)
0))
1()
b100001000 y
b100001000 *
0',
0:!
19!
0O&
0N&
0M&
0L&
0K&
0J&
1I&
0:-
09-
08-
07-
06-
05-
14-
b100001000 ]!
b100001000 G
0}!
1|!
#660000
0!
0&
b1 ~+
#665000
1!
1&
b100001000 ""
b100000100 -#
b100000000 1)
1}+
b0 ~+
1o+
b100000000 -
b100000100 ,
b100001000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b100001100 y
b100001100 *
1',
1:!
1O&
1:-
b100001100 ]!
b100001100 G
1}!
#670000
0!
0&
b1 ~+
#675000
1!
1&
b100001100 ""
b100001000 -#
b100000100 1)
0}+
b0 ~+
0o+
b100000100 -
b100001000 ,
b100001100 +
1v
1A"
1*#
0.)
1-)
b100010000 y
b100010000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b100010000 ]!
b100010000 G
0}!
0|!
1{!
#680000
0!
0&
b1 ~+
#685000
1!
1&
b100010000 ""
b100001100 -#
b100001000 1)
1}+
b0 ~+
1o+
b100001000 -
b100001100 ,
b100010000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b100010100 y
b100010100 *
1',
1:!
1O&
1:-
b100010100 ]!
b100010100 G
1}!
#690000
0!
0&
b1 ~+
#695000
1!
1&
b100010100 ""
b100010000 -#
b100001100 1)
0}+
b0 ~+
0o+
b100001100 -
b100010000 ,
b100010100 +
1v
1A"
1*#
0.)
0-)
1,)
b100011000 y
b100011000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b100011000 ]!
b100011000 G
0}!
1|!
#700000
0!
0&
b1 ~+
#705000
1!
1&
b100011000 ""
b100010100 -#
b100010000 1)
1}+
b0 ~+
1o+
b100010000 -
b100010100 ,
b100011000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b100011100 y
b100011100 *
1',
1:!
1O&
1:-
b100011100 ]!
b100011100 G
1}!
#710000
0!
0&
b1 ~+
#715000
1!
1&
b100011100 ""
b100011000 -#
b100010100 1)
0}+
b0 ~+
0o+
b100010100 -
b100011000 ,
b100011100 +
1v
1A"
1*#
0.)
1-)
b100100000 y
b100100000 *
0',
0:!
09!
08!
17!
0O&
1N&
0:-
19-
b100100000 ]!
b100100000 G
0}!
0|!
0{!
1z!
#720000
0!
0&
b1 ~+
#725000
1!
1&
b100100000 ""
b100011100 -#
b100011000 1)
1}+
b0 ~+
1o+
b100011000 -
b100011100 ,
b100100000 +
0v
0u
0t
1s
0A"
0@"
0?"
1>"
0*#
0)#
0(#
1'#
1.)
b100100100 y
b100100100 *
1',
1:!
1O&
1:-
b100100100 ]!
b100100100 G
1}!
#730000
0!
0&
b1 ~+
#735000
1!
1&
b100100100 ""
b100100000 -#
b100011100 1)
0}+
b0 ~+
0o+
b100011100 -
b100100000 ,
b100100100 +
1v
1A"
1*#
0.)
0-)
0,)
1+)
b100101000 y
b100101000 *
0',
0:!
19!
0O&
0N&
0M&
1L&
0:-
09-
08-
17-
b100101000 ]!
b100101000 G
0}!
1|!
#740000
0!
0&
b1 ~+
#745000
1!
1&
b100101000 ""
b100100100 -#
b100100000 1)
1}+
b0 ~+
1o+
b100100000 -
b100100100 ,
b100101000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b100101100 y
b100101100 *
1',
1:!
1O&
1:-
b100101100 ]!
b100101100 G
1}!
#750000
0!
0&
b1 ~+
#755000
1!
1&
b100101100 ""
b100101000 -#
b100100100 1)
0}+
b0 ~+
0o+
b100100100 -
b100101000 ,
b100101100 +
1v
1A"
1*#
0.)
1-)
b100110000 y
b100110000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b100110000 ]!
b100110000 G
0}!
0|!
1{!
#760000
0!
0&
b1 ~+
#765000
1!
1&
b100110000 ""
b100101100 -#
b100101000 1)
1}+
b0 ~+
1o+
b100101000 -
b100101100 ,
b100110000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b100110100 y
b100110100 *
1',
1:!
1O&
1:-
b100110100 ]!
b100110100 G
1}!
#770000
0!
0&
b1 ~+
#775000
1!
1&
b100110100 ""
b100110000 -#
b100101100 1)
0}+
b0 ~+
0o+
b100101100 -
b100110000 ,
b100110100 +
1v
1A"
1*#
0.)
0-)
1,)
b100111000 y
b100111000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b100111000 ]!
b100111000 G
0}!
1|!
#780000
0!
0&
b1 ~+
#785000
1!
1&
b100111000 ""
b100110100 -#
b100110000 1)
1}+
b0 ~+
1o+
b100110000 -
b100110100 ,
b100111000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b100111100 y
b100111100 *
1',
1:!
1O&
1:-
b100111100 ]!
b100111100 G
1}!
#790000
0!
0&
b1 ~+
#795000
1!
1&
b100111100 ""
b100111000 -#
b100110100 1)
0}+
b0 ~+
0o+
b100110100 -
b100111000 ,
b100111100 +
1v
1A"
1*#
0.)
1-)
b101000000 y
b101000000 *
0',
0:!
09!
08!
07!
16!
0O&
1N&
0:-
19-
b101000000 ]!
b101000000 G
0}!
0|!
0{!
0z!
1y!
#800000
0!
0&
b1 ~+
#805000
1!
1&
b101000000 ""
b100111100 -#
b100111000 1)
1}+
b0 ~+
1o+
b100111000 -
b100111100 ,
b101000000 +
0v
0u
0t
0s
1r
0A"
0@"
0?"
0>"
1="
0*#
0)#
0(#
0'#
1&#
1.)
b101000100 y
b101000100 *
1',
1:!
1O&
1:-
b101000100 ]!
b101000100 G
1}!
#810000
0!
0&
b1 ~+
#815000
1!
1&
b101000100 ""
b101000000 -#
b100111100 1)
0}+
b0 ~+
0o+
b100111100 -
b101000000 ,
b101000100 +
1v
1A"
1*#
0.)
0-)
0,)
0+)
1*)
b101001000 y
b101001000 *
0',
0:!
19!
0O&
0N&
0M&
0L&
1K&
0:-
09-
08-
07-
16-
b101001000 ]!
b101001000 G
0}!
1|!
#820000
0!
0&
b1 ~+
#825000
1!
1&
b101001000 ""
b101000100 -#
b101000000 1)
1}+
b0 ~+
1o+
b101000000 -
b101000100 ,
b101001000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b101001100 y
b101001100 *
1',
1:!
1O&
1:-
b101001100 ]!
b101001100 G
1}!
#830000
0!
0&
b1 ~+
#835000
1!
1&
b101001100 ""
b101001000 -#
b101000100 1)
0}+
b0 ~+
0o+
b101000100 -
b101001000 ,
b101001100 +
1v
1A"
1*#
0.)
1-)
b101010000 y
b101010000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b101010000 ]!
b101010000 G
0}!
0|!
1{!
#840000
0!
0&
b1 ~+
#845000
1!
1&
b101010000 ""
b101001100 -#
b101001000 1)
1}+
b0 ~+
1o+
b101001000 -
b101001100 ,
b101010000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b101010100 y
b101010100 *
1',
1:!
1O&
1:-
b101010100 ]!
b101010100 G
1}!
#850000
0!
0&
b1 ~+
#855000
1!
1&
b101010100 ""
b101010000 -#
b101001100 1)
0}+
b0 ~+
0o+
b101001100 -
b101010000 ,
b101010100 +
1v
1A"
1*#
0.)
0-)
1,)
b101011000 y
b101011000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b101011000 ]!
b101011000 G
0}!
1|!
#860000
0!
0&
b1 ~+
#865000
1!
1&
b101011000 ""
b101010100 -#
b101010000 1)
1}+
b0 ~+
1o+
b101010000 -
b101010100 ,
b101011000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b101011100 y
b101011100 *
1',
1:!
1O&
1:-
b101011100 ]!
b101011100 G
1}!
#870000
0!
0&
b1 ~+
#875000
1!
1&
b101011100 ""
b101011000 -#
b101010100 1)
0}+
b0 ~+
0o+
b101010100 -
b101011000 ,
b101011100 +
1v
1A"
1*#
0.)
1-)
b101100000 y
b101100000 *
0',
0:!
09!
08!
17!
0O&
1N&
0:-
19-
b101100000 ]!
b101100000 G
0}!
0|!
0{!
1z!
#880000
0!
0&
b1 ~+
#885000
1!
1&
b101100000 ""
b101011100 -#
b101011000 1)
1}+
b0 ~+
1o+
b101011000 -
b101011100 ,
b101100000 +
0v
0u
0t
1s
0A"
0@"
0?"
1>"
0*#
0)#
0(#
1'#
1.)
b101100100 y
b101100100 *
1',
1:!
1O&
1:-
b101100100 ]!
b101100100 G
1}!
#890000
0!
0&
b1 ~+
#895000
1!
1&
b101100100 ""
b101100000 -#
b101011100 1)
0}+
b0 ~+
0o+
b101011100 -
b101100000 ,
b101100100 +
1v
1A"
1*#
0.)
0-)
0,)
1+)
b101101000 y
b101101000 *
0',
0:!
19!
0O&
0N&
0M&
1L&
0:-
09-
08-
17-
b101101000 ]!
b101101000 G
0}!
1|!
#900000
0!
0&
b1 ~+
#905000
1!
1&
b101101000 ""
b101100100 -#
b101100000 1)
1}+
b0 ~+
1o+
b101100000 -
b101100100 ,
b101101000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b101101100 y
b101101100 *
1',
1:!
1O&
1:-
b101101100 ]!
b101101100 G
1}!
#910000
0!
0&
b1 ~+
#915000
1!
1&
b101101100 ""
b101101000 -#
b101100100 1)
0}+
b0 ~+
0o+
b101100100 -
b101101000 ,
b101101100 +
1v
1A"
1*#
0.)
1-)
b101110000 y
b101110000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b101110000 ]!
b101110000 G
0}!
0|!
1{!
#920000
0!
0&
b1 ~+
#925000
1!
1&
b101110000 ""
b101101100 -#
b101101000 1)
1}+
b0 ~+
1o+
b101101000 -
b101101100 ,
b101110000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b101110100 y
b101110100 *
1',
1:!
1O&
1:-
b101110100 ]!
b101110100 G
1}!
#930000
0!
0&
b1 ~+
#935000
1!
1&
b101110100 ""
b101110000 -#
b101101100 1)
0}+
b0 ~+
0o+
b101101100 -
b101110000 ,
b101110100 +
1v
1A"
1*#
0.)
0-)
1,)
b101111000 y
b101111000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b101111000 ]!
b101111000 G
0}!
1|!
#940000
0!
0&
b1 ~+
#945000
1!
1&
b101111000 ""
b101110100 -#
b101110000 1)
1}+
b0 ~+
1o+
b101110000 -
b101110100 ,
b101111000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b101111100 y
b101111100 *
1',
1:!
1O&
1:-
b101111100 ]!
b101111100 G
1}!
#950000
0!
0&
b1 ~+
#955000
1!
1&
b101111100 ""
b101111000 -#
b101110100 1)
0}+
b0 ~+
0o+
b101110100 -
b101111000 ,
b101111100 +
1v
1A"
1*#
0.)
1-)
b110000000 y
b110000000 *
0',
0:!
09!
08!
07!
06!
15!
0O&
1N&
0:-
19-
b110000000 ]!
b110000000 G
0}!
0|!
0{!
0z!
0y!
1x!
#960000
0!
0&
b1 ~+
#965000
1!
1&
b110000000 ""
b101111100 -#
b101111000 1)
1}+
b0 ~+
1o+
b101111000 -
b101111100 ,
b110000000 +
0v
0u
0t
0s
0r
1q
0A"
0@"
0?"
0>"
0="
1<"
0*#
0)#
0(#
0'#
0&#
1%#
1.)
b110000100 y
b110000100 *
1',
1:!
1O&
1:-
b110000100 ]!
b110000100 G
1}!
#970000
0!
0&
b1 ~+
#975000
1!
1&
b110000100 ""
b110000000 -#
b101111100 1)
0}+
b0 ~+
0o+
b101111100 -
b110000000 ,
b110000100 +
1v
1A"
1*#
0.)
0-)
0,)
0+)
0*)
1))
b110001000 y
b110001000 *
0',
0:!
19!
0O&
0N&
0M&
0L&
0K&
1J&
0:-
09-
08-
07-
06-
15-
b110001000 ]!
b110001000 G
0}!
1|!
#980000
0!
0&
b1 ~+
#985000
1!
1&
b110001000 ""
b110000100 -#
b110000000 1)
1}+
b0 ~+
1o+
b110000000 -
b110000100 ,
b110001000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b110001100 y
b110001100 *
1',
1:!
1O&
1:-
b110001100 ]!
b110001100 G
1}!
#990000
0!
0&
b1 ~+
#995000
1!
1&
b110001100 ""
b110001000 -#
b110000100 1)
0}+
b0 ~+
0o+
b110000100 -
b110001000 ,
b110001100 +
1v
1A"
1*#
0.)
1-)
b110010000 y
b110010000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b110010000 ]!
b110010000 G
0}!
0|!
1{!
#1000000
0!
0&
b1 ~+
#1005000
1!
1&
b110010000 ""
b110001100 -#
b110001000 1)
1}+
b0 ~+
1o+
b110001000 -
b110001100 ,
b110010000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b110010100 y
b110010100 *
1',
1:!
1O&
1:-
b110010100 ]!
b110010100 G
1}!
#1010000
0!
0&
b1 ~+
#1015000
1!
1&
b110010100 ""
b110010000 -#
b110001100 1)
0}+
b0 ~+
0o+
b110001100 -
b110010000 ,
b110010100 +
1v
1A"
1*#
0.)
0-)
1,)
b110011000 y
b110011000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b110011000 ]!
b110011000 G
0}!
1|!
#1020000
0!
0&
b1 ~+
#1025000
1!
1&
b110011000 ""
b110010100 -#
b110010000 1)
1}+
b0 ~+
1o+
b110010000 -
b110010100 ,
b110011000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b110011100 y
b110011100 *
1',
1:!
1O&
1:-
b110011100 ]!
b110011100 G
1}!
#1030000
0!
0&
b1 ~+
#1035000
1!
1&
b110011100 ""
b110011000 -#
b110010100 1)
0}+
b0 ~+
0o+
b110010100 -
b110011000 ,
b110011100 +
1v
1A"
1*#
0.)
1-)
b110100000 y
b110100000 *
0',
0:!
09!
08!
17!
0O&
1N&
0:-
19-
b110100000 ]!
b110100000 G
0}!
0|!
0{!
1z!
#1040000
0!
0&
b1 ~+
#1045000
1!
1&
b110100000 ""
b110011100 -#
b110011000 1)
1}+
b0 ~+
1o+
b110011000 -
b110011100 ,
b110100000 +
0v
0u
0t
1s
0A"
0@"
0?"
1>"
0*#
0)#
0(#
1'#
1.)
b110100100 y
b110100100 *
1',
1:!
1O&
1:-
b110100100 ]!
b110100100 G
1}!
#1050000
0!
0&
b1 ~+
#1055000
1!
1&
b110100100 ""
b110100000 -#
b110011100 1)
0}+
b0 ~+
0o+
b110011100 -
b110100000 ,
b110100100 +
1v
1A"
1*#
0.)
0-)
0,)
1+)
b110101000 y
b110101000 *
0',
0:!
19!
0O&
0N&
0M&
1L&
0:-
09-
08-
17-
b110101000 ]!
b110101000 G
0}!
1|!
#1060000
0!
0&
b1 ~+
#1065000
1!
1&
b110101000 ""
b110100100 -#
b110100000 1)
1}+
b0 ~+
1o+
b110100000 -
b110100100 ,
b110101000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b110101100 y
b110101100 *
1',
1:!
1O&
1:-
b110101100 ]!
b110101100 G
1}!
#1070000
0!
0&
b1 ~+
#1075000
1!
1&
b110101100 ""
b110101000 -#
b110100100 1)
0}+
b0 ~+
0o+
b110100100 -
b110101000 ,
b110101100 +
1v
1A"
1*#
0.)
1-)
b110110000 y
b110110000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b110110000 ]!
b110110000 G
0}!
0|!
1{!
#1080000
0!
0&
b1 ~+
#1085000
1!
1&
b110110000 ""
b110101100 -#
b110101000 1)
1}+
b0 ~+
1o+
b110101000 -
b110101100 ,
b110110000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b110110100 y
b110110100 *
1',
1:!
1O&
1:-
b110110100 ]!
b110110100 G
1}!
#1090000
0!
0&
b1 ~+
#1095000
1!
1&
b110110100 ""
b110110000 -#
b110101100 1)
0}+
b0 ~+
0o+
b110101100 -
b110110000 ,
b110110100 +
1v
1A"
1*#
0.)
0-)
1,)
b110111000 y
b110111000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b110111000 ]!
b110111000 G
0}!
1|!
#1100000
0!
0&
b1 ~+
#1105000
1!
1&
b110111000 ""
b110110100 -#
b110110000 1)
1}+
b0 ~+
1o+
b110110000 -
b110110100 ,
b110111000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b110111100 y
b110111100 *
1',
1:!
1O&
1:-
b110111100 ]!
b110111100 G
1}!
#1110000
0!
0&
b1 ~+
#1115000
1!
1&
b110111100 ""
b110111000 -#
b110110100 1)
0}+
b0 ~+
0o+
b110110100 -
b110111000 ,
b110111100 +
1v
1A"
1*#
0.)
1-)
b111000000 y
b111000000 *
0',
0:!
09!
08!
07!
16!
0O&
1N&
0:-
19-
b111000000 ]!
b111000000 G
0}!
0|!
0{!
0z!
1y!
#1120000
0!
0&
b1 ~+
#1125000
1!
1&
b111000000 ""
b110111100 -#
b110111000 1)
1}+
b0 ~+
1o+
b110111000 -
b110111100 ,
b111000000 +
0v
0u
0t
0s
1r
0A"
0@"
0?"
0>"
1="
0*#
0)#
0(#
0'#
1&#
1.)
b111000100 y
b111000100 *
1',
1:!
1O&
1:-
b111000100 ]!
b111000100 G
1}!
#1130000
0!
0&
b1 ~+
#1135000
1!
1&
b111000100 ""
b111000000 -#
b110111100 1)
0}+
b0 ~+
0o+
b110111100 -
b111000000 ,
b111000100 +
1v
1A"
1*#
0.)
0-)
0,)
0+)
1*)
b111001000 y
b111001000 *
0',
0:!
19!
0O&
0N&
0M&
0L&
1K&
0:-
09-
08-
07-
16-
b111001000 ]!
b111001000 G
0}!
1|!
#1140000
0!
0&
b1 ~+
#1145000
1!
1&
b111001000 ""
b111000100 -#
b111000000 1)
1}+
b0 ~+
1o+
b111000000 -
b111000100 ,
b111001000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b111001100 y
b111001100 *
1',
1:!
1O&
1:-
b111001100 ]!
b111001100 G
1}!
#1150000
0!
0&
b1 ~+
#1155000
1!
1&
b111001100 ""
b111001000 -#
b111000100 1)
0}+
b0 ~+
0o+
b111000100 -
b111001000 ,
b111001100 +
1v
1A"
1*#
0.)
1-)
b111010000 y
b111010000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b111010000 ]!
b111010000 G
0}!
0|!
1{!
#1160000
0!
0&
b1 ~+
#1165000
1!
1&
b111010000 ""
b111001100 -#
b111001000 1)
1}+
b0 ~+
1o+
b111001000 -
b111001100 ,
b111010000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b111010100 y
b111010100 *
1',
1:!
1O&
1:-
b111010100 ]!
b111010100 G
1}!
#1170000
0!
0&
b1 ~+
#1175000
1!
1&
b111010100 ""
b111010000 -#
b111001100 1)
0}+
b0 ~+
0o+
b111001100 -
b111010000 ,
b111010100 +
1v
1A"
1*#
0.)
0-)
1,)
b111011000 y
b111011000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b111011000 ]!
b111011000 G
0}!
1|!
#1180000
0!
0&
b1 ~+
#1185000
1!
1&
b111011000 ""
b111010100 -#
b111010000 1)
1}+
b0 ~+
1o+
b111010000 -
b111010100 ,
b111011000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b111011100 y
b111011100 *
1',
1:!
1O&
1:-
b111011100 ]!
b111011100 G
1}!
#1190000
0!
0&
b1 ~+
#1195000
1!
1&
b111011100 ""
b111011000 -#
b111010100 1)
0}+
b0 ~+
0o+
b111010100 -
b111011000 ,
b111011100 +
1v
1A"
1*#
0.)
1-)
b111100000 y
b111100000 *
0',
0:!
09!
08!
17!
0O&
1N&
0:-
19-
b111100000 ]!
b111100000 G
0}!
0|!
0{!
1z!
#1200000
0!
0&
b1 ~+
#1205000
1!
1&
b111100000 ""
b111011100 -#
b111011000 1)
1}+
b0 ~+
1o+
b111011000 -
b111011100 ,
b111100000 +
0v
0u
0t
1s
0A"
0@"
0?"
1>"
0*#
0)#
0(#
1'#
1.)
b111100100 y
b111100100 *
1',
1:!
1O&
1:-
b111100100 ]!
b111100100 G
1}!
#1210000
0!
0&
b1 ~+
#1215000
1!
1&
b111100100 ""
b111100000 -#
b111011100 1)
0}+
b0 ~+
0o+
b111011100 -
b111100000 ,
b111100100 +
1v
1A"
1*#
0.)
0-)
0,)
1+)
b111101000 y
b111101000 *
0',
0:!
19!
0O&
0N&
0M&
1L&
0:-
09-
08-
17-
b111101000 ]!
b111101000 G
0}!
1|!
#1220000
0!
0&
b1 ~+
#1225000
1!
1&
b111101000 ""
b111100100 -#
b111100000 1)
1}+
b0 ~+
1o+
b111100000 -
b111100100 ,
b111101000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b111101100 y
b111101100 *
1',
1:!
1O&
1:-
b111101100 ]!
b111101100 G
1}!
#1230000
0!
0&
b1 ~+
#1235000
1!
1&
b111101100 ""
b111101000 -#
b111100100 1)
0}+
b0 ~+
0o+
b111100100 -
b111101000 ,
b111101100 +
1v
1A"
1*#
0.)
1-)
b111110000 y
b111110000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b111110000 ]!
b111110000 G
0}!
0|!
1{!
#1240000
0!
0&
b1 ~+
#1245000
1!
1&
b111110000 ""
b111101100 -#
b111101000 1)
1}+
b0 ~+
1o+
b111101000 -
b111101100 ,
b111110000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b111110100 y
b111110100 *
1',
1:!
1O&
1:-
b111110100 ]!
b111110100 G
1}!
#1250000
0!
0&
b1 ~+
#1255000
1!
1&
b111110100 ""
b111110000 -#
b111101100 1)
0}+
b0 ~+
0o+
b111101100 -
b111110000 ,
b111110100 +
1v
1A"
1*#
0.)
0-)
1,)
b111111000 y
b111111000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b111111000 ]!
b111111000 G
0}!
1|!
#1260000
0!
0&
b1 ~+
#1265000
1!
1&
b111111000 ""
b111110100 -#
b111110000 1)
1}+
b0 ~+
1o+
b111110000 -
b111110100 ,
b111111000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b111111100 y
b111111100 *
1',
1:!
1O&
1:-
b111111100 ]!
b111111100 G
1}!
#1270000
0!
0&
b1 ~+
#1275000
1!
1&
b111111100 ""
b111111000 -#
b111110100 1)
0}+
b0 ~+
0o+
b111110100 -
b111111000 ,
b111111100 +
1v
1A"
1*#
0.)
1-)
b1000000000 y
b1000000000 *
0',
0:!
09!
08!
07!
06!
05!
04!
13!
0O&
1N&
0:-
19-
b1000000000 ]!
b1000000000 G
0}!
0|!
0{!
0z!
0y!
0x!
0w!
1v!
#1280000
0!
0&
b1 ~+
#1285000
1!
1&
b1000000000 ""
b111111100 -#
b111111000 1)
1}+
b0 ~+
1o+
b111111000 -
b111111100 ,
b1000000000 +
0v
0u
0t
0s
0r
0q
0p
1o
0A"
0@"
0?"
0>"
0="
0<"
0;"
1:"
0*#
0)#
0(#
0'#
0&#
0%#
0$#
1##
1.)
b1000000100 y
b1000000100 *
1',
1:!
1O&
1:-
b1000000100 ]!
b1000000100 G
1}!
#1290000
0!
0&
b1 ~+
#1295000
1!
1&
b1000000100 ""
b1000000000 -#
b111111100 1)
0}+
b0 ~+
0o+
b111111100 -
b1000000000 ,
b1000000100 +
1v
1A"
1*#
0.)
0-)
0,)
0+)
0*)
0))
0()
1')
b1000001000 y
b1000001000 *
0',
0:!
19!
0O&
0N&
0M&
0L&
0K&
0J&
0I&
1H&
0:-
09-
08-
07-
06-
05-
04-
13-
b1000001000 ]!
b1000001000 G
0}!
1|!
#1300000
0!
0&
b1 ~+
#1305000
1!
1&
b1000001000 ""
b1000000100 -#
b1000000000 1)
1}+
b0 ~+
1o+
b1000000000 -
b1000000100 ,
b1000001000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b1000001100 y
b1000001100 *
1',
1:!
1O&
1:-
b1000001100 ]!
b1000001100 G
1}!
#1310000
0!
0&
b1 ~+
#1315000
1!
1&
b1000001100 ""
b1000001000 -#
b1000000100 1)
0}+
b0 ~+
0o+
b1000000100 -
b1000001000 ,
b1000001100 +
1v
1A"
1*#
0.)
1-)
b1000010000 y
b1000010000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b1000010000 ]!
b1000010000 G
0}!
0|!
1{!
#1320000
0!
0&
b1 ~+
#1325000
1!
1&
b1000010000 ""
b1000001100 -#
b1000001000 1)
1}+
b0 ~+
1o+
b1000001000 -
b1000001100 ,
b1000010000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b1000010100 y
b1000010100 *
1',
1:!
1O&
1:-
b1000010100 ]!
b1000010100 G
1}!
#1330000
0!
0&
b1 ~+
#1335000
1!
1&
b1000010100 ""
b1000010000 -#
b1000001100 1)
0}+
b0 ~+
0o+
b1000001100 -
b1000010000 ,
b1000010100 +
1v
1A"
1*#
0.)
0-)
1,)
b1000011000 y
b1000011000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b1000011000 ]!
b1000011000 G
0}!
1|!
#1340000
0!
0&
b1 ~+
#1345000
1!
1&
b1000011000 ""
b1000010100 -#
b1000010000 1)
1}+
b0 ~+
1o+
b1000010000 -
b1000010100 ,
b1000011000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b1000011100 y
b1000011100 *
1',
1:!
1O&
1:-
b1000011100 ]!
b1000011100 G
1}!
#1350000
0!
0&
b1 ~+
#1355000
1!
1&
b1000011100 ""
b1000011000 -#
b1000010100 1)
0}+
b0 ~+
0o+
b1000010100 -
b1000011000 ,
b1000011100 +
1v
1A"
1*#
0.)
1-)
b1000100000 y
b1000100000 *
0',
0:!
09!
08!
17!
0O&
1N&
0:-
19-
b1000100000 ]!
b1000100000 G
0}!
0|!
0{!
1z!
#1360000
0!
0&
b1 ~+
#1365000
1!
1&
b1000100000 ""
b1000011100 -#
b1000011000 1)
1}+
b0 ~+
1o+
b1000011000 -
b1000011100 ,
b1000100000 +
0v
0u
0t
1s
0A"
0@"
0?"
1>"
0*#
0)#
0(#
1'#
1.)
b1000100100 y
b1000100100 *
1',
1:!
1O&
1:-
b1000100100 ]!
b1000100100 G
1}!
#1370000
0!
0&
b1 ~+
#1375000
1!
1&
b1000100100 ""
b1000100000 -#
b1000011100 1)
0}+
b0 ~+
0o+
b1000011100 -
b1000100000 ,
b1000100100 +
1v
1A"
1*#
0.)
0-)
0,)
1+)
b1000101000 y
b1000101000 *
0',
0:!
19!
0O&
0N&
0M&
1L&
0:-
09-
08-
17-
b1000101000 ]!
b1000101000 G
0}!
1|!
#1380000
0!
0&
b1 ~+
#1385000
1!
1&
b1000101000 ""
b1000100100 -#
b1000100000 1)
1}+
b0 ~+
1o+
b1000100000 -
b1000100100 ,
b1000101000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b1000101100 y
b1000101100 *
1',
1:!
1O&
1:-
b1000101100 ]!
b1000101100 G
1}!
#1390000
0!
0&
b1 ~+
#1395000
1!
1&
b1000101100 ""
b1000101000 -#
b1000100100 1)
0}+
b0 ~+
0o+
b1000100100 -
b1000101000 ,
b1000101100 +
1v
1A"
1*#
0.)
1-)
b1000110000 y
b1000110000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b1000110000 ]!
b1000110000 G
0}!
0|!
1{!
#1400000
0!
0&
b1 ~+
#1405000
1!
1&
b1000110000 ""
b1000101100 -#
b1000101000 1)
1}+
b0 ~+
1o+
b1000101000 -
b1000101100 ,
b1000110000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b1000110100 y
b1000110100 *
1',
1:!
1O&
1:-
b1000110100 ]!
b1000110100 G
1}!
#1410000
0!
0&
b1 ~+
#1415000
1!
1&
b1000110100 ""
b1000110000 -#
b1000101100 1)
0}+
b0 ~+
0o+
b1000101100 -
b1000110000 ,
b1000110100 +
1v
1A"
1*#
0.)
0-)
1,)
b1000111000 y
b1000111000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b1000111000 ]!
b1000111000 G
0}!
1|!
#1420000
0!
0&
b1 ~+
#1425000
1!
1&
b1000111000 ""
b1000110100 -#
b1000110000 1)
1}+
b0 ~+
1o+
b1000110000 -
b1000110100 ,
b1000111000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b1000111100 y
b1000111100 *
1',
1:!
1O&
1:-
b1000111100 ]!
b1000111100 G
1}!
#1430000
0!
0&
b1 ~+
#1435000
1!
1&
b1000111100 ""
b1000111000 -#
b1000110100 1)
0}+
b0 ~+
0o+
b1000110100 -
b1000111000 ,
b1000111100 +
1v
1A"
1*#
0.)
1-)
b1001000000 y
b1001000000 *
0',
0:!
09!
08!
07!
16!
0O&
1N&
0:-
19-
b1001000000 ]!
b1001000000 G
0}!
0|!
0{!
0z!
1y!
#1440000
0!
0&
b1 ~+
#1445000
1!
1&
b1001000000 ""
b1000111100 -#
b1000111000 1)
1}+
b0 ~+
1o+
b1000111000 -
b1000111100 ,
b1001000000 +
0v
0u
0t
0s
1r
0A"
0@"
0?"
0>"
1="
0*#
0)#
0(#
0'#
1&#
1.)
b1001000100 y
b1001000100 *
1',
1:!
1O&
1:-
b1001000100 ]!
b1001000100 G
1}!
#1450000
0!
0&
b1 ~+
#1455000
1!
1&
b1001000100 ""
b1001000000 -#
b1000111100 1)
0}+
b0 ~+
0o+
b1000111100 -
b1001000000 ,
b1001000100 +
1v
1A"
1*#
0.)
0-)
0,)
0+)
1*)
b1001001000 y
b1001001000 *
0',
0:!
19!
0O&
0N&
0M&
0L&
1K&
0:-
09-
08-
07-
16-
b1001001000 ]!
b1001001000 G
0}!
1|!
#1460000
0!
0&
b1 ~+
#1465000
1!
1&
b1001001000 ""
b1001000100 -#
b1001000000 1)
1}+
b0 ~+
1o+
b1001000000 -
b1001000100 ,
b1001001000 +
0v
1u
0A"
1@"
0*#
1)#
1.)
b1001001100 y
b1001001100 *
1',
1:!
1O&
1:-
b1001001100 ]!
b1001001100 G
1}!
#1470000
0!
0&
b1 ~+
#1475000
1!
1&
b1001001100 ""
b1001001000 -#
b1001000100 1)
0}+
b0 ~+
0o+
b1001000100 -
b1001001000 ,
b1001001100 +
1v
1A"
1*#
0.)
1-)
b1001010000 y
b1001010000 *
0',
0:!
09!
18!
0O&
1N&
0:-
19-
b1001010000 ]!
b1001010000 G
0}!
0|!
1{!
#1480000
0!
0&
b1 ~+
#1485000
1!
1&
b1001010000 ""
b1001001100 -#
b1001001000 1)
1}+
b0 ~+
1o+
b1001001000 -
b1001001100 ,
b1001010000 +
0v
0u
1t
0A"
0@"
1?"
0*#
0)#
1(#
1.)
b1001010100 y
b1001010100 *
1',
1:!
1O&
1:-
b1001010100 ]!
b1001010100 G
1}!
#1490000
0!
0&
b1 ~+
#1495000
1!
1&
b1001010100 ""
b1001010000 -#
b1001001100 1)
0}+
b0 ~+
0o+
b1001001100 -
b1001010000 ,
b1001010100 +
1v
1A"
1*#
0.)
0-)
1,)
b1001011000 y
b1001011000 *
0',
0:!
19!
0O&
0N&
1M&
0:-
09-
18-
b1001011000 ]!
b1001011000 G
0}!
1|!
#1500000
0!
0&
b1 ~+
