#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec  9 21:06:32 2025
# Process ID: 6936
# Current directory: D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.runs/design_1_Control_0_0_synth_1
# Command line: vivado.exe -log design_1_Control_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Control_0_0.tcl
# Log file: D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.runs/design_1_Control_0_0_synth_1/design_1_Control_0_0.vds
# Journal file: D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.runs/design_1_Control_0_0_synth_1\vivado.jou
# Running On        :Vasile-Laptop
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26200
# Processor Detail  :AMD Ryzen 7 5800HS with Radeon Graphics        
# CPU Frequency     :3194 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16539 MB
# Swap memory       :5100 MB
# Total Virtual     :21639 MB
# Available Virtual :11641 MB
#-----------------------------------------------------------
source design_1_Control_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 529.801 ; gain = 200.734
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.cache/ip 
Command: synth_design -top design_1_Control_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1491.387 ; gain = 447.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Control_0_0' [d:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.gen/sources_1/bd/design_1/ip/design_1_Control_0_0/synth/design_1_Control_0_0.vhd:78]
INFO: [Synth 8-3491] module 'Control' declared at 'D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:4' bound to instance 'U0' of component 'Control' [d:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.gen/sources_1/bd/design_1/ip/design_1_Control_0_0/synth/design_1_Control_0_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:27]
WARNING: [Synth 8-614] signal 'corrected_w0' is read in the process but is not in the sensitivity list [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:45]
WARNING: [Synth 8-614] signal 'corrected_w1' is read in the process but is not in the sensitivity list [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:45]
WARNING: [Synth 8-614] signal 'corrected_w2' is read in the process but is not in the sensitivity list [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Perceptron' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Perceptron.vhd:22]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Perceptron.vhd:105]
INFO: [Synth 8-638] synthesizing module 'FPU_multiplier' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'FPU_multiplier' (0#1) [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:19]
INFO: [Synth 8-638] synthesizing module 'FPU_adder' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:16]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:65]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:66]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:79]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'FPU_adder' (0#1) [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Perceptron' (0#1) [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Perceptron.vhd:22]
INFO: [Synth 8-638] synthesizing module 'delta_rule_unit' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/delta_rule_unit.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'delta_rule_unit' (0#1) [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/delta_rule_unit.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Control' (0#1) [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_Control_0_0' (0#1) [d:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.gen/sources_1/bd/design_1/ip/design_1_Control_0_0/synth/design_1_Control_0_0.vhd:78]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1612.680 ; gain = 569.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1612.680 ; gain = 569.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1612.680 ; gain = 569.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1612.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1714.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1720.148 ; gain = 5.625
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1720.148 ; gain = 676.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1720.148 ; gain = 676.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1720.148 ; gain = 676.527
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'M_norm_reg' and it is trimmed from '48' to '47' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:120]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FPU_adder'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'Perceptron'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'delta_rule_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_state |                              000 |                              000
             align_state |                              001 |                              001
          addition_state |                              010 |                              010
         normalize_state |                              011 |                              011
            output_state |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FPU_adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                     mul |                            00010 |                              001
                    add1 |                            00100 |                              010
                    add2 |                            01000 |                              011
                 done_st |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'Perceptron'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  rst_st |                              001 |                              001
                    strt |                              010 |                              010
               computing |                              011 |                              011
             signal_stop |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'delta_rule_unit'
WARNING: [Synth 8-327] inferring latch for variable 'corrected_w_reg' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1720.148 ; gain = 676.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 5     
	   2 Input   23 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 30    
	   2 Input    9 Bit       Adders := 20    
	   3 Input    9 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               48 Bit    Registers := 10    
	               47 Bit    Registers := 5     
	               32 Bit    Registers := 15    
	               25 Bit    Registers := 15    
	               23 Bit    Registers := 5     
	               18 Bit    Registers := 5     
	                9 Bit    Registers := 25    
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input   47 Bit        Muxes := 5     
	  16 Input   32 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 40    
	   6 Input   25 Bit        Muxes := 15    
	  16 Input   23 Bit        Muxes := 5     
	  16 Input    9 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 10    
	   6 Input    9 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 61    
	   6 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 5     
	  16 Input    1 Bit        Muxes := 65    
	   2 Input    1 Bit        Muxes := 30    
	   6 Input    1 Bit        Muxes := 50    
	   5 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul1/M_full_reg_reg' and it is trimmed from '48' to '31' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul1/M_full_reg_reg' and it is trimmed from '48' to '17' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul2/M_full_reg_reg' and it is trimmed from '48' to '31' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul2/M_full_reg_reg' and it is trimmed from '48' to '17' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
DSP Report: Generating DSP fpu_mul1/multOp, operation Mode is: A2*B2.
DSP Report: register fpu_mul1/multOp is absorbed into DSP fpu_mul1/multOp.
DSP Report: register fpu_mul1/multOp is absorbed into DSP fpu_mul1/multOp.
DSP Report: operator fpu_mul1/multOp is absorbed into DSP fpu_mul1/multOp.
DSP Report: operator fpu_mul1/multOp is absorbed into DSP fpu_mul1/multOp.
DSP Report: Generating DSP fpu_mul1/M_full_reg_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register fpu_mul1/A_man_reg is absorbed into DSP fpu_mul1/M_full_reg_reg.
DSP Report: register fpu_mul1/multOp is absorbed into DSP fpu_mul1/M_full_reg_reg.
DSP Report: register fpu_mul1/M_full_reg_reg is absorbed into DSP fpu_mul1/M_full_reg_reg.
DSP Report: operator fpu_mul1/multOp is absorbed into DSP fpu_mul1/M_full_reg_reg.
DSP Report: operator fpu_mul1/multOp is absorbed into DSP fpu_mul1/M_full_reg_reg.
DSP Report: Generating DSP fpu_mul2/multOp, operation Mode is: A2*B2.
DSP Report: register fpu_mul2/multOp is absorbed into DSP fpu_mul2/multOp.
DSP Report: register fpu_mul2/multOp is absorbed into DSP fpu_mul2/multOp.
DSP Report: operator fpu_mul2/multOp is absorbed into DSP fpu_mul2/multOp.
DSP Report: operator fpu_mul2/multOp is absorbed into DSP fpu_mul2/multOp.
DSP Report: Generating DSP fpu_mul2/M_full_reg_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register fpu_mul2/A_man_reg is absorbed into DSP fpu_mul2/M_full_reg_reg.
DSP Report: register fpu_mul2/multOp is absorbed into DSP fpu_mul2/M_full_reg_reg.
DSP Report: register fpu_mul2/M_full_reg_reg is absorbed into DSP fpu_mul2/M_full_reg_reg.
DSP Report: operator fpu_mul2/multOp is absorbed into DSP fpu_mul2/M_full_reg_reg.
DSP Report: operator fpu_mul2/multOp is absorbed into DSP fpu_mul2/M_full_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul/M_full_reg_reg' and it is trimmed from '48' to '31' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul/M_full_reg_reg' and it is trimmed from '48' to '17' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
DSP Report: Generating DSP fpu_mul/multOp, operation Mode is: A2*(B:0x1126f)'.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: Generating DSP fpu_mul/M_full_reg_reg, operation Mode is: (PCIN>>17)+A2*(B:0x41)'.
DSP Report: register fpu_mul/A_man_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/M_full_reg_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: Generating DSP fpu_mul/multOp, operation Mode is: A2*(B:0x1126f)'.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: Generating DSP fpu_mul/M_full_reg_reg, operation Mode is: (PCIN>>17)+A2*(B:0x41)'.
DSP Report: register fpu_mul/A_man_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/M_full_reg_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: Generating DSP fpu_mul/multOp, operation Mode is: A2*(B:0x1126f)'.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: Generating DSP fpu_mul/M_full_reg_reg, operation Mode is: (PCIN>>17)+A2*(B:0x41)'.
DSP Report: register fpu_mul/A_man_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/M_full_reg_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1720.148 ; gain = 676.527
---------------------------------------------------------------------------------
 Sort Area is  fpu_mul/multOp_4 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  fpu_mul/multOp_4 : 0 1 : 1378 4867 : Used 1 time 0
 Sort Area is  fpu_mul/multOp_5 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  fpu_mul/multOp_5 : 0 1 : 1378 4867 : Used 1 time 0
 Sort Area is  fpu_mul/multOp_6 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  fpu_mul/multOp_6 : 0 1 : 1378 4867 : Used 1 time 0
 Sort Area is  fpu_mul1/multOp_0 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  fpu_mul1/multOp_0 : 0 1 : 1378 4867 : Used 1 time 0
 Sort Area is  fpu_mul2/multOp_3 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  fpu_mul2/multOp_3 : 0 1 : 1378 4867 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Perceptron     | A2*B2                   | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*B2        | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Perceptron     | A2*B2                   | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*B2        | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FPU_multiplier | A2*(B:0x1126f)'         | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*(B:0x41)' | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FPU_multiplier | A2*(B:0x1126f)'         | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*(B:0x41)' | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FPU_multiplier | A2*(B:0x1126f)'         | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*(B:0x41)' | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+---------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1720.148 ; gain = 676.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1720.148 ; gain = 676.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1759.566 ; gain = 715.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1773.160 ; gain = 729.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1773.160 ; gain = 729.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1773.160 ; gain = 729.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1773.160 ; gain = 729.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1773.160 ; gain = 729.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1773.160 ; gain = 729.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPU_multiplier | (A*B)'             | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FPU_multiplier | (PCIN>>17+(A*B)')' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|FPU_multiplier | A'*B'              | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17+A'*B')'  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FPU_multiplier | A'*B'              | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17+A'*B')'  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Perceptron     | A'*B'              | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17+A'*B')'  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Perceptron     | A'*B'              | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17+A'*B')'  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   143|
|2     |DSP48E1 |    10|
|6     |LUT1    |    13|
|7     |LUT2    |   450|
|8     |LUT3    |   562|
|9     |LUT4    |   936|
|10    |LUT5    |  1027|
|11    |LUT6    |  1441|
|12    |FDCE    |   213|
|13    |FDPE    |     2|
|14    |FDRE    |  1625|
|15    |FDSE    |     4|
|16    |LD      |    32|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1773.160 ; gain = 729.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:15 . Memory (MB): peak = 1773.160 ; gain = 622.070
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1773.160 ; gain = 729.539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1773.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1773.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

Synth Design complete | Checksum: b985a50e
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1773.160 ; gain = 1150.371
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1773.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.runs/design_1_Control_0_0_synth_1/design_1_Control_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_Control_0_0_utilization_synth.rpt -pb design_1_Control_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  9 21:08:14 2025...
