They do tomfoolery with nibbles and lookups as part of their layout tape stage 1 building
which i mean, sure, cool, whatever.  But on an FPGA, 10 comparasions and 10 ORs is cheap.
