

================================================================
== Vivado HLS Report for 'lab1_2'
================================================================
* Date:           Thu Nov 21 13:36:28 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab1_2
* Solution:       solution2
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         4|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      2|      0|    94|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    42|    -|
|Register         |        -|      -|    139|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      2|    139|   136|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      5|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mul_ln5_fu_124_p2   |     *    |      2|  0|  21|          32|           8|
    |add_ln5_fu_97_p2    |     +    |      0|  0|  16|           9|           9|
    |i_fu_113_p2         |     +    |      0|  0|  10|           2|           1|
    |out_r_d0            |     +    |      0|  0|  39|          32|          32|
    |icmp_ln3_fu_107_p2  |   icmp   |      0|  0|   8|           2|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      2|  0|  94|          77|          52|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |i_0_reg_74  |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  42|          8|    3|         10|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |i_0_reg_74          |   2|   0|    2|          0|
    |i_reg_146           |   2|   0|    2|          0|
    |mul_ln5_reg_166     |  32|   0|   32|          0|
    |sext_ln5_2_reg_138  |  32|   0|   32|          0|
    |sext_ln5_reg_133    |  32|   0|   32|          0|
    |x_reg_161           |  32|   0|   32|          0|
    |zext_ln4_reg_151    |   2|   0|   64|         62|
    +--------------------+----+----+-----+-----------+
    |Total               | 139|   0|  201|         62|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    lab1_2    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    lab1_2    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    lab1_2    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    lab1_2    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    lab1_2    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    lab1_2    | return value |
|in_r_address0   | out |    2|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|a               |  in |    8|   ap_none  |       a      |    scalar    |
|b               |  in |    8|   ap_none  |       b      |    scalar    |
|c               |  in |    8|   ap_none  |       c      |    scalar    |
|out_r_address0  | out |    2|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %in_r) nounwind, !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %a) nounwind, !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %b) nounwind, !map !19"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c) nounwind, !map !23"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %out_r) nounwind, !map !27"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @lab1_2_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:1]   --->   Operation 12 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:1]   --->   Operation 13 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:1]   --->   Operation 14 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i8 %a_read to i32" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:5]   --->   Operation 15 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i8 %b_read to i9" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:5]   --->   Operation 16 'sext' 'sext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln3 = sext i8 %c_read to i9" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:3]   --->   Operation 17 'sext' 'sext_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.11ns)   --->   "%add_ln5 = add i9 %sext_ln5_1, %sext_ln3" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:5]   --->   Operation 18 'add' 'add_ln5' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln5_2 = sext i9 %add_ln5 to i32" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:5]   --->   Operation 19 'sext' 'sext_ln5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.66ns)   --->   "br label %1" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:3]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.93ns)   --->   "%icmp_ln3 = icmp eq i2 %i_0, -1" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:3]   --->   Operation 22 'icmp' 'icmp_ln3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:3]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln3, label %3, label %2" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:3]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i2 %i_0 to i64" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:4]   --->   Operation 26 'zext' 'zext_ln4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [3 x i32]* %in_r, i64 0, i64 %zext_ln4" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:4]   --->   Operation 27 'getelementptr' 'in_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.15ns)   --->   "%x = load i32* %in_addr, align 4" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:4]   --->   Operation 28 'load' 'x' <Predicate = (!icmp_ln3)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:8]   --->   Operation 29 'ret' <Predicate = (icmp_ln3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 30 [1/2] (2.15ns)   --->   "%x = load i32* %in_addr, align 4" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:4]   --->   Operation 30 'load' 'x' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 31 [1/1] (8.47ns)   --->   "%mul_ln5 = mul nsw i32 %x, %sext_ln5" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:5]   --->   Operation 31 'mul' 'mul_ln5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.85>
ST_5 : Operation 32 [1/1] (2.70ns)   --->   "%y = add i32 %sext_ln5_2, %mul_ln5" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:5]   --->   Operation 32 'add' 'y' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [3 x i32]* %out_r, i64 0, i64 %zext_ln4" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:6]   --->   Operation 33 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.15ns)   --->   "store i32 %y, i32* %out_addr, align 4" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:6]   --->   Operation 34 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_1/lab1_2.c:3]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
c_read            (read             ) [ 000000]
b_read            (read             ) [ 000000]
a_read            (read             ) [ 000000]
sext_ln5          (sext             ) [ 001111]
sext_ln5_1        (sext             ) [ 000000]
sext_ln3          (sext             ) [ 000000]
add_ln5           (add              ) [ 000000]
sext_ln5_2        (sext             ) [ 001111]
br_ln3            (br               ) [ 011111]
i_0               (phi              ) [ 001000]
icmp_ln3          (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011111]
br_ln3            (br               ) [ 000000]
zext_ln4          (zext             ) [ 000111]
in_addr           (getelementptr    ) [ 000100]
ret_ln8           (ret              ) [ 000000]
x                 (load             ) [ 000010]
mul_ln5           (mul              ) [ 000001]
y                 (add              ) [ 000000]
out_addr          (getelementptr    ) [ 000000]
store_ln6         (store            ) [ 000000]
br_ln3            (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lab1_2_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="c_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="b_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="a_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="in_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="2" slack="0"/>
<pin id="52" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="2" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="out_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="2" slack="3"/>
<pin id="65" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln6_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/5 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_0_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="1"/>
<pin id="76" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_0_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln5_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="sext_ln5_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_1/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sext_ln3_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln5_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln5_2_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_2/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln3_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="2" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln4_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mul_ln5_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="8" slack="3"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="y_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="4"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="sext_ln5_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="3"/>
<pin id="135" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="sext_ln5_2_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="4"/>
<pin id="140" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln5_2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="151" class="1005" name="zext_ln4_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="3"/>
<pin id="153" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="in_addr_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="1"/>
<pin id="158" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="161" class="1005" name="x_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="166" class="1005" name="mul_ln5_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="16" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="42" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="36" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="30" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="89" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="93" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="97" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="78" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="78" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="78" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="132"><net_src comp="128" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="136"><net_src comp="85" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="141"><net_src comp="103" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="149"><net_src comp="113" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="154"><net_src comp="119" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="159"><net_src comp="48" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="164"><net_src comp="55" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="169"><net_src comp="124" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="128" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 }
 - Input state : 
	Port: lab1_2 : in_r | {2 3 }
	Port: lab1_2 : a | {1 }
	Port: lab1_2 : b | {1 }
	Port: lab1_2 : c | {1 }
  - Chain level:
	State 1
		add_ln5 : 1
		sext_ln5_2 : 2
	State 2
		icmp_ln3 : 1
		i : 1
		br_ln3 : 2
		zext_ln4 : 1
		in_addr : 2
		x : 3
	State 3
	State 4
	State 5
		store_ln6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |   add_ln5_fu_97   |    0    |    0    |    15   |
|    add   |      i_fu_113     |    0    |    0    |    10   |
|          |      y_fu_128     |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|    mul   |   mul_ln5_fu_124  |    2    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln3_fu_107  |    0    |    0    |    8    |
|----------|-------------------|---------|---------|---------|
|          | c_read_read_fu_30 |    0    |    0    |    0    |
|   read   | b_read_read_fu_36 |    0    |    0    |    0    |
|          | a_read_read_fu_42 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |   sext_ln5_fu_85  |    0    |    0    |    0    |
|   sext   |  sext_ln5_1_fu_89 |    0    |    0    |    0    |
|          |   sext_ln3_fu_93  |    0    |    0    |    0    |
|          | sext_ln5_2_fu_103 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln4_fu_119  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    2    |    0    |    93   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_0_reg_74    |    2   |
|     i_reg_146    |    2   |
|  in_addr_reg_156 |    2   |
|  mul_ln5_reg_166 |   32   |
|sext_ln5_2_reg_138|   32   |
| sext_ln5_reg_133 |   32   |
|     x_reg_161    |   32   |
| zext_ln4_reg_151 |   64   |
+------------------+--------+
|       Total      |   198  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    4   ||  1.664  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   93   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   198  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   198  |   102  |
+-----------+--------+--------+--------+--------+
