Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/tck999/EEC181A/CameraClean/ --output-directory=/home/tck999/EEC181A/CameraClean/mysystem/ --report-file=bsf:/home/tck999/EEC181A/CameraClean/mysystem.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/tck999/EEC181A/CameraClean/mysystem.qsys
Progress: Loading CameraClean/mysystem.qsys
Progress: Reading input file
Progress: Adding arm_a9_hps [altera_hps 13.1]
Progress: Parameterizing module arm_a9_hps
Progress: Adding pio0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding system_pll_0 [altera_pll 13.1]
Progress: Parameterizing module system_pll_0
Progress: Adding sdram_clk [altera_up_avalon_sys_sdram_pll 13.1]
Progress: Parameterizing module sdram_clk
Progress: Adding sdram_to_hps_data2 [altera_avalon_pio 13.1]
Progress: Parameterizing module sdram_to_hps_data2
Progress: Adding sdram_to_hps_data1 [altera_avalon_pio 13.1]
Progress: Parameterizing module sdram_to_hps_data1
Progress: Adding pio_start [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_start
Progress: Adding hps_vga_data1 [altera_avalon_pio 13.1]
Progress: Parameterizing module hps_vga_data1
Progress: Adding hps_vga_data2 [altera_avalon_pio 13.1]
Progress: Parameterizing module hps_vga_data2
Progress: Adding sdramclock [altera_avalon_pio 13.1]
Progress: Parameterizing module sdramclock
Progress: Adding Sdram_start [altera_avalon_pio 13.1]
Progress: Parameterizing module Sdram_start
Progress: Adding FIFOWe [altera_avalon_pio 13.1]
Progress: Parameterizing module FIFOWe
Progress: Adding binaryscale [altera_avalon_pio 13.1]
Progress: Parameterizing module binaryscale
Progress: Adding greyparamter [altera_avalon_pio 13.1]
Progress: Parameterizing module greyparamter
Progress: Adding vgaclock [altera_avalon_pio 13.1]
Progress: Parameterizing module vgaclock
Progress: Adding vgabinary [altera_avalon_pio 13.1]
Progress: Parameterizing module vgabinary
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.pio0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.system_pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: mysystem.system_pll_0: Able to implement PLL with user settings
Info: mysystem.sdram_to_hps_data2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.sdram_to_hps_data1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.sdramclock: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.binaryscale: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.vgaclock: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/tck999/EEC181A/CameraClean/ --output-directory=/home/tck999/EEC181A/CameraClean/mysystem/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/tck999/EEC181A/CameraClean/mysystem.html --report-file=sopcinfo:/home/tck999/EEC181A/CameraClean/mysystem.sopcinfo --report-file=cmp:/home/tck999/EEC181A/CameraClean/mysystem.cmp --report-file=qip:/home/tck999/EEC181A/CameraClean/mysystem/synthesis/mysystem.qip --report-file=svd --report-file=regmap:/home/tck999/EEC181A/CameraClean/mysystem/synthesis/mysystem.regmap --report-file=debuginfo:/home/tck999/EEC181A/CameraClean/mysystem/synthesis/mysystem.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/tck999/EEC181A/CameraClean/mysystem.qsys --language=VERILOG
Progress: Loading CameraClean/mysystem.qsys
Progress: Reading input file
Progress: Adding arm_a9_hps [altera_hps 13.1]
Progress: Parameterizing module arm_a9_hps
Progress: Adding pio0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding system_pll_0 [altera_pll 13.1]
Progress: Parameterizing module system_pll_0
Progress: Adding sdram_clk [altera_up_avalon_sys_sdram_pll 13.1]
Progress: Parameterizing module sdram_clk
Progress: Adding sdram_to_hps_data2 [altera_avalon_pio 13.1]
Progress: Parameterizing module sdram_to_hps_data2
Progress: Adding sdram_to_hps_data1 [altera_avalon_pio 13.1]
Progress: Parameterizing module sdram_to_hps_data1
Progress: Adding pio_start [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_start
Progress: Adding hps_vga_data1 [altera_avalon_pio 13.1]
Progress: Parameterizing module hps_vga_data1
Progress: Adding hps_vga_data2 [altera_avalon_pio 13.1]
Progress: Parameterizing module hps_vga_data2
Progress: Adding sdramclock [altera_avalon_pio 13.1]
Progress: Parameterizing module sdramclock
Progress: Adding Sdram_start [altera_avalon_pio 13.1]
Progress: Parameterizing module Sdram_start
Progress: Adding FIFOWe [altera_avalon_pio 13.1]
Progress: Parameterizing module FIFOWe
Progress: Adding binaryscale [altera_avalon_pio 13.1]
Progress: Parameterizing module binaryscale
Progress: Adding greyparamter [altera_avalon_pio 13.1]
Progress: Parameterizing module greyparamter
Progress: Adding vgaclock [altera_avalon_pio 13.1]
Progress: Parameterizing module vgaclock
Progress: Adding vgabinary [altera_avalon_pio 13.1]
Progress: Parameterizing module vgabinary
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.pio0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.system_pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: mysystem.system_pll_0: Able to implement PLL with user settings
Info: mysystem.sdram_to_hps_data2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.sdram_to_hps_data1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.sdramclock: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.binaryscale: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem.vgaclock: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem: Generating mysystem "mysystem" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 18 modules, 64 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 5 connections
Info: merlin_translator_transform: After transform: 4 modules, 9 connections
Info: merlin_domain_transform: After transform: 9 modules, 38 connections
Info: merlin_router_transform: After transform: 12 modules, 48 connections
Info: merlin_burst_transform: After transform: 13 modules, 52 connections
Info: merlin_network_to_switch_transform: After transform: 18 modules, 63 connections
Info: merlin_width_transform: After transform: 20 modules, 71 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 92 connections
Info: merlin_hierarchy_transform: After transform: 19 modules, 69 connections
Info: merlin_initial_interconnect_transform: After transform: 16 modules, 57 connections
Info: merlin_translator_transform: After transform: 30 modules, 113 connections
Info: merlin_domain_transform: After transform: 74 modules, 376 connections
Info: merlin_router_transform: After transform: 90 modules, 438 connections
Info: merlin_traffic_limiter_transform: After transform: 92 modules, 446 connections
Info: merlin_burst_transform: After transform: 106 modules, 502 connections
Info: merlin_network_to_switch_transform: After transform: 137 modules, 604 connections
Info: limiter_update_transform: After transform: 137 modules, 606 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 140 modules, 744 connections
Info: merlin_hierarchy_transform: After transform: 20 modules, 74 connections
Info: merlin_mm_transform: After transform: 20 modules, 74 connections
Warning: arm_a9_hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: arm_a9_hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: arm_a9_hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: arm_a9_hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 22 modules, 76 connections
Info: reset_adaptation_transform: After transform: 25 modules, 81 connections
Info: arm_a9_hps: "Doing Pretransform for module: arm_a9_hps"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: arm_a9_hps: "mysystem" instantiated altera_hps "arm_a9_hps"
Info: pio0: Starting RTL generation for module 'mysystem_pio0'
Info: pio0:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio0 --dir=/tmp/alt6506_122127018886921664.dir/0242_pio0_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6506_122127018886921664.dir/0242_pio0_gen//mysystem_pio0_component_configuration.pl  --do_build_sim=0  ]
Info: pio0: Done RTL generation for module 'mysystem_pio0'
Info: pio0: "mysystem" instantiated altera_avalon_pio "pio0"
Info: jtag_uart: Starting RTL generation for module 'mysystem_jtag_uart'
Info: jtag_uart:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_jtag_uart --dir=/tmp/alt6506_122127018886921664.dir/0243_jtag_uart_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6506_122127018886921664.dir/0243_jtag_uart_gen//mysystem_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'mysystem_jtag_uart'
Info: jtag_uart: "mysystem" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: Onchip_SRAM: Starting RTL generation for module 'mysystem_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_Onchip_SRAM --dir=/tmp/alt6506_122127018886921664.dir/0244_Onchip_SRAM_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6506_122127018886921664.dir/0244_Onchip_SRAM_gen//mysystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'mysystem_Onchip_SRAM'
Info: Onchip_SRAM: "mysystem" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: system_pll_0: "mysystem" instantiated altera_pll "system_pll_0"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 1 connections
Info: No custom instruction connections, skipping transform 
Info: sdram_clk: "mysystem" instantiated altera_up_avalon_sys_sdram_pll "sdram_clk"
Info: sdram_to_hps_data2: Starting RTL generation for module 'mysystem_sdram_to_hps_data2'
Info: sdram_to_hps_data2:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_sdram_to_hps_data2 --dir=/tmp/alt6506_122127018886921664.dir/0246_sdram_to_hps_data2_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6506_122127018886921664.dir/0246_sdram_to_hps_data2_gen//mysystem_sdram_to_hps_data2_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_to_hps_data2: Done RTL generation for module 'mysystem_sdram_to_hps_data2'
Info: sdram_to_hps_data2: "mysystem" instantiated altera_avalon_pio "sdram_to_hps_data2"
Info: pio_start: Starting RTL generation for module 'mysystem_pio_start'
Info: pio_start:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_start --dir=/tmp/alt6506_122127018886921664.dir/0247_pio_start_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6506_122127018886921664.dir/0247_pio_start_gen//mysystem_pio_start_component_configuration.pl  --do_build_sim=0  ]
Info: pio_start: Done RTL generation for module 'mysystem_pio_start'
Info: pio_start: "mysystem" instantiated altera_avalon_pio "pio_start"
Info: hps_vga_data1: Starting RTL generation for module 'mysystem_hps_vga_data1'
Info: hps_vga_data1:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_hps_vga_data1 --dir=/tmp/alt6506_122127018886921664.dir/0248_hps_vga_data1_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6506_122127018886921664.dir/0248_hps_vga_data1_gen//mysystem_hps_vga_data1_component_configuration.pl  --do_build_sim=0  ]
Info: hps_vga_data1: Done RTL generation for module 'mysystem_hps_vga_data1'
Info: hps_vga_data1: "mysystem" instantiated altera_avalon_pio "hps_vga_data1"
Info: binaryscale: Starting RTL generation for module 'mysystem_binaryscale'
Info: binaryscale:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_binaryscale --dir=/tmp/alt6506_122127018886921664.dir/0249_binaryscale_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6506_122127018886921664.dir/0249_binaryscale_gen//mysystem_binaryscale_component_configuration.pl  --do_build_sim=0  ]
Info: binaryscale: Done RTL generation for module 'mysystem_binaryscale'
Info: binaryscale: "mysystem" instantiated altera_avalon_pio "binaryscale"
Info: greyparamter: Starting RTL generation for module 'mysystem_greyparamter'
Info: greyparamter:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_greyparamter --dir=/tmp/alt6506_122127018886921664.dir/0250_greyparamter_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6506_122127018886921664.dir/0250_greyparamter_gen//mysystem_greyparamter_component_configuration.pl  --do_build_sim=0  ]
Info: greyparamter: Done RTL generation for module 'mysystem_greyparamter'
Info: greyparamter: "mysystem" instantiated altera_avalon_pio "greyparamter"
Info: vgaclock: Starting RTL generation for module 'mysystem_vgaclock'
Info: vgaclock:   Generation command is [exec /software/altera/quartus-13.1/quartus/linux/perl/bin/perl -I /software/altera/quartus-13.1/quartus/linux/perl/lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/europa -I /software/altera/quartus-13.1/quartus/sopc_builder/bin/perl_lib -I /software/altera/quartus-13.1/quartus/sopc_builder/bin -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/common -I /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/altera/quartus-13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_vgaclock --dir=/tmp/alt6506_122127018886921664.dir/0251_vgaclock_gen/ --quartus_dir=/software/altera/quartus-13.1/quartus --verilog --config=/tmp/alt6506_122127018886921664.dir/0251_vgaclock_gen//mysystem_vgaclock_component_configuration.pl  --do_build_sim=0  ]
Info: vgaclock: Done RTL generation for module 'mysystem_vgaclock'
Info: vgaclock: "mysystem" instantiated altera_avalon_pio "vgaclock"
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 57 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 57 connections
Info: mm_interconnect_0: "mysystem" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 124 modules, 438 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 124 modules, 438 connections
Info: mm_interconnect_1: "mysystem" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "mysystem" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "mysystem" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "mysystem" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "arm_a9_hps" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "arm_a9_hps" instantiated altera_hps_io "hps_io"
Info: sys_pll: "sdram_clk" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sdram_clk" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Onchip_SRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Onchip_SRAM_s1_translator"
Info: arm_a9_hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "arm_a9_hps_h2f_axi_master_agent"
Info: Onchip_SRAM_s1_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Onchip_SRAM_s1_translator_avalon_universal_slave_0_agent"
Info: Onchip_SRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Onchip_SRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file /home/tck999/EEC181A/CameraClean/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/tck999/EEC181A/CameraClean/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file /home/tck999/EEC181A/CameraClean/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/tck999/EEC181A/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file /home/tck999/EEC181A/CameraClean/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file /home/tck999/EEC181A/CameraClean/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/tck999/EEC181A/CameraClean/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: mysystem: Done "mysystem" with 42 modules, 92 files, 2672487 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
