// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\final_heart_sym2_level2_fixed_hdl\alpha1st_Level_Recon.v
// Created: 2024-04-20 10:19:54
// 
// Generated by MATLAB 9.10 and HDL Coder 3.18
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: alpha1st_Level_Recon
// Source Path: final_heart_sym2_level2_fixed_hdl/DWT_sym2_2_Level/1st_Level_Recon
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module alpha1st_Level_Recon
          (clk,
           reset,
           enb,
           In_HiD,
           In_LoD,
           Out);


  input   clk;
  input   reset;
  input   enb;
  input   signed [15:0] In_HiD;  // sfix16_En28
  input   [15:0] In_LoD;  // ufix16_En24
  output  [15:0] Out;  // ufix16_En24


  wire [15:0] kconst;  // ufix16_En16
  reg [15:0] kconst_1;  // ufix16_En16
  wire signed [15:0] HiR_Even_out1;  // sfix16_En28
  wire [15:0] LoR_Even_out1;  // ufix16_En25
  reg [15:0] delayMatch_reg [0:6];  // ufix16 [7]
  wire [15:0] delayMatch_reg_next [0:6];  // ufix16_En25 [7]
  wire [15:0] LoR_Even_out1_1;  // ufix16_En25
  wire signed [15:0] Add_add_cast;  // sfix16_En24
  wire signed [15:0] Add_add_cast_1;  // sfix16_En24
  wire signed [15:0] Add_add_temp;  // sfix16_En24
  wire [15:0] Add_out1;  // ufix16_En25
  wire signed [15:0] HiR_Odd_out1;  // sfix16_En29
  wire [15:0] LoR_Odd_out1;  // ufix16_En25
  reg [15:0] delayMatch1_reg [0:6];  // ufix16 [7]
  wire [15:0] delayMatch1_reg_next [0:6];  // ufix16_En25 [7]
  wire [15:0] LoR_Odd_out1_1;  // ufix16_En25
  wire signed [15:0] Add1_add_cast;  // sfix16_En24
  wire signed [15:0] Add1_add_cast_1;  // sfix16_En24
  wire signed [15:0] Add1_add_temp;  // sfix16_En24
  wire [15:0] Add1_out1;  // ufix16_En25
  reg [15:0] Delay2_out1;  // ufix16_En25
  wire [15:0] Add2_add_cast;  // ufix16_En24
  wire [15:0] Add2_add_cast_1;  // ufix16_En24
  wire [15:0] Add2_out1;  // ufix16_En24
  reg [15:0] Add2_out1_1;  // ufix16_En24
  wire [31:0] Gain_mul_temp;  // ufix32_En40
  wire [15:0] Gain_out1;  // ufix16_En24
  reg [15:0] Gain_out1_1;  // ufix16_En24


  assign kconst = 16'b1101011000100110;



  always @(posedge clk)
    begin : HwModeRegister_process
      if (reset == 1'b1) begin
        kconst_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          kconst_1 <= kconst;
        end
      end
    end



  HiR_Even u_HiR_Even (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .In_HiR_e(In_HiD),  // sfix16_En28
                       .Out_HiR_e(HiR_Even_out1)  // sfix16_En28
                       );
  LoR_Even u_LoR_Even (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .In_LoR_e(In_LoD),  // ufix16_En24
                       .Out_LoR_e(LoR_Even_out1)  // ufix16_En25
                       );
  always @(posedge clk)
    begin : delayMatch_process
      if (reset == 1'b1) begin
        delayMatch_reg[0] <= 16'b0000000000000000;
        delayMatch_reg[1] <= 16'b0000000000000000;
        delayMatch_reg[2] <= 16'b0000000000000000;
        delayMatch_reg[3] <= 16'b0000000000000000;
        delayMatch_reg[4] <= 16'b0000000000000000;
        delayMatch_reg[5] <= 16'b0000000000000000;
        delayMatch_reg[6] <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          delayMatch_reg[0] <= delayMatch_reg_next[0];
          delayMatch_reg[1] <= delayMatch_reg_next[1];
          delayMatch_reg[2] <= delayMatch_reg_next[2];
          delayMatch_reg[3] <= delayMatch_reg_next[3];
          delayMatch_reg[4] <= delayMatch_reg_next[4];
          delayMatch_reg[5] <= delayMatch_reg_next[5];
          delayMatch_reg[6] <= delayMatch_reg_next[6];
        end
      end
    end

  assign LoR_Even_out1_1 = delayMatch_reg[6];
  assign delayMatch_reg_next[0] = LoR_Even_out1;
  assign delayMatch_reg_next[1] = delayMatch_reg[0];
  assign delayMatch_reg_next[2] = delayMatch_reg[1];
  assign delayMatch_reg_next[3] = delayMatch_reg[2];
  assign delayMatch_reg_next[4] = delayMatch_reg[3];
  assign delayMatch_reg_next[5] = delayMatch_reg[4];
  assign delayMatch_reg_next[6] = delayMatch_reg[5];



  assign Add_add_cast = {{4{HiR_Even_out1[15]}}, HiR_Even_out1[15:4]};
  assign Add_add_cast_1 = {1'b0, LoR_Even_out1_1[15:1]};
  assign Add_add_temp = Add_add_cast + Add_add_cast_1;
  assign Add_out1 = {Add_add_temp[14:0], 1'b0};


  HiR_Odd u_HiR_Odd (.clk(clk),
                     .reset(reset),
                     .enb(enb),
                     .In_HiR_o(In_HiD),  // sfix16_En28
                     .Out_HiR_o(HiR_Odd_out1)  // sfix16_En29
                     );
  LoR_Odd u_LoR_Odd (.clk(clk),
                     .reset(reset),
                     .enb(enb),
                     .In_LoR_o(In_LoD),  // ufix16_En24
                     .Out_HiR_o(LoR_Odd_out1)  // ufix16_En25
                     );
  always @(posedge clk)
    begin : delayMatch1_process
      if (reset == 1'b1) begin
        delayMatch1_reg[0] <= 16'b0000000000000000;
        delayMatch1_reg[1] <= 16'b0000000000000000;
        delayMatch1_reg[2] <= 16'b0000000000000000;
        delayMatch1_reg[3] <= 16'b0000000000000000;
        delayMatch1_reg[4] <= 16'b0000000000000000;
        delayMatch1_reg[5] <= 16'b0000000000000000;
        delayMatch1_reg[6] <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          delayMatch1_reg[0] <= delayMatch1_reg_next[0];
          delayMatch1_reg[1] <= delayMatch1_reg_next[1];
          delayMatch1_reg[2] <= delayMatch1_reg_next[2];
          delayMatch1_reg[3] <= delayMatch1_reg_next[3];
          delayMatch1_reg[4] <= delayMatch1_reg_next[4];
          delayMatch1_reg[5] <= delayMatch1_reg_next[5];
          delayMatch1_reg[6] <= delayMatch1_reg_next[6];
        end
      end
    end

  assign LoR_Odd_out1_1 = delayMatch1_reg[6];
  assign delayMatch1_reg_next[0] = LoR_Odd_out1;
  assign delayMatch1_reg_next[1] = delayMatch1_reg[0];
  assign delayMatch1_reg_next[2] = delayMatch1_reg[1];
  assign delayMatch1_reg_next[3] = delayMatch1_reg[2];
  assign delayMatch1_reg_next[4] = delayMatch1_reg[3];
  assign delayMatch1_reg_next[5] = delayMatch1_reg[4];
  assign delayMatch1_reg_next[6] = delayMatch1_reg[5];



  assign Add1_add_cast = {{5{HiR_Odd_out1[15]}}, HiR_Odd_out1[15:5]};
  assign Add1_add_cast_1 = {1'b0, LoR_Odd_out1_1[15:1]};
  assign Add1_add_temp = Add1_add_cast + Add1_add_cast_1;
  assign Add1_out1 = {Add1_add_temp[14:0], 1'b0};


  always @(posedge clk)
    begin : Delay2_process
      if (reset == 1'b1) begin
        Delay2_out1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          Delay2_out1 <= Add1_out1;
        end
      end
    end


  assign Add2_add_cast = {1'b0, Add_out1[15:1]};
  assign Add2_add_cast_1 = {1'b0, Delay2_out1[15:1]};
  assign Add2_out1 = Add2_add_cast + Add2_add_cast_1;


  always @(posedge clk)
    begin : HwModeRegister1_process
      if (reset == 1'b1) begin
        Add2_out1_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          Add2_out1_1 <= Add2_out1;
        end
      end
    end



  assign Gain_mul_temp = kconst_1 * Add2_out1_1;
  assign Gain_out1 = Gain_mul_temp[31:16];


  always @(posedge clk)
    begin : PipelineRegister_process
      if (reset == 1'b1) begin
        Gain_out1_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          Gain_out1_1 <= Gain_out1;
        end
      end
    end


  assign Out = Gain_out1_1;

endmodule  // alpha1st_Level_Recon

