// Seed: 777732997
module module_0 (
    output tri1 id_0,
    input supply0 id_1
);
  tri1 id_3 = id_3 - id_3;
  for (id_4 = (id_3) - id_4; 1; id_0 = id_1 && id_3) begin : id_5
    wire id_6;
    wire id_7;
  end
  wor id_8, id_9;
  assign id_9 = id_1;
  id_10(
      .id_0(id_8), .id_1(1), .id_2(1), .id_3(1'h0), .id_4(1), .id_5(1 && 1'b0)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output wor id_2,
    input supply1 id_3,
    output wire id_4,
    input wor id_5,
    output supply1 id_6,
    input wand id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    input wand id_11,
    input tri id_12,
    output tri0 id_13,
    input tri1 id_14,
    output wor id_15,
    input tri id_16
);
  assign id_2 = id_0 || 1;
  nor (id_10, id_3, id_9, id_0, id_12, id_7);
  module_0(
      id_6, id_11
  );
endmodule
