- ğŸ‘‹ Hi, Iâ€™m @moinshk
- ğŸ‘€ Iâ€™m interested in desiging RTL, verifying IP/SoC/CPU, writing C/C++ based CPU simulators and much more
- ğŸŒ± Following are my skill-sets :- C/C++, Verilog, SystemVerilog, UVM, RISCV Assembly, Computer Architecture, Python......
- ğŸ’ï¸ Iâ€™m looking to collaborate with VLSI enthusiasts with similar interests
- ğŸ“« Want to reach me ...? Mail me at moin8shaikh@gmail.com

<!---
moinshk/moinshk is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
