#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Sep 11 09:22:17 2018
# Process ID: 17608
# Current directory: E:/Desktop/ElevatorControlSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22312 E:\Desktop\ElevatorControlSystem\ElevatorControlSystem.xpr
# Log file: E:/Desktop/ElevatorControlSystem/vivado.log
# Journal file: E:/Desktop/ElevatorControlSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 805.668 ; gain = 91.633
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 2
[Tue Sep 11 09:23:38 2018] Launched impl_1...
Run output will be captured here: E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep 11 09:27:32 2018] Launched impl_1...
Run output will be captured here: E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 866.445 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274533616A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1449.047 ; gain = 582.625
set_property PROGRAM.FILE {E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.runs/impl_1/elevator.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.runs/impl_1/elevator.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
set_property top run_co_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'run_co_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj run_co_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot run_co_tb_behav xil_defaultlib.run_co_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port runState [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v:21]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port runLeftTime [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v:22]
ERROR: [VRFC 10-529] concurrent assignment to a non-net floor is not permitted [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v:20]
ERROR: [VRFC 10-29] run expects 17 arguments [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1524.090 ; gain = 9.988
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 11 09:34:35 2018...
