From a2f7e58ff502e4e88d3db12236e97726add5f7dc Mon Sep 17 00:00:00 2001
From: Hariharan K <quic_harihk@quicinc.com>
Date: Wed, 1 Nov 2023 13:48:48 +0530
Subject: [PATCH] pci: dwc: qti: Replace banned words

Change-Id: Ia80f9f24b0c414afbd4f323f4a18321c5a9f3162
Signed-off-by: Hariharan K <quic_harihk@quicinc.com>
---
 drivers/pci/controller/dwc/pcie-qcom.c | 20 ++++++++++----------
 1 file changed, 10 insertions(+), 10 deletions(-)

diff --git a/drivers/pci/controller/dwc/pcie-qcom.c b/drivers/pci/controller/dwc/pcie-qcom.c
index 4da3b94edf22..521b6c9e9be0 100644
--- a/drivers/pci/controller/dwc/pcie-qcom.c
+++ b/drivers/pci/controller/dwc/pcie-qcom.c
@@ -1443,7 +1443,7 @@ static int qcom_pcie_post_init_2_9_0(struct qcom_pcie *pcie)
 	return 0;
 }
 
-static int qcom_pcie_get_resources_1_27_0(struct qcom_pcie *pcie)
+static int qti_pcie_get_resources_1_27_0(struct qcom_pcie *pcie)
 {
 	struct qcom_pcie_resources_1_27_0 *res = &pcie->res.v1_27_0;
 	struct dw_pcie *pci = pcie->pci;
@@ -1460,14 +1460,14 @@ static int qcom_pcie_get_resources_1_27_0(struct qcom_pcie *pcie)
 	return 0;
 }
 
-static void qcom_pcie_deinit_1_27_0(struct qcom_pcie *pcie)
+static void qti_pcie_deinit_1_27_0(struct qcom_pcie *pcie)
 {
 	struct qcom_pcie_resources_1_27_0 *res = &pcie->res.v1_27_0;
 
 	clk_bulk_disable_unprepare(res->num_clks, res->clks);
 }
 
-static int qcom_pcie_init_1_27_0(struct qcom_pcie *pcie)
+static int qti_pcie_init_1_27_0(struct qcom_pcie *pcie)
 {
 	struct qcom_pcie_resources_1_27_0 *res = &pcie->res.v1_27_0;
 	struct device *dev = pcie->pci->dev;
@@ -1496,7 +1496,7 @@ static int qcom_pcie_init_1_27_0(struct qcom_pcie *pcie)
 	return clk_bulk_prepare_enable(res->num_clks, res->clks);
 }
 
-static int qcom_pcie_post_init_1_27_0(struct qcom_pcie *pcie)
+static int qti_pcie_post_init_1_27_0(struct qcom_pcie *pcie)
 {
 	struct dw_pcie *pci = pcie->pci;
 	u16 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP);
@@ -1863,10 +1863,10 @@ static const struct qcom_pcie_ops ops_2_9_0 = {
 
 /* Qcom IP rev.: 1.27.0 Synopsys IP rev.: 5.80a */
 static const struct qcom_pcie_ops ops_1_27_0 = {
-	.get_resources = qcom_pcie_get_resources_1_27_0,
-	.init = qcom_pcie_init_1_27_0,
-	.post_init = qcom_pcie_post_init_1_27_0,
-	.deinit = qcom_pcie_deinit_1_27_0,
+	.get_resources = qti_pcie_get_resources_1_27_0,
+	.init = qti_pcie_init_1_27_0,
+	.post_init = qti_pcie_post_init_1_27_0,
+	.deinit = qti_pcie_deinit_1_27_0,
 	.ltssm_enable = qcom_pcie_2_3_2_ltssm_enable,
 };
 
@@ -2033,13 +2033,13 @@ static const struct of_device_id qcom_pcie_match[] = {
 	{ .compatible = "qcom,pcie-apq8064", .data = &cfg_2_1_0 },
 	{ .compatible = "qcom,pcie-apq8084", .data = &cfg_1_0_0 },
 	{ .compatible = "qcom,pcie-ipq4019", .data = &cfg_2_4_0 },
-	{ .compatible = "qcom,pcie-ipq5332", .data = &cfg_1_27_0 },
+	{ .compatible = "qti,pcie-ipq5332", .data = &cfg_1_27_0 },
 	{ .compatible = "qcom,pcie-devsoc", .data = &cfg_1_27_0 },
 	{ .compatible = "qcom,pcie-ipq6018", .data = &cfg_2_9_0 },
 	{ .compatible = "qcom,pcie-ipq8064", .data = &cfg_2_1_0 },
 	{ .compatible = "qcom,pcie-ipq8064-v2", .data = &cfg_2_1_0 },
 	{ .compatible = "qcom,pcie-ipq8074", .data = &cfg_2_3_3 },
-	{ .compatible = "qcom,pcie-ipq9574", .data = &cfg_1_27_0 },
+	{ .compatible = "qti,pcie-ipq9574", .data = &cfg_1_27_0 },
 	{ .compatible = "qcom,pcie-msm8996", .data = &cfg_2_3_2 },
 	{ .compatible = "qcom,pcie-qcs404", .data = &cfg_2_4_0 },
 	{ .compatible = "qcom,pcie-sa8540p", .data = &cfg_1_9_0 },
-- 
2.34.1

