
.\files\threadx.out:	file format elf32-littlearm

Disassembly of section .vectors:

00000000 <_vectors>:
       0: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x20 <reset_addr>
       4: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x24 <undefined_addr>
       8: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x28 <svc_addr>
       c: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x2c <prefetch_abort_addr>
      10: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x30 <data_abort_addr>
      14: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x34 <reserved_addr>
      18: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x38 <irq_addr>
      1c: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x3c <fiq_addr>

00000020 <reset_addr>:
      20: 94 72 0b 70  	.word	0x700b7294

00000024 <undefined_addr>:
      24: c1 65 0b 70  	.word	0x700b65c1

00000028 <svc_addr>:
      28: 00 69 0b 70  	.word	0x700b6900

0000002c <prefetch_abort_addr>:
      2c: 01 66 0b 70  	.word	0x700b6601

00000030 <data_abort_addr>:
      30: 00 67 0b 70  	.word	0x700b6700

00000034 <reserved_addr>:
      34: 81 65 0b 70  	.word	0x700b6581

00000038 <irq_addr>:
      38: 00 68 0b 70  	.word	0x700b6800

0000003c <fiq_addr>:
      3c: 11 64 0b 70  	.word	0x700b6411

Disassembly of section .text.hwi:

700b5d00 <HwiP_enableInt>:
700b5d00: b580         	push	{r7, lr}
700b5d02: b084         	sub	sp, #0x10
700b5d04: 9003         	str	r0, [sp, #0xc]
700b5d06: f7ff ff63    	bl	0x700b5bd0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x13a
700b5d0a: f648 2088    	movw	r0, #0x8a88
700b5d0e: f2c7 000b    	movt	r0, #0x700b
700b5d12: 6801         	ldr	r1, [r0]
700b5d14: 9803         	ldr	r0, [sp, #0xc]
700b5d16: f400 70f0    	and	r0, r0, #0x1e0
700b5d1a: 4408         	add	r0, r1
700b5d1c: f500 6081    	add.w	r0, r0, #0x408
700b5d20: 9002         	str	r0, [sp, #0x8]
700b5d22: 9803         	ldr	r0, [sp, #0xc]
700b5d24: f000 001f    	and	r0, r0, #0x1f
700b5d28: 9001         	str	r0, [sp, #0x4]
700b5d2a: 9901         	ldr	r1, [sp, #0x4]
700b5d2c: 2001         	movs	r0, #0x1
700b5d2e: 4088         	lsls	r0, r1
700b5d30: 9902         	ldr	r1, [sp, #0x8]
700b5d32: 6008         	str	r0, [r1]
700b5d34: b004         	add	sp, #0x10
700b5d36: bd80         	pop	{r7, pc}
700b5d38: bf00         	nop
700b5d3a: bf00         	nop
700b5d3c: bf00         	nop
700b5d3e: bf00         	nop

700b5d40 <HwiP_disableInt>:
700b5d40: b580         	push	{r7, lr}
700b5d42: b084         	sub	sp, #0x10
700b5d44: 9003         	str	r0, [sp, #0xc]
700b5d46: 2000         	movs	r0, #0x0
700b5d48: 9000         	str	r0, [sp]
700b5d4a: f648 2088    	movw	r0, #0x8a88
700b5d4e: f2c7 000b    	movt	r0, #0x700b
700b5d52: 6801         	ldr	r1, [r0]
700b5d54: 9803         	ldr	r0, [sp, #0xc]
700b5d56: f400 70f0    	and	r0, r0, #0x1e0
700b5d5a: 4408         	add	r0, r1
700b5d5c: f200 400c    	addw	r0, r0, #0x40c
700b5d60: 9002         	str	r0, [sp, #0x8]
700b5d62: 9803         	ldr	r0, [sp, #0xc]
700b5d64: f000 001f    	and	r0, r0, #0x1f
700b5d68: 9001         	str	r0, [sp, #0x4]
700b5d6a: 9802         	ldr	r0, [sp, #0x8]
700b5d6c: 6800         	ldr	r0, [r0]
700b5d6e: 9901         	ldr	r1, [sp, #0x4]
700b5d70: 40c8         	lsrs	r0, r1
700b5d72: 07c0         	lsls	r0, r0, #0x1f
700b5d74: b118         	cbz	r0, 0x700b5d7e <HwiP_disableInt+0x3e> @ imm = #0x6
700b5d76: e7ff         	b	0x700b5d78 <HwiP_disableInt+0x38> @ imm = #-0x2
700b5d78: 2001         	movs	r0, #0x1
700b5d7a: 9000         	str	r0, [sp]
700b5d7c: e7ff         	b	0x700b5d7e <HwiP_disableInt+0x3e> @ imm = #-0x2
700b5d7e: 9901         	ldr	r1, [sp, #0x4]
700b5d80: 2001         	movs	r0, #0x1
700b5d82: 4088         	lsls	r0, r1
700b5d84: 9902         	ldr	r1, [sp, #0x8]
700b5d86: 6008         	str	r0, [r1]
700b5d88: f7ff ff22    	bl	0x700b5bd0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x1bc
700b5d8c: 9800         	ldr	r0, [sp]
700b5d8e: b004         	add	sp, #0x10
700b5d90: bd80         	pop	{r7, pc}
700b5d92: bf00         	nop
700b5d94: bf00         	nop
700b5d96: bf00         	nop
700b5d98: bf00         	nop
700b5d9a: bf00         	nop
700b5d9c: bf00         	nop
700b5d9e: bf00         	nop

700b5da0 <HwiP_restoreInt>:
700b5da0: b580         	push	{r7, lr}
700b5da2: b082         	sub	sp, #0x8
700b5da4: 9001         	str	r0, [sp, #0x4]
700b5da6: 9100         	str	r1, [sp]
700b5da8: 9800         	ldr	r0, [sp]
700b5daa: b120         	cbz	r0, 0x700b5db6 <HwiP_restoreInt+0x16> @ imm = #0x8
700b5dac: e7ff         	b	0x700b5dae <HwiP_restoreInt+0xe> @ imm = #-0x2
700b5dae: 9801         	ldr	r0, [sp, #0x4]
700b5db0: f7ff ffa6    	bl	0x700b5d00 <HwiP_enableInt> @ imm = #-0xb4
700b5db4: e003         	b	0x700b5dbe <HwiP_restoreInt+0x1e> @ imm = #0x6
700b5db6: 9801         	ldr	r0, [sp, #0x4]
700b5db8: f7ff ffc2    	bl	0x700b5d40 <HwiP_disableInt> @ imm = #-0x7c
700b5dbc: e7ff         	b	0x700b5dbe <HwiP_restoreInt+0x1e> @ imm = #-0x2
700b5dbe: b002         	add	sp, #0x8
700b5dc0: bd80         	pop	{r7, pc}
700b5dc2: bf00         	nop
700b5dc4: bf00         	nop
700b5dc6: bf00         	nop
700b5dc8: bf00         	nop
700b5dca: bf00         	nop
700b5dcc: bf00         	nop
700b5dce: bf00         	nop

700b5dd0 <HwiP_clearInt>:
700b5dd0: b083         	sub	sp, #0xc
700b5dd2: 9002         	str	r0, [sp, #0x8]
700b5dd4: f648 2088    	movw	r0, #0x8a88
700b5dd8: f2c7 000b    	movt	r0, #0x700b
700b5ddc: 6801         	ldr	r1, [r0]
700b5dde: 9802         	ldr	r0, [sp, #0x8]
700b5de0: f400 70f0    	and	r0, r0, #0x1e0
700b5de4: 4408         	add	r0, r1
700b5de6: f200 4004    	addw	r0, r0, #0x404
700b5dea: 9001         	str	r0, [sp, #0x4]
700b5dec: 9802         	ldr	r0, [sp, #0x8]
700b5dee: f000 001f    	and	r0, r0, #0x1f
700b5df2: 9000         	str	r0, [sp]
700b5df4: 9900         	ldr	r1, [sp]
700b5df6: 2001         	movs	r0, #0x1
700b5df8: 4088         	lsls	r0, r1
700b5dfa: 9901         	ldr	r1, [sp, #0x4]
700b5dfc: 6008         	str	r0, [r1]
700b5dfe: b003         	add	sp, #0xc
700b5e00: 4770         	bx	lr
700b5e02: bf00         	nop
700b5e04: bf00         	nop
700b5e06: bf00         	nop
700b5e08: bf00         	nop
700b5e0a: bf00         	nop
700b5e0c: bf00         	nop
700b5e0e: bf00         	nop

700b5e10 <HwiP_post>:
700b5e10: b580         	push	{r7, lr}
700b5e12: b084         	sub	sp, #0x10
700b5e14: 9003         	str	r0, [sp, #0xc]
700b5e16: f648 2088    	movw	r0, #0x8a88
700b5e1a: f2c7 000b    	movt	r0, #0x700b
700b5e1e: 6801         	ldr	r1, [r0]
700b5e20: 9803         	ldr	r0, [sp, #0xc]
700b5e22: f400 70f0    	and	r0, r0, #0x1e0
700b5e26: 4408         	add	r0, r1
700b5e28: f500 6080    	add.w	r0, r0, #0x400
700b5e2c: 9002         	str	r0, [sp, #0x8]
700b5e2e: 9803         	ldr	r0, [sp, #0xc]
700b5e30: f000 001f    	and	r0, r0, #0x1f
700b5e34: 9001         	str	r0, [sp, #0x4]
700b5e36: 9901         	ldr	r1, [sp, #0x4]
700b5e38: 2001         	movs	r0, #0x1
700b5e3a: 4088         	lsls	r0, r1
700b5e3c: 9902         	ldr	r1, [sp, #0x8]
700b5e3e: 6008         	str	r0, [r1]
700b5e40: f7ff fec6    	bl	0x700b5bd0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x274
700b5e44: b004         	add	sp, #0x10
700b5e46: bd80         	pop	{r7, pc}
700b5e48: bf00         	nop
700b5e4a: bf00         	nop
700b5e4c: bf00         	nop
700b5e4e: bf00         	nop

700b5e50 <HwiP_Params_init>:
700b5e50: b081         	sub	sp, #0x4
700b5e52: 9000         	str	r0, [sp]
700b5e54: 9900         	ldr	r1, [sp]
700b5e56: 2000         	movs	r0, #0x0
700b5e58: 6008         	str	r0, [r1]
700b5e5a: 9900         	ldr	r1, [sp]
700b5e5c: 6048         	str	r0, [r1, #0x4]
700b5e5e: 9900         	ldr	r1, [sp]
700b5e60: 6088         	str	r0, [r1, #0x8]
700b5e62: 9900         	ldr	r1, [sp]
700b5e64: 8188         	strh	r0, [r1, #0xc]
700b5e66: 9a00         	ldr	r2, [sp]
700b5e68: 210f         	movs	r1, #0xf
700b5e6a: 7391         	strb	r1, [r2, #0xe]
700b5e6c: 9900         	ldr	r1, [sp]
700b5e6e: 73c8         	strb	r0, [r1, #0xf]
700b5e70: 9900         	ldr	r1, [sp]
700b5e72: 7408         	strb	r0, [r1, #0x10]
700b5e74: b001         	add	sp, #0x4
700b5e76: 4770         	bx	lr
700b5e78: bf00         	nop
700b5e7a: bf00         	nop
700b5e7c: bf00         	nop
700b5e7e: bf00         	nop

700b5e80 <HwiP_construct>:
700b5e80: b580         	push	{r7, lr}
700b5e82: b084         	sub	sp, #0x10
700b5e84: 9003         	str	r0, [sp, #0xc]
700b5e86: 9102         	str	r1, [sp, #0x8]
700b5e88: 9803         	ldr	r0, [sp, #0xc]
700b5e8a: 9001         	str	r0, [sp, #0x4]
700b5e8c: 2001         	movs	r0, #0x1
700b5e8e: f001 fa97    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x152e
700b5e92: 9802         	ldr	r0, [sp, #0x8]
700b5e94: 6840         	ldr	r0, [r0, #0x4]
700b5e96: 2800         	cmp	r0, #0x0
700b5e98: bf18         	it	ne
700b5e9a: 2001         	movne	r0, #0x1
700b5e9c: f001 fa90    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x1520
700b5ea0: 9802         	ldr	r0, [sp, #0x8]
700b5ea2: 6801         	ldr	r1, [r0]
700b5ea4: 2000         	movs	r0, #0x0
700b5ea6: 9000         	str	r0, [sp]
700b5ea8: f5b1 7f80    	cmp.w	r1, #0x100
700b5eac: bf38         	it	lo
700b5eae: 2001         	movlo	r0, #0x1
700b5eb0: f001 fa86    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x150c
700b5eb4: 9800         	ldr	r0, [sp]
700b5eb6: 9902         	ldr	r1, [sp, #0x8]
700b5eb8: 7b89         	ldrb	r1, [r1, #0xe]
700b5eba: 2910         	cmp	r1, #0x10
700b5ebc: bf38         	it	lo
700b5ebe: 2001         	movlo	r0, #0x1
700b5ec0: f001 fa7e    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x14fc
700b5ec4: 9802         	ldr	r0, [sp, #0x8]
700b5ec6: 6800         	ldr	r0, [r0]
700b5ec8: f7ff ff3a    	bl	0x700b5d40 <HwiP_disableInt> @ imm = #-0x18c
700b5ecc: 9802         	ldr	r0, [sp, #0x8]
700b5ece: 6800         	ldr	r0, [r0]
700b5ed0: f7ff ff7e    	bl	0x700b5dd0 <HwiP_clearInt> @ imm = #-0x104
700b5ed4: 9902         	ldr	r1, [sp, #0x8]
700b5ed6: 6808         	ldr	r0, [r1]
700b5ed8: 7bc9         	ldrb	r1, [r1, #0xf]
700b5eda: f000 f841    	bl	0x700b5f60 <HwiP_setAsFIQ> @ imm = #0x82
700b5ede: 9902         	ldr	r1, [sp, #0x8]
700b5ee0: 6808         	ldr	r0, [r1]
700b5ee2: 7b89         	ldrb	r1, [r1, #0xe]
700b5ee4: f000 f86c    	bl	0x700b5fc0 <HwiP_setPri> @ imm = #0xd8
700b5ee8: 9902         	ldr	r1, [sp, #0x8]
700b5eea: 6808         	ldr	r0, [r1]
700b5eec: 7c09         	ldrb	r1, [r1, #0x10]
700b5eee: f000 f87f    	bl	0x700b5ff0 <HwiP_setAsPulse> @ imm = #0xfe
700b5ef2: 9802         	ldr	r0, [sp, #0x8]
700b5ef4: 7bc0         	ldrb	r0, [r0, #0xf]
700b5ef6: b148         	cbz	r0, 0x700b5f0c <HwiP_construct+0x8c> @ imm = #0x12
700b5ef8: e7ff         	b	0x700b5efa <HwiP_construct+0x7a> @ imm = #-0x2
700b5efa: 9802         	ldr	r0, [sp, #0x8]
700b5efc: 6800         	ldr	r0, [r0]
700b5efe: f246 4111    	movw	r1, #0x6411
700b5f02: f2c7 010b    	movt	r1, #0x700b
700b5f06: f000 f8a3    	bl	0x700b6050 <HwiP_setVecAddr> @ imm = #0x146
700b5f0a: e008         	b	0x700b5f1e <HwiP_construct+0x9e> @ imm = #0x10
700b5f0c: 9802         	ldr	r0, [sp, #0x8]
700b5f0e: 6800         	ldr	r0, [r0]
700b5f10: f646 0100    	movw	r1, #0x6800
700b5f14: f2c7 010b    	movt	r1, #0x700b
700b5f18: f000 f89a    	bl	0x700b6050 <HwiP_setVecAddr> @ imm = #0x134
700b5f1c: e7ff         	b	0x700b5f1e <HwiP_construct+0x9e> @ imm = #-0x2
700b5f1e: 9802         	ldr	r0, [sp, #0x8]
700b5f20: 6802         	ldr	r2, [r0]
700b5f22: 6840         	ldr	r0, [r0, #0x4]
700b5f24: f648 710c    	movw	r1, #0x8f0c
700b5f28: f2c7 0108    	movt	r1, #0x7008
700b5f2c: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b5f30: 9802         	ldr	r0, [sp, #0x8]
700b5f32: 6802         	ldr	r2, [r0]
700b5f34: 6880         	ldr	r0, [r0, #0x8]
700b5f36: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b5f3a: f8c1 0400    	str.w	r0, [r1, #0x400]
700b5f3e: 9802         	ldr	r0, [sp, #0x8]
700b5f40: 6800         	ldr	r0, [r0]
700b5f42: 9901         	ldr	r1, [sp, #0x4]
700b5f44: 6008         	str	r0, [r1]
700b5f46: 9802         	ldr	r0, [sp, #0x8]
700b5f48: 6800         	ldr	r0, [r0]
700b5f4a: f7ff fed9    	bl	0x700b5d00 <HwiP_enableInt> @ imm = #-0x24e
700b5f4e: 2000         	movs	r0, #0x0
700b5f50: b004         	add	sp, #0x10
700b5f52: bd80         	pop	{r7, pc}
700b5f54: bf00         	nop
700b5f56: bf00         	nop
700b5f58: bf00         	nop
700b5f5a: bf00         	nop
700b5f5c: bf00         	nop
700b5f5e: bf00         	nop

700b5f60 <HwiP_setAsFIQ>:
700b5f60: b084         	sub	sp, #0x10
700b5f62: 9003         	str	r0, [sp, #0xc]
700b5f64: 9102         	str	r1, [sp, #0x8]
700b5f66: f648 2088    	movw	r0, #0x8a88
700b5f6a: f2c7 000b    	movt	r0, #0x700b
700b5f6e: 6801         	ldr	r1, [r0]
700b5f70: 9803         	ldr	r0, [sp, #0xc]
700b5f72: f400 70f0    	and	r0, r0, #0x1e0
700b5f76: 4408         	add	r0, r1
700b5f78: f500 6083    	add.w	r0, r0, #0x418
700b5f7c: 9001         	str	r0, [sp, #0x4]
700b5f7e: 9803         	ldr	r0, [sp, #0xc]
700b5f80: f000 001f    	and	r0, r0, #0x1f
700b5f84: 9000         	str	r0, [sp]
700b5f86: 9802         	ldr	r0, [sp, #0x8]
700b5f88: b148         	cbz	r0, 0x700b5f9e <HwiP_setAsFIQ+0x3e> @ imm = #0x12
700b5f8a: e7ff         	b	0x700b5f8c <HwiP_setAsFIQ+0x2c> @ imm = #-0x2
700b5f8c: 9900         	ldr	r1, [sp]
700b5f8e: 2001         	movs	r0, #0x1
700b5f90: fa00 f201    	lsl.w	r2, r0, r1
700b5f94: 9901         	ldr	r1, [sp, #0x4]
700b5f96: 6808         	ldr	r0, [r1]
700b5f98: 4310         	orrs	r0, r2
700b5f9a: 6008         	str	r0, [r1]
700b5f9c: e008         	b	0x700b5fb0 <HwiP_setAsFIQ+0x50> @ imm = #0x10
700b5f9e: 9900         	ldr	r1, [sp]
700b5fa0: 2001         	movs	r0, #0x1
700b5fa2: fa00 f201    	lsl.w	r2, r0, r1
700b5fa6: 9901         	ldr	r1, [sp, #0x4]
700b5fa8: 6808         	ldr	r0, [r1]
700b5faa: 4390         	bics	r0, r2
700b5fac: 6008         	str	r0, [r1]
700b5fae: e7ff         	b	0x700b5fb0 <HwiP_setAsFIQ+0x50> @ imm = #-0x2
700b5fb0: b004         	add	sp, #0x10
700b5fb2: 4770         	bx	lr
700b5fb4: bf00         	nop
700b5fb6: bf00         	nop
700b5fb8: bf00         	nop
700b5fba: bf00         	nop
700b5fbc: bf00         	nop
700b5fbe: bf00         	nop

700b5fc0 <HwiP_setPri>:
700b5fc0: b083         	sub	sp, #0xc
700b5fc2: 9002         	str	r0, [sp, #0x8]
700b5fc4: 9101         	str	r1, [sp, #0x4]
700b5fc6: f648 2088    	movw	r0, #0x8a88
700b5fca: f2c7 000b    	movt	r0, #0x700b
700b5fce: 6800         	ldr	r0, [r0]
700b5fd0: 9902         	ldr	r1, [sp, #0x8]
700b5fd2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b5fd6: f500 5080    	add.w	r0, r0, #0x1000
700b5fda: 9000         	str	r0, [sp]
700b5fdc: 9801         	ldr	r0, [sp, #0x4]
700b5fde: f000 000f    	and	r0, r0, #0xf
700b5fe2: 9900         	ldr	r1, [sp]
700b5fe4: 6008         	str	r0, [r1]
700b5fe6: b003         	add	sp, #0xc
700b5fe8: 4770         	bx	lr
700b5fea: bf00         	nop
700b5fec: bf00         	nop
700b5fee: bf00         	nop

700b5ff0 <HwiP_setAsPulse>:
700b5ff0: b084         	sub	sp, #0x10
700b5ff2: 9003         	str	r0, [sp, #0xc]
700b5ff4: 9102         	str	r1, [sp, #0x8]
700b5ff6: f648 2088    	movw	r0, #0x8a88
700b5ffa: f2c7 000b    	movt	r0, #0x700b
700b5ffe: 6801         	ldr	r1, [r0]
700b6000: 9803         	ldr	r0, [sp, #0xc]
700b6002: f400 70f0    	and	r0, r0, #0x1e0
700b6006: 4408         	add	r0, r1
700b6008: f200 401c    	addw	r0, r0, #0x41c
700b600c: 9001         	str	r0, [sp, #0x4]
700b600e: 9803         	ldr	r0, [sp, #0xc]
700b6010: f000 001f    	and	r0, r0, #0x1f
700b6014: 9000         	str	r0, [sp]
700b6016: 9802         	ldr	r0, [sp, #0x8]
700b6018: b148         	cbz	r0, 0x700b602e <HwiP_setAsPulse+0x3e> @ imm = #0x12
700b601a: e7ff         	b	0x700b601c <HwiP_setAsPulse+0x2c> @ imm = #-0x2
700b601c: 9900         	ldr	r1, [sp]
700b601e: 2001         	movs	r0, #0x1
700b6020: fa00 f201    	lsl.w	r2, r0, r1
700b6024: 9901         	ldr	r1, [sp, #0x4]
700b6026: 6808         	ldr	r0, [r1]
700b6028: 4310         	orrs	r0, r2
700b602a: 6008         	str	r0, [r1]
700b602c: e008         	b	0x700b6040 <HwiP_setAsPulse+0x50> @ imm = #0x10
700b602e: 9900         	ldr	r1, [sp]
700b6030: 2001         	movs	r0, #0x1
700b6032: fa00 f201    	lsl.w	r2, r0, r1
700b6036: 9901         	ldr	r1, [sp, #0x4]
700b6038: 6808         	ldr	r0, [r1]
700b603a: 4390         	bics	r0, r2
700b603c: 6008         	str	r0, [r1]
700b603e: e7ff         	b	0x700b6040 <HwiP_setAsPulse+0x50> @ imm = #-0x2
700b6040: b004         	add	sp, #0x10
700b6042: 4770         	bx	lr
700b6044: bf00         	nop
700b6046: bf00         	nop
700b6048: bf00         	nop
700b604a: bf00         	nop
700b604c: bf00         	nop
700b604e: bf00         	nop

700b6050 <HwiP_setVecAddr>:
700b6050: b083         	sub	sp, #0xc
700b6052: 9002         	str	r0, [sp, #0x8]
700b6054: 9101         	str	r1, [sp, #0x4]
700b6056: f648 2088    	movw	r0, #0x8a88
700b605a: f2c7 000b    	movt	r0, #0x700b
700b605e: 6800         	ldr	r0, [r0]
700b6060: 9902         	ldr	r1, [sp, #0x8]
700b6062: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b6066: f500 5000    	add.w	r0, r0, #0x2000
700b606a: 9000         	str	r0, [sp]
700b606c: 9801         	ldr	r0, [sp, #0x4]
700b606e: f020 0003    	bic	r0, r0, #0x3
700b6072: 9900         	ldr	r1, [sp]
700b6074: 6008         	str	r0, [r1]
700b6076: b003         	add	sp, #0xc
700b6078: 4770         	bx	lr
700b607a: bf00         	nop
700b607c: bf00         	nop
700b607e: bf00         	nop

700b6080 <HwiP_destruct>:
700b6080: b580         	push	{r7, lr}
700b6082: b084         	sub	sp, #0x10
700b6084: 9003         	str	r0, [sp, #0xc]
700b6086: 9803         	ldr	r0, [sp, #0xc]
700b6088: 9002         	str	r0, [sp, #0x8]
700b608a: 9802         	ldr	r0, [sp, #0x8]
700b608c: 6800         	ldr	r0, [r0]
700b608e: f7ff fe57    	bl	0x700b5d40 <HwiP_disableInt> @ imm = #-0x352
700b6092: 9802         	ldr	r0, [sp, #0x8]
700b6094: 6800         	ldr	r0, [r0]
700b6096: f7ff fe9b    	bl	0x700b5dd0 <HwiP_clearInt> @ imm = #-0x2ca
700b609a: 9802         	ldr	r0, [sp, #0x8]
700b609c: 6800         	ldr	r0, [r0]
700b609e: 2100         	movs	r1, #0x0
700b60a0: 9101         	str	r1, [sp, #0x4]
700b60a2: f7ff ff5d    	bl	0x700b5f60 <HwiP_setAsFIQ> @ imm = #-0x146
700b60a6: 9802         	ldr	r0, [sp, #0x8]
700b60a8: 6800         	ldr	r0, [r0]
700b60aa: 210f         	movs	r1, #0xf
700b60ac: f7ff ff88    	bl	0x700b5fc0 <HwiP_setPri> @ imm = #-0xf0
700b60b0: 9901         	ldr	r1, [sp, #0x4]
700b60b2: 9802         	ldr	r0, [sp, #0x8]
700b60b4: 6800         	ldr	r0, [r0]
700b60b6: f7ff ff9b    	bl	0x700b5ff0 <HwiP_setAsPulse> @ imm = #-0xca
700b60ba: 9802         	ldr	r0, [sp, #0x8]
700b60bc: 6800         	ldr	r0, [r0]
700b60be: f646 0100    	movw	r1, #0x6800
700b60c2: f2c7 010b    	movt	r1, #0x700b
700b60c6: f7ff ffc3    	bl	0x700b6050 <HwiP_setVecAddr> @ imm = #-0x7a
700b60ca: 9801         	ldr	r0, [sp, #0x4]
700b60cc: 9902         	ldr	r1, [sp, #0x8]
700b60ce: 680a         	ldr	r2, [r1]
700b60d0: f648 710c    	movw	r1, #0x8f0c
700b60d4: f2c7 0108    	movt	r1, #0x7008
700b60d8: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b60dc: 9a02         	ldr	r2, [sp, #0x8]
700b60de: 6812         	ldr	r2, [r2]
700b60e0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b60e4: f8c1 0400    	str.w	r0, [r1, #0x400]
700b60e8: b004         	add	sp, #0x10
700b60ea: bd80         	pop	{r7, pc}
700b60ec: bf00         	nop
700b60ee: bf00         	nop

700b60f0 <HwiP_init>:
700b60f0: b580         	push	{r7, lr}
700b60f2: b084         	sub	sp, #0x10
700b60f4: f000 eabe    	blx	0x700b6674 <HwiP_disable> @ imm = #0x57c
700b60f8: f000 eac4    	blx	0x700b6684 <HwiP_disableFIQ> @ imm = #0x588
700b60fc: f648 2088    	movw	r0, #0x8a88
700b6100: f2c7 000b    	movt	r0, #0x700b
700b6104: 6800         	ldr	r0, [r0]
700b6106: 2800         	cmp	r0, #0x0
700b6108: bf18         	it	ne
700b610a: 2001         	movne	r0, #0x1
700b610c: f001 f958    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x12b0
700b6110: f648 710c    	movw	r1, #0x8f0c
700b6114: f2c7 0108    	movt	r1, #0x7008
700b6118: 2000         	movs	r0, #0x0
700b611a: f8c1 0800    	str.w	r0, [r1, #0x800]
700b611e: f8c1 0804    	str.w	r0, [r1, #0x804]
700b6122: 9003         	str	r0, [sp, #0xc]
700b6124: e7ff         	b	0x700b6126 <HwiP_init+0x36> @ imm = #-0x2
700b6126: 9803         	ldr	r0, [sp, #0xc]
700b6128: 28ff         	cmp	r0, #0xff
700b612a: d81d         	bhi	0x700b6168 <HwiP_init+0x78> @ imm = #0x3a
700b612c: e7ff         	b	0x700b612e <HwiP_init+0x3e> @ imm = #-0x2
700b612e: 9a03         	ldr	r2, [sp, #0xc]
700b6130: f648 710c    	movw	r1, #0x8f0c
700b6134: f2c7 0108    	movt	r1, #0x7008
700b6138: 2000         	movs	r0, #0x0
700b613a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b613e: 9a03         	ldr	r2, [sp, #0xc]
700b6140: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b6144: f8c1 0400    	str.w	r0, [r1, #0x400]
700b6148: 9803         	ldr	r0, [sp, #0xc]
700b614a: 210f         	movs	r1, #0xf
700b614c: f7ff ff38    	bl	0x700b5fc0 <HwiP_setPri> @ imm = #-0x190
700b6150: 9803         	ldr	r0, [sp, #0xc]
700b6152: f646 0100    	movw	r1, #0x6800
700b6156: f2c7 010b    	movt	r1, #0x700b
700b615a: f7ff ff79    	bl	0x700b6050 <HwiP_setVecAddr> @ imm = #-0x10e
700b615e: e7ff         	b	0x700b6160 <HwiP_init+0x70> @ imm = #-0x2
700b6160: 9803         	ldr	r0, [sp, #0xc]
700b6162: 3001         	adds	r0, #0x1
700b6164: 9003         	str	r0, [sp, #0xc]
700b6166: e7de         	b	0x700b6126 <HwiP_init+0x36> @ imm = #-0x44
700b6168: 2000         	movs	r0, #0x0
700b616a: 9003         	str	r0, [sp, #0xc]
700b616c: e7ff         	b	0x700b616e <HwiP_init+0x7e> @ imm = #-0x2
700b616e: 9803         	ldr	r0, [sp, #0xc]
700b6170: 2807         	cmp	r0, #0x7
700b6172: d838         	bhi	0x700b61e6 <HwiP_init+0xf6> @ imm = #0x70
700b6174: e7ff         	b	0x700b6176 <HwiP_init+0x86> @ imm = #-0x2
700b6176: f648 2188    	movw	r1, #0x8a88
700b617a: f2c7 010b    	movt	r1, #0x700b
700b617e: 6808         	ldr	r0, [r1]
700b6180: 9a03         	ldr	r2, [sp, #0xc]
700b6182: f002 020f    	and	r2, r2, #0xf
700b6186: eb00 1042    	add.w	r0, r0, r2, lsl #5
700b618a: f200 400c    	addw	r0, r0, #0x40c
700b618e: 9002         	str	r0, [sp, #0x8]
700b6190: 9a02         	ldr	r2, [sp, #0x8]
700b6192: f04f 30ff    	mov.w	r0, #0xffffffff
700b6196: 6010         	str	r0, [r2]
700b6198: 680a         	ldr	r2, [r1]
700b619a: 9b03         	ldr	r3, [sp, #0xc]
700b619c: f003 030f    	and	r3, r3, #0xf
700b61a0: eb02 1243    	add.w	r2, r2, r3, lsl #5
700b61a4: f202 4204    	addw	r2, r2, #0x404
700b61a8: 9202         	str	r2, [sp, #0x8]
700b61aa: 9a02         	ldr	r2, [sp, #0x8]
700b61ac: 6010         	str	r0, [r2]
700b61ae: 6808         	ldr	r0, [r1]
700b61b0: 9a03         	ldr	r2, [sp, #0xc]
700b61b2: f002 020f    	and	r2, r2, #0xf
700b61b6: eb00 1042    	add.w	r0, r0, r2, lsl #5
700b61ba: f200 401c    	addw	r0, r0, #0x41c
700b61be: 9002         	str	r0, [sp, #0x8]
700b61c0: 9a02         	ldr	r2, [sp, #0x8]
700b61c2: 2000         	movs	r0, #0x0
700b61c4: 6010         	str	r0, [r2]
700b61c6: 6809         	ldr	r1, [r1]
700b61c8: 9a03         	ldr	r2, [sp, #0xc]
700b61ca: f002 020f    	and	r2, r2, #0xf
700b61ce: eb01 1142    	add.w	r1, r1, r2, lsl #5
700b61d2: f501 6183    	add.w	r1, r1, #0x418
700b61d6: 9102         	str	r1, [sp, #0x8]
700b61d8: 9902         	ldr	r1, [sp, #0x8]
700b61da: 6008         	str	r0, [r1]
700b61dc: e7ff         	b	0x700b61de <HwiP_init+0xee> @ imm = #-0x2
700b61de: 9803         	ldr	r0, [sp, #0xc]
700b61e0: 3001         	adds	r0, #0x1
700b61e2: 9003         	str	r0, [sp, #0xc]
700b61e4: e7c3         	b	0x700b616e <HwiP_init+0x7e> @ imm = #-0x7a
700b61e6: f000 f81b    	bl	0x700b6220 <HwiP_getIRQVecAddr> @ imm = #0x36
700b61ea: f247 11e4    	movw	r1, #0x71e4
700b61ee: f2c7 0108    	movt	r1, #0x7008
700b61f2: 9100         	str	r1, [sp]
700b61f4: 6008         	str	r0, [r1]
700b61f6: f000 f823    	bl	0x700b6240 <HwiP_getFIQVecAddr> @ imm = #0x46
700b61fa: 9900         	ldr	r1, [sp]
700b61fc: 6008         	str	r0, [r1]
700b61fe: 2000         	movs	r0, #0x0
700b6200: 9001         	str	r0, [sp, #0x4]
700b6202: f000 f82d    	bl	0x700b6260 <HwiP_ackIRQ> @ imm = #0x5a
700b6206: 9801         	ldr	r0, [sp, #0x4]
700b6208: f000 f83a    	bl	0x700b6280 <HwiP_ackFIQ> @ imm = #0x74
700b620c: f000 ea56    	blx	0x700b66bc <HwiP_enableVIC> @ imm = #0x4ac
700b6210: f000 ea48    	blx	0x700b66a4 <HwiP_enableFIQ> @ imm = #0x490
700b6214: b004         	add	sp, #0x10
700b6216: bd80         	pop	{r7, pc}
700b6218: bf00         	nop
700b621a: bf00         	nop
700b621c: bf00         	nop
700b621e: bf00         	nop

700b6220 <HwiP_getIRQVecAddr>:
700b6220: b081         	sub	sp, #0x4
700b6222: f648 2088    	movw	r0, #0x8a88
700b6226: f2c7 000b    	movt	r0, #0x700b
700b622a: 6800         	ldr	r0, [r0]
700b622c: 3018         	adds	r0, #0x18
700b622e: 9000         	str	r0, [sp]
700b6230: 9800         	ldr	r0, [sp]
700b6232: 6800         	ldr	r0, [r0]
700b6234: b001         	add	sp, #0x4
700b6236: 4770         	bx	lr
700b6238: bf00         	nop
700b623a: bf00         	nop
700b623c: bf00         	nop
700b623e: bf00         	nop

700b6240 <HwiP_getFIQVecAddr>:
700b6240: b081         	sub	sp, #0x4
700b6242: f648 2088    	movw	r0, #0x8a88
700b6246: f2c7 000b    	movt	r0, #0x700b
700b624a: 6800         	ldr	r0, [r0]
700b624c: 301c         	adds	r0, #0x1c
700b624e: 9000         	str	r0, [sp]
700b6250: 9800         	ldr	r0, [sp]
700b6252: 6800         	ldr	r0, [r0]
700b6254: b001         	add	sp, #0x4
700b6256: 4770         	bx	lr
700b6258: bf00         	nop
700b625a: bf00         	nop
700b625c: bf00         	nop
700b625e: bf00         	nop

700b6260 <HwiP_ackIRQ>:
700b6260: b082         	sub	sp, #0x8
700b6262: 9001         	str	r0, [sp, #0x4]
700b6264: f648 2088    	movw	r0, #0x8a88
700b6268: f2c7 000b    	movt	r0, #0x700b
700b626c: 6800         	ldr	r0, [r0]
700b626e: 3018         	adds	r0, #0x18
700b6270: 9000         	str	r0, [sp]
700b6272: 9801         	ldr	r0, [sp, #0x4]
700b6274: 9900         	ldr	r1, [sp]
700b6276: 6008         	str	r0, [r1]
700b6278: b002         	add	sp, #0x8
700b627a: 4770         	bx	lr
700b627c: bf00         	nop
700b627e: bf00         	nop

700b6280 <HwiP_ackFIQ>:
700b6280: b082         	sub	sp, #0x8
700b6282: 9001         	str	r0, [sp, #0x4]
700b6284: f648 2088    	movw	r0, #0x8a88
700b6288: f2c7 000b    	movt	r0, #0x700b
700b628c: 6800         	ldr	r0, [r0]
700b628e: 301c         	adds	r0, #0x1c
700b6290: 9000         	str	r0, [sp]
700b6292: 9801         	ldr	r0, [sp, #0x4]
700b6294: 9900         	ldr	r1, [sp]
700b6296: 6008         	str	r0, [r1]
700b6298: b002         	add	sp, #0x8
700b629a: 4770         	bx	lr
700b629c: bf00         	nop
700b629e: bf00         	nop

700b62a0 <HwiP_inISR>:
700b62a0: b580         	push	{r7, lr}
700b62a2: b082         	sub	sp, #0x8
700b62a4: f000 ea1a    	blx	0x700b66dc <HwiP_getCPSR> @ imm = #0x434
700b62a8: f000 001f    	and	r0, r0, #0x1f
700b62ac: 9001         	str	r0, [sp, #0x4]
700b62ae: 2000         	movs	r0, #0x0
700b62b0: 9000         	str	r0, [sp]
700b62b2: 9801         	ldr	r0, [sp, #0x4]
700b62b4: 281f         	cmp	r0, #0x1f
700b62b6: d003         	beq	0x700b62c0 <HwiP_inISR+0x20> @ imm = #0x6
700b62b8: e7ff         	b	0x700b62ba <HwiP_inISR+0x1a> @ imm = #-0x2
700b62ba: 2001         	movs	r0, #0x1
700b62bc: 9000         	str	r0, [sp]
700b62be: e7ff         	b	0x700b62c0 <HwiP_inISR+0x20> @ imm = #-0x2
700b62c0: 9800         	ldr	r0, [sp]
700b62c2: b002         	add	sp, #0x8
700b62c4: bd80         	pop	{r7, pc}
		...
700b62ce: 0000         	movs	r0, r0

700b62d0 <HwiP_irq_handler_c>:
700b62d0: b580         	push	{r7, lr}
700b62d2: b086         	sub	sp, #0x18
700b62d4: a804         	add	r0, sp, #0x10
700b62d6: f000 f843    	bl	0x700b6360 <HwiP_getIRQ> @ imm = #0x86
700b62da: 9005         	str	r0, [sp, #0x14]
700b62dc: 9805         	ldr	r0, [sp, #0x14]
700b62de: bb68         	cbnz	r0, 0x700b633c <HwiP_irq_handler_c+0x6c> @ imm = #0x5a
700b62e0: e7ff         	b	0x700b62e2 <HwiP_irq_handler_c+0x12> @ imm = #-0x2
700b62e2: 9804         	ldr	r0, [sp, #0x10]
700b62e4: f000 f864    	bl	0x700b63b0 <HwiP_isPulse> @ imm = #0xc8
700b62e8: 9003         	str	r0, [sp, #0xc]
700b62ea: 9803         	ldr	r0, [sp, #0xc]
700b62ec: b120         	cbz	r0, 0x700b62f8 <HwiP_irq_handler_c+0x28> @ imm = #0x8
700b62ee: e7ff         	b	0x700b62f0 <HwiP_irq_handler_c+0x20> @ imm = #-0x2
700b62f0: 9804         	ldr	r0, [sp, #0x10]
700b62f2: f7ff fd6d    	bl	0x700b5dd0 <HwiP_clearInt> @ imm = #-0x526
700b62f6: e7ff         	b	0x700b62f8 <HwiP_irq_handler_c+0x28> @ imm = #-0x2
700b62f8: 9904         	ldr	r1, [sp, #0x10]
700b62fa: f648 700c    	movw	r0, #0x8f0c
700b62fe: f2c7 0008    	movt	r0, #0x7008
700b6302: f850 1021    	ldr.w	r1, [r0, r1, lsl #2]
700b6306: 9102         	str	r1, [sp, #0x8]
700b6308: 9904         	ldr	r1, [sp, #0x10]
700b630a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b630e: f8d0 0400    	ldr.w	r0, [r0, #0x400]
700b6312: 9001         	str	r0, [sp, #0x4]
700b6314: 9802         	ldr	r0, [sp, #0x8]
700b6316: b120         	cbz	r0, 0x700b6322 <HwiP_irq_handler_c+0x52> @ imm = #0x8
700b6318: e7ff         	b	0x700b631a <HwiP_irq_handler_c+0x4a> @ imm = #-0x2
700b631a: 9902         	ldr	r1, [sp, #0x8]
700b631c: 9801         	ldr	r0, [sp, #0x4]
700b631e: 4788         	blx	r1
700b6320: e7ff         	b	0x700b6322 <HwiP_irq_handler_c+0x52> @ imm = #-0x2
700b6322: f000 e9a8    	blx	0x700b6674 <HwiP_disable> @ imm = #0x350
700b6326: 9803         	ldr	r0, [sp, #0xc]
700b6328: b920         	cbnz	r0, 0x700b6334 <HwiP_irq_handler_c+0x64> @ imm = #0x8
700b632a: e7ff         	b	0x700b632c <HwiP_irq_handler_c+0x5c> @ imm = #-0x2
700b632c: 9804         	ldr	r0, [sp, #0x10]
700b632e: f7ff fd4f    	bl	0x700b5dd0 <HwiP_clearInt> @ imm = #-0x562
700b6332: e7ff         	b	0x700b6334 <HwiP_irq_handler_c+0x64> @ imm = #-0x2
700b6334: 9804         	ldr	r0, [sp, #0x10]
700b6336: f000 f85b    	bl	0x700b63f0 <HwiP_ackIRQ> @ imm = #0xb6
700b633a: e00c         	b	0x700b6356 <HwiP_irq_handler_c+0x86> @ imm = #0x18
700b633c: f648 710c    	movw	r1, #0x8f0c
700b6340: f2c7 0108    	movt	r1, #0x7008
700b6344: f8d1 0800    	ldr.w	r0, [r1, #0x800]
700b6348: 3001         	adds	r0, #0x1
700b634a: f8c1 0800    	str.w	r0, [r1, #0x800]
700b634e: 2000         	movs	r0, #0x0
700b6350: f000 f84e    	bl	0x700b63f0 <HwiP_ackIRQ> @ imm = #0x9c
700b6354: e7ff         	b	0x700b6356 <HwiP_irq_handler_c+0x86> @ imm = #-0x2
700b6356: b006         	add	sp, #0x18
700b6358: bd80         	pop	{r7, pc}
700b635a: bf00         	nop
700b635c: bf00         	nop
700b635e: bf00         	nop

700b6360 <HwiP_getIRQ>:
700b6360: b084         	sub	sp, #0x10
700b6362: 9003         	str	r0, [sp, #0xc]
700b6364: f04f 30ff    	mov.w	r0, #0xffffffff
700b6368: 9001         	str	r0, [sp, #0x4]
700b636a: 9903         	ldr	r1, [sp, #0xc]
700b636c: 2000         	movs	r0, #0x0
700b636e: 6008         	str	r0, [r1]
700b6370: f648 2088    	movw	r0, #0x8a88
700b6374: f2c7 000b    	movt	r0, #0x700b
700b6378: 6800         	ldr	r0, [r0]
700b637a: 3020         	adds	r0, #0x20
700b637c: 9002         	str	r0, [sp, #0x8]
700b637e: 9802         	ldr	r0, [sp, #0x8]
700b6380: 6800         	ldr	r0, [r0]
700b6382: 9000         	str	r0, [sp]
700b6384: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b6388: 0600         	lsls	r0, r0, #0x18
700b638a: 2800         	cmp	r0, #0x0
700b638c: d507         	bpl	0x700b639e <HwiP_getIRQ+0x3e> @ imm = #0xe
700b638e: e7ff         	b	0x700b6390 <HwiP_getIRQ+0x30> @ imm = #-0x2
700b6390: f89d 0000    	ldrb.w	r0, [sp]
700b6394: 9903         	ldr	r1, [sp, #0xc]
700b6396: 6008         	str	r0, [r1]
700b6398: 2000         	movs	r0, #0x0
700b639a: 9001         	str	r0, [sp, #0x4]
700b639c: e7ff         	b	0x700b639e <HwiP_getIRQ+0x3e> @ imm = #-0x2
700b639e: 9801         	ldr	r0, [sp, #0x4]
700b63a0: b004         	add	sp, #0x10
700b63a2: 4770         	bx	lr
700b63a4: bf00         	nop
700b63a6: bf00         	nop
700b63a8: bf00         	nop
700b63aa: bf00         	nop
700b63ac: bf00         	nop
700b63ae: bf00         	nop

700b63b0 <HwiP_isPulse>:
700b63b0: b083         	sub	sp, #0xc
700b63b2: 9002         	str	r0, [sp, #0x8]
700b63b4: f648 2088    	movw	r0, #0x8a88
700b63b8: f2c7 000b    	movt	r0, #0x700b
700b63bc: 6801         	ldr	r1, [r0]
700b63be: 9802         	ldr	r0, [sp, #0x8]
700b63c0: f400 70f0    	and	r0, r0, #0x1e0
700b63c4: 4408         	add	r0, r1
700b63c6: f200 401c    	addw	r0, r0, #0x41c
700b63ca: 9001         	str	r0, [sp, #0x4]
700b63cc: 9802         	ldr	r0, [sp, #0x8]
700b63ce: f000 001f    	and	r0, r0, #0x1f
700b63d2: 9000         	str	r0, [sp]
700b63d4: 9801         	ldr	r0, [sp, #0x4]
700b63d6: 6800         	ldr	r0, [r0]
700b63d8: 9900         	ldr	r1, [sp]
700b63da: 40c8         	lsrs	r0, r1
700b63dc: f000 0001    	and	r0, r0, #0x1
700b63e0: b003         	add	sp, #0xc
700b63e2: 4770         	bx	lr
700b63e4: bf00         	nop
700b63e6: bf00         	nop
700b63e8: bf00         	nop
700b63ea: bf00         	nop
700b63ec: bf00         	nop
700b63ee: bf00         	nop

700b63f0 <HwiP_ackIRQ>:
700b63f0: b082         	sub	sp, #0x8
700b63f2: 9001         	str	r0, [sp, #0x4]
700b63f4: f648 2088    	movw	r0, #0x8a88
700b63f8: f2c7 000b    	movt	r0, #0x700b
700b63fc: 6800         	ldr	r0, [r0]
700b63fe: 3018         	adds	r0, #0x18
700b6400: 9000         	str	r0, [sp]
700b6402: 9801         	ldr	r0, [sp, #0x4]
700b6404: 9900         	ldr	r1, [sp]
700b6406: 6008         	str	r0, [r1]
700b6408: b002         	add	sp, #0x8
700b640a: 4770         	bx	lr
700b640c: bf00         	nop
700b640e: bf00         	nop

700b6410 <HwiP_fiq_handler>:
700b6410: b5df         	push	{r0, r1, r2, r3, r4, r6, r7, lr}
700b6412: af06         	add	r7, sp, #0x18
700b6414: b086         	sub	sp, #0x18
700b6416: 466c         	mov	r4, sp
700b6418: f36f 0402    	bfc	r4, #0, #3
700b641c: 46a5         	mov	sp, r4
700b641e: f000 f867    	bl	0x700b64f0 <HwiP_getFIQVecAddr> @ imm = #0xce
700b6422: f247 18e0    	movw	r8, #0x71e0
700b6426: f2c7 0808    	movt	r8, #0x7008
700b642a: f8c8 0000    	str.w	r0, [r8]
700b642e: a804         	add	r0, sp, #0x10
700b6430: f000 f86e    	bl	0x700b6510 <HwiP_getFIQ> @ imm = #0xdc
700b6434: 9005         	str	r0, [sp, #0x14]
700b6436: f8dd 8014    	ldr.w	r8, [sp, #0x14]
700b643a: f1b8 0f00    	cmp.w	r8, #0x0
700b643e: d13b         	bne	0x700b64b8 <HwiP_fiq_handler+0xa8> @ imm = #0x76
700b6440: e7ff         	b	0x700b6442 <HwiP_fiq_handler+0x32> @ imm = #-0x2
700b6442: 9804         	ldr	r0, [sp, #0x10]
700b6444: f7ff ffb4    	bl	0x700b63b0 <HwiP_isPulse> @ imm = #-0x98
700b6448: 9003         	str	r0, [sp, #0xc]
700b644a: f8dd 800c    	ldr.w	r8, [sp, #0xc]
700b644e: f1b8 0f00    	cmp.w	r8, #0x0
700b6452: d004         	beq	0x700b645e <HwiP_fiq_handler+0x4e> @ imm = #0x8
700b6454: e7ff         	b	0x700b6456 <HwiP_fiq_handler+0x46> @ imm = #-0x2
700b6456: 9804         	ldr	r0, [sp, #0x10]
700b6458: f7ff fcba    	bl	0x700b5dd0 <HwiP_clearInt> @ imm = #-0x68c
700b645c: e7ff         	b	0x700b645e <HwiP_fiq_handler+0x4e> @ imm = #-0x2
700b645e: f8dd 9010    	ldr.w	r9, [sp, #0x10]
700b6462: f648 780c    	movw	r8, #0x8f0c
700b6466: f2c7 0808    	movt	r8, #0x7008
700b646a: f858 9029    	ldr.w	r9, [r8, r9, lsl #2]
700b646e: f8cd 9008    	str.w	r9, [sp, #0x8]
700b6472: f8dd 9010    	ldr.w	r9, [sp, #0x10]
700b6476: eb08 0889    	add.w	r8, r8, r9, lsl #2
700b647a: f8d8 8400    	ldr.w	r8, [r8, #0x400]
700b647e: f8cd 8004    	str.w	r8, [sp, #0x4]
700b6482: f8dd 8008    	ldr.w	r8, [sp, #0x8]
700b6486: f1b8 0f00    	cmp.w	r8, #0x0
700b648a: d005         	beq	0x700b6498 <HwiP_fiq_handler+0x88> @ imm = #0xa
700b648c: e7ff         	b	0x700b648e <HwiP_fiq_handler+0x7e> @ imm = #-0x2
700b648e: f8dd 8008    	ldr.w	r8, [sp, #0x8]
700b6492: 9801         	ldr	r0, [sp, #0x4]
700b6494: 47c0         	blx	r8
700b6496: e7ff         	b	0x700b6498 <HwiP_fiq_handler+0x88> @ imm = #-0x2
700b6498: f000 e8f4    	blx	0x700b6684 <HwiP_disableFIQ> @ imm = #0x1e8
700b649c: f8dd 800c    	ldr.w	r8, [sp, #0xc]
700b64a0: f1b8 0f00    	cmp.w	r8, #0x0
700b64a4: d104         	bne	0x700b64b0 <HwiP_fiq_handler+0xa0> @ imm = #0x8
700b64a6: e7ff         	b	0x700b64a8 <HwiP_fiq_handler+0x98> @ imm = #-0x2
700b64a8: 9804         	ldr	r0, [sp, #0x10]
700b64aa: f7ff fc91    	bl	0x700b5dd0 <HwiP_clearInt> @ imm = #-0x6de
700b64ae: e7ff         	b	0x700b64b0 <HwiP_fiq_handler+0xa0> @ imm = #-0x2
700b64b0: 9804         	ldr	r0, [sp, #0x10]
700b64b2: f000 f855    	bl	0x700b6560 <HwiP_ackFIQ> @ imm = #0xaa
700b64b6: e00d         	b	0x700b64d4 <HwiP_fiq_handler+0xc4> @ imm = #0x1a
700b64b8: f648 790c    	movw	r9, #0x8f0c
700b64bc: f2c7 0908    	movt	r9, #0x7008
700b64c0: f8d9 8804    	ldr.w	r8, [r9, #0x804]
700b64c4: f108 0801    	add.w	r8, r8, #0x1
700b64c8: f8c9 8804    	str.w	r8, [r9, #0x804]
700b64cc: 2000         	movs	r0, #0x0
700b64ce: f000 f847    	bl	0x700b6560 <HwiP_ackFIQ> @ imm = #0x8e
700b64d2: e7ff         	b	0x700b64d4 <HwiP_fiq_handler+0xc4> @ imm = #-0x2
700b64d4: f1a7 0418    	sub.w	r4, r7, #0x18
700b64d8: 46a5         	mov	sp, r4
700b64da: e8bd 40df    	pop.w	{r0, r1, r2, r3, r4, r6, r7, lr}
700b64de: f3de 8f04    	subs	pc, lr, #0x4
700b64e2: bf00         	nop
700b64e4: bf00         	nop
700b64e6: bf00         	nop
700b64e8: bf00         	nop
700b64ea: bf00         	nop
700b64ec: bf00         	nop
700b64ee: bf00         	nop

700b64f0 <HwiP_getFIQVecAddr>:
700b64f0: b081         	sub	sp, #0x4
700b64f2: f648 2088    	movw	r0, #0x8a88
700b64f6: f2c7 000b    	movt	r0, #0x700b
700b64fa: 6800         	ldr	r0, [r0]
700b64fc: 301c         	adds	r0, #0x1c
700b64fe: 9000         	str	r0, [sp]
700b6500: 9800         	ldr	r0, [sp]
700b6502: 6800         	ldr	r0, [r0]
700b6504: b001         	add	sp, #0x4
700b6506: 4770         	bx	lr
700b6508: bf00         	nop
700b650a: bf00         	nop
700b650c: bf00         	nop
700b650e: bf00         	nop

700b6510 <HwiP_getFIQ>:
700b6510: b084         	sub	sp, #0x10
700b6512: 9003         	str	r0, [sp, #0xc]
700b6514: f04f 30ff    	mov.w	r0, #0xffffffff
700b6518: 9001         	str	r0, [sp, #0x4]
700b651a: 9903         	ldr	r1, [sp, #0xc]
700b651c: 2000         	movs	r0, #0x0
700b651e: 6008         	str	r0, [r1]
700b6520: f648 2088    	movw	r0, #0x8a88
700b6524: f2c7 000b    	movt	r0, #0x700b
700b6528: 6800         	ldr	r0, [r0]
700b652a: 3024         	adds	r0, #0x24
700b652c: 9002         	str	r0, [sp, #0x8]
700b652e: 9802         	ldr	r0, [sp, #0x8]
700b6530: 6800         	ldr	r0, [r0]
700b6532: 9000         	str	r0, [sp]
700b6534: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b6538: 0600         	lsls	r0, r0, #0x18
700b653a: 2800         	cmp	r0, #0x0
700b653c: d508         	bpl	0x700b6550 <HwiP_getFIQ+0x40> @ imm = #0x10
700b653e: e7ff         	b	0x700b6540 <HwiP_getFIQ+0x30> @ imm = #-0x2
700b6540: 9800         	ldr	r0, [sp]
700b6542: f36f 209f    	bfc	r0, #10, #22
700b6546: 9903         	ldr	r1, [sp, #0xc]
700b6548: 6008         	str	r0, [r1]
700b654a: 2000         	movs	r0, #0x0
700b654c: 9001         	str	r0, [sp, #0x4]
700b654e: e7ff         	b	0x700b6550 <HwiP_getFIQ+0x40> @ imm = #-0x2
700b6550: 9801         	ldr	r0, [sp, #0x4]
700b6552: b004         	add	sp, #0x10
700b6554: 4770         	bx	lr
700b6556: bf00         	nop
700b6558: bf00         	nop
700b655a: bf00         	nop
700b655c: bf00         	nop
700b655e: bf00         	nop

700b6560 <HwiP_ackFIQ>:
700b6560: b082         	sub	sp, #0x8
700b6562: 9001         	str	r0, [sp, #0x4]
700b6564: f648 2088    	movw	r0, #0x8a88
700b6568: f2c7 000b    	movt	r0, #0x700b
700b656c: 6800         	ldr	r0, [r0]
700b656e: 301c         	adds	r0, #0x1c
700b6570: 9000         	str	r0, [sp]
700b6572: 9801         	ldr	r0, [sp, #0x4]
700b6574: 9900         	ldr	r1, [sp]
700b6576: 6008         	str	r0, [r1]
700b6578: b002         	add	sp, #0x8
700b657a: 4770         	bx	lr
700b657c: bf00         	nop
700b657e: bf00         	nop

700b6580 <HwiP_reserved_handler>:
700b6580: b5d0         	push	{r4, r6, r7, lr}
700b6582: af02         	add	r7, sp, #0x8
700b6584: b082         	sub	sp, #0x8
700b6586: 466c         	mov	r4, sp
700b6588: f36f 0402    	bfc	r4, #0, #3
700b658c: 46a5         	mov	sp, r4
700b658e: f04f 0e01    	mov.w	lr, #0x1
700b6592: f8cd e004    	str.w	lr, [sp, #0x4]
700b6596: e7ff         	b	0x700b6598 <HwiP_reserved_handler+0x18> @ imm = #-0x2
700b6598: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b659c: f1be 0f00    	cmp.w	lr, #0x0
700b65a0: d001         	beq	0x700b65a6 <HwiP_reserved_handler+0x26> @ imm = #0x2
700b65a2: e7ff         	b	0x700b65a4 <HwiP_reserved_handler+0x24> @ imm = #-0x2
700b65a4: e7f8         	b	0x700b6598 <HwiP_reserved_handler+0x18> @ imm = #-0x10
700b65a6: f1a7 0408    	sub.w	r4, r7, #0x8
700b65aa: 46a5         	mov	sp, r4
700b65ac: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b65b0: f3de 8f00    	subs	pc, lr, #0x0
700b65b4: bf00         	nop
700b65b6: bf00         	nop
700b65b8: bf00         	nop
700b65ba: bf00         	nop
700b65bc: bf00         	nop
700b65be: bf00         	nop

700b65c0 <HwiP_undefined_handler>:
700b65c0: b5d0         	push	{r4, r6, r7, lr}
700b65c2: af02         	add	r7, sp, #0x8
700b65c4: b082         	sub	sp, #0x8
700b65c6: 466c         	mov	r4, sp
700b65c8: f36f 0402    	bfc	r4, #0, #3
700b65cc: 46a5         	mov	sp, r4
700b65ce: f04f 0e01    	mov.w	lr, #0x1
700b65d2: f8cd e004    	str.w	lr, [sp, #0x4]
700b65d6: e7ff         	b	0x700b65d8 <HwiP_undefined_handler+0x18> @ imm = #-0x2
700b65d8: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b65dc: f1be 0f00    	cmp.w	lr, #0x0
700b65e0: d001         	beq	0x700b65e6 <HwiP_undefined_handler+0x26> @ imm = #0x2
700b65e2: e7ff         	b	0x700b65e4 <HwiP_undefined_handler+0x24> @ imm = #-0x2
700b65e4: e7f8         	b	0x700b65d8 <HwiP_undefined_handler+0x18> @ imm = #-0x10
700b65e6: f1a7 0408    	sub.w	r4, r7, #0x8
700b65ea: 46a5         	mov	sp, r4
700b65ec: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b65f0: f3de 8f00    	subs	pc, lr, #0x0
700b65f4: bf00         	nop
700b65f6: bf00         	nop
700b65f8: bf00         	nop
700b65fa: bf00         	nop
700b65fc: bf00         	nop
700b65fe: bf00         	nop

700b6600 <HwiP_prefetch_abort_handler>:
700b6600: b5d0         	push	{r4, r6, r7, lr}
700b6602: af02         	add	r7, sp, #0x8
700b6604: b082         	sub	sp, #0x8
700b6606: 466c         	mov	r4, sp
700b6608: f36f 0402    	bfc	r4, #0, #3
700b660c: 46a5         	mov	sp, r4
700b660e: f04f 0e01    	mov.w	lr, #0x1
700b6612: f8cd e004    	str.w	lr, [sp, #0x4]
700b6616: e7ff         	b	0x700b6618 <HwiP_prefetch_abort_handler+0x18> @ imm = #-0x2
700b6618: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b661c: f1be 0f00    	cmp.w	lr, #0x0
700b6620: d001         	beq	0x700b6626 <HwiP_prefetch_abort_handler+0x26> @ imm = #0x2
700b6622: e7ff         	b	0x700b6624 <HwiP_prefetch_abort_handler+0x24> @ imm = #-0x2
700b6624: e7f8         	b	0x700b6618 <HwiP_prefetch_abort_handler+0x18> @ imm = #-0x10
700b6626: f1a7 0408    	sub.w	r4, r7, #0x8
700b662a: 46a5         	mov	sp, r4
700b662c: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b6630: f3de 8f04    	subs	pc, lr, #0x4
700b6634: bf00         	nop
700b6636: bf00         	nop
700b6638: bf00         	nop
700b663a: bf00         	nop
700b663c: bf00         	nop
700b663e: bf00         	nop

700b6640 <HwiP_data_abort_handler_c>:
700b6640: b5d0         	push	{r4, r6, r7, lr}
700b6642: af02         	add	r7, sp, #0x8
700b6644: b082         	sub	sp, #0x8
700b6646: 466c         	mov	r4, sp
700b6648: f36f 0402    	bfc	r4, #0, #3
700b664c: 46a5         	mov	sp, r4
700b664e: f04f 0e01    	mov.w	lr, #0x1
700b6652: f8cd e004    	str.w	lr, [sp, #0x4]
700b6656: e7ff         	b	0x700b6658 <HwiP_data_abort_handler_c+0x18> @ imm = #-0x2
700b6658: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b665c: f1be 0f00    	cmp.w	lr, #0x0
700b6660: d001         	beq	0x700b6666 <HwiP_data_abort_handler_c+0x26> @ imm = #0x2
700b6662: e7ff         	b	0x700b6664 <HwiP_data_abort_handler_c+0x24> @ imm = #-0x2
700b6664: e7f8         	b	0x700b6658 <HwiP_data_abort_handler_c+0x18> @ imm = #-0x10
700b6666: f1a7 0408    	sub.w	r4, r7, #0x8
700b666a: 46a5         	mov	sp, r4
700b666c: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b6670: f3de 8f04    	subs	pc, lr, #0x4

700b6674 <HwiP_disable>:
700b6674: e10f0000     	mrs	r0, apsr
700b6678: e380c080     	orr	r12, r0, #128
700b667c: e129f00c     	msr	CPSR_fc, r12
700b6680: e12fff1e     	bx	lr

700b6684 <HwiP_disableFIQ>:
700b6684: e10f0000     	mrs	r0, apsr
700b6688: e380c040     	orr	r12, r0, #64
700b668c: e129f00c     	msr	CPSR_fc, r12
700b6690: e12fff1e     	bx	lr

700b6694 <HwiP_enable>:
700b6694: e10f0000     	mrs	r0, apsr
700b6698: e3c0c080     	bic	r12, r0, #128
700b669c: e129f00c     	msr	CPSR_fc, r12
700b66a0: e12fff1e     	bx	lr

700b66a4 <HwiP_enableFIQ>:
700b66a4: e10f0000     	mrs	r0, apsr
700b66a8: e3c0c040     	bic	r12, r0, #64
700b66ac: e129f00c     	msr	CPSR_fc, r12
700b66b0: e12fff1e     	bx	lr

700b66b4 <HwiP_restore>:
700b66b4: e129f000     	msr	CPSR_fc, r0
700b66b8: e12fff1e     	bx	lr

700b66bc <HwiP_enableVIC>:
700b66bc: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b66c0: e3800401     	orr	r0, r0, #16777216
700b66c4: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b66c8: e12fff1e     	bx	lr

700b66cc <HwiP_disableVIC>:
700b66cc: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b66d0: e3c00401     	bic	r0, r0, #16777216
700b66d4: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b66d8: e12fff1e     	bx	lr

700b66dc <HwiP_getCPSR>:
700b66dc: e10f0000     	mrs	r0, apsr
700b66e0: e12fff1e     	bx	lr
		...

700b6700 <HwiP_data_abort_handler>:
700b6700: e92d101f     	push	{r0, r1, r2, r3, r4, r12}
700b6704: e14f0000     	mrs	r0, spsr
700b6708: e2001020     	and	r1, r0, #32
700b670c: e3510000     	cmp	r1, #0
700b6710: 0a000000     	beq	0x700b6718 <ARM_STATE>  @ imm = #0x0
700b6714: e24ee002     	sub	lr, lr, #2

700b6718 <ARM_STATE>:
700b6718: e24ee004     	sub	lr, lr, #4

700b671c <END>:
700b671c: e52de004     	str	lr, [sp, #-0x4]!
700b6720: e14fe000     	mrs	lr, spsr
700b6724: e52de004     	str	lr, [sp, #-0x4]!
700b6728: e59f1014     	ldr	r1, [pc, #0x14]         @ 0x700b6744 <HwiP_data_abort_handler_const>
700b672c: e12fff31     	blx	r1
700b6730: e49de004     	ldr	lr, [sp], #4
700b6734: e16ff00e     	msr	SPSR_fsxc, lr
700b6738: e49de004     	ldr	lr, [sp], #4
700b673c: e8bd101f     	pop	{r0, r1, r2, r3, r4, r12}
700b6740: e1b0f00e     	movs	pc, lr

700b6744 <HwiP_data_abort_handler_const>:
700b6744: 41 66 0b 70  	.word	0x700b6641
700b6748: 00 f0 20 e3  	.word	0xe320f000
700b674c: 00 f0 20 e3  	.word	0xe320f000
700b6750: 00 f0 20 e3  	.word	0xe320f000
700b6754: 00 f0 20 e3  	.word	0xe320f000
700b6758: 00 f0 20 e3  	.word	0xe320f000
700b675c: 00 f0 20 e3  	.word	0xe320f000
700b6760: 00 f0 20 e3  	.word	0xe320f000
700b6764: 00 f0 20 e3  	.word	0xe320f000
700b6768: 00 f0 20 e3  	.word	0xe320f000
700b676c: 00 f0 20 e3  	.word	0xe320f000
700b6770: 00 f0 20 e3  	.word	0xe320f000
700b6774: 00 f0 20 e3  	.word	0xe320f000
700b6778: 00 f0 20 e3  	.word	0xe320f000
700b677c: 00 f0 20 e3  	.word	0xe320f000
700b6780: 00 f0 20 e3  	.word	0xe320f000
700b6784: 00 f0 20 e3  	.word	0xe320f000
700b6788: 00 f0 20 e3  	.word	0xe320f000
700b678c: 00 f0 20 e3  	.word	0xe320f000
700b6790: 00 f0 20 e3  	.word	0xe320f000
700b6794: 00 f0 20 e3  	.word	0xe320f000
700b6798: 00 f0 20 e3  	.word	0xe320f000
700b679c: 00 f0 20 e3  	.word	0xe320f000
700b67a0: 00 f0 20 e3  	.word	0xe320f000
700b67a4: 00 f0 20 e3  	.word	0xe320f000
700b67a8: 00 f0 20 e3  	.word	0xe320f000
700b67ac: 00 f0 20 e3  	.word	0xe320f000
700b67b0: 00 f0 20 e3  	.word	0xe320f000
700b67b4: 00 f0 20 e3  	.word	0xe320f000
700b67b8: 00 f0 20 e3  	.word	0xe320f000
700b67bc: 00 f0 20 e3  	.word	0xe320f000
700b67c0: 00 f0 20 e3  	.word	0xe320f000
700b67c4: 00 f0 20 e3  	.word	0xe320f000
700b67c8: 00 f0 20 e3  	.word	0xe320f000
700b67cc: 00 f0 20 e3  	.word	0xe320f000
700b67d0: 00 f0 20 e3  	.word	0xe320f000
700b67d4: 00 f0 20 e3  	.word	0xe320f000
700b67d8: 00 f0 20 e3  	.word	0xe320f000
700b67dc: 00 f0 20 e3  	.word	0xe320f000
700b67e0: 00 f0 20 e3  	.word	0xe320f000
700b67e4: 00 f0 20 e3  	.word	0xe320f000
700b67e8: 00 f0 20 e3  	.word	0xe320f000
700b67ec: 00 f0 20 e3  	.word	0xe320f000
700b67f0: 00 f0 20 e3  	.word	0xe320f000
700b67f4: 00 f0 20 e3  	.word	0xe320f000
700b67f8: 00 f0 20 e3  	.word	0xe320f000
700b67fc: 00 f0 20 e3  	.word	0xe320f000

700b6800 <HwiP_irq_handler>:
700b6800: eaffecfe     	b	0x700b1c00 <_tx_thread_context_save> @ imm = #-0x4c08

700b6804 <__tx_irq_processing_return>:
700b6804: fafffeb1     	blx	0x700b62d0 <HwiP_irq_handler_c> @ imm = #-0x53c
700b6808: eaffd5a5     	b	0x700abea4 <_tx_thread_context_restore> @ imm = #-0xa96c
700b680c: eafffffe     	b	0x700b680c <__tx_irq_processing_return+0x8> @ imm = #-0x8
700b6810: e320f000     	nop
700b6814: e320f000     	nop
700b6818: e320f000     	nop
700b681c: e320f000     	nop
700b6820: e320f000     	nop
700b6824: e320f000     	nop
700b6828: e320f000     	nop
700b682c: e320f000     	nop
700b6830: e320f000     	nop
700b6834: e320f000     	nop
700b6838: e320f000     	nop
700b683c: e320f000     	nop
700b6840: e320f000     	nop
700b6844: e320f000     	nop
700b6848: e320f000     	nop
700b684c: e320f000     	nop
700b6850: e320f000     	nop
700b6854: e320f000     	nop
700b6858: e320f000     	nop
700b685c: e320f000     	nop
700b6860: e320f000     	nop
700b6864: e320f000     	nop
700b6868: e320f000     	nop
700b686c: e320f000     	nop
700b6870: e320f000     	nop
700b6874: e320f000     	nop
700b6878: e320f000     	nop
700b687c: e320f000     	nop
700b6880: e320f000     	nop
700b6884: e320f000     	nop
700b6888: e320f000     	nop
700b688c: e320f000     	nop
700b6890: e320f000     	nop
700b6894: e320f000     	nop
700b6898: e320f000     	nop
700b689c: e320f000     	nop
700b68a0: e320f000     	nop
700b68a4: e320f000     	nop
700b68a8: e320f000     	nop
700b68ac: e320f000     	nop
700b68b0: e320f000     	nop
700b68b4: e320f000     	nop
700b68b8: e320f000     	nop
700b68bc: e320f000     	nop
700b68c0: e320f000     	nop
700b68c4: e320f000     	nop
700b68c8: e320f000     	nop
700b68cc: e320f000     	nop
700b68d0: e320f000     	nop
700b68d4: e320f000     	nop
700b68d8: e320f000     	nop
700b68dc: e320f000     	nop
700b68e0: e320f000     	nop
700b68e4: e320f000     	nop
700b68e8: e320f000     	nop
700b68ec: e320f000     	nop
700b68f0: e320f000     	nop
700b68f4: e320f000     	nop
700b68f8: e320f000     	nop
700b68fc: e320f000     	nop

700b6900 <HwiP_svc_handler>:
700b6900: e320f000     	nop
700b6904: eafffffe     	b	0x700b6904 <HwiP_svc_handler+0x4> @ imm = #-0x8
700b6908: e320f000     	nop
700b690c: e12fff1e     	bx	lr
700b6910: e320f000     	nop
700b6914: e320f000     	nop
700b6918: e320f000     	nop
700b691c: e320f000     	nop
700b6920: e320f000     	nop
700b6924: e320f000     	nop
700b6928: e320f000     	nop
700b692c: e320f000     	nop
700b6930: e320f000     	nop
700b6934: e320f000     	nop
700b6938: e320f000     	nop
700b693c: e320f000     	nop
700b6940: e320f000     	nop
700b6944: e320f000     	nop
700b6948: e320f000     	nop
700b694c: e320f000     	nop
700b6950: e320f000     	nop
700b6954: e320f000     	nop
700b6958: e320f000     	nop
700b695c: e320f000     	nop
700b6960: e320f000     	nop
700b6964: e320f000     	nop
700b6968: e320f000     	nop
700b696c: e320f000     	nop
700b6970: e320f000     	nop
700b6974: e320f000     	nop
700b6978: e320f000     	nop
700b697c: e320f000     	nop
700b6980: e320f000     	nop
700b6984: e320f000     	nop
700b6988: e320f000     	nop
700b698c: e320f000     	nop
700b6990: e320f000     	nop
700b6994: e320f000     	nop
700b6998: e320f000     	nop
700b699c: e320f000     	nop
700b69a0: e320f000     	nop
700b69a4: e320f000     	nop
700b69a8: e320f000     	nop
700b69ac: e320f000     	nop
700b69b0: e320f000     	nop
700b69b4: e320f000     	nop
700b69b8: e320f000     	nop
700b69bc: e320f000     	nop
700b69c0: e320f000     	nop
700b69c4: e320f000     	nop
700b69c8: e320f000     	nop
700b69cc: e320f000     	nop
700b69d0: e320f000     	nop
700b69d4: e320f000     	nop
700b69d8: e320f000     	nop
700b69dc: e320f000     	nop
700b69e0: e320f000     	nop
700b69e4: e320f000     	nop
700b69e8: e320f000     	nop
700b69ec: e320f000     	nop
700b69f0: e320f000     	nop
700b69f4: e320f000     	nop
700b69f8: e320f000     	nop
700b69fc: e320f000     	nop

700b6a00 <_tx_initialize_low_level>:
700b6a00: e320f000     	nop
700b6a04: e12fff1e     	bx	lr
		...

Disassembly of section .text.cache:

700b6b00 <CacheP_disableL1d>:
700b6b00: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6b04: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6b08: e3c00004     	bic	r0, r0, #4
700b6b0c: f57ff04f     	dsb	sy
700b6b10: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6b14: e3060d2c     	movw	r0, #0x6d2c
700b6b18: e347000b     	movt	r0, #0x700b
700b6b1c: e12fff30     	blx	r0
700b6b20: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6b24: e12fff1e     	bx	lr

700b6b28 <CacheP_disableL1p>:
700b6b28: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6b2c: e3c00a01     	bic	r0, r0, #4096
700b6b30: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6b34: ee071f15     	mcr	p15, #0x0, r1, c7, c5, #0x0
700b6b38: f57ff06f     	isb	sy
700b6b3c: e12fff1e     	bx	lr

700b6b40 <CacheP_enableL1d>:
700b6b40: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6b44: e3800004     	orr	r0, r0, #4
700b6b48: f57ff04f     	dsb	sy
700b6b4c: ee0f1f15     	mcr	p15, #0x0, r1, c15, c5, #0x0
700b6b50: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6b54: e12fff1e     	bx	lr

700b6b58 <CacheP_enableL1p>:
700b6b58: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6b5c: e3800a01     	orr	r0, r0, #4096
700b6b60: ee071f15     	mcr	p15, #0x0, r1, c7, c5, #0x0
700b6b64: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6b68: f57ff06f     	isb	sy
700b6b6c: e12fff1e     	bx	lr

700b6b70 <CacheP_invL1d>:
700b6b70: e52d4004     	str	r4, [sp, #-0x4]!
700b6b74: e0801001     	add	r1, r0, r1
700b6b78: e59f3024     	ldr	r3, [pc, #0x24]         @ 0x700b6ba4 <l1dCacheLineSizeInvL1dAddr>
700b6b7c: e5933000     	ldr	r3, [r3]
700b6b80: e2434001     	sub	r4, r3, #1
700b6b84: e1c00004     	bic	r0, r0, r4

700b6b88 <invL1dCache_loop>:
700b6b88: ee070f36     	mcr	p15, #0x0, r0, c7, c6, #0x1
700b6b8c: e0800003     	add	r0, r0, r3
700b6b90: e1500001     	cmp	r0, r1
700b6b94: 3afffffb     	blo	0x700b6b88 <invL1dCache_loop> @ imm = #-0x14
700b6b98: f57ff04f     	dsb	sy
700b6b9c: e49d4004     	ldr	r4, [sp], #4
700b6ba0: e12fff1e     	bx	lr

700b6ba4 <l1dCacheLineSizeInvL1dAddr>:
700b6ba4: e8 86 0b 70  	.word	0x700b86e8

700b6ba8 <CacheP_invL1p>:
700b6ba8: e52d4004     	str	r4, [sp, #-0x4]!
700b6bac: e0801001     	add	r1, r0, r1
700b6bb0: e59f3028     	ldr	r3, [pc, #0x28]         @ 0x700b6be0 <l1pCacheLineSizeAddr>
700b6bb4: e5933000     	ldr	r3, [r3]
700b6bb8: e2434001     	sub	r4, r3, #1
700b6bbc: e1c00004     	bic	r0, r0, r4

700b6bc0 <invL1pCache_loop>:
700b6bc0: ee070f35     	mcr	p15, #0x0, r0, c7, c5, #0x1
700b6bc4: e0800003     	add	r0, r0, r3
700b6bc8: e1500001     	cmp	r0, r1
700b6bcc: 3afffffb     	blo	0x700b6bc0 <invL1pCache_loop> @ imm = #-0x14
700b6bd0: f57ff04f     	dsb	sy
700b6bd4: f57ff06f     	isb	sy
700b6bd8: e49d4004     	ldr	r4, [sp], #4
700b6bdc: e12fff1e     	bx	lr

700b6be0 <l1pCacheLineSizeAddr>:
700b6be0: ec 86 0b 70  	.word	0x700b86ec

700b6be4 <CacheP_invL1dAll>:
700b6be4: ee0f0f15     	mcr	p15, #0x0, r0, c15, c5, #0x0
700b6be8: e12fff1e     	bx	lr

700b6bec <CacheP_invL1pAll>:
700b6bec: ee070f15     	mcr	p15, #0x0, r0, c7, c5, #0x0
700b6bf0: e12fff1e     	bx	lr

700b6bf4 <CacheP_wb>:
700b6bf4: e92d0030     	push	{r4, r5}
700b6bf8: f57ff05f     	dmb	sy
700b6bfc: e0801001     	add	r1, r0, r1
700b6c00: e59f4024     	ldr	r4, [pc, #0x24]         @ 0x700b6c2c <l1dCacheLineSizeWbAddr>
700b6c04: e5944000     	ldr	r4, [r4]
700b6c08: e2445001     	sub	r5, r4, #1
700b6c0c: e1c00005     	bic	r0, r0, r5

700b6c10 <writeback>:
700b6c10: ee070f3a     	mcr	p15, #0x0, r0, c7, c10, #0x1
700b6c14: e0800004     	add	r0, r0, r4
700b6c18: e1500001     	cmp	r0, r1
700b6c1c: 3afffffb     	blo	0x700b6c10 <writeback>  @ imm = #-0x14
700b6c20: f57ff04f     	dsb	sy
700b6c24: e8bd0030     	pop	{r4, r5}
700b6c28: e12fff1e     	bx	lr

700b6c2c <l1dCacheLineSizeWbAddr>:
700b6c2c: e8 86 0b 70  	.word	0x700b86e8

700b6c30 <CacheP_wbInv>:
700b6c30: e92d0030     	push	{r4, r5}
700b6c34: f57ff05f     	dmb	sy
700b6c38: e0801001     	add	r1, r0, r1
700b6c3c: e59f4024     	ldr	r4, [pc, #0x24]         @ 0x700b6c68 <l1dCacheLineSizeWbInvAddr>
700b6c40: e5944000     	ldr	r4, [r4]
700b6c44: e2445001     	sub	r5, r4, #1
700b6c48: e1c00005     	bic	r0, r0, r5

700b6c4c <writebackInv>:
700b6c4c: ee070f3e     	mcr	p15, #0x0, r0, c7, c14, #0x1
700b6c50: e0800004     	add	r0, r0, r4
700b6c54: e1500001     	cmp	r0, r1
700b6c58: 3afffffb     	blo	0x700b6c4c <writebackInv> @ imm = #-0x14
700b6c5c: f57ff04f     	dsb	sy
700b6c60: e8bd0030     	pop	{r4, r5}
700b6c64: e12fff1e     	bx	lr

700b6c68 <l1dCacheLineSizeWbInvAddr>:
700b6c68: e8 86 0b 70  	.word	0x700b86e8

700b6c6c <CacheP_wbAll>:
700b6c6c: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6c70: f57ff05f     	dmb	sy
700b6c74: ee300f30     	mrc	p15, #0x1, r0, c0, c0, #0x1
700b6c78: e2103407     	ands	r3, r0, #117440512
700b6c7c: e1a03ba3     	lsr	r3, r3, #23
700b6c80: 0a00001d     	beq	0x700b6cfc <wbafinished> @ imm = #0x74
700b6c84: e3a0a000     	mov	r10, #0

700b6c88 <wbaloop1>:
700b6c88: e08a20aa     	add	r2, r10, r10, lsr #1
700b6c8c: e1a01230     	lsr	r1, r0, r2
700b6c90: e2011007     	and	r1, r1, #7
700b6c94: e3510002     	cmp	r1, #2
700b6c98: ba000014     	blt	0x700b6cf0 <wbaskip>    @ imm = #0x50
700b6c9c: e10f6000     	mrs	r6, apsr
700b6ca0: f10c0080     	cpsid	i
700b6ca4: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6ca8: f57ff06f     	isb	sy
700b6cac: ee301f10     	mrc	p15, #0x1, r1, c0, c0, #0x0
700b6cb0: e121f006     	msr	CPSR_c, r6
700b6cb4: e2012007     	and	r2, r1, #7
700b6cb8: e2822004     	add	r2, r2, #4
700b6cbc: e30043ff     	movw	r4, #0x3ff
700b6cc0: e01441a1     	ands	r4, r4, r1, lsr #3
700b6cc4: e16f5f14     	clz	r5, r4
700b6cc8: e3077fff     	movw	r7, #0x7fff
700b6ccc: e01776a1     	ands	r7, r7, r1, lsr #13

700b6cd0 <wbaloop2>:
700b6cd0: e1a09004     	mov	r9, r4

700b6cd4 <wbaloop3>:
700b6cd4: e18ab519     	orr	r11, r10, r9, lsl r5
700b6cd8: e18bb217     	orr	r11, r11, r7, lsl r2
700b6cdc: ee07bf5a     	mcr	p15, #0x0, r11, c7, c10, #0x2
700b6ce0: e2599001     	subs	r9, r9, #1
700b6ce4: aafffffa     	bge	0x700b6cd4 <wbaloop3>   @ imm = #-0x18
700b6ce8: e2577001     	subs	r7, r7, #1
700b6cec: aafffff7     	bge	0x700b6cd0 <wbaloop2>   @ imm = #-0x24

700b6cf0 <wbaskip>:
700b6cf0: e28aa002     	add	r10, r10, #2
700b6cf4: e153000a     	cmp	r3, r10
700b6cf8: caffffe2     	bgt	0x700b6c88 <wbaloop1>   @ imm = #-0x78

700b6cfc <wbafinished>:
700b6cfc: e3a0a000     	mov	r10, #0
700b6d00: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6d04: f57ff04f     	dsb	sy
700b6d08: f57ff06f     	isb	sy
700b6d0c: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6d10: e12fff1e     	bx	lr

700b6d14 <CacheP_wbInvAll>:
700b6d14: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6d18: e3060d2c     	movw	r0, #0x6d2c
700b6d1c: e347000b     	movt	r0, #0x700b
700b6d20: e12fff30     	blx	r0
700b6d24: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6d28: e12fff1e     	bx	lr

700b6d2c <CacheP_wbInvAllAsm>:
700b6d2c: f57ff05f     	dmb	sy
700b6d30: ee300f30     	mrc	p15, #0x1, r0, c0, c0, #0x1
700b6d34: e2103407     	ands	r3, r0, #117440512
700b6d38: e1a03ba3     	lsr	r3, r3, #23
700b6d3c: 0a00001d     	beq	0x700b6db8 <finished>   @ imm = #0x74
700b6d40: e3a0a000     	mov	r10, #0

700b6d44 <loop1>:
700b6d44: e08a20aa     	add	r2, r10, r10, lsr #1
700b6d48: e1a01230     	lsr	r1, r0, r2
700b6d4c: e2011007     	and	r1, r1, #7
700b6d50: e3510002     	cmp	r1, #2
700b6d54: ba000014     	blt	0x700b6dac <skip>       @ imm = #0x50
700b6d58: e10f6000     	mrs	r6, apsr
700b6d5c: f10c0080     	cpsid	i
700b6d60: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6d64: f57ff06f     	isb	sy
700b6d68: ee301f10     	mrc	p15, #0x1, r1, c0, c0, #0x0
700b6d6c: e121f006     	msr	CPSR_c, r6
700b6d70: e2012007     	and	r2, r1, #7
700b6d74: e2822004     	add	r2, r2, #4
700b6d78: e30043ff     	movw	r4, #0x3ff
700b6d7c: e01441a1     	ands	r4, r4, r1, lsr #3
700b6d80: e16f5f14     	clz	r5, r4
700b6d84: e3077fff     	movw	r7, #0x7fff
700b6d88: e01776a1     	ands	r7, r7, r1, lsr #13

700b6d8c <loop2>:
700b6d8c: e1a09004     	mov	r9, r4

700b6d90 <loop3>:
700b6d90: e18ab519     	orr	r11, r10, r9, lsl r5
700b6d94: e18bb217     	orr	r11, r11, r7, lsl r2
700b6d98: ee07bf5e     	mcr	p15, #0x0, r11, c7, c14, #0x2
700b6d9c: e2599001     	subs	r9, r9, #1
700b6da0: aafffffa     	bge	0x700b6d90 <loop3>      @ imm = #-0x18
700b6da4: e2577001     	subs	r7, r7, #1
700b6da8: aafffff7     	bge	0x700b6d8c <loop2>      @ imm = #-0x24

700b6dac <skip>:
700b6dac: e28aa002     	add	r10, r10, #2
700b6db0: e153000a     	cmp	r3, r10
700b6db4: caffffe2     	bgt	0x700b6d44 <loop1>      @ imm = #-0x78

700b6db8 <finished>:
700b6db8: e3a0a000     	mov	r10, #0
700b6dbc: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6dc0: f57ff04f     	dsb	sy
700b6dc4: f57ff06f     	isb	sy
700b6dc8: e12fff1e     	bx	lr

700b6dcc <CacheP_getEnabled>:
700b6dcc: e3a00000     	mov	r0, #0
700b6dd0: ee111f10     	mrc	p15, #0x0, r1, c1, c0, #0x0
700b6dd4: e3110a01     	tst	r1, #4096
700b6dd8: 12800001     	addne	r0, r0, #1
700b6ddc: e3110004     	tst	r1, #4
700b6de0: 12800002     	addne	r0, r0, #2
700b6de4: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6de8: e3110002     	tst	r1, #2
700b6dec: 0a000003     	beq	0x700b6e00 <getEnabledDone> @ imm = #0xc
700b6df0: e3100001     	tst	r0, #1
700b6df4: 12800004     	addne	r0, r0, #4
700b6df8: e3100002     	tst	r0, #2
700b6dfc: 12800008     	addne	r0, r0, #8

700b6e00 <getEnabledDone>:
700b6e00: e12fff1e     	bx	lr

700b6e04 <CacheP_getCacheLevelInfo>:
700b6e04: ee400f10     	mcr	p15, #0x2, r0, c0, c0, #0x0
700b6e08: ee300f10     	mrc	p15, #0x1, r0, c0, c0, #0x0
700b6e0c: e12fff1e     	bx	lr

700b6e10 <CacheP_configForceWrThru>:
700b6e10: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6e14: e3500000     	cmp	r0, #0
700b6e18: 0a000001     	beq	0x700b6e24 <FWT_disable> @ imm = #0x4
700b6e1c: e3811c02     	orr	r1, r1, #512
700b6e20: ea000000     	b	0x700b6e28 <FWT_exit>   @ imm = #0x0

700b6e24 <FWT_disable>:
700b6e24: e3c11c02     	bic	r1, r1, #512

700b6e28 <FWT_exit>:
700b6e28: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b6e2c: e12fff1e     	bx	lr

700b6e30 <CacheP_setDLFO>:
700b6e30: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6e34: e3811a02     	orr	r1, r1, #8192
700b6e38: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b6e3c: e12fff1e     	bx	lr

700b6e40 <CacheP_init>:
700b6e40: b580         	push	{r7, lr}
700b6e42: b084         	sub	sp, #0x10
700b6e44: 2000         	movs	r0, #0x0
700b6e46: f7ff efde    	blx	0x700b6e04 <CacheP_getCacheLevelInfo> @ imm = #-0x44
700b6e4a: 9003         	str	r0, [sp, #0xc]
700b6e4c: 9803         	ldr	r0, [sp, #0xc]
700b6e4e: f000 0007    	and	r0, r0, #0x7
700b6e52: 1c81         	adds	r1, r0, #0x2
700b6e54: 2004         	movs	r0, #0x4
700b6e56: 9001         	str	r0, [sp, #0x4]
700b6e58: 4088         	lsls	r0, r1
700b6e5a: 3820         	subs	r0, #0x20
700b6e5c: fab0 f080    	clz	r0, r0
700b6e60: 0940         	lsrs	r0, r0, #0x5
700b6e62: f000 faad    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x55a
700b6e66: 2001         	movs	r0, #0x1
700b6e68: f7ff efcc    	blx	0x700b6e04 <CacheP_getCacheLevelInfo> @ imm = #-0x68
700b6e6c: 4601         	mov	r1, r0
700b6e6e: 9801         	ldr	r0, [sp, #0x4]
700b6e70: 9103         	str	r1, [sp, #0xc]
700b6e72: 9903         	ldr	r1, [sp, #0xc]
700b6e74: f001 0107    	and	r1, r1, #0x7
700b6e78: 3102         	adds	r1, #0x2
700b6e7a: 4088         	lsls	r0, r1
700b6e7c: 3820         	subs	r0, #0x20
700b6e7e: fab0 f080    	clz	r0, r0
700b6e82: 0940         	lsrs	r0, r0, #0x5
700b6e84: f000 fa9c    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x538
700b6e88: f7ff efa0    	blx	0x700b6dcc <CacheP_getEnabled> @ imm = #-0xc0
700b6e8c: 9002         	str	r0, [sp, #0x8]
700b6e8e: 9802         	ldr	r0, [sp, #0x8]
700b6e90: b120         	cbz	r0, 0x700b6e9c <CacheP_init+0x5c> @ imm = #0x8
700b6e92: e7ff         	b	0x700b6e94 <CacheP_init+0x54> @ imm = #-0x2
700b6e94: 200f         	movs	r0, #0xf
700b6e96: f000 f81b    	bl	0x700b6ed0 <CacheP_disable> @ imm = #0x36
700b6e9a: e7ff         	b	0x700b6e9c <CacheP_init+0x5c> @ imm = #-0x2
700b6e9c: f647 00e8    	movw	r0, #0x78e8
700b6ea0: f2c7 000b    	movt	r0, #0x700b
700b6ea4: 6800         	ldr	r0, [r0]
700b6ea6: b158         	cbz	r0, 0x700b6ec0 <CacheP_init+0x80> @ imm = #0x16
700b6ea8: e7ff         	b	0x700b6eaa <CacheP_init+0x6a> @ imm = #-0x2
700b6eaa: f647 00e8    	movw	r0, #0x78e8
700b6eae: f2c7 000b    	movt	r0, #0x700b
700b6eb2: 6840         	ldr	r0, [r0, #0x4]
700b6eb4: f7ff efac    	blx	0x700b6e10 <CacheP_configForceWrThru> @ imm = #-0xa8
700b6eb8: 200f         	movs	r0, #0xf
700b6eba: f000 f831    	bl	0x700b6f20 <CacheP_enable> @ imm = #0x62
700b6ebe: e7ff         	b	0x700b6ec0 <CacheP_init+0x80> @ imm = #-0x2
700b6ec0: b004         	add	sp, #0x10
700b6ec2: bd80         	pop	{r7, pc}
700b6ec4: bf00         	nop
700b6ec6: bf00         	nop
700b6ec8: bf00         	nop
700b6eca: bf00         	nop
700b6ecc: bf00         	nop
700b6ece: bf00         	nop

700b6ed0 <CacheP_disable>:
700b6ed0: b580         	push	{r7, lr}
700b6ed2: b084         	sub	sp, #0x10
700b6ed4: 9003         	str	r0, [sp, #0xc]
700b6ed6: f7ff ef7a    	blx	0x700b6dcc <CacheP_getEnabled> @ imm = #-0x10c
700b6eda: 9002         	str	r0, [sp, #0x8]
700b6edc: 9902         	ldr	r1, [sp, #0x8]
700b6ede: 9803         	ldr	r0, [sp, #0xc]
700b6ee0: 4008         	ands	r0, r1
700b6ee2: 0780         	lsls	r0, r0, #0x1e
700b6ee4: 2800         	cmp	r0, #0x0
700b6ee6: d509         	bpl	0x700b6efc <CacheP_disable+0x2c> @ imm = #0x12
700b6ee8: e7ff         	b	0x700b6eea <CacheP_disable+0x1a> @ imm = #-0x2
700b6eea: f7ff ebc4    	blx	0x700b6674 <HwiP_disable> @ imm = #-0x878
700b6eee: 9001         	str	r0, [sp, #0x4]
700b6ef0: f7ff ee06    	blx	0x700b6b00 <CacheP_disableL1d> @ imm = #-0x3f4
700b6ef4: 9801         	ldr	r0, [sp, #0x4]
700b6ef6: f7ff ebde    	blx	0x700b66b4 <HwiP_restore> @ imm = #-0x844
700b6efa: e7ff         	b	0x700b6efc <CacheP_disable+0x2c> @ imm = #-0x2
700b6efc: 9902         	ldr	r1, [sp, #0x8]
700b6efe: 9803         	ldr	r0, [sp, #0xc]
700b6f00: 4008         	ands	r0, r1
700b6f02: 07c0         	lsls	r0, r0, #0x1f
700b6f04: b148         	cbz	r0, 0x700b6f1a <CacheP_disable+0x4a> @ imm = #0x12
700b6f06: e7ff         	b	0x700b6f08 <CacheP_disable+0x38> @ imm = #-0x2
700b6f08: f7ff ebb4    	blx	0x700b6674 <HwiP_disable> @ imm = #-0x898
700b6f0c: 9001         	str	r0, [sp, #0x4]
700b6f0e: f7ff ee0c    	blx	0x700b6b28 <CacheP_disableL1p> @ imm = #-0x3e8
700b6f12: 9801         	ldr	r0, [sp, #0x4]
700b6f14: f7ff ebce    	blx	0x700b66b4 <HwiP_restore> @ imm = #-0x864
700b6f18: e7ff         	b	0x700b6f1a <CacheP_disable+0x4a> @ imm = #-0x2
700b6f1a: b004         	add	sp, #0x10
700b6f1c: bd80         	pop	{r7, pc}
700b6f1e: bf00         	nop

700b6f20 <CacheP_enable>:
700b6f20: b580         	push	{r7, lr}
700b6f22: b082         	sub	sp, #0x8
700b6f24: 9001         	str	r0, [sp, #0x4]
700b6f26: f7ff ef52    	blx	0x700b6dcc <CacheP_getEnabled> @ imm = #-0x15c
700b6f2a: 43c0         	mvns	r0, r0
700b6f2c: 9000         	str	r0, [sp]
700b6f2e: 9900         	ldr	r1, [sp]
700b6f30: 9801         	ldr	r0, [sp, #0x4]
700b6f32: 4008         	ands	r0, r1
700b6f34: 0780         	lsls	r0, r0, #0x1e
700b6f36: 2800         	cmp	r0, #0x0
700b6f38: d503         	bpl	0x700b6f42 <CacheP_enable+0x22> @ imm = #0x6
700b6f3a: e7ff         	b	0x700b6f3c <CacheP_enable+0x1c> @ imm = #-0x2
700b6f3c: f7ff ee00    	blx	0x700b6b40 <CacheP_enableL1d> @ imm = #-0x400
700b6f40: e7ff         	b	0x700b6f42 <CacheP_enable+0x22> @ imm = #-0x2
700b6f42: 9900         	ldr	r1, [sp]
700b6f44: 9801         	ldr	r0, [sp, #0x4]
700b6f46: 4008         	ands	r0, r1
700b6f48: 07c0         	lsls	r0, r0, #0x1f
700b6f4a: b118         	cbz	r0, 0x700b6f54 <CacheP_enable+0x34> @ imm = #0x6
700b6f4c: e7ff         	b	0x700b6f4e <CacheP_enable+0x2e> @ imm = #-0x2
700b6f4e: f7ff ee04    	blx	0x700b6b58 <CacheP_enableL1p> @ imm = #-0x3f8
700b6f52: e7ff         	b	0x700b6f54 <CacheP_enable+0x34> @ imm = #-0x2
700b6f54: b002         	add	sp, #0x8
700b6f56: bd80         	pop	{r7, pc}
700b6f58: bf00         	nop
700b6f5a: bf00         	nop
700b6f5c: bf00         	nop
700b6f5e: bf00         	nop

700b6f60 <CacheP_inv>:
700b6f60: b580         	push	{r7, lr}
700b6f62: b084         	sub	sp, #0x10
700b6f64: 9003         	str	r0, [sp, #0xc]
700b6f66: 9102         	str	r1, [sp, #0x8]
700b6f68: 9201         	str	r2, [sp, #0x4]
700b6f6a: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b6f6e: 07c0         	lsls	r0, r0, #0x1f
700b6f70: b128         	cbz	r0, 0x700b6f7e <CacheP_inv+0x1e> @ imm = #0xa
700b6f72: e7ff         	b	0x700b6f74 <CacheP_inv+0x14> @ imm = #-0x2
700b6f74: 9803         	ldr	r0, [sp, #0xc]
700b6f76: 9902         	ldr	r1, [sp, #0x8]
700b6f78: f7ff ee16    	blx	0x700b6ba8 <CacheP_invL1p> @ imm = #-0x3d4
700b6f7c: e7ff         	b	0x700b6f7e <CacheP_inv+0x1e> @ imm = #-0x2
700b6f7e: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b6f82: 0780         	lsls	r0, r0, #0x1e
700b6f84: 2800         	cmp	r0, #0x0
700b6f86: d505         	bpl	0x700b6f94 <CacheP_inv+0x34> @ imm = #0xa
700b6f88: e7ff         	b	0x700b6f8a <CacheP_inv+0x2a> @ imm = #-0x2
700b6f8a: 9803         	ldr	r0, [sp, #0xc]
700b6f8c: 9902         	ldr	r1, [sp, #0x8]
700b6f8e: f7ff edf0    	blx	0x700b6b70 <CacheP_invL1d> @ imm = #-0x420
700b6f92: e7ff         	b	0x700b6f94 <CacheP_inv+0x34> @ imm = #-0x2
700b6f94: b004         	add	sp, #0x10
700b6f96: bd80         	pop	{r7, pc}
		...

Disassembly of section .text.mpu:

700b6fa0 <MpuP_RegionAttrs_init>:
700b6fa0: b081         	sub	sp, #0x4
700b6fa2: 9000         	str	r0, [sp]
700b6fa4: 9900         	ldr	r1, [sp]
700b6fa6: 2000         	movs	r0, #0x0
700b6fa8: 7108         	strb	r0, [r1, #0x4]
700b6faa: 9a00         	ldr	r2, [sp]
700b6fac: 2102         	movs	r1, #0x2
700b6fae: 7191         	strb	r1, [r2, #0x6]
700b6fb0: 9900         	ldr	r1, [sp]
700b6fb2: 7148         	strb	r0, [r1, #0x5]
700b6fb4: 9a00         	ldr	r2, [sp]
700b6fb6: 2101         	movs	r1, #0x1
700b6fb8: 70d1         	strb	r1, [r2, #0x3]
700b6fba: 9900         	ldr	r1, [sp]
700b6fbc: 7048         	strb	r0, [r1, #0x1]
700b6fbe: 9900         	ldr	r1, [sp]
700b6fc0: 7088         	strb	r0, [r1, #0x2]
700b6fc2: 9900         	ldr	r1, [sp]
700b6fc4: 7008         	strb	r0, [r1]
700b6fc6: 9900         	ldr	r1, [sp]
700b6fc8: 71c8         	strb	r0, [r1, #0x7]
700b6fca: b001         	add	sp, #0x4
700b6fcc: 4770         	bx	lr
700b6fce: bf00         	nop

700b6fd0 <MpuP_setRegion>:
700b6fd0: b580         	push	{r7, lr}
700b6fd2: b08a         	sub	sp, #0x28
700b6fd4: 9009         	str	r0, [sp, #0x24]
700b6fd6: 9108         	str	r1, [sp, #0x20]
700b6fd8: 9207         	str	r2, [sp, #0x1c]
700b6fda: 9306         	str	r3, [sp, #0x18]
700b6fdc: 9807         	ldr	r0, [sp, #0x1c]
700b6fde: 9000         	str	r0, [sp]
700b6fe0: 9909         	ldr	r1, [sp, #0x24]
700b6fe2: 2000         	movs	r0, #0x0
700b6fe4: 2910         	cmp	r1, #0x10
700b6fe6: bf38         	it	lo
700b6fe8: 2001         	movlo	r0, #0x1
700b6fea: f000 f9e9    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x3d2
700b6fee: 9800         	ldr	r0, [sp]
700b6ff0: f000 001f    	and	r0, r0, #0x1f
700b6ff4: 9000         	str	r0, [sp]
700b6ff6: 9806         	ldr	r0, [sp, #0x18]
700b6ff8: 7801         	ldrb	r1, [r0]
700b6ffa: 79c0         	ldrb	r0, [r0, #0x7]
700b6ffc: 0200         	lsls	r0, r0, #0x8
700b6ffe: 9a00         	ldr	r2, [sp]
700b7000: f002 021f    	and	r2, r2, #0x1f
700b7004: ea40 0042    	orr.w	r0, r0, r2, lsl #1
700b7008: f001 0101    	and	r1, r1, #0x1
700b700c: 4408         	add	r0, r1
700b700e: 9004         	str	r0, [sp, #0x10]
700b7010: 9808         	ldr	r0, [sp, #0x20]
700b7012: 9900         	ldr	r1, [sp]
700b7014: 1c4a         	adds	r2, r1, #0x1
700b7016: 2101         	movs	r1, #0x1
700b7018: 4091         	lsls	r1, r2
700b701a: 4249         	rsbs	r1, r1, #0
700b701c: 4008         	ands	r0, r1
700b701e: 9005         	str	r0, [sp, #0x14]
700b7020: 9806         	ldr	r0, [sp, #0x18]
700b7022: f000 f81d    	bl	0x700b7060 <MpuP_getAttrs> @ imm = #0x3a
700b7026: 9003         	str	r0, [sp, #0xc]
700b7028: f000 f84a    	bl	0x700b70c0 <MpuP_isEnable> @ imm = #0x94
700b702c: 9002         	str	r0, [sp, #0x8]
700b702e: f000 f84f    	bl	0x700b70d0 <MpuP_disable> @ imm = #0x9e
700b7032: f7ff eb20    	blx	0x700b6674 <HwiP_disable> @ imm = #-0x9c0
700b7036: 9001         	str	r0, [sp, #0x4]
700b7038: 9809         	ldr	r0, [sp, #0x24]
700b703a: 9905         	ldr	r1, [sp, #0x14]
700b703c: 9a04         	ldr	r2, [sp, #0x10]
700b703e: 9b03         	ldr	r3, [sp, #0xc]
700b7040: f000 e90c    	blx	0x700b725c <MpuP_setRegionAsm> @ imm = #0x218
700b7044: 9801         	ldr	r0, [sp, #0x4]
700b7046: f7ff eb36    	blx	0x700b66b4 <HwiP_restore> @ imm = #-0x994
700b704a: 9802         	ldr	r0, [sp, #0x8]
700b704c: b118         	cbz	r0, 0x700b7056 <MpuP_setRegion+0x86> @ imm = #0x6
700b704e: e7ff         	b	0x700b7050 <MpuP_setRegion+0x80> @ imm = #-0x2
700b7050: f000 f85e    	bl	0x700b7110 <MpuP_enable> @ imm = #0xbc
700b7054: e7ff         	b	0x700b7056 <MpuP_setRegion+0x86> @ imm = #-0x2
700b7056: b00a         	add	sp, #0x28
700b7058: bd80         	pop	{r7, pc}
700b705a: bf00         	nop
700b705c: bf00         	nop
700b705e: bf00         	nop

700b7060 <MpuP_getAttrs>:
700b7060: b580         	push	{r7, lr}
700b7062: b082         	sub	sp, #0x8
700b7064: 9001         	str	r0, [sp, #0x4]
700b7066: f8dd c004    	ldr.w	r12, [sp, #0x4]
700b706a: f89c 2001    	ldrb.w	r2, [r12, #0x1]
700b706e: f89c 1002    	ldrb.w	r1, [r12, #0x2]
700b7072: f89c 3003    	ldrb.w	r3, [r12, #0x3]
700b7076: f89c 0004    	ldrb.w	r0, [r12, #0x4]
700b707a: f000 0001    	and	r0, r0, #0x1
700b707e: 0300         	lsls	r0, r0, #0xc
700b7080: f89c e006    	ldrb.w	lr, [r12, #0x6]
700b7084: f00e 0e07    	and	lr, lr, #0x7
700b7088: ea40 200e    	orr.w	r0, r0, lr, lsl #8
700b708c: f89c c005    	ldrb.w	r12, [r12, #0x5]
700b7090: f00c 0c07    	and	r12, r12, #0x7
700b7094: ea40 00cc    	orr.w	r0, r0, r12, lsl #3
700b7098: f003 0301    	and	r3, r3, #0x1
700b709c: ea40 0083    	orr.w	r0, r0, r3, lsl #2
700b70a0: f002 0201    	and	r2, r2, #0x1
700b70a4: ea40 0042    	orr.w	r0, r0, r2, lsl #1
700b70a8: f001 0101    	and	r1, r1, #0x1
700b70ac: 4408         	add	r0, r1
700b70ae: 9000         	str	r0, [sp]
700b70b0: 9800         	ldr	r0, [sp]
700b70b2: b002         	add	sp, #0x8
700b70b4: bd80         	pop	{r7, pc}
700b70b6: bf00         	nop
700b70b8: bf00         	nop
700b70ba: bf00         	nop
700b70bc: bf00         	nop
700b70be: bf00         	nop

700b70c0 <MpuP_isEnable>:
700b70c0: b580         	push	{r7, lr}
700b70c2: f000 e8c2    	blx	0x700b7248 <MpuP_isEnableAsm> @ imm = #0x184
700b70c6: bd80         	pop	{r7, pc}
700b70c8: bf00         	nop
700b70ca: bf00         	nop
700b70cc: bf00         	nop
700b70ce: bf00         	nop

700b70d0 <MpuP_disable>:
700b70d0: b580         	push	{r7, lr}
700b70d2: b082         	sub	sp, #0x8
700b70d4: f7ff fff4    	bl	0x700b70c0 <MpuP_isEnable> @ imm = #-0x18
700b70d8: b1a0         	cbz	r0, 0x700b7104 <MpuP_disable+0x34> @ imm = #0x28
700b70da: e7ff         	b	0x700b70dc <MpuP_disable+0xc> @ imm = #-0x2
700b70dc: f7ff eaca    	blx	0x700b6674 <HwiP_disable> @ imm = #-0xa6c
700b70e0: 9000         	str	r0, [sp]
700b70e2: f7ff ee74    	blx	0x700b6dcc <CacheP_getEnabled> @ imm = #-0x318
700b70e6: 9001         	str	r0, [sp, #0x4]
700b70e8: 9801         	ldr	r0, [sp, #0x4]
700b70ea: f7ff fef1    	bl	0x700b6ed0 <CacheP_disable> @ imm = #-0x21e
700b70ee: f3bf 8f4f    	dsb	sy
700b70f2: f000 e882    	blx	0x700b71f8 <MpuP_disableAsm> @ imm = #0x104
700b70f6: 9801         	ldr	r0, [sp, #0x4]
700b70f8: f7ff ff12    	bl	0x700b6f20 <CacheP_enable> @ imm = #-0x1dc
700b70fc: 9800         	ldr	r0, [sp]
700b70fe: f7ff eada    	blx	0x700b66b4 <HwiP_restore> @ imm = #-0xa4c
700b7102: e7ff         	b	0x700b7104 <MpuP_disable+0x34> @ imm = #-0x2
700b7104: b002         	add	sp, #0x8
700b7106: bd80         	pop	{r7, pc}
700b7108: bf00         	nop
700b710a: bf00         	nop
700b710c: bf00         	nop
700b710e: bf00         	nop

700b7110 <MpuP_enable>:
700b7110: b580         	push	{r7, lr}
700b7112: b082         	sub	sp, #0x8
700b7114: f7ff ffd4    	bl	0x700b70c0 <MpuP_isEnable> @ imm = #-0x58
700b7118: b9e0         	cbnz	r0, 0x700b7154 <MpuP_enable+0x44> @ imm = #0x38
700b711a: e7ff         	b	0x700b711c <MpuP_enable+0xc> @ imm = #-0x2
700b711c: f7ff eaaa    	blx	0x700b6674 <HwiP_disable> @ imm = #-0xaac
700b7120: 9000         	str	r0, [sp]
700b7122: f7ff ee54    	blx	0x700b6dcc <CacheP_getEnabled> @ imm = #-0x358
700b7126: 9001         	str	r0, [sp, #0x4]
700b7128: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b712c: 0780         	lsls	r0, r0, #0x1e
700b712e: b120         	cbz	r0, 0x700b713a <MpuP_enable+0x2a> @ imm = #0x8
700b7130: e7ff         	b	0x700b7132 <MpuP_enable+0x22> @ imm = #-0x2
700b7132: 2003         	movs	r0, #0x3
700b7134: f7ff fecc    	bl	0x700b6ed0 <CacheP_disable> @ imm = #-0x268
700b7138: e7ff         	b	0x700b713a <MpuP_enable+0x2a> @ imm = #-0x2
700b713a: f000 e872    	blx	0x700b7220 <MpuP_enableAsm> @ imm = #0xe4
700b713e: 9801         	ldr	r0, [sp, #0x4]
700b7140: f7ff feee    	bl	0x700b6f20 <CacheP_enable> @ imm = #-0x224
700b7144: f3bf 8f4f    	dsb	sy
700b7148: f3bf 8f6f    	isb	sy
700b714c: 9800         	ldr	r0, [sp]
700b714e: f7ff eab2    	blx	0x700b66b4 <HwiP_restore> @ imm = #-0xa9c
700b7152: e7ff         	b	0x700b7154 <MpuP_enable+0x44> @ imm = #-0x2
700b7154: b002         	add	sp, #0x8
700b7156: bd80         	pop	{r7, pc}
700b7158: bf00         	nop
700b715a: bf00         	nop
700b715c: bf00         	nop
700b715e: bf00         	nop

700b7160 <MpuP_init>:
700b7160: b580         	push	{r7, lr}
700b7162: b082         	sub	sp, #0x8
700b7164: f7ff ffac    	bl	0x700b70c0 <MpuP_isEnable> @ imm = #-0xa8
700b7168: b118         	cbz	r0, 0x700b7172 <MpuP_init+0x12> @ imm = #0x6
700b716a: e7ff         	b	0x700b716c <MpuP_init+0xc> @ imm = #-0x2
700b716c: f7ff ffb0    	bl	0x700b70d0 <MpuP_disable> @ imm = #-0xa0
700b7170: e7ff         	b	0x700b7172 <MpuP_init+0x12> @ imm = #-0x2
700b7172: f000 e84e    	blx	0x700b7210 <MpuP_disableBRAsm> @ imm = #0x9c
700b7176: f647 00f0    	movw	r0, #0x78f0
700b717a: f2c7 000b    	movt	r0, #0x700b
700b717e: 6801         	ldr	r1, [r0]
700b7180: 2000         	movs	r0, #0x0
700b7182: 9000         	str	r0, [sp]
700b7184: 2910         	cmp	r1, #0x10
700b7186: bf38         	it	lo
700b7188: 2001         	movlo	r0, #0x1
700b718a: f000 f919    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x232
700b718e: 9800         	ldr	r0, [sp]
700b7190: 9001         	str	r0, [sp, #0x4]
700b7192: e7ff         	b	0x700b7194 <MpuP_init+0x34> @ imm = #-0x2
700b7194: 9801         	ldr	r0, [sp, #0x4]
700b7196: f647 01f0    	movw	r1, #0x78f0
700b719a: f2c7 010b    	movt	r1, #0x700b
700b719e: 6809         	ldr	r1, [r1]
700b71a0: 4288         	cmp	r0, r1
700b71a2: d212         	bhs	0x700b71ca <MpuP_init+0x6a> @ imm = #0x24
700b71a4: e7ff         	b	0x700b71a6 <MpuP_init+0x46> @ imm = #-0x2
700b71a6: 9801         	ldr	r0, [sp, #0x4]
700b71a8: f647 01fc    	movw	r1, #0x78fc
700b71ac: f2c7 010b    	movt	r1, #0x700b
700b71b0: eb01 1300    	add.w	r3, r1, r0, lsl #4
700b71b4: 0102         	lsls	r2, r0, #0x4
700b71b6: 5889         	ldr	r1, [r1, r2]
700b71b8: 685a         	ldr	r2, [r3, #0x4]
700b71ba: 3308         	adds	r3, #0x8
700b71bc: f7ff ff08    	bl	0x700b6fd0 <MpuP_setRegion> @ imm = #-0x1f0
700b71c0: e7ff         	b	0x700b71c2 <MpuP_init+0x62> @ imm = #-0x2
700b71c2: 9801         	ldr	r0, [sp, #0x4]
700b71c4: 3001         	adds	r0, #0x1
700b71c6: 9001         	str	r0, [sp, #0x4]
700b71c8: e7e4         	b	0x700b7194 <MpuP_init+0x34> @ imm = #-0x38
700b71ca: f647 00f0    	movw	r0, #0x78f0
700b71ce: f2c7 000b    	movt	r0, #0x700b
700b71d2: 6840         	ldr	r0, [r0, #0x4]
700b71d4: b118         	cbz	r0, 0x700b71de <MpuP_init+0x7e> @ imm = #0x6
700b71d6: e7ff         	b	0x700b71d8 <MpuP_init+0x78> @ imm = #-0x2
700b71d8: f000 e82e    	blx	0x700b7238 <MpuP_enableBRAsm> @ imm = #0x5c
700b71dc: e7ff         	b	0x700b71de <MpuP_init+0x7e> @ imm = #-0x2
700b71de: f647 00f0    	movw	r0, #0x78f0
700b71e2: f2c7 000b    	movt	r0, #0x700b
700b71e6: 6880         	ldr	r0, [r0, #0x8]
700b71e8: b118         	cbz	r0, 0x700b71f2 <MpuP_init+0x92> @ imm = #0x6
700b71ea: e7ff         	b	0x700b71ec <MpuP_init+0x8c> @ imm = #-0x2
700b71ec: f7ff ff90    	bl	0x700b7110 <MpuP_enable> @ imm = #-0xe0
700b71f0: e7ff         	b	0x700b71f2 <MpuP_init+0x92> @ imm = #-0x2
700b71f2: b002         	add	sp, #0x8
700b71f4: bd80         	pop	{r7, pc}
700b71f6: 0000         	movs	r0, r0

700b71f8 <MpuP_disableAsm>:
700b71f8: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b71fc: e3c00001     	bic	r0, r0, #1
700b7200: f57ff04f     	dsb	sy
700b7204: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b7208: f57ff06f     	isb	sy
700b720c: e12fff1e     	bx	lr

700b7210 <MpuP_disableBRAsm>:
700b7210: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b7214: e3c00802     	bic	r0, r0, #131072
700b7218: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b721c: e12fff1e     	bx	lr

700b7220 <MpuP_enableAsm>:
700b7220: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b7224: e3800001     	orr	r0, r0, #1
700b7228: f57ff04f     	dsb	sy
700b722c: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b7230: f57ff06f     	isb	sy
700b7234: e12fff1e     	bx	lr

700b7238 <MpuP_enableBRAsm>:
700b7238: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b723c: e3800802     	orr	r0, r0, #131072
700b7240: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b7244: e12fff1e     	bx	lr

700b7248 <MpuP_isEnableAsm>:
700b7248: e3a00000     	mov	r0, #0
700b724c: ee111f10     	mrc	p15, #0x0, r1, c1, c0, #0x0
700b7250: e3110001     	tst	r1, #1
700b7254: 13a00001     	movne	r0, #1
700b7258: e12fff1e     	bx	lr

700b725c <MpuP_setRegionAsm>:
700b725c: ee060f12     	mcr	p15, #0x0, r0, c6, c2, #0x0
700b7260: ee061f11     	mcr	p15, #0x0, r1, c6, c1, #0x0
700b7264: ee062f51     	mcr	p15, #0x0, r2, c6, c1, #0x2
700b7268: ee063f91     	mcr	p15, #0x0, r3, c6, c1, #0x4
700b726c: e12fff1e     	bx	lr

Disassembly of section .text.boot:

700b7270 <_c_int00_sbl>:
700b7270: ee101fb0     	mrc	p15, #0x0, r1, c0, c0, #0x5
700b7274: e7df141f     	bfc	r1, #8, #24
700b7278: e3510000     	cmp	r1, #0
700b727c: 1a000001     	bne	0x700b7288 <_sblLoopForever> @ imm = #0x4
700b7280: e59f1008     	ldr	r1, [pc, #0x8]          @ 0x700b7290 <_c_int00_addr>
700b7284: e12fff31     	blx	r1

700b7288 <_sblLoopForever>:
700b7288: e320f003     	wfi
700b728c: eafffffd     	b	0x700b7288 <_sblLoopForever> @ imm = #-0xc

700b7290 <_c_int00_addr>:
700b7290: 94 72 0b 70  	.word	0x700b7294

700b7294 <_c_int00>:
700b7294: e10f0000     	mrs	r0, apsr
700b7298: e38000c0     	orr	r0, r0, #192
700b729c: e129f000     	msr	CPSR_fc, r0
700b72a0: ee110f50     	mrc	p15, #0x0, r0, c1, c0, #0x2
700b72a4: e3a0360f     	mov	r3, #15728640
700b72a8: e1800003     	orr	r0, r0, r3
700b72ac: ee010f50     	mcr	p15, #0x0, r0, c1, c0, #0x2
700b72b0: e3a00101     	mov	r0, #1073741824
700b72b4: eee80a10     	vmsr	fpexc, r0
700b72b8: e10f0000     	mrs	r0, apsr
700b72bc: e3c0001f     	bic	r0, r0, #31
700b72c0: e3800011     	orr	r0, r0, #17
700b72c4: e129f000     	msr	CPSR_fc, r0
700b72c8: e59fd0d4     	ldr	sp, [pc, #0xd4]         @ 0x700b73a4 <c_FIQ_STACK_END>
700b72cc: e10f0000     	mrs	r0, apsr
700b72d0: e3c0001f     	bic	r0, r0, #31
700b72d4: e3800012     	orr	r0, r0, #18
700b72d8: e129f000     	msr	CPSR_fc, r0
700b72dc: e59fd0bc     	ldr	sp, [pc, #0xbc]         @ 0x700b73a0 <c_IRQ_STACK_END>
700b72e0: e10f0000     	mrs	r0, apsr
700b72e4: e3c0001f     	bic	r0, r0, #31
700b72e8: e3800013     	orr	r0, r0, #19
700b72ec: e129f000     	msr	CPSR_fc, r0
700b72f0: e59fd0b0     	ldr	sp, [pc, #0xb0]         @ 0x700b73a8 <c_SVC_STACK_END>
700b72f4: e10f0000     	mrs	r0, apsr
700b72f8: e3c0001f     	bic	r0, r0, #31
700b72fc: e3800017     	orr	r0, r0, #23
700b7300: e129f000     	msr	CPSR_fc, r0
700b7304: e59fd0a0     	ldr	sp, [pc, #0xa0]         @ 0x700b73ac <c_ABORT_STACK_END>
700b7308: e10f0000     	mrs	r0, apsr
700b730c: e3c0001f     	bic	r0, r0, #31
700b7310: e380001b     	orr	r0, r0, #27
700b7314: e129f000     	msr	CPSR_fc, r0
700b7318: e59fd090     	ldr	sp, [pc, #0x90]         @ 0x700b73b0 <c_UNDEFINED_STACK_END>
700b731c: e10f0000     	mrs	r0, apsr
700b7320: e3c0001f     	bic	r0, r0, #31
700b7324: e380001f     	orr	r0, r0, #31
700b7328: e129f000     	msr	CPSR_fc, r0
700b732c: e59fd068     	ldr	sp, [pc, #0x68]         @ 0x700b739c <c_STACK_END>
700b7330: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b7334: e3c00004     	bic	r0, r0, #4
700b7338: e3c00a01     	bic	r0, r0, #4096
700b733c: f57ff04f     	dsb	sy
700b7340: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b7344: f57ff06f     	isb	sy
700b7348: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b734c: e3811008     	orr	r1, r1, #8
700b7350: e3811020     	orr	r1, r1, #32
700b7354: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b7358: ee0f0f15     	mcr	p15, #0x0, r0, c15, c5, #0x0
700b735c: ee070f15     	mcr	p15, #0x0, r0, c7, c5, #0x0
700b7360: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b7364: e3800004     	orr	r0, r0, #4
700b7368: e3800a01     	orr	r0, r0, #4096
700b736c: f57ff04f     	dsb	sy
700b7370: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b7374: f57ff06f     	isb	sy
700b7378: fa000028     	blx	0x700b7420 <__mpu_init> @ imm = #0xa0
700b737c: fa00001b     	blx	0x700b73f0 <_system_pre_init> @ imm = #0x6c
700b7380: e3500000     	cmp	r0, #0
700b7384: 0a000000     	beq	0x700b738c <bypass_auto_init> @ imm = #0x0
700b7388: ebfff0a9     	bl	0x700b3634 <__TI_auto_init_nobinit_nopinit> @ imm = #-0x3d5c

700b738c <bypass_auto_init>:
700b738c: fafffa33     	blx	0x700b5c60 <main>       @ imm = #-0x1734
700b7390: e3a00001     	mov	r0, #1
700b7394: eb000025     	bl	0x700b7430 <abort>      @ imm = #0x94

700b7398 <L1>:
700b7398: eafffffe     	b	0x700b7398 <L1>         @ imm = #-0x8

700b739c <c_STACK_END>:
700b739c: 80 ed 09 70  	.word	0x7009ed80

700b73a0 <c_IRQ_STACK_END>:
700b73a0: a8 8b 0b 70  	.word	0x700b8ba8

700b73a4 <c_FIQ_STACK_END>:
700b73a4: a8 8c 0b 70  	.word	0x700b8ca8

700b73a8 <c_SVC_STACK_END>:
700b73a8: a8 9c 0b 70  	.word	0x700b9ca8

700b73ac <c_ABORT_STACK_END>:
700b73ac: a8 9d 0b 70  	.word	0x700b9da8

700b73b0 <c_UNDEFINED_STACK_END>:
700b73b0: a8 9e 0b 70  	.word	0x700b9ea8
700b73b4: 00 00 00 00  	.word	0x00000000
700b73b8: 00 00 00 00  	.word	0x00000000
700b73bc: 00 00 00 00  	.word	0x00000000

700b73c0 <_DebugP_assertNoLog>:
700b73c0: b580         	push	{r7, lr}
700b73c2: b082         	sub	sp, #0x8
700b73c4: 9001         	str	r0, [sp, #0x4]
700b73c6: 9801         	ldr	r0, [sp, #0x4]
700b73c8: b950         	cbnz	r0, 0x700b73e0 <_DebugP_assertNoLog+0x20> @ imm = #0x14
700b73ca: e7ff         	b	0x700b73cc <_DebugP_assertNoLog+0xc> @ imm = #-0x2
700b73cc: 2001         	movs	r0, #0x1
700b73ce: 9000         	str	r0, [sp]
700b73d0: f7ff e950    	blx	0x700b6674 <HwiP_disable> @ imm = #-0xd60
700b73d4: e7ff         	b	0x700b73d6 <_DebugP_assertNoLog+0x16> @ imm = #-0x2
700b73d6: 9800         	ldr	r0, [sp]
700b73d8: b108         	cbz	r0, 0x700b73de <_DebugP_assertNoLog+0x1e> @ imm = #0x2
700b73da: e7ff         	b	0x700b73dc <_DebugP_assertNoLog+0x1c> @ imm = #-0x2
700b73dc: e7fb         	b	0x700b73d6 <_DebugP_assertNoLog+0x16> @ imm = #-0xa
700b73de: e7ff         	b	0x700b73e0 <_DebugP_assertNoLog+0x20> @ imm = #-0x2
700b73e0: b002         	add	sp, #0x8
700b73e2: bd80         	pop	{r7, pc}
		...

700b73f0 <_system_pre_init>:
700b73f0: b580         	push	{r7, lr}
700b73f2: b082         	sub	sp, #0x8
700b73f4: f240 0000    	movw	r0, #0x0
700b73f8: f2c7 0008    	movt	r0, #0x7008
700b73fc: f64a 5180    	movw	r1, #0xad80
700b7400: f2c7 0108    	movt	r1, #0x7008
700b7404: 1a09         	subs	r1, r1, r0
700b7406: 9101         	str	r1, [sp, #0x4]
700b7408: 9901         	ldr	r1, [sp, #0x4]
700b740a: f7e9 eeb4    	blx	0x700a1174 <__aeabi_memclr8> @ imm = #-0x16298
700b740e: 2001         	movs	r0, #0x1
700b7410: b002         	add	sp, #0x8
700b7412: bd80         	pop	{r7, pc}
		...

700b7420 <__mpu_init>:
; {
700b7420: b580         	push	{r7, lr}
;     MpuP_init();
700b7422: f7ff fe9d    	bl	0x700b7160 <MpuP_init>  @ imm = #-0x2c6
;     CacheP_init();
700b7426: e8bd 4080    	pop.w	{r7, lr}
700b742a: f7ff bd09    	b.w	0x700b6e40 <CacheP_init> @ imm = #-0x5ee
700b742e: 0000         	movs	r0, r0

Disassembly of section .text:abort:

700b7430 <abort>:
700b7430: e320f000     	nop
700b7434: eafffffe     	b	0x700b7434 <abort+0x4>  @ imm = #-0x8

Disassembly of section .text:

7009ed80 <__TI_printfi_nofloat>:
7009ed80: e92d4ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009ed84: e24ddf89     	sub	sp, sp, #548
7009ed88: e5907000     	ldr	r7, [r0]
7009ed8c: e1a08000     	mov	r8, r0
7009ed90: e1a05003     	mov	r5, r3
7009ed94: e1a06002     	mov	r6, r2
7009ed98: e58d1220     	str	r1, [sp, #0x220]
7009ed9c: e1a00007     	mov	r0, r7
7009eda0: eb0059e9     	bl	0x700b554c <strlen>     @ imm = #0x167a4
7009eda4: e0879000     	add	r9, r7, r0
7009eda8: e3a0a000     	mov	r10, #0
7009edac: e28dbf83     	add	r11, sp, #524
7009edb0: e3a04000     	mov	r4, #0
7009edb4: e3e00000     	mvn	r0, #0
7009edb8: e58da21c     	str	r10, [sp, #0x21c]
7009edbc: e1570009     	cmp	r7, r9
7009edc0: 2a0000a0     	bhs	0x7009f048 <__TI_printfi_nofloat+0x2c8> @ imm = #0x280
7009edc4: e2877001     	add	r7, r7, #1
7009edc8: e58da20c     	str	r10, [sp, #0x20c]
7009edcc: e5cda218     	strb	r10, [sp, #0x218]
7009edd0: e58da210     	str	r10, [sp, #0x210]
7009edd4: e58d0214     	str	r0, [sp, #0x214]
7009edd8: e5570001     	ldrb	r0, [r7, #-0x1]
7009eddc: e3500000     	cmp	r0, #0
7009ede0: 0a000098     	beq	0x7009f048 <__TI_printfi_nofloat+0x2c8> @ imm = #0x260
7009ede4: e3500025     	cmp	r0, #37
7009ede8: 0a000005     	beq	0x7009ee04 <__TI_printfi_nofloat+0x84> @ imm = #0x14
7009edec: e1a01006     	mov	r1, r6
7009edf0: e5887000     	str	r7, [r8]
7009edf4: e12fff35     	blx	r5
7009edf8: e2844001     	add	r4, r4, #1
7009edfc: e2877001     	add	r7, r7, #1
7009ee00: eafffff4     	b	0x7009edd8 <__TI_printfi_nofloat+0x58> @ imm = #-0x30
7009ee04: e1a0000b     	mov	r0, r11
7009ee08: e1a01008     	mov	r1, r8
7009ee0c: e58d421c     	str	r4, [sp, #0x21c]
7009ee10: e5887000     	str	r7, [r8]
7009ee14: eb00008e     	bl	0x7009f054 <pproc_fflags___TI_printfi_nofloat> @ imm = #0x238
7009ee18: e1a0000b     	mov	r0, r11
7009ee1c: e1a01008     	mov	r1, r8
7009ee20: e28d2e22     	add	r2, sp, #544
7009ee24: eb0000a6     	bl	0x7009f0c4 <_pproc_fwp___TI_printfi_nofloat> @ imm = #0x298
7009ee28: e5981000     	ldr	r1, [r8]
7009ee2c: e5d12000     	ldrb	r2, [r1]
7009ee30: e2420068     	sub	r0, r2, #104
7009ee34: e1a030e0     	ror	r3, r0, #1
7009ee38: e3530009     	cmp	r3, #9
7009ee3c: 8a00002b     	bhi	0x7009eef0 <__TI_printfi_nofloat+0x170> @ imm = #0xac
7009ee40: e28f7004     	add	r7, pc, #4
7009ee44: e2810001     	add	r0, r1, #1
7009ee48: e797f103     	ldr	pc, [r7, r3, lsl #2]
7009ee4c: 74 ee 09 70  	.word	0x7009ee74
7009ee50: b4 ee 09 70  	.word	0x7009eeb4
7009ee54: 90 ee 09 70  	.word	0x7009ee90
7009ee58: f0 ee 09 70  	.word	0x7009eef0
7009ee5c: f0 ee 09 70  	.word	0x7009eef0
7009ee60: f0 ee 09 70  	.word	0x7009eef0
7009ee64: c0 ee 09 70  	.word	0x7009eec0
7009ee68: f0 ee 09 70  	.word	0x7009eef0
7009ee6c: f0 ee 09 70  	.word	0x7009eef0
7009ee70: cc ee 09 70  	.word	0x7009eecc
7009ee74: e1a00001     	mov	r0, r1
7009ee78: e59d220c     	ldr	r2, [sp, #0x20c]
7009ee7c: e5f03001     	ldrb	r3, [r0, #0x1]!
7009ee80: e3530068     	cmp	r3, #104
7009ee84: 1a000015     	bne	0x7009eee0 <__TI_printfi_nofloat+0x160> @ imm = #0x54
7009ee88: e3822c02     	orr	r2, r2, #512
7009ee8c: ea000005     	b	0x7009eea8 <__TI_printfi_nofloat+0x128> @ imm = #0x14
7009ee90: e1a00001     	mov	r0, r1
7009ee94: e59d220c     	ldr	r2, [sp, #0x20c]
7009ee98: e5f03001     	ldrb	r3, [r0, #0x1]!
7009ee9c: e353006c     	cmp	r3, #108
7009eea0: 1a00000c     	bne	0x7009eed8 <__TI_printfi_nofloat+0x158> @ imm = #0x30
7009eea4: e3822c01     	orr	r2, r2, #256
7009eea8: e2810002     	add	r0, r1, #2
7009eeac: e58d220c     	str	r2, [sp, #0x20c]
7009eeb0: ea00000c     	b	0x7009eee8 <__TI_printfi_nofloat+0x168> @ imm = #0x30
7009eeb4: e59d120c     	ldr	r1, [sp, #0x20c]
7009eeb8: e3811b02     	orr	r1, r1, #2048
7009eebc: ea000008     	b	0x7009eee4 <__TI_printfi_nofloat+0x164> @ imm = #0x20
7009eec0: e59d120c     	ldr	r1, [sp, #0x20c]
7009eec4: e3811a02     	orr	r1, r1, #8192
7009eec8: ea000005     	b	0x7009eee4 <__TI_printfi_nofloat+0x164> @ imm = #0x14
7009eecc: e59d120c     	ldr	r1, [sp, #0x20c]
7009eed0: e3811a01     	orr	r1, r1, #4096
7009eed4: ea000002     	b	0x7009eee4 <__TI_printfi_nofloat+0x164> @ imm = #0x8
7009eed8: e3821040     	orr	r1, r2, #64
7009eedc: ea000000     	b	0x7009eee4 <__TI_printfi_nofloat+0x164> @ imm = #0x0
7009eee0: e3821020     	orr	r1, r2, #32
7009eee4: e58d120c     	str	r1, [sp, #0x20c]
7009eee8: e5d02000     	ldrb	r2, [r0]
7009eeec: e1a01000     	mov	r1, r0
7009eef0: e2817001     	add	r7, r1, #1
7009eef4: e5cd2218     	strb	r2, [sp, #0x218]
7009eef8: e3520073     	cmp	r2, #115
7009eefc: e5887000     	str	r7, [r8]
7009ef00: 0a00000e     	beq	0x7009ef40 <__TI_printfi_nofloat+0x1c0> @ imm = #0x38
7009ef04: e352006e     	cmp	r2, #110
7009ef08: 1a000016     	bne	0x7009ef68 <__TI_printfi_nofloat+0x1e8> @ imm = #0x58
7009ef0c: e59d020c     	ldr	r0, [sp, #0x20c]
7009ef10: e3031f60     	movw	r1, #0x3f60
7009ef14: e0000001     	and	r0, r0, r1
7009ef18: e3500020     	cmp	r0, #32
7009ef1c: 0a00003b     	beq	0x7009f010 <__TI_printfi_nofloat+0x290> @ imm = #0xec
7009ef20: e3500040     	cmp	r0, #64
7009ef24: 13500a02     	cmpne	r0, #8192
7009ef28: 1a000029     	bne	0x7009efd4 <__TI_printfi_nofloat+0x254> @ imm = #0xa4
7009ef2c: e59d0220     	ldr	r0, [sp, #0x220]
7009ef30: e4901004     	ldr	r1, [r0], #4
7009ef34: e58d0220     	str	r0, [sp, #0x220]
7009ef38: e5814000     	str	r4, [r1]
7009ef3c: ea00003c     	b	0x7009f034 <__TI_printfi_nofloat+0x2b4> @ imm = #0xf0
7009ef40: e5dd020c     	ldrb	r0, [sp, #0x20c]
7009ef44: e3100040     	tst	r0, #64
7009ef48: 1a00001a     	bne	0x7009efb8 <__TI_printfi_nofloat+0x238> @ imm = #0x68
7009ef4c: e1a0000b     	mov	r0, r11
7009ef50: e1a01006     	mov	r1, r6
7009ef54: e28d2e22     	add	r2, sp, #544
7009ef58: e28d3f87     	add	r3, sp, #540
7009ef5c: e58d5000     	str	r5, [sp]
7009ef60: eb0000fe     	bl	0x7009f360 <_pproc_str___TI_printfi_nofloat> @ imm = #0x3f8
7009ef64: ea000032     	b	0x7009f034 <__TI_printfi_nofloat+0x2b4> @ imm = #0xc8
7009ef68: e1a0a009     	mov	r10, r9
7009ef6c: e1a0900b     	mov	r9, r11
7009ef70: e28db00e     	add	r11, sp, #14
7009ef74: e28d2e22     	add	r2, sp, #544
7009ef78: e1a01009     	mov	r1, r9
7009ef7c: e1a0000b     	mov	r0, r11
7009ef80: eb00013b     	bl	0x7009f474 <_setfield___TI_printfi_nofloat> @ imm = #0x4ec
7009ef84: e59d3248     	ldr	r3, [sp, #0x248]
7009ef88: e1a02000     	mov	r2, r0
7009ef8c: e1a0000b     	mov	r0, r11
7009ef90: e1a01006     	mov	r1, r6
7009ef94: e1a0b009     	mov	r11, r9
7009ef98: e1a0900a     	mov	r9, r10
7009ef9c: e3a0a000     	mov	r10, #0
7009efa0: e12fff33     	blx	r3
7009efa4: e3700001     	cmn	r0, #1
7009efa8: 10800004     	addne	r0, r0, r4
7009efac: e1a04000     	mov	r4, r0
7009efb0: e58d021c     	str	r0, [sp, #0x21c]
7009efb4: ea00001f     	b	0x7009f038 <__TI_printfi_nofloat+0x2b8> @ imm = #0x7c
7009efb8: e1a0000b     	mov	r0, r11
7009efbc: e1a01006     	mov	r1, r6
7009efc0: e28d2e22     	add	r2, sp, #544
7009efc4: e28d3f87     	add	r3, sp, #540
7009efc8: e58d5000     	str	r5, [sp]
7009efcc: eb000093     	bl	0x7009f220 <_pproc_wstr___TI_printfi_nofloat> @ imm = #0x24c
7009efd0: ea000017     	b	0x7009f034 <__TI_printfi_nofloat+0x2b4> @ imm = #0x5c
7009efd4: e3500c02     	cmp	r0, #512
7009efd8: 0a000011     	beq	0x7009f024 <__TI_printfi_nofloat+0x2a4> @ imm = #0x44
7009efdc: e1a01fc4     	asr	r1, r4, #31
7009efe0: e3500b02     	cmp	r0, #2048
7009efe4: 0a000003     	beq	0x7009eff8 <__TI_printfi_nofloat+0x278> @ imm = #0xc
7009efe8: e3500a01     	cmp	r0, #4096
7009efec: 0affffce     	beq	0x7009ef2c <__TI_printfi_nofloat+0x1ac> @ imm = #-0xc8
7009eff0: e3500c01     	cmp	r0, #256
7009eff4: 1affffcc     	bne	0x7009ef2c <__TI_printfi_nofloat+0x1ac> @ imm = #-0xd0
7009eff8: e59d0220     	ldr	r0, [sp, #0x220]
7009effc: e4902004     	ldr	r2, [r0], #4
7009f000: e58d0220     	str	r0, [sp, #0x220]
7009f004: e5824000     	str	r4, [r2]
7009f008: e5821004     	str	r1, [r2, #0x4]
7009f00c: ea000008     	b	0x7009f034 <__TI_printfi_nofloat+0x2b4> @ imm = #0x20
7009f010: e59d0220     	ldr	r0, [sp, #0x220]
7009f014: e4901004     	ldr	r1, [r0], #4
7009f018: e58d0220     	str	r0, [sp, #0x220]
7009f01c: e1c140b0     	strh	r4, [r1]
7009f020: ea000003     	b	0x7009f034 <__TI_printfi_nofloat+0x2b4> @ imm = #0xc
7009f024: e59d0220     	ldr	r0, [sp, #0x220]
7009f028: e4901004     	ldr	r1, [r0], #4
7009f02c: e58d0220     	str	r0, [sp, #0x220]
7009f030: e5c14000     	strb	r4, [r1]
7009f034: e59d421c     	ldr	r4, [sp, #0x21c]
7009f038: e3e00000     	mvn	r0, #0
7009f03c: e3740001     	cmn	r4, #1
7009f040: 1affff5d     	bne	0x7009edbc <__TI_printfi_nofloat+0x3c> @ imm = #-0x28c
7009f044: e3e04000     	mvn	r4, #0
7009f048: e1a00004     	mov	r0, r4
7009f04c: e28ddf89     	add	sp, sp, #548
7009f050: e8bd8ff0     	pop	{r4, r5, r6, r7, r8, r9, r10, r11, pc}

7009f054 <pproc_fflags___TI_printfi_nofloat>:
7009f054: e5912000     	ldr	r2, [r1]
7009f058: e2822001     	add	r2, r2, #1
7009f05c: e5523001     	ldrb	r3, [r2, #-0x1]
7009f060: e3530030     	cmp	r3, #48
7009f064: 0a00000f     	beq	0x7009f0a8 <pproc_fflags___TI_printfi_nofloat+0x54> @ imm = #0x3c
7009f068: e3530023     	cmp	r3, #35
7009f06c: 0a000007     	beq	0x7009f090 <pproc_fflags___TI_printfi_nofloat+0x3c> @ imm = #0x1c
7009f070: e353002b     	cmp	r3, #43
7009f074: 0a000009     	beq	0x7009f0a0 <pproc_fflags___TI_printfi_nofloat+0x4c> @ imm = #0x24
7009f078: e353002d     	cmp	r3, #45
7009f07c: 0a000005     	beq	0x7009f098 <pproc_fflags___TI_printfi_nofloat+0x44> @ imm = #0x14
7009f080: e3530020     	cmp	r3, #32
7009f084: 112fff1e     	bxne	lr
7009f088: e3a0c004     	mov	r12, #4
7009f08c: ea000006     	b	0x7009f0ac <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x18
7009f090: e3a0c008     	mov	r12, #8
7009f094: ea000004     	b	0x7009f0ac <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x10
7009f098: e3a0c001     	mov	r12, #1
7009f09c: ea000002     	b	0x7009f0ac <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x8
7009f0a0: e3a0c002     	mov	r12, #2
7009f0a4: ea000000     	b	0x7009f0ac <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x0
7009f0a8: e3a0c010     	mov	r12, #16
7009f0ac: e5903000     	ldr	r3, [r0]
7009f0b0: e5812000     	str	r2, [r1]
7009f0b4: e2822001     	add	r2, r2, #1
7009f0b8: e183300c     	orr	r3, r3, r12
7009f0bc: e5803000     	str	r3, [r0]
7009f0c0: eaffffe5     	b	0x7009f05c <pproc_fflags___TI_printfi_nofloat+0x8> @ imm = #-0x6c

7009f0c4 <_pproc_fwp___TI_printfi_nofloat>:
7009f0c4: e92d48ff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r11, lr}
7009f0c8: e1a05001     	mov	r5, r1
7009f0cc: e5911000     	ldr	r1, [r1]
7009f0d0: e1a06002     	mov	r6, r2
7009f0d4: e1a04000     	mov	r4, r0
7009f0d8: e5d13000     	ldrb	r3, [r1]
7009f0dc: e353002a     	cmp	r3, #42
7009f0e0: 1a00000f     	bne	0x7009f124 <_pproc_fwp___TI_printfi_nofloat+0x60> @ imm = #0x3c
7009f0e4: e5960000     	ldr	r0, [r6]
7009f0e8: e2801004     	add	r1, r0, #4
7009f0ec: e5861000     	str	r1, [r6]
7009f0f0: e5900000     	ldr	r0, [r0]
7009f0f4: e3700001     	cmn	r0, #1
7009f0f8: e5840004     	str	r0, [r4, #0x4]
7009f0fc: ca000004     	bgt	0x7009f114 <_pproc_fwp___TI_printfi_nofloat+0x50> @ imm = #0x10
7009f100: e5941000     	ldr	r1, [r4]
7009f104: e2600000     	rsb	r0, r0, #0
7009f108: e3811001     	orr	r1, r1, #1
7009f10c: e5840004     	str	r0, [r4, #0x4]
7009f110: e5841000     	str	r1, [r4]
7009f114: e5950000     	ldr	r0, [r5]
7009f118: e2807001     	add	r7, r0, #1
7009f11c: e5857000     	str	r7, [r5]
7009f120: ea000015     	b	0x7009f17c <_pproc_fwp___TI_printfi_nofloat+0xb8> @ imm = #0x54
7009f124: e3a00000     	mov	r0, #0
7009f128: e28d2006     	add	r2, sp, #6
7009f12c: e2433030     	sub	r3, r3, #48
7009f130: e3530009     	cmp	r3, #9
7009f134: 8a000007     	bhi	0x7009f158 <_pproc_fwp___TI_printfi_nofloat+0x94> @ imm = #0x1c
7009f138: e0813000     	add	r3, r1, r0
7009f13c: e2837001     	add	r7, r3, #1
7009f140: e5857000     	str	r7, [r5]
7009f144: e7d17000     	ldrb	r7, [r1, r0]
7009f148: e5d33001     	ldrb	r3, [r3, #0x1]
7009f14c: e7c27000     	strb	r7, [r2, r0]
7009f150: e2800001     	add	r0, r0, #1
7009f154: eafffff4     	b	0x7009f12c <_pproc_fwp___TI_printfi_nofloat+0x68> @ imm = #-0x30
7009f158: e3a03000     	mov	r3, #0
7009f15c: e0817000     	add	r7, r1, r0
7009f160: e7c23000     	strb	r3, [r2, r0]
7009f164: e5dd2006     	ldrb	r2, [sp, #0x6]
7009f168: e3520000     	cmp	r2, #0
7009f16c: 0a000002     	beq	0x7009f17c <_pproc_fwp___TI_printfi_nofloat+0xb8> @ imm = #0x8
7009f170: e28d0006     	add	r0, sp, #6
7009f174: eb004c0b     	bl	0x700b21a8 <atoi>       @ imm = #0x1302c
7009f178: e5840004     	str	r0, [r4, #0x4]
7009f17c: e5d70000     	ldrb	r0, [r7]
7009f180: e350002e     	cmp	r0, #46
7009f184: 18bd88ff     	popne	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009f188: e2870001     	add	r0, r7, #1
7009f18c: e5850000     	str	r0, [r5]
7009f190: e5d72001     	ldrb	r2, [r7, #0x1]
7009f194: e352002a     	cmp	r2, #42
7009f198: 1a000008     	bne	0x7009f1c0 <_pproc_fwp___TI_printfi_nofloat+0xfc> @ imm = #0x20
7009f19c: e5960000     	ldr	r0, [r6]
7009f1a0: e2801004     	add	r1, r0, #4
7009f1a4: e5861000     	str	r1, [r6]
7009f1a8: e5951000     	ldr	r1, [r5]
7009f1ac: e5900000     	ldr	r0, [r0]
7009f1b0: e2811001     	add	r1, r1, #1
7009f1b4: e5840008     	str	r0, [r4, #0x8]
7009f1b8: e5851000     	str	r1, [r5]
7009f1bc: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009f1c0: e3a00000     	mov	r0, #0
7009f1c4: e28d1006     	add	r1, sp, #6
7009f1c8: e2422030     	sub	r2, r2, #48
7009f1cc: e3520009     	cmp	r2, #9
7009f1d0: 8a000007     	bhi	0x7009f1f4 <_pproc_fwp___TI_printfi_nofloat+0x130> @ imm = #0x1c
7009f1d4: e0872000     	add	r2, r7, r0
7009f1d8: e2823002     	add	r3, r2, #2
7009f1dc: e5853000     	str	r3, [r5]
7009f1e0: e5d23001     	ldrb	r3, [r2, #0x1]
7009f1e4: e5d22002     	ldrb	r2, [r2, #0x2]
7009f1e8: e7c13000     	strb	r3, [r1, r0]
7009f1ec: e2800001     	add	r0, r0, #1
7009f1f0: eafffff4     	b	0x7009f1c8 <_pproc_fwp___TI_printfi_nofloat+0x104> @ imm = #-0x30
7009f1f4: e3a02000     	mov	r2, #0
7009f1f8: e7c12000     	strb	r2, [r1, r0]
7009f1fc: e5dd0006     	ldrb	r0, [sp, #0x6]
7009f200: e3500000     	cmp	r0, #0
7009f204: 0a000003     	beq	0x7009f218 <_pproc_fwp___TI_printfi_nofloat+0x154> @ imm = #0xc
7009f208: e28d0006     	add	r0, sp, #6
7009f20c: eb004be5     	bl	0x700b21a8 <atoi>       @ imm = #0x12f94
7009f210: e5840008     	str	r0, [r4, #0x8]
7009f214: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009f218: e5842008     	str	r2, [r4, #0x8]
7009f21c: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}

7009f220 <_pproc_wstr___TI_printfi_nofloat>:
7009f220: e92d4ff8     	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f224: e5927000     	ldr	r7, [r2]
7009f228: e1a04001     	mov	r4, r1
7009f22c: e59dc028     	ldr	r12, [sp, #0x28]
7009f230: e2876004     	add	r6, r7, #4
7009f234: e5826000     	str	r6, [r2]
7009f238: e5977000     	ldr	r7, [r7]
7009f23c: e3570000     	cmp	r7, #0
7009f240: 0a00002d     	beq	0x7009f2fc <_pproc_wstr___TI_printfi_nofloat+0xdc> @ imm = #0xb4
7009f244: e5906008     	ldr	r6, [r0, #0x8]
7009f248: e1a05003     	mov	r5, r3
7009f24c: e1a09000     	mov	r9, r0
7009f250: e1a0800c     	mov	r8, r12
7009f254: e3560000     	cmp	r6, #0
7009f258: 4a000003     	bmi	0x7009f26c <_pproc_wstr___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009f25c: e1a00007     	mov	r0, r7
7009f260: eb00586a     	bl	0x700b5410 <wcslen>     @ imm = #0x161a8
7009f264: e1560000     	cmp	r6, r0
7009f268: 3a000002     	blo	0x7009f278 <_pproc_wstr___TI_printfi_nofloat+0x58> @ imm = #0x8
7009f26c: e1a00007     	mov	r0, r7
7009f270: eb005866     	bl	0x700b5410 <wcslen>     @ imm = #0x16198
7009f274: e1a06000     	mov	r6, r0
7009f278: e599a004     	ldr	r10, [r9, #0x4]
7009f27c: e1a0b006     	mov	r11, r6
7009f280: e5950000     	ldr	r0, [r5]
7009f284: e58d5000     	str	r5, [sp]
7009f288: e15a0006     	cmp	r10, r6
7009f28c: c1a0b00a     	movgt	r11, r10
7009f290: e080000b     	add	r0, r0, r11
7009f294: e5850000     	str	r0, [r5]
7009f298: da00000b     	ble	0x7009f2cc <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x2c
7009f29c: e5d90000     	ldrb	r0, [r9]
7009f2a0: e3100001     	tst	r0, #1
7009f2a4: 1a000008     	bne	0x7009f2cc <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x20
7009f2a8: e04b0006     	sub	r0, r11, r6
7009f2ac: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f2b0: e3550000     	cmp	r5, #0
7009f2b4: 0a000004     	beq	0x7009f2cc <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x10
7009f2b8: e3a00020     	mov	r0, #32
7009f2bc: e1a01004     	mov	r1, r4
7009f2c0: e12fff38     	blx	r8
7009f2c4: e2455001     	sub	r5, r5, #1
7009f2c8: eafffff8     	b	0x7009f2b0 <_pproc_wstr___TI_printfi_nofloat+0x90> @ imm = #-0x20
7009f2cc: e1c65fc6     	bic	r5, r6, r6, asr #31
7009f2d0: e3550000     	cmp	r5, #0
7009f2d4: 0a00000c     	beq	0x7009f30c <_pproc_wstr___TI_printfi_nofloat+0xec> @ imm = #0x30
7009f2d8: e5970000     	ldr	r0, [r7]
7009f2dc: e3500c01     	cmp	r0, #256
7009f2e0: 2a000017     	bhs	0x7009f344 <_pproc_wstr___TI_printfi_nofloat+0x124> @ imm = #0x5c
7009f2e4: e6ef0070     	uxtb	r0, r0
7009f2e8: e1a01004     	mov	r1, r4
7009f2ec: e2877004     	add	r7, r7, #4
7009f2f0: e12fff38     	blx	r8
7009f2f4: e2455001     	sub	r5, r5, #1
7009f2f8: eafffff4     	b	0x7009f2d0 <_pproc_wstr___TI_printfi_nofloat+0xb0> @ imm = #-0x30
7009f2fc: e3a00000     	mov	r0, #0
7009f300: e1a01004     	mov	r1, r4
7009f304: e8bd4ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f308: e12fff1c     	bx	r12
7009f30c: e15a0006     	cmp	r10, r6
7009f310: da000011     	ble	0x7009f35c <_pproc_wstr___TI_printfi_nofloat+0x13c> @ imm = #0x44
7009f314: e5d90000     	ldrb	r0, [r9]
7009f318: e3100001     	tst	r0, #1
7009f31c: 08bd8ff8     	popeq	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f320: e04b0006     	sub	r0, r11, r6
7009f324: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f328: e3550000     	cmp	r5, #0
7009f32c: 0a00000a     	beq	0x7009f35c <_pproc_wstr___TI_printfi_nofloat+0x13c> @ imm = #0x28
7009f330: e3a00020     	mov	r0, #32
7009f334: e1a01004     	mov	r1, r4
7009f338: e12fff38     	blx	r8
7009f33c: e2455001     	sub	r5, r5, #1
7009f340: eafffff8     	b	0x7009f328 <_pproc_wstr___TI_printfi_nofloat+0x108> @ imm = #-0x20
7009f344: e3e00000     	mvn	r0, #0
7009f348: e59d1000     	ldr	r1, [sp]
7009f34c: e5810000     	str	r0, [r1]
7009f350: eb00048f     	bl	0x700a0594 <__aeabi_errno_addr> @ imm = #0x123c
7009f354: e3a01058     	mov	r1, #88
7009f358: e5801000     	str	r1, [r0]
7009f35c: e8bd8ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}

7009f360 <_pproc_str___TI_printfi_nofloat>:
7009f360: e92d4ff8     	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f364: e5927000     	ldr	r7, [r2]
7009f368: e1a04001     	mov	r4, r1
7009f36c: e59dc028     	ldr	r12, [sp, #0x28]
7009f370: e2876004     	add	r6, r7, #4
7009f374: e5826000     	str	r6, [r2]
7009f378: e5976000     	ldr	r6, [r7]
7009f37c: e3560000     	cmp	r6, #0
7009f380: 0a000037     	beq	0x7009f464 <_pproc_str___TI_printfi_nofloat+0x104> @ imm = #0xdc
7009f384: e590b008     	ldr	r11, [r0, #0x8]
7009f388: e1a05003     	mov	r5, r3
7009f38c: e1a08000     	mov	r8, r0
7009f390: e1a0700c     	mov	r7, r12
7009f394: e35b0000     	cmp	r11, #0
7009f398: 4a000003     	bmi	0x7009f3ac <_pproc_str___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009f39c: e1a00006     	mov	r0, r6
7009f3a0: eb005869     	bl	0x700b554c <strlen>     @ imm = #0x161a4
7009f3a4: e15b0000     	cmp	r11, r0
7009f3a8: 3a000002     	blo	0x7009f3b8 <_pproc_str___TI_printfi_nofloat+0x58> @ imm = #0x8
7009f3ac: e1a00006     	mov	r0, r6
7009f3b0: eb005865     	bl	0x700b554c <strlen>     @ imm = #0x16194
7009f3b4: e1a0b000     	mov	r11, r0
7009f3b8: e598a004     	ldr	r10, [r8, #0x4]
7009f3bc: e1a0900b     	mov	r9, r11
7009f3c0: e5950000     	ldr	r0, [r5]
7009f3c4: e15a000b     	cmp	r10, r11
7009f3c8: c1a0900a     	movgt	r9, r10
7009f3cc: e0800009     	add	r0, r0, r9
7009f3d0: e5850000     	str	r0, [r5]
7009f3d4: da00000b     	ble	0x7009f408 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x2c
7009f3d8: e5d80000     	ldrb	r0, [r8]
7009f3dc: e3100001     	tst	r0, #1
7009f3e0: 1a000008     	bne	0x7009f408 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x20
7009f3e4: e049000b     	sub	r0, r9, r11
7009f3e8: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f3ec: e3550000     	cmp	r5, #0
7009f3f0: 0a000004     	beq	0x7009f408 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x10
7009f3f4: e3a00020     	mov	r0, #32
7009f3f8: e1a01004     	mov	r1, r4
7009f3fc: e12fff37     	blx	r7
7009f400: e2455001     	sub	r5, r5, #1
7009f404: eafffff8     	b	0x7009f3ec <_pproc_str___TI_printfi_nofloat+0x8c> @ imm = #-0x20
7009f408: e1cb5fcb     	bic	r5, r11, r11, asr #31
7009f40c: e3550000     	cmp	r5, #0
7009f410: 0a000004     	beq	0x7009f428 <_pproc_str___TI_printfi_nofloat+0xc8> @ imm = #0x10
7009f414: e4d60001     	ldrb	r0, [r6], #1
7009f418: e1a01004     	mov	r1, r4
7009f41c: e12fff37     	blx	r7
7009f420: e2455001     	sub	r5, r5, #1
7009f424: eafffff8     	b	0x7009f40c <_pproc_str___TI_printfi_nofloat+0xac> @ imm = #-0x20
7009f428: e15a000b     	cmp	r10, r11
7009f42c: da00000b     	ble	0x7009f460 <_pproc_str___TI_printfi_nofloat+0x100> @ imm = #0x2c
7009f430: e5d80000     	ldrb	r0, [r8]
7009f434: e3100001     	tst	r0, #1
7009f438: 08bd8ff8     	popeq	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f43c: e049000b     	sub	r0, r9, r11
7009f440: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f444: e3550000     	cmp	r5, #0
7009f448: 0a000004     	beq	0x7009f460 <_pproc_str___TI_printfi_nofloat+0x100> @ imm = #0x10
7009f44c: e3a00020     	mov	r0, #32
7009f450: e1a01004     	mov	r1, r4
7009f454: e12fff37     	blx	r7
7009f458: e2455001     	sub	r5, r5, #1
7009f45c: eafffff8     	b	0x7009f444 <_pproc_str___TI_printfi_nofloat+0xe4> @ imm = #-0x20
7009f460: e8bd8ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f464: e3a00000     	mov	r0, #0
7009f468: e1a01004     	mov	r1, r4
7009f46c: e8bd4ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f470: e12fff1c     	bx	r12

7009f474 <_setfield___TI_printfi_nofloat>:
7009f474: e92d4ffe     	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f478: e1a05001     	mov	r5, r1
7009f47c: e5918004     	ldr	r8, [r1, #0x4]
7009f480: e3a09000     	mov	r9, #0
7009f484: e1a06002     	mov	r6, r2
7009f488: e30011fd     	movw	r1, #0x1fd
7009f48c: e3a02020     	mov	r2, #32
7009f490: e1a04000     	mov	r4, r0
7009f494: e58d9004     	str	r9, [sp, #0x4]
7009f498: eb005994     	bl	0x700b5af0 <__aeabi_memset8> @ imm = #0x16650
7009f49c: e1a0b004     	mov	r11, r4
7009f4a0: e2842f7f     	add	r2, r4, #508
7009f4a4: e5eb91fd     	strb	r9, [r11, #0x1fd]!
7009f4a8: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f4ac: e58d2008     	str	r2, [sp, #0x8]
7009f4b0: e2401063     	sub	r1, r0, #99
7009f4b4: e3510015     	cmp	r1, #21
7009f4b8: 8a00002f     	bhi	0x7009f57c <_setfield___TI_printfi_nofloat+0x108> @ imm = #0xbc
7009f4bc: e59f2260     	ldr	r2, [pc, #0x260]        @ 0x7009f724 <_setfield___TI_printfi_nofloat+0x2b0>
7009f4c0: e3a03001     	mov	r3, #1
7009f4c4: e1120113     	tst	r2, r3, lsl r1
7009f4c8: 0a00001a     	beq	0x7009f538 <_setfield___TI_printfi_nofloat+0xc4> @ imm = #0x68
7009f4cc: e28d1004     	add	r1, sp, #4
7009f4d0: e28d2008     	add	r2, sp, #8
7009f4d4: e1a00005     	mov	r0, r5
7009f4d8: e1a03006     	mov	r3, r6
7009f4dc: eb000091     	bl	0x7009f728 <_pproc_diouxp___TI_printfi_nofloat> @ imm = #0x244
7009f4e0: e3a09000     	mov	r9, #0
7009f4e4: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f4e8: e3a0a000     	mov	r10, #0
7009f4ec: e240106f     	sub	r1, r0, #111
7009f4f0: e3510009     	cmp	r1, #9
7009f4f4: 8a000003     	bhi	0x7009f508 <_setfield___TI_printfi_nofloat+0x94> @ imm = #0xc
7009f4f8: e3a02001     	mov	r2, #1
7009f4fc: e3003243     	movw	r3, #0x243
7009f500: e1130112     	tst	r3, r2, lsl r1
7009f504: 1a000031     	bne	0x7009f5d0 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0xc4
7009f508: e3500058     	cmp	r0, #88
7009f50c: 0a00002f     	beq	0x7009f5d0 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0xbc
7009f510: e5950000     	ldr	r0, [r5]
7009f514: e59d1004     	ldr	r1, [sp, #0x4]
7009f518: e3510000     	cmp	r1, #0
7009f51c: 0a00001f     	beq	0x7009f5a0 <_setfield___TI_printfi_nofloat+0x12c> @ imm = #0x7c
7009f520: e3a0102d     	mov	r1, #45
7009f524: e59d2008     	ldr	r2, [sp, #0x8]
7009f528: e4421001     	strb	r1, [r2], #-1
7009f52c: e58d2008     	str	r2, [sp, #0x8]
7009f530: e7e0a0d0     	ubfx	r10, r0, #0x1, #0x1
7009f534: ea000025     	b	0x7009f5d0 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0x94
7009f538: e3510000     	cmp	r1, #0
7009f53c: 1a00000e     	bne	0x7009f57c <_setfield___TI_printfi_nofloat+0x108> @ imm = #0x38
7009f540: e5960000     	ldr	r0, [r6]
7009f544: e2801004     	add	r1, r0, #4
7009f548: e5861000     	str	r1, [r6]
7009f54c: e5900000     	ldr	r0, [r0]
7009f550: e6ef1070     	uxtb	r1, r0
7009f554: e5c401fc     	strb	r0, [r4, #0x1fc]
7009f558: e30001fb     	movw	r0, #0x1fb
7009f55c: e5952000     	ldr	r2, [r5]
7009f560: e16f1f11     	clz	r1, r1
7009f564: e0840000     	add	r0, r4, r0
7009f568: e3c22002     	bic	r2, r2, #2
7009f56c: e1a092a1     	lsr	r9, r1, #5
7009f570: e58d0008     	str	r0, [sp, #0x8]
7009f574: e5852000     	str	r2, [r5]
7009f578: eaffffd9     	b	0x7009f4e4 <_setfield___TI_printfi_nofloat+0x70> @ imm = #-0x9c
7009f57c: e3500025     	cmp	r0, #37
7009f580: 0a000002     	beq	0x7009f590 <_setfield___TI_printfi_nofloat+0x11c> @ imm = #0x8
7009f584: e3500058     	cmp	r0, #88
7009f588: 0affffcf     	beq	0x7009f4cc <_setfield___TI_printfi_nofloat+0x58> @ imm = #-0xc4
7009f58c: eaffffd5     	b	0x7009f4e8 <_setfield___TI_printfi_nofloat+0x74> @ imm = #-0xac
7009f590: e3a01025     	mov	r1, #37
7009f594: e3a00001     	mov	r0, #1
7009f598: e1c410b0     	strh	r1, [r4]
7009f59c: e8bd8ffe     	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f5a0: e3100002     	tst	r0, #2
7009f5a4: 1a000004     	bne	0x7009f5bc <_setfield___TI_printfi_nofloat+0x148> @ imm = #0x10
7009f5a8: e3100004     	tst	r0, #4
7009f5ac: 0a000007     	beq	0x7009f5d0 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0x1c
7009f5b0: e3a00020     	mov	r0, #32
7009f5b4: e59d1008     	ldr	r1, [sp, #0x8]
7009f5b8: ea000002     	b	0x7009f5c8 <_setfield___TI_printfi_nofloat+0x154> @ imm = #0x8
7009f5bc: e3a0002b     	mov	r0, #43
7009f5c0: e59d1008     	ldr	r1, [sp, #0x8]
7009f5c4: e3a0a001     	mov	r10, #1
7009f5c8: e4410001     	strb	r0, [r1], #-1
7009f5cc: e58d1008     	str	r1, [sp, #0x8]
7009f5d0: e5d51000     	ldrb	r1, [r5]
7009f5d4: e0847008     	add	r7, r4, r8
7009f5d8: e59d0008     	ldr	r0, [sp, #0x8]
7009f5dc: e1a06004     	mov	r6, r4
7009f5e0: e3110001     	tst	r1, #1
7009f5e4: 1a000006     	bne	0x7009f604 <_setfield___TI_printfi_nofloat+0x190> @ imm = #0x18
7009f5e8: e5952004     	ldr	r2, [r5, #0x4]
7009f5ec: e04b1000     	sub	r1, r11, r0
7009f5f0: e1a06004     	mov	r6, r4
7009f5f4: e1510002     	cmp	r1, r2
7009f5f8: ca000001     	bgt	0x7009f604 <_setfield___TI_printfi_nofloat+0x190> @ imm = #0x4
7009f5fc: e0471001     	sub	r1, r7, r1
7009f600: e2816001     	add	r6, r1, #1
7009f604: e2801001     	add	r1, r0, #1
7009f608: e1a00006     	mov	r0, r6
7009f60c: e3a02000     	mov	r2, #0
7009f610: e30031fe     	movw	r3, #0x1fe
7009f614: e3a08000     	mov	r8, #0
7009f618: eb005103     	bl	0x700b3a2c <memccpy>    @ imm = #0x1440c
7009f61c: e58d0008     	str	r0, [sp, #0x8]
7009f620: e3590000     	cmp	r9, #0
7009f624: 0a000001     	beq	0x7009f630 <_setfield___TI_printfi_nofloat+0x1bc> @ imm = #0x4
7009f628: e4c08001     	strb	r8, [r0], #1
7009f62c: e58d0008     	str	r0, [sp, #0x8]
7009f630: e1500007     	cmp	r0, r7
7009f634: 8a000006     	bhi	0x7009f654 <_setfield___TI_printfi_nofloat+0x1e0> @ imm = #0x18
7009f638: e0471000     	sub	r1, r7, r0
7009f63c: e2400001     	sub	r0, r0, #1
7009f640: e3a02020     	mov	r2, #32
7009f644: e2811001     	add	r1, r1, #1
7009f648: eb005928     	bl	0x700b5af0 <__aeabi_memset8> @ imm = #0x164a0
7009f64c: e3a00000     	mov	r0, #0
7009f650: e5c70000     	strb	r0, [r7]
7009f654: e5d50000     	ldrb	r0, [r5]
7009f658: e3100010     	tst	r0, #16
7009f65c: 1a000004     	bne	0x7009f674 <_setfield___TI_printfi_nofloat+0x200> @ imm = #0x10
7009f660: e0461004     	sub	r1, r6, r4
7009f664: e1a00004     	mov	r0, r4
7009f668: e3a02020     	mov	r2, #32
7009f66c: eb00591f     	bl	0x700b5af0 <__aeabi_memset8> @ imm = #0x1647c
7009f670: ea000027     	b	0x7009f714 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x9c
7009f674: e1560004     	cmp	r6, r4
7009f678: 0a000025     	beq	0x7009f714 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x94
7009f67c: e0461004     	sub	r1, r6, r4
7009f680: e1a00004     	mov	r0, r4
7009f684: e3a02030     	mov	r2, #48
7009f688: e3a07030     	mov	r7, #48
7009f68c: eb005917     	bl	0x700b5af0 <__aeabi_memset8> @ imm = #0x1645c
7009f690: e59d0004     	ldr	r0, [sp, #0x4]
7009f694: e3500000     	cmp	r0, #0
7009f698: 13000001     	movwne	r0, #0x1
7009f69c: e190000a     	orrs	r0, r0, r10
7009f6a0: 1a000004     	bne	0x7009f6b8 <_setfield___TI_printfi_nofloat+0x244> @ imm = #0x10
7009f6a4: e5d50000     	ldrb	r0, [r5]
7009f6a8: e3100004     	tst	r0, #4
7009f6ac: 1a000001     	bne	0x7009f6b8 <_setfield___TI_printfi_nofloat+0x244> @ imm = #0x4
7009f6b0: e1a00004     	mov	r0, r4
7009f6b4: ea000003     	b	0x7009f6c8 <_setfield___TI_printfi_nofloat+0x254> @ imm = #0xc
7009f6b8: e5d61000     	ldrb	r1, [r6]
7009f6bc: e1a00004     	mov	r0, r4
7009f6c0: e4c01001     	strb	r1, [r0], #1
7009f6c4: e4c67001     	strb	r7, [r6], #1
7009f6c8: e5d5100c     	ldrb	r1, [r5, #0xc]
7009f6cc: e3510041     	cmp	r1, #65
7009f6d0: 0a00000b     	beq	0x7009f704 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x2c
7009f6d4: e3510058     	cmp	r1, #88
7009f6d8: 0a000004     	beq	0x7009f6f0 <_setfield___TI_printfi_nofloat+0x27c> @ imm = #0x10
7009f6dc: e3510061     	cmp	r1, #97
7009f6e0: 0a000007     	beq	0x7009f704 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x1c
7009f6e4: e3510078     	cmp	r1, #120
7009f6e8: 13510070     	cmpne	r1, #112
7009f6ec: 1a000008     	bne	0x7009f714 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x20
7009f6f0: e5d52000     	ldrb	r2, [r5]
7009f6f4: e3120008     	tst	r2, #8
7009f6f8: 1a000001     	bne	0x7009f704 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x4
7009f6fc: e3510061     	cmp	r1, #97
7009f700: 1a000003     	bne	0x7009f714 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0xc
7009f704: e5d61001     	ldrb	r1, [r6, #0x1]
7009f708: e3a02030     	mov	r2, #48
7009f70c: e5c01001     	strb	r1, [r0, #0x1]
7009f710: e5c62001     	strb	r2, [r6, #0x1]
7009f714: e1a00004     	mov	r0, r4
7009f718: eb00578b     	bl	0x700b554c <strlen>     @ imm = #0x15e2c
7009f71c: e0800009     	add	r0, r0, r9
7009f720: e8bd8ffe     	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f724: 42 30 24 00  	.word	0x00243042

7009f728 <_pproc_diouxp___TI_printfi_nofloat>:
7009f728: e92d48fc     	push	{r2, r3, r4, r5, r6, r7, r11, lr}
7009f72c: e1a05000     	mov	r5, r0
7009f730: e5900008     	ldr	r0, [r0, #0x8]
7009f734: e1a04002     	mov	r4, r2
7009f738: e1a07001     	mov	r7, r1
7009f73c: e3a06010     	mov	r6, #16
7009f740: e3700001     	cmn	r0, #1
7009f744: c5950000     	ldrgt	r0, [r5]
7009f748: c3c00010     	bicgt	r0, r0, #16
7009f74c: c5850000     	strgt	r0, [r5]
7009f750: d3a00001     	movle	r0, #1
7009f754: d5850008     	strle	r0, [r5, #0x8]
7009f758: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f75c: e3500058     	cmp	r0, #88
7009f760: 0a000005     	beq	0x7009f77c <_pproc_diouxp___TI_printfi_nofloat+0x54> @ imm = #0x14
7009f764: e3500078     	cmp	r0, #120
7009f768: 13500070     	cmpne	r0, #112
7009f76c: 0a000002     	beq	0x7009f77c <_pproc_diouxp___TI_printfi_nofloat+0x54> @ imm = #0x8
7009f770: e350006f     	cmp	r0, #111
7009f774: 13a0600a     	movne	r6, #10
7009f778: 03a06008     	moveq	r6, #8
7009f77c: e1a00005     	mov	r0, r5
7009f780: e1a01003     	mov	r1, r3
7009f784: eb00004d     	bl	0x7009f8c0 <_getarg_diouxp___TI_printfi_nofloat> @ imm = #0x134
7009f788: e5952008     	ldr	r2, [r5, #0x8]
7009f78c: e3520000     	cmp	r2, #0
7009f790: 01902001     	orrseq	r2, r0, r1
7009f794: 0a000007     	beq	0x7009f7b8 <_pproc_diouxp___TI_printfi_nofloat+0x90> @ imm = #0x1c
7009f798: e5d5300c     	ldrb	r3, [r5, #0xc]
7009f79c: e3530064     	cmp	r3, #100
7009f7a0: 1a00000b     	bne	0x7009f7d4 <_pproc_diouxp___TI_printfi_nofloat+0xac> @ imm = #0x2c
7009f7a4: e3a02064     	mov	r2, #100
7009f7a8: e3a03064     	mov	r3, #100
7009f7ac: e3710001     	cmn	r1, #1
7009f7b0: ca000011     	bgt	0x7009f7fc <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x44
7009f7b4: ea00000b     	b	0x7009f7e8 <_pproc_diouxp___TI_printfi_nofloat+0xc0> @ imm = #0x2c
7009f7b8: e5d50000     	ldrb	r0, [r5]
7009f7bc: e3100008     	tst	r0, #8
7009f7c0: 0a00003d     	beq	0x7009f8bc <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0xf4
7009f7c4: e5d5300c     	ldrb	r3, [r5, #0xc]
7009f7c8: e3a00000     	mov	r0, #0
7009f7cc: e3a01000     	mov	r1, #0
7009f7d0: ea000009     	b	0x7009f7fc <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x24
7009f7d4: e3530069     	cmp	r3, #105
7009f7d8: 1a000007     	bne	0x7009f7fc <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x1c
7009f7dc: e3a02069     	mov	r2, #105
7009f7e0: e3510000     	cmp	r1, #0
7009f7e4: 5a000004     	bpl	0x7009f7fc <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x10
7009f7e8: e2700000     	rsbs	r0, r0, #0
7009f7ec: e3a0c001     	mov	r12, #1
7009f7f0: e2e11000     	rsc	r1, r1, #0
7009f7f4: e1a03002     	mov	r3, r2
7009f7f8: e587c000     	str	r12, [r7]
7009f7fc: e1a02006     	mov	r2, r6
7009f800: e58d4000     	str	r4, [sp]
7009f804: eb00009c     	bl	0x7009fa7c <_ltostr___TI_printfi_nofloat> @ imm = #0x270
7009f808: e3a01030     	mov	r1, #48
7009f80c: e5952008     	ldr	r2, [r5, #0x8]
7009f810: e1500002     	cmp	r0, r2
7009f814: aa000005     	bge	0x7009f830 <_pproc_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x14
7009f818: e5942000     	ldr	r2, [r4]
7009f81c: e2800001     	add	r0, r0, #1
7009f820: e2423001     	sub	r3, r2, #1
7009f824: e5843000     	str	r3, [r4]
7009f828: e5c21000     	strb	r1, [r2]
7009f82c: eafffff6     	b	0x7009f80c <_pproc_diouxp___TI_printfi_nofloat+0xe4> @ imm = #-0x28
7009f830: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f834: e3500058     	cmp	r0, #88
7009f838: 13500078     	cmpne	r0, #120
7009f83c: 1a00000f     	bne	0x7009f880 <_pproc_diouxp___TI_printfi_nofloat+0x158> @ imm = #0x3c
7009f840: e5d51000     	ldrb	r1, [r5]
7009f844: e3110008     	tst	r1, #8
7009f848: 0a00000e     	beq	0x7009f888 <_pproc_diouxp___TI_printfi_nofloat+0x160> @ imm = #0x38
7009f84c: e5941000     	ldr	r1, [r4]
7009f850: e3500070     	cmp	r0, #112
7009f854: 03000078     	movweq	r0, #0x78
7009f858: e2412001     	sub	r2, r1, #1
7009f85c: e5842000     	str	r2, [r4]
7009f860: e3a02030     	mov	r2, #48
7009f864: e5c10000     	strb	r0, [r1]
7009f868: e5940000     	ldr	r0, [r4]
7009f86c: e2401001     	sub	r1, r0, #1
7009f870: e5841000     	str	r1, [r4]
7009f874: e5c02000     	strb	r2, [r0]
7009f878: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f87c: ea000001     	b	0x7009f888 <_pproc_diouxp___TI_printfi_nofloat+0x160> @ imm = #0x4
7009f880: e3500070     	cmp	r0, #112
7009f884: 0affffed     	beq	0x7009f840 <_pproc_diouxp___TI_printfi_nofloat+0x118> @ imm = #-0x4c
7009f888: e350006f     	cmp	r0, #111
7009f88c: 1a00000a     	bne	0x7009f8bc <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0x28
7009f890: e5d50000     	ldrb	r0, [r5]
7009f894: e3100008     	tst	r0, #8
7009f898: 0a000007     	beq	0x7009f8bc <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0x1c
7009f89c: e5940000     	ldr	r0, [r4]
7009f8a0: e5d01001     	ldrb	r1, [r0, #0x1]
7009f8a4: e3510030     	cmp	r1, #48
7009f8a8: 08bd88fc     	popeq	{r2, r3, r4, r5, r6, r7, r11, pc}
7009f8ac: e2401001     	sub	r1, r0, #1
7009f8b0: e3a02030     	mov	r2, #48
7009f8b4: e5841000     	str	r1, [r4]
7009f8b8: e5c02000     	strb	r2, [r0]
7009f8bc: e8bd88fc     	pop	{r2, r3, r4, r5, r6, r7, r11, pc}

7009f8c0 <_getarg_diouxp___TI_printfi_nofloat>:
7009f8c0: e92d4800     	push	{r11, lr}
7009f8c4: e5d0200c     	ldrb	r2, [r0, #0xc]
7009f8c8: e3520070     	cmp	r2, #112
7009f8cc: 1a000002     	bne	0x7009f8dc <_getarg_diouxp___TI_printfi_nofloat+0x1c> @ imm = #0x8
7009f8d0: e5910000     	ldr	r0, [r1]
7009f8d4: e3a03000     	mov	r3, #0
7009f8d8: ea000037     	b	0x7009f9bc <_getarg_diouxp___TI_printfi_nofloat+0xfc> @ imm = #0xdc
7009f8dc: e5900000     	ldr	r0, [r0]
7009f8e0: e3033f60     	movw	r3, #0x3f60
7009f8e4: e0000003     	and	r0, r0, r3
7009f8e8: e3500a02     	cmp	r0, #8192
7009f8ec: 13500040     	cmpne	r0, #64
7009f8f0: 1a000011     	bne	0x7009f93c <_getarg_diouxp___TI_printfi_nofloat+0x7c> @ imm = #0x44
7009f8f4: e3a03000     	mov	r3, #0
7009f8f8: e242e064     	sub	lr, r2, #100
7009f8fc: e35e0014     	cmp	lr, #20
7009f900: 8a00002a     	bhi	0x7009f9b0 <_getarg_diouxp___TI_printfi_nofloat+0xf0> @ imm = #0xa8
7009f904: e3000800     	movw	r0, #0x800
7009f908: e3a0c001     	mov	r12, #1
7009f90c: e3400012     	movt	r0, #0x12
7009f910: e1100e1c     	tst	r0, r12, lsl lr
7009f914: 1a000027     	bne	0x7009f9b8 <_getarg_diouxp___TI_printfi_nofloat+0xf8> @ imm = #0x9c
7009f918: e3a00021     	mov	r0, #33
7009f91c: e1100e1c     	tst	r0, r12, lsl lr
7009f920: 0a000022     	beq	0x7009f9b0 <_getarg_diouxp___TI_printfi_nofloat+0xf0> @ imm = #0x88
7009f924: e5910000     	ldr	r0, [r1]
7009f928: e2802004     	add	r2, r0, #4
7009f92c: e5812000     	str	r2, [r1]
7009f930: e5900000     	ldr	r0, [r0]
7009f934: e1a03fc0     	asr	r3, r0, #31
7009f938: ea000022     	b	0x7009f9c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x88
7009f93c: e3500c01     	cmp	r0, #256
7009f940: 0a000022     	beq	0x7009f9d0 <_getarg_diouxp___TI_printfi_nofloat+0x110> @ imm = #0x88
7009f944: e3500c02     	cmp	r0, #512
7009f948: 0a000036     	beq	0x7009fa28 <_getarg_diouxp___TI_printfi_nofloat+0x168> @ imm = #0xd8
7009f94c: e3500b02     	cmp	r0, #2048
7009f950: 0a00001e     	beq	0x7009f9d0 <_getarg_diouxp___TI_printfi_nofloat+0x110> @ imm = #0x78
7009f954: e3a03000     	mov	r3, #0
7009f958: e242e064     	sub	lr, r2, #100
7009f95c: e3500a01     	cmp	r0, #4096
7009f960: 0affffe5     	beq	0x7009f8fc <_getarg_diouxp___TI_printfi_nofloat+0x3c> @ imm = #-0x6c
7009f964: e3500020     	cmp	r0, #32
7009f968: 1affffe3     	bne	0x7009f8fc <_getarg_diouxp___TI_printfi_nofloat+0x3c> @ imm = #-0x74
7009f96c: e35e0014     	cmp	lr, #20
7009f970: 8a000007     	bhi	0x7009f994 <_getarg_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x1c
7009f974: e3000800     	movw	r0, #0x800
7009f978: e3a0c001     	mov	r12, #1
7009f97c: e3400012     	movt	r0, #0x12
7009f980: e1100e1c     	tst	r0, r12, lsl lr
7009f984: 1a000004     	bne	0x7009f99c <_getarg_diouxp___TI_printfi_nofloat+0xdc> @ imm = #0x10
7009f988: e3a00021     	mov	r0, #33
7009f98c: e1100e1c     	tst	r0, r12, lsl lr
7009f990: 1affffe3     	bne	0x7009f924 <_getarg_diouxp___TI_printfi_nofloat+0x64> @ imm = #-0x74
7009f994: e3520058     	cmp	r2, #88
7009f998: 1a000035     	bne	0x7009fa74 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0xd4
7009f99c: e5910000     	ldr	r0, [r1]
7009f9a0: e2802004     	add	r2, r0, #4
7009f9a4: e5812000     	str	r2, [r1]
7009f9a8: e1d000b0     	ldrh	r0, [r0]
7009f9ac: ea000005     	b	0x7009f9c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x14
7009f9b0: e3520058     	cmp	r2, #88
7009f9b4: 1a00002e     	bne	0x7009fa74 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0xb8
7009f9b8: e5910000     	ldr	r0, [r1]
7009f9bc: e2802004     	add	r2, r0, #4
7009f9c0: e5812000     	str	r2, [r1]
7009f9c4: e5900000     	ldr	r0, [r0]
7009f9c8: e1a01003     	mov	r1, r3
7009f9cc: e8bd8800     	pop	{r11, pc}
7009f9d0: e2420064     	sub	r0, r2, #100
7009f9d4: e3500014     	cmp	r0, #20
7009f9d8: 8a000007     	bhi	0x7009f9fc <_getarg_diouxp___TI_printfi_nofloat+0x13c> @ imm = #0x1c
7009f9dc: e3003800     	movw	r3, #0x800
7009f9e0: e3a0c001     	mov	r12, #1
7009f9e4: e3403012     	movt	r3, #0x12
7009f9e8: e113001c     	tst	r3, r12, lsl r0
7009f9ec: 1a000006     	bne	0x7009fa0c <_getarg_diouxp___TI_printfi_nofloat+0x14c> @ imm = #0x18
7009f9f0: e3a03021     	mov	r3, #33
7009f9f4: e113001c     	tst	r3, r12, lsl r0
7009f9f8: 1a000003     	bne	0x7009fa0c <_getarg_diouxp___TI_printfi_nofloat+0x14c> @ imm = #0xc
7009f9fc: e3a00000     	mov	r0, #0
7009fa00: e3a03000     	mov	r3, #0
7009fa04: e3520058     	cmp	r2, #88
7009fa08: 1affffee     	bne	0x7009f9c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0x48
7009fa0c: e5910000     	ldr	r0, [r1]
7009fa10: e2800007     	add	r0, r0, #7
7009fa14: e3c00007     	bic	r0, r0, #7
7009fa18: e2802008     	add	r2, r0, #8
7009fa1c: e5812000     	str	r2, [r1]
7009fa20: e8900009     	ldm	r0, {r0, r3}
7009fa24: eaffffe7     	b	0x7009f9c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0x64
7009fa28: e3a03000     	mov	r3, #0
7009fa2c: e242e064     	sub	lr, r2, #100
7009fa30: e35e0014     	cmp	lr, #20
7009fa34: 8a000007     	bhi	0x7009fa58 <_getarg_diouxp___TI_printfi_nofloat+0x198> @ imm = #0x1c
7009fa38: e3000800     	movw	r0, #0x800
7009fa3c: e3a0c001     	mov	r12, #1
7009fa40: e3400012     	movt	r0, #0x12
7009fa44: e1100e1c     	tst	r0, r12, lsl lr
7009fa48: 1a000004     	bne	0x7009fa60 <_getarg_diouxp___TI_printfi_nofloat+0x1a0> @ imm = #0x10
7009fa4c: e3a00021     	mov	r0, #33
7009fa50: e1100e1c     	tst	r0, r12, lsl lr
7009fa54: 1affffb2     	bne	0x7009f924 <_getarg_diouxp___TI_printfi_nofloat+0x64> @ imm = #-0x138
7009fa58: e3520058     	cmp	r2, #88
7009fa5c: 1a000004     	bne	0x7009fa74 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0x10
7009fa60: e5910000     	ldr	r0, [r1]
7009fa64: e2802004     	add	r2, r0, #4
7009fa68: e5812000     	str	r2, [r1]
7009fa6c: e5d00000     	ldrb	r0, [r0]
7009fa70: eaffffd4     	b	0x7009f9c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0xb0
7009fa74: e3a00000     	mov	r0, #0
7009fa78: eaffffd2     	b	0x7009f9c8 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0xb8

7009fa7c <_ltostr___TI_printfi_nofloat>:
7009fa7c: e92d41f0     	push	{r4, r5, r6, r7, r8, lr}
7009fa80: e59fc074     	ldr	r12, [pc, #0x74]        @ 0x7009fafc <_ltostr___TI_printfi_nofloat+0x80>
7009fa84: e1a04002     	mov	r4, r2
7009fa88: e59f8070     	ldr	r8, [pc, #0x70]         @ 0x7009fb00 <_ltostr___TI_printfi_nofloat+0x84>
7009fa8c: e1a05000     	mov	r5, r0
7009fa90: e59d7018     	ldr	r7, [sp, #0x18]
7009fa94: e3530058     	cmp	r3, #88
7009fa98: 01a0800c     	moveq	r8, r12
7009fa9c: e1900001     	orrs	r0, r0, r1
7009faa0: 1a00000f     	bne	0x7009fae4 <_ltostr___TI_printfi_nofloat+0x68> @ imm = #0x3c
7009faa4: e5970000     	ldr	r0, [r7]
7009faa8: e3a03030     	mov	r3, #48
7009faac: e2402001     	sub	r2, r0, #1
7009fab0: e5872000     	str	r2, [r7]
7009fab4: e5c03000     	strb	r3, [r0]
7009fab8: ea000009     	b	0x7009fae4 <_ltostr___TI_printfi_nofloat+0x68> @ imm = #0x24
7009fabc: e1a00005     	mov	r0, r5
7009fac0: e1a02004     	mov	r2, r4
7009fac4: eb00000e     	bl	0x7009fb04 <_div___TI_printfi_nofloat> @ imm = #0x38
7009fac8: e0625490     	mls	r2, r0, r4, r5
7009facc: e5973000     	ldr	r3, [r7]
7009fad0: e1a05000     	mov	r5, r0
7009fad4: e2436001     	sub	r6, r3, #1
7009fad8: e7d82002     	ldrb	r2, [r8, r2]
7009fadc: e5876000     	str	r6, [r7]
7009fae0: e5c32000     	strb	r2, [r3]
7009fae4: e1950001     	orrs	r0, r5, r1
7009fae8: 1afffff3     	bne	0x7009fabc <_ltostr___TI_printfi_nofloat+0x40> @ imm = #-0x34
7009faec: e5970000     	ldr	r0, [r7]
7009faf0: eb005695     	bl	0x700b554c <strlen>     @ imm = #0x15a54
7009faf4: e2400001     	sub	r0, r0, #1
7009faf8: e8bd81f0     	pop	{r4, r5, r6, r7, r8, pc}
7009fafc: 20 81 0b 70  	.word	0x700b8120
7009fb00: 31 81 0b 70  	.word	0x700b8131

7009fb04 <_div___TI_printfi_nofloat>:
7009fb04: e3520010     	cmp	r2, #16
7009fb08: 0a000005     	beq	0x7009fb24 <_div___TI_printfi_nofloat+0x20> @ imm = #0x14
7009fb0c: e3520008     	cmp	r2, #8
7009fb10: 1a000007     	bne	0x7009fb34 <_div___TI_printfi_nofloat+0x30> @ imm = #0x1c
7009fb14: e1a001a0     	lsr	r0, r0, #3
7009fb18: e1800e81     	orr	r0, r0, r1, lsl #29
7009fb1c: e1a011a1     	lsr	r1, r1, #3
7009fb20: e12fff1e     	bx	lr
7009fb24: e1a00220     	lsr	r0, r0, #4
7009fb28: e1800e01     	orr	r0, r0, r1, lsl #28
7009fb2c: e1a01221     	lsr	r1, r1, #4
7009fb30: e12fff1e     	bx	lr
7009fb34: e92d4800     	push	{r11, lr}
7009fb38: e3510000     	cmp	r1, #0
7009fb3c: 1a000003     	bne	0x7009fb50 <_div___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009fb40: e1a01002     	mov	r1, r2
7009fb44: eb001cb0     	bl	0x700a6e0c <__udivsi3>  @ imm = #0x72c0
7009fb48: e3a01000     	mov	r1, #0
7009fb4c: e8bd8800     	pop	{r11, pc}
7009fb50: e3a03000     	mov	r3, #0
7009fb54: eb00558e     	bl	0x700b5194 <__aeabi_uldivmod> @ imm = #0x15638
7009fb58: e8bd8800     	pop	{r11, pc}

7009fb5c <__aeabi_idiv0>:
7009fb5c: e12fff1e     	bx	lr

7009fb60 <_vsnprintf>:
7009fb60: e92d 43f0    	push.w	{r4, r5, r6, r7, r8, r9, lr}
7009fb64: b0c1         	sub	sp, #0x104
7009fb66: f8dd c120    	ldr.w	r12, [sp, #0x120]
7009fb6a: f8cd c100    	str.w	r12, [sp, #0x100]
7009fb6e: 903f         	str	r0, [sp, #0xfc]
7009fb70: 913e         	str	r1, [sp, #0xf8]
7009fb72: 923d         	str	r2, [sp, #0xf4]
7009fb74: 933c         	str	r3, [sp, #0xf0]
7009fb76: 2000         	movs	r0, #0x0
7009fb78: 9037         	str	r0, [sp, #0xdc]
7009fb7a: 983e         	ldr	r0, [sp, #0xf8]
7009fb7c: b930         	cbnz	r0, 0x7009fb8c <_vsnprintf+0x2c> @ imm = #0xc
7009fb7e: e7ff         	b	0x7009fb80 <_vsnprintf+0x20> @ imm = #-0x2
7009fb80: f645 3001    	movw	r0, #0x5b01
7009fb84: f2c7 000b    	movt	r0, #0x700b
7009fb88: 903f         	str	r0, [sp, #0xfc]
7009fb8a: e7ff         	b	0x7009fb8c <_vsnprintf+0x2c> @ imm = #-0x2
7009fb8c: e7ff         	b	0x7009fb8e <_vsnprintf+0x2e> @ imm = #-0x2
7009fb8e: 983c         	ldr	r0, [sp, #0xf0]
7009fb90: 7800         	ldrb	r0, [r0]
7009fb92: 2800         	cmp	r0, #0x0
7009fb94: f000 84e3    	beq.w	0x700a055e <_vsnprintf+0x9fe> @ imm = #0x9c6
7009fb98: e7ff         	b	0x7009fb9a <_vsnprintf+0x3a> @ imm = #-0x2
7009fb9a: 983c         	ldr	r0, [sp, #0xf0]
7009fb9c: 7800         	ldrb	r0, [r0]
7009fb9e: 2825         	cmp	r0, #0x25
7009fba0: d00e         	beq	0x7009fbc0 <_vsnprintf+0x60> @ imm = #0x1c
7009fba2: e7ff         	b	0x7009fba4 <_vsnprintf+0x44> @ imm = #-0x2
7009fba4: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009fba8: 983c         	ldr	r0, [sp, #0xf0]
7009fbaa: 7800         	ldrb	r0, [r0]
7009fbac: 993e         	ldr	r1, [sp, #0xf8]
7009fbae: 9a37         	ldr	r2, [sp, #0xdc]
7009fbb0: 1c53         	adds	r3, r2, #0x1
7009fbb2: 9337         	str	r3, [sp, #0xdc]
7009fbb4: 9b3d         	ldr	r3, [sp, #0xf4]
7009fbb6: 47e0         	blx	r12
7009fbb8: 983c         	ldr	r0, [sp, #0xf0]
7009fbba: 3001         	adds	r0, #0x1
7009fbbc: 903c         	str	r0, [sp, #0xf0]
7009fbbe: e7e6         	b	0x7009fb8e <_vsnprintf+0x2e> @ imm = #-0x34
7009fbc0: 983c         	ldr	r0, [sp, #0xf0]
7009fbc2: 3001         	adds	r0, #0x1
7009fbc4: 903c         	str	r0, [sp, #0xf0]
7009fbc6: e7ff         	b	0x7009fbc8 <_vsnprintf+0x68> @ imm = #-0x2
7009fbc8: 2000         	movs	r0, #0x0
7009fbca: 903b         	str	r0, [sp, #0xec]
7009fbcc: e7ff         	b	0x7009fbce <_vsnprintf+0x6e> @ imm = #-0x2
7009fbce: 983c         	ldr	r0, [sp, #0xf0]
7009fbd0: 7800         	ldrb	r0, [r0]
7009fbd2: 3820         	subs	r0, #0x20
7009fbd4: 4601         	mov	r1, r0
7009fbd6: 912a         	str	r1, [sp, #0xa8]
7009fbd8: 2810         	cmp	r0, #0x10
7009fbda: d83d         	bhi	0x7009fc58 <_vsnprintf+0xf8> @ imm = #0x7a
7009fbdc: 992a         	ldr	r1, [sp, #0xa8]
7009fbde: e8df f001    	tbb	[pc, r1]
7009fbe2: 27 3b 3b 31  	.word	0x313b3b27
7009fbe6: 3b 3b 3b 3b  	.word	0x3b3b3b3b
7009fbea: 3b 3b 3b 1d  	.word	0x1d3b3b3b
7009fbee: 3b 13 3b 3b  	.word	0x3b3b133b
7009fbf2: 09 00        	.short	0x0009
7009fbf4: 983b         	ldr	r0, [sp, #0xec]
7009fbf6: f040 0001    	orr	r0, r0, #0x1
7009fbfa: 903b         	str	r0, [sp, #0xec]
7009fbfc: 983c         	ldr	r0, [sp, #0xf0]
7009fbfe: 3001         	adds	r0, #0x1
7009fc00: 903c         	str	r0, [sp, #0xf0]
7009fc02: 2001         	movs	r0, #0x1
7009fc04: 9038         	str	r0, [sp, #0xe0]
7009fc06: e02a         	b	0x7009fc5e <_vsnprintf+0xfe> @ imm = #0x54
7009fc08: 983b         	ldr	r0, [sp, #0xec]
7009fc0a: f040 0002    	orr	r0, r0, #0x2
7009fc0e: 903b         	str	r0, [sp, #0xec]
7009fc10: 983c         	ldr	r0, [sp, #0xf0]
7009fc12: 3001         	adds	r0, #0x1
7009fc14: 903c         	str	r0, [sp, #0xf0]
7009fc16: 2001         	movs	r0, #0x1
7009fc18: 9038         	str	r0, [sp, #0xe0]
7009fc1a: e020         	b	0x7009fc5e <_vsnprintf+0xfe> @ imm = #0x40
7009fc1c: 983b         	ldr	r0, [sp, #0xec]
7009fc1e: f040 0004    	orr	r0, r0, #0x4
7009fc22: 903b         	str	r0, [sp, #0xec]
7009fc24: 983c         	ldr	r0, [sp, #0xf0]
7009fc26: 3001         	adds	r0, #0x1
7009fc28: 903c         	str	r0, [sp, #0xf0]
7009fc2a: 2001         	movs	r0, #0x1
7009fc2c: 9038         	str	r0, [sp, #0xe0]
7009fc2e: e016         	b	0x7009fc5e <_vsnprintf+0xfe> @ imm = #0x2c
7009fc30: 983b         	ldr	r0, [sp, #0xec]
7009fc32: f040 0008    	orr	r0, r0, #0x8
7009fc36: 903b         	str	r0, [sp, #0xec]
7009fc38: 983c         	ldr	r0, [sp, #0xf0]
7009fc3a: 3001         	adds	r0, #0x1
7009fc3c: 903c         	str	r0, [sp, #0xf0]
7009fc3e: 2001         	movs	r0, #0x1
7009fc40: 9038         	str	r0, [sp, #0xe0]
7009fc42: e00c         	b	0x7009fc5e <_vsnprintf+0xfe> @ imm = #0x18
7009fc44: 983b         	ldr	r0, [sp, #0xec]
7009fc46: f040 0010    	orr	r0, r0, #0x10
7009fc4a: 903b         	str	r0, [sp, #0xec]
7009fc4c: 983c         	ldr	r0, [sp, #0xf0]
7009fc4e: 3001         	adds	r0, #0x1
7009fc50: 903c         	str	r0, [sp, #0xf0]
7009fc52: 2001         	movs	r0, #0x1
7009fc54: 9038         	str	r0, [sp, #0xe0]
7009fc56: e002         	b	0x7009fc5e <_vsnprintf+0xfe> @ imm = #0x4
7009fc58: 2000         	movs	r0, #0x0
7009fc5a: 9038         	str	r0, [sp, #0xe0]
7009fc5c: e7ff         	b	0x7009fc5e <_vsnprintf+0xfe> @ imm = #-0x2
7009fc5e: e7ff         	b	0x7009fc60 <_vsnprintf+0x100> @ imm = #-0x2
7009fc60: 9838         	ldr	r0, [sp, #0xe0]
7009fc62: 2800         	cmp	r0, #0x0
7009fc64: d1b3         	bne	0x7009fbce <_vsnprintf+0x6e> @ imm = #-0x9a
7009fc66: e7ff         	b	0x7009fc68 <_vsnprintf+0x108> @ imm = #-0x2
7009fc68: 2000         	movs	r0, #0x0
7009fc6a: 903a         	str	r0, [sp, #0xe8]
7009fc6c: 983c         	ldr	r0, [sp, #0xf0]
7009fc6e: 7800         	ldrb	r0, [r0]
7009fc70: f014 ffc6    	bl	0x700b4c00 <_is_digit>  @ imm = #0x14f8c
7009fc74: b128         	cbz	r0, 0x7009fc82 <_vsnprintf+0x122> @ imm = #0xa
7009fc76: e7ff         	b	0x7009fc78 <_vsnprintf+0x118> @ imm = #-0x2
7009fc78: a83c         	add	r0, sp, #0xf0
7009fc7a: f014 fcd1    	bl	0x700b4620 <_atoi>      @ imm = #0x149a2
7009fc7e: 903a         	str	r0, [sp, #0xe8]
7009fc80: e01e         	b	0x7009fcc0 <_vsnprintf+0x160> @ imm = #0x3c
7009fc82: 983c         	ldr	r0, [sp, #0xf0]
7009fc84: 7800         	ldrb	r0, [r0]
7009fc86: 282a         	cmp	r0, #0x2a
7009fc88: d119         	bne	0x7009fcbe <_vsnprintf+0x15e> @ imm = #0x32
7009fc8a: e7ff         	b	0x7009fc8c <_vsnprintf+0x12c> @ imm = #-0x2
7009fc8c: 9840         	ldr	r0, [sp, #0x100]
7009fc8e: 1d01         	adds	r1, r0, #0x4
7009fc90: 9140         	str	r1, [sp, #0x100]
7009fc92: 6800         	ldr	r0, [r0]
7009fc94: 9036         	str	r0, [sp, #0xd8]
7009fc96: 9836         	ldr	r0, [sp, #0xd8]
7009fc98: f1b0 3fff    	cmp.w	r0, #0xffffffff
7009fc9c: dc08         	bgt	0x7009fcb0 <_vsnprintf+0x150> @ imm = #0x10
7009fc9e: e7ff         	b	0x7009fca0 <_vsnprintf+0x140> @ imm = #-0x2
7009fca0: 983b         	ldr	r0, [sp, #0xec]
7009fca2: f040 0002    	orr	r0, r0, #0x2
7009fca6: 903b         	str	r0, [sp, #0xec]
7009fca8: 9836         	ldr	r0, [sp, #0xd8]
7009fcaa: 4240         	rsbs	r0, r0, #0
7009fcac: 903a         	str	r0, [sp, #0xe8]
7009fcae: e002         	b	0x7009fcb6 <_vsnprintf+0x156> @ imm = #0x4
7009fcb0: 9836         	ldr	r0, [sp, #0xd8]
7009fcb2: 903a         	str	r0, [sp, #0xe8]
7009fcb4: e7ff         	b	0x7009fcb6 <_vsnprintf+0x156> @ imm = #-0x2
7009fcb6: 983c         	ldr	r0, [sp, #0xf0]
7009fcb8: 3001         	adds	r0, #0x1
7009fcba: 903c         	str	r0, [sp, #0xf0]
7009fcbc: e7ff         	b	0x7009fcbe <_vsnprintf+0x15e> @ imm = #-0x2
7009fcbe: e7ff         	b	0x7009fcc0 <_vsnprintf+0x160> @ imm = #-0x2
7009fcc0: 2000         	movs	r0, #0x0
7009fcc2: 9039         	str	r0, [sp, #0xe4]
7009fcc4: 983c         	ldr	r0, [sp, #0xf0]
7009fcc6: 7800         	ldrb	r0, [r0]
7009fcc8: 282e         	cmp	r0, #0x2e
7009fcca: d12e         	bne	0x7009fd2a <_vsnprintf+0x1ca> @ imm = #0x5c
7009fccc: e7ff         	b	0x7009fcce <_vsnprintf+0x16e> @ imm = #-0x2
7009fcce: 983b         	ldr	r0, [sp, #0xec]
7009fcd0: f440 6080    	orr	r0, r0, #0x400
7009fcd4: 903b         	str	r0, [sp, #0xec]
7009fcd6: 983c         	ldr	r0, [sp, #0xf0]
7009fcd8: 3001         	adds	r0, #0x1
7009fcda: 903c         	str	r0, [sp, #0xf0]
7009fcdc: 983c         	ldr	r0, [sp, #0xf0]
7009fcde: 7800         	ldrb	r0, [r0]
7009fce0: f014 ff8e    	bl	0x700b4c00 <_is_digit>  @ imm = #0x14f1c
7009fce4: b128         	cbz	r0, 0x7009fcf2 <_vsnprintf+0x192> @ imm = #0xa
7009fce6: e7ff         	b	0x7009fce8 <_vsnprintf+0x188> @ imm = #-0x2
7009fce8: a83c         	add	r0, sp, #0xf0
7009fcea: f014 fc99    	bl	0x700b4620 <_atoi>      @ imm = #0x14932
7009fcee: 9039         	str	r0, [sp, #0xe4]
7009fcf0: e01a         	b	0x7009fd28 <_vsnprintf+0x1c8> @ imm = #0x34
7009fcf2: 983c         	ldr	r0, [sp, #0xf0]
7009fcf4: 7800         	ldrb	r0, [r0]
7009fcf6: 282a         	cmp	r0, #0x2a
7009fcf8: d115         	bne	0x7009fd26 <_vsnprintf+0x1c6> @ imm = #0x2a
7009fcfa: e7ff         	b	0x7009fcfc <_vsnprintf+0x19c> @ imm = #-0x2
7009fcfc: 9840         	ldr	r0, [sp, #0x100]
7009fcfe: 1d01         	adds	r1, r0, #0x4
7009fd00: 9140         	str	r1, [sp, #0x100]
7009fd02: 6800         	ldr	r0, [r0]
7009fd04: 9035         	str	r0, [sp, #0xd4]
7009fd06: 9835         	ldr	r0, [sp, #0xd4]
7009fd08: 2801         	cmp	r0, #0x1
7009fd0a: db03         	blt	0x7009fd14 <_vsnprintf+0x1b4> @ imm = #0x6
7009fd0c: e7ff         	b	0x7009fd0e <_vsnprintf+0x1ae> @ imm = #-0x2
7009fd0e: 9835         	ldr	r0, [sp, #0xd4]
7009fd10: 9029         	str	r0, [sp, #0xa4]
7009fd12: e002         	b	0x7009fd1a <_vsnprintf+0x1ba> @ imm = #0x4
7009fd14: 2000         	movs	r0, #0x0
7009fd16: 9029         	str	r0, [sp, #0xa4]
7009fd18: e7ff         	b	0x7009fd1a <_vsnprintf+0x1ba> @ imm = #-0x2
7009fd1a: 9829         	ldr	r0, [sp, #0xa4]
7009fd1c: 9039         	str	r0, [sp, #0xe4]
7009fd1e: 983c         	ldr	r0, [sp, #0xf0]
7009fd20: 3001         	adds	r0, #0x1
7009fd22: 903c         	str	r0, [sp, #0xf0]
7009fd24: e7ff         	b	0x7009fd26 <_vsnprintf+0x1c6> @ imm = #-0x2
7009fd26: e7ff         	b	0x7009fd28 <_vsnprintf+0x1c8> @ imm = #-0x2
7009fd28: e7ff         	b	0x7009fd2a <_vsnprintf+0x1ca> @ imm = #-0x2
7009fd2a: 983c         	ldr	r0, [sp, #0xf0]
7009fd2c: 7800         	ldrb	r0, [r0]
7009fd2e: 3868         	subs	r0, #0x68
7009fd30: 4601         	mov	r1, r0
7009fd32: 9128         	str	r1, [sp, #0xa0]
7009fd34: 2812         	cmp	r0, #0x12
7009fd36: d84e         	bhi	0x7009fdd6 <_vsnprintf+0x276> @ imm = #0x9c
7009fd38: 9928         	ldr	r1, [sp, #0xa0]
7009fd3a: e8df f001    	tbb	[pc, r1]
7009fd3e: 1f 4c 3c 4c  	.word	0x4c3c4c1f
7009fd42: 0a 4c 4c 4c  	.word	0x4c4c4c0a
7009fd46: 4c 4c 4c 4c  	.word	0x4c4c4c4c
7009fd4a: 34 4c 4c 4c  	.word	0x4c4c4c34
7009fd4e: 4c 4c 44 00  	.word	0x00444c4c
7009fd52: 983b         	ldr	r0, [sp, #0xec]
7009fd54: f440 7080    	orr	r0, r0, #0x100
7009fd58: 903b         	str	r0, [sp, #0xec]
7009fd5a: 983c         	ldr	r0, [sp, #0xf0]
7009fd5c: 3001         	adds	r0, #0x1
7009fd5e: 903c         	str	r0, [sp, #0xf0]
7009fd60: 983c         	ldr	r0, [sp, #0xf0]
7009fd62: 7800         	ldrb	r0, [r0]
7009fd64: 286c         	cmp	r0, #0x6c
7009fd66: d108         	bne	0x7009fd7a <_vsnprintf+0x21a> @ imm = #0x10
7009fd68: e7ff         	b	0x7009fd6a <_vsnprintf+0x20a> @ imm = #-0x2
7009fd6a: 983b         	ldr	r0, [sp, #0xec]
7009fd6c: f440 7000    	orr	r0, r0, #0x200
7009fd70: 903b         	str	r0, [sp, #0xec]
7009fd72: 983c         	ldr	r0, [sp, #0xf0]
7009fd74: 3001         	adds	r0, #0x1
7009fd76: 903c         	str	r0, [sp, #0xf0]
7009fd78: e7ff         	b	0x7009fd7a <_vsnprintf+0x21a> @ imm = #-0x2
7009fd7a: e02d         	b	0x7009fdd8 <_vsnprintf+0x278> @ imm = #0x5a
7009fd7c: 983b         	ldr	r0, [sp, #0xec]
7009fd7e: f040 0080    	orr	r0, r0, #0x80
7009fd82: 903b         	str	r0, [sp, #0xec]
7009fd84: 983c         	ldr	r0, [sp, #0xf0]
7009fd86: 3001         	adds	r0, #0x1
7009fd88: 903c         	str	r0, [sp, #0xf0]
7009fd8a: 983c         	ldr	r0, [sp, #0xf0]
7009fd8c: 7800         	ldrb	r0, [r0]
7009fd8e: 2868         	cmp	r0, #0x68
7009fd90: d108         	bne	0x7009fda4 <_vsnprintf+0x244> @ imm = #0x10
7009fd92: e7ff         	b	0x7009fd94 <_vsnprintf+0x234> @ imm = #-0x2
7009fd94: 983b         	ldr	r0, [sp, #0xec]
7009fd96: f040 0040    	orr	r0, r0, #0x40
7009fd9a: 903b         	str	r0, [sp, #0xec]
7009fd9c: 983c         	ldr	r0, [sp, #0xf0]
7009fd9e: 3001         	adds	r0, #0x1
7009fda0: 903c         	str	r0, [sp, #0xf0]
7009fda2: e7ff         	b	0x7009fda4 <_vsnprintf+0x244> @ imm = #-0x2
7009fda4: e018         	b	0x7009fdd8 <_vsnprintf+0x278> @ imm = #0x30
7009fda6: 983b         	ldr	r0, [sp, #0xec]
7009fda8: f440 7080    	orr	r0, r0, #0x100
7009fdac: 903b         	str	r0, [sp, #0xec]
7009fdae: 983c         	ldr	r0, [sp, #0xf0]
7009fdb0: 3001         	adds	r0, #0x1
7009fdb2: 903c         	str	r0, [sp, #0xf0]
7009fdb4: e010         	b	0x7009fdd8 <_vsnprintf+0x278> @ imm = #0x20
7009fdb6: 983b         	ldr	r0, [sp, #0xec]
7009fdb8: f440 7000    	orr	r0, r0, #0x200
7009fdbc: 903b         	str	r0, [sp, #0xec]
7009fdbe: 983c         	ldr	r0, [sp, #0xf0]
7009fdc0: 3001         	adds	r0, #0x1
7009fdc2: 903c         	str	r0, [sp, #0xf0]
7009fdc4: e008         	b	0x7009fdd8 <_vsnprintf+0x278> @ imm = #0x10
7009fdc6: 983b         	ldr	r0, [sp, #0xec]
7009fdc8: f440 7080    	orr	r0, r0, #0x100
7009fdcc: 903b         	str	r0, [sp, #0xec]
7009fdce: 983c         	ldr	r0, [sp, #0xf0]
7009fdd0: 3001         	adds	r0, #0x1
7009fdd2: 903c         	str	r0, [sp, #0xf0]
7009fdd4: e000         	b	0x7009fdd8 <_vsnprintf+0x278> @ imm = #0x0
7009fdd6: e7ff         	b	0x7009fdd8 <_vsnprintf+0x278> @ imm = #-0x2
7009fdd8: 983c         	ldr	r0, [sp, #0xf0]
7009fdda: 7800         	ldrb	r0, [r0]
7009fddc: 3825         	subs	r0, #0x25
7009fdde: 4601         	mov	r1, r0
7009fde0: 9127         	str	r1, [sp, #0x9c]
7009fde2: 2853         	cmp	r0, #0x53
7009fde4: f200 83ab    	bhi.w	0x700a053e <_vsnprintf+0x9de> @ imm = #0x756
7009fde8: 9927         	ldr	r1, [sp, #0x9c]
7009fdea: e8df f011    	tbh	[pc, r1, lsl #1]
7009fdee: 9b 03 a8 03  	.word	0x03a8039b
7009fdf2: a8 03 a8 03  	.word	0x03a803a8
7009fdf6: a8 03 a8 03  	.word	0x03a803a8
7009fdfa: a8 03 a8 03  	.word	0x03a803a8
7009fdfe: a8 03 a8 03  	.word	0x03a803a8
7009fe02: a8 03 a8 03  	.word	0x03a803a8
7009fe06: a8 03 a8 03  	.word	0x03a803a8
7009fe0a: a8 03 a8 03  	.word	0x03a803a8
7009fe0e: a8 03 a8 03  	.word	0x03a803a8
7009fe12: a8 03 a8 03  	.word	0x03a803a8
7009fe16: a8 03 a8 03  	.word	0x03a803a8
7009fe1a: a8 03 a8 03  	.word	0x03a803a8
7009fe1e: a8 03 a8 03  	.word	0x03a803a8
7009fe22: a8 03 a8 03  	.word	0x03a803a8
7009fe26: a8 03 a8 03  	.word	0x03a803a8
7009fe2a: a8 03 a8 03  	.word	0x03a803a8
7009fe2e: 5e 02 32 02  	.word	0x0232025e
7009fe32: 5e 02 a8 03  	.word	0x03a8025e
7009fe36: a8 03 a8 03  	.word	0x03a803a8
7009fe3a: a8 03 a8 03  	.word	0x03a803a8
7009fe3e: a8 03 a8 03  	.word	0x03a803a8
7009fe42: a8 03 a8 03  	.word	0x03a803a8
7009fe46: a8 03 a8 03  	.word	0x03a803a8
7009fe4a: a8 03 a8 03  	.word	0x03a803a8
7009fe4e: a8 03 a8 03  	.word	0x03a803a8
7009fe52: a8 03 54 00  	.word	0x005403a8
7009fe56: a8 03 a8 03  	.word	0x03a803a8
7009fe5a: a8 03 a8 03  	.word	0x03a803a8
7009fe5e: a8 03 a8 03  	.word	0x03a803a8
7009fe62: a8 03 a8 03  	.word	0x03a803a8
7009fe66: a8 03 54 00  	.word	0x005403a8
7009fe6a: 9e 02 54 00  	.word	0x0054029e
7009fe6e: 5e 02 32 02  	.word	0x0232025e
7009fe72: 5e 02 a8 03  	.word	0x03a8025e
7009fe76: 54 00 a8 03  	.word	0x03a80054
7009fe7a: a8 03 a8 03  	.word	0x03a803a8
7009fe7e: a8 03 a8 03  	.word	0x03a803a8
7009fe82: 54 00 6e 03  	.word	0x036e0054
7009fe86: a8 03 a8 03  	.word	0x03a803a8
7009fe8a: e2 02 a8 03  	.word	0x03a802e2
7009fe8e: 54 00 a8 03  	.word	0x03a80054
7009fe92: a8 03 54 00  	.word	0x005403a8
7009fe96: 983c         	ldr	r0, [sp, #0xf0]
7009fe98: 7800         	ldrb	r0, [r0]
7009fe9a: 2878         	cmp	r0, #0x78
7009fe9c: d005         	beq	0x7009feaa <_vsnprintf+0x34a> @ imm = #0xa
7009fe9e: e7ff         	b	0x7009fea0 <_vsnprintf+0x340> @ imm = #-0x2
7009fea0: 983c         	ldr	r0, [sp, #0xf0]
7009fea2: 7800         	ldrb	r0, [r0]
7009fea4: 2858         	cmp	r0, #0x58
7009fea6: d103         	bne	0x7009feb0 <_vsnprintf+0x350> @ imm = #0x6
7009fea8: e7ff         	b	0x7009feaa <_vsnprintf+0x34a> @ imm = #-0x2
7009feaa: 2010         	movs	r0, #0x10
7009feac: 9034         	str	r0, [sp, #0xd0]
7009feae: e018         	b	0x7009fee2 <_vsnprintf+0x382> @ imm = #0x30
7009feb0: 983c         	ldr	r0, [sp, #0xf0]
7009feb2: 7800         	ldrb	r0, [r0]
7009feb4: 286f         	cmp	r0, #0x6f
7009feb6: d103         	bne	0x7009fec0 <_vsnprintf+0x360> @ imm = #0x6
7009feb8: e7ff         	b	0x7009feba <_vsnprintf+0x35a> @ imm = #-0x2
7009feba: 2008         	movs	r0, #0x8
7009febc: 9034         	str	r0, [sp, #0xd0]
7009febe: e00f         	b	0x7009fee0 <_vsnprintf+0x380> @ imm = #0x1e
7009fec0: 983c         	ldr	r0, [sp, #0xf0]
7009fec2: 7800         	ldrb	r0, [r0]
7009fec4: 2862         	cmp	r0, #0x62
7009fec6: d103         	bne	0x7009fed0 <_vsnprintf+0x370> @ imm = #0x6
7009fec8: e7ff         	b	0x7009feca <_vsnprintf+0x36a> @ imm = #-0x2
7009feca: 2002         	movs	r0, #0x2
7009fecc: 9034         	str	r0, [sp, #0xd0]
7009fece: e006         	b	0x7009fede <_vsnprintf+0x37e> @ imm = #0xc
7009fed0: 200a         	movs	r0, #0xa
7009fed2: 9034         	str	r0, [sp, #0xd0]
7009fed4: 983b         	ldr	r0, [sp, #0xec]
7009fed6: f020 0010    	bic	r0, r0, #0x10
7009feda: 903b         	str	r0, [sp, #0xec]
7009fedc: e7ff         	b	0x7009fede <_vsnprintf+0x37e> @ imm = #-0x2
7009fede: e7ff         	b	0x7009fee0 <_vsnprintf+0x380> @ imm = #-0x2
7009fee0: e7ff         	b	0x7009fee2 <_vsnprintf+0x382> @ imm = #-0x2
7009fee2: 983c         	ldr	r0, [sp, #0xf0]
7009fee4: 7800         	ldrb	r0, [r0]
7009fee6: 2858         	cmp	r0, #0x58
7009fee8: d105         	bne	0x7009fef6 <_vsnprintf+0x396> @ imm = #0xa
7009feea: e7ff         	b	0x7009feec <_vsnprintf+0x38c> @ imm = #-0x2
7009feec: 983b         	ldr	r0, [sp, #0xec]
7009feee: f040 0020    	orr	r0, r0, #0x20
7009fef2: 903b         	str	r0, [sp, #0xec]
7009fef4: e7ff         	b	0x7009fef6 <_vsnprintf+0x396> @ imm = #-0x2
7009fef6: 983c         	ldr	r0, [sp, #0xf0]
7009fef8: 7800         	ldrb	r0, [r0]
7009fefa: 2869         	cmp	r0, #0x69
7009fefc: d00a         	beq	0x7009ff14 <_vsnprintf+0x3b4> @ imm = #0x14
7009fefe: e7ff         	b	0x7009ff00 <_vsnprintf+0x3a0> @ imm = #-0x2
7009ff00: 983c         	ldr	r0, [sp, #0xf0]
7009ff02: 7800         	ldrb	r0, [r0]
7009ff04: 2864         	cmp	r0, #0x64
7009ff06: d005         	beq	0x7009ff14 <_vsnprintf+0x3b4> @ imm = #0xa
7009ff08: e7ff         	b	0x7009ff0a <_vsnprintf+0x3aa> @ imm = #-0x2
7009ff0a: 983b         	ldr	r0, [sp, #0xec]
7009ff0c: f020 000c    	bic	r0, r0, #0xc
7009ff10: 903b         	str	r0, [sp, #0xec]
7009ff12: e7ff         	b	0x7009ff14 <_vsnprintf+0x3b4> @ imm = #-0x2
7009ff14: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009ff18: 0740         	lsls	r0, r0, #0x1d
7009ff1a: 2800         	cmp	r0, #0x0
7009ff1c: d505         	bpl	0x7009ff2a <_vsnprintf+0x3ca> @ imm = #0xa
7009ff1e: e7ff         	b	0x7009ff20 <_vsnprintf+0x3c0> @ imm = #-0x2
7009ff20: 983b         	ldr	r0, [sp, #0xec]
7009ff22: f020 0001    	bic	r0, r0, #0x1
7009ff26: 903b         	str	r0, [sp, #0xec]
7009ff28: e7ff         	b	0x7009ff2a <_vsnprintf+0x3ca> @ imm = #-0x2
7009ff2a: 983c         	ldr	r0, [sp, #0xf0]
7009ff2c: 7800         	ldrb	r0, [r0]
7009ff2e: 2869         	cmp	r0, #0x69
7009ff30: d006         	beq	0x7009ff40 <_vsnprintf+0x3e0> @ imm = #0xc
7009ff32: e7ff         	b	0x7009ff34 <_vsnprintf+0x3d4> @ imm = #-0x2
7009ff34: 983c         	ldr	r0, [sp, #0xf0]
7009ff36: 7800         	ldrb	r0, [r0]
7009ff38: 2864         	cmp	r0, #0x64
7009ff3a: f040 80e9    	bne.w	0x700a0110 <_vsnprintf+0x5b0> @ imm = #0x1d2
7009ff3e: e7ff         	b	0x7009ff40 <_vsnprintf+0x3e0> @ imm = #-0x2
7009ff40: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009ff44: 0780         	lsls	r0, r0, #0x1e
7009ff46: 2800         	cmp	r0, #0x0
7009ff48: d550         	bpl	0x7009ffec <_vsnprintf+0x48c> @ imm = #0xa0
7009ff4a: e7ff         	b	0x7009ff4c <_vsnprintf+0x3ec> @ imm = #-0x2
7009ff4c: 9840         	ldr	r0, [sp, #0x100]
7009ff4e: 3007         	adds	r0, #0x7
7009ff50: f020 0107    	bic	r1, r0, #0x7
7009ff54: f101 0008    	add.w	r0, r1, #0x8
7009ff58: 9040         	str	r0, [sp, #0x100]
7009ff5a: 6808         	ldr	r0, [r1]
7009ff5c: 6849         	ldr	r1, [r1, #0x4]
7009ff5e: 9133         	str	r1, [sp, #0xcc]
7009ff60: 9032         	str	r0, [sp, #0xc8]
7009ff62: 983f         	ldr	r0, [sp, #0xfc]
7009ff64: 9023         	str	r0, [sp, #0x8c]
7009ff66: 983e         	ldr	r0, [sp, #0xf8]
7009ff68: 9024         	str	r0, [sp, #0x90]
7009ff6a: 9837         	ldr	r0, [sp, #0xdc]
7009ff6c: 9025         	str	r0, [sp, #0x94]
7009ff6e: 983d         	ldr	r0, [sp, #0xf4]
7009ff70: 9026         	str	r0, [sp, #0x98]
7009ff72: 9932         	ldr	r1, [sp, #0xc8]
7009ff74: 9833         	ldr	r0, [sp, #0xcc]
7009ff76: 3901         	subs	r1, #0x1
7009ff78: f170 0000    	sbcs	r0, r0, #0x0
7009ff7c: db05         	blt	0x7009ff8a <_vsnprintf+0x42a> @ imm = #0xa
7009ff7e: e7ff         	b	0x7009ff80 <_vsnprintf+0x420> @ imm = #-0x2
7009ff80: 9932         	ldr	r1, [sp, #0xc8]
7009ff82: 9833         	ldr	r0, [sp, #0xcc]
7009ff84: 9121         	str	r1, [sp, #0x84]
7009ff86: 9022         	str	r0, [sp, #0x88]
7009ff88: e008         	b	0x7009ff9c <_vsnprintf+0x43c> @ imm = #0x10
7009ff8a: 9832         	ldr	r0, [sp, #0xc8]
7009ff8c: 9a33         	ldr	r2, [sp, #0xcc]
7009ff8e: 4241         	rsbs	r1, r0, #0
7009ff90: f04f 0000    	mov.w	r0, #0x0
7009ff94: 4190         	sbcs	r0, r2
7009ff96: 9121         	str	r1, [sp, #0x84]
7009ff98: 9022         	str	r0, [sp, #0x88]
7009ff9a: e7ff         	b	0x7009ff9c <_vsnprintf+0x43c> @ imm = #-0x2
7009ff9c: 9b26         	ldr	r3, [sp, #0x98]
7009ff9e: 9a25         	ldr	r2, [sp, #0x94]
7009ffa0: 9924         	ldr	r1, [sp, #0x90]
7009ffa2: 9823         	ldr	r0, [sp, #0x8c]
7009ffa4: f8dd c084    	ldr.w	r12, [sp, #0x84]
7009ffa8: 9c22         	ldr	r4, [sp, #0x88]
7009ffaa: 9d33         	ldr	r5, [sp, #0xcc]
7009ffac: 9e34         	ldr	r6, [sp, #0xd0]
7009ffae: 9f39         	ldr	r7, [sp, #0xe4]
7009ffb0: f8dd 80e8    	ldr.w	r8, [sp, #0xe8]
7009ffb4: f8dd 90ec    	ldr.w	r9, [sp, #0xec]
7009ffb8: 46ee         	mov	lr, sp
7009ffba: f8cd e080    	str.w	lr, [sp, #0x80]
7009ffbe: f8ce 9020    	str.w	r9, [lr, #0x20]
7009ffc2: f8ce 801c    	str.w	r8, [lr, #0x1c]
7009ffc6: f8ce 7018    	str.w	r7, [lr, #0x18]
7009ffca: 2700         	movs	r7, #0x0
7009ffcc: f8ce 7014    	str.w	r7, [lr, #0x14]
7009ffd0: f8ce 6010    	str.w	r6, [lr, #0x10]
7009ffd4: ea4f 75d5    	lsr.w	r5, r5, #0x1f
7009ffd8: f8ce 5008    	str.w	r5, [lr, #0x8]
7009ffdc: f8ce 4004    	str.w	r4, [lr, #0x4]
7009ffe0: f8ce c000    	str.w	r12, [lr]
7009ffe4: f00a f82c    	bl	0x700aa040 <_ntoa_long_long> @ imm = #0xa058
7009ffe8: 9037         	str	r0, [sp, #0xdc]
7009ffea: e090         	b	0x700a010e <_vsnprintf+0x5ae> @ imm = #0x120
7009ffec: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fff0: 07c0         	lsls	r0, r0, #0x1f
7009fff2: b3b0         	cbz	r0, 0x700a0062 <_vsnprintf+0x502> @ imm = #0x6c
7009fff4: e7ff         	b	0x7009fff6 <_vsnprintf+0x496> @ imm = #-0x2
7009fff6: 9840         	ldr	r0, [sp, #0x100]
7009fff8: 1d01         	adds	r1, r0, #0x4
7009fffa: 9140         	str	r1, [sp, #0x100]
7009fffc: 6800         	ldr	r0, [r0]
7009fffe: 9031         	str	r0, [sp, #0xc4]
700a0000: 983f         	ldr	r0, [sp, #0xfc]
700a0002: 901c         	str	r0, [sp, #0x70]
700a0004: 983e         	ldr	r0, [sp, #0xf8]
700a0006: 901d         	str	r0, [sp, #0x74]
700a0008: 9837         	ldr	r0, [sp, #0xdc]
700a000a: 901e         	str	r0, [sp, #0x78]
700a000c: 983d         	ldr	r0, [sp, #0xf4]
700a000e: 901f         	str	r0, [sp, #0x7c]
700a0010: 9831         	ldr	r0, [sp, #0xc4]
700a0012: 2801         	cmp	r0, #0x1
700a0014: db03         	blt	0x700a001e <_vsnprintf+0x4be> @ imm = #0x6
700a0016: e7ff         	b	0x700a0018 <_vsnprintf+0x4b8> @ imm = #-0x2
700a0018: 9831         	ldr	r0, [sp, #0xc4]
700a001a: 901b         	str	r0, [sp, #0x6c]
700a001c: e003         	b	0x700a0026 <_vsnprintf+0x4c6> @ imm = #0x6
700a001e: 9831         	ldr	r0, [sp, #0xc4]
700a0020: 4240         	rsbs	r0, r0, #0
700a0022: 901b         	str	r0, [sp, #0x6c]
700a0024: e7ff         	b	0x700a0026 <_vsnprintf+0x4c6> @ imm = #-0x2
700a0026: 9b1f         	ldr	r3, [sp, #0x7c]
700a0028: 9a1e         	ldr	r2, [sp, #0x78]
700a002a: 991d         	ldr	r1, [sp, #0x74]
700a002c: 981c         	ldr	r0, [sp, #0x70]
700a002e: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a0032: 9c31         	ldr	r4, [sp, #0xc4]
700a0034: 9d34         	ldr	r5, [sp, #0xd0]
700a0036: 9e39         	ldr	r6, [sp, #0xe4]
700a0038: 9f3a         	ldr	r7, [sp, #0xe8]
700a003a: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
700a003e: 46ee         	mov	lr, sp
700a0040: f8ce 8014    	str.w	r8, [lr, #0x14]
700a0044: f8ce 7010    	str.w	r7, [lr, #0x10]
700a0048: f8ce 600c    	str.w	r6, [lr, #0xc]
700a004c: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0050: 0fe4         	lsrs	r4, r4, #0x1f
700a0052: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0056: f8ce c000    	str.w	r12, [lr]
700a005a: f00b fe99    	bl	0x700abd90 <_ntoa_long> @ imm = #0xbd32
700a005e: 9037         	str	r0, [sp, #0xdc]
700a0060: e054         	b	0x700a010c <_vsnprintf+0x5ac> @ imm = #0xa8
700a0062: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a0066: 0640         	lsls	r0, r0, #0x19
700a0068: 2800         	cmp	r0, #0x0
700a006a: d506         	bpl	0x700a007a <_vsnprintf+0x51a> @ imm = #0xc
700a006c: e7ff         	b	0x700a006e <_vsnprintf+0x50e> @ imm = #-0x2
700a006e: 9840         	ldr	r0, [sp, #0x100]
700a0070: 1d01         	adds	r1, r0, #0x4
700a0072: 9140         	str	r1, [sp, #0x100]
700a0074: 7800         	ldrb	r0, [r0]
700a0076: 901a         	str	r0, [sp, #0x68]
700a0078: e015         	b	0x700a00a6 <_vsnprintf+0x546> @ imm = #0x2a
700a007a: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a007e: 0600         	lsls	r0, r0, #0x18
700a0080: 2800         	cmp	r0, #0x0
700a0082: d507         	bpl	0x700a0094 <_vsnprintf+0x534> @ imm = #0xe
700a0084: e7ff         	b	0x700a0086 <_vsnprintf+0x526> @ imm = #-0x2
700a0086: 9840         	ldr	r0, [sp, #0x100]
700a0088: 1d01         	adds	r1, r0, #0x4
700a008a: 9140         	str	r1, [sp, #0x100]
700a008c: f9b0 0000    	ldrsh.w	r0, [r0]
700a0090: 9019         	str	r0, [sp, #0x64]
700a0092: e005         	b	0x700a00a0 <_vsnprintf+0x540> @ imm = #0xa
700a0094: 9840         	ldr	r0, [sp, #0x100]
700a0096: 1d01         	adds	r1, r0, #0x4
700a0098: 9140         	str	r1, [sp, #0x100]
700a009a: 6800         	ldr	r0, [r0]
700a009c: 9019         	str	r0, [sp, #0x64]
700a009e: e7ff         	b	0x700a00a0 <_vsnprintf+0x540> @ imm = #-0x2
700a00a0: 9819         	ldr	r0, [sp, #0x64]
700a00a2: 901a         	str	r0, [sp, #0x68]
700a00a4: e7ff         	b	0x700a00a6 <_vsnprintf+0x546> @ imm = #-0x2
700a00a6: 981a         	ldr	r0, [sp, #0x68]
700a00a8: 9030         	str	r0, [sp, #0xc0]
700a00aa: 983f         	ldr	r0, [sp, #0xfc]
700a00ac: 9015         	str	r0, [sp, #0x54]
700a00ae: 983e         	ldr	r0, [sp, #0xf8]
700a00b0: 9016         	str	r0, [sp, #0x58]
700a00b2: 9837         	ldr	r0, [sp, #0xdc]
700a00b4: 9017         	str	r0, [sp, #0x5c]
700a00b6: 983d         	ldr	r0, [sp, #0xf4]
700a00b8: 9018         	str	r0, [sp, #0x60]
700a00ba: 9830         	ldr	r0, [sp, #0xc0]
700a00bc: 2801         	cmp	r0, #0x1
700a00be: db03         	blt	0x700a00c8 <_vsnprintf+0x568> @ imm = #0x6
700a00c0: e7ff         	b	0x700a00c2 <_vsnprintf+0x562> @ imm = #-0x2
700a00c2: 9830         	ldr	r0, [sp, #0xc0]
700a00c4: 9014         	str	r0, [sp, #0x50]
700a00c6: e003         	b	0x700a00d0 <_vsnprintf+0x570> @ imm = #0x6
700a00c8: 9830         	ldr	r0, [sp, #0xc0]
700a00ca: 4240         	rsbs	r0, r0, #0
700a00cc: 9014         	str	r0, [sp, #0x50]
700a00ce: e7ff         	b	0x700a00d0 <_vsnprintf+0x570> @ imm = #-0x2
700a00d0: 9b18         	ldr	r3, [sp, #0x60]
700a00d2: 9a17         	ldr	r2, [sp, #0x5c]
700a00d4: 9916         	ldr	r1, [sp, #0x58]
700a00d6: 9815         	ldr	r0, [sp, #0x54]
700a00d8: f8dd c050    	ldr.w	r12, [sp, #0x50]
700a00dc: 9c30         	ldr	r4, [sp, #0xc0]
700a00de: 9d34         	ldr	r5, [sp, #0xd0]
700a00e0: 9e39         	ldr	r6, [sp, #0xe4]
700a00e2: 9f3a         	ldr	r7, [sp, #0xe8]
700a00e4: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
700a00e8: 46ee         	mov	lr, sp
700a00ea: f8ce 8014    	str.w	r8, [lr, #0x14]
700a00ee: f8ce 7010    	str.w	r7, [lr, #0x10]
700a00f2: f8ce 600c    	str.w	r6, [lr, #0xc]
700a00f6: f8ce 5008    	str.w	r5, [lr, #0x8]
700a00fa: 0fe4         	lsrs	r4, r4, #0x1f
700a00fc: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0100: f8ce c000    	str.w	r12, [lr]
700a0104: f00b fe44    	bl	0x700abd90 <_ntoa_long> @ imm = #0xbc88
700a0108: 9037         	str	r0, [sp, #0xdc]
700a010a: e7ff         	b	0x700a010c <_vsnprintf+0x5ac> @ imm = #-0x2
700a010c: e7ff         	b	0x700a010e <_vsnprintf+0x5ae> @ imm = #-0x2
700a010e: e09c         	b	0x700a024a <_vsnprintf+0x6ea> @ imm = #0x138
700a0110: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
700a0114: 0780         	lsls	r0, r0, #0x1e
700a0116: 2800         	cmp	r0, #0x0
700a0118: d52f         	bpl	0x700a017a <_vsnprintf+0x61a> @ imm = #0x5e
700a011a: e7ff         	b	0x700a011c <_vsnprintf+0x5bc> @ imm = #-0x2
700a011c: 983f         	ldr	r0, [sp, #0xfc]
700a011e: 993e         	ldr	r1, [sp, #0xf8]
700a0120: 9a37         	ldr	r2, [sp, #0xdc]
700a0122: 9b3d         	ldr	r3, [sp, #0xf4]
700a0124: f8dd c100    	ldr.w	r12, [sp, #0x100]
700a0128: f10c 0c07    	add.w	r12, r12, #0x7
700a012c: f02c 0e07    	bic	lr, r12, #0x7
700a0130: f10e 0c08    	add.w	r12, lr, #0x8
700a0134: f8cd c100    	str.w	r12, [sp, #0x100]
700a0138: f8de c000    	ldr.w	r12, [lr]
700a013c: f8de 4004    	ldr.w	r4, [lr, #0x4]
700a0140: 9e34         	ldr	r6, [sp, #0xd0]
700a0142: 9d39         	ldr	r5, [sp, #0xe4]
700a0144: 9f3a         	ldr	r7, [sp, #0xe8]
700a0146: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
700a014a: 46ee         	mov	lr, sp
700a014c: f8cd e04c    	str.w	lr, [sp, #0x4c]
700a0150: f8ce 8020    	str.w	r8, [lr, #0x20]
700a0154: f8ce 701c    	str.w	r7, [lr, #0x1c]
700a0158: f8ce 5018    	str.w	r5, [lr, #0x18]
700a015c: 2500         	movs	r5, #0x0
700a015e: f8ce 5014    	str.w	r5, [lr, #0x14]
700a0162: f8ce 6010    	str.w	r6, [lr, #0x10]
700a0166: f8ce 5008    	str.w	r5, [lr, #0x8]
700a016a: f8ce 4004    	str.w	r4, [lr, #0x4]
700a016e: f8ce c000    	str.w	r12, [lr]
700a0172: f009 ff65    	bl	0x700aa040 <_ntoa_long_long> @ imm = #0x9eca
700a0176: 9037         	str	r0, [sp, #0xdc]
700a0178: e066         	b	0x700a0248 <_vsnprintf+0x6e8> @ imm = #0xcc
700a017a: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
700a017e: 07c0         	lsls	r0, r0, #0x1f
700a0180: b310         	cbz	r0, 0x700a01c8 <_vsnprintf+0x668> @ imm = #0x44
700a0182: e7ff         	b	0x700a0184 <_vsnprintf+0x624> @ imm = #-0x2
700a0184: 983f         	ldr	r0, [sp, #0xfc]
700a0186: 993e         	ldr	r1, [sp, #0xf8]
700a0188: 9a37         	ldr	r2, [sp, #0xdc]
700a018a: 9b3d         	ldr	r3, [sp, #0xf4]
700a018c: f8dd c100    	ldr.w	r12, [sp, #0x100]
700a0190: f10c 0e04    	add.w	lr, r12, #0x4
700a0194: f8cd e100    	str.w	lr, [sp, #0x100]
700a0198: f8dc c000    	ldr.w	r12, [r12]
700a019c: 9c34         	ldr	r4, [sp, #0xd0]
700a019e: 9d39         	ldr	r5, [sp, #0xe4]
700a01a0: 9e3a         	ldr	r6, [sp, #0xe8]
700a01a2: 9f3b         	ldr	r7, [sp, #0xec]
700a01a4: 46ee         	mov	lr, sp
700a01a6: f8ce 7014    	str.w	r7, [lr, #0x14]
700a01aa: f8ce 6010    	str.w	r6, [lr, #0x10]
700a01ae: f8ce 500c    	str.w	r5, [lr, #0xc]
700a01b2: f8ce 4008    	str.w	r4, [lr, #0x8]
700a01b6: 2400         	movs	r4, #0x0
700a01b8: f8ce 4004    	str.w	r4, [lr, #0x4]
700a01bc: f8ce c000    	str.w	r12, [lr]
700a01c0: f00b fde6    	bl	0x700abd90 <_ntoa_long> @ imm = #0xbbcc
700a01c4: 9037         	str	r0, [sp, #0xdc]
700a01c6: e03e         	b	0x700a0246 <_vsnprintf+0x6e6> @ imm = #0x7c
700a01c8: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a01cc: 0640         	lsls	r0, r0, #0x19
700a01ce: 2800         	cmp	r0, #0x0
700a01d0: d506         	bpl	0x700a01e0 <_vsnprintf+0x680> @ imm = #0xc
700a01d2: e7ff         	b	0x700a01d4 <_vsnprintf+0x674> @ imm = #-0x2
700a01d4: 9840         	ldr	r0, [sp, #0x100]
700a01d6: 1d01         	adds	r1, r0, #0x4
700a01d8: 9140         	str	r1, [sp, #0x100]
700a01da: 7800         	ldrb	r0, [r0]
700a01dc: 9012         	str	r0, [sp, #0x48]
700a01de: e014         	b	0x700a020a <_vsnprintf+0x6aa> @ imm = #0x28
700a01e0: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a01e4: 0600         	lsls	r0, r0, #0x18
700a01e6: 2800         	cmp	r0, #0x0
700a01e8: d506         	bpl	0x700a01f8 <_vsnprintf+0x698> @ imm = #0xc
700a01ea: e7ff         	b	0x700a01ec <_vsnprintf+0x68c> @ imm = #-0x2
700a01ec: 9840         	ldr	r0, [sp, #0x100]
700a01ee: 1d01         	adds	r1, r0, #0x4
700a01f0: 9140         	str	r1, [sp, #0x100]
700a01f2: 8800         	ldrh	r0, [r0]
700a01f4: 9011         	str	r0, [sp, #0x44]
700a01f6: e005         	b	0x700a0204 <_vsnprintf+0x6a4> @ imm = #0xa
700a01f8: 9840         	ldr	r0, [sp, #0x100]
700a01fa: 1d01         	adds	r1, r0, #0x4
700a01fc: 9140         	str	r1, [sp, #0x100]
700a01fe: 6800         	ldr	r0, [r0]
700a0200: 9011         	str	r0, [sp, #0x44]
700a0202: e7ff         	b	0x700a0204 <_vsnprintf+0x6a4> @ imm = #-0x2
700a0204: 9811         	ldr	r0, [sp, #0x44]
700a0206: 9012         	str	r0, [sp, #0x48]
700a0208: e7ff         	b	0x700a020a <_vsnprintf+0x6aa> @ imm = #-0x2
700a020a: 9812         	ldr	r0, [sp, #0x48]
700a020c: 902f         	str	r0, [sp, #0xbc]
700a020e: 983f         	ldr	r0, [sp, #0xfc]
700a0210: 993e         	ldr	r1, [sp, #0xf8]
700a0212: 9a37         	ldr	r2, [sp, #0xdc]
700a0214: 9b3d         	ldr	r3, [sp, #0xf4]
700a0216: f8dd c0bc    	ldr.w	r12, [sp, #0xbc]
700a021a: 9c34         	ldr	r4, [sp, #0xd0]
700a021c: 9d39         	ldr	r5, [sp, #0xe4]
700a021e: 9e3a         	ldr	r6, [sp, #0xe8]
700a0220: 9f3b         	ldr	r7, [sp, #0xec]
700a0222: 46ee         	mov	lr, sp
700a0224: f8ce 7014    	str.w	r7, [lr, #0x14]
700a0228: f8ce 6010    	str.w	r6, [lr, #0x10]
700a022c: f8ce 500c    	str.w	r5, [lr, #0xc]
700a0230: f8ce 4008    	str.w	r4, [lr, #0x8]
700a0234: 2400         	movs	r4, #0x0
700a0236: f8ce 4004    	str.w	r4, [lr, #0x4]
700a023a: f8ce c000    	str.w	r12, [lr]
700a023e: f00b fda7    	bl	0x700abd90 <_ntoa_long> @ imm = #0xbb4e
700a0242: 9037         	str	r0, [sp, #0xdc]
700a0244: e7ff         	b	0x700a0246 <_vsnprintf+0x6e6> @ imm = #-0x2
700a0246: e7ff         	b	0x700a0248 <_vsnprintf+0x6e8> @ imm = #-0x2
700a0248: e7ff         	b	0x700a024a <_vsnprintf+0x6ea> @ imm = #-0x2
700a024a: 983c         	ldr	r0, [sp, #0xf0]
700a024c: 3001         	adds	r0, #0x1
700a024e: 903c         	str	r0, [sp, #0xf0]
700a0250: e183         	b	0x700a055a <_vsnprintf+0x9fa> @ imm = #0x306
700a0252: 983c         	ldr	r0, [sp, #0xf0]
700a0254: 7800         	ldrb	r0, [r0]
700a0256: 2846         	cmp	r0, #0x46
700a0258: d105         	bne	0x700a0266 <_vsnprintf+0x706> @ imm = #0xa
700a025a: e7ff         	b	0x700a025c <_vsnprintf+0x6fc> @ imm = #-0x2
700a025c: 983b         	ldr	r0, [sp, #0xec]
700a025e: f040 0020    	orr	r0, r0, #0x20
700a0262: 903b         	str	r0, [sp, #0xec]
700a0264: e7ff         	b	0x700a0266 <_vsnprintf+0x706> @ imm = #-0x2
700a0266: 983f         	ldr	r0, [sp, #0xfc]
700a0268: 993e         	ldr	r1, [sp, #0xf8]
700a026a: 9a37         	ldr	r2, [sp, #0xdc]
700a026c: 9b3d         	ldr	r3, [sp, #0xf4]
700a026e: f8dd c100    	ldr.w	r12, [sp, #0x100]
700a0272: f10c 0c07    	add.w	r12, r12, #0x7
700a0276: f02c 0c07    	bic	r12, r12, #0x7
700a027a: f10c 0e08    	add.w	lr, r12, #0x8
700a027e: f8cd e100    	str.w	lr, [sp, #0x100]
700a0282: ed9c 0b00    	vldr	d0, [r12]
700a0286: f8dd c0e4    	ldr.w	r12, [sp, #0xe4]
700a028a: 9c3a         	ldr	r4, [sp, #0xe8]
700a028c: 9d3b         	ldr	r5, [sp, #0xec]
700a028e: 46ee         	mov	lr, sp
700a0290: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0294: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0298: f8ce c000    	str.w	r12, [lr]
700a029c: f000 fc78    	bl	0x700a0b90 <_ftoa>      @ imm = #0x8f0
700a02a0: 9037         	str	r0, [sp, #0xdc]
700a02a2: 983c         	ldr	r0, [sp, #0xf0]
700a02a4: 3001         	adds	r0, #0x1
700a02a6: 903c         	str	r0, [sp, #0xf0]
700a02a8: e157         	b	0x700a055a <_vsnprintf+0x9fa> @ imm = #0x2ae
700a02aa: 983c         	ldr	r0, [sp, #0xf0]
700a02ac: 7800         	ldrb	r0, [r0]
700a02ae: 2867         	cmp	r0, #0x67
700a02b0: d005         	beq	0x700a02be <_vsnprintf+0x75e> @ imm = #0xa
700a02b2: e7ff         	b	0x700a02b4 <_vsnprintf+0x754> @ imm = #-0x2
700a02b4: 983c         	ldr	r0, [sp, #0xf0]
700a02b6: 7800         	ldrb	r0, [r0]
700a02b8: 2847         	cmp	r0, #0x47
700a02ba: d105         	bne	0x700a02c8 <_vsnprintf+0x768> @ imm = #0xa
700a02bc: e7ff         	b	0x700a02be <_vsnprintf+0x75e> @ imm = #-0x2
700a02be: 983b         	ldr	r0, [sp, #0xec]
700a02c0: f440 6000    	orr	r0, r0, #0x800
700a02c4: 903b         	str	r0, [sp, #0xec]
700a02c6: e7ff         	b	0x700a02c8 <_vsnprintf+0x768> @ imm = #-0x2
700a02c8: 983c         	ldr	r0, [sp, #0xf0]
700a02ca: 7800         	ldrb	r0, [r0]
700a02cc: 2845         	cmp	r0, #0x45
700a02ce: d005         	beq	0x700a02dc <_vsnprintf+0x77c> @ imm = #0xa
700a02d0: e7ff         	b	0x700a02d2 <_vsnprintf+0x772> @ imm = #-0x2
700a02d2: 983c         	ldr	r0, [sp, #0xf0]
700a02d4: 7800         	ldrb	r0, [r0]
700a02d6: 2847         	cmp	r0, #0x47
700a02d8: d105         	bne	0x700a02e6 <_vsnprintf+0x786> @ imm = #0xa
700a02da: e7ff         	b	0x700a02dc <_vsnprintf+0x77c> @ imm = #-0x2
700a02dc: 983b         	ldr	r0, [sp, #0xec]
700a02de: f040 0020    	orr	r0, r0, #0x20
700a02e2: 903b         	str	r0, [sp, #0xec]
700a02e4: e7ff         	b	0x700a02e6 <_vsnprintf+0x786> @ imm = #-0x2
700a02e6: 983f         	ldr	r0, [sp, #0xfc]
700a02e8: 993e         	ldr	r1, [sp, #0xf8]
700a02ea: 9a37         	ldr	r2, [sp, #0xdc]
700a02ec: 9b3d         	ldr	r3, [sp, #0xf4]
700a02ee: f8dd c100    	ldr.w	r12, [sp, #0x100]
700a02f2: f10c 0c07    	add.w	r12, r12, #0x7
700a02f6: f02c 0c07    	bic	r12, r12, #0x7
700a02fa: f10c 0e08    	add.w	lr, r12, #0x8
700a02fe: f8cd e100    	str.w	lr, [sp, #0x100]
700a0302: ed9c 0b00    	vldr	d0, [r12]
700a0306: f8dd c0e4    	ldr.w	r12, [sp, #0xe4]
700a030a: 9c3a         	ldr	r4, [sp, #0xe8]
700a030c: 9d3b         	ldr	r5, [sp, #0xec]
700a030e: 46ee         	mov	lr, sp
700a0310: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0314: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0318: f8ce c000    	str.w	r12, [lr]
700a031c: f000 ff30    	bl	0x700a1180 <_etoa>      @ imm = #0xe60
700a0320: 9037         	str	r0, [sp, #0xdc]
700a0322: 983c         	ldr	r0, [sp, #0xf0]
700a0324: 3001         	adds	r0, #0x1
700a0326: 903c         	str	r0, [sp, #0xf0]
700a0328: e117         	b	0x700a055a <_vsnprintf+0x9fa> @ imm = #0x22e
700a032a: 2001         	movs	r0, #0x1
700a032c: 902e         	str	r0, [sp, #0xb8]
700a032e: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a0332: 0780         	lsls	r0, r0, #0x1e
700a0334: 2800         	cmp	r0, #0x0
700a0336: d413         	bmi	0x700a0360 <_vsnprintf+0x800> @ imm = #0x26
700a0338: e7ff         	b	0x700a033a <_vsnprintf+0x7da> @ imm = #-0x2
700a033a: e7ff         	b	0x700a033c <_vsnprintf+0x7dc> @ imm = #-0x2
700a033c: 982e         	ldr	r0, [sp, #0xb8]
700a033e: 1c41         	adds	r1, r0, #0x1
700a0340: 912e         	str	r1, [sp, #0xb8]
700a0342: 993a         	ldr	r1, [sp, #0xe8]
700a0344: 4288         	cmp	r0, r1
700a0346: d20a         	bhs	0x700a035e <_vsnprintf+0x7fe> @ imm = #0x14
700a0348: e7ff         	b	0x700a034a <_vsnprintf+0x7ea> @ imm = #-0x2
700a034a: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a034e: 993e         	ldr	r1, [sp, #0xf8]
700a0350: 9a37         	ldr	r2, [sp, #0xdc]
700a0352: 1c50         	adds	r0, r2, #0x1
700a0354: 9037         	str	r0, [sp, #0xdc]
700a0356: 9b3d         	ldr	r3, [sp, #0xf4]
700a0358: 2020         	movs	r0, #0x20
700a035a: 47e0         	blx	r12
700a035c: e7ee         	b	0x700a033c <_vsnprintf+0x7dc> @ imm = #-0x24
700a035e: e7ff         	b	0x700a0360 <_vsnprintf+0x800> @ imm = #-0x2
700a0360: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0364: 9840         	ldr	r0, [sp, #0x100]
700a0366: 1d01         	adds	r1, r0, #0x4
700a0368: 9140         	str	r1, [sp, #0x100]
700a036a: 7800         	ldrb	r0, [r0]
700a036c: 993e         	ldr	r1, [sp, #0xf8]
700a036e: 9a37         	ldr	r2, [sp, #0xdc]
700a0370: 1c53         	adds	r3, r2, #0x1
700a0372: 9337         	str	r3, [sp, #0xdc]
700a0374: 9b3d         	ldr	r3, [sp, #0xf4]
700a0376: 47e0         	blx	r12
700a0378: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a037c: 0780         	lsls	r0, r0, #0x1e
700a037e: 2800         	cmp	r0, #0x0
700a0380: d513         	bpl	0x700a03aa <_vsnprintf+0x84a> @ imm = #0x26
700a0382: e7ff         	b	0x700a0384 <_vsnprintf+0x824> @ imm = #-0x2
700a0384: e7ff         	b	0x700a0386 <_vsnprintf+0x826> @ imm = #-0x2
700a0386: 982e         	ldr	r0, [sp, #0xb8]
700a0388: 1c41         	adds	r1, r0, #0x1
700a038a: 912e         	str	r1, [sp, #0xb8]
700a038c: 993a         	ldr	r1, [sp, #0xe8]
700a038e: 4288         	cmp	r0, r1
700a0390: d20a         	bhs	0x700a03a8 <_vsnprintf+0x848> @ imm = #0x14
700a0392: e7ff         	b	0x700a0394 <_vsnprintf+0x834> @ imm = #-0x2
700a0394: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0398: 993e         	ldr	r1, [sp, #0xf8]
700a039a: 9a37         	ldr	r2, [sp, #0xdc]
700a039c: 1c50         	adds	r0, r2, #0x1
700a039e: 9037         	str	r0, [sp, #0xdc]
700a03a0: 9b3d         	ldr	r3, [sp, #0xf4]
700a03a2: 2020         	movs	r0, #0x20
700a03a4: 47e0         	blx	r12
700a03a6: e7ee         	b	0x700a0386 <_vsnprintf+0x826> @ imm = #-0x24
700a03a8: e7ff         	b	0x700a03aa <_vsnprintf+0x84a> @ imm = #-0x2
700a03aa: 983c         	ldr	r0, [sp, #0xf0]
700a03ac: 3001         	adds	r0, #0x1
700a03ae: 903c         	str	r0, [sp, #0xf0]
700a03b0: e0d3         	b	0x700a055a <_vsnprintf+0x9fa> @ imm = #0x1a6
700a03b2: 9840         	ldr	r0, [sp, #0x100]
700a03b4: 1d01         	adds	r1, r0, #0x4
700a03b6: 9140         	str	r1, [sp, #0x100]
700a03b8: 6800         	ldr	r0, [r0]
700a03ba: 902d         	str	r0, [sp, #0xb4]
700a03bc: 982d         	ldr	r0, [sp, #0xb4]
700a03be: 9010         	str	r0, [sp, #0x40]
700a03c0: 9839         	ldr	r0, [sp, #0xe4]
700a03c2: b118         	cbz	r0, 0x700a03cc <_vsnprintf+0x86c> @ imm = #0x6
700a03c4: e7ff         	b	0x700a03c6 <_vsnprintf+0x866> @ imm = #-0x2
700a03c6: 9839         	ldr	r0, [sp, #0xe4]
700a03c8: 900f         	str	r0, [sp, #0x3c]
700a03ca: e003         	b	0x700a03d4 <_vsnprintf+0x874> @ imm = #0x6
700a03cc: f04f 30ff    	mov.w	r0, #0xffffffff
700a03d0: 900f         	str	r0, [sp, #0x3c]
700a03d2: e7ff         	b	0x700a03d4 <_vsnprintf+0x874> @ imm = #-0x2
700a03d4: 9810         	ldr	r0, [sp, #0x40]
700a03d6: 990f         	ldr	r1, [sp, #0x3c]
700a03d8: f013 fd32    	bl	0x700b3e40 <_strnlen_s> @ imm = #0x13a64
700a03dc: 902c         	str	r0, [sp, #0xb0]
700a03de: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
700a03e2: 0740         	lsls	r0, r0, #0x1d
700a03e4: 2800         	cmp	r0, #0x0
700a03e6: d50e         	bpl	0x700a0406 <_vsnprintf+0x8a6> @ imm = #0x1c
700a03e8: e7ff         	b	0x700a03ea <_vsnprintf+0x88a> @ imm = #-0x2
700a03ea: 982c         	ldr	r0, [sp, #0xb0]
700a03ec: 9939         	ldr	r1, [sp, #0xe4]
700a03ee: 4288         	cmp	r0, r1
700a03f0: d203         	bhs	0x700a03fa <_vsnprintf+0x89a> @ imm = #0x6
700a03f2: e7ff         	b	0x700a03f4 <_vsnprintf+0x894> @ imm = #-0x2
700a03f4: 982c         	ldr	r0, [sp, #0xb0]
700a03f6: 900e         	str	r0, [sp, #0x38]
700a03f8: e002         	b	0x700a0400 <_vsnprintf+0x8a0> @ imm = #0x4
700a03fa: 9839         	ldr	r0, [sp, #0xe4]
700a03fc: 900e         	str	r0, [sp, #0x38]
700a03fe: e7ff         	b	0x700a0400 <_vsnprintf+0x8a0> @ imm = #-0x2
700a0400: 980e         	ldr	r0, [sp, #0x38]
700a0402: 902c         	str	r0, [sp, #0xb0]
700a0404: e7ff         	b	0x700a0406 <_vsnprintf+0x8a6> @ imm = #-0x2
700a0406: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a040a: 0780         	lsls	r0, r0, #0x1e
700a040c: 2800         	cmp	r0, #0x0
700a040e: d413         	bmi	0x700a0438 <_vsnprintf+0x8d8> @ imm = #0x26
700a0410: e7ff         	b	0x700a0412 <_vsnprintf+0x8b2> @ imm = #-0x2
700a0412: e7ff         	b	0x700a0414 <_vsnprintf+0x8b4> @ imm = #-0x2
700a0414: 982c         	ldr	r0, [sp, #0xb0]
700a0416: 1c41         	adds	r1, r0, #0x1
700a0418: 912c         	str	r1, [sp, #0xb0]
700a041a: 993a         	ldr	r1, [sp, #0xe8]
700a041c: 4288         	cmp	r0, r1
700a041e: d20a         	bhs	0x700a0436 <_vsnprintf+0x8d6> @ imm = #0x14
700a0420: e7ff         	b	0x700a0422 <_vsnprintf+0x8c2> @ imm = #-0x2
700a0422: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0426: 993e         	ldr	r1, [sp, #0xf8]
700a0428: 9a37         	ldr	r2, [sp, #0xdc]
700a042a: 1c50         	adds	r0, r2, #0x1
700a042c: 9037         	str	r0, [sp, #0xdc]
700a042e: 9b3d         	ldr	r3, [sp, #0xf4]
700a0430: 2020         	movs	r0, #0x20
700a0432: 47e0         	blx	r12
700a0434: e7ee         	b	0x700a0414 <_vsnprintf+0x8b4> @ imm = #-0x24
700a0436: e7ff         	b	0x700a0438 <_vsnprintf+0x8d8> @ imm = #-0x2
700a0438: e7ff         	b	0x700a043a <_vsnprintf+0x8da> @ imm = #-0x2
700a043a: 982d         	ldr	r0, [sp, #0xb4]
700a043c: 7801         	ldrb	r1, [r0]
700a043e: 2000         	movs	r0, #0x0
700a0440: 900d         	str	r0, [sp, #0x34]
700a0442: b1a1         	cbz	r1, 0x700a046e <_vsnprintf+0x90e> @ imm = #0x28
700a0444: e7ff         	b	0x700a0446 <_vsnprintf+0x8e6> @ imm = #-0x2
700a0446: 2001         	movs	r0, #0x1
700a0448: f89d 10ed    	ldrb.w	r1, [sp, #0xed]
700a044c: ea4f 7141    	lsl.w	r1, r1, #0x1d
700a0450: 2900         	cmp	r1, #0x0
700a0452: 900c         	str	r0, [sp, #0x30]
700a0454: d508         	bpl	0x700a0468 <_vsnprintf+0x908> @ imm = #0x10
700a0456: e7ff         	b	0x700a0458 <_vsnprintf+0x8f8> @ imm = #-0x2
700a0458: 9839         	ldr	r0, [sp, #0xe4]
700a045a: 1e41         	subs	r1, r0, #0x1
700a045c: 9139         	str	r1, [sp, #0xe4]
700a045e: 2800         	cmp	r0, #0x0
700a0460: bf18         	it	ne
700a0462: 2001         	movne	r0, #0x1
700a0464: 900c         	str	r0, [sp, #0x30]
700a0466: e7ff         	b	0x700a0468 <_vsnprintf+0x908> @ imm = #-0x2
700a0468: 980c         	ldr	r0, [sp, #0x30]
700a046a: 900d         	str	r0, [sp, #0x34]
700a046c: e7ff         	b	0x700a046e <_vsnprintf+0x90e> @ imm = #-0x2
700a046e: 980d         	ldr	r0, [sp, #0x34]
700a0470: 07c0         	lsls	r0, r0, #0x1f
700a0472: b168         	cbz	r0, 0x700a0490 <_vsnprintf+0x930> @ imm = #0x1a
700a0474: e7ff         	b	0x700a0476 <_vsnprintf+0x916> @ imm = #-0x2
700a0476: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a047a: 982d         	ldr	r0, [sp, #0xb4]
700a047c: 1c41         	adds	r1, r0, #0x1
700a047e: 912d         	str	r1, [sp, #0xb4]
700a0480: 7800         	ldrb	r0, [r0]
700a0482: 993e         	ldr	r1, [sp, #0xf8]
700a0484: 9a37         	ldr	r2, [sp, #0xdc]
700a0486: 1c53         	adds	r3, r2, #0x1
700a0488: 9337         	str	r3, [sp, #0xdc]
700a048a: 9b3d         	ldr	r3, [sp, #0xf4]
700a048c: 47e0         	blx	r12
700a048e: e7d4         	b	0x700a043a <_vsnprintf+0x8da> @ imm = #-0x58
700a0490: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a0494: 0780         	lsls	r0, r0, #0x1e
700a0496: 2800         	cmp	r0, #0x0
700a0498: d513         	bpl	0x700a04c2 <_vsnprintf+0x962> @ imm = #0x26
700a049a: e7ff         	b	0x700a049c <_vsnprintf+0x93c> @ imm = #-0x2
700a049c: e7ff         	b	0x700a049e <_vsnprintf+0x93e> @ imm = #-0x2
700a049e: 982c         	ldr	r0, [sp, #0xb0]
700a04a0: 1c41         	adds	r1, r0, #0x1
700a04a2: 912c         	str	r1, [sp, #0xb0]
700a04a4: 993a         	ldr	r1, [sp, #0xe8]
700a04a6: 4288         	cmp	r0, r1
700a04a8: d20a         	bhs	0x700a04c0 <_vsnprintf+0x960> @ imm = #0x14
700a04aa: e7ff         	b	0x700a04ac <_vsnprintf+0x94c> @ imm = #-0x2
700a04ac: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a04b0: 993e         	ldr	r1, [sp, #0xf8]
700a04b2: 9a37         	ldr	r2, [sp, #0xdc]
700a04b4: 1c50         	adds	r0, r2, #0x1
700a04b6: 9037         	str	r0, [sp, #0xdc]
700a04b8: 9b3d         	ldr	r3, [sp, #0xf4]
700a04ba: 2020         	movs	r0, #0x20
700a04bc: 47e0         	blx	r12
700a04be: e7ee         	b	0x700a049e <_vsnprintf+0x93e> @ imm = #-0x24
700a04c0: e7ff         	b	0x700a04c2 <_vsnprintf+0x962> @ imm = #-0x2
700a04c2: 983c         	ldr	r0, [sp, #0xf0]
700a04c4: 3001         	adds	r0, #0x1
700a04c6: 903c         	str	r0, [sp, #0xf0]
700a04c8: e047         	b	0x700a055a <_vsnprintf+0x9fa> @ imm = #0x8e
700a04ca: 2008         	movs	r0, #0x8
700a04cc: 903a         	str	r0, [sp, #0xe8]
700a04ce: 983b         	ldr	r0, [sp, #0xec]
700a04d0: f040 0021    	orr	r0, r0, #0x21
700a04d4: 903b         	str	r0, [sp, #0xec]
700a04d6: 2400         	movs	r4, #0x0
700a04d8: f88d 40af    	strb.w	r4, [sp, #0xaf]
700a04dc: 983f         	ldr	r0, [sp, #0xfc]
700a04de: 993e         	ldr	r1, [sp, #0xf8]
700a04e0: 9a37         	ldr	r2, [sp, #0xdc]
700a04e2: 9b3d         	ldr	r3, [sp, #0xf4]
700a04e4: f8dd c100    	ldr.w	r12, [sp, #0x100]
700a04e8: f10c 0e04    	add.w	lr, r12, #0x4
700a04ec: f8cd e100    	str.w	lr, [sp, #0x100]
700a04f0: f8dc c000    	ldr.w	r12, [r12]
700a04f4: 9d39         	ldr	r5, [sp, #0xe4]
700a04f6: 9e3a         	ldr	r6, [sp, #0xe8]
700a04f8: 9f3b         	ldr	r7, [sp, #0xec]
700a04fa: 46ee         	mov	lr, sp
700a04fc: f8ce 7014    	str.w	r7, [lr, #0x14]
700a0500: f8ce 6010    	str.w	r6, [lr, #0x10]
700a0504: f8ce 500c    	str.w	r5, [lr, #0xc]
700a0508: 2510         	movs	r5, #0x10
700a050a: f8ce 5008    	str.w	r5, [lr, #0x8]
700a050e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0512: f8ce c000    	str.w	r12, [lr]
700a0516: f00b fc3b    	bl	0x700abd90 <_ntoa_long> @ imm = #0xb876
700a051a: 9037         	str	r0, [sp, #0xdc]
700a051c: 983c         	ldr	r0, [sp, #0xf0]
700a051e: 3001         	adds	r0, #0x1
700a0520: 903c         	str	r0, [sp, #0xf0]
700a0522: e01a         	b	0x700a055a <_vsnprintf+0x9fa> @ imm = #0x34
700a0524: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0528: 993e         	ldr	r1, [sp, #0xf8]
700a052a: 9a37         	ldr	r2, [sp, #0xdc]
700a052c: 1c50         	adds	r0, r2, #0x1
700a052e: 9037         	str	r0, [sp, #0xdc]
700a0530: 9b3d         	ldr	r3, [sp, #0xf4]
700a0532: 2025         	movs	r0, #0x25
700a0534: 47e0         	blx	r12
700a0536: 983c         	ldr	r0, [sp, #0xf0]
700a0538: 3001         	adds	r0, #0x1
700a053a: 903c         	str	r0, [sp, #0xf0]
700a053c: e00d         	b	0x700a055a <_vsnprintf+0x9fa> @ imm = #0x1a
700a053e: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0542: 983c         	ldr	r0, [sp, #0xf0]
700a0544: 7800         	ldrb	r0, [r0]
700a0546: 993e         	ldr	r1, [sp, #0xf8]
700a0548: 9a37         	ldr	r2, [sp, #0xdc]
700a054a: 1c53         	adds	r3, r2, #0x1
700a054c: 9337         	str	r3, [sp, #0xdc]
700a054e: 9b3d         	ldr	r3, [sp, #0xf4]
700a0550: 47e0         	blx	r12
700a0552: 983c         	ldr	r0, [sp, #0xf0]
700a0554: 3001         	adds	r0, #0x1
700a0556: 903c         	str	r0, [sp, #0xf0]
700a0558: e7ff         	b	0x700a055a <_vsnprintf+0x9fa> @ imm = #-0x2
700a055a: f7ff bb18    	b.w	0x7009fb8e <_vsnprintf+0x2e> @ imm = #-0x9d0
700a055e: 983f         	ldr	r0, [sp, #0xfc]
700a0560: 900a         	str	r0, [sp, #0x28]
700a0562: 983e         	ldr	r0, [sp, #0xf8]
700a0564: 900b         	str	r0, [sp, #0x2c]
700a0566: 9837         	ldr	r0, [sp, #0xdc]
700a0568: 993d         	ldr	r1, [sp, #0xf4]
700a056a: 4288         	cmp	r0, r1
700a056c: d203         	bhs	0x700a0576 <_vsnprintf+0xa16> @ imm = #0x6
700a056e: e7ff         	b	0x700a0570 <_vsnprintf+0xa10> @ imm = #-0x2
700a0570: 9837         	ldr	r0, [sp, #0xdc]
700a0572: 9009         	str	r0, [sp, #0x24]
700a0574: e003         	b	0x700a057e <_vsnprintf+0xa1e> @ imm = #0x6
700a0576: 983d         	ldr	r0, [sp, #0xf4]
700a0578: 3801         	subs	r0, #0x1
700a057a: 9009         	str	r0, [sp, #0x24]
700a057c: e7ff         	b	0x700a057e <_vsnprintf+0xa1e> @ imm = #-0x2
700a057e: f8dd c028    	ldr.w	r12, [sp, #0x28]
700a0582: 990b         	ldr	r1, [sp, #0x2c]
700a0584: 9a09         	ldr	r2, [sp, #0x24]
700a0586: 9b3d         	ldr	r3, [sp, #0xf4]
700a0588: 2000         	movs	r0, #0x0
700a058a: 47e0         	blx	r12
700a058c: 9837         	ldr	r0, [sp, #0xdc]
700a058e: b041         	add	sp, #0x104
700a0590: e8bd 83f0    	pop.w	{r4, r5, r6, r7, r8, r9, pc}

700a0594 <__aeabi_errno_addr>:
700a0594: e59f0000     	ldr	r0, [pc]                @ 0x700a059c <__aeabi_errno_addr+0x8>
700a0598: e12fff1e     	bx	lr
700a059c: 5c 8a 0b 70  	.word	0x700b8a5c

700a05a0 <Sciclient_rmIrqRouteValidate>:
700a05a0: b580         	push	{r7, lr}
700a05a2: b09e         	sub	sp, #0x78
700a05a4: 901d         	str	r0, [sp, #0x74]
700a05a6: 2001         	movs	r0, #0x1
700a05a8: f88d 0073    	strb.w	r0, [sp, #0x73]
700a05ac: 2000         	movs	r0, #0x0
700a05ae: 9009         	str	r0, [sp, #0x24]
700a05b0: 9019         	str	r0, [sp, #0x64]
700a05b2: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a05b6: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a05ba: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a05be: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a05c2: 9014         	str	r0, [sp, #0x50]
700a05c4: 9013         	str	r0, [sp, #0x4c]
700a05c6: 9012         	str	r0, [sp, #0x48]
700a05c8: 9011         	str	r0, [sp, #0x44]
700a05ca: 9010         	str	r0, [sp, #0x40]
700a05cc: 900f         	str	r0, [sp, #0x3c]
700a05ce: 900e         	str	r0, [sp, #0x38]
700a05d0: 900d         	str	r0, [sp, #0x34]
700a05d2: 900c         	str	r0, [sp, #0x30]
700a05d4: 900b         	str	r0, [sp, #0x2c]
700a05d6: 900a         	str	r0, [sp, #0x28]
700a05d8: 981d         	ldr	r0, [sp, #0x74]
700a05da: 8a00         	ldrh	r0, [r0, #0x10]
700a05dc: 28ff         	cmp	r0, #0xff
700a05de: d12c         	bne	0x700a063a <Sciclient_rmIrqRouteValidate+0x9a> @ imm = #0x58
700a05e0: e7ff         	b	0x700a05e2 <Sciclient_rmIrqRouteValidate+0x42> @ imm = #-0x2
700a05e2: 2000         	movs	r0, #0x0
700a05e4: f014 ff34    	bl	0x700b5450 <Sciclient_rmPsGetIrqNode> @ imm = #0x14e68
700a05e8: 901a         	str	r0, [sp, #0x68]
700a05ea: 981a         	ldr	r0, [sp, #0x68]
700a05ec: b920         	cbnz	r0, 0x700a05f8 <Sciclient_rmIrqRouteValidate+0x58> @ imm = #0x8
700a05ee: e7ff         	b	0x700a05f0 <Sciclient_rmIrqRouteValidate+0x50> @ imm = #-0x2
700a05f0: 2000         	movs	r0, #0x0
700a05f2: f88d 0073    	strb.w	r0, [sp, #0x73]
700a05f6: e01f         	b	0x700a0638 <Sciclient_rmIrqRouteValidate+0x98> @ imm = #0x3e
700a05f8: 981a         	ldr	r0, [sp, #0x68]
700a05fa: 6840         	ldr	r0, [r0, #0x4]
700a05fc: 9008         	str	r0, [sp, #0x20]
700a05fe: 2000         	movs	r0, #0x0
700a0600: f013 fd4e    	bl	0x700b40a0 <Sciclient_rmPsGetIfIdx> @ imm = #0x13a9c
700a0604: 4601         	mov	r1, r0
700a0606: 9808         	ldr	r0, [sp, #0x20]
700a0608: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a060c: 9018         	str	r0, [sp, #0x60]
700a060e: 981d         	ldr	r0, [sp, #0x74]
700a0610: 8900         	ldrh	r0, [r0, #0x8]
700a0612: 9918         	ldr	r1, [sp, #0x60]
700a0614: 8809         	ldrh	r1, [r1]
700a0616: 4288         	cmp	r0, r1
700a0618: db09         	blt	0x700a062e <Sciclient_rmIrqRouteValidate+0x8e> @ imm = #0x12
700a061a: e7ff         	b	0x700a061c <Sciclient_rmIrqRouteValidate+0x7c> @ imm = #-0x2
700a061c: 981d         	ldr	r0, [sp, #0x74]
700a061e: 8900         	ldrh	r0, [r0, #0x8]
700a0620: 9a18         	ldr	r2, [sp, #0x60]
700a0622: 8811         	ldrh	r1, [r2]
700a0624: 8892         	ldrh	r2, [r2, #0x4]
700a0626: 4411         	add	r1, r2
700a0628: 4288         	cmp	r0, r1
700a062a: db04         	blt	0x700a0636 <Sciclient_rmIrqRouteValidate+0x96> @ imm = #0x8
700a062c: e7ff         	b	0x700a062e <Sciclient_rmIrqRouteValidate+0x8e> @ imm = #-0x2
700a062e: 2000         	movs	r0, #0x0
700a0630: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0634: e7ff         	b	0x700a0636 <Sciclient_rmIrqRouteValidate+0x96> @ imm = #-0x2
700a0636: e7ff         	b	0x700a0638 <Sciclient_rmIrqRouteValidate+0x98> @ imm = #-0x2
700a0638: e7ff         	b	0x700a063a <Sciclient_rmIrqRouteValidate+0x9a> @ imm = #-0x2
700a063a: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a063e: 07c0         	lsls	r0, r0, #0x1f
700a0640: b148         	cbz	r0, 0x700a0656 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #0x12
700a0642: e7ff         	b	0x700a0644 <Sciclient_rmIrqRouteValidate+0xa4> @ imm = #-0x2
700a0644: f015 faac    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x15558
700a0648: 2801         	cmp	r0, #0x1
700a064a: d804         	bhi	0x700a0656 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #0x8
700a064c: e7ff         	b	0x700a064e <Sciclient_rmIrqRouteValidate+0xae> @ imm = #-0x2
700a064e: 2000         	movs	r0, #0x0
700a0650: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0654: e7ff         	b	0x700a0656 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #-0x2
700a0656: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a065a: 07c0         	lsls	r0, r0, #0x1f
700a065c: b150         	cbz	r0, 0x700a0674 <Sciclient_rmIrqRouteValidate+0xd4> @ imm = #0x14
700a065e: e7ff         	b	0x700a0660 <Sciclient_rmIrqRouteValidate+0xc0> @ imm = #-0x2
700a0660: 981d         	ldr	r0, [sp, #0x74]
700a0662: f00e fdf5    	bl	0x700af250 <Sciclient_rmIrqCheckLoop> @ imm = #0xebea
700a0666: b120         	cbz	r0, 0x700a0672 <Sciclient_rmIrqRouteValidate+0xd2> @ imm = #0x8
700a0668: e7ff         	b	0x700a066a <Sciclient_rmIrqRouteValidate+0xca> @ imm = #-0x2
700a066a: 2000         	movs	r0, #0x0
700a066c: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0670: e7ff         	b	0x700a0672 <Sciclient_rmIrqRouteValidate+0xd2> @ imm = #-0x2
700a0672: e7ff         	b	0x700a0674 <Sciclient_rmIrqRouteValidate+0xd4> @ imm = #-0x2
700a0674: 2000         	movs	r0, #0x0
700a0676: f8ad 0070    	strh.w	r0, [sp, #0x70]
700a067a: e7ff         	b	0x700a067c <Sciclient_rmIrqRouteValidate+0xdc> @ imm = #-0x2
700a067c: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0680: 9006         	str	r0, [sp, #0x18]
700a0682: f015 fa8d    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x1551a
700a0686: 9906         	ldr	r1, [sp, #0x18]
700a0688: 4602         	mov	r2, r0
700a068a: 2000         	movs	r0, #0x0
700a068c: 4291         	cmp	r1, r2
700a068e: 9007         	str	r0, [sp, #0x1c]
700a0690: da04         	bge	0x700a069c <Sciclient_rmIrqRouteValidate+0xfc> @ imm = #0x8
700a0692: e7ff         	b	0x700a0694 <Sciclient_rmIrqRouteValidate+0xf4> @ imm = #-0x2
700a0694: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a0698: 9007         	str	r0, [sp, #0x1c]
700a069a: e7ff         	b	0x700a069c <Sciclient_rmIrqRouteValidate+0xfc> @ imm = #-0x2
700a069c: 9807         	ldr	r0, [sp, #0x1c]
700a069e: 07c0         	lsls	r0, r0, #0x1f
700a06a0: 2800         	cmp	r0, #0x0
700a06a2: f000 826f    	beq.w	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x4de
700a06a6: e7ff         	b	0x700a06a8 <Sciclient_rmIrqRouteValidate+0x108> @ imm = #-0x2
700a06a8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a06ac: f014 fed0    	bl	0x700b5450 <Sciclient_rmPsGetIrqNode> @ imm = #0x14da0
700a06b0: 901a         	str	r0, [sp, #0x68]
700a06b2: 981a         	ldr	r0, [sp, #0x68]
700a06b4: 6840         	ldr	r0, [r0, #0x4]
700a06b6: 9004         	str	r0, [sp, #0x10]
700a06b8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a06bc: f013 fcf0    	bl	0x700b40a0 <Sciclient_rmPsGetIfIdx> @ imm = #0x139e0
700a06c0: 4601         	mov	r1, r0
700a06c2: 9804         	ldr	r0, [sp, #0x10]
700a06c4: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a06c8: 9018         	str	r0, [sp, #0x60]
700a06ca: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a06ce: 9005         	str	r0, [sp, #0x14]
700a06d0: f015 fa66    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x154cc
700a06d4: 4601         	mov	r1, r0
700a06d6: 9805         	ldr	r0, [sp, #0x14]
700a06d8: 3901         	subs	r1, #0x1
700a06da: 4288         	cmp	r0, r1
700a06dc: d20f         	bhs	0x700a06fe <Sciclient_rmIrqRouteValidate+0x15e> @ imm = #0x1e
700a06de: e7ff         	b	0x700a06e0 <Sciclient_rmIrqRouteValidate+0x140> @ imm = #-0x2
700a06e0: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a06e4: 3001         	adds	r0, #0x1
700a06e6: b280         	uxth	r0, r0
700a06e8: f014 feb2    	bl	0x700b5450 <Sciclient_rmPsGetIrqNode> @ imm = #0x14d64
700a06ec: 9019         	str	r0, [sp, #0x64]
700a06ee: 9819         	ldr	r0, [sp, #0x64]
700a06f0: b920         	cbnz	r0, 0x700a06fc <Sciclient_rmIrqRouteValidate+0x15c> @ imm = #0x8
700a06f2: e7ff         	b	0x700a06f4 <Sciclient_rmIrqRouteValidate+0x154> @ imm = #-0x2
700a06f4: 2000         	movs	r0, #0x0
700a06f6: f88d 0073    	strb.w	r0, [sp, #0x73]
700a06fa: e243         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x486
700a06fc: e7ff         	b	0x700a06fe <Sciclient_rmIrqRouteValidate+0x15e> @ imm = #-0x2
700a06fe: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0702: b158         	cbz	r0, 0x700a071c <Sciclient_rmIrqRouteValidate+0x17c> @ imm = #0x16
700a0704: e7ff         	b	0x700a0706 <Sciclient_rmIrqRouteValidate+0x166> @ imm = #-0x2
700a0706: 981a         	ldr	r0, [sp, #0x68]
700a0708: 8800         	ldrh	r0, [r0]
700a070a: f014 fa31    	bl	0x700b4b70 <Sciclient_rmIrIsIr> @ imm = #0x14462
700a070e: b920         	cbnz	r0, 0x700a071a <Sciclient_rmIrqRouteValidate+0x17a> @ imm = #0x8
700a0710: e7ff         	b	0x700a0712 <Sciclient_rmIrqRouteValidate+0x172> @ imm = #-0x2
700a0712: 2000         	movs	r0, #0x0
700a0714: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0718: e234         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x468
700a071a: e7ff         	b	0x700a071c <Sciclient_rmIrqRouteValidate+0x17c> @ imm = #-0x2
700a071c: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0720: 2800         	cmp	r0, #0x0
700a0722: f040 8080    	bne.w	0x700a0826 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #0x100
700a0726: e7ff         	b	0x700a0728 <Sciclient_rmIrqRouteValidate+0x188> @ imm = #-0x2
700a0728: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a072c: 9003         	str	r0, [sp, #0xc]
700a072e: f015 fa37    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x1546e
700a0732: 4601         	mov	r1, r0
700a0734: 9803         	ldr	r0, [sp, #0xc]
700a0736: 3901         	subs	r1, #0x1
700a0738: 4288         	cmp	r0, r1
700a073a: d274         	bhs	0x700a0826 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #0xe8
700a073c: e7ff         	b	0x700a073e <Sciclient_rmIrqRouteValidate+0x19e> @ imm = #-0x2
700a073e: 981a         	ldr	r0, [sp, #0x68]
700a0740: 8800         	ldrh	r0, [r0]
700a0742: f014 f9fd    	bl	0x700b4b40 <Sciclient_rmIaIsIa> @ imm = #0x143fa
700a0746: 2800         	cmp	r0, #0x0
700a0748: d049         	beq	0x700a07de <Sciclient_rmIrqRouteValidate+0x23e> @ imm = #0x92
700a074a: e7ff         	b	0x700a074c <Sciclient_rmIrqRouteValidate+0x1ac> @ imm = #-0x2
700a074c: 2000         	movs	r0, #0x0
700a074e: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0752: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a0756: 9a18         	ldr	r2, [sp, #0x60]
700a0758: 8850         	ldrh	r0, [r2, #0x2]
700a075a: 991d         	ldr	r1, [sp, #0x74]
700a075c: 8a49         	ldrh	r1, [r1, #0x12]
700a075e: 8812         	ldrh	r2, [r2]
700a0760: 1a89         	subs	r1, r1, r2
700a0762: 4408         	add	r0, r1
700a0764: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a0768: 981d         	ldr	r0, [sp, #0x74]
700a076a: 8a40         	ldrh	r0, [r0, #0x12]
700a076c: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a0770: 2001         	movs	r0, #0x1
700a0772: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0776: 9819         	ldr	r0, [sp, #0x64]
700a0778: b160         	cbz	r0, 0x700a0794 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #0x18
700a077a: e7ff         	b	0x700a077c <Sciclient_rmIrqRouteValidate+0x1dc> @ imm = #-0x2
700a077c: 9819         	ldr	r0, [sp, #0x64]
700a077e: 8800         	ldrh	r0, [r0]
700a0780: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0784: f00c fd3c    	bl	0x700ad200 <Sciclient_rmIrInpIsFree> @ imm = #0xca78
700a0788: b920         	cbnz	r0, 0x700a0794 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #0x8
700a078a: e7ff         	b	0x700a078c <Sciclient_rmIrqRouteValidate+0x1ec> @ imm = #-0x2
700a078c: 2001         	movs	r0, #0x1
700a078e: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a0792: e7ff         	b	0x700a0794 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #-0x2
700a0794: 981d         	ldr	r0, [sp, #0x74]
700a0796: 6800         	ldr	r0, [r0]
700a0798: 2110         	movs	r1, #0x10
700a079a: f014 faf1    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x145e2
700a079e: b1e8         	cbz	r0, 0x700a07dc <Sciclient_rmIrqRouteValidate+0x23c> @ imm = #0x3a
700a07a0: e7ff         	b	0x700a07a2 <Sciclient_rmIrqRouteValidate+0x202> @ imm = #-0x2
700a07a2: 981d         	ldr	r0, [sp, #0x74]
700a07a4: 89c0         	ldrh	r0, [r0, #0xe]
700a07a6: 9016         	str	r0, [sp, #0x58]
700a07a8: 981a         	ldr	r0, [sp, #0x68]
700a07aa: 8800         	ldrh	r0, [r0]
700a07ac: f8bd 1058    	ldrh.w	r1, [sp, #0x58]
700a07b0: f012 face    	bl	0x700b2d50 <Sciclient_rmIaValidateGlobalEvt> @ imm = #0x1259c
700a07b4: b968         	cbnz	r0, 0x700a07d2 <Sciclient_rmIrqRouteValidate+0x232> @ imm = #0x1a
700a07b6: e7ff         	b	0x700a07b8 <Sciclient_rmIrqRouteValidate+0x218> @ imm = #-0x2
700a07b8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a07bc: f8bd 1058    	ldrh.w	r1, [sp, #0x58]
700a07c0: f013 f8be    	bl	0x700b3940 <Sciclient_rmPsSetInp> @ imm = #0x1317c
700a07c4: b120         	cbz	r0, 0x700a07d0 <Sciclient_rmIrqRouteValidate+0x230> @ imm = #0x8
700a07c6: e7ff         	b	0x700a07c8 <Sciclient_rmIrqRouteValidate+0x228> @ imm = #-0x2
700a07c8: 2000         	movs	r0, #0x0
700a07ca: f88d 0073    	strb.w	r0, [sp, #0x73]
700a07ce: e1d9         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x3b2
700a07d0: e003         	b	0x700a07da <Sciclient_rmIrqRouteValidate+0x23a> @ imm = #0x6
700a07d2: 2000         	movs	r0, #0x0
700a07d4: f88d 0073    	strb.w	r0, [sp, #0x73]
700a07d8: e1d4         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x3a8
700a07da: e7ff         	b	0x700a07dc <Sciclient_rmIrqRouteValidate+0x23c> @ imm = #-0x2
700a07dc: e022         	b	0x700a0824 <Sciclient_rmIrqRouteValidate+0x284> @ imm = #0x44
700a07de: 2001         	movs	r0, #0x1
700a07e0: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a07e4: 2000         	movs	r0, #0x0
700a07e6: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a07ea: 981d         	ldr	r0, [sp, #0x74]
700a07ec: 8900         	ldrh	r0, [r0, #0x8]
700a07ee: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a07f2: 9a18         	ldr	r2, [sp, #0x60]
700a07f4: 8850         	ldrh	r0, [r2, #0x2]
700a07f6: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a07fa: 8812         	ldrh	r2, [r2]
700a07fc: 1a89         	subs	r1, r1, r2
700a07fe: 4408         	add	r0, r1
700a0800: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a0804: 9819         	ldr	r0, [sp, #0x64]
700a0806: b160         	cbz	r0, 0x700a0822 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #0x18
700a0808: e7ff         	b	0x700a080a <Sciclient_rmIrqRouteValidate+0x26a> @ imm = #-0x2
700a080a: 9819         	ldr	r0, [sp, #0x64]
700a080c: 8800         	ldrh	r0, [r0]
700a080e: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0812: f00c fcf5    	bl	0x700ad200 <Sciclient_rmIrInpIsFree> @ imm = #0xc9ea
700a0816: b920         	cbnz	r0, 0x700a0822 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #0x8
700a0818: e7ff         	b	0x700a081a <Sciclient_rmIrqRouteValidate+0x27a> @ imm = #-0x2
700a081a: 2001         	movs	r0, #0x1
700a081c: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a0820: e7ff         	b	0x700a0822 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #-0x2
700a0822: e7ff         	b	0x700a0824 <Sciclient_rmIrqRouteValidate+0x284> @ imm = #-0x2
700a0824: e7ff         	b	0x700a0826 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #-0x2
700a0826: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a082a: 2800         	cmp	r0, #0x0
700a082c: f000 80c4    	beq.w	0x700a09b8 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #0x188
700a0830: e7ff         	b	0x700a0832 <Sciclient_rmIrqRouteValidate+0x292> @ imm = #-0x2
700a0832: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0836: 9002         	str	r0, [sp, #0x8]
700a0838: f015 f9b2    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x15364
700a083c: 4601         	mov	r1, r0
700a083e: 9802         	ldr	r0, [sp, #0x8]
700a0840: 3901         	subs	r1, #0x1
700a0842: 4288         	cmp	r0, r1
700a0844: f080 80b8    	bhs.w	0x700a09b8 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #0x170
700a0848: e7ff         	b	0x700a084a <Sciclient_rmIrqRouteValidate+0x2aa> @ imm = #-0x2
700a084a: 981d         	ldr	r0, [sp, #0x74]
700a084c: 7900         	ldrb	r0, [r0, #0x4]
700a084e: f88d 0053    	strb.w	r0, [sp, #0x53]
700a0852: 981a         	ldr	r0, [sp, #0x68]
700a0854: 8800         	ldrh	r0, [r0]
700a0856: f8ad 0050    	strh.w	r0, [sp, #0x50]
700a085a: 2000         	movs	r0, #0x0
700a085c: f88d 0052    	strb.w	r0, [sp, #0x52]
700a0860: a812         	add	r0, sp, #0x48
700a0862: a90e         	add	r1, sp, #0x38
700a0864: f04f 32ff    	mov.w	r2, #0xffffffff
700a0868: f011 f8ea    	bl	0x700b1a40 <Sciclient_rmGetResourceRange> @ imm = #0x111d4
700a086c: b120         	cbz	r0, 0x700a0878 <Sciclient_rmIrqRouteValidate+0x2d8> @ imm = #0x8
700a086e: e7ff         	b	0x700a0870 <Sciclient_rmIrqRouteValidate+0x2d0> @ imm = #-0x2
700a0870: 2000         	movs	r0, #0x0
700a0872: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0876: e185         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x30a
700a0878: 2080         	movs	r0, #0x80
700a087a: f88d 0053    	strb.w	r0, [sp, #0x53]
700a087e: a812         	add	r0, sp, #0x48
700a0880: a90a         	add	r1, sp, #0x28
700a0882: f04f 32ff    	mov.w	r2, #0xffffffff
700a0886: f011 f8db    	bl	0x700b1a40 <Sciclient_rmGetResourceRange> @ imm = #0x111b6
700a088a: b120         	cbz	r0, 0x700a0896 <Sciclient_rmIrqRouteValidate+0x2f6> @ imm = #0x8
700a088c: e7ff         	b	0x700a088e <Sciclient_rmIrqRouteValidate+0x2ee> @ imm = #-0x2
700a088e: 2000         	movs	r0, #0x0
700a0890: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0894: e176         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x2ec
700a0896: 9818         	ldr	r0, [sp, #0x60]
700a0898: 8800         	ldrh	r0, [r0]
700a089a: f8ad 006e    	strh.w	r0, [sp, #0x6e]
700a089e: e7ff         	b	0x700a08a0 <Sciclient_rmIrqRouteValidate+0x300> @ imm = #-0x2
700a08a0: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a08a4: 9a18         	ldr	r2, [sp, #0x60]
700a08a6: 8811         	ldrh	r1, [r2]
700a08a8: 8892         	ldrh	r2, [r2, #0x4]
700a08aa: 4411         	add	r1, r2
700a08ac: 4288         	cmp	r0, r1
700a08ae: f280 8082    	bge.w	0x700a09b6 <Sciclient_rmIrqRouteValidate+0x416> @ imm = #0x104
700a08b2: e7ff         	b	0x700a08b4 <Sciclient_rmIrqRouteValidate+0x314> @ imm = #-0x2
700a08b4: 2000         	movs	r0, #0x0
700a08b6: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a08ba: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a08be: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a08c2: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a08c6: 9a18         	ldr	r2, [sp, #0x60]
700a08c8: 8850         	ldrh	r0, [r2, #0x2]
700a08ca: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a08ce: 8812         	ldrh	r2, [r2]
700a08d0: 1a89         	subs	r1, r1, r2
700a08d2: 4408         	add	r0, r1
700a08d4: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a08d8: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a08dc: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a08e0: 4288         	cmp	r0, r1
700a08e2: db0a         	blt	0x700a08fa <Sciclient_rmIrqRouteValidate+0x35a> @ imm = #0x14
700a08e4: e7ff         	b	0x700a08e6 <Sciclient_rmIrqRouteValidate+0x346> @ imm = #-0x2
700a08e6: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a08ea: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a08ee: f8bd 2042    	ldrh.w	r2, [sp, #0x42]
700a08f2: 4411         	add	r1, r2
700a08f4: 4288         	cmp	r0, r1
700a08f6: db33         	blt	0x700a0960 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x66
700a08f8: e7ff         	b	0x700a08fa <Sciclient_rmIrqRouteValidate+0x35a> @ imm = #-0x2
700a08fa: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a08fe: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0902: 4288         	cmp	r0, r1
700a0904: db0a         	blt	0x700a091c <Sciclient_rmIrqRouteValidate+0x37c> @ imm = #0x14
700a0906: e7ff         	b	0x700a0908 <Sciclient_rmIrqRouteValidate+0x368> @ imm = #-0x2
700a0908: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a090c: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0910: f8bd 2046    	ldrh.w	r2, [sp, #0x46]
700a0914: 4411         	add	r1, r2
700a0916: 4288         	cmp	r0, r1
700a0918: db22         	blt	0x700a0960 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x44
700a091a: e7ff         	b	0x700a091c <Sciclient_rmIrqRouteValidate+0x37c> @ imm = #-0x2
700a091c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0920: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0924: 4288         	cmp	r0, r1
700a0926: db0a         	blt	0x700a093e <Sciclient_rmIrqRouteValidate+0x39e> @ imm = #0x14
700a0928: e7ff         	b	0x700a092a <Sciclient_rmIrqRouteValidate+0x38a> @ imm = #-0x2
700a092a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a092e: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0932: f8bd 2032    	ldrh.w	r2, [sp, #0x32]
700a0936: 4411         	add	r1, r2
700a0938: 4288         	cmp	r0, r1
700a093a: db11         	blt	0x700a0960 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x22
700a093c: e7ff         	b	0x700a093e <Sciclient_rmIrqRouteValidate+0x39e> @ imm = #-0x2
700a093e: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0942: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a0946: 4288         	cmp	r0, r1
700a0948: db2e         	blt	0x700a09a8 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #0x5c
700a094a: e7ff         	b	0x700a094c <Sciclient_rmIrqRouteValidate+0x3ac> @ imm = #-0x2
700a094c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0950: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a0954: f8bd 2036    	ldrh.w	r2, [sp, #0x36]
700a0958: 4411         	add	r1, r2
700a095a: 4288         	cmp	r0, r1
700a095c: da24         	bge	0x700a09a8 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #0x48
700a095e: e7ff         	b	0x700a0960 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #-0x2
700a0960: 981a         	ldr	r0, [sp, #0x68]
700a0962: 8800         	ldrh	r0, [r0]
700a0964: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a0968: f00f f84a    	bl	0x700afa00 <Sciclient_rmIrOutpIsFree> @ imm = #0xf094
700a096c: b920         	cbnz	r0, 0x700a0978 <Sciclient_rmIrqRouteValidate+0x3d8> @ imm = #0x8
700a096e: e7ff         	b	0x700a0970 <Sciclient_rmIrqRouteValidate+0x3d0> @ imm = #-0x2
700a0970: 2001         	movs	r0, #0x1
700a0972: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0976: e7ff         	b	0x700a0978 <Sciclient_rmIrqRouteValidate+0x3d8> @ imm = #-0x2
700a0978: 9819         	ldr	r0, [sp, #0x64]
700a097a: 8800         	ldrh	r0, [r0]
700a097c: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0980: f00c fc3e    	bl	0x700ad200 <Sciclient_rmIrInpIsFree> @ imm = #0xc87c
700a0984: b920         	cbnz	r0, 0x700a0990 <Sciclient_rmIrqRouteValidate+0x3f0> @ imm = #0x8
700a0986: e7ff         	b	0x700a0988 <Sciclient_rmIrqRouteValidate+0x3e8> @ imm = #-0x2
700a0988: 2001         	movs	r0, #0x1
700a098a: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a098e: e7ff         	b	0x700a0990 <Sciclient_rmIrqRouteValidate+0x3f0> @ imm = #-0x2
700a0990: f89d 005f    	ldrb.w	r0, [sp, #0x5f]
700a0994: 07c0         	lsls	r0, r0, #0x1f
700a0996: b130         	cbz	r0, 0x700a09a6 <Sciclient_rmIrqRouteValidate+0x406> @ imm = #0xc
700a0998: e7ff         	b	0x700a099a <Sciclient_rmIrqRouteValidate+0x3fa> @ imm = #-0x2
700a099a: f89d 005e    	ldrb.w	r0, [sp, #0x5e]
700a099e: 07c0         	lsls	r0, r0, #0x1f
700a09a0: b108         	cbz	r0, 0x700a09a6 <Sciclient_rmIrqRouteValidate+0x406> @ imm = #0x2
700a09a2: e7ff         	b	0x700a09a4 <Sciclient_rmIrqRouteValidate+0x404> @ imm = #-0x2
700a09a4: e007         	b	0x700a09b6 <Sciclient_rmIrqRouteValidate+0x416> @ imm = #0xe
700a09a6: e7ff         	b	0x700a09a8 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #-0x2
700a09a8: e7ff         	b	0x700a09aa <Sciclient_rmIrqRouteValidate+0x40a> @ imm = #-0x2
700a09aa: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a09ae: 3001         	adds	r0, #0x1
700a09b0: f8ad 006e    	strh.w	r0, [sp, #0x6e]
700a09b4: e774         	b	0x700a08a0 <Sciclient_rmIrqRouteValidate+0x300> @ imm = #-0x118
700a09b6: e7ff         	b	0x700a09b8 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #-0x2
700a09b8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a09bc: 9001         	str	r0, [sp, #0x4]
700a09be: f015 f8ef    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x151de
700a09c2: 4601         	mov	r1, r0
700a09c4: 9801         	ldr	r0, [sp, #0x4]
700a09c6: 3901         	subs	r1, #0x1
700a09c8: 4288         	cmp	r0, r1
700a09ca: f040 809f    	bne.w	0x700a0b0c <Sciclient_rmIrqRouteValidate+0x56c> @ imm = #0x13e
700a09ce: e7ff         	b	0x700a09d0 <Sciclient_rmIrqRouteValidate+0x430> @ imm = #-0x2
700a09d0: 2000         	movs	r0, #0x0
700a09d2: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a09d6: 2101         	movs	r1, #0x1
700a09d8: f88d 105e    	strb.w	r1, [sp, #0x5e]
700a09dc: 991d         	ldr	r1, [sp, #0x74]
700a09de: 7909         	ldrb	r1, [r1, #0x4]
700a09e0: f88d 1053    	strb.w	r1, [sp, #0x53]
700a09e4: 991a         	ldr	r1, [sp, #0x68]
700a09e6: 8809         	ldrh	r1, [r1]
700a09e8: f8ad 1050    	strh.w	r1, [sp, #0x50]
700a09ec: f88d 0052    	strb.w	r0, [sp, #0x52]
700a09f0: a812         	add	r0, sp, #0x48
700a09f2: a90e         	add	r1, sp, #0x38
700a09f4: f04f 32ff    	mov.w	r2, #0xffffffff
700a09f8: f011 f822    	bl	0x700b1a40 <Sciclient_rmGetResourceRange> @ imm = #0x11044
700a09fc: b120         	cbz	r0, 0x700a0a08 <Sciclient_rmIrqRouteValidate+0x468> @ imm = #0x8
700a09fe: e7ff         	b	0x700a0a00 <Sciclient_rmIrqRouteValidate+0x460> @ imm = #-0x2
700a0a00: 2000         	movs	r0, #0x0
700a0a02: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0a06: e0bd         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x17a
700a0a08: 2080         	movs	r0, #0x80
700a0a0a: f88d 0053    	strb.w	r0, [sp, #0x53]
700a0a0e: a812         	add	r0, sp, #0x48
700a0a10: a90a         	add	r1, sp, #0x28
700a0a12: f04f 32ff    	mov.w	r2, #0xffffffff
700a0a16: f011 f813    	bl	0x700b1a40 <Sciclient_rmGetResourceRange> @ imm = #0x11026
700a0a1a: b120         	cbz	r0, 0x700a0a26 <Sciclient_rmIrqRouteValidate+0x486> @ imm = #0x8
700a0a1c: e7ff         	b	0x700a0a1e <Sciclient_rmIrqRouteValidate+0x47e> @ imm = #-0x2
700a0a1e: 2000         	movs	r0, #0x0
700a0a20: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0a24: e0ae         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x15c
700a0a26: 9a18         	ldr	r2, [sp, #0x60]
700a0a28: 8810         	ldrh	r0, [r2]
700a0a2a: 991d         	ldr	r1, [sp, #0x74]
700a0a2c: 8989         	ldrh	r1, [r1, #0xc]
700a0a2e: 8852         	ldrh	r2, [r2, #0x2]
700a0a30: 1a89         	subs	r1, r1, r2
700a0a32: 4408         	add	r0, r1
700a0a34: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a0a38: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0a3c: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a0a40: 4288         	cmp	r0, r1
700a0a42: db0a         	blt	0x700a0a5a <Sciclient_rmIrqRouteValidate+0x4ba> @ imm = #0x14
700a0a44: e7ff         	b	0x700a0a46 <Sciclient_rmIrqRouteValidate+0x4a6> @ imm = #-0x2
700a0a46: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0a4a: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a0a4e: f8bd 2042    	ldrh.w	r2, [sp, #0x42]
700a0a52: 4411         	add	r1, r2
700a0a54: 4288         	cmp	r0, r1
700a0a56: db33         	blt	0x700a0ac0 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x66
700a0a58: e7ff         	b	0x700a0a5a <Sciclient_rmIrqRouteValidate+0x4ba> @ imm = #-0x2
700a0a5a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0a5e: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0a62: 4288         	cmp	r0, r1
700a0a64: db0a         	blt	0x700a0a7c <Sciclient_rmIrqRouteValidate+0x4dc> @ imm = #0x14
700a0a66: e7ff         	b	0x700a0a68 <Sciclient_rmIrqRouteValidate+0x4c8> @ imm = #-0x2
700a0a68: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0a6c: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0a70: f8bd 2046    	ldrh.w	r2, [sp, #0x46]
700a0a74: 4411         	add	r1, r2
700a0a76: 4288         	cmp	r0, r1
700a0a78: db22         	blt	0x700a0ac0 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x44
700a0a7a: e7ff         	b	0x700a0a7c <Sciclient_rmIrqRouteValidate+0x4dc> @ imm = #-0x2
700a0a7c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0a80: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0a84: 4288         	cmp	r0, r1
700a0a86: db0a         	blt	0x700a0a9e <Sciclient_rmIrqRouteValidate+0x4fe> @ imm = #0x14
700a0a88: e7ff         	b	0x700a0a8a <Sciclient_rmIrqRouteValidate+0x4ea> @ imm = #-0x2
700a0a8a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0a8e: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0a92: f8bd 2032    	ldrh.w	r2, [sp, #0x32]
700a0a96: 4411         	add	r1, r2
700a0a98: 4288         	cmp	r0, r1
700a0a9a: db11         	blt	0x700a0ac0 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x22
700a0a9c: e7ff         	b	0x700a0a9e <Sciclient_rmIrqRouteValidate+0x4fe> @ imm = #-0x2
700a0a9e: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0aa2: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a0aa6: 4288         	cmp	r0, r1
700a0aa8: db2f         	blt	0x700a0b0a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #0x5e
700a0aaa: e7ff         	b	0x700a0aac <Sciclient_rmIrqRouteValidate+0x50c> @ imm = #-0x2
700a0aac: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0ab0: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a0ab4: f8bd 2036    	ldrh.w	r2, [sp, #0x36]
700a0ab8: 4411         	add	r1, r2
700a0aba: 4288         	cmp	r0, r1
700a0abc: da25         	bge	0x700a0b0a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #0x4a
700a0abe: e7ff         	b	0x700a0ac0 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #-0x2
700a0ac0: 9818         	ldr	r0, [sp, #0x60]
700a0ac2: 88c0         	ldrh	r0, [r0, #0x6]
700a0ac4: 991d         	ldr	r1, [sp, #0x74]
700a0ac6: 8949         	ldrh	r1, [r1, #0xa]
700a0ac8: 4288         	cmp	r0, r1
700a0aca: d11d         	bne	0x700a0b08 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x3a
700a0acc: e7ff         	b	0x700a0ace <Sciclient_rmIrqRouteValidate+0x52e> @ imm = #-0x2
700a0ace: 981d         	ldr	r0, [sp, #0x74]
700a0ad0: 8980         	ldrh	r0, [r0, #0xc]
700a0ad2: 9918         	ldr	r1, [sp, #0x60]
700a0ad4: 8849         	ldrh	r1, [r1, #0x2]
700a0ad6: 4288         	cmp	r0, r1
700a0ad8: db16         	blt	0x700a0b08 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x2c
700a0ada: e7ff         	b	0x700a0adc <Sciclient_rmIrqRouteValidate+0x53c> @ imm = #-0x2
700a0adc: 981d         	ldr	r0, [sp, #0x74]
700a0ade: 8980         	ldrh	r0, [r0, #0xc]
700a0ae0: 9a18         	ldr	r2, [sp, #0x60]
700a0ae2: 8851         	ldrh	r1, [r2, #0x2]
700a0ae4: 8892         	ldrh	r2, [r2, #0x4]
700a0ae6: 4411         	add	r1, r2
700a0ae8: 4288         	cmp	r0, r1
700a0aea: da0d         	bge	0x700a0b08 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x1a
700a0aec: e7ff         	b	0x700a0aee <Sciclient_rmIrqRouteValidate+0x54e> @ imm = #-0x2
700a0aee: 981a         	ldr	r0, [sp, #0x68]
700a0af0: 8800         	ldrh	r0, [r0]
700a0af2: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a0af6: f00e ff83    	bl	0x700afa00 <Sciclient_rmIrOutpIsFree> @ imm = #0xef06
700a0afa: b920         	cbnz	r0, 0x700a0b06 <Sciclient_rmIrqRouteValidate+0x566> @ imm = #0x8
700a0afc: e7ff         	b	0x700a0afe <Sciclient_rmIrqRouteValidate+0x55e> @ imm = #-0x2
700a0afe: 2001         	movs	r0, #0x1
700a0b00: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0b04: e7ff         	b	0x700a0b06 <Sciclient_rmIrqRouteValidate+0x566> @ imm = #-0x2
700a0b06: e7ff         	b	0x700a0b08 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #-0x2
700a0b08: e7ff         	b	0x700a0b0a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #-0x2
700a0b0a: e7ff         	b	0x700a0b0c <Sciclient_rmIrqRouteValidate+0x56c> @ imm = #-0x2
700a0b0c: f89d 005f    	ldrb.w	r0, [sp, #0x5f]
700a0b10: 07c0         	lsls	r0, r0, #0x1f
700a0b12: b360         	cbz	r0, 0x700a0b6e <Sciclient_rmIrqRouteValidate+0x5ce> @ imm = #0x58
700a0b14: e7ff         	b	0x700a0b16 <Sciclient_rmIrqRouteValidate+0x576> @ imm = #-0x2
700a0b16: f89d 005e    	ldrb.w	r0, [sp, #0x5e]
700a0b1a: 07c0         	lsls	r0, r0, #0x1f
700a0b1c: b338         	cbz	r0, 0x700a0b6e <Sciclient_rmIrqRouteValidate+0x5ce> @ imm = #0x4e
700a0b1e: e7ff         	b	0x700a0b20 <Sciclient_rmIrqRouteValidate+0x580> @ imm = #-0x2
700a0b20: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0b24: 9000         	str	r0, [sp]
700a0b26: f015 f83b    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x15076
700a0b2a: 4601         	mov	r1, r0
700a0b2c: 9800         	ldr	r0, [sp]
700a0b2e: 3901         	subs	r1, #0x1
700a0b30: 4288         	cmp	r0, r1
700a0b32: d20f         	bhs	0x700a0b54 <Sciclient_rmIrqRouteValidate+0x5b4> @ imm = #0x1e
700a0b34: e7ff         	b	0x700a0b36 <Sciclient_rmIrqRouteValidate+0x596> @ imm = #-0x2
700a0b36: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0b3a: 3001         	adds	r0, #0x1
700a0b3c: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0b40: b280         	uxth	r0, r0
700a0b42: f012 fefd    	bl	0x700b3940 <Sciclient_rmPsSetInp> @ imm = #0x12dfa
700a0b46: b120         	cbz	r0, 0x700a0b52 <Sciclient_rmIrqRouteValidate+0x5b2> @ imm = #0x8
700a0b48: e7ff         	b	0x700a0b4a <Sciclient_rmIrqRouteValidate+0x5aa> @ imm = #-0x2
700a0b4a: 2000         	movs	r0, #0x0
700a0b4c: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0b50: e018         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x30
700a0b52: e7ff         	b	0x700a0b54 <Sciclient_rmIrqRouteValidate+0x5b4> @ imm = #-0x2
700a0b54: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0b58: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a0b5c: f012 ff18    	bl	0x700b3990 <Sciclient_rmPsSetOutp> @ imm = #0x12e30
700a0b60: b120         	cbz	r0, 0x700a0b6c <Sciclient_rmIrqRouteValidate+0x5cc> @ imm = #0x8
700a0b62: e7ff         	b	0x700a0b64 <Sciclient_rmIrqRouteValidate+0x5c4> @ imm = #-0x2
700a0b64: 2000         	movs	r0, #0x0
700a0b66: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0b6a: e00b         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x16
700a0b6c: e003         	b	0x700a0b76 <Sciclient_rmIrqRouteValidate+0x5d6> @ imm = #0x6
700a0b6e: 2000         	movs	r0, #0x0
700a0b70: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0b74: e006         	b	0x700a0b84 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0xc
700a0b76: e7ff         	b	0x700a0b78 <Sciclient_rmIrqRouteValidate+0x5d8> @ imm = #-0x2
700a0b78: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0b7c: 3001         	adds	r0, #0x1
700a0b7e: f8ad 0070    	strh.w	r0, [sp, #0x70]
700a0b82: e57b         	b	0x700a067c <Sciclient_rmIrqRouteValidate+0xdc> @ imm = #-0x50a
700a0b84: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a0b88: f000 0001    	and	r0, r0, #0x1
700a0b8c: b01e         	add	sp, #0x78
700a0b8e: bd80         	pop	{r7, pc}

700a0b90 <_ftoa>:
700a0b90: b570         	push	{r4, r5, r6, lr}
700a0b92: b0a6         	sub	sp, #0x98
700a0b94: f10d 0c34    	add.w	r12, sp, #0x34
700a0b98: f8cd c020    	str.w	r12, [sp, #0x20]
700a0b9c: 4684         	mov	r12, r0
700a0b9e: 9808         	ldr	r0, [sp, #0x20]
700a0ba0: f8dd e0b0    	ldr.w	lr, [sp, #0xb0]
700a0ba4: f8dd e0ac    	ldr.w	lr, [sp, #0xac]
700a0ba8: f8dd e0a8    	ldr.w	lr, [sp, #0xa8]
700a0bac: f8cd c090    	str.w	r12, [sp, #0x90]
700a0bb0: 9123         	str	r1, [sp, #0x8c]
700a0bb2: 9222         	str	r2, [sp, #0x88]
700a0bb4: 9321         	str	r3, [sp, #0x84]
700a0bb6: ed80 0b11    	vstr	d0, [r0, #68]
700a0bba: 2100         	movs	r1, #0x0
700a0bbc: 9115         	str	r1, [sp, #0x54]
700a0bbe: 9113         	str	r1, [sp, #0x4c]
700a0bc0: 9112         	str	r1, [sp, #0x48]
700a0bc2: ed90 0b11    	vldr	d0, [r0, #68]
700a0bc6: eeb4 0b40    	vcmp.f64	d0, d0
700a0bca: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0bce: d71a         	bvc	0x700a0c06 <_ftoa+0x76> @ imm = #0x34
700a0bd0: e7ff         	b	0x700a0bd2 <_ftoa+0x42> @ imm = #-0x2
700a0bd2: 9824         	ldr	r0, [sp, #0x90]
700a0bd4: 9923         	ldr	r1, [sp, #0x8c]
700a0bd6: 9a22         	ldr	r2, [sp, #0x88]
700a0bd8: 9b21         	ldr	r3, [sp, #0x84]
700a0bda: f8dd c0ac    	ldr.w	r12, [sp, #0xac]
700a0bde: 9c2c         	ldr	r4, [sp, #0xb0]
700a0be0: 46ee         	mov	lr, sp
700a0be2: f8ce 400c    	str.w	r4, [lr, #0xc]
700a0be6: f8ce c008    	str.w	r12, [lr, #0x8]
700a0bea: f04f 0c03    	mov.w	r12, #0x3
700a0bee: f8ce c004    	str.w	r12, [lr, #0x4]
700a0bf2: f248 6cf8    	movw	r12, #0x86f8
700a0bf6: f2c7 0c0b    	movt	r12, #0x700b
700a0bfa: f8ce c000    	str.w	r12, [lr]
700a0bfe: f00d fc27    	bl	0x700ae450 <_out_rev>   @ imm = #0xd84e
700a0c02: 9025         	str	r0, [sp, #0x94]
700a0c04: e2b2         	b	0x700a116c <_ftoa+0x5dc> @ imm = #0x564
700a0c06: 9808         	ldr	r0, [sp, #0x20]
700a0c08: ed90 0b11    	vldr	d0, [r0, #68]
700a0c0c: ed9f 1bce    	vldr	d1, [pc, #824]          @ 0x700a0f48 <_ftoa+0x3b8>
700a0c10: eeb4 0b41    	vcmp.f64	d0, d1
700a0c14: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0c18: d51a         	bpl	0x700a0c50 <_ftoa+0xc0> @ imm = #0x34
700a0c1a: e7ff         	b	0x700a0c1c <_ftoa+0x8c> @ imm = #-0x2
700a0c1c: 9824         	ldr	r0, [sp, #0x90]
700a0c1e: 9923         	ldr	r1, [sp, #0x8c]
700a0c20: 9a22         	ldr	r2, [sp, #0x88]
700a0c22: 9b21         	ldr	r3, [sp, #0x84]
700a0c24: f8dd c0ac    	ldr.w	r12, [sp, #0xac]
700a0c28: 9c2c         	ldr	r4, [sp, #0xb0]
700a0c2a: 46ee         	mov	lr, sp
700a0c2c: f8ce 400c    	str.w	r4, [lr, #0xc]
700a0c30: f8ce c008    	str.w	r12, [lr, #0x8]
700a0c34: f04f 0c04    	mov.w	r12, #0x4
700a0c38: f8ce c004    	str.w	r12, [lr, #0x4]
700a0c3c: f248 6cdd    	movw	r12, #0x86dd
700a0c40: f2c7 0c0b    	movt	r12, #0x700b
700a0c44: f8ce c000    	str.w	r12, [lr]
700a0c48: f00d fc02    	bl	0x700ae450 <_out_rev>   @ imm = #0xd804
700a0c4c: 9025         	str	r0, [sp, #0x94]
700a0c4e: e28d         	b	0x700a116c <_ftoa+0x5dc> @ imm = #0x51a
700a0c50: 9808         	ldr	r0, [sp, #0x20]
700a0c52: ed90 0b11    	vldr	d0, [r0, #68]
700a0c56: ed9f 1bbe    	vldr	d1, [pc, #760]          @ 0x700a0f50 <_ftoa+0x3c0>
700a0c5a: eeb4 0b41    	vcmp.f64	d0, d1
700a0c5e: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0c62: dd26         	ble	0x700a0cb2 <_ftoa+0x122> @ imm = #0x4c
700a0c64: e7ff         	b	0x700a0c66 <_ftoa+0xd6> @ imm = #-0x2
700a0c66: 9824         	ldr	r0, [sp, #0x90]
700a0c68: 9923         	ldr	r1, [sp, #0x8c]
700a0c6a: 9a22         	ldr	r2, [sp, #0x88]
700a0c6c: 9b21         	ldr	r3, [sp, #0x84]
700a0c6e: 9e2c         	ldr	r6, [sp, #0xb0]
700a0c70: f006 0e04    	and	lr, r6, #0x4
700a0c74: f248 64e2    	movw	r4, #0x86e2
700a0c78: f2c7 040b    	movt	r4, #0x700b
700a0c7c: f248 6cf4    	movw	r12, #0x86f4
700a0c80: f2c7 0c0b    	movt	r12, #0x700b
700a0c84: f1be 0f00    	cmp.w	lr, #0x0
700a0c88: bf18         	it	ne
700a0c8a: 46a4         	movne	r12, r4
700a0c8c: 2403         	movs	r4, #0x3
700a0c8e: f1be 0f00    	cmp.w	lr, #0x0
700a0c92: bf18         	it	ne
700a0c94: 2404         	movne	r4, #0x4
700a0c96: 9d2b         	ldr	r5, [sp, #0xac]
700a0c98: 46ee         	mov	lr, sp
700a0c9a: f8ce 600c    	str.w	r6, [lr, #0xc]
700a0c9e: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0ca2: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0ca6: f8ce c000    	str.w	r12, [lr]
700a0caa: f00d fbd1    	bl	0x700ae450 <_out_rev>   @ imm = #0xd7a2
700a0cae: 9025         	str	r0, [sp, #0x94]
700a0cb0: e25c         	b	0x700a116c <_ftoa+0x5dc> @ imm = #0x4b8
700a0cb2: 9808         	ldr	r0, [sp, #0x20]
700a0cb4: ed90 0b11    	vldr	d0, [r0, #68]
700a0cb8: ed9f 1ba7    	vldr	d1, [pc, #668]          @ 0x700a0f58 <_ftoa+0x3c8>
700a0cbc: eeb4 0b41    	vcmp.f64	d0, d1
700a0cc0: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0cc4: dc0b         	bgt	0x700a0cde <_ftoa+0x14e> @ imm = #0x16
700a0cc6: e7ff         	b	0x700a0cc8 <_ftoa+0x138> @ imm = #-0x2
700a0cc8: 9808         	ldr	r0, [sp, #0x20]
700a0cca: ed90 0b11    	vldr	d0, [r0, #68]
700a0cce: ed9f 1ba4    	vldr	d1, [pc, #656]          @ 0x700a0f60 <_ftoa+0x3d0>
700a0cd2: eeb4 0b41    	vcmp.f64	d0, d1
700a0cd6: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0cda: d517         	bpl	0x700a0d0c <_ftoa+0x17c> @ imm = #0x2e
700a0cdc: e7ff         	b	0x700a0cde <_ftoa+0x14e> @ imm = #-0x2
700a0cde: f8dd c020    	ldr.w	r12, [sp, #0x20]
700a0ce2: 9824         	ldr	r0, [sp, #0x90]
700a0ce4: 9923         	ldr	r1, [sp, #0x8c]
700a0ce6: 9a22         	ldr	r2, [sp, #0x88]
700a0ce8: 9b21         	ldr	r3, [sp, #0x84]
700a0cea: ed9c 0b11    	vldr	d0, [r12, #68]
700a0cee: f8dd c0a8    	ldr.w	r12, [sp, #0xa8]
700a0cf2: 9c2b         	ldr	r4, [sp, #0xac]
700a0cf4: 9d2c         	ldr	r5, [sp, #0xb0]
700a0cf6: 46ee         	mov	lr, sp
700a0cf8: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0cfc: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0d00: f8ce c000    	str.w	r12, [lr]
700a0d04: f000 fa3c    	bl	0x700a1180 <_etoa>      @ imm = #0x478
700a0d08: 9025         	str	r0, [sp, #0x94]
700a0d0a: e22f         	b	0x700a116c <_ftoa+0x5dc> @ imm = #0x45e
700a0d0c: 9808         	ldr	r0, [sp, #0x20]
700a0d0e: f04f 0100    	mov.w	r1, #0x0
700a0d12: f88d 1047    	strb.w	r1, [sp, #0x47]
700a0d16: ed90 0b11    	vldr	d0, [r0, #68]
700a0d1a: eeb5 0b40    	vcmp.f64	d0, #0
700a0d1e: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0d22: d50e         	bpl	0x700a0d42 <_ftoa+0x1b2> @ imm = #0x1c
700a0d24: e7ff         	b	0x700a0d26 <_ftoa+0x196> @ imm = #-0x2
700a0d26: 9808         	ldr	r0, [sp, #0x20]
700a0d28: f04f 0101    	mov.w	r1, #0x1
700a0d2c: f88d 1047    	strb.w	r1, [sp, #0x47]
700a0d30: ed90 1b11    	vldr	d1, [r0, #68]
700a0d34: ed9f 0b8c    	vldr	d0, [pc, #560]          @ 0x700a0f68 <_ftoa+0x3d8>
700a0d38: ee30 0b41    	vsub.f64	d0, d0, d1
700a0d3c: ed80 0b11    	vstr	d0, [r0, #68]
700a0d40: e7ff         	b	0x700a0d42 <_ftoa+0x1b2> @ imm = #-0x2
700a0d42: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0d46: ea4f 7040    	lsl.w	r0, r0, #0x1d
700a0d4a: 2800         	cmp	r0, #0x0
700a0d4c: d403         	bmi	0x700a0d56 <_ftoa+0x1c6> @ imm = #0x6
700a0d4e: e7ff         	b	0x700a0d50 <_ftoa+0x1c0> @ imm = #-0x2
700a0d50: 2006         	movs	r0, #0x6
700a0d52: 902a         	str	r0, [sp, #0xa8]
700a0d54: e7ff         	b	0x700a0d56 <_ftoa+0x1c6> @ imm = #-0x2
700a0d56: e7ff         	b	0x700a0d58 <_ftoa+0x1c8> @ imm = #-0x2
700a0d58: 9915         	ldr	r1, [sp, #0x54]
700a0d5a: 2000         	movs	r0, #0x0
700a0d5c: 291f         	cmp	r1, #0x1f
700a0d5e: 9007         	str	r0, [sp, #0x1c]
700a0d60: d807         	bhi	0x700a0d72 <_ftoa+0x1e2> @ imm = #0xe
700a0d62: e7ff         	b	0x700a0d64 <_ftoa+0x1d4> @ imm = #-0x2
700a0d64: 992a         	ldr	r1, [sp, #0xa8]
700a0d66: 2000         	movs	r0, #0x0
700a0d68: 2909         	cmp	r1, #0x9
700a0d6a: bf88         	it	hi
700a0d6c: 2001         	movhi	r0, #0x1
700a0d6e: 9007         	str	r0, [sp, #0x1c]
700a0d70: e7ff         	b	0x700a0d72 <_ftoa+0x1e2> @ imm = #-0x2
700a0d72: 9807         	ldr	r0, [sp, #0x1c]
700a0d74: 07c0         	lsls	r0, r0, #0x1f
700a0d76: b150         	cbz	r0, 0x700a0d8e <_ftoa+0x1fe> @ imm = #0x14
700a0d78: e7ff         	b	0x700a0d7a <_ftoa+0x1ea> @ imm = #-0x2
700a0d7a: 9a15         	ldr	r2, [sp, #0x54]
700a0d7c: 1c50         	adds	r0, r2, #0x1
700a0d7e: 9015         	str	r0, [sp, #0x54]
700a0d80: a916         	add	r1, sp, #0x58
700a0d82: 2030         	movs	r0, #0x30
700a0d84: 5488         	strb	r0, [r1, r2]
700a0d86: 982a         	ldr	r0, [sp, #0xa8]
700a0d88: 3801         	subs	r0, #0x1
700a0d8a: 902a         	str	r0, [sp, #0xa8]
700a0d8c: e7e4         	b	0x700a0d58 <_ftoa+0x1c8> @ imm = #-0x38
700a0d8e: 9808         	ldr	r0, [sp, #0x20]
700a0d90: ed90 0b11    	vldr	d0, [r0, #68]
700a0d94: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a0d98: ed80 0a03    	vstr	s0, [r0, #12]
700a0d9c: ed90 0b11    	vldr	d0, [r0, #68]
700a0da0: ed90 1a03    	vldr	s2, [r0, #12]
700a0da4: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a0da8: ee30 0b41    	vsub.f64	d0, d0, d1
700a0dac: 9a2a         	ldr	r2, [sp, #0xa8]
700a0dae: f647 21b0    	movw	r1, #0x7ab0
700a0db2: f2c7 010b    	movt	r1, #0x700b
700a0db6: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700a0dba: ed91 1b00    	vldr	d1, [r1]
700a0dbe: ee20 0b01    	vmul.f64	d0, d0, d1
700a0dc2: ed80 0b01    	vstr	d0, [r0, #4]
700a0dc6: ed90 0b01    	vldr	d0, [r0, #4]
700a0dca: eebc 0bc0    	vcvt.u32.f64	s0, d0
700a0dce: ed80 0a00    	vstr	s0, [r0]
700a0dd2: ed90 0b01    	vldr	d0, [r0, #4]
700a0dd6: ed90 1a00    	vldr	s2, [r0]
700a0dda: eeb8 1b41    	vcvt.f64.u32	d1, s2
700a0dde: ee30 0b41    	vsub.f64	d0, d0, d1
700a0de2: ed80 0b05    	vstr	d0, [r0, #20]
700a0de6: ed90 0b05    	vldr	d0, [r0, #20]
700a0dea: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0dee: eeb4 0b41    	vcmp.f64	d0, d1
700a0df2: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0df6: dd1f         	ble	0x700a0e38 <_ftoa+0x2a8> @ imm = #0x3e
700a0df8: e7ff         	b	0x700a0dfa <_ftoa+0x26a> @ imm = #-0x2
700a0dfa: 9808         	ldr	r0, [sp, #0x20]
700a0dfc: 990d         	ldr	r1, [sp, #0x34]
700a0dfe: 3101         	adds	r1, #0x1
700a0e00: 910d         	str	r1, [sp, #0x34]
700a0e02: ed90 0a00    	vldr	s0, [r0]
700a0e06: eeb8 0b40    	vcvt.f64.u32	d0, s0
700a0e0a: 992a         	ldr	r1, [sp, #0xa8]
700a0e0c: f647 20b0    	movw	r0, #0x7ab0
700a0e10: f2c7 000b    	movt	r0, #0x700b
700a0e14: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a0e18: ed90 1b00    	vldr	d1, [r0]
700a0e1c: eeb4 0b41    	vcmp.f64	d0, d1
700a0e20: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0e24: db07         	blt	0x700a0e36 <_ftoa+0x2a6> @ imm = #0xe
700a0e26: e7ff         	b	0x700a0e28 <_ftoa+0x298> @ imm = #-0x2
700a0e28: f04f 0000    	mov.w	r0, #0x0
700a0e2c: 900d         	str	r0, [sp, #0x34]
700a0e2e: 9810         	ldr	r0, [sp, #0x40]
700a0e30: 3001         	adds	r0, #0x1
700a0e32: 9010         	str	r0, [sp, #0x40]
700a0e34: e7ff         	b	0x700a0e36 <_ftoa+0x2a6> @ imm = #-0x2
700a0e36: e019         	b	0x700a0e6c <_ftoa+0x2dc> @ imm = #0x32
700a0e38: 9808         	ldr	r0, [sp, #0x20]
700a0e3a: ed90 0b05    	vldr	d0, [r0, #20]
700a0e3e: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0e42: eeb4 0b41    	vcmp.f64	d0, d1
700a0e46: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0e4a: d501         	bpl	0x700a0e50 <_ftoa+0x2c0> @ imm = #0x2
700a0e4c: e7ff         	b	0x700a0e4e <_ftoa+0x2be> @ imm = #-0x2
700a0e4e: e00c         	b	0x700a0e6a <_ftoa+0x2da> @ imm = #0x18
700a0e50: 980d         	ldr	r0, [sp, #0x34]
700a0e52: b128         	cbz	r0, 0x700a0e60 <_ftoa+0x2d0> @ imm = #0xa
700a0e54: e7ff         	b	0x700a0e56 <_ftoa+0x2c6> @ imm = #-0x2
700a0e56: f89d 0034    	ldrb.w	r0, [sp, #0x34]
700a0e5a: 07c0         	lsls	r0, r0, #0x1f
700a0e5c: b120         	cbz	r0, 0x700a0e68 <_ftoa+0x2d8> @ imm = #0x8
700a0e5e: e7ff         	b	0x700a0e60 <_ftoa+0x2d0> @ imm = #-0x2
700a0e60: 980d         	ldr	r0, [sp, #0x34]
700a0e62: 3001         	adds	r0, #0x1
700a0e64: 900d         	str	r0, [sp, #0x34]
700a0e66: e7ff         	b	0x700a0e68 <_ftoa+0x2d8> @ imm = #-0x2
700a0e68: e7ff         	b	0x700a0e6a <_ftoa+0x2da> @ imm = #-0x2
700a0e6a: e7ff         	b	0x700a0e6c <_ftoa+0x2dc> @ imm = #-0x2
700a0e6c: 982a         	ldr	r0, [sp, #0xa8]
700a0e6e: bb58         	cbnz	r0, 0x700a0ec8 <_ftoa+0x338> @ imm = #0x56
700a0e70: e7ff         	b	0x700a0e72 <_ftoa+0x2e2> @ imm = #-0x2
700a0e72: 9808         	ldr	r0, [sp, #0x20]
700a0e74: ed90 0b11    	vldr	d0, [r0, #68]
700a0e78: ed90 1a03    	vldr	s2, [r0, #12]
700a0e7c: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a0e80: ee30 0b41    	vsub.f64	d0, d0, d1
700a0e84: ed80 0b05    	vstr	d0, [r0, #20]
700a0e88: ed90 0b05    	vldr	d0, [r0, #20]
700a0e8c: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0e90: eeb4 0b41    	vcmp.f64	d0, d1
700a0e94: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0e98: d50b         	bpl	0x700a0eb2 <_ftoa+0x322> @ imm = #0x16
700a0e9a: e7ff         	b	0x700a0e9c <_ftoa+0x30c> @ imm = #-0x2
700a0e9c: 9808         	ldr	r0, [sp, #0x20]
700a0e9e: ed90 0b05    	vldr	d0, [r0, #20]
700a0ea2: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0ea6: eeb4 0b41    	vcmp.f64	d0, d1
700a0eaa: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0eae: dd0a         	ble	0x700a0ec6 <_ftoa+0x336> @ imm = #0x14
700a0eb0: e7ff         	b	0x700a0eb2 <_ftoa+0x322> @ imm = #-0x2
700a0eb2: f89d 0040    	ldrb.w	r0, [sp, #0x40]
700a0eb6: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700a0eba: b120         	cbz	r0, 0x700a0ec6 <_ftoa+0x336> @ imm = #0x8
700a0ebc: e7ff         	b	0x700a0ebe <_ftoa+0x32e> @ imm = #-0x2
700a0ebe: 9810         	ldr	r0, [sp, #0x40]
700a0ec0: 3001         	adds	r0, #0x1
700a0ec2: 9010         	str	r0, [sp, #0x40]
700a0ec4: e7ff         	b	0x700a0ec6 <_ftoa+0x336> @ imm = #-0x2
700a0ec6: e0b0         	b	0x700a102a <_ftoa+0x49a> @ imm = #0x160
700a0ec8: 982a         	ldr	r0, [sp, #0xa8]
700a0eca: 900c         	str	r0, [sp, #0x30]
700a0ecc: 2001         	movs	r0, #0x1
700a0ece: 900b         	str	r0, [sp, #0x2c]
700a0ed0: 900a         	str	r0, [sp, #0x28]
700a0ed2: e7ff         	b	0x700a0ed4 <_ftoa+0x344> @ imm = #-0x2
700a0ed4: 9815         	ldr	r0, [sp, #0x54]
700a0ed6: 281f         	cmp	r0, #0x1f
700a0ed8: d85f         	bhi	0x700a0f9a <_ftoa+0x40a> @ imm = #0xbe
700a0eda: e7ff         	b	0x700a0edc <_ftoa+0x34c> @ imm = #-0x2
700a0edc: 980c         	ldr	r0, [sp, #0x30]
700a0ede: 3801         	subs	r0, #0x1
700a0ee0: 900c         	str	r0, [sp, #0x30]
700a0ee2: 980d         	ldr	r0, [sp, #0x34]
700a0ee4: f64c 41cd    	movw	r1, #0xcccd
700a0ee8: f6cc 41cc    	movt	r1, #0xcccc
700a0eec: fba0 2101    	umull	r2, r1, r0, r1
700a0ef0: ea4f 01d1    	lsr.w	r1, r1, #0x3
700a0ef4: eb01 0181    	add.w	r1, r1, r1, lsl #2
700a0ef8: eba0 0041    	sub.w	r0, r0, r1, lsl #1
700a0efc: f040 0030    	orr	r0, r0, #0x30
700a0f00: f88d 0027    	strb.w	r0, [sp, #0x27]
700a0f04: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0f08: 0700         	lsls	r0, r0, #0x1c
700a0f0a: 2800         	cmp	r0, #0x0
700a0f0c: d518         	bpl	0x700a0f40 <_ftoa+0x3b0> @ imm = #0x30
700a0f0e: e7ff         	b	0x700a0f10 <_ftoa+0x380> @ imm = #-0x2
700a0f10: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0f14: 06c0         	lsls	r0, r0, #0x1b
700a0f16: 2800         	cmp	r0, #0x0
700a0f18: d412         	bmi	0x700a0f40 <_ftoa+0x3b0> @ imm = #0x24
700a0f1a: e7ff         	b	0x700a0f1c <_ftoa+0x38c> @ imm = #-0x2
700a0f1c: 980b         	ldr	r0, [sp, #0x2c]
700a0f1e: b170         	cbz	r0, 0x700a0f3e <_ftoa+0x3ae> @ imm = #0x1c
700a0f20: e7ff         	b	0x700a0f22 <_ftoa+0x392> @ imm = #-0x2
700a0f22: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a0f26: 2830         	cmp	r0, #0x30
700a0f28: d103         	bne	0x700a0f32 <_ftoa+0x3a2> @ imm = #0x6
700a0f2a: e7ff         	b	0x700a0f2c <_ftoa+0x39c> @ imm = #-0x2
700a0f2c: 2000         	movs	r0, #0x0
700a0f2e: 900a         	str	r0, [sp, #0x28]
700a0f30: e004         	b	0x700a0f3c <_ftoa+0x3ac> @ imm = #0x8
700a0f32: 2000         	movs	r0, #0x0
700a0f34: 900b         	str	r0, [sp, #0x2c]
700a0f36: 2001         	movs	r0, #0x1
700a0f38: 900a         	str	r0, [sp, #0x28]
700a0f3a: e7ff         	b	0x700a0f3c <_ftoa+0x3ac> @ imm = #-0x2
700a0f3c: e7ff         	b	0x700a0f3e <_ftoa+0x3ae> @ imm = #-0x2
700a0f3e: e7ff         	b	0x700a0f40 <_ftoa+0x3b0> @ imm = #-0x2
700a0f40: 980a         	ldr	r0, [sp, #0x28]
700a0f42: b1e8         	cbz	r0, 0x700a0f80 <_ftoa+0x3f0> @ imm = #0x3a
700a0f44: e014         	b	0x700a0f70 <_ftoa+0x3e0> @ imm = #0x28
700a0f46: bf00         	nop
700a0f48: ff ff ff ff  	.word	0xffffffff
700a0f4c: ff ff ef ff  	.word	0xffefffff
700a0f50: ff ff ff ff  	.word	0xffffffff
700a0f54: ff ff ef 7f  	.word	0x7fefffff
700a0f58: 00 00 00 00  	.word	0x00000000
700a0f5c: 65 cd cd 41  	.word	0x41cdcd65
700a0f60: 00 00 00 00  	.word	0x00000000
700a0f64: 65 cd cd c1  	.word	0xc1cdcd65
700a0f68: 00 00 00 00  	.word	0x00000000
700a0f6c: 00 00 00 00  	.word	0x00000000
700a0f70: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a0f74: 9a15         	ldr	r2, [sp, #0x54]
700a0f76: 1c51         	adds	r1, r2, #0x1
700a0f78: 9115         	str	r1, [sp, #0x54]
700a0f7a: a916         	add	r1, sp, #0x58
700a0f7c: 5488         	strb	r0, [r1, r2]
700a0f7e: e7ff         	b	0x700a0f80 <_ftoa+0x3f0> @ imm = #-0x2
700a0f80: 980d         	ldr	r0, [sp, #0x34]
700a0f82: f64c 41cd    	movw	r1, #0xcccd
700a0f86: f6cc 41cc    	movt	r1, #0xcccc
700a0f8a: fba0 1001    	umull	r1, r0, r0, r1
700a0f8e: 08c0         	lsrs	r0, r0, #0x3
700a0f90: 900d         	str	r0, [sp, #0x34]
700a0f92: b908         	cbnz	r0, 0x700a0f98 <_ftoa+0x408> @ imm = #0x2
700a0f94: e7ff         	b	0x700a0f96 <_ftoa+0x406> @ imm = #-0x2
700a0f96: e000         	b	0x700a0f9a <_ftoa+0x40a> @ imm = #0x0
700a0f98: e79c         	b	0x700a0ed4 <_ftoa+0x344> @ imm = #-0xc8
700a0f9a: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0f9e: 0700         	lsls	r0, r0, #0x1c
700a0fa0: 2800         	cmp	r0, #0x0
700a0fa2: d50a         	bpl	0x700a0fba <_ftoa+0x42a> @ imm = #0x14
700a0fa4: e7ff         	b	0x700a0fa6 <_ftoa+0x416> @ imm = #-0x2
700a0fa6: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0faa: 06c0         	lsls	r0, r0, #0x1b
700a0fac: 2800         	cmp	r0, #0x0
700a0fae: d404         	bmi	0x700a0fba <_ftoa+0x42a> @ imm = #0x8
700a0fb0: e7ff         	b	0x700a0fb2 <_ftoa+0x422> @ imm = #-0x2
700a0fb2: 980b         	ldr	r0, [sp, #0x2c]
700a0fb4: b108         	cbz	r0, 0x700a0fba <_ftoa+0x42a> @ imm = #0x2
700a0fb6: e7ff         	b	0x700a0fb8 <_ftoa+0x428> @ imm = #-0x2
700a0fb8: e01a         	b	0x700a0ff0 <_ftoa+0x460> @ imm = #0x34
700a0fba: e7ff         	b	0x700a0fbc <_ftoa+0x42c> @ imm = #-0x2
700a0fbc: 9915         	ldr	r1, [sp, #0x54]
700a0fbe: 2000         	movs	r0, #0x0
700a0fc0: 291f         	cmp	r1, #0x1f
700a0fc2: 9006         	str	r0, [sp, #0x18]
700a0fc4: d808         	bhi	0x700a0fd8 <_ftoa+0x448> @ imm = #0x10
700a0fc6: e7ff         	b	0x700a0fc8 <_ftoa+0x438> @ imm = #-0x2
700a0fc8: 980c         	ldr	r0, [sp, #0x30]
700a0fca: 1e41         	subs	r1, r0, #0x1
700a0fcc: 910c         	str	r1, [sp, #0x30]
700a0fce: 2800         	cmp	r0, #0x0
700a0fd0: bf18         	it	ne
700a0fd2: 2001         	movne	r0, #0x1
700a0fd4: 9006         	str	r0, [sp, #0x18]
700a0fd6: e7ff         	b	0x700a0fd8 <_ftoa+0x448> @ imm = #-0x2
700a0fd8: 9806         	ldr	r0, [sp, #0x18]
700a0fda: 07c0         	lsls	r0, r0, #0x1f
700a0fdc: b138         	cbz	r0, 0x700a0fee <_ftoa+0x45e> @ imm = #0xe
700a0fde: e7ff         	b	0x700a0fe0 <_ftoa+0x450> @ imm = #-0x2
700a0fe0: 9a15         	ldr	r2, [sp, #0x54]
700a0fe2: 1c50         	adds	r0, r2, #0x1
700a0fe4: 9015         	str	r0, [sp, #0x54]
700a0fe6: a916         	add	r1, sp, #0x58
700a0fe8: 2030         	movs	r0, #0x30
700a0fea: 5488         	strb	r0, [r1, r2]
700a0fec: e7e6         	b	0x700a0fbc <_ftoa+0x42c> @ imm = #-0x34
700a0fee: e7ff         	b	0x700a0ff0 <_ftoa+0x460> @ imm = #-0x2
700a0ff0: 9815         	ldr	r0, [sp, #0x54]
700a0ff2: 281f         	cmp	r0, #0x1f
700a0ff4: d818         	bhi	0x700a1028 <_ftoa+0x498> @ imm = #0x30
700a0ff6: e7ff         	b	0x700a0ff8 <_ftoa+0x468> @ imm = #-0x2
700a0ff8: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0ffc: 0700         	lsls	r0, r0, #0x1c
700a0ffe: 2800         	cmp	r0, #0x0
700a1000: d50a         	bpl	0x700a1018 <_ftoa+0x488> @ imm = #0x14
700a1002: e7ff         	b	0x700a1004 <_ftoa+0x474> @ imm = #-0x2
700a1004: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a1008: 06c0         	lsls	r0, r0, #0x1b
700a100a: 2800         	cmp	r0, #0x0
700a100c: d404         	bmi	0x700a1018 <_ftoa+0x488> @ imm = #0x8
700a100e: e7ff         	b	0x700a1010 <_ftoa+0x480> @ imm = #-0x2
700a1010: 980b         	ldr	r0, [sp, #0x2c]
700a1012: b108         	cbz	r0, 0x700a1018 <_ftoa+0x488> @ imm = #0x2
700a1014: e7ff         	b	0x700a1016 <_ftoa+0x486> @ imm = #-0x2
700a1016: e006         	b	0x700a1026 <_ftoa+0x496> @ imm = #0xc
700a1018: 9a15         	ldr	r2, [sp, #0x54]
700a101a: 1c50         	adds	r0, r2, #0x1
700a101c: 9015         	str	r0, [sp, #0x54]
700a101e: a916         	add	r1, sp, #0x58
700a1020: 202e         	movs	r0, #0x2e
700a1022: 5488         	strb	r0, [r1, r2]
700a1024: e7ff         	b	0x700a1026 <_ftoa+0x496> @ imm = #-0x2
700a1026: e7ff         	b	0x700a1028 <_ftoa+0x498> @ imm = #-0x2
700a1028: e7ff         	b	0x700a102a <_ftoa+0x49a> @ imm = #-0x2
700a102a: e7ff         	b	0x700a102c <_ftoa+0x49c> @ imm = #-0x2
700a102c: 9815         	ldr	r0, [sp, #0x54]
700a102e: 281f         	cmp	r0, #0x1f
700a1030: d820         	bhi	0x700a1074 <_ftoa+0x4e4> @ imm = #0x40
700a1032: e7ff         	b	0x700a1034 <_ftoa+0x4a4> @ imm = #-0x2
700a1034: 9810         	ldr	r0, [sp, #0x40]
700a1036: f246 6167    	movw	r1, #0x6667
700a103a: f2c6 6166    	movt	r1, #0x6666
700a103e: fb50 f301    	smmul	r3, r0, r1
700a1042: 089a         	lsrs	r2, r3, #0x2
700a1044: eb02 72d3    	add.w	r2, r2, r3, lsr #31
700a1048: eb02 0282    	add.w	r2, r2, r2, lsl #2
700a104c: eba0 0042    	sub.w	r0, r0, r2, lsl #1
700a1050: 3030         	adds	r0, #0x30
700a1052: 9b15         	ldr	r3, [sp, #0x54]
700a1054: 1c5a         	adds	r2, r3, #0x1
700a1056: 9215         	str	r2, [sp, #0x54]
700a1058: aa16         	add	r2, sp, #0x58
700a105a: 54d0         	strb	r0, [r2, r3]
700a105c: 9810         	ldr	r0, [sp, #0x40]
700a105e: fb50 f101    	smmul	r1, r0, r1
700a1062: ea4f 00a1    	asr.w	r0, r1, #0x2
700a1066: eb00 70d1    	add.w	r0, r0, r1, lsr #31
700a106a: 9010         	str	r0, [sp, #0x40]
700a106c: b908         	cbnz	r0, 0x700a1072 <_ftoa+0x4e2> @ imm = #0x2
700a106e: e7ff         	b	0x700a1070 <_ftoa+0x4e0> @ imm = #-0x2
700a1070: e000         	b	0x700a1074 <_ftoa+0x4e4> @ imm = #0x0
700a1072: e7db         	b	0x700a102c <_ftoa+0x49c> @ imm = #-0x4a
700a1074: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a1078: 0780         	lsls	r0, r0, #0x1e
700a107a: 2800         	cmp	r0, #0x0
700a107c: d432         	bmi	0x700a10e4 <_ftoa+0x554> @ imm = #0x64
700a107e: e7ff         	b	0x700a1080 <_ftoa+0x4f0> @ imm = #-0x2
700a1080: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a1084: 07c0         	lsls	r0, r0, #0x1f
700a1086: b368         	cbz	r0, 0x700a10e4 <_ftoa+0x554> @ imm = #0x5a
700a1088: e7ff         	b	0x700a108a <_ftoa+0x4fa> @ imm = #-0x2
700a108a: 982b         	ldr	r0, [sp, #0xac]
700a108c: b178         	cbz	r0, 0x700a10ae <_ftoa+0x51e> @ imm = #0x1e
700a108e: e7ff         	b	0x700a1090 <_ftoa+0x500> @ imm = #-0x2
700a1090: f89d 0047    	ldrb.w	r0, [sp, #0x47]
700a1094: 07c0         	lsls	r0, r0, #0x1f
700a1096: b930         	cbnz	r0, 0x700a10a6 <_ftoa+0x516> @ imm = #0xc
700a1098: e7ff         	b	0x700a109a <_ftoa+0x50a> @ imm = #-0x2
700a109a: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a109e: f010 0f0c    	tst.w	r0, #0xc
700a10a2: d004         	beq	0x700a10ae <_ftoa+0x51e> @ imm = #0x8
700a10a4: e7ff         	b	0x700a10a6 <_ftoa+0x516> @ imm = #-0x2
700a10a6: 982b         	ldr	r0, [sp, #0xac]
700a10a8: 3801         	subs	r0, #0x1
700a10aa: 902b         	str	r0, [sp, #0xac]
700a10ac: e7ff         	b	0x700a10ae <_ftoa+0x51e> @ imm = #-0x2
700a10ae: e7ff         	b	0x700a10b0 <_ftoa+0x520> @ imm = #-0x2
700a10b0: 9915         	ldr	r1, [sp, #0x54]
700a10b2: 9a2b         	ldr	r2, [sp, #0xac]
700a10b4: 2000         	movs	r0, #0x0
700a10b6: 4291         	cmp	r1, r2
700a10b8: 9005         	str	r0, [sp, #0x14]
700a10ba: d207         	bhs	0x700a10cc <_ftoa+0x53c> @ imm = #0xe
700a10bc: e7ff         	b	0x700a10be <_ftoa+0x52e> @ imm = #-0x2
700a10be: 9915         	ldr	r1, [sp, #0x54]
700a10c0: 2000         	movs	r0, #0x0
700a10c2: 2920         	cmp	r1, #0x20
700a10c4: bf38         	it	lo
700a10c6: 2001         	movlo	r0, #0x1
700a10c8: 9005         	str	r0, [sp, #0x14]
700a10ca: e7ff         	b	0x700a10cc <_ftoa+0x53c> @ imm = #-0x2
700a10cc: 9805         	ldr	r0, [sp, #0x14]
700a10ce: 07c0         	lsls	r0, r0, #0x1f
700a10d0: b138         	cbz	r0, 0x700a10e2 <_ftoa+0x552> @ imm = #0xe
700a10d2: e7ff         	b	0x700a10d4 <_ftoa+0x544> @ imm = #-0x2
700a10d4: 9a15         	ldr	r2, [sp, #0x54]
700a10d6: 1c50         	adds	r0, r2, #0x1
700a10d8: 9015         	str	r0, [sp, #0x54]
700a10da: a916         	add	r1, sp, #0x58
700a10dc: 2030         	movs	r0, #0x30
700a10de: 5488         	strb	r0, [r1, r2]
700a10e0: e7e6         	b	0x700a10b0 <_ftoa+0x520> @ imm = #-0x34
700a10e2: e7ff         	b	0x700a10e4 <_ftoa+0x554> @ imm = #-0x2
700a10e4: 9815         	ldr	r0, [sp, #0x54]
700a10e6: 281f         	cmp	r0, #0x1f
700a10e8: d829         	bhi	0x700a113e <_ftoa+0x5ae> @ imm = #0x52
700a10ea: e7ff         	b	0x700a10ec <_ftoa+0x55c> @ imm = #-0x2
700a10ec: f89d 0047    	ldrb.w	r0, [sp, #0x47]
700a10f0: 07c0         	lsls	r0, r0, #0x1f
700a10f2: b138         	cbz	r0, 0x700a1104 <_ftoa+0x574> @ imm = #0xe
700a10f4: e7ff         	b	0x700a10f6 <_ftoa+0x566> @ imm = #-0x2
700a10f6: 9a15         	ldr	r2, [sp, #0x54]
700a10f8: 1c50         	adds	r0, r2, #0x1
700a10fa: 9015         	str	r0, [sp, #0x54]
700a10fc: a916         	add	r1, sp, #0x58
700a10fe: 202d         	movs	r0, #0x2d
700a1100: 5488         	strb	r0, [r1, r2]
700a1102: e01b         	b	0x700a113c <_ftoa+0x5ac> @ imm = #0x36
700a1104: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a1108: 0740         	lsls	r0, r0, #0x1d
700a110a: 2800         	cmp	r0, #0x0
700a110c: d507         	bpl	0x700a111e <_ftoa+0x58e> @ imm = #0xe
700a110e: e7ff         	b	0x700a1110 <_ftoa+0x580> @ imm = #-0x2
700a1110: 9a15         	ldr	r2, [sp, #0x54]
700a1112: 1c50         	adds	r0, r2, #0x1
700a1114: 9015         	str	r0, [sp, #0x54]
700a1116: a916         	add	r1, sp, #0x58
700a1118: 202b         	movs	r0, #0x2b
700a111a: 5488         	strb	r0, [r1, r2]
700a111c: e00d         	b	0x700a113a <_ftoa+0x5aa> @ imm = #0x1a
700a111e: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a1122: 0700         	lsls	r0, r0, #0x1c
700a1124: 2800         	cmp	r0, #0x0
700a1126: d507         	bpl	0x700a1138 <_ftoa+0x5a8> @ imm = #0xe
700a1128: e7ff         	b	0x700a112a <_ftoa+0x59a> @ imm = #-0x2
700a112a: 9a15         	ldr	r2, [sp, #0x54]
700a112c: 1c50         	adds	r0, r2, #0x1
700a112e: 9015         	str	r0, [sp, #0x54]
700a1130: a916         	add	r1, sp, #0x58
700a1132: 2020         	movs	r0, #0x20
700a1134: 5488         	strb	r0, [r1, r2]
700a1136: e7ff         	b	0x700a1138 <_ftoa+0x5a8> @ imm = #-0x2
700a1138: e7ff         	b	0x700a113a <_ftoa+0x5aa> @ imm = #-0x2
700a113a: e7ff         	b	0x700a113c <_ftoa+0x5ac> @ imm = #-0x2
700a113c: e7ff         	b	0x700a113e <_ftoa+0x5ae> @ imm = #-0x2
700a113e: 9824         	ldr	r0, [sp, #0x90]
700a1140: 9923         	ldr	r1, [sp, #0x8c]
700a1142: 9a22         	ldr	r2, [sp, #0x88]
700a1144: 9b21         	ldr	r3, [sp, #0x84]
700a1146: f8dd c054    	ldr.w	r12, [sp, #0x54]
700a114a: 9c2b         	ldr	r4, [sp, #0xac]
700a114c: 9d2c         	ldr	r5, [sp, #0xb0]
700a114e: 46ee         	mov	lr, sp
700a1150: f8ce 500c    	str.w	r5, [lr, #0xc]
700a1154: f8ce 4008    	str.w	r4, [lr, #0x8]
700a1158: f8ce c004    	str.w	r12, [lr, #0x4]
700a115c: f10d 0c58    	add.w	r12, sp, #0x58
700a1160: f8ce c000    	str.w	r12, [lr]
700a1164: f00d f974    	bl	0x700ae450 <_out_rev>   @ imm = #0xd2e8
700a1168: 9025         	str	r0, [sp, #0x94]
700a116a: e7ff         	b	0x700a116c <_ftoa+0x5dc> @ imm = #-0x2
700a116c: 9825         	ldr	r0, [sp, #0x94]
700a116e: b026         	add	sp, #0x98
700a1170: bd70         	pop	{r4, r5, r6, pc}
700a1172: 0000         	movs	r0, r0

700a1174 <__aeabi_memclr8>:
700a1174: e1a02001     	mov	r2, r1
700a1178: e3b01000     	movs	r1, #0
700a117c: ea005171     	b	0x700b5748 <TI_memset_small> @ imm = #0x145c4

700a1180 <_etoa>:
700a1180: b570         	push	{r4, r5, r6, lr}
700a1182: b0a8         	sub	sp, #0xa0
700a1184: f8dd c0b8    	ldr.w	r12, [sp, #0xb8]
700a1188: f8dd c0b4    	ldr.w	r12, [sp, #0xb4]
700a118c: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a1190: 9026         	str	r0, [sp, #0x98]
700a1192: 9125         	str	r1, [sp, #0x94]
700a1194: 9224         	str	r2, [sp, #0x90]
700a1196: 9323         	str	r3, [sp, #0x8c]
700a1198: ed8d 0b20    	vstr	d0, [sp, #128]
700a119c: ed9d 0b20    	vldr	d0, [sp, #128]
700a11a0: eeb4 0b40    	vcmp.f64	d0, d0
700a11a4: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a11a8: d623         	bvs	0x700a11f2 <_etoa+0x72> @ imm = #0x46
700a11aa: e7ff         	b	0x700a11ac <_etoa+0x2c> @ imm = #-0x2
700a11ac: ed9d 0b20    	vldr	d0, [sp, #128]
700a11b0: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a1518 <_etoa+0x398>
700a11b4: eeb4 0b41    	vcmp.f64	d0, d1
700a11b8: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a11bc: dc19         	bgt	0x700a11f2 <_etoa+0x72> @ imm = #0x32
700a11be: e7ff         	b	0x700a11c0 <_etoa+0x40> @ imm = #-0x2
700a11c0: ed9d 0b20    	vldr	d0, [sp, #128]
700a11c4: ed9f 1bd6    	vldr	d1, [pc, #856]          @ 0x700a1520 <_etoa+0x3a0>
700a11c8: eeb4 0b41    	vcmp.f64	d0, d1
700a11cc: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a11d0: d40f         	bmi	0x700a11f2 <_etoa+0x72> @ imm = #0x1e
700a11d2: e7ff         	b	0x700a11d4 <_etoa+0x54> @ imm = #-0x2
700a11d4: ed9d 0b20    	vldr	d0, [sp, #128]
700a11d8: eeb5 0b40    	vcmp.f64	d0, #0
700a11dc: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a11e0: d11c         	bne	0x700a121c <_etoa+0x9c> @ imm = #0x38
700a11e2: e7ff         	b	0x700a11e4 <_etoa+0x64> @ imm = #-0x2
700a11e4: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a11e8: ea4f 7000    	lsl.w	r0, r0, #0x1c
700a11ec: 2800         	cmp	r0, #0x0
700a11ee: d515         	bpl	0x700a121c <_etoa+0x9c> @ imm = #0x2a
700a11f0: e7ff         	b	0x700a11f2 <_etoa+0x72> @ imm = #-0x2
700a11f2: 9826         	ldr	r0, [sp, #0x98]
700a11f4: 9925         	ldr	r1, [sp, #0x94]
700a11f6: 9a24         	ldr	r2, [sp, #0x90]
700a11f8: 9b23         	ldr	r3, [sp, #0x8c]
700a11fa: ed9d 0b20    	vldr	d0, [sp, #128]
700a11fe: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a1202: 9c2d         	ldr	r4, [sp, #0xb4]
700a1204: 9d2e         	ldr	r5, [sp, #0xb8]
700a1206: 46ee         	mov	lr, sp
700a1208: f8ce 5008    	str.w	r5, [lr, #0x8]
700a120c: f8ce 4004    	str.w	r4, [lr, #0x4]
700a1210: f8ce c000    	str.w	r12, [lr]
700a1214: f7ff fcbc    	bl	0x700a0b90 <_ftoa>      @ imm = #-0x688
700a1218: 9027         	str	r0, [sp, #0x9c]
700a121a: e1e4         	b	0x700a15e6 <_etoa+0x466> @ imm = #0x3c8
700a121c: ed9d 0b20    	vldr	d0, [sp, #128]
700a1220: f04f 0000    	mov.w	r0, #0x0
700a1224: eeb5 0b40    	vcmp.f64	d0, #0
700a1228: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a122c: bf48         	it	mi
700a122e: 2001         	movmi	r0, #0x1
700a1230: f88d 007f    	strb.w	r0, [sp, #0x7f]
700a1234: f89d 007f    	ldrb.w	r0, [sp, #0x7f]
700a1238: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700a123c: b138         	cbz	r0, 0x700a124e <_etoa+0xce> @ imm = #0xe
700a123e: e7ff         	b	0x700a1240 <_etoa+0xc0> @ imm = #-0x2
700a1240: ed9d 0b20    	vldr	d0, [sp, #128]
700a1244: eeb1 0b40    	vneg.f64	d0, d0
700a1248: ed8d 0b20    	vstr	d0, [sp, #128]
700a124c: e7ff         	b	0x700a124e <_etoa+0xce> @ imm = #-0x2
700a124e: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a1252: 0740         	lsls	r0, r0, #0x1d
700a1254: 2800         	cmp	r0, #0x0
700a1256: d403         	bmi	0x700a1260 <_etoa+0xe0> @ imm = #0x6
700a1258: e7ff         	b	0x700a125a <_etoa+0xda> @ imm = #-0x2
700a125a: 2006         	movs	r0, #0x6
700a125c: 902c         	str	r0, [sp, #0xb0]
700a125e: e7ff         	b	0x700a1260 <_etoa+0xe0> @ imm = #-0x2
700a1260: ed9d 0b20    	vldr	d0, [sp, #128]
700a1264: ed8d 0b1c    	vstr	d0, [sp, #112]
700a1268: 981d         	ldr	r0, [sp, #0x74]
700a126a: f3c0 500a    	ubfx	r0, r0, #0x14, #0xb
700a126e: f2a0 30ff    	subw	r0, r0, #0x3ff
700a1272: 901b         	str	r0, [sp, #0x6c]
700a1274: 981d         	ldr	r0, [sp, #0x74]
700a1276: f240 31ff    	movw	r1, #0x3ff
700a127a: f361 501f    	bfi	r0, r1, #20, #12
700a127e: 901d         	str	r0, [sp, #0x74]
700a1280: ed9d 0a1b    	vldr	s0, [sp, #108]
700a1284: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a1288: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a15f0 <_etoa+0x470>
700a128c: ee20 0b01    	vmul.f64	d0, d0, d1
700a1290: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a15f8 <_etoa+0x478>
700a1294: ee30 1b01    	vadd.f64	d1, d0, d1
700a1298: ed9d 0b1c    	vldr	d0, [sp, #112]
700a129c: eebf 2b08    	vmov.f64	d2, #-1.500000e+00
700a12a0: ee30 0b02    	vadd.f64	d0, d0, d2
700a12a4: ed9f 2bd6    	vldr	d2, [pc, #856]          @ 0x700a1600 <_etoa+0x480>
700a12a8: ee20 0b02    	vmul.f64	d0, d0, d2
700a12ac: ee30 0b01    	vadd.f64	d0, d0, d1
700a12b0: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a12b4: ed8d 0a1a    	vstr	s0, [sp, #104]
700a12b8: ed9d 0a1a    	vldr	s0, [sp, #104]
700a12bc: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a12c0: ed9f 1bd1    	vldr	d1, [pc, #836]          @ 0x700a1608 <_etoa+0x488>
700a12c4: ee20 0b01    	vmul.f64	d0, d0, d1
700a12c8: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a12cc: ee30 0b01    	vadd.f64	d0, d0, d1
700a12d0: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a12d4: ed8d 0a1b    	vstr	s0, [sp, #108]
700a12d8: ed9d 0a1a    	vldr	s0, [sp, #104]
700a12dc: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a12e0: ed9d 1a1b    	vldr	s2, [sp, #108]
700a12e4: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a12e8: ed9f 2bc9    	vldr	d2, [pc, #804]          @ 0x700a1610 <_etoa+0x490>
700a12ec: ee21 1b02    	vmul.f64	d1, d1, d2
700a12f0: ed9f 2bc9    	vldr	d2, [pc, #804]          @ 0x700a1618 <_etoa+0x498>
700a12f4: ee20 0b02    	vmul.f64	d0, d0, d2
700a12f8: ee30 0b01    	vadd.f64	d0, d0, d1
700a12fc: ed8d 0b18    	vstr	d0, [sp, #96]
700a1300: ed9d 0b18    	vldr	d0, [sp, #96]
700a1304: ee20 0b00    	vmul.f64	d0, d0, d0
700a1308: ed8d 0b16    	vstr	d0, [sp, #88]
700a130c: 991b         	ldr	r1, [sp, #0x6c]
700a130e: 2000         	movs	r0, #0x0
700a1310: f6c3 70f0    	movt	r0, #0x3ff0
700a1314: eb00 5001    	add.w	r0, r0, r1, lsl #20
700a1318: 2100         	movs	r1, #0x0
700a131a: 911c         	str	r1, [sp, #0x70]
700a131c: 901d         	str	r0, [sp, #0x74]
700a131e: ed9d 2b18    	vldr	d2, [sp, #96]
700a1322: ee32 0b02    	vadd.f64	d0, d2, d2
700a1326: eeb0 1b00    	vmov.f64	d1, #2.000000e+00
700a132a: ee31 1b42    	vsub.f64	d1, d1, d2
700a132e: ed9d 2b16    	vldr	d2, [sp, #88]
700a1332: eeb2 3b0c    	vmov.f64	d3, #1.400000e+01
700a1336: ee82 3b03    	vdiv.f64	d3, d2, d3
700a133a: eeb2 4b04    	vmov.f64	d4, #1.000000e+01
700a133e: ee33 3b04    	vadd.f64	d3, d3, d4
700a1342: ee82 3b03    	vdiv.f64	d3, d2, d3
700a1346: eeb1 4b08    	vmov.f64	d4, #6.000000e+00
700a134a: ee33 3b04    	vadd.f64	d3, d3, d4
700a134e: ee82 2b03    	vdiv.f64	d2, d2, d3
700a1352: ee31 1b02    	vadd.f64	d1, d1, d2
700a1356: ee80 0b01    	vdiv.f64	d0, d0, d1
700a135a: eeb7 1b00    	vmov.f64	d1, #1.000000e+00
700a135e: ee30 1b01    	vadd.f64	d1, d0, d1
700a1362: ed9d 0b1c    	vldr	d0, [sp, #112]
700a1366: ee20 0b01    	vmul.f64	d0, d0, d1
700a136a: ed8d 0b1c    	vstr	d0, [sp, #112]
700a136e: ed9d 0b20    	vldr	d0, [sp, #128]
700a1372: ed9d 1b1c    	vldr	d1, [sp, #112]
700a1376: eeb4 0b41    	vcmp.f64	d0, d1
700a137a: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a137e: d50c         	bpl	0x700a139a <_etoa+0x21a> @ imm = #0x18
700a1380: e7ff         	b	0x700a1382 <_etoa+0x202> @ imm = #-0x2
700a1382: 981a         	ldr	r0, [sp, #0x68]
700a1384: 3801         	subs	r0, #0x1
700a1386: 901a         	str	r0, [sp, #0x68]
700a1388: ed9d 0b1c    	vldr	d0, [sp, #112]
700a138c: eeb2 1b04    	vmov.f64	d1, #1.000000e+01
700a1390: ee80 0b01    	vdiv.f64	d0, d0, d1
700a1394: ed8d 0b1c    	vstr	d0, [sp, #112]
700a1398: e7ff         	b	0x700a139a <_etoa+0x21a> @ imm = #-0x2
700a139a: ed9d 0b20    	vldr	d0, [sp, #128]
700a139e: eeb5 0b40    	vcmp.f64	d0, #0
700a13a2: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a13a6: d104         	bne	0x700a13b2 <_etoa+0x232> @ imm = #0x8
700a13a8: e7ff         	b	0x700a13aa <_etoa+0x22a> @ imm = #-0x2
700a13aa: f04f 0000    	mov.w	r0, #0x0
700a13ae: 901a         	str	r0, [sp, #0x68]
700a13b0: e7ff         	b	0x700a13b2 <_etoa+0x232> @ imm = #-0x2
700a13b2: 991a         	ldr	r1, [sp, #0x68]
700a13b4: f04f 0000    	mov.w	r0, #0x0
700a13b8: 2963         	cmp	r1, #0x63
700a13ba: 9012         	str	r0, [sp, #0x48]
700a13bc: dc08         	bgt	0x700a13d0 <_etoa+0x250> @ imm = #0x10
700a13be: e7ff         	b	0x700a13c0 <_etoa+0x240> @ imm = #-0x2
700a13c0: 991a         	ldr	r1, [sp, #0x68]
700a13c2: 2000         	movs	r0, #0x0
700a13c4: f111 0f64    	cmn.w	r1, #0x64
700a13c8: bfc8         	it	gt
700a13ca: 2001         	movgt	r0, #0x1
700a13cc: 9012         	str	r0, [sp, #0x48]
700a13ce: e7ff         	b	0x700a13d0 <_etoa+0x250> @ imm = #-0x2
700a13d0: 9812         	ldr	r0, [sp, #0x48]
700a13d2: 07c1         	lsls	r1, r0, #0x1f
700a13d4: 2005         	movs	r0, #0x5
700a13d6: 2900         	cmp	r1, #0x0
700a13d8: bf18         	it	ne
700a13da: 2004         	movne	r0, #0x4
700a13dc: 9015         	str	r0, [sp, #0x54]
700a13de: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a13e2: ea4f 7000    	lsl.w	r0, r0, #0x1c
700a13e6: 2800         	cmp	r0, #0x0
700a13e8: d539         	bpl	0x700a145e <_etoa+0x2de> @ imm = #0x72
700a13ea: e7ff         	b	0x700a13ec <_etoa+0x26c> @ imm = #-0x2
700a13ec: ed9d 0b20    	vldr	d0, [sp, #128]
700a13f0: ed9f 1b8b    	vldr	d1, [pc, #556]          @ 0x700a1620 <_etoa+0x4a0>
700a13f4: eeb4 0b41    	vcmp.f64	d0, d1
700a13f8: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a13fc: db20         	blt	0x700a1440 <_etoa+0x2c0> @ imm = #0x40
700a13fe: e7ff         	b	0x700a1400 <_etoa+0x280> @ imm = #-0x2
700a1400: ed9d 0b20    	vldr	d0, [sp, #128]
700a1404: ed9f 1b88    	vldr	d1, [pc, #544]          @ 0x700a1628 <_etoa+0x4a8>
700a1408: eeb4 0b41    	vcmp.f64	d0, d1
700a140c: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a1410: d516         	bpl	0x700a1440 <_etoa+0x2c0> @ imm = #0x2c
700a1412: e7ff         	b	0x700a1414 <_etoa+0x294> @ imm = #-0x2
700a1414: 982c         	ldr	r0, [sp, #0xb0]
700a1416: 991a         	ldr	r1, [sp, #0x68]
700a1418: 4288         	cmp	r0, r1
700a141a: dd06         	ble	0x700a142a <_etoa+0x2aa> @ imm = #0xc
700a141c: e7ff         	b	0x700a141e <_etoa+0x29e> @ imm = #-0x2
700a141e: 992c         	ldr	r1, [sp, #0xb0]
700a1420: 981a         	ldr	r0, [sp, #0x68]
700a1422: 43c0         	mvns	r0, r0
700a1424: 4408         	add	r0, r1
700a1426: 902c         	str	r0, [sp, #0xb0]
700a1428: e002         	b	0x700a1430 <_etoa+0x2b0> @ imm = #0x4
700a142a: 2000         	movs	r0, #0x0
700a142c: 902c         	str	r0, [sp, #0xb0]
700a142e: e7ff         	b	0x700a1430 <_etoa+0x2b0> @ imm = #-0x2
700a1430: 982e         	ldr	r0, [sp, #0xb8]
700a1432: f440 6080    	orr	r0, r0, #0x400
700a1436: 902e         	str	r0, [sp, #0xb8]
700a1438: 2000         	movs	r0, #0x0
700a143a: 9015         	str	r0, [sp, #0x54]
700a143c: 901a         	str	r0, [sp, #0x68]
700a143e: e00d         	b	0x700a145c <_etoa+0x2dc> @ imm = #0x1a
700a1440: 982c         	ldr	r0, [sp, #0xb0]
700a1442: b150         	cbz	r0, 0x700a145a <_etoa+0x2da> @ imm = #0x14
700a1444: e7ff         	b	0x700a1446 <_etoa+0x2c6> @ imm = #-0x2
700a1446: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a144a: 0740         	lsls	r0, r0, #0x1d
700a144c: 2800         	cmp	r0, #0x0
700a144e: d504         	bpl	0x700a145a <_etoa+0x2da> @ imm = #0x8
700a1450: e7ff         	b	0x700a1452 <_etoa+0x2d2> @ imm = #-0x2
700a1452: 982c         	ldr	r0, [sp, #0xb0]
700a1454: 3801         	subs	r0, #0x1
700a1456: 902c         	str	r0, [sp, #0xb0]
700a1458: e7ff         	b	0x700a145a <_etoa+0x2da> @ imm = #-0x2
700a145a: e7ff         	b	0x700a145c <_etoa+0x2dc> @ imm = #-0x2
700a145c: e7ff         	b	0x700a145e <_etoa+0x2de> @ imm = #-0x2
700a145e: 982d         	ldr	r0, [sp, #0xb4]
700a1460: 9014         	str	r0, [sp, #0x50]
700a1462: 982d         	ldr	r0, [sp, #0xb4]
700a1464: 9915         	ldr	r1, [sp, #0x54]
700a1466: 4288         	cmp	r0, r1
700a1468: d905         	bls	0x700a1476 <_etoa+0x2f6> @ imm = #0xa
700a146a: e7ff         	b	0x700a146c <_etoa+0x2ec> @ imm = #-0x2
700a146c: 9915         	ldr	r1, [sp, #0x54]
700a146e: 9814         	ldr	r0, [sp, #0x50]
700a1470: 1a40         	subs	r0, r0, r1
700a1472: 9014         	str	r0, [sp, #0x50]
700a1474: e002         	b	0x700a147c <_etoa+0x2fc> @ imm = #0x4
700a1476: 2000         	movs	r0, #0x0
700a1478: 9014         	str	r0, [sp, #0x50]
700a147a: e7ff         	b	0x700a147c <_etoa+0x2fc> @ imm = #-0x2
700a147c: f89d 00b8    	ldrb.w	r0, [sp, #0xb8]
700a1480: 0780         	lsls	r0, r0, #0x1e
700a1482: 2800         	cmp	r0, #0x0
700a1484: d506         	bpl	0x700a1494 <_etoa+0x314> @ imm = #0xc
700a1486: e7ff         	b	0x700a1488 <_etoa+0x308> @ imm = #-0x2
700a1488: 9815         	ldr	r0, [sp, #0x54]
700a148a: b118         	cbz	r0, 0x700a1494 <_etoa+0x314> @ imm = #0x6
700a148c: e7ff         	b	0x700a148e <_etoa+0x30e> @ imm = #-0x2
700a148e: 2000         	movs	r0, #0x0
700a1490: 9014         	str	r0, [sp, #0x50]
700a1492: e7ff         	b	0x700a1494 <_etoa+0x314> @ imm = #-0x2
700a1494: 981a         	ldr	r0, [sp, #0x68]
700a1496: b148         	cbz	r0, 0x700a14ac <_etoa+0x32c> @ imm = #0x12
700a1498: e7ff         	b	0x700a149a <_etoa+0x31a> @ imm = #-0x2
700a149a: ed9d 1b1c    	vldr	d1, [sp, #112]
700a149e: ed9d 0b20    	vldr	d0, [sp, #128]
700a14a2: ee80 0b01    	vdiv.f64	d0, d0, d1
700a14a6: ed8d 0b20    	vstr	d0, [sp, #128]
700a14aa: e7ff         	b	0x700a14ac <_etoa+0x32c> @ imm = #-0x2
700a14ac: 9824         	ldr	r0, [sp, #0x90]
700a14ae: 9013         	str	r0, [sp, #0x4c]
700a14b0: 9826         	ldr	r0, [sp, #0x98]
700a14b2: 900e         	str	r0, [sp, #0x38]
700a14b4: 9825         	ldr	r0, [sp, #0x94]
700a14b6: 900f         	str	r0, [sp, #0x3c]
700a14b8: 9824         	ldr	r0, [sp, #0x90]
700a14ba: 9010         	str	r0, [sp, #0x40]
700a14bc: 9823         	ldr	r0, [sp, #0x8c]
700a14be: 9011         	str	r0, [sp, #0x44]
700a14c0: f89d 007f    	ldrb.w	r0, [sp, #0x7f]
700a14c4: 07c0         	lsls	r0, r0, #0x1f
700a14c6: b138         	cbz	r0, 0x700a14d8 <_etoa+0x358> @ imm = #0xe
700a14c8: e7ff         	b	0x700a14ca <_etoa+0x34a> @ imm = #-0x2
700a14ca: ed9d 0b20    	vldr	d0, [sp, #128]
700a14ce: eeb1 0b40    	vneg.f64	d0, d0
700a14d2: ed8d 0b0c    	vstr	d0, [sp, #48]
700a14d6: e004         	b	0x700a14e2 <_etoa+0x362> @ imm = #0x8
700a14d8: ed9d 0b20    	vldr	d0, [sp, #128]
700a14dc: ed8d 0b0c    	vstr	d0, [sp, #48]
700a14e0: e7ff         	b	0x700a14e2 <_etoa+0x362> @ imm = #-0x2
700a14e2: 9b11         	ldr	r3, [sp, #0x44]
700a14e4: 9a10         	ldr	r2, [sp, #0x40]
700a14e6: 990f         	ldr	r1, [sp, #0x3c]
700a14e8: 980e         	ldr	r0, [sp, #0x38]
700a14ea: ed9d 0b0c    	vldr	d0, [sp, #48]
700a14ee: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a14f2: 9c14         	ldr	r4, [sp, #0x50]
700a14f4: 9d2e         	ldr	r5, [sp, #0xb8]
700a14f6: 46ee         	mov	lr, sp
700a14f8: f8ce 5008    	str.w	r5, [lr, #0x8]
700a14fc: f8ce 4004    	str.w	r4, [lr, #0x4]
700a1500: f8ce c000    	str.w	r12, [lr]
700a1504: f7ff fb44    	bl	0x700a0b90 <_ftoa>      @ imm = #-0x978
700a1508: 9024         	str	r0, [sp, #0x90]
700a150a: 9815         	ldr	r0, [sp, #0x54]
700a150c: 2800         	cmp	r0, #0x0
700a150e: d067         	beq	0x700a15e0 <_etoa+0x460> @ imm = #0xce
700a1510: e00a         	b	0x700a1528 <_etoa+0x3a8> @ imm = #0x14
700a1512: bf00         	nop
700a1514: bf00         	nop
700a1516: bf00         	nop
700a1518: ff ff ff ff  	.word	0xffffffff
700a151c: ff ff ef 7f  	.word	0x7fefffff
700a1520: ff ff ff ff  	.word	0xffffffff
700a1524: ff ff ef ff  	.word	0xffefffff
700a1528: f8dd c098    	ldr.w	r12, [sp, #0x98]
700a152c: 982e         	ldr	r0, [sp, #0xb8]
700a152e: 0681         	lsls	r1, r0, #0x1a
700a1530: 2065         	movs	r0, #0x65
700a1532: 2900         	cmp	r1, #0x0
700a1534: bf48         	it	mi
700a1536: 2045         	movmi	r0, #0x45
700a1538: 9925         	ldr	r1, [sp, #0x94]
700a153a: 9a24         	ldr	r2, [sp, #0x90]
700a153c: 1c53         	adds	r3, r2, #0x1
700a153e: 9324         	str	r3, [sp, #0x90]
700a1540: 9b23         	ldr	r3, [sp, #0x8c]
700a1542: 47e0         	blx	r12
700a1544: 9826         	ldr	r0, [sp, #0x98]
700a1546: 9008         	str	r0, [sp, #0x20]
700a1548: 9825         	ldr	r0, [sp, #0x94]
700a154a: 9009         	str	r0, [sp, #0x24]
700a154c: 9824         	ldr	r0, [sp, #0x90]
700a154e: 900a         	str	r0, [sp, #0x28]
700a1550: 9823         	ldr	r0, [sp, #0x8c]
700a1552: 900b         	str	r0, [sp, #0x2c]
700a1554: 981a         	ldr	r0, [sp, #0x68]
700a1556: f1b0 3fff    	cmp.w	r0, #0xffffffff
700a155a: dc04         	bgt	0x700a1566 <_etoa+0x3e6> @ imm = #0x8
700a155c: e7ff         	b	0x700a155e <_etoa+0x3de> @ imm = #-0x2
700a155e: 981a         	ldr	r0, [sp, #0x68]
700a1560: 4240         	rsbs	r0, r0, #0
700a1562: 9007         	str	r0, [sp, #0x1c]
700a1564: e002         	b	0x700a156c <_etoa+0x3ec> @ imm = #0x4
700a1566: 981a         	ldr	r0, [sp, #0x68]
700a1568: 9007         	str	r0, [sp, #0x1c]
700a156a: e7ff         	b	0x700a156c <_etoa+0x3ec> @ imm = #-0x2
700a156c: 9b0b         	ldr	r3, [sp, #0x2c]
700a156e: 9a0a         	ldr	r2, [sp, #0x28]
700a1570: 9909         	ldr	r1, [sp, #0x24]
700a1572: 9808         	ldr	r0, [sp, #0x20]
700a1574: f8dd c01c    	ldr.w	r12, [sp, #0x1c]
700a1578: 9c1a         	ldr	r4, [sp, #0x68]
700a157a: f8dd e054    	ldr.w	lr, [sp, #0x54]
700a157e: f1ae 0501    	sub.w	r5, lr, #0x1
700a1582: 46ee         	mov	lr, sp
700a1584: 2605         	movs	r6, #0x5
700a1586: f8ce 6014    	str.w	r6, [lr, #0x14]
700a158a: f8ce 5010    	str.w	r5, [lr, #0x10]
700a158e: 2500         	movs	r5, #0x0
700a1590: f8ce 500c    	str.w	r5, [lr, #0xc]
700a1594: 250a         	movs	r5, #0xa
700a1596: f8ce 5008    	str.w	r5, [lr, #0x8]
700a159a: ea4f 74d4    	lsr.w	r4, r4, #0x1f
700a159e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a15a2: f8ce c000    	str.w	r12, [lr]
700a15a6: f00a fbf3    	bl	0x700abd90 <_ntoa_long> @ imm = #0xa7e6
700a15aa: 9024         	str	r0, [sp, #0x90]
700a15ac: f89d 00b8    	ldrb.w	r0, [sp, #0xb8]
700a15b0: 0780         	lsls	r0, r0, #0x1e
700a15b2: 2800         	cmp	r0, #0x0
700a15b4: d513         	bpl	0x700a15de <_etoa+0x45e> @ imm = #0x26
700a15b6: e7ff         	b	0x700a15b8 <_etoa+0x438> @ imm = #-0x2
700a15b8: e7ff         	b	0x700a15ba <_etoa+0x43a> @ imm = #-0x2
700a15ba: 9824         	ldr	r0, [sp, #0x90]
700a15bc: 9913         	ldr	r1, [sp, #0x4c]
700a15be: 1a40         	subs	r0, r0, r1
700a15c0: 992d         	ldr	r1, [sp, #0xb4]
700a15c2: 4288         	cmp	r0, r1
700a15c4: d20a         	bhs	0x700a15dc <_etoa+0x45c> @ imm = #0x14
700a15c6: e7ff         	b	0x700a15c8 <_etoa+0x448> @ imm = #-0x2
700a15c8: f8dd c098    	ldr.w	r12, [sp, #0x98]
700a15cc: 9925         	ldr	r1, [sp, #0x94]
700a15ce: 9a24         	ldr	r2, [sp, #0x90]
700a15d0: 1c50         	adds	r0, r2, #0x1
700a15d2: 9024         	str	r0, [sp, #0x90]
700a15d4: 9b23         	ldr	r3, [sp, #0x8c]
700a15d6: 2020         	movs	r0, #0x20
700a15d8: 47e0         	blx	r12
700a15da: e7ee         	b	0x700a15ba <_etoa+0x43a> @ imm = #-0x24
700a15dc: e7ff         	b	0x700a15de <_etoa+0x45e> @ imm = #-0x2
700a15de: e7ff         	b	0x700a15e0 <_etoa+0x460> @ imm = #-0x2
700a15e0: 9824         	ldr	r0, [sp, #0x90]
700a15e2: 9027         	str	r0, [sp, #0x9c]
700a15e4: e7ff         	b	0x700a15e6 <_etoa+0x466> @ imm = #-0x2
700a15e6: 9827         	ldr	r0, [sp, #0x9c]
700a15e8: b028         	add	sp, #0xa0
700a15ea: bd70         	pop	{r4, r5, r6, pc}
700a15ec: bf00         	nop
700a15ee: bf00         	nop
700a15f0: fb 79 9f 50  	.word	0x509f79fb
700a15f4: 13 44 d3 3f  	.word	0x3fd34413
700a15f8: b3 c8 60 8b  	.word	0x8b60c8b3
700a15fc: 28 8a c6 3f  	.word	0x3fc68a28
700a1600: 61 43 6f 63  	.word	0x636f4361
700a1604: a7 87 d2 3f  	.word	0x3fd287a7
700a1608: 71 a3 79 09  	.word	0x0979a371
700a160c: 4f 93 0a 40  	.word	0x400a934f
700a1610: ef 39 fa fe  	.word	0xfefa39ef
700a1614: 42 2e e6 bf  	.word	0xbfe62e42
700a1618: 16 55 b5 bb  	.word	0xbbb55516
700a161c: b1 6b 02 40  	.word	0x40026bb1
700a1620: 2d 43 1c eb  	.word	0xeb1c432d
700a1624: e2 36 1a 3f  	.word	0x3f1a36e2
700a1628: 00 00 00 00  	.word	0x00000000
700a162c: 80 84 2e 41  	.word	0x412e8480

700a1630 <UART_open>:
700a1630: b580         	push	{r7, lr}
700a1632: b092         	sub	sp, #0x48
700a1634: 9011         	str	r0, [sp, #0x44]
700a1636: 9110         	str	r1, [sp, #0x40]
700a1638: 2000         	movs	r0, #0x0
700a163a: 900f         	str	r0, [sp, #0x3c]
700a163c: 900e         	str	r0, [sp, #0x38]
700a163e: 900d         	str	r0, [sp, #0x34]
700a1640: 900c         	str	r0, [sp, #0x30]
700a1642: 9811         	ldr	r0, [sp, #0x44]
700a1644: f648 218c    	movw	r1, #0x8a8c
700a1648: f2c7 010b    	movt	r1, #0x700b
700a164c: 6809         	ldr	r1, [r1]
700a164e: 4288         	cmp	r0, r1
700a1650: d304         	blo	0x700a165c <UART_open+0x2c> @ imm = #0x8
700a1652: e7ff         	b	0x700a1654 <UART_open+0x24> @ imm = #-0x2
700a1654: f04f 30ff    	mov.w	r0, #0xffffffff
700a1658: 900f         	str	r0, [sp, #0x3c]
700a165a: e008         	b	0x700a166e <UART_open+0x3e> @ imm = #0x10
700a165c: 9911         	ldr	r1, [sp, #0x44]
700a165e: f648 2054    	movw	r0, #0x8a54
700a1662: f2c7 000b    	movt	r0, #0x700b
700a1666: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a166a: 900d         	str	r0, [sp, #0x34]
700a166c: e7ff         	b	0x700a166e <UART_open+0x3e> @ imm = #-0x2
700a166e: f248 71d8    	movw	r1, #0x87d8
700a1672: f2c7 010b    	movt	r1, #0x700b
700a1676: f851 0b04    	ldr	r0, [r1], #4
700a167a: 9103         	str	r1, [sp, #0xc]
700a167c: 2800         	cmp	r0, #0x0
700a167e: bf18         	it	ne
700a1680: 2001         	movne	r0, #0x1
700a1682: f647 61b1    	movw	r1, #0x7eb1
700a1686: f2c7 010b    	movt	r1, #0x700b
700a168a: 466a         	mov	r2, sp
700a168c: 6011         	str	r1, [r2]
700a168e: f248 110e    	movw	r1, #0x810e
700a1692: f2c7 010b    	movt	r1, #0x700b
700a1696: f248 222b    	movw	r2, #0x822b
700a169a: f2c7 020b    	movt	r2, #0x700b
700a169e: f240 1301    	movw	r3, #0x101
700a16a2: f00f fe15    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xfc2a
700a16a6: 9803         	ldr	r0, [sp, #0xc]
700a16a8: f04f 31ff    	mov.w	r1, #0xffffffff
700a16ac: f011 fac0    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x11580
700a16b0: 980f         	ldr	r0, [sp, #0x3c]
700a16b2: bb38         	cbnz	r0, 0x700a1704 <UART_open+0xd4> @ imm = #0x4e
700a16b4: e7ff         	b	0x700a16b6 <UART_open+0x86> @ imm = #-0x2
700a16b6: 980d         	ldr	r0, [sp, #0x34]
700a16b8: 6840         	ldr	r0, [r0, #0x4]
700a16ba: 900c         	str	r0, [sp, #0x30]
700a16bc: 980d         	ldr	r0, [sp, #0x34]
700a16be: 6800         	ldr	r0, [r0]
700a16c0: 900b         	str	r0, [sp, #0x2c]
700a16c2: 980c         	ldr	r0, [sp, #0x30]
700a16c4: 2800         	cmp	r0, #0x0
700a16c6: bf18         	it	ne
700a16c8: 2001         	movne	r0, #0x1
700a16ca: f248 01b3    	movw	r1, #0x80b3
700a16ce: f2c7 010b    	movt	r1, #0x700b
700a16d2: 466a         	mov	r2, sp
700a16d4: 6011         	str	r1, [r2]
700a16d6: f248 110e    	movw	r1, #0x810e
700a16da: f2c7 010b    	movt	r1, #0x700b
700a16de: f248 222b    	movw	r2, #0x822b
700a16e2: f2c7 020b    	movt	r2, #0x700b
700a16e6: f44f 7384    	mov.w	r3, #0x108
700a16ea: f00f fdf1    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xfbe2
700a16ee: 980c         	ldr	r0, [sp, #0x30]
700a16f0: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a16f4: 2801         	cmp	r0, #0x1
700a16f6: d104         	bne	0x700a1702 <UART_open+0xd2> @ imm = #0x8
700a16f8: e7ff         	b	0x700a16fa <UART_open+0xca> @ imm = #-0x2
700a16fa: f04f 30ff    	mov.w	r0, #0xffffffff
700a16fe: 900f         	str	r0, [sp, #0x3c]
700a1700: e7ff         	b	0x700a1702 <UART_open+0xd2> @ imm = #-0x2
700a1702: e7ff         	b	0x700a1704 <UART_open+0xd4> @ imm = #-0x2
700a1704: 980f         	ldr	r0, [sp, #0x3c]
700a1706: 2800         	cmp	r0, #0x0
700a1708: f040 80cd    	bne.w	0x700a18a6 <UART_open+0x276> @ imm = #0x19a
700a170c: e7ff         	b	0x700a170e <UART_open+0xde> @ imm = #-0x2
700a170e: 980d         	ldr	r0, [sp, #0x34]
700a1710: 990c         	ldr	r1, [sp, #0x30]
700a1712: 6008         	str	r0, [r1]
700a1714: 9810         	ldr	r0, [sp, #0x40]
700a1716: b138         	cbz	r0, 0x700a1728 <UART_open+0xf8> @ imm = #0xe
700a1718: e7ff         	b	0x700a171a <UART_open+0xea> @ imm = #-0x2
700a171a: 980c         	ldr	r0, [sp, #0x30]
700a171c: 3004         	adds	r0, #0x4
700a171e: 9910         	ldr	r1, [sp, #0x40]
700a1720: 2258         	movs	r2, #0x58
700a1722: f000 eb6c    	blx	0x700a1dfc <__aeabi_memcpy8> @ imm = #0x6d8
700a1726: e004         	b	0x700a1732 <UART_open+0x102> @ imm = #0x8
700a1728: 980c         	ldr	r0, [sp, #0x30]
700a172a: 3004         	adds	r0, #0x4
700a172c: f00f fe90    	bl	0x700b1450 <UART_Params_init> @ imm = #0xfd20
700a1730: e7ff         	b	0x700a1732 <UART_open+0x102> @ imm = #-0x2
700a1732: 990c         	ldr	r1, [sp, #0x30]
700a1734: f501 7022    	add.w	r0, r1, #0x288
700a1738: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a173c: 980c         	ldr	r0, [sp, #0x30]
700a173e: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a1742: 9005         	str	r0, [sp, #0x14]
700a1744: 990c         	ldr	r1, [sp, #0x30]
700a1746: f501 7040    	add.w	r0, r1, #0x300
700a174a: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700a174e: 980c         	ldr	r0, [sp, #0x30]
700a1750: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700a1754: 9004         	str	r0, [sp, #0x10]
700a1756: 9804         	ldr	r0, [sp, #0x10]
700a1758: 9905         	ldr	r1, [sp, #0x14]
700a175a: 6048         	str	r0, [r1, #0x4]
700a175c: 980b         	ldr	r0, [sp, #0x2c]
700a175e: 6800         	ldr	r0, [r0]
700a1760: 9905         	ldr	r1, [sp, #0x14]
700a1762: 6008         	str	r0, [r1]
700a1764: 980c         	ldr	r0, [sp, #0x30]
700a1766: 6800         	ldr	r0, [r0]
700a1768: 9905         	ldr	r1, [sp, #0x14]
700a176a: 6608         	str	r0, [r1, #0x60]
700a176c: 980c         	ldr	r0, [sp, #0x30]
700a176e: 6dc0         	ldr	r0, [r0, #0x5c]
700a1770: 9905         	ldr	r1, [sp, #0x14]
700a1772: 6088         	str	r0, [r1, #0x8]
700a1774: 980c         	ldr	r0, [sp, #0x30]
700a1776: 6e00         	ldr	r0, [r0, #0x60]
700a1778: 9905         	ldr	r1, [sp, #0x14]
700a177a: 60c8         	str	r0, [r1, #0xc]
700a177c: 980c         	ldr	r0, [sp, #0x30]
700a177e: 6e40         	ldr	r0, [r0, #0x64]
700a1780: 9905         	ldr	r1, [sp, #0x14]
700a1782: 6108         	str	r0, [r1, #0x10]
700a1784: 980c         	ldr	r0, [sp, #0x30]
700a1786: 6e80         	ldr	r0, [r0, #0x68]
700a1788: 9905         	ldr	r1, [sp, #0x14]
700a178a: 6148         	str	r0, [r1, #0x14]
700a178c: 980c         	ldr	r0, [sp, #0x30]
700a178e: 6ec0         	ldr	r0, [r0, #0x6c]
700a1790: 9905         	ldr	r1, [sp, #0x14]
700a1792: 6188         	str	r0, [r1, #0x18]
700a1794: 980c         	ldr	r0, [sp, #0x30]
700a1796: 6f00         	ldr	r0, [r0, #0x70]
700a1798: 9905         	ldr	r1, [sp, #0x14]
700a179a: 61c8         	str	r0, [r1, #0x1c]
700a179c: 980c         	ldr	r0, [sp, #0x30]
700a179e: 6f40         	ldr	r0, [r0, #0x74]
700a17a0: 9905         	ldr	r1, [sp, #0x14]
700a17a2: 6208         	str	r0, [r1, #0x20]
700a17a4: 980c         	ldr	r0, [sp, #0x30]
700a17a6: 6f80         	ldr	r0, [r0, #0x78]
700a17a8: 9905         	ldr	r1, [sp, #0x14]
700a17aa: 6248         	str	r0, [r1, #0x24]
700a17ac: 9905         	ldr	r1, [sp, #0x14]
700a17ae: 2000         	movs	r0, #0x0
700a17b0: 6548         	str	r0, [r1, #0x54]
700a17b2: 990b         	ldr	r1, [sp, #0x2c]
700a17b4: 6849         	ldr	r1, [r1, #0x4]
700a17b6: 9a04         	ldr	r2, [sp, #0x10]
700a17b8: 6011         	str	r1, [r2]
700a17ba: 990c         	ldr	r1, [sp, #0x30]
700a17bc: 6849         	ldr	r1, [r1, #0x4]
700a17be: 9a04         	ldr	r2, [sp, #0x10]
700a17c0: 6051         	str	r1, [r2, #0x4]
700a17c2: 990c         	ldr	r1, [sp, #0x30]
700a17c4: 6849         	ldr	r1, [r1, #0x4]
700a17c6: 9a04         	ldr	r2, [sp, #0x10]
700a17c8: 6051         	str	r1, [r2, #0x4]
700a17ca: 990c         	ldr	r1, [sp, #0x30]
700a17cc: 6889         	ldr	r1, [r1, #0x8]
700a17ce: 9a04         	ldr	r2, [sp, #0x10]
700a17d0: 6091         	str	r1, [r2, #0x8]
700a17d2: 990c         	ldr	r1, [sp, #0x30]
700a17d4: 68c9         	ldr	r1, [r1, #0xc]
700a17d6: 9a04         	ldr	r2, [sp, #0x10]
700a17d8: 60d1         	str	r1, [r2, #0xc]
700a17da: 990c         	ldr	r1, [sp, #0x30]
700a17dc: 6909         	ldr	r1, [r1, #0x10]
700a17de: 9a04         	ldr	r2, [sp, #0x10]
700a17e0: 6111         	str	r1, [r2, #0x10]
700a17e2: 990c         	ldr	r1, [sp, #0x30]
700a17e4: 6989         	ldr	r1, [r1, #0x18]
700a17e6: 9a04         	ldr	r2, [sp, #0x10]
700a17e8: 6151         	str	r1, [r2, #0x14]
700a17ea: 990c         	ldr	r1, [sp, #0x30]
700a17ec: 6a89         	ldr	r1, [r1, #0x28]
700a17ee: 9a04         	ldr	r2, [sp, #0x10]
700a17f0: 6191         	str	r1, [r2, #0x18]
700a17f2: 990c         	ldr	r1, [sp, #0x30]
700a17f4: 6ac9         	ldr	r1, [r1, #0x2c]
700a17f6: 9a04         	ldr	r2, [sp, #0x10]
700a17f8: 61d1         	str	r1, [r2, #0x1c]
700a17fa: 990c         	ldr	r1, [sp, #0x30]
700a17fc: 6b49         	ldr	r1, [r1, #0x34]
700a17fe: 9a04         	ldr	r2, [sp, #0x10]
700a1800: 6251         	str	r1, [r2, #0x24]
700a1802: 990c         	ldr	r1, [sp, #0x30]
700a1804: 6b09         	ldr	r1, [r1, #0x30]
700a1806: 9a04         	ldr	r2, [sp, #0x10]
700a1808: 6211         	str	r1, [r2, #0x20]
700a180a: 990c         	ldr	r1, [sp, #0x30]
700a180c: f891 1038    	ldrb.w	r1, [r1, #0x38]
700a1810: 9a04         	ldr	r2, [sp, #0x10]
700a1812: f882 1028    	strb.w	r1, [r2, #0x28]
700a1816: 990c         	ldr	r1, [sp, #0x30]
700a1818: 6c49         	ldr	r1, [r1, #0x44]
700a181a: 9a04         	ldr	r2, [sp, #0x10]
700a181c: 62d1         	str	r1, [r2, #0x2c]
700a181e: 990c         	ldr	r1, [sp, #0x30]
700a1820: 6c89         	ldr	r1, [r1, #0x48]
700a1822: 9a04         	ldr	r2, [sp, #0x10]
700a1824: 6391         	str	r1, [r2, #0x38]
700a1826: 990c         	ldr	r1, [sp, #0x30]
700a1828: 6cc9         	ldr	r1, [r1, #0x4c]
700a182a: 9a04         	ldr	r2, [sp, #0x10]
700a182c: 63d1         	str	r1, [r2, #0x3c]
700a182e: 9904         	ldr	r1, [sp, #0x10]
700a1830: 6488         	str	r0, [r1, #0x48]
700a1832: 9904         	ldr	r1, [sp, #0x10]
700a1834: 64c8         	str	r0, [r1, #0x4c]
700a1836: 980c         	ldr	r0, [sp, #0x30]
700a1838: 6d00         	ldr	r0, [r0, #0x50]
700a183a: 9904         	ldr	r1, [sp, #0x10]
700a183c: 6408         	str	r0, [r1, #0x40]
700a183e: 980c         	ldr	r0, [sp, #0x30]
700a1840: 6d40         	ldr	r0, [r0, #0x54]
700a1842: 9904         	ldr	r1, [sp, #0x10]
700a1844: 6448         	str	r0, [r1, #0x44]
700a1846: 980c         	ldr	r0, [sp, #0x30]
700a1848: 69c0         	ldr	r0, [r0, #0x1c]
700a184a: 9904         	ldr	r1, [sp, #0x10]
700a184c: 6348         	str	r0, [r1, #0x34]
700a184e: 980c         	ldr	r0, [sp, #0x30]
700a1850: 6940         	ldr	r0, [r0, #0x14]
700a1852: 9904         	ldr	r1, [sp, #0x10]
700a1854: 6308         	str	r0, [r1, #0x30]
700a1856: 980c         	ldr	r0, [sp, #0x30]
700a1858: 6d80         	ldr	r0, [r0, #0x58]
700a185a: 9904         	ldr	r1, [sp, #0x10]
700a185c: 6508         	str	r0, [r1, #0x50]
700a185e: 9904         	ldr	r1, [sp, #0x10]
700a1860: f645 30f1    	movw	r0, #0x5bf1
700a1864: f2c7 000b    	movt	r0, #0x700b
700a1868: 6548         	str	r0, [r1, #0x54]
700a186a: 9904         	ldr	r1, [sp, #0x10]
700a186c: f245 3071    	movw	r0, #0x5371
700a1870: f2c7 000b    	movt	r0, #0x700b
700a1874: 6588         	str	r0, [r1, #0x58]
700a1876: 9904         	ldr	r1, [sp, #0x10]
700a1878: f642 50b1    	movw	r0, #0x2db1
700a187c: f2c7 000b    	movt	r0, #0x700b
700a1880: 65c8         	str	r0, [r1, #0x5c]
700a1882: 9904         	ldr	r1, [sp, #0x10]
700a1884: f642 40f1    	movw	r0, #0x2cf1
700a1888: f2c7 000b    	movt	r0, #0x700b
700a188c: 6608         	str	r0, [r1, #0x60]
700a188e: 9904         	ldr	r1, [sp, #0x10]
700a1890: f645 4011    	movw	r0, #0x5c11
700a1894: f2c7 000b    	movt	r0, #0x700b
700a1898: 6648         	str	r0, [r1, #0x64]
700a189a: 980c         	ldr	r0, [sp, #0x30]
700a189c: 3004         	adds	r0, #0x4
700a189e: f012 fb47    	bl	0x700b3f30 <UART_checkOpenParams> @ imm = #0x1268e
700a18a2: 900f         	str	r0, [sp, #0x3c]
700a18a4: e7ff         	b	0x700a18a6 <UART_open+0x276> @ imm = #-0x2
700a18a6: 980f         	ldr	r0, [sp, #0x3c]
700a18a8: 2800         	cmp	r0, #0x0
700a18aa: f040 80b8    	bne.w	0x700a1a1e <UART_open+0x3ee> @ imm = #0x170
700a18ae: e7ff         	b	0x700a18b0 <UART_open+0x280> @ imm = #-0x2
700a18b0: 9905         	ldr	r1, [sp, #0x14]
700a18b2: 2000         	movs	r0, #0x0
700a18b4: 6548         	str	r0, [r1, #0x54]
700a18b6: 980c         	ldr	r0, [sp, #0x30]
700a18b8: 6b00         	ldr	r0, [r0, #0x30]
700a18ba: 2803         	cmp	r0, #0x3
700a18bc: d117         	bne	0x700a18ee <UART_open+0x2be> @ imm = #0x2e
700a18be: e7ff         	b	0x700a18c0 <UART_open+0x290> @ imm = #-0x2
700a18c0: 9911         	ldr	r1, [sp, #0x44]
700a18c2: f248 7020    	movw	r0, #0x8720
700a18c6: f2c7 000b    	movt	r0, #0x700b
700a18ca: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a18ce: 9904         	ldr	r1, [sp, #0x10]
700a18d0: 6488         	str	r0, [r1, #0x48]
700a18d2: 9911         	ldr	r1, [sp, #0x44]
700a18d4: f648 2090    	movw	r0, #0x8a90
700a18d8: f2c7 000b    	movt	r0, #0x700b
700a18dc: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a18e0: 9904         	ldr	r1, [sp, #0x10]
700a18e2: 64c8         	str	r0, [r1, #0x4c]
700a18e4: 9805         	ldr	r0, [sp, #0x14]
700a18e6: f007 fd33    	bl	0x700a9350 <UART_lld_initDma> @ imm = #0x7a66
700a18ea: 900f         	str	r0, [sp, #0x3c]
700a18ec: e008         	b	0x700a1900 <UART_open+0x2d0> @ imm = #0x10
700a18ee: 9805         	ldr	r0, [sp, #0x14]
700a18f0: f008 feb6    	bl	0x700aa660 <UART_lld_init> @ imm = #0x8d6c
700a18f4: 900f         	str	r0, [sp, #0x3c]
700a18f6: 990c         	ldr	r1, [sp, #0x30]
700a18f8: 2000         	movs	r0, #0x0
700a18fa: f8c1 0280    	str.w	r0, [r1, #0x280]
700a18fe: e7ff         	b	0x700a1900 <UART_open+0x2d0> @ imm = #-0x2
700a1900: 980f         	ldr	r0, [sp, #0x3c]
700a1902: 2800         	cmp	r0, #0x0
700a1904: f040 808a    	bne.w	0x700a1a1c <UART_open+0x3ec> @ imm = #0x114
700a1908: e7ff         	b	0x700a190a <UART_open+0x2da> @ imm = #-0x2
700a190a: 980c         	ldr	r0, [sp, #0x30]
700a190c: 308c         	adds	r0, #0x8c
700a190e: f00e ffbf    	bl	0x700b0890 <SemaphoreP_constructMutex> @ imm = #0xef7e
700a1912: 900f         	str	r0, [sp, #0x3c]
700a1914: 980f         	ldr	r0, [sp, #0x3c]
700a1916: b930         	cbnz	r0, 0x700a1926 <UART_open+0x2f6> @ imm = #0xc
700a1918: e7ff         	b	0x700a191a <UART_open+0x2ea> @ imm = #-0x2
700a191a: 990c         	ldr	r1, [sp, #0x30]
700a191c: f101 008c    	add.w	r0, r1, #0x8c
700a1920: f8c1 0088    	str.w	r0, [r1, #0x88]
700a1924: e7ff         	b	0x700a1926 <UART_open+0x2f6> @ imm = #-0x2
700a1926: 980c         	ldr	r0, [sp, #0x30]
700a1928: f500 7094    	add.w	r0, r0, #0x128
700a192c: 2100         	movs	r1, #0x0
700a192e: f00e ff1f    	bl	0x700b0770 <SemaphoreP_constructBinary> @ imm = #0xee3e
700a1932: 4601         	mov	r1, r0
700a1934: 980f         	ldr	r0, [sp, #0x3c]
700a1936: 4408         	add	r0, r1
700a1938: 900f         	str	r0, [sp, #0x3c]
700a193a: 980f         	ldr	r0, [sp, #0x3c]
700a193c: b958         	cbnz	r0, 0x700a1956 <UART_open+0x326> @ imm = #0x16
700a193e: e7ff         	b	0x700a1940 <UART_open+0x310> @ imm = #-0x2
700a1940: 990c         	ldr	r1, [sp, #0x30]
700a1942: f501 7094    	add.w	r0, r1, #0x128
700a1946: f8c1 0124    	str.w	r0, [r1, #0x124]
700a194a: 980c         	ldr	r0, [sp, #0x30]
700a194c: f8d0 0124    	ldr.w	r0, [r0, #0x124]
700a1950: 9905         	ldr	r1, [sp, #0x14]
700a1952: 6588         	str	r0, [r1, #0x58]
700a1954: e7ff         	b	0x700a1956 <UART_open+0x326> @ imm = #-0x2
700a1956: 980c         	ldr	r0, [sp, #0x30]
700a1958: f500 70e2    	add.w	r0, r0, #0x1c4
700a195c: 2100         	movs	r1, #0x0
700a195e: f00e ff07    	bl	0x700b0770 <SemaphoreP_constructBinary> @ imm = #0xee0e
700a1962: 4601         	mov	r1, r0
700a1964: 980f         	ldr	r0, [sp, #0x3c]
700a1966: 4408         	add	r0, r1
700a1968: 900f         	str	r0, [sp, #0x3c]
700a196a: 980f         	ldr	r0, [sp, #0x3c]
700a196c: b958         	cbnz	r0, 0x700a1986 <UART_open+0x356> @ imm = #0x16
700a196e: e7ff         	b	0x700a1970 <UART_open+0x340> @ imm = #-0x2
700a1970: 990c         	ldr	r1, [sp, #0x30]
700a1972: f501 70e2    	add.w	r0, r1, #0x1c4
700a1976: f8c1 01c0    	str.w	r0, [r1, #0x1c0]
700a197a: 980c         	ldr	r0, [sp, #0x30]
700a197c: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700a1980: 9905         	ldr	r1, [sp, #0x14]
700a1982: 65c8         	str	r0, [r1, #0x5c]
700a1984: e7ff         	b	0x700a1986 <UART_open+0x356> @ imm = #-0x2
700a1986: 980c         	ldr	r0, [sp, #0x30]
700a1988: 6b00         	ldr	r0, [r0, #0x30]
700a198a: 2801         	cmp	r0, #0x1
700a198c: d145         	bne	0x700a1a1a <UART_open+0x3ea> @ imm = #0x8a
700a198e: e7ff         	b	0x700a1990 <UART_open+0x360> @ imm = #-0x2
700a1990: 980c         	ldr	r0, [sp, #0x30]
700a1992: 6bc0         	ldr	r0, [r0, #0x3c]
700a1994: 2801         	cmp	r0, #0x1
700a1996: d040         	beq	0x700a1a1a <UART_open+0x3ea> @ imm = #0x80
700a1998: e7ff         	b	0x700a199a <UART_open+0x36a> @ imm = #-0x2
700a199a: 980c         	ldr	r0, [sp, #0x30]
700a199c: 6b40         	ldr	r0, [r0, #0x34]
700a199e: f64f 71ff    	movw	r1, #0xffff
700a19a2: 1a40         	subs	r0, r0, r1
700a19a4: bf18         	it	ne
700a19a6: 2001         	movne	r0, #0x1
700a19a8: f647 51f1    	movw	r1, #0x7df1
700a19ac: f2c7 010b    	movt	r1, #0x700b
700a19b0: 466a         	mov	r2, sp
700a19b2: 6011         	str	r1, [r2]
700a19b4: f248 110e    	movw	r1, #0x810e
700a19b8: f2c7 010b    	movt	r1, #0x700b
700a19bc: f248 222b    	movw	r2, #0x822b
700a19c0: f2c7 020b    	movt	r2, #0x700b
700a19c4: f44f 73bf    	mov.w	r3, #0x17e
700a19c8: f00f fc82    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xf904
700a19cc: a806         	add	r0, sp, #0x18
700a19ce: 9002         	str	r0, [sp, #0x8]
700a19d0: f014 fa3e    	bl	0x700b5e50 <HwiP_Params_init> @ imm = #0x1447c
700a19d4: 9902         	ldr	r1, [sp, #0x8]
700a19d6: 980c         	ldr	r0, [sp, #0x30]
700a19d8: 6b40         	ldr	r0, [r0, #0x34]
700a19da: 9006         	str	r0, [sp, #0x18]
700a19dc: f245 5011    	movw	r0, #0x5511
700a19e0: f2c7 000a    	movt	r0, #0x700a
700a19e4: 9007         	str	r0, [sp, #0x1c]
700a19e6: 980c         	ldr	r0, [sp, #0x30]
700a19e8: f890 0038    	ldrb.w	r0, [r0, #0x38]
700a19ec: f88d 0026    	strb.w	r0, [sp, #0x26]
700a19f0: 9805         	ldr	r0, [sp, #0x14]
700a19f2: 9008         	str	r0, [sp, #0x20]
700a19f4: 980c         	ldr	r0, [sp, #0x30]
700a19f6: f500 7018    	add.w	r0, r0, #0x260
700a19fa: f014 fa41    	bl	0x700b5e80 <HwiP_construct> @ imm = #0x14482
700a19fe: 4601         	mov	r1, r0
700a1a00: 980f         	ldr	r0, [sp, #0x3c]
700a1a02: 4408         	add	r0, r1
700a1a04: 900f         	str	r0, [sp, #0x3c]
700a1a06: 980f         	ldr	r0, [sp, #0x3c]
700a1a08: b930         	cbnz	r0, 0x700a1a18 <UART_open+0x3e8> @ imm = #0xc
700a1a0a: e7ff         	b	0x700a1a0c <UART_open+0x3dc> @ imm = #-0x2
700a1a0c: 990c         	ldr	r1, [sp, #0x30]
700a1a0e: f501 7018    	add.w	r0, r1, #0x260
700a1a12: f8c1 025c    	str.w	r0, [r1, #0x25c]
700a1a16: e7ff         	b	0x700a1a18 <UART_open+0x3e8> @ imm = #-0x2
700a1a18: e7ff         	b	0x700a1a1a <UART_open+0x3ea> @ imm = #-0x2
700a1a1a: e7ff         	b	0x700a1a1c <UART_open+0x3ec> @ imm = #-0x2
700a1a1c: e7ff         	b	0x700a1a1e <UART_open+0x3ee> @ imm = #-0x2
700a1a1e: 980f         	ldr	r0, [sp, #0x3c]
700a1a20: b938         	cbnz	r0, 0x700a1a32 <UART_open+0x402> @ imm = #0xe
700a1a22: e7ff         	b	0x700a1a24 <UART_open+0x3f4> @ imm = #-0x2
700a1a24: 990c         	ldr	r1, [sp, #0x30]
700a1a26: 2001         	movs	r0, #0x1
700a1a28: f8c1 0084    	str.w	r0, [r1, #0x84]
700a1a2c: 980d         	ldr	r0, [sp, #0x34]
700a1a2e: 900e         	str	r0, [sp, #0x38]
700a1a30: e7ff         	b	0x700a1a32 <UART_open+0x402> @ imm = #-0x2
700a1a32: f248 70d8    	movw	r0, #0x87d8
700a1a36: f2c7 000b    	movt	r0, #0x700b
700a1a3a: 3004         	adds	r0, #0x4
700a1a3c: f012 f988    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x12310
700a1a40: 980f         	ldr	r0, [sp, #0x3c]
700a1a42: b140         	cbz	r0, 0x700a1a56 <UART_open+0x426> @ imm = #0x10
700a1a44: e7ff         	b	0x700a1a46 <UART_open+0x416> @ imm = #-0x2
700a1a46: 980d         	ldr	r0, [sp, #0x34]
700a1a48: b120         	cbz	r0, 0x700a1a54 <UART_open+0x424> @ imm = #0x8
700a1a4a: e7ff         	b	0x700a1a4c <UART_open+0x41c> @ imm = #-0x2
700a1a4c: 980d         	ldr	r0, [sp, #0x34]
700a1a4e: f005 fd67    	bl	0x700a7520 <UART_close> @ imm = #0x5ace
700a1a52: e7ff         	b	0x700a1a54 <UART_open+0x424> @ imm = #-0x2
700a1a54: e7ff         	b	0x700a1a56 <UART_open+0x426> @ imm = #-0x2
700a1a56: 980e         	ldr	r0, [sp, #0x38]
700a1a58: b012         	add	sp, #0x48
700a1a5a: bd80         	pop	{r7, pc}

700a1a5c <__aeabi_ldiv0>:
700a1a5c: e12fff1e     	bx	lr

700a1a60 <Udma_chAllocResource>:
700a1a60: b580         	push	{r7, lr}
700a1a62: b088         	sub	sp, #0x20
700a1a64: 9007         	str	r0, [sp, #0x1c]
700a1a66: 2000         	movs	r0, #0x0
700a1a68: 9006         	str	r0, [sp, #0x18]
700a1a6a: f64f 70ff    	movw	r0, #0xffff
700a1a6e: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1a72: 9807         	ldr	r0, [sp, #0x1c]
700a1a74: 6e80         	ldr	r0, [r0, #0x68]
700a1a76: 9004         	str	r0, [sp, #0x10]
700a1a78: 9807         	ldr	r0, [sp, #0x1c]
700a1a7a: 7800         	ldrb	r0, [r0]
700a1a7c: 0740         	lsls	r0, r0, #0x1d
700a1a7e: 2800         	cmp	r0, #0x0
700a1a80: d54d         	bpl	0x700a1b1e <Udma_chAllocResource+0xbe> @ imm = #0x9a
700a1a82: e7ff         	b	0x700a1a84 <Udma_chAllocResource+0x24> @ imm = #-0x2
700a1a84: 9807         	ldr	r0, [sp, #0x1c]
700a1a86: 7800         	ldrb	r0, [r0]
700a1a88: 0640         	lsls	r0, r0, #0x19
700a1a8a: 2800         	cmp	r0, #0x0
700a1a8c: d508         	bpl	0x700a1aa0 <Udma_chAllocResource+0x40> @ imm = #0x10
700a1a8e: e7ff         	b	0x700a1a90 <Udma_chAllocResource+0x30> @ imm = #-0x2
700a1a90: 9807         	ldr	r0, [sp, #0x1c]
700a1a92: 6840         	ldr	r0, [r0, #0x4]
700a1a94: 9904         	ldr	r1, [sp, #0x10]
700a1a96: f008 ffab    	bl	0x700aa9f0 <Udma_rmAllocBlkCopyHcCh> @ imm = #0x8f56
700a1a9a: 9907         	ldr	r1, [sp, #0x1c]
700a1a9c: 66c8         	str	r0, [r1, #0x6c]
700a1a9e: e016         	b	0x700a1ace <Udma_chAllocResource+0x6e> @ imm = #0x2c
700a1aa0: 9807         	ldr	r0, [sp, #0x1c]
700a1aa2: 7800         	ldrb	r0, [r0]
700a1aa4: 0600         	lsls	r0, r0, #0x18
700a1aa6: 2800         	cmp	r0, #0x0
700a1aa8: d508         	bpl	0x700a1abc <Udma_chAllocResource+0x5c> @ imm = #0x10
700a1aaa: e7ff         	b	0x700a1aac <Udma_chAllocResource+0x4c> @ imm = #-0x2
700a1aac: 9807         	ldr	r0, [sp, #0x1c]
700a1aae: 6840         	ldr	r0, [r0, #0x4]
700a1ab0: 9904         	ldr	r1, [sp, #0x10]
700a1ab2: f009 f835    	bl	0x700aab20 <Udma_rmAllocBlkCopyUhcCh> @ imm = #0x906a
700a1ab6: 9907         	ldr	r1, [sp, #0x1c]
700a1ab8: 66c8         	str	r0, [r1, #0x6c]
700a1aba: e007         	b	0x700a1acc <Udma_chAllocResource+0x6c> @ imm = #0xe
700a1abc: 9807         	ldr	r0, [sp, #0x1c]
700a1abe: 6840         	ldr	r0, [r0, #0x4]
700a1ac0: 9904         	ldr	r1, [sp, #0x10]
700a1ac2: f008 fefd    	bl	0x700aa8c0 <Udma_rmAllocBlkCopyCh> @ imm = #0x8dfa
700a1ac6: 9907         	ldr	r1, [sp, #0x1c]
700a1ac8: 66c8         	str	r0, [r1, #0x6c]
700a1aca: e7ff         	b	0x700a1acc <Udma_chAllocResource+0x6c> @ imm = #-0x2
700a1acc: e7ff         	b	0x700a1ace <Udma_chAllocResource+0x6e> @ imm = #-0x2
700a1ace: 9807         	ldr	r0, [sp, #0x1c]
700a1ad0: 6ec0         	ldr	r0, [r0, #0x6c]
700a1ad2: f510 3f80    	cmn.w	r0, #0x10000
700a1ad6: d104         	bne	0x700a1ae2 <Udma_chAllocResource+0x82> @ imm = #0x8
700a1ad8: e7ff         	b	0x700a1ada <Udma_chAllocResource+0x7a> @ imm = #-0x2
700a1ada: f06f 0004    	mvn	r0, #0x4
700a1ade: 9006         	str	r0, [sp, #0x18]
700a1ae0: e01c         	b	0x700a1b1c <Udma_chAllocResource+0xbc> @ imm = #0x38
700a1ae2: 9807         	ldr	r0, [sp, #0x1c]
700a1ae4: 6e80         	ldr	r0, [r0, #0x68]
700a1ae6: 6800         	ldr	r0, [r0]
700a1ae8: 2801         	cmp	r0, #0x1
700a1aea: d10b         	bne	0x700a1b04 <Udma_chAllocResource+0xa4> @ imm = #0x16
700a1aec: e7ff         	b	0x700a1aee <Udma_chAllocResource+0x8e> @ imm = #-0x2
700a1aee: 9907         	ldr	r1, [sp, #0x1c]
700a1af0: 2000         	movs	r0, #0x0
700a1af2: f6cf 70ff    	movt	r0, #0xffff
700a1af6: 6708         	str	r0, [r1, #0x70]
700a1af8: 9907         	ldr	r1, [sp, #0x1c]
700a1afa: 2004         	movs	r0, #0x4
700a1afc: f6cf 70ff    	movt	r0, #0xffff
700a1b00: 67c8         	str	r0, [r1, #0x7c]
700a1b02: e00a         	b	0x700a1b1a <Udma_chAllocResource+0xba> @ imm = #0x14
700a1b04: 9907         	ldr	r1, [sp, #0x1c]
700a1b06: 6ec8         	ldr	r0, [r1, #0x6c]
700a1b08: 6708         	str	r0, [r1, #0x70]
700a1b0a: 9907         	ldr	r1, [sp, #0x1c]
700a1b0c: 6f08         	ldr	r0, [r1, #0x70]
700a1b0e: 9a04         	ldr	r2, [sp, #0x10]
700a1b10: f8d2 20d8    	ldr.w	r2, [r2, #0xd8]
700a1b14: 4410         	add	r0, r2
700a1b16: 67c8         	str	r0, [r1, #0x7c]
700a1b18: e7ff         	b	0x700a1b1a <Udma_chAllocResource+0xba> @ imm = #-0x2
700a1b1a: e7ff         	b	0x700a1b1c <Udma_chAllocResource+0xbc> @ imm = #-0x2
700a1b1c: e0bd         	b	0x700a1c9a <Udma_chAllocResource+0x23a> @ imm = #0x17a
700a1b1e: 9807         	ldr	r0, [sp, #0x1c]
700a1b20: 7800         	ldrb	r0, [r0]
700a1b22: 07c0         	lsls	r0, r0, #0x1f
700a1b24: 2800         	cmp	r0, #0x0
700a1b26: d03f         	beq	0x700a1ba8 <Udma_chAllocResource+0x148> @ imm = #0x7e
700a1b28: e7ff         	b	0x700a1b2a <Udma_chAllocResource+0xca> @ imm = #-0x2
700a1b2a: 9807         	ldr	r0, [sp, #0x1c]
700a1b2c: 7800         	ldrb	r0, [r0]
700a1b2e: 0640         	lsls	r0, r0, #0x19
700a1b30: 2800         	cmp	r0, #0x0
700a1b32: d508         	bpl	0x700a1b46 <Udma_chAllocResource+0xe6> @ imm = #0x10
700a1b34: e7ff         	b	0x700a1b36 <Udma_chAllocResource+0xd6> @ imm = #-0x2
700a1b36: 9807         	ldr	r0, [sp, #0x1c]
700a1b38: 6840         	ldr	r0, [r0, #0x4]
700a1b3a: 9904         	ldr	r1, [sp, #0x10]
700a1b3c: f009 fae8    	bl	0x700ab110 <Udma_rmAllocTxHcCh> @ imm = #0x95d0
700a1b40: 9907         	ldr	r1, [sp, #0x1c]
700a1b42: 66c8         	str	r0, [r1, #0x6c]
700a1b44: e025         	b	0x700a1b92 <Udma_chAllocResource+0x132> @ imm = #0x4a
700a1b46: 9807         	ldr	r0, [sp, #0x1c]
700a1b48: 7840         	ldrb	r0, [r0, #0x1]
700a1b4a: 07c0         	lsls	r0, r0, #0x1f
700a1b4c: b148         	cbz	r0, 0x700a1b62 <Udma_chAllocResource+0x102> @ imm = #0x12
700a1b4e: e7ff         	b	0x700a1b50 <Udma_chAllocResource+0xf0> @ imm = #-0x2
700a1b50: 9a07         	ldr	r2, [sp, #0x1c]
700a1b52: 9904         	ldr	r1, [sp, #0x10]
700a1b54: 6850         	ldr	r0, [r2, #0x4]
700a1b56: 68d2         	ldr	r2, [r2, #0xc]
700a1b58: f007 f9ea    	bl	0x700a8f30 <Udma_rmAllocMappedTxCh> @ imm = #0x73d4
700a1b5c: 9907         	ldr	r1, [sp, #0x1c]
700a1b5e: 66c8         	str	r0, [r1, #0x6c]
700a1b60: e016         	b	0x700a1b90 <Udma_chAllocResource+0x130> @ imm = #0x2c
700a1b62: 9807         	ldr	r0, [sp, #0x1c]
700a1b64: 7800         	ldrb	r0, [r0]
700a1b66: 0600         	lsls	r0, r0, #0x18
700a1b68: 2800         	cmp	r0, #0x0
700a1b6a: d508         	bpl	0x700a1b7e <Udma_chAllocResource+0x11e> @ imm = #0x10
700a1b6c: e7ff         	b	0x700a1b6e <Udma_chAllocResource+0x10e> @ imm = #-0x2
700a1b6e: 9807         	ldr	r0, [sp, #0x1c]
700a1b70: 6840         	ldr	r0, [r0, #0x4]
700a1b72: 9904         	ldr	r1, [sp, #0x10]
700a1b74: f009 fb64    	bl	0x700ab240 <Udma_rmAllocTxUhcCh> @ imm = #0x96c8
700a1b78: 9907         	ldr	r1, [sp, #0x1c]
700a1b7a: 66c8         	str	r0, [r1, #0x6c]
700a1b7c: e007         	b	0x700a1b8e <Udma_chAllocResource+0x12e> @ imm = #0xe
700a1b7e: 9807         	ldr	r0, [sp, #0x1c]
700a1b80: 6840         	ldr	r0, [r0, #0x4]
700a1b82: 9904         	ldr	r1, [sp, #0x10]
700a1b84: f009 fa2c    	bl	0x700aafe0 <Udma_rmAllocTxCh> @ imm = #0x9458
700a1b88: 9907         	ldr	r1, [sp, #0x1c]
700a1b8a: 66c8         	str	r0, [r1, #0x6c]
700a1b8c: e7ff         	b	0x700a1b8e <Udma_chAllocResource+0x12e> @ imm = #-0x2
700a1b8e: e7ff         	b	0x700a1b90 <Udma_chAllocResource+0x130> @ imm = #-0x2
700a1b90: e7ff         	b	0x700a1b92 <Udma_chAllocResource+0x132> @ imm = #-0x2
700a1b92: 9807         	ldr	r0, [sp, #0x1c]
700a1b94: 6ec0         	ldr	r0, [r0, #0x6c]
700a1b96: f510 3f80    	cmn.w	r0, #0x10000
700a1b9a: d104         	bne	0x700a1ba6 <Udma_chAllocResource+0x146> @ imm = #0x8
700a1b9c: e7ff         	b	0x700a1b9e <Udma_chAllocResource+0x13e> @ imm = #-0x2
700a1b9e: f06f 0004    	mvn	r0, #0x4
700a1ba2: 9006         	str	r0, [sp, #0x18]
700a1ba4: e7ff         	b	0x700a1ba6 <Udma_chAllocResource+0x146> @ imm = #-0x2
700a1ba6: e05c         	b	0x700a1c62 <Udma_chAllocResource+0x202> @ imm = #0xb8
700a1ba8: 9807         	ldr	r0, [sp, #0x1c]
700a1baa: 7800         	ldrb	r0, [r0]
700a1bac: 0640         	lsls	r0, r0, #0x19
700a1bae: 2800         	cmp	r0, #0x0
700a1bb0: d508         	bpl	0x700a1bc4 <Udma_chAllocResource+0x164> @ imm = #0x10
700a1bb2: e7ff         	b	0x700a1bb4 <Udma_chAllocResource+0x154> @ imm = #-0x2
700a1bb4: 9807         	ldr	r0, [sp, #0x1c]
700a1bb6: 6840         	ldr	r0, [r0, #0x4]
700a1bb8: 9904         	ldr	r1, [sp, #0x10]
700a1bba: f009 f8e1    	bl	0x700aad80 <Udma_rmAllocRxHcCh> @ imm = #0x91c2
700a1bbe: 9907         	ldr	r1, [sp, #0x1c]
700a1bc0: 6708         	str	r0, [r1, #0x70]
700a1bc2: e026         	b	0x700a1c12 <Udma_chAllocResource+0x1b2> @ imm = #0x4c
700a1bc4: 9807         	ldr	r0, [sp, #0x1c]
700a1bc6: 7840         	ldrb	r0, [r0, #0x1]
700a1bc8: 07c0         	lsls	r0, r0, #0x1f
700a1bca: b150         	cbz	r0, 0x700a1be2 <Udma_chAllocResource+0x182> @ imm = #0x14
700a1bcc: e7ff         	b	0x700a1bce <Udma_chAllocResource+0x16e> @ imm = #-0x2
700a1bce: 9a07         	ldr	r2, [sp, #0x1c]
700a1bd0: 9904         	ldr	r1, [sp, #0x10]
700a1bd2: 6850         	ldr	r0, [r2, #0x4]
700a1bd4: 68d2         	ldr	r2, [r2, #0xc]
700a1bd6: 3a04         	subs	r2, #0x4
700a1bd8: f007 f8fa    	bl	0x700a8dd0 <Udma_rmAllocMappedRxCh> @ imm = #0x71f4
700a1bdc: 9907         	ldr	r1, [sp, #0x1c]
700a1bde: 6708         	str	r0, [r1, #0x70]
700a1be0: e016         	b	0x700a1c10 <Udma_chAllocResource+0x1b0> @ imm = #0x2c
700a1be2: 9807         	ldr	r0, [sp, #0x1c]
700a1be4: 7800         	ldrb	r0, [r0]
700a1be6: 0600         	lsls	r0, r0, #0x18
700a1be8: 2800         	cmp	r0, #0x0
700a1bea: d508         	bpl	0x700a1bfe <Udma_chAllocResource+0x19e> @ imm = #0x10
700a1bec: e7ff         	b	0x700a1bee <Udma_chAllocResource+0x18e> @ imm = #-0x2
700a1bee: 9807         	ldr	r0, [sp, #0x1c]
700a1bf0: 6840         	ldr	r0, [r0, #0x4]
700a1bf2: 9904         	ldr	r1, [sp, #0x10]
700a1bf4: f009 f95c    	bl	0x700aaeb0 <Udma_rmAllocRxUhcCh> @ imm = #0x92b8
700a1bf8: 9907         	ldr	r1, [sp, #0x1c]
700a1bfa: 6708         	str	r0, [r1, #0x70]
700a1bfc: e007         	b	0x700a1c0e <Udma_chAllocResource+0x1ae> @ imm = #0xe
700a1bfe: 9807         	ldr	r0, [sp, #0x1c]
700a1c00: 6840         	ldr	r0, [r0, #0x4]
700a1c02: 9904         	ldr	r1, [sp, #0x10]
700a1c04: f009 f824    	bl	0x700aac50 <Udma_rmAllocRxCh> @ imm = #0x9048
700a1c08: 9907         	ldr	r1, [sp, #0x1c]
700a1c0a: 6708         	str	r0, [r1, #0x70]
700a1c0c: e7ff         	b	0x700a1c0e <Udma_chAllocResource+0x1ae> @ imm = #-0x2
700a1c0e: e7ff         	b	0x700a1c10 <Udma_chAllocResource+0x1b0> @ imm = #-0x2
700a1c10: e7ff         	b	0x700a1c12 <Udma_chAllocResource+0x1b2> @ imm = #-0x2
700a1c12: 9807         	ldr	r0, [sp, #0x1c]
700a1c14: 6f00         	ldr	r0, [r0, #0x70]
700a1c16: f510 3f80    	cmn.w	r0, #0x10000
700a1c1a: d104         	bne	0x700a1c26 <Udma_chAllocResource+0x1c6> @ imm = #0x8
700a1c1c: e7ff         	b	0x700a1c1e <Udma_chAllocResource+0x1be> @ imm = #-0x2
700a1c1e: f06f 0004    	mvn	r0, #0x4
700a1c22: 9006         	str	r0, [sp, #0x18]
700a1c24: e01c         	b	0x700a1c60 <Udma_chAllocResource+0x200> @ imm = #0x38
700a1c26: 9907         	ldr	r1, [sp, #0x1c]
700a1c28: f501 70e6    	add.w	r0, r1, #0x1cc
700a1c2c: f8c1 01c8    	str.w	r0, [r1, #0x1c8]
700a1c30: 9804         	ldr	r0, [sp, #0x10]
700a1c32: 9907         	ldr	r1, [sp, #0x1c]
700a1c34: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a1c38: 6008         	str	r0, [r1]
700a1c3a: 9907         	ldr	r1, [sp, #0x1c]
700a1c3c: 6f08         	ldr	r0, [r1, #0x70]
700a1c3e: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a1c42: 6048         	str	r0, [r1, #0x4]
700a1c44: 9807         	ldr	r0, [sp, #0x1c]
700a1c46: f8d0 11c8    	ldr.w	r1, [r0, #0x1c8]
700a1c4a: 2001         	movs	r0, #0x1
700a1c4c: 6088         	str	r0, [r1, #0x8]
700a1c4e: 9807         	ldr	r0, [sp, #0x1c]
700a1c50: f8d0 11c8    	ldr.w	r1, [r0, #0x1c8]
700a1c54: f64a 30cd    	movw	r0, #0xabcd
700a1c58: f6ca 30dc    	movt	r0, #0xabdc
700a1c5c: 60c8         	str	r0, [r1, #0xc]
700a1c5e: e7ff         	b	0x700a1c60 <Udma_chAllocResource+0x200> @ imm = #-0x2
700a1c60: e7ff         	b	0x700a1c62 <Udma_chAllocResource+0x202> @ imm = #-0x2
700a1c62: 9806         	ldr	r0, [sp, #0x18]
700a1c64: b9c0         	cbnz	r0, 0x700a1c98 <Udma_chAllocResource+0x238> @ imm = #0x30
700a1c66: e7ff         	b	0x700a1c68 <Udma_chAllocResource+0x208> @ imm = #-0x2
700a1c68: 9807         	ldr	r0, [sp, #0x1c]
700a1c6a: 7800         	ldrb	r0, [r0]
700a1c6c: 0700         	lsls	r0, r0, #0x1c
700a1c6e: 2800         	cmp	r0, #0x0
700a1c70: d507         	bpl	0x700a1c82 <Udma_chAllocResource+0x222> @ imm = #0xe
700a1c72: e7ff         	b	0x700a1c74 <Udma_chAllocResource+0x214> @ imm = #-0x2
700a1c74: 9907         	ldr	r1, [sp, #0x1c]
700a1c76: 6888         	ldr	r0, [r1, #0x8]
700a1c78: 6788         	str	r0, [r1, #0x78]
700a1c7a: 9907         	ldr	r1, [sp, #0x1c]
700a1c7c: 6f88         	ldr	r0, [r1, #0x78]
700a1c7e: 67c8         	str	r0, [r1, #0x7c]
700a1c80: e7ff         	b	0x700a1c82 <Udma_chAllocResource+0x222> @ imm = #-0x2
700a1c82: 9807         	ldr	r0, [sp, #0x1c]
700a1c84: 7800         	ldrb	r0, [r0]
700a1c86: 06c0         	lsls	r0, r0, #0x1b
700a1c88: 2800         	cmp	r0, #0x0
700a1c8a: d504         	bpl	0x700a1c96 <Udma_chAllocResource+0x236> @ imm = #0x8
700a1c8c: e7ff         	b	0x700a1c8e <Udma_chAllocResource+0x22e> @ imm = #-0x2
700a1c8e: 9907         	ldr	r1, [sp, #0x1c]
700a1c90: 6888         	ldr	r0, [r1, #0x8]
700a1c92: 67c8         	str	r0, [r1, #0x7c]
700a1c94: e7ff         	b	0x700a1c96 <Udma_chAllocResource+0x236> @ imm = #-0x2
700a1c96: e7ff         	b	0x700a1c98 <Udma_chAllocResource+0x238> @ imm = #-0x2
700a1c98: e7ff         	b	0x700a1c9a <Udma_chAllocResource+0x23a> @ imm = #-0x2
700a1c9a: 9806         	ldr	r0, [sp, #0x18]
700a1c9c: 2800         	cmp	r0, #0x0
700a1c9e: f040 8088    	bne.w	0x700a1db2 <Udma_chAllocResource+0x352> @ imm = #0x110
700a1ca2: e7ff         	b	0x700a1ca4 <Udma_chAllocResource+0x244> @ imm = #-0x2
700a1ca4: 9807         	ldr	r0, [sp, #0x1c]
700a1ca6: 6940         	ldr	r0, [r0, #0x14]
700a1ca8: 2800         	cmp	r0, #0x0
700a1caa: f000 8081    	beq.w	0x700a1db0 <Udma_chAllocResource+0x350> @ imm = #0x102
700a1cae: e7ff         	b	0x700a1cb0 <Udma_chAllocResource+0x250> @ imm = #-0x2
700a1cb0: 9807         	ldr	r0, [sp, #0x1c]
700a1cb2: 7800         	ldrb	r0, [r0]
700a1cb4: 0740         	lsls	r0, r0, #0x1d
700a1cb6: 2800         	cmp	r0, #0x0
700a1cb8: d505         	bpl	0x700a1cc6 <Udma_chAllocResource+0x266> @ imm = #0xa
700a1cba: e7ff         	b	0x700a1cbc <Udma_chAllocResource+0x25c> @ imm = #-0x2
700a1cbc: 9807         	ldr	r0, [sp, #0x1c]
700a1cbe: 6ec0         	ldr	r0, [r0, #0x6c]
700a1cc0: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1cc4: e044         	b	0x700a1d50 <Udma_chAllocResource+0x2f0> @ imm = #0x88
700a1cc6: 9807         	ldr	r0, [sp, #0x1c]
700a1cc8: 7840         	ldrb	r0, [r0, #0x1]
700a1cca: 07c0         	lsls	r0, r0, #0x1f
700a1ccc: b338         	cbz	r0, 0x700a1d1e <Udma_chAllocResource+0x2be> @ imm = #0x4e
700a1cce: e7ff         	b	0x700a1cd0 <Udma_chAllocResource+0x270> @ imm = #-0x2
700a1cd0: 9907         	ldr	r1, [sp, #0x1c]
700a1cd2: 68c8         	ldr	r0, [r1, #0xc]
700a1cd4: 6288         	str	r0, [r1, #0x28]
700a1cd6: 9807         	ldr	r0, [sp, #0x1c]
700a1cd8: 7800         	ldrb	r0, [r0]
700a1cda: 07c0         	lsls	r0, r0, #0x1f
700a1cdc: b178         	cbz	r0, 0x700a1cfe <Udma_chAllocResource+0x29e> @ imm = #0x1e
700a1cde: e7ff         	b	0x700a1ce0 <Udma_chAllocResource+0x280> @ imm = #-0x2
700a1ce0: 9907         	ldr	r1, [sp, #0x1c]
700a1ce2: 6ec8         	ldr	r0, [r1, #0x6c]
700a1ce4: 62c8         	str	r0, [r1, #0x2c]
700a1ce6: 9804         	ldr	r0, [sp, #0x10]
700a1ce8: 9a07         	ldr	r2, [sp, #0x1c]
700a1cea: 68d1         	ldr	r1, [r2, #0xc]
700a1cec: 6ed2         	ldr	r2, [r2, #0x6c]
700a1cee: 466b         	mov	r3, sp
700a1cf0: f00c fdde    	bl	0x700ae8b0 <Udma_getMappedChRingAttributes> @ imm = #0xcbbc
700a1cf4: 9006         	str	r0, [sp, #0x18]
700a1cf6: 9800         	ldr	r0, [sp]
700a1cf8: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1cfc: e00e         	b	0x700a1d1c <Udma_chAllocResource+0x2bc> @ imm = #0x1c
700a1cfe: 9907         	ldr	r1, [sp, #0x1c]
700a1d00: 6f08         	ldr	r0, [r1, #0x70]
700a1d02: 62c8         	str	r0, [r1, #0x2c]
700a1d04: 9804         	ldr	r0, [sp, #0x10]
700a1d06: 9a07         	ldr	r2, [sp, #0x1c]
700a1d08: 68d1         	ldr	r1, [r2, #0xc]
700a1d0a: 6f12         	ldr	r2, [r2, #0x70]
700a1d0c: 466b         	mov	r3, sp
700a1d0e: f00c fdcf    	bl	0x700ae8b0 <Udma_getMappedChRingAttributes> @ imm = #0xcb9e
700a1d12: 9006         	str	r0, [sp, #0x18]
700a1d14: 9800         	ldr	r0, [sp]
700a1d16: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1d1a: e7ff         	b	0x700a1d1c <Udma_chAllocResource+0x2bc> @ imm = #-0x2
700a1d1c: e017         	b	0x700a1d4e <Udma_chAllocResource+0x2ee> @ imm = #0x2e
700a1d1e: 9807         	ldr	r0, [sp, #0x1c]
700a1d20: 7800         	ldrb	r0, [r0]
700a1d22: 07c0         	lsls	r0, r0, #0x1f
700a1d24: b148         	cbz	r0, 0x700a1d3a <Udma_chAllocResource+0x2da> @ imm = #0x12
700a1d26: e7ff         	b	0x700a1d28 <Udma_chAllocResource+0x2c8> @ imm = #-0x2
700a1d28: 9807         	ldr	r0, [sp, #0x1c]
700a1d2a: 6ec0         	ldr	r0, [r0, #0x6c]
700a1d2c: 9904         	ldr	r1, [sp, #0x10]
700a1d2e: f8d1 110c    	ldr.w	r1, [r1, #0x10c]
700a1d32: 4408         	add	r0, r1
700a1d34: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1d38: e008         	b	0x700a1d4c <Udma_chAllocResource+0x2ec> @ imm = #0x10
700a1d3a: 9807         	ldr	r0, [sp, #0x1c]
700a1d3c: 6f00         	ldr	r0, [r0, #0x70]
700a1d3e: 9904         	ldr	r1, [sp, #0x10]
700a1d40: f8d1 1114    	ldr.w	r1, [r1, #0x114]
700a1d44: 4408         	add	r0, r1
700a1d46: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1d4a: e7ff         	b	0x700a1d4c <Udma_chAllocResource+0x2ec> @ imm = #-0x2
700a1d4c: e7ff         	b	0x700a1d4e <Udma_chAllocResource+0x2ee> @ imm = #-0x2
700a1d4e: e7ff         	b	0x700a1d50 <Udma_chAllocResource+0x2f0> @ imm = #-0x2
700a1d50: 9907         	ldr	r1, [sp, #0x1c]
700a1d52: f101 0090    	add.w	r0, r1, #0x90
700a1d56: f8c1 0080    	str.w	r0, [r1, #0x80]
700a1d5a: 9804         	ldr	r0, [sp, #0x10]
700a1d5c: 9b07         	ldr	r3, [sp, #0x1c]
700a1d5e: f8d3 1080    	ldr.w	r1, [r3, #0x80]
700a1d62: f8bd 200e    	ldrh.w	r2, [sp, #0xe]
700a1d66: 3314         	adds	r3, #0x14
700a1d68: f004 f94a    	bl	0x700a6000 <Udma_ringAlloc> @ imm = #0x4294
700a1d6c: 9006         	str	r0, [sp, #0x18]
700a1d6e: 9806         	ldr	r0, [sp, #0x18]
700a1d70: b128         	cbz	r0, 0x700a1d7e <Udma_chAllocResource+0x31e> @ imm = #0xa
700a1d72: e7ff         	b	0x700a1d74 <Udma_chAllocResource+0x314> @ imm = #-0x2
700a1d74: 9907         	ldr	r1, [sp, #0x1c]
700a1d76: 2000         	movs	r0, #0x0
700a1d78: f8c1 0080    	str.w	r0, [r1, #0x80]
700a1d7c: e017         	b	0x700a1dae <Udma_chAllocResource+0x34e> @ imm = #0x2e
700a1d7e: 9807         	ldr	r0, [sp, #0x1c]
700a1d80: 7840         	ldrb	r0, [r0, #0x1]
700a1d82: 07c0         	lsls	r0, r0, #0x1f
700a1d84: b190         	cbz	r0, 0x700a1dac <Udma_chAllocResource+0x34c> @ imm = #0x24
700a1d86: e7ff         	b	0x700a1d88 <Udma_chAllocResource+0x328> @ imm = #-0x2
700a1d88: 9807         	ldr	r0, [sp, #0x1c]
700a1d8a: 7800         	ldrb	r0, [r0]
700a1d8c: 0780         	lsls	r0, r0, #0x1e
700a1d8e: 2800         	cmp	r0, #0x0
700a1d90: d50c         	bpl	0x700a1dac <Udma_chAllocResource+0x34c> @ imm = #0x18
700a1d92: e7ff         	b	0x700a1d94 <Udma_chAllocResource+0x334> @ imm = #-0x2
700a1d94: 9907         	ldr	r1, [sp, #0x1c]
700a1d96: f8d1 0080    	ldr.w	r0, [r1, #0x80]
700a1d9a: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a1d9e: 8880         	ldrh	r0, [r0, #0x4]
700a1da0: 9a04         	ldr	r2, [sp, #0x10]
700a1da2: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a1da6: 1a80         	subs	r0, r0, r2
700a1da8: 6048         	str	r0, [r1, #0x4]
700a1daa: e7ff         	b	0x700a1dac <Udma_chAllocResource+0x34c> @ imm = #-0x2
700a1dac: e7ff         	b	0x700a1dae <Udma_chAllocResource+0x34e> @ imm = #-0x2
700a1dae: e7ff         	b	0x700a1db0 <Udma_chAllocResource+0x350> @ imm = #-0x2
700a1db0: e7ff         	b	0x700a1db2 <Udma_chAllocResource+0x352> @ imm = #-0x2
700a1db2: 9806         	ldr	r0, [sp, #0x18]
700a1db4: b930         	cbnz	r0, 0x700a1dc4 <Udma_chAllocResource+0x364> @ imm = #0xc
700a1db6: e7ff         	b	0x700a1db8 <Udma_chAllocResource+0x358> @ imm = #-0x2
700a1db8: 9907         	ldr	r1, [sp, #0x1c]
700a1dba: f101 0090    	add.w	r0, r1, #0x90
700a1dbe: f8c1 0084    	str.w	r0, [r1, #0x84]
700a1dc2: e7ff         	b	0x700a1dc4 <Udma_chAllocResource+0x364> @ imm = #-0x2
700a1dc4: 9806         	ldr	r0, [sp, #0x18]
700a1dc6: b928         	cbnz	r0, 0x700a1dd4 <Udma_chAllocResource+0x374> @ imm = #0xa
700a1dc8: e7ff         	b	0x700a1dca <Udma_chAllocResource+0x36a> @ imm = #-0x2
700a1dca: 9907         	ldr	r1, [sp, #0x1c]
700a1dcc: 2000         	movs	r0, #0x0
700a1dce: f8c1 0088    	str.w	r0, [r1, #0x88]
700a1dd2: e7ff         	b	0x700a1dd4 <Udma_chAllocResource+0x374> @ imm = #-0x2
700a1dd4: 9806         	ldr	r0, [sp, #0x18]
700a1dd6: b148         	cbz	r0, 0x700a1dec <Udma_chAllocResource+0x38c> @ imm = #0x12
700a1dd8: e7ff         	b	0x700a1dda <Udma_chAllocResource+0x37a> @ imm = #-0x2
700a1dda: 9807         	ldr	r0, [sp, #0x1c]
700a1ddc: f004 fb30    	bl	0x700a6440 <Udma_chFreeResource> @ imm = #0x4660
700a1de0: 9005         	str	r0, [sp, #0x14]
700a1de2: 9805         	ldr	r0, [sp, #0x14]
700a1de4: b108         	cbz	r0, 0x700a1dea <Udma_chAllocResource+0x38a> @ imm = #0x2
700a1de6: e7ff         	b	0x700a1de8 <Udma_chAllocResource+0x388> @ imm = #-0x2
700a1de8: e7ff         	b	0x700a1dea <Udma_chAllocResource+0x38a> @ imm = #-0x2
700a1dea: e004         	b	0x700a1df6 <Udma_chAllocResource+0x396> @ imm = #0x8
700a1dec: 9804         	ldr	r0, [sp, #0x10]
700a1dee: 9907         	ldr	r1, [sp, #0x1c]
700a1df0: f007 fcae    	bl	0x700a9750 <Udma_chAssignRegOverlay> @ imm = #0x795c
700a1df4: e7ff         	b	0x700a1df6 <Udma_chAllocResource+0x396> @ imm = #-0x2
700a1df6: 9806         	ldr	r0, [sp, #0x18]
700a1df8: b008         	add	sp, #0x20
700a1dfa: bd80         	pop	{r7, pc}

700a1dfc <__aeabi_memcpy8>:
700a1dfc: ea004dea     	b	0x700b55ac <TI_memcpy_small> @ imm = #0x137a8

700a1e00 <strcmp>:
700a1e00: e5d02000     	ldrb	r2, [r0]
700a1e04: e5d13000     	ldrb	r3, [r1]
700a1e08: e3520001     	cmp	r2, #1
700a1e0c: 21520003     	cmphs	r2, r3
700a1e10: 1a004f72     	bne	0x700b5be0 <.Lfastpath_exit> @ imm = #0x13dc8
700a1e14: e16d41f0     	strd	r4, r5, [sp, #-16]!
700a1e18: e1804001     	orr	r4, r0, r1
700a1e1c: e1cd60f8     	strd	r6, r7, [sp, #8]
700a1e20: e3e0c000     	mvn	r12, #0
700a1e24: e1a02e84     	lsl	r2, r4, #29
700a1e28: e3520000     	cmp	r2, #0
700a1e2c: 0a000013     	beq	0x700a1e80 <strcmp+0x80> @ imm = #0x4c
700a1e30: e0204001     	eor	r4, r0, r1
700a1e34: e3140007     	tst	r4, #7
700a1e38: 1a00003e     	bne	0x700a1f38 <strcmp+0x138> @ imm = #0xf8
700a1e3c: e2004007     	and	r4, r0, #7
700a1e40: e3c00007     	bic	r0, r0, #7
700a1e44: e2045003     	and	r5, r4, #3
700a1e48: e3c11007     	bic	r1, r1, #7
700a1e4c: e1a05185     	lsl	r5, r5, #3
700a1e50: e0c021d0     	ldrd	r2, r3, [r0], #16
700a1e54: e3140004     	tst	r4, #4
700a1e58: e0c161d0     	ldrd	r6, r7, [r1], #16
700a1e5c: e1e0451c     	mvn	r4, r12, lsl r5
700a1e60: e1822004     	orr	r2, r2, r4
700a1e64: e1866004     	orr	r6, r6, r4
700a1e68: 0a000006     	beq	0x700a1e88 <strcmp+0x88> @ imm = #0x18
700a1e6c: e1833004     	orr	r3, r3, r4
700a1e70: e1a0200c     	mov	r2, r12
700a1e74: e1877004     	orr	r7, r7, r4
700a1e78: e1a0600c     	mov	r6, r12
700a1e7c: ea000001     	b	0x700a1e88 <strcmp+0x88> @ imm = #0x4
700a1e80: e0c021d0     	ldrd	r2, r3, [r0], #16
700a1e84: e0c161d0     	ldrd	r6, r7, [r1], #16
700a1e88: e6525f9c     	uadd8	r5, r2, r12
700a1e8c: e0224006     	eor	r4, r2, r6
700a1e90: e6844fbc     	sel	r4, r4, r12
700a1e94: e3540000     	cmp	r4, #0
700a1e98: 1a00001b     	bne	0x700a1f0c <strcmp+0x10c> @ imm = #0x6c
700a1e9c: e6535f9c     	uadd8	r5, r3, r12
700a1ea0: e0235007     	eor	r5, r3, r7
700a1ea4: e6855fbc     	sel	r5, r5, r12
700a1ea8: e3550000     	cmp	r5, #0
700a1eac: 1a00000b     	bne	0x700a1ee0 <strcmp+0xe0> @ imm = #0x2c
700a1eb0: e14020d8     	ldrd	r2, r3, [r0, #-8]
700a1eb4: e14160d8     	ldrd	r6, r7, [r1, #-8]
700a1eb8: e6525f9c     	uadd8	r5, r2, r12
700a1ebc: e0224006     	eor	r4, r2, r6
700a1ec0: e6844fbc     	sel	r4, r4, r12
700a1ec4: e6535f9c     	uadd8	r5, r3, r12
700a1ec8: e0235007     	eor	r5, r3, r7
700a1ecc: e6855fbc     	sel	r5, r5, r12
700a1ed0: e1955004     	orrs	r5, r5, r4
700a1ed4: 0affffe9     	beq	0x700a1e80 <strcmp+0x80> @ imm = #-0x5c
700a1ed8: e3540000     	cmp	r4, #0
700a1edc: 1a00000a     	bne	0x700a1f0c <strcmp+0x10c> @ imm = #0x28
700a1ee0: e6bf5f35     	rev	r5, r5
700a1ee4: e16f4f15     	clz	r4, r5
700a1ee8: e3c44007     	bic	r4, r4, #7
700a1eec: e1a01437     	lsr	r1, r7, r4
700a1ef0: e1cd60d8     	ldrd	r6, r7, [sp, #8]
700a1ef4: e1a03433     	lsr	r3, r3, r4
700a1ef8: e20300ff     	and	r0, r3, #255
700a1efc: e20110ff     	and	r1, r1, #255
700a1f00: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1f04: e0400001     	sub	r0, r0, r1
700a1f08: e12fff1e     	bx	lr
700a1f0c: e6bf4f34     	rev	r4, r4
700a1f10: e16f4f14     	clz	r4, r4
700a1f14: e3c44007     	bic	r4, r4, #7
700a1f18: e1a01436     	lsr	r1, r6, r4
700a1f1c: e1cd60d8     	ldrd	r6, r7, [sp, #8]
700a1f20: e1a02432     	lsr	r2, r2, r4
700a1f24: e20200ff     	and	r0, r2, #255
700a1f28: e20110ff     	and	r1, r1, #255
700a1f2c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1f30: e0400001     	sub	r0, r0, r1
700a1f34: e12fff1e     	bx	lr
700a1f38: e3140003     	tst	r4, #3
700a1f3c: 1a000022     	bne	0x700a1fcc <strcmp+0x1cc> @ imm = #0x88
700a1f40: e2104003     	ands	r4, r0, #3
700a1f44: 1a000017     	bne	0x700a1fa8 <strcmp+0x1a8> @ imm = #0x5c
700a1f48: e4902008     	ldr	r2, [r0], #8
700a1f4c: e4913008     	ldr	r3, [r1], #8
700a1f50: e6525f9c     	uadd8	r5, r2, r12
700a1f54: e0225003     	eor	r5, r2, r3
700a1f58: e6855fbc     	sel	r5, r5, r12
700a1f5c: e3550000     	cmp	r5, #0
700a1f60: 1a000006     	bne	0x700a1f80 <strcmp+0x180> @ imm = #0x18
700a1f64: e5102004     	ldr	r2, [r0, #-0x4]
700a1f68: e5113004     	ldr	r3, [r1, #-0x4]
700a1f6c: e6525f9c     	uadd8	r5, r2, r12
700a1f70: e0225003     	eor	r5, r2, r3
700a1f74: e6855fbc     	sel	r5, r5, r12
700a1f78: e3550000     	cmp	r5, #0
700a1f7c: 0afffff1     	beq	0x700a1f48 <strcmp+0x148> @ imm = #-0x3c
700a1f80: e6bf5f35     	rev	r5, r5
700a1f84: e16f4f15     	clz	r4, r5
700a1f88: e3c44007     	bic	r4, r4, #7
700a1f8c: e1a01433     	lsr	r1, r3, r4
700a1f90: e1a02432     	lsr	r2, r2, r4
700a1f94: e20200ff     	and	r0, r2, #255
700a1f98: e20110ff     	and	r1, r1, #255
700a1f9c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1fa0: e0400001     	sub	r0, r0, r1
700a1fa4: e12fff1e     	bx	lr
700a1fa8: e1a04184     	lsl	r4, r4, #3
700a1fac: e3c00003     	bic	r0, r0, #3
700a1fb0: e4902008     	ldr	r2, [r0], #8
700a1fb4: e3c11003     	bic	r1, r1, #3
700a1fb8: e4913008     	ldr	r3, [r1], #8
700a1fbc: e1e0441c     	mvn	r4, r12, lsl r4
700a1fc0: e1822004     	orr	r2, r2, r4
700a1fc4: e1833004     	orr	r3, r3, r4
700a1fc8: eaffffe0     	b	0x700a1f50 <strcmp+0x150> @ imm = #-0x80
700a1fcc: e2104003     	ands	r4, r0, #3
700a1fd0: 0a000015     	beq	0x700a202c <strcmp+0x22c> @ imm = #0x54
700a1fd4: e0411004     	sub	r1, r1, r4
700a1fd8: e3c00003     	bic	r0, r0, #3
700a1fdc: e1b04f84     	lsls	r4, r4, #31
700a1fe0: e4902004     	ldr	r2, [r0], #4
700a1fe4: 0a000006     	beq	0x700a2004 <strcmp+0x204> @ imm = #0x18
700a1fe8: 2a00000e     	bhs	0x700a2028 <strcmp+0x228> @ imm = #0x38
700a1fec: e5d13002     	ldrb	r3, [r1, #0x2]
700a1ff0: e6ef4872     	uxtb	r4, r2, ror #16
700a1ff4: e0544003     	subs	r4, r4, r3
700a1ff8: 1a000007     	bne	0x700a201c <strcmp+0x21c> @ imm = #0x1c
700a1ffc: e3530000     	cmp	r3, #0
700a2000: 0a000005     	beq	0x700a201c <strcmp+0x21c> @ imm = #0x14
700a2004: e5d13003     	ldrb	r3, [r1, #0x3]
700a2008: e6ef4c72     	uxtb	r4, r2, ror #24
700a200c: e0544003     	subs	r4, r4, r3
700a2010: 1a000001     	bne	0x700a201c <strcmp+0x21c> @ imm = #0x4
700a2014: e3530000     	cmp	r3, #0
700a2018: 1a000002     	bne	0x700a2028 <strcmp+0x228> @ imm = #0x8
700a201c: e1a00004     	mov	r0, r4
700a2020: e49d4010     	ldr	r4, [sp], #16
700a2024: e12fff1e     	bx	lr
700a2028: e2811004     	add	r1, r1, #4
700a202c: e4902004     	ldr	r2, [r0], #4
700a2030: e1b04f81     	lsls	r4, r1, #31
700a2034: e3c11003     	bic	r1, r1, #3
700a2038: e4913004     	ldr	r3, [r1], #4
700a203c: 8a00002f     	bhi	0x700a2100 <strcmp+0x300> @ imm = #0xbc
700a2040: 2a000017     	bhs	0x700a20a4 <strcmp+0x2a4> @ imm = #0x5c
700a2044: e3c244ff     	bic	r4, r2, #-16777216
700a2048: e6525f9c     	uadd8	r5, r2, r12
700a204c: e0345423     	eors	r5, r4, r3, lsr #8
700a2050: e6855fbc     	sel	r5, r5, r12
700a2054: 1a000007     	bne	0x700a2078 <strcmp+0x278> @ imm = #0x1c
700a2058: e3550000     	cmp	r5, #0
700a205c: 1a000007     	bne	0x700a2080 <strcmp+0x280> @ imm = #0x1c
700a2060: e4913004     	ldr	r3, [r1], #4
700a2064: e0244002     	eor	r4, r4, r2
700a2068: e1540c03     	cmp	r4, r3, lsl #24
700a206c: 1a000009     	bne	0x700a2098 <strcmp+0x298> @ imm = #0x24
700a2070: e4902004     	ldr	r2, [r0], #4
700a2074: eafffff2     	b	0x700a2044 <strcmp+0x244> @ imm = #-0x38
700a2078: e1a03423     	lsr	r3, r3, #8
700a207c: ea000037     	b	0x700a2160 <strcmp+0x360> @ imm = #0xdc
700a2080: e3d554ff     	bics	r5, r5, #-16777216
700a2084: 1a000032     	bne	0x700a2154 <strcmp+0x354> @ imm = #0xc8
700a2088: e5d10000     	ldrb	r0, [r1]
700a208c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a2090: e2600000     	rsb	r0, r0, #0
700a2094: e12fff1e     	bx	lr
700a2098: e1a02c22     	lsr	r2, r2, #24
700a209c: e20330ff     	and	r3, r3, #255
700a20a0: ea00002e     	b	0x700a2160 <strcmp+0x360> @ imm = #0xb8
700a20a4: e002482c     	and	r4, r2, r12, lsr #16
700a20a8: e6525f9c     	uadd8	r5, r2, r12
700a20ac: e0345823     	eors	r5, r4, r3, lsr #16
700a20b0: e6855fbc     	sel	r5, r5, r12
700a20b4: 1a000007     	bne	0x700a20d8 <strcmp+0x2d8> @ imm = #0x1c
700a20b8: e3550000     	cmp	r5, #0
700a20bc: 1a000007     	bne	0x700a20e0 <strcmp+0x2e0> @ imm = #0x1c
700a20c0: e4913004     	ldr	r3, [r1], #4
700a20c4: e0244002     	eor	r4, r4, r2
700a20c8: e1540803     	cmp	r4, r3, lsl #16
700a20cc: 1a000008     	bne	0x700a20f4 <strcmp+0x2f4> @ imm = #0x20
700a20d0: e4902004     	ldr	r2, [r0], #4
700a20d4: eafffff2     	b	0x700a20a4 <strcmp+0x2a4> @ imm = #-0x38
700a20d8: e1a03823     	lsr	r3, r3, #16
700a20dc: ea00001f     	b	0x700a2160 <strcmp+0x360> @ imm = #0x7c
700a20e0: e015582c     	ands	r5, r5, r12, lsr #16
700a20e4: 1a00001a     	bne	0x700a2154 <strcmp+0x354> @ imm = #0x68
700a20e8: e1d130b0     	ldrh	r3, [r1]
700a20ec: e1a02822     	lsr	r2, r2, #16
700a20f0: ea00001a     	b	0x700a2160 <strcmp+0x360> @ imm = #0x68
700a20f4: e1a02822     	lsr	r2, r2, #16
700a20f8: e003382c     	and	r3, r3, r12, lsr #16
700a20fc: ea000017     	b	0x700a2160 <strcmp+0x360> @ imm = #0x5c
700a2100: e20240ff     	and	r4, r2, #255
700a2104: e6525f9c     	uadd8	r5, r2, r12
700a2108: e0345c23     	eors	r5, r4, r3, lsr #24
700a210c: e6855fbc     	sel	r5, r5, r12
700a2110: 1a000007     	bne	0x700a2134 <strcmp+0x334> @ imm = #0x1c
700a2114: e3550000     	cmp	r5, #0
700a2118: 1a000007     	bne	0x700a213c <strcmp+0x33c> @ imm = #0x1c
700a211c: e4913004     	ldr	r3, [r1], #4
700a2120: e0244002     	eor	r4, r4, r2
700a2124: e1540403     	cmp	r4, r3, lsl #8
700a2128: 1a000006     	bne	0x700a2148 <strcmp+0x348> @ imm = #0x18
700a212c: e4902004     	ldr	r2, [r0], #4
700a2130: eafffff2     	b	0x700a2100 <strcmp+0x300> @ imm = #-0x38
700a2134: e1a03c23     	lsr	r3, r3, #24
700a2138: ea000008     	b	0x700a2160 <strcmp+0x360> @ imm = #0x20
700a213c: e31500ff     	tst	r5, #255
700a2140: 1a000003     	bne	0x700a2154 <strcmp+0x354> @ imm = #0xc
700a2144: e5913000     	ldr	r3, [r1]
700a2148: e1a02422     	lsr	r2, r2, #8
700a214c: e3c334ff     	bic	r3, r3, #-16777216
700a2150: ea000002     	b	0x700a2160 <strcmp+0x360> @ imm = #0x8
700a2154: e3a00000     	mov	r0, #0
700a2158: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a215c: e12fff1e     	bx	lr
700a2160: e6bf2f32     	rev	r2, r2
700a2164: e6bf3f33     	rev	r3, r3
700a2168: e6524f9c     	uadd8	r4, r2, r12
700a216c: e0224003     	eor	r4, r2, r3
700a2170: e6845fbc     	sel	r5, r4, r12
700a2174: e16f4f15     	clz	r4, r5
700a2178: e1a02412     	lsl	r2, r2, r4
700a217c: e1a03413     	lsl	r3, r3, r4
700a2180: e1a00c22     	lsr	r0, r2, #24
700a2184: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a2188: e0400c23     	sub	r0, r0, r3, lsr #24
700a218c: e12fff1e     	bx	lr

700a2190 <_tx_thread_suspend>:
700a2190: b580         	push	{r7, lr}
700a2192: b08c         	sub	sp, #0x30
700a2194: 900a         	str	r0, [sp, #0x28]
700a2196: f64a 40ec    	movw	r0, #0xacec
700a219a: f2c7 0008    	movt	r0, #0x7008
700a219e: 6800         	ldr	r0, [r0]
700a21a0: 9008         	str	r0, [sp, #0x20]
700a21a2: f001 e9f8    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #0x13f0
700a21a6: 9009         	str	r0, [sp, #0x24]
700a21a8: 980a         	ldr	r0, [sp, #0x28]
700a21aa: 9908         	ldr	r1, [sp, #0x20]
700a21ac: 4288         	cmp	r0, r1
700a21ae: d108         	bne	0x700a21c2 <_tx_thread_suspend+0x32> @ imm = #0x10
700a21b0: e7ff         	b	0x700a21b2 <_tx_thread_suspend+0x22> @ imm = #-0x2
700a21b2: 980a         	ldr	r0, [sp, #0x28]
700a21b4: 69c0         	ldr	r0, [r0, #0x1c]
700a21b6: f64a 5124    	movw	r1, #0xad24
700a21ba: f2c7 0108    	movt	r1, #0x7008
700a21be: 6008         	str	r0, [r1]
700a21c0: e7ff         	b	0x700a21c2 <_tx_thread_suspend+0x32> @ imm = #-0x2
700a21c2: 980a         	ldr	r0, [sp, #0x28]
700a21c4: 6b40         	ldr	r0, [r0, #0x34]
700a21c6: 2800         	cmp	r0, #0x0
700a21c8: f040 817e    	bne.w	0x700a24c8 <_tx_thread_suspend+0x338> @ imm = #0x2fc
700a21cc: e7ff         	b	0x700a21ce <_tx_thread_suspend+0x3e> @ imm = #-0x2
700a21ce: 2000         	movs	r0, #0x0
700a21d0: 9007         	str	r0, [sp, #0x1c]
700a21d2: f648 2068    	movw	r0, #0x8a68
700a21d6: f2c7 000b    	movt	r0, #0x700b
700a21da: 6800         	ldr	r0, [r0]
700a21dc: b988         	cbnz	r0, 0x700a2202 <_tx_thread_suspend+0x72> @ imm = #0x22
700a21de: e7ff         	b	0x700a21e0 <_tx_thread_suspend+0x50> @ imm = #-0x2
700a21e0: 9808         	ldr	r0, [sp, #0x20]
700a21e2: 990a         	ldr	r1, [sp, #0x28]
700a21e4: 4288         	cmp	r0, r1
700a21e6: d10b         	bne	0x700a2200 <_tx_thread_suspend+0x70> @ imm = #0x16
700a21e8: e7ff         	b	0x700a21ea <_tx_thread_suspend+0x5a> @ imm = #-0x2
700a21ea: f64a 40fc    	movw	r0, #0xacfc
700a21ee: f2c7 0008    	movt	r0, #0x7008
700a21f2: 6800         	ldr	r0, [r0]
700a21f4: b118         	cbz	r0, 0x700a21fe <_tx_thread_suspend+0x6e> @ imm = #0x6
700a21f6: e7ff         	b	0x700a21f8 <_tx_thread_suspend+0x68> @ imm = #-0x2
700a21f8: 2014         	movs	r0, #0x14
700a21fa: 9007         	str	r0, [sp, #0x1c]
700a21fc: e7ff         	b	0x700a21fe <_tx_thread_suspend+0x6e> @ imm = #-0x2
700a21fe: e7ff         	b	0x700a2200 <_tx_thread_suspend+0x70> @ imm = #-0x2
700a2200: e7ff         	b	0x700a2202 <_tx_thread_suspend+0x72> @ imm = #-0x2
700a2202: 9807         	ldr	r0, [sp, #0x1c]
700a2204: 2800         	cmp	r0, #0x0
700a2206: f040 815e    	bne.w	0x700a24c6 <_tx_thread_suspend+0x336> @ imm = #0x2bc
700a220a: e7ff         	b	0x700a220c <_tx_thread_suspend+0x7c> @ imm = #-0x2
700a220c: 990a         	ldr	r1, [sp, #0x28]
700a220e: 2003         	movs	r0, #0x3
700a2210: 6348         	str	r0, [r1, #0x34]
700a2212: 980a         	ldr	r0, [sp, #0x28]
700a2214: 6b00         	ldr	r0, [r0, #0x30]
700a2216: 9006         	str	r0, [sp, #0x18]
700a2218: 980a         	ldr	r0, [sp, #0x28]
700a221a: 6a00         	ldr	r0, [r0, #0x20]
700a221c: 9001         	str	r0, [sp, #0x4]
700a221e: 980a         	ldr	r0, [sp, #0x28]
700a2220: 6a40         	ldr	r0, [r0, #0x24]
700a2222: 9000         	str	r0, [sp]
700a2224: 9801         	ldr	r0, [sp, #0x4]
700a2226: 990a         	ldr	r1, [sp, #0x28]
700a2228: 4288         	cmp	r0, r1
700a222a: d01b         	beq	0x700a2264 <_tx_thread_suspend+0xd4> @ imm = #0x36
700a222c: e7ff         	b	0x700a222e <_tx_thread_suspend+0x9e> @ imm = #-0x2
700a222e: 9800         	ldr	r0, [sp]
700a2230: 9901         	ldr	r1, [sp, #0x4]
700a2232: 6248         	str	r0, [r1, #0x24]
700a2234: 9801         	ldr	r0, [sp, #0x4]
700a2236: 9900         	ldr	r1, [sp]
700a2238: 6208         	str	r0, [r1, #0x20]
700a223a: 9906         	ldr	r1, [sp, #0x18]
700a223c: f64a 2034    	movw	r0, #0xaa34
700a2240: f2c7 0008    	movt	r0, #0x7008
700a2244: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a2248: 990a         	ldr	r1, [sp, #0x28]
700a224a: 4288         	cmp	r0, r1
700a224c: d109         	bne	0x700a2262 <_tx_thread_suspend+0xd2> @ imm = #0x12
700a224e: e7ff         	b	0x700a2250 <_tx_thread_suspend+0xc0> @ imm = #-0x2
700a2250: 9801         	ldr	r0, [sp, #0x4]
700a2252: 9a06         	ldr	r2, [sp, #0x18]
700a2254: f64a 2134    	movw	r1, #0xaa34
700a2258: f2c7 0108    	movt	r1, #0x7008
700a225c: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a2260: e7ff         	b	0x700a2262 <_tx_thread_suspend+0xd2> @ imm = #-0x2
700a2262: e0d6         	b	0x700a2412 <_tx_thread_suspend+0x282> @ imm = #0x1ac
700a2264: 9a06         	ldr	r2, [sp, #0x18]
700a2266: f64a 2034    	movw	r0, #0xaa34
700a226a: f2c7 0008    	movt	r0, #0x7008
700a226e: 2100         	movs	r1, #0x0
700a2270: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700a2274: 9a06         	ldr	r2, [sp, #0x18]
700a2276: 2001         	movs	r0, #0x1
700a2278: 4090         	lsls	r0, r2
700a227a: 9003         	str	r0, [sp, #0xc]
700a227c: f64a 5000    	movw	r0, #0xad00
700a2280: f2c7 0008    	movt	r0, #0x7008
700a2284: 6802         	ldr	r2, [r0]
700a2286: 9b03         	ldr	r3, [sp, #0xc]
700a2288: ea22 0203    	bic.w	r2, r2, r3
700a228c: 6002         	str	r2, [r0]
700a228e: 9105         	str	r1, [sp, #0x14]
700a2290: 6800         	ldr	r0, [r0]
700a2292: 9004         	str	r0, [sp, #0x10]
700a2294: 9804         	ldr	r0, [sp, #0x10]
700a2296: bb30         	cbnz	r0, 0x700a22e6 <_tx_thread_suspend+0x156> @ imm = #0x4c
700a2298: e7ff         	b	0x700a229a <_tx_thread_suspend+0x10a> @ imm = #-0x2
700a229a: f64a 41f4    	movw	r1, #0xacf4
700a229e: f2c7 0108    	movt	r1, #0x7008
700a22a2: 2020         	movs	r0, #0x20
700a22a4: 6008         	str	r0, [r1]
700a22a6: f64a 41f0    	movw	r1, #0xacf0
700a22aa: f2c7 0108    	movt	r1, #0x7008
700a22ae: 2000         	movs	r0, #0x0
700a22b0: 6008         	str	r0, [r1]
700a22b2: 9809         	ldr	r0, [sp, #0x24]
700a22b4: f000 eae8    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0x5d0
700a22b8: f64a 40fc    	movw	r0, #0xacfc
700a22bc: f2c7 0008    	movt	r0, #0x7008
700a22c0: 6800         	ldr	r0, [r0]
700a22c2: 9002         	str	r0, [sp, #0x8]
700a22c4: 9802         	ldr	r0, [sp, #0x8]
700a22c6: f648 2168    	movw	r1, #0x8a68
700a22ca: f2c7 010b    	movt	r1, #0x700b
700a22ce: 6809         	ldr	r1, [r1]
700a22d0: 4308         	orrs	r0, r1
700a22d2: 9002         	str	r0, [sp, #0x8]
700a22d4: 9802         	ldr	r0, [sp, #0x8]
700a22d6: b918         	cbnz	r0, 0x700a22e0 <_tx_thread_suspend+0x150> @ imm = #0x6
700a22d8: e7ff         	b	0x700a22da <_tx_thread_suspend+0x14a> @ imm = #-0x2
700a22da: f010 ef72    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0x10ee4
700a22de: e7ff         	b	0x700a22e0 <_tx_thread_suspend+0x150> @ imm = #-0x2
700a22e0: 2000         	movs	r0, #0x0
700a22e2: 900b         	str	r0, [sp, #0x2c]
700a22e4: e117         	b	0x700a2516 <_tx_thread_suspend+0x386> @ imm = #0x22e
700a22e6: 2000         	movs	r0, #0x0
700a22e8: 9003         	str	r0, [sp, #0xc]
700a22ea: 9804         	ldr	r0, [sp, #0x10]
700a22ec: 4241         	rsbs	r1, r0, #0
700a22ee: 4008         	ands	r0, r1
700a22f0: 9004         	str	r0, [sp, #0x10]
700a22f2: 9804         	ldr	r0, [sp, #0x10]
700a22f4: 280f         	cmp	r0, #0xf
700a22f6: d811         	bhi	0x700a231c <_tx_thread_suspend+0x18c> @ imm = #0x22
700a22f8: e7ff         	b	0x700a22fa <_tx_thread_suspend+0x16a> @ imm = #-0x2
700a22fa: 9804         	ldr	r0, [sp, #0x10]
700a22fc: 2804         	cmp	r0, #0x4
700a22fe: d307         	blo	0x700a2310 <_tx_thread_suspend+0x180> @ imm = #0xe
700a2300: e7ff         	b	0x700a2302 <_tx_thread_suspend+0x172> @ imm = #-0x2
700a2302: 9804         	ldr	r0, [sp, #0x10]
700a2304: 0880         	lsrs	r0, r0, #0x2
700a2306: 9004         	str	r0, [sp, #0x10]
700a2308: 9803         	ldr	r0, [sp, #0xc]
700a230a: 3002         	adds	r0, #0x2
700a230c: 9003         	str	r0, [sp, #0xc]
700a230e: e7ff         	b	0x700a2310 <_tx_thread_suspend+0x180> @ imm = #-0x2
700a2310: 9803         	ldr	r0, [sp, #0xc]
700a2312: 9904         	ldr	r1, [sp, #0x10]
700a2314: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a2318: 9003         	str	r0, [sp, #0xc]
700a231a: e070         	b	0x700a23fe <_tx_thread_suspend+0x26e> @ imm = #0xe0
700a231c: 9804         	ldr	r0, [sp, #0x10]
700a231e: 28ff         	cmp	r0, #0xff
700a2320: d817         	bhi	0x700a2352 <_tx_thread_suspend+0x1c2> @ imm = #0x2e
700a2322: e7ff         	b	0x700a2324 <_tx_thread_suspend+0x194> @ imm = #-0x2
700a2324: 9804         	ldr	r0, [sp, #0x10]
700a2326: 0900         	lsrs	r0, r0, #0x4
700a2328: 9004         	str	r0, [sp, #0x10]
700a232a: 9803         	ldr	r0, [sp, #0xc]
700a232c: 3004         	adds	r0, #0x4
700a232e: 9003         	str	r0, [sp, #0xc]
700a2330: 9804         	ldr	r0, [sp, #0x10]
700a2332: 2804         	cmp	r0, #0x4
700a2334: d307         	blo	0x700a2346 <_tx_thread_suspend+0x1b6> @ imm = #0xe
700a2336: e7ff         	b	0x700a2338 <_tx_thread_suspend+0x1a8> @ imm = #-0x2
700a2338: 9804         	ldr	r0, [sp, #0x10]
700a233a: 0880         	lsrs	r0, r0, #0x2
700a233c: 9004         	str	r0, [sp, #0x10]
700a233e: 9803         	ldr	r0, [sp, #0xc]
700a2340: 3002         	adds	r0, #0x2
700a2342: 9003         	str	r0, [sp, #0xc]
700a2344: e7ff         	b	0x700a2346 <_tx_thread_suspend+0x1b6> @ imm = #-0x2
700a2346: 9803         	ldr	r0, [sp, #0xc]
700a2348: 9904         	ldr	r1, [sp, #0x10]
700a234a: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a234e: 9003         	str	r0, [sp, #0xc]
700a2350: e054         	b	0x700a23fc <_tx_thread_suspend+0x26c> @ imm = #0xa8
700a2352: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700a2356: bb10         	cbnz	r0, 0x700a239e <_tx_thread_suspend+0x20e> @ imm = #0x44
700a2358: e7ff         	b	0x700a235a <_tx_thread_suspend+0x1ca> @ imm = #-0x2
700a235a: 9804         	ldr	r0, [sp, #0x10]
700a235c: 0a00         	lsrs	r0, r0, #0x8
700a235e: 9004         	str	r0, [sp, #0x10]
700a2360: 9803         	ldr	r0, [sp, #0xc]
700a2362: 3008         	adds	r0, #0x8
700a2364: 9003         	str	r0, [sp, #0xc]
700a2366: 9804         	ldr	r0, [sp, #0x10]
700a2368: 2810         	cmp	r0, #0x10
700a236a: d307         	blo	0x700a237c <_tx_thread_suspend+0x1ec> @ imm = #0xe
700a236c: e7ff         	b	0x700a236e <_tx_thread_suspend+0x1de> @ imm = #-0x2
700a236e: 9804         	ldr	r0, [sp, #0x10]
700a2370: 0900         	lsrs	r0, r0, #0x4
700a2372: 9004         	str	r0, [sp, #0x10]
700a2374: 9803         	ldr	r0, [sp, #0xc]
700a2376: 3004         	adds	r0, #0x4
700a2378: 9003         	str	r0, [sp, #0xc]
700a237a: e7ff         	b	0x700a237c <_tx_thread_suspend+0x1ec> @ imm = #-0x2
700a237c: 9804         	ldr	r0, [sp, #0x10]
700a237e: 2804         	cmp	r0, #0x4
700a2380: d307         	blo	0x700a2392 <_tx_thread_suspend+0x202> @ imm = #0xe
700a2382: e7ff         	b	0x700a2384 <_tx_thread_suspend+0x1f4> @ imm = #-0x2
700a2384: 9804         	ldr	r0, [sp, #0x10]
700a2386: 0880         	lsrs	r0, r0, #0x2
700a2388: 9004         	str	r0, [sp, #0x10]
700a238a: 9803         	ldr	r0, [sp, #0xc]
700a238c: 3002         	adds	r0, #0x2
700a238e: 9003         	str	r0, [sp, #0xc]
700a2390: e7ff         	b	0x700a2392 <_tx_thread_suspend+0x202> @ imm = #-0x2
700a2392: 9803         	ldr	r0, [sp, #0xc]
700a2394: 9904         	ldr	r1, [sp, #0x10]
700a2396: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a239a: 9003         	str	r0, [sp, #0xc]
700a239c: e02d         	b	0x700a23fa <_tx_thread_suspend+0x26a> @ imm = #0x5a
700a239e: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700a23a2: 9004         	str	r0, [sp, #0x10]
700a23a4: 9803         	ldr	r0, [sp, #0xc]
700a23a6: 3010         	adds	r0, #0x10
700a23a8: 9003         	str	r0, [sp, #0xc]
700a23aa: 9804         	ldr	r0, [sp, #0x10]
700a23ac: f5b0 7f80    	cmp.w	r0, #0x100
700a23b0: d307         	blo	0x700a23c2 <_tx_thread_suspend+0x232> @ imm = #0xe
700a23b2: e7ff         	b	0x700a23b4 <_tx_thread_suspend+0x224> @ imm = #-0x2
700a23b4: 9804         	ldr	r0, [sp, #0x10]
700a23b6: 0a00         	lsrs	r0, r0, #0x8
700a23b8: 9004         	str	r0, [sp, #0x10]
700a23ba: 9803         	ldr	r0, [sp, #0xc]
700a23bc: 3008         	adds	r0, #0x8
700a23be: 9003         	str	r0, [sp, #0xc]
700a23c0: e7ff         	b	0x700a23c2 <_tx_thread_suspend+0x232> @ imm = #-0x2
700a23c2: 9804         	ldr	r0, [sp, #0x10]
700a23c4: 2810         	cmp	r0, #0x10
700a23c6: d307         	blo	0x700a23d8 <_tx_thread_suspend+0x248> @ imm = #0xe
700a23c8: e7ff         	b	0x700a23ca <_tx_thread_suspend+0x23a> @ imm = #-0x2
700a23ca: 9804         	ldr	r0, [sp, #0x10]
700a23cc: 0900         	lsrs	r0, r0, #0x4
700a23ce: 9004         	str	r0, [sp, #0x10]
700a23d0: 9803         	ldr	r0, [sp, #0xc]
700a23d2: 3004         	adds	r0, #0x4
700a23d4: 9003         	str	r0, [sp, #0xc]
700a23d6: e7ff         	b	0x700a23d8 <_tx_thread_suspend+0x248> @ imm = #-0x2
700a23d8: 9804         	ldr	r0, [sp, #0x10]
700a23da: 2804         	cmp	r0, #0x4
700a23dc: d307         	blo	0x700a23ee <_tx_thread_suspend+0x25e> @ imm = #0xe
700a23de: e7ff         	b	0x700a23e0 <_tx_thread_suspend+0x250> @ imm = #-0x2
700a23e0: 9804         	ldr	r0, [sp, #0x10]
700a23e2: 0880         	lsrs	r0, r0, #0x2
700a23e4: 9004         	str	r0, [sp, #0x10]
700a23e6: 9803         	ldr	r0, [sp, #0xc]
700a23e8: 3002         	adds	r0, #0x2
700a23ea: 9003         	str	r0, [sp, #0xc]
700a23ec: e7ff         	b	0x700a23ee <_tx_thread_suspend+0x25e> @ imm = #-0x2
700a23ee: 9803         	ldr	r0, [sp, #0xc]
700a23f0: 9904         	ldr	r1, [sp, #0x10]
700a23f2: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a23f6: 9003         	str	r0, [sp, #0xc]
700a23f8: e7ff         	b	0x700a23fa <_tx_thread_suspend+0x26a> @ imm = #-0x2
700a23fa: e7ff         	b	0x700a23fc <_tx_thread_suspend+0x26c> @ imm = #-0x2
700a23fc: e7ff         	b	0x700a23fe <_tx_thread_suspend+0x26e> @ imm = #-0x2
700a23fe: 9805         	ldr	r0, [sp, #0x14]
700a2400: 9903         	ldr	r1, [sp, #0xc]
700a2402: 4408         	add	r0, r1
700a2404: f64a 41f4    	movw	r1, #0xacf4
700a2408: f2c7 0108    	movt	r1, #0x7008
700a240c: 6008         	str	r0, [r1]
700a240e: e7ff         	b	0x700a2410 <_tx_thread_suspend+0x280> @ imm = #-0x2
700a2410: e7ff         	b	0x700a2412 <_tx_thread_suspend+0x282> @ imm = #-0x2
700a2412: 980a         	ldr	r0, [sp, #0x28]
700a2414: f64a 41f0    	movw	r1, #0xacf0
700a2418: f2c7 0108    	movt	r1, #0x7008
700a241c: 6809         	ldr	r1, [r1]
700a241e: 4288         	cmp	r0, r1
700a2420: d12a         	bne	0x700a2478 <_tx_thread_suspend+0x2e8> @ imm = #0x54
700a2422: e7ff         	b	0x700a2424 <_tx_thread_suspend+0x294> @ imm = #-0x2
700a2424: f64a 40f4    	movw	r0, #0xacf4
700a2428: f2c7 0008    	movt	r0, #0x7008
700a242c: 6801         	ldr	r1, [r0]
700a242e: f64a 2034    	movw	r0, #0xaa34
700a2432: f2c7 0008    	movt	r0, #0x7008
700a2436: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a243a: f64a 41f0    	movw	r1, #0xacf0
700a243e: f2c7 0108    	movt	r1, #0x7008
700a2442: 6008         	str	r0, [r1]
700a2444: 9809         	ldr	r0, [sp, #0x24]
700a2446: f000 ea20    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0x440
700a244a: f64a 40fc    	movw	r0, #0xacfc
700a244e: f2c7 0008    	movt	r0, #0x7008
700a2452: 6800         	ldr	r0, [r0]
700a2454: 9002         	str	r0, [sp, #0x8]
700a2456: 9802         	ldr	r0, [sp, #0x8]
700a2458: f648 2168    	movw	r1, #0x8a68
700a245c: f2c7 010b    	movt	r1, #0x700b
700a2460: 6809         	ldr	r1, [r1]
700a2462: 4308         	orrs	r0, r1
700a2464: 9002         	str	r0, [sp, #0x8]
700a2466: 9802         	ldr	r0, [sp, #0x8]
700a2468: b918         	cbnz	r0, 0x700a2472 <_tx_thread_suspend+0x2e2> @ imm = #0x6
700a246a: e7ff         	b	0x700a246c <_tx_thread_suspend+0x2dc> @ imm = #-0x2
700a246c: f010 eea8    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0x10d50
700a2470: e7ff         	b	0x700a2472 <_tx_thread_suspend+0x2e2> @ imm = #-0x2
700a2472: 2000         	movs	r0, #0x0
700a2474: 900b         	str	r0, [sp, #0x2c]
700a2476: e04e         	b	0x700a2516 <_tx_thread_suspend+0x386> @ imm = #0x9c
700a2478: 9809         	ldr	r0, [sp, #0x24]
700a247a: f000 ea06    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0x40c
700a247e: 9808         	ldr	r0, [sp, #0x20]
700a2480: f64a 41f0    	movw	r1, #0xacf0
700a2484: f2c7 0108    	movt	r1, #0x7008
700a2488: 6809         	ldr	r1, [r1]
700a248a: 4288         	cmp	r0, r1
700a248c: d015         	beq	0x700a24ba <_tx_thread_suspend+0x32a> @ imm = #0x2a
700a248e: e7ff         	b	0x700a2490 <_tx_thread_suspend+0x300> @ imm = #-0x2
700a2490: f64a 40fc    	movw	r0, #0xacfc
700a2494: f2c7 0008    	movt	r0, #0x7008
700a2498: 6800         	ldr	r0, [r0]
700a249a: 9002         	str	r0, [sp, #0x8]
700a249c: 9802         	ldr	r0, [sp, #0x8]
700a249e: f648 2168    	movw	r1, #0x8a68
700a24a2: f2c7 010b    	movt	r1, #0x700b
700a24a6: 6809         	ldr	r1, [r1]
700a24a8: 4308         	orrs	r0, r1
700a24aa: 9002         	str	r0, [sp, #0x8]
700a24ac: 9802         	ldr	r0, [sp, #0x8]
700a24ae: b918         	cbnz	r0, 0x700a24b8 <_tx_thread_suspend+0x328> @ imm = #0x6
700a24b0: e7ff         	b	0x700a24b2 <_tx_thread_suspend+0x322> @ imm = #-0x2
700a24b2: f010 ee86    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0x10d0c
700a24b6: e7ff         	b	0x700a24b8 <_tx_thread_suspend+0x328> @ imm = #-0x2
700a24b8: e7ff         	b	0x700a24ba <_tx_thread_suspend+0x32a> @ imm = #-0x2
700a24ba: f001 e86c    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #0x10d8
700a24be: 9009         	str	r0, [sp, #0x24]
700a24c0: 2000         	movs	r0, #0x0
700a24c2: 9007         	str	r0, [sp, #0x1c]
700a24c4: e7ff         	b	0x700a24c6 <_tx_thread_suspend+0x336> @ imm = #-0x2
700a24c6: e020         	b	0x700a250a <_tx_thread_suspend+0x37a> @ imm = #0x40
700a24c8: 980a         	ldr	r0, [sp, #0x28]
700a24ca: 6b40         	ldr	r0, [r0, #0x34]
700a24cc: 2802         	cmp	r0, #0x2
700a24ce: d103         	bne	0x700a24d8 <_tx_thread_suspend+0x348> @ imm = #0x6
700a24d0: e7ff         	b	0x700a24d2 <_tx_thread_suspend+0x342> @ imm = #-0x2
700a24d2: 2014         	movs	r0, #0x14
700a24d4: 9007         	str	r0, [sp, #0x1c]
700a24d6: e017         	b	0x700a2508 <_tx_thread_suspend+0x378> @ imm = #0x2e
700a24d8: 980a         	ldr	r0, [sp, #0x28]
700a24da: 6b40         	ldr	r0, [r0, #0x34]
700a24dc: 2801         	cmp	r0, #0x1
700a24de: d103         	bne	0x700a24e8 <_tx_thread_suspend+0x358> @ imm = #0x6
700a24e0: e7ff         	b	0x700a24e2 <_tx_thread_suspend+0x352> @ imm = #-0x2
700a24e2: 2014         	movs	r0, #0x14
700a24e4: 9007         	str	r0, [sp, #0x1c]
700a24e6: e00e         	b	0x700a2506 <_tx_thread_suspend+0x376> @ imm = #0x1c
700a24e8: 980a         	ldr	r0, [sp, #0x28]
700a24ea: 6b40         	ldr	r0, [r0, #0x34]
700a24ec: 2803         	cmp	r0, #0x3
700a24ee: d103         	bne	0x700a24f8 <_tx_thread_suspend+0x368> @ imm = #0x6
700a24f0: e7ff         	b	0x700a24f2 <_tx_thread_suspend+0x362> @ imm = #-0x2
700a24f2: 2000         	movs	r0, #0x0
700a24f4: 9007         	str	r0, [sp, #0x1c]
700a24f6: e005         	b	0x700a2504 <_tx_thread_suspend+0x374> @ imm = #0xa
700a24f8: 990a         	ldr	r1, [sp, #0x28]
700a24fa: 2001         	movs	r0, #0x1
700a24fc: 6388         	str	r0, [r1, #0x38]
700a24fe: 2000         	movs	r0, #0x0
700a2500: 9007         	str	r0, [sp, #0x1c]
700a2502: e7ff         	b	0x700a2504 <_tx_thread_suspend+0x374> @ imm = #-0x2
700a2504: e7ff         	b	0x700a2506 <_tx_thread_suspend+0x376> @ imm = #-0x2
700a2506: e7ff         	b	0x700a2508 <_tx_thread_suspend+0x378> @ imm = #-0x2
700a2508: e7ff         	b	0x700a250a <_tx_thread_suspend+0x37a> @ imm = #-0x2
700a250a: 9809         	ldr	r0, [sp, #0x24]
700a250c: f000 e9bc    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0x378
700a2510: 9807         	ldr	r0, [sp, #0x1c]
700a2512: 900b         	str	r0, [sp, #0x2c]
700a2514: e7ff         	b	0x700a2516 <_tx_thread_suspend+0x386> @ imm = #-0x2
700a2516: 980b         	ldr	r0, [sp, #0x2c]
700a2518: b00c         	add	sp, #0x30
700a251a: bd80         	pop	{r7, pc}
700a251c: 0000         	movs	r0, r0
700a251e: 0000         	movs	r0, r0

700a2520 <_tx_queue_receive>:
700a2520: b580         	push	{r7, lr}
700a2522: b08e         	sub	sp, #0x38
700a2524: 900d         	str	r0, [sp, #0x34]
700a2526: 910c         	str	r1, [sp, #0x30]
700a2528: 920b         	str	r2, [sp, #0x2c]
700a252a: 2000         	movs	r0, #0x0
700a252c: 9002         	str	r0, [sp, #0x8]
700a252e: f001 e832    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #0x1064
700a2532: 900a         	str	r0, [sp, #0x28]
700a2534: 980d         	ldr	r0, [sp, #0x34]
700a2536: 6ac0         	ldr	r0, [r0, #0x2c]
700a2538: 9005         	str	r0, [sp, #0x14]
700a253a: 980d         	ldr	r0, [sp, #0x34]
700a253c: 6900         	ldr	r0, [r0, #0x10]
700a253e: 2800         	cmp	r0, #0x0
700a2540: f000 813e    	beq.w	0x700a27c0 <_tx_queue_receive+0x2a0> @ imm = #0x27c
700a2544: e7ff         	b	0x700a2546 <_tx_queue_receive+0x26> @ imm = #-0x2
700a2546: 9805         	ldr	r0, [sp, #0x14]
700a2548: bbe8         	cbnz	r0, 0x700a25c6 <_tx_queue_receive+0xa6> @ imm = #0x7a
700a254a: e7ff         	b	0x700a254c <_tx_queue_receive+0x2c> @ imm = #-0x2
700a254c: 980d         	ldr	r0, [sp, #0x34]
700a254e: 6a00         	ldr	r0, [r0, #0x20]
700a2550: 9008         	str	r0, [sp, #0x20]
700a2552: 980c         	ldr	r0, [sp, #0x30]
700a2554: 9007         	str	r0, [sp, #0x1c]
700a2556: 980d         	ldr	r0, [sp, #0x34]
700a2558: 6880         	ldr	r0, [r0, #0x8]
700a255a: 9006         	str	r0, [sp, #0x18]
700a255c: 9808         	ldr	r0, [sp, #0x20]
700a255e: 1d01         	adds	r1, r0, #0x4
700a2560: 9108         	str	r1, [sp, #0x20]
700a2562: 6800         	ldr	r0, [r0]
700a2564: 9907         	ldr	r1, [sp, #0x1c]
700a2566: 1d0a         	adds	r2, r1, #0x4
700a2568: 9207         	str	r2, [sp, #0x1c]
700a256a: 6008         	str	r0, [r1]
700a256c: 9806         	ldr	r0, [sp, #0x18]
700a256e: 2802         	cmp	r0, #0x2
700a2570: d310         	blo	0x700a2594 <_tx_queue_receive+0x74> @ imm = #0x20
700a2572: e7ff         	b	0x700a2574 <_tx_queue_receive+0x54> @ imm = #-0x2
700a2574: e7ff         	b	0x700a2576 <_tx_queue_receive+0x56> @ imm = #-0x2
700a2576: 9806         	ldr	r0, [sp, #0x18]
700a2578: 3801         	subs	r0, #0x1
700a257a: 9006         	str	r0, [sp, #0x18]
700a257c: b148         	cbz	r0, 0x700a2592 <_tx_queue_receive+0x72> @ imm = #0x12
700a257e: e7ff         	b	0x700a2580 <_tx_queue_receive+0x60> @ imm = #-0x2
700a2580: 9808         	ldr	r0, [sp, #0x20]
700a2582: 1d01         	adds	r1, r0, #0x4
700a2584: 9108         	str	r1, [sp, #0x20]
700a2586: 6800         	ldr	r0, [r0]
700a2588: 9907         	ldr	r1, [sp, #0x1c]
700a258a: 1d0a         	adds	r2, r1, #0x4
700a258c: 9207         	str	r2, [sp, #0x1c]
700a258e: 6008         	str	r0, [r1]
700a2590: e7f1         	b	0x700a2576 <_tx_queue_receive+0x56> @ imm = #-0x1e
700a2592: e7ff         	b	0x700a2594 <_tx_queue_receive+0x74> @ imm = #-0x2
700a2594: 9808         	ldr	r0, [sp, #0x20]
700a2596: 990d         	ldr	r1, [sp, #0x34]
700a2598: 69c9         	ldr	r1, [r1, #0x1c]
700a259a: 4288         	cmp	r0, r1
700a259c: d104         	bne	0x700a25a8 <_tx_queue_receive+0x88> @ imm = #0x8
700a259e: e7ff         	b	0x700a25a0 <_tx_queue_receive+0x80> @ imm = #-0x2
700a25a0: 980d         	ldr	r0, [sp, #0x34]
700a25a2: 6980         	ldr	r0, [r0, #0x18]
700a25a4: 9008         	str	r0, [sp, #0x20]
700a25a6: e7ff         	b	0x700a25a8 <_tx_queue_receive+0x88> @ imm = #-0x2
700a25a8: 9808         	ldr	r0, [sp, #0x20]
700a25aa: 990d         	ldr	r1, [sp, #0x34]
700a25ac: 6208         	str	r0, [r1, #0x20]
700a25ae: 990d         	ldr	r1, [sp, #0x34]
700a25b0: 6948         	ldr	r0, [r1, #0x14]
700a25b2: 3001         	adds	r0, #0x1
700a25b4: 6148         	str	r0, [r1, #0x14]
700a25b6: 990d         	ldr	r1, [sp, #0x34]
700a25b8: 6908         	ldr	r0, [r1, #0x10]
700a25ba: 3801         	subs	r0, #0x1
700a25bc: 6108         	str	r0, [r1, #0x10]
700a25be: 980a         	ldr	r0, [sp, #0x28]
700a25c0: f000 e962    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0x2c4
700a25c4: e0fb         	b	0x700a27be <_tx_queue_receive+0x29e> @ imm = #0x1f6
700a25c6: 980d         	ldr	r0, [sp, #0x34]
700a25c8: 6a80         	ldr	r0, [r0, #0x28]
700a25ca: 9009         	str	r0, [sp, #0x24]
700a25cc: 9809         	ldr	r0, [sp, #0x24]
700a25ce: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a25d2: 2801         	cmp	r0, #0x1
700a25d4: d14f         	bne	0x700a2676 <_tx_queue_receive+0x156> @ imm = #0x9e
700a25d6: e7ff         	b	0x700a25d8 <_tx_queue_receive+0xb8> @ imm = #-0x2
700a25d8: 9809         	ldr	r0, [sp, #0x24]
700a25da: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a25de: 9008         	str	r0, [sp, #0x20]
700a25e0: 980c         	ldr	r0, [sp, #0x30]
700a25e2: 9007         	str	r0, [sp, #0x1c]
700a25e4: 980d         	ldr	r0, [sp, #0x34]
700a25e6: 6880         	ldr	r0, [r0, #0x8]
700a25e8: 9006         	str	r0, [sp, #0x18]
700a25ea: 9808         	ldr	r0, [sp, #0x20]
700a25ec: 1d01         	adds	r1, r0, #0x4
700a25ee: 9108         	str	r1, [sp, #0x20]
700a25f0: 6800         	ldr	r0, [r0]
700a25f2: 9907         	ldr	r1, [sp, #0x1c]
700a25f4: 1d0a         	adds	r2, r1, #0x4
700a25f6: 9207         	str	r2, [sp, #0x1c]
700a25f8: 6008         	str	r0, [r1]
700a25fa: 9806         	ldr	r0, [sp, #0x18]
700a25fc: 2802         	cmp	r0, #0x2
700a25fe: d310         	blo	0x700a2622 <_tx_queue_receive+0x102> @ imm = #0x20
700a2600: e7ff         	b	0x700a2602 <_tx_queue_receive+0xe2> @ imm = #-0x2
700a2602: e7ff         	b	0x700a2604 <_tx_queue_receive+0xe4> @ imm = #-0x2
700a2604: 9806         	ldr	r0, [sp, #0x18]
700a2606: 3801         	subs	r0, #0x1
700a2608: 9006         	str	r0, [sp, #0x18]
700a260a: b148         	cbz	r0, 0x700a2620 <_tx_queue_receive+0x100> @ imm = #0x12
700a260c: e7ff         	b	0x700a260e <_tx_queue_receive+0xee> @ imm = #-0x2
700a260e: 9808         	ldr	r0, [sp, #0x20]
700a2610: 1d01         	adds	r1, r0, #0x4
700a2612: 9108         	str	r1, [sp, #0x20]
700a2614: 6800         	ldr	r0, [r0]
700a2616: 9907         	ldr	r1, [sp, #0x1c]
700a2618: 1d0a         	adds	r2, r1, #0x4
700a261a: 9207         	str	r2, [sp, #0x1c]
700a261c: 6008         	str	r0, [r1]
700a261e: e7f1         	b	0x700a2604 <_tx_queue_receive+0xe4> @ imm = #-0x1e
700a2620: e7ff         	b	0x700a2622 <_tx_queue_receive+0x102> @ imm = #-0x2
700a2622: 9805         	ldr	r0, [sp, #0x14]
700a2624: 3801         	subs	r0, #0x1
700a2626: 9005         	str	r0, [sp, #0x14]
700a2628: 9805         	ldr	r0, [sp, #0x14]
700a262a: b920         	cbnz	r0, 0x700a2636 <_tx_queue_receive+0x116> @ imm = #0x8
700a262c: e7ff         	b	0x700a262e <_tx_queue_receive+0x10e> @ imm = #-0x2
700a262e: 990d         	ldr	r1, [sp, #0x34]
700a2630: 2000         	movs	r0, #0x0
700a2632: 6288         	str	r0, [r1, #0x28]
700a2634: e00f         	b	0x700a2656 <_tx_queue_receive+0x136> @ imm = #0x1e
700a2636: 9809         	ldr	r0, [sp, #0x24]
700a2638: 6f40         	ldr	r0, [r0, #0x74]
700a263a: 9004         	str	r0, [sp, #0x10]
700a263c: 9804         	ldr	r0, [sp, #0x10]
700a263e: 990d         	ldr	r1, [sp, #0x34]
700a2640: 6288         	str	r0, [r1, #0x28]
700a2642: 9809         	ldr	r0, [sp, #0x24]
700a2644: 6f80         	ldr	r0, [r0, #0x78]
700a2646: 9003         	str	r0, [sp, #0xc]
700a2648: 9803         	ldr	r0, [sp, #0xc]
700a264a: 9904         	ldr	r1, [sp, #0x10]
700a264c: 6788         	str	r0, [r1, #0x78]
700a264e: 9804         	ldr	r0, [sp, #0x10]
700a2650: 9903         	ldr	r1, [sp, #0xc]
700a2652: 6748         	str	r0, [r1, #0x74]
700a2654: e7ff         	b	0x700a2656 <_tx_queue_receive+0x136> @ imm = #-0x2
700a2656: 9805         	ldr	r0, [sp, #0x14]
700a2658: 990d         	ldr	r1, [sp, #0x34]
700a265a: 62c8         	str	r0, [r1, #0x2c]
700a265c: 9909         	ldr	r1, [sp, #0x24]
700a265e: 2000         	movs	r0, #0x0
700a2660: 66c8         	str	r0, [r1, #0x6c]
700a2662: 9909         	ldr	r1, [sp, #0x24]
700a2664: f8c1 0088    	str.w	r0, [r1, #0x88]
700a2668: 9809         	ldr	r0, [sp, #0x24]
700a266a: f005 fdd1    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #0x5ba2
700a266e: 980a         	ldr	r0, [sp, #0x28]
700a2670: f000 e90a    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0x214
700a2674: e0a2         	b	0x700a27bc <_tx_queue_receive+0x29c> @ imm = #0x144
700a2676: 980d         	ldr	r0, [sp, #0x34]
700a2678: 6a00         	ldr	r0, [r0, #0x20]
700a267a: 9008         	str	r0, [sp, #0x20]
700a267c: 980c         	ldr	r0, [sp, #0x30]
700a267e: 9007         	str	r0, [sp, #0x1c]
700a2680: 980d         	ldr	r0, [sp, #0x34]
700a2682: 6880         	ldr	r0, [r0, #0x8]
700a2684: 9006         	str	r0, [sp, #0x18]
700a2686: 9808         	ldr	r0, [sp, #0x20]
700a2688: 1d01         	adds	r1, r0, #0x4
700a268a: 9108         	str	r1, [sp, #0x20]
700a268c: 6800         	ldr	r0, [r0]
700a268e: 9907         	ldr	r1, [sp, #0x1c]
700a2690: 1d0a         	adds	r2, r1, #0x4
700a2692: 9207         	str	r2, [sp, #0x1c]
700a2694: 6008         	str	r0, [r1]
700a2696: 9806         	ldr	r0, [sp, #0x18]
700a2698: 2802         	cmp	r0, #0x2
700a269a: d310         	blo	0x700a26be <_tx_queue_receive+0x19e> @ imm = #0x20
700a269c: e7ff         	b	0x700a269e <_tx_queue_receive+0x17e> @ imm = #-0x2
700a269e: e7ff         	b	0x700a26a0 <_tx_queue_receive+0x180> @ imm = #-0x2
700a26a0: 9806         	ldr	r0, [sp, #0x18]
700a26a2: 3801         	subs	r0, #0x1
700a26a4: 9006         	str	r0, [sp, #0x18]
700a26a6: b148         	cbz	r0, 0x700a26bc <_tx_queue_receive+0x19c> @ imm = #0x12
700a26a8: e7ff         	b	0x700a26aa <_tx_queue_receive+0x18a> @ imm = #-0x2
700a26aa: 9808         	ldr	r0, [sp, #0x20]
700a26ac: 1d01         	adds	r1, r0, #0x4
700a26ae: 9108         	str	r1, [sp, #0x20]
700a26b0: 6800         	ldr	r0, [r0]
700a26b2: 9907         	ldr	r1, [sp, #0x1c]
700a26b4: 1d0a         	adds	r2, r1, #0x4
700a26b6: 9207         	str	r2, [sp, #0x1c]
700a26b8: 6008         	str	r0, [r1]
700a26ba: e7f1         	b	0x700a26a0 <_tx_queue_receive+0x180> @ imm = #-0x1e
700a26bc: e7ff         	b	0x700a26be <_tx_queue_receive+0x19e> @ imm = #-0x2
700a26be: 9808         	ldr	r0, [sp, #0x20]
700a26c0: 990d         	ldr	r1, [sp, #0x34]
700a26c2: 69c9         	ldr	r1, [r1, #0x1c]
700a26c4: 4288         	cmp	r0, r1
700a26c6: d104         	bne	0x700a26d2 <_tx_queue_receive+0x1b2> @ imm = #0x8
700a26c8: e7ff         	b	0x700a26ca <_tx_queue_receive+0x1aa> @ imm = #-0x2
700a26ca: 980d         	ldr	r0, [sp, #0x34]
700a26cc: 6980         	ldr	r0, [r0, #0x18]
700a26ce: 9008         	str	r0, [sp, #0x20]
700a26d0: e7ff         	b	0x700a26d2 <_tx_queue_receive+0x1b2> @ imm = #-0x2
700a26d2: 9808         	ldr	r0, [sp, #0x20]
700a26d4: 990d         	ldr	r1, [sp, #0x34]
700a26d6: 6208         	str	r0, [r1, #0x20]
700a26d8: f64a 41fc    	movw	r1, #0xacfc
700a26dc: f2c7 0108    	movt	r1, #0x7008
700a26e0: 9101         	str	r1, [sp, #0x4]
700a26e2: 6808         	ldr	r0, [r1]
700a26e4: 3001         	adds	r0, #0x1
700a26e6: 6008         	str	r0, [r1]
700a26e8: 980a         	ldr	r0, [sp, #0x28]
700a26ea: f000 e8ce    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0x19c
700a26ee: f000 ef52    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #0xea4
700a26f2: 9901         	ldr	r1, [sp, #0x4]
700a26f4: 900a         	str	r0, [sp, #0x28]
700a26f6: 6808         	ldr	r0, [r1]
700a26f8: 3801         	subs	r0, #0x1
700a26fa: 6008         	str	r0, [r1]
700a26fc: 9809         	ldr	r0, [sp, #0x24]
700a26fe: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a2702: 9008         	str	r0, [sp, #0x20]
700a2704: 980d         	ldr	r0, [sp, #0x34]
700a2706: 6a40         	ldr	r0, [r0, #0x24]
700a2708: 9007         	str	r0, [sp, #0x1c]
700a270a: 980d         	ldr	r0, [sp, #0x34]
700a270c: 6880         	ldr	r0, [r0, #0x8]
700a270e: 9006         	str	r0, [sp, #0x18]
700a2710: 9808         	ldr	r0, [sp, #0x20]
700a2712: 1d01         	adds	r1, r0, #0x4
700a2714: 9108         	str	r1, [sp, #0x20]
700a2716: 6800         	ldr	r0, [r0]
700a2718: 9907         	ldr	r1, [sp, #0x1c]
700a271a: 1d0a         	adds	r2, r1, #0x4
700a271c: 9207         	str	r2, [sp, #0x1c]
700a271e: 6008         	str	r0, [r1]
700a2720: 9806         	ldr	r0, [sp, #0x18]
700a2722: 2802         	cmp	r0, #0x2
700a2724: d310         	blo	0x700a2748 <_tx_queue_receive+0x228> @ imm = #0x20
700a2726: e7ff         	b	0x700a2728 <_tx_queue_receive+0x208> @ imm = #-0x2
700a2728: e7ff         	b	0x700a272a <_tx_queue_receive+0x20a> @ imm = #-0x2
700a272a: 9806         	ldr	r0, [sp, #0x18]
700a272c: 3801         	subs	r0, #0x1
700a272e: 9006         	str	r0, [sp, #0x18]
700a2730: b148         	cbz	r0, 0x700a2746 <_tx_queue_receive+0x226> @ imm = #0x12
700a2732: e7ff         	b	0x700a2734 <_tx_queue_receive+0x214> @ imm = #-0x2
700a2734: 9808         	ldr	r0, [sp, #0x20]
700a2736: 1d01         	adds	r1, r0, #0x4
700a2738: 9108         	str	r1, [sp, #0x20]
700a273a: 6800         	ldr	r0, [r0]
700a273c: 9907         	ldr	r1, [sp, #0x1c]
700a273e: 1d0a         	adds	r2, r1, #0x4
700a2740: 9207         	str	r2, [sp, #0x1c]
700a2742: 6008         	str	r0, [r1]
700a2744: e7f1         	b	0x700a272a <_tx_queue_receive+0x20a> @ imm = #-0x1e
700a2746: e7ff         	b	0x700a2748 <_tx_queue_receive+0x228> @ imm = #-0x2
700a2748: 9807         	ldr	r0, [sp, #0x1c]
700a274a: 990d         	ldr	r1, [sp, #0x34]
700a274c: 69c9         	ldr	r1, [r1, #0x1c]
700a274e: 4288         	cmp	r0, r1
700a2750: d104         	bne	0x700a275c <_tx_queue_receive+0x23c> @ imm = #0x8
700a2752: e7ff         	b	0x700a2754 <_tx_queue_receive+0x234> @ imm = #-0x2
700a2754: 980d         	ldr	r0, [sp, #0x34]
700a2756: 6980         	ldr	r0, [r0, #0x18]
700a2758: 9007         	str	r0, [sp, #0x1c]
700a275a: e7ff         	b	0x700a275c <_tx_queue_receive+0x23c> @ imm = #-0x2
700a275c: 9807         	ldr	r0, [sp, #0x1c]
700a275e: 990d         	ldr	r1, [sp, #0x34]
700a2760: 6248         	str	r0, [r1, #0x24]
700a2762: 980d         	ldr	r0, [sp, #0x34]
700a2764: 6a80         	ldr	r0, [r0, #0x28]
700a2766: 9009         	str	r0, [sp, #0x24]
700a2768: 9805         	ldr	r0, [sp, #0x14]
700a276a: 3801         	subs	r0, #0x1
700a276c: 9005         	str	r0, [sp, #0x14]
700a276e: 9805         	ldr	r0, [sp, #0x14]
700a2770: b920         	cbnz	r0, 0x700a277c <_tx_queue_receive+0x25c> @ imm = #0x8
700a2772: e7ff         	b	0x700a2774 <_tx_queue_receive+0x254> @ imm = #-0x2
700a2774: 990d         	ldr	r1, [sp, #0x34]
700a2776: 2000         	movs	r0, #0x0
700a2778: 6288         	str	r0, [r1, #0x28]
700a277a: e00f         	b	0x700a279c <_tx_queue_receive+0x27c> @ imm = #0x1e
700a277c: 9809         	ldr	r0, [sp, #0x24]
700a277e: 6f40         	ldr	r0, [r0, #0x74]
700a2780: 9004         	str	r0, [sp, #0x10]
700a2782: 9804         	ldr	r0, [sp, #0x10]
700a2784: 990d         	ldr	r1, [sp, #0x34]
700a2786: 6288         	str	r0, [r1, #0x28]
700a2788: 9809         	ldr	r0, [sp, #0x24]
700a278a: 6f80         	ldr	r0, [r0, #0x78]
700a278c: 9003         	str	r0, [sp, #0xc]
700a278e: 9803         	ldr	r0, [sp, #0xc]
700a2790: 9904         	ldr	r1, [sp, #0x10]
700a2792: 6788         	str	r0, [r1, #0x78]
700a2794: 9804         	ldr	r0, [sp, #0x10]
700a2796: 9903         	ldr	r1, [sp, #0xc]
700a2798: 6748         	str	r0, [r1, #0x74]
700a279a: e7ff         	b	0x700a279c <_tx_queue_receive+0x27c> @ imm = #-0x2
700a279c: 9805         	ldr	r0, [sp, #0x14]
700a279e: 990d         	ldr	r1, [sp, #0x34]
700a27a0: 62c8         	str	r0, [r1, #0x2c]
700a27a2: 9909         	ldr	r1, [sp, #0x24]
700a27a4: 2000         	movs	r0, #0x0
700a27a6: 66c8         	str	r0, [r1, #0x6c]
700a27a8: 9909         	ldr	r1, [sp, #0x24]
700a27aa: f8c1 0088    	str.w	r0, [r1, #0x88]
700a27ae: 9809         	ldr	r0, [sp, #0x24]
700a27b0: f005 fd2e    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #0x5a5c
700a27b4: 980a         	ldr	r0, [sp, #0x28]
700a27b6: f000 e868    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0xd0
700a27ba: e7ff         	b	0x700a27bc <_tx_queue_receive+0x29c> @ imm = #-0x2
700a27bc: e7ff         	b	0x700a27be <_tx_queue_receive+0x29e> @ imm = #-0x2
700a27be: e060         	b	0x700a2882 <_tx_queue_receive+0x362> @ imm = #0xc0
700a27c0: 980b         	ldr	r0, [sp, #0x2c]
700a27c2: 2800         	cmp	r0, #0x0
700a27c4: d056         	beq	0x700a2874 <_tx_queue_receive+0x354> @ imm = #0xac
700a27c6: e7ff         	b	0x700a27c8 <_tx_queue_receive+0x2a8> @ imm = #-0x2
700a27c8: f64a 40fc    	movw	r0, #0xacfc
700a27cc: f2c7 0008    	movt	r0, #0x7008
700a27d0: 6800         	ldr	r0, [r0]
700a27d2: b130         	cbz	r0, 0x700a27e2 <_tx_queue_receive+0x2c2> @ imm = #0xc
700a27d4: e7ff         	b	0x700a27d6 <_tx_queue_receive+0x2b6> @ imm = #-0x2
700a27d6: 980a         	ldr	r0, [sp, #0x28]
700a27d8: f000 e856    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0xac
700a27dc: 200a         	movs	r0, #0xa
700a27de: 9002         	str	r0, [sp, #0x8]
700a27e0: e047         	b	0x700a2872 <_tx_queue_receive+0x352> @ imm = #0x8e
700a27e2: f64a 40ec    	movw	r0, #0xacec
700a27e6: f2c7 0008    	movt	r0, #0x7008
700a27ea: 6800         	ldr	r0, [r0]
700a27ec: 9009         	str	r0, [sp, #0x24]
700a27ee: 9909         	ldr	r1, [sp, #0x24]
700a27f0: f240 40a1    	movw	r0, #0x4a1
700a27f4: f2c7 000b    	movt	r0, #0x700b
700a27f8: 66c8         	str	r0, [r1, #0x6c]
700a27fa: 980d         	ldr	r0, [sp, #0x34]
700a27fc: 9909         	ldr	r1, [sp, #0x24]
700a27fe: 6708         	str	r0, [r1, #0x70]
700a2800: 980c         	ldr	r0, [sp, #0x30]
700a2802: 9909         	ldr	r1, [sp, #0x24]
700a2804: f8c1 0080    	str.w	r0, [r1, #0x80]
700a2808: 9909         	ldr	r1, [sp, #0x24]
700a280a: 2000         	movs	r0, #0x0
700a280c: f8c1 0084    	str.w	r0, [r1, #0x84]
700a2810: 9805         	ldr	r0, [sp, #0x14]
700a2812: b940         	cbnz	r0, 0x700a2826 <_tx_queue_receive+0x306> @ imm = #0x10
700a2814: e7ff         	b	0x700a2816 <_tx_queue_receive+0x2f6> @ imm = #-0x2
700a2816: 9809         	ldr	r0, [sp, #0x24]
700a2818: 990d         	ldr	r1, [sp, #0x34]
700a281a: 6288         	str	r0, [r1, #0x28]
700a281c: 9809         	ldr	r0, [sp, #0x24]
700a281e: 6740         	str	r0, [r0, #0x74]
700a2820: 9809         	ldr	r0, [sp, #0x24]
700a2822: 6780         	str	r0, [r0, #0x78]
700a2824: e012         	b	0x700a284c <_tx_queue_receive+0x32c> @ imm = #0x24
700a2826: 980d         	ldr	r0, [sp, #0x34]
700a2828: 6a80         	ldr	r0, [r0, #0x28]
700a282a: 9004         	str	r0, [sp, #0x10]
700a282c: 9804         	ldr	r0, [sp, #0x10]
700a282e: 9909         	ldr	r1, [sp, #0x24]
700a2830: 6748         	str	r0, [r1, #0x74]
700a2832: 9804         	ldr	r0, [sp, #0x10]
700a2834: 6f80         	ldr	r0, [r0, #0x78]
700a2836: 9003         	str	r0, [sp, #0xc]
700a2838: 9803         	ldr	r0, [sp, #0xc]
700a283a: 9909         	ldr	r1, [sp, #0x24]
700a283c: 6788         	str	r0, [r1, #0x78]
700a283e: 9809         	ldr	r0, [sp, #0x24]
700a2840: 9903         	ldr	r1, [sp, #0xc]
700a2842: 6748         	str	r0, [r1, #0x74]
700a2844: 9809         	ldr	r0, [sp, #0x24]
700a2846: 9904         	ldr	r1, [sp, #0x10]
700a2848: 6788         	str	r0, [r1, #0x78]
700a284a: e7ff         	b	0x700a284c <_tx_queue_receive+0x32c> @ imm = #-0x2
700a284c: 9805         	ldr	r0, [sp, #0x14]
700a284e: 3001         	adds	r0, #0x1
700a2850: 990d         	ldr	r1, [sp, #0x34]
700a2852: 62c8         	str	r0, [r1, #0x2c]
700a2854: 9909         	ldr	r1, [sp, #0x24]
700a2856: 2005         	movs	r0, #0x5
700a2858: 6348         	str	r0, [r1, #0x34]
700a285a: 9809         	ldr	r0, [sp, #0x24]
700a285c: 990b         	ldr	r1, [sp, #0x2c]
700a285e: f001 f81f    	bl	0x700a38a0 <_tx_thread_system_ni_suspend> @ imm = #0x103e
700a2862: 980a         	ldr	r0, [sp, #0x28]
700a2864: f000 e810    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0x20
700a2868: 9809         	ldr	r0, [sp, #0x24]
700a286a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a286e: 9002         	str	r0, [sp, #0x8]
700a2870: e7ff         	b	0x700a2872 <_tx_queue_receive+0x352> @ imm = #-0x2
700a2872: e005         	b	0x700a2880 <_tx_queue_receive+0x360> @ imm = #0xa
700a2874: 980a         	ldr	r0, [sp, #0x28]
700a2876: f000 e808    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #0x10
700a287a: 200a         	movs	r0, #0xa
700a287c: 9002         	str	r0, [sp, #0x8]
700a287e: e7ff         	b	0x700a2880 <_tx_queue_receive+0x360> @ imm = #-0x2
700a2880: e7ff         	b	0x700a2882 <_tx_queue_receive+0x362> @ imm = #-0x2
700a2882: 9802         	ldr	r0, [sp, #0x8]
700a2884: b00e         	add	sp, #0x38
700a2886: bd80         	pop	{r7, pc}

700a2888 <_tx_thread_interrupt_restore>:
700a2888: e121f000     	msr	CPSR_c, r0
700a288c: e12fff1e     	bx	lr

700a2890 <Udma_chDisableTxChan>:
700a2890: b580         	push	{r7, lr}
700a2892: b09a         	sub	sp, #0x68
700a2894: 9019         	str	r0, [sp, #0x64]
700a2896: 9118         	str	r1, [sp, #0x60]
700a2898: 2000         	movs	r0, #0x0
700a289a: 9017         	str	r0, [sp, #0x5c]
700a289c: 9016         	str	r0, [sp, #0x58]
700a289e: 9015         	str	r0, [sp, #0x54]
700a28a0: 9819         	ldr	r0, [sp, #0x64]
700a28a2: 6e80         	ldr	r0, [r0, #0x68]
700a28a4: 9014         	str	r0, [sp, #0x50]
700a28a6: 2008         	movs	r0, #0x8
700a28a8: 9008         	str	r0, [sp, #0x20]
700a28aa: 9814         	ldr	r0, [sp, #0x50]
700a28ac: 6800         	ldr	r0, [r0]
700a28ae: 2801         	cmp	r0, #0x1
700a28b0: d10e         	bne	0x700a28d0 <Udma_chDisableTxChan+0x40> @ imm = #0x1c
700a28b2: e7ff         	b	0x700a28b4 <Udma_chDisableTxChan+0x24> @ imm = #-0x2
700a28b4: 9a14         	ldr	r2, [sp, #0x50]
700a28b6: f102 0008    	add.w	r0, r2, #0x8
700a28ba: 9919         	ldr	r1, [sp, #0x64]
700a28bc: 6ec9         	ldr	r1, [r1, #0x6c]
700a28be: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a28c2: 4411         	add	r1, r2
700a28c4: 2300         	movs	r3, #0x0
700a28c6: 461a         	mov	r2, r3
700a28c8: f011 f9f2    	bl	0x700b3cb0 <CSL_bcdmaTeardownTxChan> @ imm = #0x113e4
700a28cc: 9017         	str	r0, [sp, #0x5c]
700a28ce: e00f         	b	0x700a28f0 <Udma_chDisableTxChan+0x60> @ imm = #0x1e
700a28d0: 9814         	ldr	r0, [sp, #0x50]
700a28d2: 6800         	ldr	r0, [r0]
700a28d4: 2802         	cmp	r0, #0x2
700a28d6: d10a         	bne	0x700a28ee <Udma_chDisableTxChan+0x5e> @ imm = #0x14
700a28d8: e7ff         	b	0x700a28da <Udma_chDisableTxChan+0x4a> @ imm = #-0x2
700a28da: 9814         	ldr	r0, [sp, #0x50]
700a28dc: 3054         	adds	r0, #0x54
700a28de: 9919         	ldr	r1, [sp, #0x64]
700a28e0: 6ec9         	ldr	r1, [r1, #0x6c]
700a28e2: 2300         	movs	r3, #0x0
700a28e4: 461a         	mov	r2, r3
700a28e6: f011 ff9b    	bl	0x700b4820 <CSL_pktdmaTeardownTxChan> @ imm = #0x11f36
700a28ea: 9017         	str	r0, [sp, #0x5c]
700a28ec: e7ff         	b	0x700a28ee <Udma_chDisableTxChan+0x5e> @ imm = #-0x2
700a28ee: e7ff         	b	0x700a28f0 <Udma_chDisableTxChan+0x60> @ imm = #-0x2
700a28f0: 9817         	ldr	r0, [sp, #0x5c]
700a28f2: b108         	cbz	r0, 0x700a28f8 <Udma_chDisableTxChan+0x68> @ imm = #0x2
700a28f4: e7ff         	b	0x700a28f6 <Udma_chDisableTxChan+0x66> @ imm = #-0x2
700a28f6: e7ff         	b	0x700a28f8 <Udma_chDisableTxChan+0x68> @ imm = #-0x2
700a28f8: e7ff         	b	0x700a28fa <Udma_chDisableTxChan+0x6a> @ imm = #-0x2
700a28fa: 9817         	ldr	r0, [sp, #0x5c]
700a28fc: bbc8         	cbnz	r0, 0x700a2972 <Udma_chDisableTxChan+0xe2> @ imm = #0x72
700a28fe: e7ff         	b	0x700a2900 <Udma_chDisableTxChan+0x70> @ imm = #-0x2
700a2900: 9814         	ldr	r0, [sp, #0x50]
700a2902: 6800         	ldr	r0, [r0]
700a2904: 2801         	cmp	r0, #0x1
700a2906: d110         	bne	0x700a292a <Udma_chDisableTxChan+0x9a> @ imm = #0x20
700a2908: e7ff         	b	0x700a290a <Udma_chDisableTxChan+0x7a> @ imm = #-0x2
700a290a: 9a14         	ldr	r2, [sp, #0x50]
700a290c: f102 0008    	add.w	r0, r2, #0x8
700a2910: 9919         	ldr	r1, [sp, #0x64]
700a2912: 6ec9         	ldr	r1, [r1, #0x6c]
700a2914: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2918: 4411         	add	r1, r2
700a291a: aa0e         	add	r2, sp, #0x38
700a291c: f012 f9a0    	bl	0x700b4c60 <CSL_bcdmaGetTxRT> @ imm = #0x12340
700a2920: 980e         	ldr	r0, [sp, #0x38]
700a2922: b908         	cbnz	r0, 0x700a2928 <Udma_chDisableTxChan+0x98> @ imm = #0x2
700a2924: e7ff         	b	0x700a2926 <Udma_chDisableTxChan+0x96> @ imm = #-0x2
700a2926: e024         	b	0x700a2972 <Udma_chDisableTxChan+0xe2> @ imm = #0x48
700a2928: e011         	b	0x700a294e <Udma_chDisableTxChan+0xbe> @ imm = #0x22
700a292a: 9814         	ldr	r0, [sp, #0x50]
700a292c: 6800         	ldr	r0, [r0]
700a292e: 2802         	cmp	r0, #0x2
700a2930: d10c         	bne	0x700a294c <Udma_chDisableTxChan+0xbc> @ imm = #0x18
700a2932: e7ff         	b	0x700a2934 <Udma_chDisableTxChan+0xa4> @ imm = #-0x2
700a2934: 9814         	ldr	r0, [sp, #0x50]
700a2936: 3054         	adds	r0, #0x54
700a2938: 9919         	ldr	r1, [sp, #0x64]
700a293a: 6ec9         	ldr	r1, [r1, #0x6c]
700a293c: aa09         	add	r2, sp, #0x24
700a293e: f011 f8c7    	bl	0x700b3ad0 <CSL_pktdmaGetTxRT> @ imm = #0x1118e
700a2942: 9809         	ldr	r0, [sp, #0x24]
700a2944: b908         	cbnz	r0, 0x700a294a <Udma_chDisableTxChan+0xba> @ imm = #0x2
700a2946: e7ff         	b	0x700a2948 <Udma_chDisableTxChan+0xb8> @ imm = #-0x2
700a2948: e013         	b	0x700a2972 <Udma_chDisableTxChan+0xe2> @ imm = #0x26
700a294a: e7ff         	b	0x700a294c <Udma_chDisableTxChan+0xbc> @ imm = #-0x2
700a294c: e7ff         	b	0x700a294e <Udma_chDisableTxChan+0xbe> @ imm = #-0x2
700a294e: 9815         	ldr	r0, [sp, #0x54]
700a2950: 9918         	ldr	r1, [sp, #0x60]
700a2952: 4288         	cmp	r0, r1
700a2954: d904         	bls	0x700a2960 <Udma_chDisableTxChan+0xd0> @ imm = #0x8
700a2956: e7ff         	b	0x700a2958 <Udma_chDisableTxChan+0xc8> @ imm = #-0x2
700a2958: f06f 0003    	mvn	r0, #0x3
700a295c: 9017         	str	r0, [sp, #0x5c]
700a295e: e007         	b	0x700a2970 <Udma_chDisableTxChan+0xe0> @ imm = #0xe
700a2960: f44f 707a    	mov.w	r0, #0x3e8
700a2964: f00e ff34    	bl	0x700b17d0 <ClockP_usleep> @ imm = #0xee68
700a2968: 9815         	ldr	r0, [sp, #0x54]
700a296a: 3001         	adds	r0, #0x1
700a296c: 9015         	str	r0, [sp, #0x54]
700a296e: e7ff         	b	0x700a2970 <Udma_chDisableTxChan+0xe0> @ imm = #-0x2
700a2970: e7c3         	b	0x700a28fa <Udma_chDisableTxChan+0x6a> @ imm = #-0x7a
700a2972: 9817         	ldr	r0, [sp, #0x5c]
700a2974: 2800         	cmp	r0, #0x0
700a2976: f000 80e4    	beq.w	0x700a2b42 <Udma_chDisableTxChan+0x2b2> @ imm = #0x1c8
700a297a: e7ff         	b	0x700a297c <Udma_chDisableTxChan+0xec> @ imm = #-0x2
700a297c: 9814         	ldr	r0, [sp, #0x50]
700a297e: 6800         	ldr	r0, [r0]
700a2980: 2801         	cmp	r0, #0x1
700a2982: d10e         	bne	0x700a29a2 <Udma_chDisableTxChan+0x112> @ imm = #0x1c
700a2984: e7ff         	b	0x700a2986 <Udma_chDisableTxChan+0xf6> @ imm = #-0x2
700a2986: 9a14         	ldr	r2, [sp, #0x50]
700a2988: f102 0008    	add.w	r0, r2, #0x8
700a298c: 9919         	ldr	r1, [sp, #0x64]
700a298e: 6ec9         	ldr	r1, [r1, #0x6c]
700a2990: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2994: 4411         	add	r1, r2
700a2996: 2201         	movs	r2, #0x1
700a2998: 2300         	movs	r3, #0x0
700a299a: f011 f989    	bl	0x700b3cb0 <CSL_bcdmaTeardownTxChan> @ imm = #0x11312
700a299e: 9017         	str	r0, [sp, #0x5c]
700a29a0: e00f         	b	0x700a29c2 <Udma_chDisableTxChan+0x132> @ imm = #0x1e
700a29a2: 9814         	ldr	r0, [sp, #0x50]
700a29a4: 6800         	ldr	r0, [r0]
700a29a6: 2802         	cmp	r0, #0x2
700a29a8: d10a         	bne	0x700a29c0 <Udma_chDisableTxChan+0x130> @ imm = #0x14
700a29aa: e7ff         	b	0x700a29ac <Udma_chDisableTxChan+0x11c> @ imm = #-0x2
700a29ac: 9814         	ldr	r0, [sp, #0x50]
700a29ae: 3054         	adds	r0, #0x54
700a29b0: 9919         	ldr	r1, [sp, #0x64]
700a29b2: 6ec9         	ldr	r1, [r1, #0x6c]
700a29b4: 2201         	movs	r2, #0x1
700a29b6: 2300         	movs	r3, #0x0
700a29b8: f011 ff32    	bl	0x700b4820 <CSL_pktdmaTeardownTxChan> @ imm = #0x11e64
700a29bc: 9017         	str	r0, [sp, #0x5c]
700a29be: e7ff         	b	0x700a29c0 <Udma_chDisableTxChan+0x130> @ imm = #-0x2
700a29c0: e7ff         	b	0x700a29c2 <Udma_chDisableTxChan+0x132> @ imm = #-0x2
700a29c2: 9817         	ldr	r0, [sp, #0x5c]
700a29c4: b108         	cbz	r0, 0x700a29ca <Udma_chDisableTxChan+0x13a> @ imm = #0x2
700a29c6: e7ff         	b	0x700a29c8 <Udma_chDisableTxChan+0x138> @ imm = #-0x2
700a29c8: e7ff         	b	0x700a29ca <Udma_chDisableTxChan+0x13a> @ imm = #-0x2
700a29ca: 9814         	ldr	r0, [sp, #0x50]
700a29cc: 6800         	ldr	r0, [r0]
700a29ce: 2801         	cmp	r0, #0x1
700a29d0: d128         	bne	0x700a2a24 <Udma_chDisableTxChan+0x194> @ imm = #0x50
700a29d2: e7ff         	b	0x700a29d4 <Udma_chDisableTxChan+0x144> @ imm = #-0x2
700a29d4: 9a14         	ldr	r2, [sp, #0x50]
700a29d6: f102 0008    	add.w	r0, r2, #0x8
700a29da: 9919         	ldr	r1, [sp, #0x64]
700a29dc: 6ec9         	ldr	r1, [r1, #0x6c]
700a29de: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a29e2: 4411         	add	r1, r2
700a29e4: 9b08         	ldr	r3, [sp, #0x20]
700a29e6: 46ec         	mov	r12, sp
700a29e8: aa16         	add	r2, sp, #0x58
700a29ea: 9206         	str	r2, [sp, #0x18]
700a29ec: f8cc 2000    	str.w	r2, [r12]
700a29f0: 2200         	movs	r2, #0x0
700a29f2: 9207         	str	r2, [sp, #0x1c]
700a29f4: f011 f9fc    	bl	0x700b3df0 <CSL_bcdmaGetChanPeerReg> @ imm = #0x113f8
700a29f8: f8dd c018    	ldr.w	r12, [sp, #0x18]
700a29fc: 9a07         	ldr	r2, [sp, #0x1c]
700a29fe: 9816         	ldr	r0, [sp, #0x58]
700a2a00: f040 5080    	orr	r0, r0, #0x10000000
700a2a04: 9016         	str	r0, [sp, #0x58]
700a2a06: 9b14         	ldr	r3, [sp, #0x50]
700a2a08: f103 0008    	add.w	r0, r3, #0x8
700a2a0c: 9919         	ldr	r1, [sp, #0x64]
700a2a0e: 6ec9         	ldr	r1, [r1, #0x6c]
700a2a10: f8d3 310c    	ldr.w	r3, [r3, #0x10c]
700a2a14: 4419         	add	r1, r3
700a2a16: 9b08         	ldr	r3, [sp, #0x20]
700a2a18: 46ee         	mov	lr, sp
700a2a1a: f8ce c000    	str.w	r12, [lr]
700a2a1e: f011 fc5f    	bl	0x700b42e0 <CSL_bcdmaSetChanPeerReg> @ imm = #0x118be
700a2a22: e025         	b	0x700a2a70 <Udma_chDisableTxChan+0x1e0> @ imm = #0x4a
700a2a24: 9814         	ldr	r0, [sp, #0x50]
700a2a26: 6800         	ldr	r0, [r0]
700a2a28: 2802         	cmp	r0, #0x2
700a2a2a: d120         	bne	0x700a2a6e <Udma_chDisableTxChan+0x1de> @ imm = #0x40
700a2a2c: e7ff         	b	0x700a2a2e <Udma_chDisableTxChan+0x19e> @ imm = #-0x2
700a2a2e: 9814         	ldr	r0, [sp, #0x50]
700a2a30: 3054         	adds	r0, #0x54
700a2a32: 9919         	ldr	r1, [sp, #0x64]
700a2a34: 6ec9         	ldr	r1, [r1, #0x6c]
700a2a36: 9b08         	ldr	r3, [sp, #0x20]
700a2a38: 46ec         	mov	r12, sp
700a2a3a: aa16         	add	r2, sp, #0x58
700a2a3c: 9204         	str	r2, [sp, #0x10]
700a2a3e: f8cc 2000    	str.w	r2, [r12]
700a2a42: 2200         	movs	r2, #0x0
700a2a44: 9205         	str	r2, [sp, #0x14]
700a2a46: f011 ffeb    	bl	0x700b4a20 <CSL_pktdmaGetChanPeerReg> @ imm = #0x11fd6
700a2a4a: f8dd c010    	ldr.w	r12, [sp, #0x10]
700a2a4e: 9a05         	ldr	r2, [sp, #0x14]
700a2a50: 9816         	ldr	r0, [sp, #0x58]
700a2a52: f040 5080    	orr	r0, r0, #0x10000000
700a2a56: 9016         	str	r0, [sp, #0x58]
700a2a58: 9814         	ldr	r0, [sp, #0x50]
700a2a5a: 3054         	adds	r0, #0x54
700a2a5c: 9919         	ldr	r1, [sp, #0x64]
700a2a5e: 6ec9         	ldr	r1, [r1, #0x6c]
700a2a60: 9b08         	ldr	r3, [sp, #0x20]
700a2a62: 46ee         	mov	lr, sp
700a2a64: f8ce c000    	str.w	r12, [lr]
700a2a68: f011 fff2    	bl	0x700b4a50 <CSL_pktdmaSetChanPeerReg> @ imm = #0x11fe4
700a2a6c: e7ff         	b	0x700a2a6e <Udma_chDisableTxChan+0x1de> @ imm = #-0x2
700a2a6e: e7ff         	b	0x700a2a70 <Udma_chDisableTxChan+0x1e0> @ imm = #-0x2
700a2a70: 2000         	movs	r0, #0x0
700a2a72: 9015         	str	r0, [sp, #0x54]
700a2a74: e7ff         	b	0x700a2a76 <Udma_chDisableTxChan+0x1e6> @ imm = #-0x2
700a2a76: 9817         	ldr	r0, [sp, #0x5c]
700a2a78: 2800         	cmp	r0, #0x0
700a2a7a: d161         	bne	0x700a2b40 <Udma_chDisableTxChan+0x2b0> @ imm = #0xc2
700a2a7c: e7ff         	b	0x700a2a7e <Udma_chDisableTxChan+0x1ee> @ imm = #-0x2
700a2a7e: 9814         	ldr	r0, [sp, #0x50]
700a2a80: 6800         	ldr	r0, [r0]
700a2a82: 2801         	cmp	r0, #0x1
700a2a84: d126         	bne	0x700a2ad4 <Udma_chDisableTxChan+0x244> @ imm = #0x4c
700a2a86: e7ff         	b	0x700a2a88 <Udma_chDisableTxChan+0x1f8> @ imm = #-0x2
700a2a88: 9a14         	ldr	r2, [sp, #0x50]
700a2a8a: f102 0008    	add.w	r0, r2, #0x8
700a2a8e: 9919         	ldr	r1, [sp, #0x64]
700a2a90: 6ec9         	ldr	r1, [r1, #0x6c]
700a2a92: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2a96: 4411         	add	r1, r2
700a2a98: aa0e         	add	r2, sp, #0x38
700a2a9a: f012 f8e1    	bl	0x700b4c60 <CSL_bcdmaGetTxRT> @ imm = #0x121c2
700a2a9e: 9a14         	ldr	r2, [sp, #0x50]
700a2aa0: f102 0008    	add.w	r0, r2, #0x8
700a2aa4: 9919         	ldr	r1, [sp, #0x64]
700a2aa6: 6ec9         	ldr	r1, [r1, #0x6c]
700a2aa8: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2aac: 4411         	add	r1, r2
700a2aae: 9b08         	ldr	r3, [sp, #0x20]
700a2ab0: 46ec         	mov	r12, sp
700a2ab2: aa16         	add	r2, sp, #0x58
700a2ab4: f8cc 2000    	str.w	r2, [r12]
700a2ab8: 2200         	movs	r2, #0x0
700a2aba: f011 f999    	bl	0x700b3df0 <CSL_bcdmaGetChanPeerReg> @ imm = #0x11332
700a2abe: 980e         	ldr	r0, [sp, #0x38]
700a2ac0: b938         	cbnz	r0, 0x700a2ad2 <Udma_chDisableTxChan+0x242> @ imm = #0xe
700a2ac2: e7ff         	b	0x700a2ac4 <Udma_chDisableTxChan+0x234> @ imm = #-0x2
700a2ac4: 9916         	ldr	r1, [sp, #0x58]
700a2ac6: 2000         	movs	r0, #0x0
700a2ac8: ebb0 7fd1    	cmp.w	r0, r1, lsr #31
700a2acc: d101         	bne	0x700a2ad2 <Udma_chDisableTxChan+0x242> @ imm = #0x2
700a2ace: e7ff         	b	0x700a2ad0 <Udma_chDisableTxChan+0x240> @ imm = #-0x2
700a2ad0: e036         	b	0x700a2b40 <Udma_chDisableTxChan+0x2b0> @ imm = #0x6c
700a2ad2: e023         	b	0x700a2b1c <Udma_chDisableTxChan+0x28c> @ imm = #0x46
700a2ad4: 9814         	ldr	r0, [sp, #0x50]
700a2ad6: 6800         	ldr	r0, [r0]
700a2ad8: 2802         	cmp	r0, #0x2
700a2ada: d11e         	bne	0x700a2b1a <Udma_chDisableTxChan+0x28a> @ imm = #0x3c
700a2adc: e7ff         	b	0x700a2ade <Udma_chDisableTxChan+0x24e> @ imm = #-0x2
700a2ade: 9814         	ldr	r0, [sp, #0x50]
700a2ae0: 3054         	adds	r0, #0x54
700a2ae2: 9919         	ldr	r1, [sp, #0x64]
700a2ae4: 6ec9         	ldr	r1, [r1, #0x6c]
700a2ae6: aa09         	add	r2, sp, #0x24
700a2ae8: f010 fff2    	bl	0x700b3ad0 <CSL_pktdmaGetTxRT> @ imm = #0x10fe4
700a2aec: 9814         	ldr	r0, [sp, #0x50]
700a2aee: 3054         	adds	r0, #0x54
700a2af0: 9919         	ldr	r1, [sp, #0x64]
700a2af2: 6ec9         	ldr	r1, [r1, #0x6c]
700a2af4: 9b08         	ldr	r3, [sp, #0x20]
700a2af6: 46ec         	mov	r12, sp
700a2af8: aa16         	add	r2, sp, #0x58
700a2afa: f8cc 2000    	str.w	r2, [r12]
700a2afe: 2200         	movs	r2, #0x0
700a2b00: f011 ff8e    	bl	0x700b4a20 <CSL_pktdmaGetChanPeerReg> @ imm = #0x11f1c
700a2b04: 9809         	ldr	r0, [sp, #0x24]
700a2b06: b938         	cbnz	r0, 0x700a2b18 <Udma_chDisableTxChan+0x288> @ imm = #0xe
700a2b08: e7ff         	b	0x700a2b0a <Udma_chDisableTxChan+0x27a> @ imm = #-0x2
700a2b0a: 9916         	ldr	r1, [sp, #0x58]
700a2b0c: 2000         	movs	r0, #0x0
700a2b0e: ebb0 7fd1    	cmp.w	r0, r1, lsr #31
700a2b12: d101         	bne	0x700a2b18 <Udma_chDisableTxChan+0x288> @ imm = #0x2
700a2b14: e7ff         	b	0x700a2b16 <Udma_chDisableTxChan+0x286> @ imm = #-0x2
700a2b16: e013         	b	0x700a2b40 <Udma_chDisableTxChan+0x2b0> @ imm = #0x26
700a2b18: e7ff         	b	0x700a2b1a <Udma_chDisableTxChan+0x28a> @ imm = #-0x2
700a2b1a: e7ff         	b	0x700a2b1c <Udma_chDisableTxChan+0x28c> @ imm = #-0x2
700a2b1c: 9815         	ldr	r0, [sp, #0x54]
700a2b1e: 9918         	ldr	r1, [sp, #0x60]
700a2b20: 4288         	cmp	r0, r1
700a2b22: d904         	bls	0x700a2b2e <Udma_chDisableTxChan+0x29e> @ imm = #0x8
700a2b24: e7ff         	b	0x700a2b26 <Udma_chDisableTxChan+0x296> @ imm = #-0x2
700a2b26: f06f 0003    	mvn	r0, #0x3
700a2b2a: 9017         	str	r0, [sp, #0x5c]
700a2b2c: e007         	b	0x700a2b3e <Udma_chDisableTxChan+0x2ae> @ imm = #0xe
700a2b2e: f44f 707a    	mov.w	r0, #0x3e8
700a2b32: f00e fe4d    	bl	0x700b17d0 <ClockP_usleep> @ imm = #0xec9a
700a2b36: 9815         	ldr	r0, [sp, #0x54]
700a2b38: 3001         	adds	r0, #0x1
700a2b3a: 9015         	str	r0, [sp, #0x54]
700a2b3c: e7ff         	b	0x700a2b3e <Udma_chDisableTxChan+0x2ae> @ imm = #-0x2
700a2b3e: e79a         	b	0x700a2a76 <Udma_chDisableTxChan+0x1e6> @ imm = #-0xcc
700a2b40: e7ff         	b	0x700a2b42 <Udma_chDisableTxChan+0x2b2> @ imm = #-0x2
700a2b42: 9817         	ldr	r0, [sp, #0x5c]
700a2b44: 2800         	cmp	r0, #0x0
700a2b46: d150         	bne	0x700a2bea <Udma_chDisableTxChan+0x35a> @ imm = #0xa0
700a2b48: e7ff         	b	0x700a2b4a <Udma_chDisableTxChan+0x2ba> @ imm = #-0x2
700a2b4a: 9814         	ldr	r0, [sp, #0x50]
700a2b4c: 6800         	ldr	r0, [r0]
700a2b4e: 2801         	cmp	r0, #0x1
700a2b50: d126         	bne	0x700a2ba0 <Udma_chDisableTxChan+0x310> @ imm = #0x4c
700a2b52: e7ff         	b	0x700a2b54 <Udma_chDisableTxChan+0x2c4> @ imm = #-0x2
700a2b54: 2000         	movs	r0, #0x0
700a2b56: 9003         	str	r0, [sp, #0xc]
700a2b58: 900e         	str	r0, [sp, #0x38]
700a2b5a: 900f         	str	r0, [sp, #0x3c]
700a2b5c: 9012         	str	r0, [sp, #0x48]
700a2b5e: 9816         	ldr	r0, [sp, #0x58]
700a2b60: f020 4080    	bic	r0, r0, #0x40000000
700a2b64: 9016         	str	r0, [sp, #0x58]
700a2b66: 9a14         	ldr	r2, [sp, #0x50]
700a2b68: f102 0008    	add.w	r0, r2, #0x8
700a2b6c: 9919         	ldr	r1, [sp, #0x64]
700a2b6e: 6ec9         	ldr	r1, [r1, #0x6c]
700a2b70: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2b74: 4411         	add	r1, r2
700a2b76: aa0e         	add	r2, sp, #0x38
700a2b78: f012 f8a2    	bl	0x700b4cc0 <CSL_bcdmaSetTxRT> @ imm = #0x12144
700a2b7c: 9a03         	ldr	r2, [sp, #0xc]
700a2b7e: 9b14         	ldr	r3, [sp, #0x50]
700a2b80: f103 0008    	add.w	r0, r3, #0x8
700a2b84: 9919         	ldr	r1, [sp, #0x64]
700a2b86: 6ec9         	ldr	r1, [r1, #0x6c]
700a2b88: f8d3 310c    	ldr.w	r3, [r3, #0x10c]
700a2b8c: 4419         	add	r1, r3
700a2b8e: 9b08         	ldr	r3, [sp, #0x20]
700a2b90: 46ee         	mov	lr, sp
700a2b92: f10d 0c58    	add.w	r12, sp, #0x58
700a2b96: f8ce c000    	str.w	r12, [lr]
700a2b9a: f011 fba1    	bl	0x700b42e0 <CSL_bcdmaSetChanPeerReg> @ imm = #0x11742
700a2b9e: e023         	b	0x700a2be8 <Udma_chDisableTxChan+0x358> @ imm = #0x46
700a2ba0: 9814         	ldr	r0, [sp, #0x50]
700a2ba2: 6800         	ldr	r0, [r0]
700a2ba4: 2802         	cmp	r0, #0x2
700a2ba6: d11e         	bne	0x700a2be6 <Udma_chDisableTxChan+0x356> @ imm = #0x3c
700a2ba8: e7ff         	b	0x700a2baa <Udma_chDisableTxChan+0x31a> @ imm = #-0x2
700a2baa: 2000         	movs	r0, #0x0
700a2bac: 9002         	str	r0, [sp, #0x8]
700a2bae: 9009         	str	r0, [sp, #0x24]
700a2bb0: 900a         	str	r0, [sp, #0x28]
700a2bb2: 900d         	str	r0, [sp, #0x34]
700a2bb4: 9816         	ldr	r0, [sp, #0x58]
700a2bb6: f020 4080    	bic	r0, r0, #0x40000000
700a2bba: 9016         	str	r0, [sp, #0x58]
700a2bbc: 9814         	ldr	r0, [sp, #0x50]
700a2bbe: 3054         	adds	r0, #0x54
700a2bc0: 9919         	ldr	r1, [sp, #0x64]
700a2bc2: 6ec9         	ldr	r1, [r1, #0x6c]
700a2bc4: aa09         	add	r2, sp, #0x24
700a2bc6: f011 fbeb    	bl	0x700b43a0 <CSL_pktdmaSetTxRT> @ imm = #0x117d6
700a2bca: 9a02         	ldr	r2, [sp, #0x8]
700a2bcc: 9814         	ldr	r0, [sp, #0x50]
700a2bce: 3054         	adds	r0, #0x54
700a2bd0: 9919         	ldr	r1, [sp, #0x64]
700a2bd2: 6ec9         	ldr	r1, [r1, #0x6c]
700a2bd4: 9b08         	ldr	r3, [sp, #0x20]
700a2bd6: 46ee         	mov	lr, sp
700a2bd8: f10d 0c58    	add.w	r12, sp, #0x58
700a2bdc: f8ce c000    	str.w	r12, [lr]
700a2be0: f011 ff36    	bl	0x700b4a50 <CSL_pktdmaSetChanPeerReg> @ imm = #0x11e6c
700a2be4: e7ff         	b	0x700a2be6 <Udma_chDisableTxChan+0x356> @ imm = #-0x2
700a2be6: e7ff         	b	0x700a2be8 <Udma_chDisableTxChan+0x358> @ imm = #-0x2
700a2be8: e7ff         	b	0x700a2bea <Udma_chDisableTxChan+0x35a> @ imm = #-0x2
700a2bea: 9817         	ldr	r0, [sp, #0x5c]
700a2bec: b01a         	add	sp, #0x68
700a2bee: bd80         	pop	{r7, pc}

700a2bf0 <Udma_eventConfig>:
700a2bf0: b580         	push	{r7, lr}
700a2bf2: b098         	sub	sp, #0x60
700a2bf4: 9017         	str	r0, [sp, #0x5c]
700a2bf6: 9116         	str	r1, [sp, #0x58]
700a2bf8: 2000         	movs	r0, #0x0
700a2bfa: 9001         	str	r0, [sp, #0x4]
700a2bfc: 9015         	str	r0, [sp, #0x54]
700a2bfe: 9916         	ldr	r1, [sp, #0x58]
700a2c00: 3108         	adds	r1, #0x8
700a2c02: 9110         	str	r1, [sp, #0x40]
700a2c04: 9006         	str	r0, [sp, #0x18]
700a2c06: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a2c0a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2c0e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2c12: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a2c16: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a2c1a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a2c1e: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a2c22: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a2c26: 20ff         	movs	r0, #0xff
700a2c28: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a2c2c: 9810         	ldr	r0, [sp, #0x40]
700a2c2e: 6800         	ldr	r0, [r0]
700a2c30: 2805         	cmp	r0, #0x5
700a2c32: d00a         	beq	0x700a2c4a <Udma_eventConfig+0x5a> @ imm = #0x14
700a2c34: e7ff         	b	0x700a2c36 <Udma_eventConfig+0x46> @ imm = #-0x2
700a2c36: 9806         	ldr	r0, [sp, #0x18]
700a2c38: f040 0010    	orr	r0, r0, #0x10
700a2c3c: 9006         	str	r0, [sp, #0x18]
700a2c3e: 9816         	ldr	r0, [sp, #0x58]
700a2c40: f010 fece    	bl	0x700b39e0 <Udma_eventGetId> @ imm = #0x10d9c
700a2c44: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a2c48: e7ff         	b	0x700a2c4a <Udma_eventConfig+0x5a> @ imm = #-0x2
700a2c4a: 9816         	ldr	r0, [sp, #0x58]
700a2c4c: 6d80         	ldr	r0, [r0, #0x58]
700a2c4e: f510 3f80    	cmn.w	r0, #0x10000
700a2c52: d012         	beq	0x700a2c7a <Udma_eventConfig+0x8a> @ imm = #0x24
700a2c54: e7ff         	b	0x700a2c56 <Udma_eventConfig+0x66> @ imm = #-0x2
700a2c56: 9806         	ldr	r0, [sp, #0x18]
700a2c58: f040 0001    	orr	r0, r0, #0x1
700a2c5c: 9006         	str	r0, [sp, #0x18]
700a2c5e: 9806         	ldr	r0, [sp, #0x18]
700a2c60: f040 0002    	orr	r0, r0, #0x2
700a2c64: 9006         	str	r0, [sp, #0x18]
700a2c66: 9817         	ldr	r0, [sp, #0x5c]
700a2c68: f8b0 00ea    	ldrh.w	r0, [r0, #0xea]
700a2c6c: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a2c70: 9816         	ldr	r0, [sp, #0x58]
700a2c72: 6d80         	ldr	r0, [r0, #0x58]
700a2c74: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a2c78: e7ff         	b	0x700a2c7a <Udma_eventConfig+0x8a> @ imm = #-0x2
700a2c7a: 9816         	ldr	r0, [sp, #0x58]
700a2c7c: 6980         	ldr	r0, [r0, #0x18]
700a2c7e: b128         	cbz	r0, 0x700a2c8c <Udma_eventConfig+0x9c> @ imm = #0xa
700a2c80: e7ff         	b	0x700a2c82 <Udma_eventConfig+0x92> @ imm = #-0x2
700a2c82: 9816         	ldr	r0, [sp, #0x58]
700a2c84: 6980         	ldr	r0, [r0, #0x18]
700a2c86: 6cc0         	ldr	r0, [r0, #0x4c]
700a2c88: 9014         	str	r0, [sp, #0x50]
700a2c8a: e003         	b	0x700a2c94 <Udma_eventConfig+0xa4> @ imm = #0x6
700a2c8c: 9816         	ldr	r0, [sp, #0x58]
700a2c8e: 6cc0         	ldr	r0, [r0, #0x4c]
700a2c90: 9014         	str	r0, [sp, #0x50]
700a2c92: e7ff         	b	0x700a2c94 <Udma_eventConfig+0xa4> @ imm = #-0x2
700a2c94: 9806         	ldr	r0, [sp, #0x18]
700a2c96: f040 0004    	orr	r0, r0, #0x4
700a2c9a: 9006         	str	r0, [sp, #0x18]
700a2c9c: 9806         	ldr	r0, [sp, #0x18]
700a2c9e: f040 0008    	orr	r0, r0, #0x8
700a2ca2: 9006         	str	r0, [sp, #0x18]
700a2ca4: 9817         	ldr	r0, [sp, #0x5c]
700a2ca6: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a2caa: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a2cae: 9814         	ldr	r0, [sp, #0x50]
700a2cb0: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a2cb4: 9816         	ldr	r0, [sp, #0x58]
700a2cb6: 6d00         	ldr	r0, [r0, #0x50]
700a2cb8: f64f 71ff    	movw	r1, #0xffff
700a2cbc: 4288         	cmp	r0, r1
700a2cbe: d009         	beq	0x700a2cd4 <Udma_eventConfig+0xe4> @ imm = #0x12
700a2cc0: e7ff         	b	0x700a2cc2 <Udma_eventConfig+0xd2> @ imm = #-0x2
700a2cc2: 9806         	ldr	r0, [sp, #0x18]
700a2cc4: f040 0020    	orr	r0, r0, #0x20
700a2cc8: 9006         	str	r0, [sp, #0x18]
700a2cca: 9816         	ldr	r0, [sp, #0x58]
700a2ccc: 6d00         	ldr	r0, [r0, #0x50]
700a2cce: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a2cd2: e7ff         	b	0x700a2cd4 <Udma_eventConfig+0xe4> @ imm = #-0x2
700a2cd4: 9810         	ldr	r0, [sp, #0x40]
700a2cd6: 6800         	ldr	r0, [r0]
700a2cd8: 2801         	cmp	r0, #0x1
700a2cda: d00a         	beq	0x700a2cf2 <Udma_eventConfig+0x102> @ imm = #0x14
700a2cdc: e7ff         	b	0x700a2cde <Udma_eventConfig+0xee> @ imm = #-0x2
700a2cde: 9810         	ldr	r0, [sp, #0x40]
700a2ce0: 6800         	ldr	r0, [r0]
700a2ce2: 2802         	cmp	r0, #0x2
700a2ce4: d005         	beq	0x700a2cf2 <Udma_eventConfig+0x102> @ imm = #0xa
700a2ce6: e7ff         	b	0x700a2ce8 <Udma_eventConfig+0xf8> @ imm = #-0x2
700a2ce8: 9810         	ldr	r0, [sp, #0x40]
700a2cea: 6800         	ldr	r0, [r0]
700a2cec: 2806         	cmp	r0, #0x6
700a2cee: d14d         	bne	0x700a2d8c <Udma_eventConfig+0x19c> @ imm = #0x9a
700a2cf0: e7ff         	b	0x700a2cf2 <Udma_eventConfig+0x102> @ imm = #-0x2
700a2cf2: 9810         	ldr	r0, [sp, #0x40]
700a2cf4: 6880         	ldr	r0, [r0, #0x8]
700a2cf6: 9012         	str	r0, [sp, #0x48]
700a2cf8: 9817         	ldr	r0, [sp, #0x5c]
700a2cfa: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a2cfe: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2d02: 9810         	ldr	r0, [sp, #0x40]
700a2d04: 6800         	ldr	r0, [r0]
700a2d06: 2801         	cmp	r0, #0x1
700a2d08: d005         	beq	0x700a2d16 <Udma_eventConfig+0x126> @ imm = #0xa
700a2d0a: e7ff         	b	0x700a2d0c <Udma_eventConfig+0x11c> @ imm = #-0x2
700a2d0c: 9810         	ldr	r0, [sp, #0x40]
700a2d0e: 6800         	ldr	r0, [r0]
700a2d10: 2806         	cmp	r0, #0x6
700a2d12: d12e         	bne	0x700a2d72 <Udma_eventConfig+0x182> @ imm = #0x5c
700a2d14: e7ff         	b	0x700a2d16 <Udma_eventConfig+0x126> @ imm = #-0x2
700a2d16: 9812         	ldr	r0, [sp, #0x48]
700a2d18: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a2d1c: 8880         	ldrh	r0, [r0, #0x4]
700a2d1e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2d22: 9812         	ldr	r0, [sp, #0x48]
700a2d24: 7800         	ldrb	r0, [r0]
700a2d26: 0740         	lsls	r0, r0, #0x1d
700a2d28: 2800         	cmp	r0, #0x0
700a2d2a: d509         	bpl	0x700a2d40 <Udma_eventConfig+0x150> @ imm = #0x12
700a2d2c: e7ff         	b	0x700a2d2e <Udma_eventConfig+0x13e> @ imm = #-0x2
700a2d2e: 9817         	ldr	r0, [sp, #0x5c]
700a2d30: f8d0 10f0    	ldr.w	r1, [r0, #0xf0]
700a2d34: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2d38: 4408         	add	r0, r1
700a2d3a: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2d3e: e017         	b	0x700a2d70 <Udma_eventConfig+0x180> @ imm = #0x2e
700a2d40: 9812         	ldr	r0, [sp, #0x48]
700a2d42: 7800         	ldrb	r0, [r0]
700a2d44: 07c0         	lsls	r0, r0, #0x1f
700a2d46: b148         	cbz	r0, 0x700a2d5c <Udma_eventConfig+0x16c> @ imm = #0x12
700a2d48: e7ff         	b	0x700a2d4a <Udma_eventConfig+0x15a> @ imm = #-0x2
700a2d4a: 9817         	ldr	r0, [sp, #0x5c]
700a2d4c: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a2d50: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2d54: 4408         	add	r0, r1
700a2d56: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2d5a: e008         	b	0x700a2d6e <Udma_eventConfig+0x17e> @ imm = #0x10
700a2d5c: 9817         	ldr	r0, [sp, #0x5c]
700a2d5e: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a2d62: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2d66: 4408         	add	r0, r1
700a2d68: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2d6c: e7ff         	b	0x700a2d6e <Udma_eventConfig+0x17e> @ imm = #-0x2
700a2d6e: e7ff         	b	0x700a2d70 <Udma_eventConfig+0x180> @ imm = #-0x2
700a2d70: e00b         	b	0x700a2d8a <Udma_eventConfig+0x19a> @ imm = #0x16
700a2d72: 9812         	ldr	r0, [sp, #0x48]
700a2d74: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a2d78: 8880         	ldrh	r0, [r0, #0x4]
700a2d7a: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2d7e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2d82: 3014         	adds	r0, #0x14
700a2d84: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2d88: e7ff         	b	0x700a2d8a <Udma_eventConfig+0x19a> @ imm = #-0x2
700a2d8a: e7ff         	b	0x700a2d8c <Udma_eventConfig+0x19c> @ imm = #-0x2
700a2d8c: 9810         	ldr	r0, [sp, #0x40]
700a2d8e: 6800         	ldr	r0, [r0]
700a2d90: 2803         	cmp	r0, #0x3
700a2d92: d156         	bne	0x700a2e42 <Udma_eventConfig+0x252> @ imm = #0xac
700a2d94: e7ff         	b	0x700a2d96 <Udma_eventConfig+0x1a6> @ imm = #-0x2
700a2d96: 9817         	ldr	r0, [sp, #0x5c]
700a2d98: 6800         	ldr	r0, [r0]
700a2d9a: 2802         	cmp	r0, #0x2
700a2d9c: d104         	bne	0x700a2da8 <Udma_eventConfig+0x1b8> @ imm = #0x8
700a2d9e: e7ff         	b	0x700a2da0 <Udma_eventConfig+0x1b0> @ imm = #-0x2
700a2da0: f04f 30ff    	mov.w	r0, #0xffffffff
700a2da4: 9015         	str	r0, [sp, #0x54]
700a2da6: e04b         	b	0x700a2e40 <Udma_eventConfig+0x250> @ imm = #0x96
700a2da8: 9810         	ldr	r0, [sp, #0x40]
700a2daa: 6880         	ldr	r0, [r0, #0x8]
700a2dac: 9012         	str	r0, [sp, #0x48]
700a2dae: 9817         	ldr	r0, [sp, #0x5c]
700a2db0: f8b0 00fc    	ldrh.w	r0, [r0, #0xfc]
700a2db4: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2db8: 9812         	ldr	r0, [sp, #0x48]
700a2dba: 7800         	ldrb	r0, [r0]
700a2dbc: 0740         	lsls	r0, r0, #0x1d
700a2dbe: 2800         	cmp	r0, #0x0
700a2dc0: d50d         	bpl	0x700a2dde <Udma_eventConfig+0x1ee> @ imm = #0x1a
700a2dc2: e7ff         	b	0x700a2dc4 <Udma_eventConfig+0x1d4> @ imm = #-0x2
700a2dc4: 9812         	ldr	r0, [sp, #0x48]
700a2dc6: 6ec0         	ldr	r0, [r0, #0x6c]
700a2dc8: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2dcc: 9817         	ldr	r0, [sp, #0x5c]
700a2dce: f8d0 1100    	ldr.w	r1, [r0, #0x100]
700a2dd2: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2dd6: 4408         	add	r0, r1
700a2dd8: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2ddc: e02f         	b	0x700a2e3e <Udma_eventConfig+0x24e> @ imm = #0x5e
700a2dde: 9812         	ldr	r0, [sp, #0x48]
700a2de0: 7800         	ldrb	r0, [r0]
700a2de2: 0780         	lsls	r0, r0, #0x1e
700a2de4: 2800         	cmp	r0, #0x0
700a2de6: d50d         	bpl	0x700a2e04 <Udma_eventConfig+0x214> @ imm = #0x1a
700a2de8: e7ff         	b	0x700a2dea <Udma_eventConfig+0x1fa> @ imm = #-0x2
700a2dea: 9812         	ldr	r0, [sp, #0x48]
700a2dec: 6f00         	ldr	r0, [r0, #0x70]
700a2dee: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2df2: 9817         	ldr	r0, [sp, #0x5c]
700a2df4: f8d0 1108    	ldr.w	r1, [r0, #0x108]
700a2df8: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2dfc: 4408         	add	r0, r1
700a2dfe: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2e02: e01b         	b	0x700a2e3c <Udma_eventConfig+0x24c> @ imm = #0x36
700a2e04: 9812         	ldr	r0, [sp, #0x48]
700a2e06: 7800         	ldrb	r0, [r0]
700a2e08: 07c0         	lsls	r0, r0, #0x1f
700a2e0a: b168         	cbz	r0, 0x700a2e28 <Udma_eventConfig+0x238> @ imm = #0x1a
700a2e0c: e7ff         	b	0x700a2e0e <Udma_eventConfig+0x21e> @ imm = #-0x2
700a2e0e: 9812         	ldr	r0, [sp, #0x48]
700a2e10: 6ec0         	ldr	r0, [r0, #0x6c]
700a2e12: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2e16: 9817         	ldr	r0, [sp, #0x5c]
700a2e18: f8d0 1104    	ldr.w	r1, [r0, #0x104]
700a2e1c: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2e20: 4408         	add	r0, r1
700a2e22: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2e26: e008         	b	0x700a2e3a <Udma_eventConfig+0x24a> @ imm = #0x10
700a2e28: 9817         	ldr	r0, [sp, #0x5c]
700a2e2a: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a2e2e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2e32: 2000         	movs	r0, #0x0
700a2e34: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2e38: e7ff         	b	0x700a2e3a <Udma_eventConfig+0x24a> @ imm = #-0x2
700a2e3a: e7ff         	b	0x700a2e3c <Udma_eventConfig+0x24c> @ imm = #-0x2
700a2e3c: e7ff         	b	0x700a2e3e <Udma_eventConfig+0x24e> @ imm = #-0x2
700a2e3e: e7ff         	b	0x700a2e40 <Udma_eventConfig+0x250> @ imm = #-0x2
700a2e40: e7ff         	b	0x700a2e42 <Udma_eventConfig+0x252> @ imm = #-0x2
700a2e42: 9810         	ldr	r0, [sp, #0x40]
700a2e44: 6800         	ldr	r0, [r0]
700a2e46: 2804         	cmp	r0, #0x4
700a2e48: d130         	bne	0x700a2eac <Udma_eventConfig+0x2bc> @ imm = #0x60
700a2e4a: e7ff         	b	0x700a2e4c <Udma_eventConfig+0x25c> @ imm = #-0x2
700a2e4c: 9810         	ldr	r0, [sp, #0x40]
700a2e4e: 68c0         	ldr	r0, [r0, #0xc]
700a2e50: 9011         	str	r0, [sp, #0x44]
700a2e52: 9817         	ldr	r0, [sp, #0x5c]
700a2e54: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a2e58: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2e5c: 9811         	ldr	r0, [sp, #0x44]
700a2e5e: 8880         	ldrh	r0, [r0, #0x4]
700a2e60: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2e64: 9817         	ldr	r0, [sp, #0x5c]
700a2e66: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a2e6a: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2e6e: 4408         	add	r0, r1
700a2e70: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2e74: 9811         	ldr	r0, [sp, #0x44]
700a2e76: 6dc0         	ldr	r0, [r0, #0x5c]
700a2e78: 2804         	cmp	r0, #0x4
700a2e7a: d316         	blo	0x700a2eaa <Udma_eventConfig+0x2ba> @ imm = #0x2c
700a2e7c: e7ff         	b	0x700a2e7e <Udma_eventConfig+0x28e> @ imm = #-0x2
700a2e7e: 9811         	ldr	r0, [sp, #0x44]
700a2e80: 6dc0         	ldr	r0, [r0, #0x5c]
700a2e82: 2807         	cmp	r0, #0x7
700a2e84: d811         	bhi	0x700a2eaa <Udma_eventConfig+0x2ba> @ imm = #0x22
700a2e86: e7ff         	b	0x700a2e88 <Udma_eventConfig+0x298> @ imm = #-0x2
700a2e88: 9817         	ldr	r0, [sp, #0x5c]
700a2e8a: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a2e8e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2e92: 1a40         	subs	r0, r0, r1
700a2e94: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2e98: 9817         	ldr	r0, [sp, #0x5c]
700a2e9a: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a2e9e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2ea2: 4408         	add	r0, r1
700a2ea4: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2ea8: e7ff         	b	0x700a2eaa <Udma_eventConfig+0x2ba> @ imm = #-0x2
700a2eaa: e7ff         	b	0x700a2eac <Udma_eventConfig+0x2bc> @ imm = #-0x2
700a2eac: 9815         	ldr	r0, [sp, #0x54]
700a2eae: b9d8         	cbnz	r0, 0x700a2ee8 <Udma_eventConfig+0x2f8> @ imm = #0x36
700a2eb0: e7ff         	b	0x700a2eb2 <Udma_eventConfig+0x2c2> @ imm = #-0x2
700a2eb2: 9817         	ldr	r0, [sp, #0x5c]
700a2eb4: 9916         	ldr	r1, [sp, #0x58]
700a2eb6: f012 f80b    	bl	0x700b4ed0 <Udma_eventProgramSteering> @ imm = #0x12016
700a2eba: 9817         	ldr	r0, [sp, #0x5c]
700a2ebc: 6800         	ldr	r0, [r0]
700a2ebe: b130         	cbz	r0, 0x700a2ece <Udma_eventConfig+0x2de> @ imm = #0xc
700a2ec0: e7ff         	b	0x700a2ec2 <Udma_eventConfig+0x2d2> @ imm = #-0x2
700a2ec2: 9810         	ldr	r0, [sp, #0x40]
700a2ec4: 6800         	ldr	r0, [r0]
700a2ec6: 2805         	cmp	r0, #0x5
700a2ec8: d101         	bne	0x700a2ece <Udma_eventConfig+0x2de> @ imm = #0x2
700a2eca: e7ff         	b	0x700a2ecc <Udma_eventConfig+0x2dc> @ imm = #-0x2
700a2ecc: e00b         	b	0x700a2ee6 <Udma_eventConfig+0x2f6> @ imm = #0x16
700a2ece: a804         	add	r0, sp, #0x10
700a2ed0: a902         	add	r1, sp, #0x8
700a2ed2: f04f 32ff    	mov.w	r2, #0xffffffff
700a2ed6: f012 fbcb    	bl	0x700b5670 <Sciclient_rmIrqSet> @ imm = #0x12796
700a2eda: 9015         	str	r0, [sp, #0x54]
700a2edc: 9815         	ldr	r0, [sp, #0x54]
700a2ede: b108         	cbz	r0, 0x700a2ee4 <Udma_eventConfig+0x2f4> @ imm = #0x2
700a2ee0: e7ff         	b	0x700a2ee2 <Udma_eventConfig+0x2f2> @ imm = #-0x2
700a2ee2: e7ff         	b	0x700a2ee4 <Udma_eventConfig+0x2f4> @ imm = #-0x2
700a2ee4: e7ff         	b	0x700a2ee6 <Udma_eventConfig+0x2f6> @ imm = #-0x2
700a2ee6: e7ff         	b	0x700a2ee8 <Udma_eventConfig+0x2f8> @ imm = #-0x2
700a2ee8: 9815         	ldr	r0, [sp, #0x54]
700a2eea: bb58         	cbnz	r0, 0x700a2f44 <Udma_eventConfig+0x354> @ imm = #0x56
700a2eec: e7ff         	b	0x700a2eee <Udma_eventConfig+0x2fe> @ imm = #-0x2
700a2eee: 9816         	ldr	r0, [sp, #0x58]
700a2ef0: 6d80         	ldr	r0, [r0, #0x58]
700a2ef2: f510 3f80    	cmn.w	r0, #0x10000
700a2ef6: d024         	beq	0x700a2f42 <Udma_eventConfig+0x352> @ imm = #0x48
700a2ef8: e7ff         	b	0x700a2efa <Udma_eventConfig+0x30a> @ imm = #-0x2
700a2efa: 9816         	ldr	r0, [sp, #0x58]
700a2efc: 6d80         	ldr	r0, [r0, #0x58]
700a2efe: 9013         	str	r0, [sp, #0x4c]
700a2f00: a80b         	add	r0, sp, #0x2c
700a2f02: 9000         	str	r0, [sp]
700a2f04: f012 ffa4    	bl	0x700b5e50 <HwiP_Params_init> @ imm = #0x12f48
700a2f08: 9900         	ldr	r1, [sp]
700a2f0a: 9813         	ldr	r0, [sp, #0x4c]
700a2f0c: 900b         	str	r0, [sp, #0x2c]
700a2f0e: f64c 00e1    	movw	r0, #0xc8e1
700a2f12: f2c7 000a    	movt	r0, #0x700a
700a2f16: 900c         	str	r0, [sp, #0x30]
700a2f18: 9816         	ldr	r0, [sp, #0x58]
700a2f1a: 900d         	str	r0, [sp, #0x34]
700a2f1c: 9816         	ldr	r0, [sp, #0x58]
700a2f1e: 6a00         	ldr	r0, [r0, #0x20]
700a2f20: f88d 003a    	strb.w	r0, [sp, #0x3a]
700a2f24: 9816         	ldr	r0, [sp, #0x58]
700a2f26: 3068         	adds	r0, #0x68
700a2f28: f012 ffaa    	bl	0x700b5e80 <HwiP_construct> @ imm = #0x12f54
700a2f2c: 9015         	str	r0, [sp, #0x54]
700a2f2e: 9815         	ldr	r0, [sp, #0x54]
700a2f30: b108         	cbz	r0, 0x700a2f36 <Udma_eventConfig+0x346> @ imm = #0x2
700a2f32: e7ff         	b	0x700a2f34 <Udma_eventConfig+0x344> @ imm = #-0x2
700a2f34: e004         	b	0x700a2f40 <Udma_eventConfig+0x350> @ imm = #0x8
700a2f36: 9916         	ldr	r1, [sp, #0x58]
700a2f38: f101 0068    	add.w	r0, r1, #0x68
700a2f3c: 6648         	str	r0, [r1, #0x64]
700a2f3e: e7ff         	b	0x700a2f40 <Udma_eventConfig+0x350> @ imm = #-0x2
700a2f40: e7ff         	b	0x700a2f42 <Udma_eventConfig+0x352> @ imm = #-0x2
700a2f42: e7ff         	b	0x700a2f44 <Udma_eventConfig+0x354> @ imm = #-0x2
700a2f44: 9815         	ldr	r0, [sp, #0x54]
700a2f46: b018         	add	sp, #0x60
700a2f48: bd80         	pop	{r7, pc}
700a2f4a: 0000         	movs	r0, r0
700a2f4c: 0000         	movs	r0, r0
700a2f4e: 0000         	movs	r0, r0

700a2f50 <_tx_mutex_put>:
700a2f50: b580         	push	{r7, lr}
700a2f52: b092         	sub	sp, #0x48
700a2f54: 9011         	str	r0, [sp, #0x44]
700a2f56: 2020         	movs	r0, #0x20
700a2f58: 900c         	str	r0, [sp, #0x30]
700a2f5a: f000 eb1c    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #0x638
700a2f5e: 9010         	str	r0, [sp, #0x40]
700a2f60: 9811         	ldr	r0, [sp, #0x44]
700a2f62: 6880         	ldr	r0, [r0, #0x8]
700a2f64: 2800         	cmp	r0, #0x0
700a2f66: f000 8188    	beq.w	0x700a327a <_tx_mutex_put+0x32a> @ imm = #0x310
700a2f6a: e7ff         	b	0x700a2f6c <_tx_mutex_put+0x1c> @ imm = #-0x2
700a2f6c: 9811         	ldr	r0, [sp, #0x44]
700a2f6e: 68c0         	ldr	r0, [r0, #0xc]
700a2f70: 900f         	str	r0, [sp, #0x3c]
700a2f72: f64a 40ec    	movw	r0, #0xacec
700a2f76: f2c7 0008    	movt	r0, #0x7008
700a2f7a: 6800         	ldr	r0, [r0]
700a2f7c: 9007         	str	r0, [sp, #0x1c]
700a2f7e: 9811         	ldr	r0, [sp, #0x44]
700a2f80: 68c0         	ldr	r0, [r0, #0xc]
700a2f82: 9907         	ldr	r1, [sp, #0x1c]
700a2f84: 4288         	cmp	r0, r1
700a2f86: d00e         	beq	0x700a2fa6 <_tx_mutex_put+0x56> @ imm = #0x1c
700a2f88: e7ff         	b	0x700a2f8a <_tx_mutex_put+0x3a> @ imm = #-0x2
700a2f8a: f64a 40fc    	movw	r0, #0xacfc
700a2f8e: f2c7 0008    	movt	r0, #0x7008
700a2f92: 6800         	ldr	r0, [r0]
700a2f94: b930         	cbnz	r0, 0x700a2fa4 <_tx_mutex_put+0x54> @ imm = #0xc
700a2f96: e7ff         	b	0x700a2f98 <_tx_mutex_put+0x48> @ imm = #-0x2
700a2f98: 9810         	ldr	r0, [sp, #0x40]
700a2f9a: f7ff ec76    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x714
700a2f9e: 201e         	movs	r0, #0x1e
700a2fa0: 900c         	str	r0, [sp, #0x30]
700a2fa2: e7ff         	b	0x700a2fa4 <_tx_mutex_put+0x54> @ imm = #-0x2
700a2fa4: e7ff         	b	0x700a2fa6 <_tx_mutex_put+0x56> @ imm = #-0x2
700a2fa6: 980c         	ldr	r0, [sp, #0x30]
700a2fa8: 2820         	cmp	r0, #0x20
700a2faa: f040 8165    	bne.w	0x700a3278 <_tx_mutex_put+0x328> @ imm = #0x2ca
700a2fae: e7ff         	b	0x700a2fb0 <_tx_mutex_put+0x60> @ imm = #-0x2
700a2fb0: 9911         	ldr	r1, [sp, #0x44]
700a2fb2: 6888         	ldr	r0, [r1, #0x8]
700a2fb4: 3801         	subs	r0, #0x1
700a2fb6: 6088         	str	r0, [r1, #0x8]
700a2fb8: 9811         	ldr	r0, [sp, #0x44]
700a2fba: 6880         	ldr	r0, [r0, #0x8]
700a2fbc: b130         	cbz	r0, 0x700a2fcc <_tx_mutex_put+0x7c> @ imm = #0xc
700a2fbe: e7ff         	b	0x700a2fc0 <_tx_mutex_put+0x70> @ imm = #-0x2
700a2fc0: 9810         	ldr	r0, [sp, #0x40]
700a2fc2: f7ff ec62    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x73c
700a2fc6: 2000         	movs	r0, #0x0
700a2fc8: 900c         	str	r0, [sp, #0x30]
700a2fca: e154         	b	0x700a3276 <_tx_mutex_put+0x326> @ imm = #0x2a8
700a2fcc: 980f         	ldr	r0, [sp, #0x3c]
700a2fce: b930         	cbnz	r0, 0x700a2fde <_tx_mutex_put+0x8e> @ imm = #0xc
700a2fd0: e7ff         	b	0x700a2fd2 <_tx_mutex_put+0x82> @ imm = #-0x2
700a2fd2: 9810         	ldr	r0, [sp, #0x40]
700a2fd4: f7ff ec58    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x750
700a2fd8: 2000         	movs	r0, #0x0
700a2fda: 900c         	str	r0, [sp, #0x30]
700a2fdc: e14a         	b	0x700a3274 <_tx_mutex_put+0x324> @ imm = #0x294
700a2fde: 990f         	ldr	r1, [sp, #0x3c]
700a2fe0: f8d1 00a4    	ldr.w	r0, [r1, #0xa4]
700a2fe4: 3801         	subs	r0, #0x1
700a2fe6: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a2fea: 980f         	ldr	r0, [sp, #0x3c]
700a2fec: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a2ff0: b928         	cbnz	r0, 0x700a2ffe <_tx_mutex_put+0xae> @ imm = #0xa
700a2ff2: e7ff         	b	0x700a2ff4 <_tx_mutex_put+0xa4> @ imm = #-0x2
700a2ff4: 990f         	ldr	r1, [sp, #0x3c]
700a2ff6: 2000         	movs	r0, #0x0
700a2ff8: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a2ffc: e018         	b	0x700a3030 <_tx_mutex_put+0xe0> @ imm = #0x30
700a2ffe: 9811         	ldr	r0, [sp, #0x44]
700a3000: 6ac0         	ldr	r0, [r0, #0x2c]
700a3002: 900b         	str	r0, [sp, #0x2c]
700a3004: 9811         	ldr	r0, [sp, #0x44]
700a3006: 6b00         	ldr	r0, [r0, #0x30]
700a3008: 900a         	str	r0, [sp, #0x28]
700a300a: 980a         	ldr	r0, [sp, #0x28]
700a300c: 990b         	ldr	r1, [sp, #0x2c]
700a300e: 6308         	str	r0, [r1, #0x30]
700a3010: 980b         	ldr	r0, [sp, #0x2c]
700a3012: 990a         	ldr	r1, [sp, #0x28]
700a3014: 62c8         	str	r0, [r1, #0x2c]
700a3016: 980f         	ldr	r0, [sp, #0x3c]
700a3018: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a301c: 9911         	ldr	r1, [sp, #0x44]
700a301e: 4288         	cmp	r0, r1
700a3020: d105         	bne	0x700a302e <_tx_mutex_put+0xde> @ imm = #0xa
700a3022: e7ff         	b	0x700a3024 <_tx_mutex_put+0xd4> @ imm = #-0x2
700a3024: 980b         	ldr	r0, [sp, #0x2c]
700a3026: 990f         	ldr	r1, [sp, #0x3c]
700a3028: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a302c: e7ff         	b	0x700a302e <_tx_mutex_put+0xde> @ imm = #-0x2
700a302e: e7ff         	b	0x700a3030 <_tx_mutex_put+0xe0> @ imm = #-0x2
700a3030: 9811         	ldr	r0, [sp, #0x44]
700a3032: 6980         	ldr	r0, [r0, #0x18]
700a3034: b978         	cbnz	r0, 0x700a3056 <_tx_mutex_put+0x106> @ imm = #0x1e
700a3036: e7ff         	b	0x700a3038 <_tx_mutex_put+0xe8> @ imm = #-0x2
700a3038: 9811         	ldr	r0, [sp, #0x44]
700a303a: 6900         	ldr	r0, [r0, #0x10]
700a303c: b950         	cbnz	r0, 0x700a3054 <_tx_mutex_put+0x104> @ imm = #0x14
700a303e: e7ff         	b	0x700a3040 <_tx_mutex_put+0xf0> @ imm = #-0x2
700a3040: 9911         	ldr	r1, [sp, #0x44]
700a3042: 2000         	movs	r0, #0x0
700a3044: 9002         	str	r0, [sp, #0x8]
700a3046: 60c8         	str	r0, [r1, #0xc]
700a3048: 9810         	ldr	r0, [sp, #0x40]
700a304a: f7ff ec1e    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x7c4
700a304e: 9802         	ldr	r0, [sp, #0x8]
700a3050: 900c         	str	r0, [sp, #0x30]
700a3052: e7ff         	b	0x700a3054 <_tx_mutex_put+0x104> @ imm = #-0x2
700a3054: e7ff         	b	0x700a3056 <_tx_mutex_put+0x106> @ imm = #-0x2
700a3056: 980c         	ldr	r0, [sp, #0x30]
700a3058: 2820         	cmp	r0, #0x20
700a305a: f040 810a    	bne.w	0x700a3272 <_tx_mutex_put+0x322> @ imm = #0x214
700a305e: e7ff         	b	0x700a3060 <_tx_mutex_put+0x110> @ imm = #-0x2
700a3060: 2000         	movs	r0, #0x0
700a3062: 900e         	str	r0, [sp, #0x38]
700a3064: 980f         	ldr	r0, [sp, #0x3c]
700a3066: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700a306a: 900d         	str	r0, [sp, #0x34]
700a306c: 9811         	ldr	r0, [sp, #0x44]
700a306e: 6900         	ldr	r0, [r0, #0x10]
700a3070: 2801         	cmp	r0, #0x1
700a3072: d135         	bne	0x700a30e0 <_tx_mutex_put+0x190> @ imm = #0x6a
700a3074: e7ff         	b	0x700a3076 <_tx_mutex_put+0x126> @ imm = #-0x2
700a3076: 2020         	movs	r0, #0x20
700a3078: 9003         	str	r0, [sp, #0xc]
700a307a: 980f         	ldr	r0, [sp, #0x3c]
700a307c: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a3080: 900b         	str	r0, [sp, #0x2c]
700a3082: e7ff         	b	0x700a3084 <_tx_mutex_put+0x134> @ imm = #-0x2
700a3084: 980b         	ldr	r0, [sp, #0x2c]
700a3086: b1f0         	cbz	r0, 0x700a30c6 <_tx_mutex_put+0x176> @ imm = #0x3c
700a3088: e7ff         	b	0x700a308a <_tx_mutex_put+0x13a> @ imm = #-0x2
700a308a: 980b         	ldr	r0, [sp, #0x2c]
700a308c: 6900         	ldr	r0, [r0, #0x10]
700a308e: 2801         	cmp	r0, #0x1
700a3090: d10b         	bne	0x700a30aa <_tx_mutex_put+0x15a> @ imm = #0x16
700a3092: e7ff         	b	0x700a3094 <_tx_mutex_put+0x144> @ imm = #-0x2
700a3094: 980b         	ldr	r0, [sp, #0x2c]
700a3096: 6a80         	ldr	r0, [r0, #0x28]
700a3098: 9903         	ldr	r1, [sp, #0xc]
700a309a: 4288         	cmp	r0, r1
700a309c: d204         	bhs	0x700a30a8 <_tx_mutex_put+0x158> @ imm = #0x8
700a309e: e7ff         	b	0x700a30a0 <_tx_mutex_put+0x150> @ imm = #-0x2
700a30a0: 980b         	ldr	r0, [sp, #0x2c]
700a30a2: 6a80         	ldr	r0, [r0, #0x28]
700a30a4: 9003         	str	r0, [sp, #0xc]
700a30a6: e7ff         	b	0x700a30a8 <_tx_mutex_put+0x158> @ imm = #-0x2
700a30a8: e7ff         	b	0x700a30aa <_tx_mutex_put+0x15a> @ imm = #-0x2
700a30aa: 980b         	ldr	r0, [sp, #0x2c]
700a30ac: 6ac0         	ldr	r0, [r0, #0x2c]
700a30ae: 900b         	str	r0, [sp, #0x2c]
700a30b0: 980b         	ldr	r0, [sp, #0x2c]
700a30b2: 990f         	ldr	r1, [sp, #0x3c]
700a30b4: f8d1 10a8    	ldr.w	r1, [r1, #0xa8]
700a30b8: 4288         	cmp	r0, r1
700a30ba: d103         	bne	0x700a30c4 <_tx_mutex_put+0x174> @ imm = #0x6
700a30bc: e7ff         	b	0x700a30be <_tx_mutex_put+0x16e> @ imm = #-0x2
700a30be: 2000         	movs	r0, #0x0
700a30c0: 900b         	str	r0, [sp, #0x2c]
700a30c2: e7ff         	b	0x700a30c4 <_tx_mutex_put+0x174> @ imm = #-0x2
700a30c4: e7de         	b	0x700a3084 <_tx_mutex_put+0x134> @ imm = #-0x44
700a30c6: 9803         	ldr	r0, [sp, #0xc]
700a30c8: 990f         	ldr	r1, [sp, #0x3c]
700a30ca: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a30ce: 9803         	ldr	r0, [sp, #0xc]
700a30d0: 990d         	ldr	r1, [sp, #0x34]
700a30d2: 4288         	cmp	r0, r1
700a30d4: d203         	bhs	0x700a30de <_tx_mutex_put+0x18e> @ imm = #0x6
700a30d6: e7ff         	b	0x700a30d8 <_tx_mutex_put+0x188> @ imm = #-0x2
700a30d8: 9803         	ldr	r0, [sp, #0xc]
700a30da: 900d         	str	r0, [sp, #0x34]
700a30dc: e7ff         	b	0x700a30de <_tx_mutex_put+0x18e> @ imm = #-0x2
700a30de: e7ff         	b	0x700a30e0 <_tx_mutex_put+0x190> @ imm = #-0x2
700a30e0: 9811         	ldr	r0, [sp, #0x44]
700a30e2: 69c0         	ldr	r0, [r0, #0x1c]
700a30e4: 2802         	cmp	r0, #0x2
700a30e6: d30a         	blo	0x700a30fe <_tx_mutex_put+0x1ae> @ imm = #0x14
700a30e8: e7ff         	b	0x700a30ea <_tx_mutex_put+0x19a> @ imm = #-0x2
700a30ea: 9811         	ldr	r0, [sp, #0x44]
700a30ec: 6900         	ldr	r0, [r0, #0x10]
700a30ee: 2801         	cmp	r0, #0x1
700a30f0: d104         	bne	0x700a30fc <_tx_mutex_put+0x1ac> @ imm = #0x8
700a30f2: e7ff         	b	0x700a30f4 <_tx_mutex_put+0x1a4> @ imm = #-0x2
700a30f4: 9811         	ldr	r0, [sp, #0x44]
700a30f6: f005 fdbb    	bl	0x700a8c70 <_tx_mutex_prioritize> @ imm = #0x5b76
700a30fa: e7ff         	b	0x700a30fc <_tx_mutex_put+0x1ac> @ imm = #-0x2
700a30fc: e7ff         	b	0x700a30fe <_tx_mutex_put+0x1ae> @ imm = #-0x2
700a30fe: 9811         	ldr	r0, [sp, #0x44]
700a3100: 6980         	ldr	r0, [r0, #0x18]
700a3102: b9e0         	cbnz	r0, 0x700a313e <_tx_mutex_put+0x1ee> @ imm = #0x38
700a3104: e7ff         	b	0x700a3106 <_tx_mutex_put+0x1b6> @ imm = #-0x2
700a3106: 9911         	ldr	r1, [sp, #0x44]
700a3108: 2020         	movs	r0, #0x20
700a310a: 6288         	str	r0, [r1, #0x28]
700a310c: 9811         	ldr	r0, [sp, #0x44]
700a310e: 68c0         	ldr	r0, [r0, #0xc]
700a3110: 6b00         	ldr	r0, [r0, #0x30]
700a3112: 990d         	ldr	r1, [sp, #0x34]
700a3114: 4288         	cmp	r0, r1
700a3116: d006         	beq	0x700a3126 <_tx_mutex_put+0x1d6> @ imm = #0xc
700a3118: e7ff         	b	0x700a311a <_tx_mutex_put+0x1ca> @ imm = #-0x2
700a311a: 9811         	ldr	r0, [sp, #0x44]
700a311c: 68c0         	ldr	r0, [r0, #0xc]
700a311e: 990d         	ldr	r1, [sp, #0x34]
700a3120: f006 f866    	bl	0x700a91f0 <_tx_mutex_priority_change> @ imm = #0x60cc
700a3124: e7ff         	b	0x700a3126 <_tx_mutex_put+0x1d6> @ imm = #-0x2
700a3126: 9911         	ldr	r1, [sp, #0x44]
700a3128: 2000         	movs	r0, #0x0
700a312a: 9001         	str	r0, [sp, #0x4]
700a312c: 60c8         	str	r0, [r1, #0xc]
700a312e: 9810         	ldr	r0, [sp, #0x40]
700a3130: f7ff ebaa    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x8ac
700a3134: f010 fa54    	bl	0x700b35e0 <_tx_thread_system_preempt_check> @ imm = #0x104a8
700a3138: 9801         	ldr	r0, [sp, #0x4]
700a313a: 900c         	str	r0, [sp, #0x30]
700a313c: e098         	b	0x700a3270 <_tx_mutex_put+0x320> @ imm = #0x130
700a313e: 9811         	ldr	r0, [sp, #0x44]
700a3140: 6980         	ldr	r0, [r0, #0x18]
700a3142: 900f         	str	r0, [sp, #0x3c]
700a3144: 9811         	ldr	r0, [sp, #0x44]
700a3146: 6900         	ldr	r0, [r0, #0x10]
700a3148: 2801         	cmp	r0, #0x1
700a314a: d10b         	bne	0x700a3164 <_tx_mutex_put+0x214> @ imm = #0x16
700a314c: e7ff         	b	0x700a314e <_tx_mutex_put+0x1fe> @ imm = #-0x2
700a314e: 9811         	ldr	r0, [sp, #0x44]
700a3150: 68c0         	ldr	r0, [r0, #0xc]
700a3152: 900e         	str	r0, [sp, #0x38]
700a3154: 980f         	ldr	r0, [sp, #0x3c]
700a3156: 6b00         	ldr	r0, [r0, #0x30]
700a3158: 9911         	ldr	r1, [sp, #0x44]
700a315a: 6148         	str	r0, [r1, #0x14]
700a315c: 9911         	ldr	r1, [sp, #0x44]
700a315e: 2020         	movs	r0, #0x20
700a3160: 6288         	str	r0, [r1, #0x28]
700a3162: e7ff         	b	0x700a3164 <_tx_mutex_put+0x214> @ imm = #-0x2
700a3164: 980f         	ldr	r0, [sp, #0x3c]
700a3166: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a316a: 9009         	str	r0, [sp, #0x24]
700a316c: 9809         	ldr	r0, [sp, #0x24]
700a316e: b948         	cbnz	r0, 0x700a3184 <_tx_mutex_put+0x234> @ imm = #0x12
700a3170: e7ff         	b	0x700a3172 <_tx_mutex_put+0x222> @ imm = #-0x2
700a3172: 9811         	ldr	r0, [sp, #0x44]
700a3174: 990f         	ldr	r1, [sp, #0x3c]
700a3176: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a317a: 9811         	ldr	r0, [sp, #0x44]
700a317c: 62c0         	str	r0, [r0, #0x2c]
700a317e: 9811         	ldr	r0, [sp, #0x44]
700a3180: 6300         	str	r0, [r0, #0x30]
700a3182: e013         	b	0x700a31ac <_tx_mutex_put+0x25c> @ imm = #0x26
700a3184: 980f         	ldr	r0, [sp, #0x3c]
700a3186: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a318a: 900b         	str	r0, [sp, #0x2c]
700a318c: 980b         	ldr	r0, [sp, #0x2c]
700a318e: 6b00         	ldr	r0, [r0, #0x30]
700a3190: 900a         	str	r0, [sp, #0x28]
700a3192: 9811         	ldr	r0, [sp, #0x44]
700a3194: 990b         	ldr	r1, [sp, #0x2c]
700a3196: 6308         	str	r0, [r1, #0x30]
700a3198: 9811         	ldr	r0, [sp, #0x44]
700a319a: 990a         	ldr	r1, [sp, #0x28]
700a319c: 62c8         	str	r0, [r1, #0x2c]
700a319e: 980a         	ldr	r0, [sp, #0x28]
700a31a0: 9911         	ldr	r1, [sp, #0x44]
700a31a2: 6308         	str	r0, [r1, #0x30]
700a31a4: 980b         	ldr	r0, [sp, #0x2c]
700a31a6: 9911         	ldr	r1, [sp, #0x44]
700a31a8: 62c8         	str	r0, [r1, #0x2c]
700a31aa: e7ff         	b	0x700a31ac <_tx_mutex_put+0x25c> @ imm = #-0x2
700a31ac: 9809         	ldr	r0, [sp, #0x24]
700a31ae: 3001         	adds	r0, #0x1
700a31b0: 990f         	ldr	r1, [sp, #0x3c]
700a31b2: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a31b6: 9911         	ldr	r1, [sp, #0x44]
700a31b8: 2001         	movs	r0, #0x1
700a31ba: 6088         	str	r0, [r1, #0x8]
700a31bc: 980f         	ldr	r0, [sp, #0x3c]
700a31be: 9911         	ldr	r1, [sp, #0x44]
700a31c0: 60c8         	str	r0, [r1, #0xc]
700a31c2: 9911         	ldr	r1, [sp, #0x44]
700a31c4: 69c8         	ldr	r0, [r1, #0x1c]
700a31c6: 3801         	subs	r0, #0x1
700a31c8: 61c8         	str	r0, [r1, #0x1c]
700a31ca: 9811         	ldr	r0, [sp, #0x44]
700a31cc: 69c0         	ldr	r0, [r0, #0x1c]
700a31ce: 9008         	str	r0, [sp, #0x20]
700a31d0: 9808         	ldr	r0, [sp, #0x20]
700a31d2: b920         	cbnz	r0, 0x700a31de <_tx_mutex_put+0x28e> @ imm = #0x8
700a31d4: e7ff         	b	0x700a31d6 <_tx_mutex_put+0x286> @ imm = #-0x2
700a31d6: 9911         	ldr	r1, [sp, #0x44]
700a31d8: 2000         	movs	r0, #0x0
700a31da: 6188         	str	r0, [r1, #0x18]
700a31dc: e00f         	b	0x700a31fe <_tx_mutex_put+0x2ae> @ imm = #0x1e
700a31de: 980f         	ldr	r0, [sp, #0x3c]
700a31e0: 6f40         	ldr	r0, [r0, #0x74]
700a31e2: 9006         	str	r0, [sp, #0x18]
700a31e4: 9806         	ldr	r0, [sp, #0x18]
700a31e6: 9911         	ldr	r1, [sp, #0x44]
700a31e8: 6188         	str	r0, [r1, #0x18]
700a31ea: 980f         	ldr	r0, [sp, #0x3c]
700a31ec: 6f80         	ldr	r0, [r0, #0x78]
700a31ee: 9005         	str	r0, [sp, #0x14]
700a31f0: 9805         	ldr	r0, [sp, #0x14]
700a31f2: 9906         	ldr	r1, [sp, #0x18]
700a31f4: 6788         	str	r0, [r1, #0x78]
700a31f6: 9806         	ldr	r0, [sp, #0x18]
700a31f8: 9905         	ldr	r1, [sp, #0x14]
700a31fa: 6748         	str	r0, [r1, #0x74]
700a31fc: e7ff         	b	0x700a31fe <_tx_mutex_put+0x2ae> @ imm = #-0x2
700a31fe: 990f         	ldr	r1, [sp, #0x3c]
700a3200: 2000         	movs	r0, #0x0
700a3202: 66c8         	str	r0, [r1, #0x6c]
700a3204: 990f         	ldr	r1, [sp, #0x3c]
700a3206: f8c1 0088    	str.w	r0, [r1, #0x88]
700a320a: 9811         	ldr	r0, [sp, #0x44]
700a320c: 6900         	ldr	r0, [r0, #0x10]
700a320e: 2801         	cmp	r0, #0x1
700a3210: d125         	bne	0x700a325e <_tx_mutex_put+0x30e> @ imm = #0x4a
700a3212: e7ff         	b	0x700a3214 <_tx_mutex_put+0x2c4> @ imm = #-0x2
700a3214: 9811         	ldr	r0, [sp, #0x44]
700a3216: 69c0         	ldr	r0, [r0, #0x1c]
700a3218: b1a8         	cbz	r0, 0x700a3246 <_tx_mutex_put+0x2f6> @ imm = #0x2a
700a321a: e7ff         	b	0x700a321c <_tx_mutex_put+0x2cc> @ imm = #-0x2
700a321c: 9811         	ldr	r0, [sp, #0x44]
700a321e: 69c0         	ldr	r0, [r0, #0x1c]
700a3220: 2802         	cmp	r0, #0x2
700a3222: d304         	blo	0x700a322e <_tx_mutex_put+0x2de> @ imm = #0x8
700a3224: e7ff         	b	0x700a3226 <_tx_mutex_put+0x2d6> @ imm = #-0x2
700a3226: 9811         	ldr	r0, [sp, #0x44]
700a3228: f005 fd22    	bl	0x700a8c70 <_tx_mutex_prioritize> @ imm = #0x5a44
700a322c: e7ff         	b	0x700a322e <_tx_mutex_put+0x2de> @ imm = #-0x2
700a322e: 9811         	ldr	r0, [sp, #0x44]
700a3230: 6980         	ldr	r0, [r0, #0x18]
700a3232: 9004         	str	r0, [sp, #0x10]
700a3234: 9804         	ldr	r0, [sp, #0x10]
700a3236: b128         	cbz	r0, 0x700a3244 <_tx_mutex_put+0x2f4> @ imm = #0xa
700a3238: e7ff         	b	0x700a323a <_tx_mutex_put+0x2ea> @ imm = #-0x2
700a323a: 9804         	ldr	r0, [sp, #0x10]
700a323c: 6b00         	ldr	r0, [r0, #0x30]
700a323e: 9911         	ldr	r1, [sp, #0x44]
700a3240: 6288         	str	r0, [r1, #0x28]
700a3242: e7ff         	b	0x700a3244 <_tx_mutex_put+0x2f4> @ imm = #-0x2
700a3244: e7ff         	b	0x700a3246 <_tx_mutex_put+0x2f6> @ imm = #-0x2
700a3246: 980e         	ldr	r0, [sp, #0x38]
700a3248: 6b00         	ldr	r0, [r0, #0x30]
700a324a: 990d         	ldr	r1, [sp, #0x34]
700a324c: 4288         	cmp	r0, r1
700a324e: d005         	beq	0x700a325c <_tx_mutex_put+0x30c> @ imm = #0xa
700a3250: e7ff         	b	0x700a3252 <_tx_mutex_put+0x302> @ imm = #-0x2
700a3252: 980e         	ldr	r0, [sp, #0x38]
700a3254: 990d         	ldr	r1, [sp, #0x34]
700a3256: f005 ffcb    	bl	0x700a91f0 <_tx_mutex_priority_change> @ imm = #0x5f96
700a325a: e7ff         	b	0x700a325c <_tx_mutex_put+0x30c> @ imm = #-0x2
700a325c: e7ff         	b	0x700a325e <_tx_mutex_put+0x30e> @ imm = #-0x2
700a325e: 980f         	ldr	r0, [sp, #0x3c]
700a3260: f004 ffd6    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #0x4fac
700a3264: 9810         	ldr	r0, [sp, #0x40]
700a3266: f7ff eb10    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9e0
700a326a: 2000         	movs	r0, #0x0
700a326c: 900c         	str	r0, [sp, #0x30]
700a326e: e7ff         	b	0x700a3270 <_tx_mutex_put+0x320> @ imm = #-0x2
700a3270: e7ff         	b	0x700a3272 <_tx_mutex_put+0x322> @ imm = #-0x2
700a3272: e7ff         	b	0x700a3274 <_tx_mutex_put+0x324> @ imm = #-0x2
700a3274: e7ff         	b	0x700a3276 <_tx_mutex_put+0x326> @ imm = #-0x2
700a3276: e7ff         	b	0x700a3278 <_tx_mutex_put+0x328> @ imm = #-0x2
700a3278: e005         	b	0x700a3286 <_tx_mutex_put+0x336> @ imm = #0xa
700a327a: 9810         	ldr	r0, [sp, #0x40]
700a327c: f7ff eb04    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9f8
700a3280: 201e         	movs	r0, #0x1e
700a3282: 900c         	str	r0, [sp, #0x30]
700a3284: e7ff         	b	0x700a3286 <_tx_mutex_put+0x336> @ imm = #-0x2
700a3286: 980c         	ldr	r0, [sp, #0x30]
700a3288: b012         	add	sp, #0x48
700a328a: bd80         	pop	{r7, pc}
700a328c: 0000         	movs	r0, r0
700a328e: 0000         	movs	r0, r0

700a3290 <Sciclient_rmIrqGetRoute>:
700a3290: b580         	push	{r7, lr}
700a3292: b08e         	sub	sp, #0x38
700a3294: 900d         	str	r0, [sp, #0x34]
700a3296: 2000         	movs	r0, #0x0
700a3298: 900c         	str	r0, [sp, #0x30]
700a329a: 980d         	ldr	r0, [sp, #0x34]
700a329c: 88c0         	ldrh	r0, [r0, #0x6]
700a329e: f011 fc67    	bl	0x700b4b70 <Sciclient_rmIrIsIr> @ imm = #0x118ce
700a32a2: b930         	cbnz	r0, 0x700a32b2 <Sciclient_rmIrqGetRoute+0x22> @ imm = #0xc
700a32a4: e7ff         	b	0x700a32a6 <Sciclient_rmIrqGetRoute+0x16> @ imm = #-0x2
700a32a6: 980d         	ldr	r0, [sp, #0x34]
700a32a8: 8940         	ldrh	r0, [r0, #0xa]
700a32aa: f011 fc61    	bl	0x700b4b70 <Sciclient_rmIrIsIr> @ imm = #0x118c2
700a32ae: b120         	cbz	r0, 0x700a32ba <Sciclient_rmIrqGetRoute+0x2a> @ imm = #0x8
700a32b0: e7ff         	b	0x700a32b2 <Sciclient_rmIrqGetRoute+0x22> @ imm = #-0x2
700a32b2: f06f 0001    	mvn	r0, #0x1
700a32b6: 900c         	str	r0, [sp, #0x30]
700a32b8: e7ff         	b	0x700a32ba <Sciclient_rmIrqGetRoute+0x2a> @ imm = #-0x2
700a32ba: 980c         	ldr	r0, [sp, #0x30]
700a32bc: 2800         	cmp	r0, #0x0
700a32be: d156         	bne	0x700a336e <Sciclient_rmIrqGetRoute+0xde> @ imm = #0xac
700a32c0: e7ff         	b	0x700a32c2 <Sciclient_rmIrqGetRoute+0x32> @ imm = #-0x2
700a32c2: 980d         	ldr	r0, [sp, #0x34]
700a32c4: 8a00         	ldrh	r0, [r0, #0x10]
700a32c6: 28ff         	cmp	r0, #0xff
700a32c8: d042         	beq	0x700a3350 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x84
700a32ca: e7ff         	b	0x700a32cc <Sciclient_rmIrqGetRoute+0x3c> @ imm = #-0x2
700a32cc: 980d         	ldr	r0, [sp, #0x34]
700a32ce: 6800         	ldr	r0, [r0]
700a32d0: 2104         	movs	r1, #0x4
700a32d2: f011 fd55    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x11aaa
700a32d6: b3d8         	cbz	r0, 0x700a3350 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x76
700a32d8: e7ff         	b	0x700a32da <Sciclient_rmIrqGetRoute+0x4a> @ imm = #-0x2
700a32da: 980d         	ldr	r0, [sp, #0x34]
700a32dc: 6800         	ldr	r0, [r0]
700a32de: 2108         	movs	r1, #0x8
700a32e0: f011 fd4e    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x11a9c
700a32e4: b3a0         	cbz	r0, 0x700a3350 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x68
700a32e6: e7ff         	b	0x700a32e8 <Sciclient_rmIrqGetRoute+0x58> @ imm = #-0x2
700a32e8: 980d         	ldr	r0, [sp, #0x34]
700a32ea: 6800         	ldr	r0, [r0]
700a32ec: 2110         	movs	r1, #0x10
700a32ee: f011 fd47    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x11a8e
700a32f2: b1d0         	cbz	r0, 0x700a332a <Sciclient_rmIrqGetRoute+0x9a> @ imm = #0x34
700a32f4: e7ff         	b	0x700a32f6 <Sciclient_rmIrqGetRoute+0x66> @ imm = #-0x2
700a32f6: 980d         	ldr	r0, [sp, #0x34]
700a32f8: 6800         	ldr	r0, [r0]
700a32fa: 2120         	movs	r1, #0x20
700a32fc: f011 fd40    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x11a80
700a3300: b198         	cbz	r0, 0x700a332a <Sciclient_rmIrqGetRoute+0x9a> @ imm = #0x26
700a3302: e7ff         	b	0x700a3304 <Sciclient_rmIrqGetRoute+0x74> @ imm = #-0x2
700a3304: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a3308: f8bc 1010    	ldrh.w	r1, [r12, #0x10]
700a330c: f8bc 2012    	ldrh.w	r2, [r12, #0x12]
700a3310: f8bc 300e    	ldrh.w	r3, [r12, #0xe]
700a3314: f89c 0004    	ldrb.w	r0, [r12, #0x4]
700a3318: f89c c014    	ldrb.w	r12, [r12, #0x14]
700a331c: 46ee         	mov	lr, sp
700a331e: f8ce c000    	str.w	r12, [lr]
700a3322: f006 fc0d    	bl	0x700a9b40 <Sciclient_rmIaValidateMapping> @ imm = #0x681a
700a3326: 900c         	str	r0, [sp, #0x30]
700a3328: e7ff         	b	0x700a332a <Sciclient_rmIrqGetRoute+0x9a> @ imm = #-0x2
700a332a: 980c         	ldr	r0, [sp, #0x30]
700a332c: b978         	cbnz	r0, 0x700a334e <Sciclient_rmIrqGetRoute+0xbe> @ imm = #0x1e
700a332e: e7ff         	b	0x700a3330 <Sciclient_rmIrqGetRoute+0xa0> @ imm = #-0x2
700a3330: 980d         	ldr	r0, [sp, #0x34]
700a3332: 89c0         	ldrh	r0, [r0, #0xe]
700a3334: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a3338: 980d         	ldr	r0, [sp, #0x34]
700a333a: 8a40         	ldrh	r0, [r0, #0x12]
700a333c: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a3340: 980d         	ldr	r0, [sp, #0x34]
700a3342: 8a00         	ldrh	r0, [r0, #0x10]
700a3344: a906         	add	r1, sp, #0x18
700a3346: f009 fd23    	bl	0x700acd90 <Sciclient_rmIrqGetNode> @ imm = #0x9a46
700a334a: 900c         	str	r0, [sp, #0x30]
700a334c: e7ff         	b	0x700a334e <Sciclient_rmIrqGetRoute+0xbe> @ imm = #-0x2
700a334e: e00d         	b	0x700a336c <Sciclient_rmIrqGetRoute+0xdc> @ imm = #0x1a
700a3350: 2000         	movs	r0, #0x0
700a3352: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a3356: 980d         	ldr	r0, [sp, #0x34]
700a3358: 8900         	ldrh	r0, [r0, #0x8]
700a335a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a335e: 980d         	ldr	r0, [sp, #0x34]
700a3360: 88c0         	ldrh	r0, [r0, #0x6]
700a3362: a906         	add	r1, sp, #0x18
700a3364: f009 fd14    	bl	0x700acd90 <Sciclient_rmIrqGetNode> @ imm = #0x9a28
700a3368: 900c         	str	r0, [sp, #0x30]
700a336a: e7ff         	b	0x700a336c <Sciclient_rmIrqGetRoute+0xdc> @ imm = #-0x2
700a336c: e7ff         	b	0x700a336e <Sciclient_rmIrqGetRoute+0xde> @ imm = #-0x2
700a336e: 980c         	ldr	r0, [sp, #0x30]
700a3370: b948         	cbnz	r0, 0x700a3386 <Sciclient_rmIrqGetRoute+0xf6> @ imm = #0x12
700a3372: e7ff         	b	0x700a3374 <Sciclient_rmIrqGetRoute+0xe4> @ imm = #-0x2
700a3374: 2001         	movs	r0, #0x1
700a3376: f88d 0021    	strb.w	r0, [sp, #0x21]
700a337a: 2000         	movs	r0, #0x0
700a337c: f88d 0020    	strb.w	r0, [sp, #0x20]
700a3380: f012 f876    	bl	0x700b5470 <Sciclient_rmPsInit> @ imm = #0x120ec
700a3384: e003         	b	0x700a338e <Sciclient_rmIrqGetRoute+0xfe> @ imm = #0x6
700a3386: 2000         	movs	r0, #0x0
700a3388: f88d 0021    	strb.w	r0, [sp, #0x21]
700a338c: e7ff         	b	0x700a338e <Sciclient_rmIrqGetRoute+0xfe> @ imm = #-0x2
700a338e: 2000         	movs	r0, #0x0
700a3390: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a3394: e7ff         	b	0x700a3396 <Sciclient_rmIrqGetRoute+0x106> @ imm = #-0x2
700a3396: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a339a: 9002         	str	r0, [sp, #0x8]
700a339c: f012 fc58    	bl	0x700b5c50 <Sciclient_rmPsGetMaxPsp> @ imm = #0x128b0
700a33a0: 9902         	ldr	r1, [sp, #0x8]
700a33a2: 4602         	mov	r2, r0
700a33a4: 2000         	movs	r0, #0x0
700a33a6: 4291         	cmp	r1, r2
700a33a8: 9003         	str	r0, [sp, #0xc]
700a33aa: da04         	bge	0x700a33b6 <Sciclient_rmIrqGetRoute+0x126> @ imm = #0x8
700a33ac: e7ff         	b	0x700a33ae <Sciclient_rmIrqGetRoute+0x11e> @ imm = #-0x2
700a33ae: f89d 0021    	ldrb.w	r0, [sp, #0x21]
700a33b2: 9003         	str	r0, [sp, #0xc]
700a33b4: e7ff         	b	0x700a33b6 <Sciclient_rmIrqGetRoute+0x126> @ imm = #-0x2
700a33b6: 9803         	ldr	r0, [sp, #0xc]
700a33b8: 07c0         	lsls	r0, r0, #0x1f
700a33ba: 2800         	cmp	r0, #0x0
700a33bc: f000 80d8    	beq.w	0x700a3570 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x1b0
700a33c0: e7ff         	b	0x700a33c2 <Sciclient_rmIrqGetRoute+0x132> @ imm = #-0x2
700a33c2: 2000         	movs	r0, #0x0
700a33c4: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a33c8: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a33cc: e7ff         	b	0x700a33ce <Sciclient_rmIrqGetRoute+0x13e> @ imm = #-0x2
700a33ce: f8bd 002c    	ldrh.w	r0, [sp, #0x2c]
700a33d2: 9906         	ldr	r1, [sp, #0x18]
700a33d4: 8849         	ldrh	r1, [r1, #0x2]
700a33d6: 4288         	cmp	r0, r1
700a33d8: da6b         	bge	0x700a34b2 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0xd6
700a33da: e7ff         	b	0x700a33dc <Sciclient_rmIrqGetRoute+0x14c> @ imm = #-0x2
700a33dc: 9806         	ldr	r0, [sp, #0x18]
700a33de: f8bd 102c    	ldrh.w	r1, [sp, #0x2c]
700a33e2: aa04         	add	r2, sp, #0x10
700a33e4: f010 fd7c    	bl	0x700b3ee0 <Sciclient_rmIrqGetNodeItf> @ imm = #0x10af8
700a33e8: 900c         	str	r0, [sp, #0x30]
700a33ea: 980c         	ldr	r0, [sp, #0x30]
700a33ec: b108         	cbz	r0, 0x700a33f2 <Sciclient_rmIrqGetRoute+0x162> @ imm = #0x2
700a33ee: e7ff         	b	0x700a33f0 <Sciclient_rmIrqGetRoute+0x160> @ imm = #-0x2
700a33f0: e05f         	b	0x700a34b2 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0xbe
700a33f2: f8bd 0024    	ldrh.w	r0, [sp, #0x24]
700a33f6: 9904         	ldr	r1, [sp, #0x10]
700a33f8: 8809         	ldrh	r1, [r1]
700a33fa: 4288         	cmp	r0, r1
700a33fc: db52         	blt	0x700a34a4 <Sciclient_rmIrqGetRoute+0x214> @ imm = #0xa4
700a33fe: e7ff         	b	0x700a3400 <Sciclient_rmIrqGetRoute+0x170> @ imm = #-0x2
700a3400: f8bd 0024    	ldrh.w	r0, [sp, #0x24]
700a3404: 9a04         	ldr	r2, [sp, #0x10]
700a3406: 8811         	ldrh	r1, [r2]
700a3408: 8892         	ldrh	r2, [r2, #0x4]
700a340a: 4411         	add	r1, r2
700a340c: 4288         	cmp	r0, r1
700a340e: da49         	bge	0x700a34a4 <Sciclient_rmIrqGetRoute+0x214> @ imm = #0x92
700a3410: e7ff         	b	0x700a3412 <Sciclient_rmIrqGetRoute+0x182> @ imm = #-0x2
700a3412: 9804         	ldr	r0, [sp, #0x10]
700a3414: 88c0         	ldrh	r0, [r0, #0x6]
700a3416: 990d         	ldr	r1, [sp, #0x34]
700a3418: 8949         	ldrh	r1, [r1, #0xa]
700a341a: 4288         	cmp	r0, r1
700a341c: d110         	bne	0x700a3440 <Sciclient_rmIrqGetRoute+0x1b0> @ imm = #0x20
700a341e: e7ff         	b	0x700a3420 <Sciclient_rmIrqGetRoute+0x190> @ imm = #-0x2
700a3420: 9a04         	ldr	r2, [sp, #0x10]
700a3422: 8850         	ldrh	r0, [r2, #0x2]
700a3424: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a3428: 8812         	ldrh	r2, [r2]
700a342a: 1a89         	subs	r1, r1, r2
700a342c: 4408         	add	r0, r1
700a342e: 990d         	ldr	r1, [sp, #0x34]
700a3430: 8989         	ldrh	r1, [r1, #0xc]
700a3432: 4288         	cmp	r0, r1
700a3434: d104         	bne	0x700a3440 <Sciclient_rmIrqGetRoute+0x1b0> @ imm = #0x8
700a3436: e7ff         	b	0x700a3438 <Sciclient_rmIrqGetRoute+0x1a8> @ imm = #-0x2
700a3438: 2001         	movs	r0, #0x1
700a343a: f88d 0020    	strb.w	r0, [sp, #0x20]
700a343e: e038         	b	0x700a34b2 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x70
700a3440: 9804         	ldr	r0, [sp, #0x10]
700a3442: 88c0         	ldrh	r0, [r0, #0x6]
700a3444: f011 fb94    	bl	0x700b4b70 <Sciclient_rmIrIsIr> @ imm = #0x11728
700a3448: b358         	cbz	r0, 0x700a34a2 <Sciclient_rmIrqGetRoute+0x212> @ imm = #0x56
700a344a: e7ff         	b	0x700a344c <Sciclient_rmIrqGetRoute+0x1bc> @ imm = #-0x2
700a344c: 9804         	ldr	r0, [sp, #0x10]
700a344e: 88c0         	ldrh	r0, [r0, #0x6]
700a3450: a905         	add	r1, sp, #0x14
700a3452: f009 fc9d    	bl	0x700acd90 <Sciclient_rmIrqGetNode> @ imm = #0x993a
700a3456: 900c         	str	r0, [sp, #0x30]
700a3458: 980c         	ldr	r0, [sp, #0x30]
700a345a: b108         	cbz	r0, 0x700a3460 <Sciclient_rmIrqGetRoute+0x1d0> @ imm = #0x2
700a345c: e7ff         	b	0x700a345e <Sciclient_rmIrqGetRoute+0x1ce> @ imm = #-0x2
700a345e: e028         	b	0x700a34b2 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x50
700a3460: 9a04         	ldr	r2, [sp, #0x10]
700a3462: 8850         	ldrh	r0, [r2, #0x2]
700a3464: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a3468: 8812         	ldrh	r2, [r2]
700a346a: 1a89         	subs	r1, r1, r2
700a346c: 4408         	add	r0, r1
700a346e: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a3472: 9805         	ldr	r0, [sp, #0x14]
700a3474: 8800         	ldrh	r0, [r0]
700a3476: f8bd 1026    	ldrh.w	r1, [sp, #0x26]
700a347a: f10d 0222    	add.w	r2, sp, #0x22
700a347e: f009 f83f    	bl	0x700ac500 <Sciclient_rmIrGetOutp> @ imm = #0x907e
700a3482: 900c         	str	r0, [sp, #0x30]
700a3484: 980c         	ldr	r0, [sp, #0x30]
700a3486: b930         	cbnz	r0, 0x700a3496 <Sciclient_rmIrqGetRoute+0x206> @ imm = #0xc
700a3488: e7ff         	b	0x700a348a <Sciclient_rmIrqGetRoute+0x1fa> @ imm = #-0x2
700a348a: 2001         	movs	r0, #0x1
700a348c: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a3490: 2000         	movs	r0, #0x0
700a3492: 900c         	str	r0, [sp, #0x30]
700a3494: e00d         	b	0x700a34b2 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x1a
700a3496: 980c         	ldr	r0, [sp, #0x30]
700a3498: 3001         	adds	r0, #0x1
700a349a: b108         	cbz	r0, 0x700a34a0 <Sciclient_rmIrqGetRoute+0x210> @ imm = #0x2
700a349c: e7ff         	b	0x700a349e <Sciclient_rmIrqGetRoute+0x20e> @ imm = #-0x2
700a349e: e008         	b	0x700a34b2 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x10
700a34a0: e7ff         	b	0x700a34a2 <Sciclient_rmIrqGetRoute+0x212> @ imm = #-0x2
700a34a2: e7ff         	b	0x700a34a4 <Sciclient_rmIrqGetRoute+0x214> @ imm = #-0x2
700a34a4: e7ff         	b	0x700a34a6 <Sciclient_rmIrqGetRoute+0x216> @ imm = #-0x2
700a34a6: f8bd 002c    	ldrh.w	r0, [sp, #0x2c]
700a34aa: 3001         	adds	r0, #0x1
700a34ac: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a34b0: e78d         	b	0x700a33ce <Sciclient_rmIrqGetRoute+0x13e> @ imm = #-0xe6
700a34b2: 980c         	ldr	r0, [sp, #0x30]
700a34b4: b108         	cbz	r0, 0x700a34ba <Sciclient_rmIrqGetRoute+0x22a> @ imm = #0x2
700a34b6: e7ff         	b	0x700a34b8 <Sciclient_rmIrqGetRoute+0x228> @ imm = #-0x2
700a34b8: e05a         	b	0x700a3570 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0xb4
700a34ba: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a34be: 07c0         	lsls	r0, r0, #0x1f
700a34c0: b930         	cbnz	r0, 0x700a34d0 <Sciclient_rmIrqGetRoute+0x240> @ imm = #0xc
700a34c2: e7ff         	b	0x700a34c4 <Sciclient_rmIrqGetRoute+0x234> @ imm = #-0x2
700a34c4: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a34c8: 07c0         	lsls	r0, r0, #0x1f
700a34ca: 2800         	cmp	r0, #0x0
700a34cc: d049         	beq	0x700a3562 <Sciclient_rmIrqGetRoute+0x2d2> @ imm = #0x92
700a34ce: e7ff         	b	0x700a34d0 <Sciclient_rmIrqGetRoute+0x240> @ imm = #-0x2
700a34d0: 9806         	ldr	r0, [sp, #0x18]
700a34d2: f8bd 102c    	ldrh.w	r1, [sp, #0x2c]
700a34d6: f00f fb7b    	bl	0x700b2bd0 <Sciclient_rmPsPush> @ imm = #0xf6f6
700a34da: 900c         	str	r0, [sp, #0x30]
700a34dc: 980c         	ldr	r0, [sp, #0x30]
700a34de: b108         	cbz	r0, 0x700a34e4 <Sciclient_rmIrqGetRoute+0x254> @ imm = #0x2
700a34e0: e7ff         	b	0x700a34e2 <Sciclient_rmIrqGetRoute+0x252> @ imm = #-0x2
700a34e2: e045         	b	0x700a3570 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x8a
700a34e4: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a34e8: b950         	cbnz	r0, 0x700a3500 <Sciclient_rmIrqGetRoute+0x270> @ imm = #0x14
700a34ea: e7ff         	b	0x700a34ec <Sciclient_rmIrqGetRoute+0x25c> @ imm = #-0x2
700a34ec: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a34f0: bb28         	cbnz	r0, 0x700a353e <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #0x4a
700a34f2: e7ff         	b	0x700a34f4 <Sciclient_rmIrqGetRoute+0x264> @ imm = #-0x2
700a34f4: 9806         	ldr	r0, [sp, #0x18]
700a34f6: 8800         	ldrh	r0, [r0]
700a34f8: f011 fb22    	bl	0x700b4b40 <Sciclient_rmIaIsIa> @ imm = #0x11644
700a34fc: b1f8         	cbz	r0, 0x700a353e <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #0x3e
700a34fe: e7ff         	b	0x700a3500 <Sciclient_rmIrqGetRoute+0x270> @ imm = #-0x2
700a3500: f012 fb4e    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x1269c
700a3504: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a3508: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a350c: 3801         	subs	r0, #0x1
700a350e: f8bd 1028    	ldrh.w	r1, [sp, #0x28]
700a3512: b280         	uxth	r0, r0
700a3514: f010 fa14    	bl	0x700b3940 <Sciclient_rmPsSetInp> @ imm = #0x10428
700a3518: 900c         	str	r0, [sp, #0x30]
700a351a: 980c         	ldr	r0, [sp, #0x30]
700a351c: b108         	cbz	r0, 0x700a3522 <Sciclient_rmIrqGetRoute+0x292> @ imm = #0x2
700a351e: e7ff         	b	0x700a3520 <Sciclient_rmIrqGetRoute+0x290> @ imm = #-0x2
700a3520: e026         	b	0x700a3570 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x4c
700a3522: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a3526: 3801         	subs	r0, #0x1
700a3528: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a352c: b280         	uxth	r0, r0
700a352e: f010 fa2f    	bl	0x700b3990 <Sciclient_rmPsSetOutp> @ imm = #0x1045e
700a3532: 900c         	str	r0, [sp, #0x30]
700a3534: 980c         	ldr	r0, [sp, #0x30]
700a3536: b108         	cbz	r0, 0x700a353c <Sciclient_rmIrqGetRoute+0x2ac> @ imm = #0x2
700a3538: e7ff         	b	0x700a353a <Sciclient_rmIrqGetRoute+0x2aa> @ imm = #-0x2
700a353a: e019         	b	0x700a3570 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x32
700a353c: e7ff         	b	0x700a353e <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #-0x2
700a353e: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a3542: 07c0         	lsls	r0, r0, #0x1f
700a3544: b108         	cbz	r0, 0x700a354a <Sciclient_rmIrqGetRoute+0x2ba> @ imm = #0x2
700a3546: e7ff         	b	0x700a3548 <Sciclient_rmIrqGetRoute+0x2b8> @ imm = #-0x2
700a3548: e012         	b	0x700a3570 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x24
700a354a: 9805         	ldr	r0, [sp, #0x14]
700a354c: 9006         	str	r0, [sp, #0x18]
700a354e: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a3552: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a3556: f8bd 0022    	ldrh.w	r0, [sp, #0x22]
700a355a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a355e: e7ff         	b	0x700a3560 <Sciclient_rmIrqGetRoute+0x2d0> @ imm = #-0x2
700a3560: e7ff         	b	0x700a3562 <Sciclient_rmIrqGetRoute+0x2d2> @ imm = #-0x2
700a3562: e7ff         	b	0x700a3564 <Sciclient_rmIrqGetRoute+0x2d4> @ imm = #-0x2
700a3564: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a3568: 3001         	adds	r0, #0x1
700a356a: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a356e: e712         	b	0x700a3396 <Sciclient_rmIrqGetRoute+0x106> @ imm = #-0x1dc
700a3570: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a3574: 9001         	str	r0, [sp, #0x4]
700a3576: f012 fb6b    	bl	0x700b5c50 <Sciclient_rmPsGetMaxPsp> @ imm = #0x126d6
700a357a: 4601         	mov	r1, r0
700a357c: 9801         	ldr	r0, [sp, #0x4]
700a357e: 4288         	cmp	r0, r1
700a3580: db04         	blt	0x700a358c <Sciclient_rmIrqGetRoute+0x2fc> @ imm = #0x8
700a3582: e7ff         	b	0x700a3584 <Sciclient_rmIrqGetRoute+0x2f4> @ imm = #-0x2
700a3584: f04f 30ff    	mov.w	r0, #0xffffffff
700a3588: 900c         	str	r0, [sp, #0x30]
700a358a: e7ff         	b	0x700a358c <Sciclient_rmIrqGetRoute+0x2fc> @ imm = #-0x2
700a358c: 980c         	ldr	r0, [sp, #0x30]
700a358e: b00e         	add	sp, #0x38
700a3590: bd80         	pop	{r7, pc}
700a3592: 0000         	movs	r0, r0

700a3594 <_tx_thread_interrupt_disable>:
700a3594: e10f0000     	mrs	r0, apsr
700a3598: f10c0080     	cpsid	i
700a359c: e12fff1e     	bx	lr

700a35a0 <Udma_eventReset>:
700a35a0: b580         	push	{r7, lr}
700a35a2: b090         	sub	sp, #0x40
700a35a4: 900f         	str	r0, [sp, #0x3c]
700a35a6: 910e         	str	r1, [sp, #0x38]
700a35a8: 2000         	movs	r0, #0x0
700a35aa: 9001         	str	r0, [sp, #0x4]
700a35ac: 900d         	str	r0, [sp, #0x34]
700a35ae: 990e         	ldr	r1, [sp, #0x38]
700a35b0: 3108         	adds	r1, #0x8
700a35b2: 9109         	str	r1, [sp, #0x24]
700a35b4: 9004         	str	r0, [sp, #0x10]
700a35b6: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a35ba: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a35be: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a35c2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a35c6: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a35ca: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a35ce: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a35d2: f88d 0022    	strb.w	r0, [sp, #0x22]
700a35d6: 20ff         	movs	r0, #0xff
700a35d8: f88d 0023    	strb.w	r0, [sp, #0x23]
700a35dc: 9809         	ldr	r0, [sp, #0x24]
700a35de: 6800         	ldr	r0, [r0]
700a35e0: 2805         	cmp	r0, #0x5
700a35e2: d00a         	beq	0x700a35fa <Udma_eventReset+0x5a> @ imm = #0x14
700a35e4: e7ff         	b	0x700a35e6 <Udma_eventReset+0x46> @ imm = #-0x2
700a35e6: 9804         	ldr	r0, [sp, #0x10]
700a35e8: f040 0010    	orr	r0, r0, #0x10
700a35ec: 9004         	str	r0, [sp, #0x10]
700a35ee: 980e         	ldr	r0, [sp, #0x38]
700a35f0: f010 f9f6    	bl	0x700b39e0 <Udma_eventGetId> @ imm = #0x103ec
700a35f4: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a35f8: e7ff         	b	0x700a35fa <Udma_eventReset+0x5a> @ imm = #-0x2
700a35fa: 980e         	ldr	r0, [sp, #0x38]
700a35fc: 6d80         	ldr	r0, [r0, #0x58]
700a35fe: f510 3f80    	cmn.w	r0, #0x10000
700a3602: d012         	beq	0x700a362a <Udma_eventReset+0x8a> @ imm = #0x24
700a3604: e7ff         	b	0x700a3606 <Udma_eventReset+0x66> @ imm = #-0x2
700a3606: 9804         	ldr	r0, [sp, #0x10]
700a3608: f040 0001    	orr	r0, r0, #0x1
700a360c: 9004         	str	r0, [sp, #0x10]
700a360e: 9804         	ldr	r0, [sp, #0x10]
700a3610: f040 0002    	orr	r0, r0, #0x2
700a3614: 9004         	str	r0, [sp, #0x10]
700a3616: 980f         	ldr	r0, [sp, #0x3c]
700a3618: f8b0 00ea    	ldrh.w	r0, [r0, #0xea]
700a361c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a3620: 980e         	ldr	r0, [sp, #0x38]
700a3622: 6d80         	ldr	r0, [r0, #0x58]
700a3624: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a3628: e7ff         	b	0x700a362a <Udma_eventReset+0x8a> @ imm = #-0x2
700a362a: 980e         	ldr	r0, [sp, #0x38]
700a362c: 6980         	ldr	r0, [r0, #0x18]
700a362e: b128         	cbz	r0, 0x700a363c <Udma_eventReset+0x9c> @ imm = #0xa
700a3630: e7ff         	b	0x700a3632 <Udma_eventReset+0x92> @ imm = #-0x2
700a3632: 980e         	ldr	r0, [sp, #0x38]
700a3634: 6980         	ldr	r0, [r0, #0x18]
700a3636: 6cc0         	ldr	r0, [r0, #0x4c]
700a3638: 900c         	str	r0, [sp, #0x30]
700a363a: e003         	b	0x700a3644 <Udma_eventReset+0xa4> @ imm = #0x6
700a363c: 980e         	ldr	r0, [sp, #0x38]
700a363e: 6cc0         	ldr	r0, [r0, #0x4c]
700a3640: 900c         	str	r0, [sp, #0x30]
700a3642: e7ff         	b	0x700a3644 <Udma_eventReset+0xa4> @ imm = #-0x2
700a3644: 9804         	ldr	r0, [sp, #0x10]
700a3646: f040 0004    	orr	r0, r0, #0x4
700a364a: 9004         	str	r0, [sp, #0x10]
700a364c: 9804         	ldr	r0, [sp, #0x10]
700a364e: f040 0008    	orr	r0, r0, #0x8
700a3652: 9004         	str	r0, [sp, #0x10]
700a3654: 980f         	ldr	r0, [sp, #0x3c]
700a3656: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a365a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a365e: 980c         	ldr	r0, [sp, #0x30]
700a3660: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a3664: 980e         	ldr	r0, [sp, #0x38]
700a3666: 6d00         	ldr	r0, [r0, #0x50]
700a3668: f64f 71ff    	movw	r1, #0xffff
700a366c: 4288         	cmp	r0, r1
700a366e: d009         	beq	0x700a3684 <Udma_eventReset+0xe4> @ imm = #0x12
700a3670: e7ff         	b	0x700a3672 <Udma_eventReset+0xd2> @ imm = #-0x2
700a3672: 9804         	ldr	r0, [sp, #0x10]
700a3674: f040 0020    	orr	r0, r0, #0x20
700a3678: 9004         	str	r0, [sp, #0x10]
700a367a: 980e         	ldr	r0, [sp, #0x38]
700a367c: 6d00         	ldr	r0, [r0, #0x50]
700a367e: f88d 0022    	strb.w	r0, [sp, #0x22]
700a3682: e7ff         	b	0x700a3684 <Udma_eventReset+0xe4> @ imm = #-0x2
700a3684: 9809         	ldr	r0, [sp, #0x24]
700a3686: 6800         	ldr	r0, [r0]
700a3688: 2801         	cmp	r0, #0x1
700a368a: d00a         	beq	0x700a36a2 <Udma_eventReset+0x102> @ imm = #0x14
700a368c: e7ff         	b	0x700a368e <Udma_eventReset+0xee> @ imm = #-0x2
700a368e: 9809         	ldr	r0, [sp, #0x24]
700a3690: 6800         	ldr	r0, [r0]
700a3692: 2806         	cmp	r0, #0x6
700a3694: d005         	beq	0x700a36a2 <Udma_eventReset+0x102> @ imm = #0xa
700a3696: e7ff         	b	0x700a3698 <Udma_eventReset+0xf8> @ imm = #-0x2
700a3698: 9809         	ldr	r0, [sp, #0x24]
700a369a: 6800         	ldr	r0, [r0]
700a369c: 2802         	cmp	r0, #0x2
700a369e: d14d         	bne	0x700a373c <Udma_eventReset+0x19c> @ imm = #0x9a
700a36a0: e7ff         	b	0x700a36a2 <Udma_eventReset+0x102> @ imm = #-0x2
700a36a2: 9809         	ldr	r0, [sp, #0x24]
700a36a4: 6880         	ldr	r0, [r0, #0x8]
700a36a6: 900b         	str	r0, [sp, #0x2c]
700a36a8: 980f         	ldr	r0, [sp, #0x3c]
700a36aa: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a36ae: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a36b2: 9809         	ldr	r0, [sp, #0x24]
700a36b4: 6800         	ldr	r0, [r0]
700a36b6: 2801         	cmp	r0, #0x1
700a36b8: d005         	beq	0x700a36c6 <Udma_eventReset+0x126> @ imm = #0xa
700a36ba: e7ff         	b	0x700a36bc <Udma_eventReset+0x11c> @ imm = #-0x2
700a36bc: 9809         	ldr	r0, [sp, #0x24]
700a36be: 6800         	ldr	r0, [r0]
700a36c0: 2806         	cmp	r0, #0x6
700a36c2: d12e         	bne	0x700a3722 <Udma_eventReset+0x182> @ imm = #0x5c
700a36c4: e7ff         	b	0x700a36c6 <Udma_eventReset+0x126> @ imm = #-0x2
700a36c6: 980b         	ldr	r0, [sp, #0x2c]
700a36c8: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a36cc: 8880         	ldrh	r0, [r0, #0x4]
700a36ce: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a36d2: 980b         	ldr	r0, [sp, #0x2c]
700a36d4: 7800         	ldrb	r0, [r0]
700a36d6: 0740         	lsls	r0, r0, #0x1d
700a36d8: 2800         	cmp	r0, #0x0
700a36da: d509         	bpl	0x700a36f0 <Udma_eventReset+0x150> @ imm = #0x12
700a36dc: e7ff         	b	0x700a36de <Udma_eventReset+0x13e> @ imm = #-0x2
700a36de: 980f         	ldr	r0, [sp, #0x3c]
700a36e0: f8d0 10f0    	ldr.w	r1, [r0, #0xf0]
700a36e4: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a36e8: 4408         	add	r0, r1
700a36ea: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a36ee: e017         	b	0x700a3720 <Udma_eventReset+0x180> @ imm = #0x2e
700a36f0: 980b         	ldr	r0, [sp, #0x2c]
700a36f2: 7800         	ldrb	r0, [r0]
700a36f4: 07c0         	lsls	r0, r0, #0x1f
700a36f6: b148         	cbz	r0, 0x700a370c <Udma_eventReset+0x16c> @ imm = #0x12
700a36f8: e7ff         	b	0x700a36fa <Udma_eventReset+0x15a> @ imm = #-0x2
700a36fa: 980f         	ldr	r0, [sp, #0x3c]
700a36fc: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a3700: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3704: 4408         	add	r0, r1
700a3706: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a370a: e008         	b	0x700a371e <Udma_eventReset+0x17e> @ imm = #0x10
700a370c: 980f         	ldr	r0, [sp, #0x3c]
700a370e: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a3712: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3716: 4408         	add	r0, r1
700a3718: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a371c: e7ff         	b	0x700a371e <Udma_eventReset+0x17e> @ imm = #-0x2
700a371e: e7ff         	b	0x700a3720 <Udma_eventReset+0x180> @ imm = #-0x2
700a3720: e00b         	b	0x700a373a <Udma_eventReset+0x19a> @ imm = #0x16
700a3722: 980b         	ldr	r0, [sp, #0x2c]
700a3724: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a3728: 8880         	ldrh	r0, [r0, #0x4]
700a372a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a372e: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3732: 3014         	adds	r0, #0x14
700a3734: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3738: e7ff         	b	0x700a373a <Udma_eventReset+0x19a> @ imm = #-0x2
700a373a: e7ff         	b	0x700a373c <Udma_eventReset+0x19c> @ imm = #-0x2
700a373c: 9809         	ldr	r0, [sp, #0x24]
700a373e: 6800         	ldr	r0, [r0]
700a3740: 2803         	cmp	r0, #0x3
700a3742: d156         	bne	0x700a37f2 <Udma_eventReset+0x252> @ imm = #0xac
700a3744: e7ff         	b	0x700a3746 <Udma_eventReset+0x1a6> @ imm = #-0x2
700a3746: 980f         	ldr	r0, [sp, #0x3c]
700a3748: 6800         	ldr	r0, [r0]
700a374a: 2802         	cmp	r0, #0x2
700a374c: d104         	bne	0x700a3758 <Udma_eventReset+0x1b8> @ imm = #0x8
700a374e: e7ff         	b	0x700a3750 <Udma_eventReset+0x1b0> @ imm = #-0x2
700a3750: f04f 30ff    	mov.w	r0, #0xffffffff
700a3754: 900d         	str	r0, [sp, #0x34]
700a3756: e04b         	b	0x700a37f0 <Udma_eventReset+0x250> @ imm = #0x96
700a3758: 9809         	ldr	r0, [sp, #0x24]
700a375a: 6880         	ldr	r0, [r0, #0x8]
700a375c: 900b         	str	r0, [sp, #0x2c]
700a375e: 980f         	ldr	r0, [sp, #0x3c]
700a3760: f8b0 00fc    	ldrh.w	r0, [r0, #0xfc]
700a3764: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a3768: 980b         	ldr	r0, [sp, #0x2c]
700a376a: 7800         	ldrb	r0, [r0]
700a376c: 0740         	lsls	r0, r0, #0x1d
700a376e: 2800         	cmp	r0, #0x0
700a3770: d50d         	bpl	0x700a378e <Udma_eventReset+0x1ee> @ imm = #0x1a
700a3772: e7ff         	b	0x700a3774 <Udma_eventReset+0x1d4> @ imm = #-0x2
700a3774: 980b         	ldr	r0, [sp, #0x2c]
700a3776: 6ec0         	ldr	r0, [r0, #0x6c]
700a3778: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a377c: 980f         	ldr	r0, [sp, #0x3c]
700a377e: f8d0 1100    	ldr.w	r1, [r0, #0x100]
700a3782: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3786: 4408         	add	r0, r1
700a3788: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a378c: e02f         	b	0x700a37ee <Udma_eventReset+0x24e> @ imm = #0x5e
700a378e: 980b         	ldr	r0, [sp, #0x2c]
700a3790: 7800         	ldrb	r0, [r0]
700a3792: 0780         	lsls	r0, r0, #0x1e
700a3794: 2800         	cmp	r0, #0x0
700a3796: d50d         	bpl	0x700a37b4 <Udma_eventReset+0x214> @ imm = #0x1a
700a3798: e7ff         	b	0x700a379a <Udma_eventReset+0x1fa> @ imm = #-0x2
700a379a: 980b         	ldr	r0, [sp, #0x2c]
700a379c: 6f00         	ldr	r0, [r0, #0x70]
700a379e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a37a2: 980f         	ldr	r0, [sp, #0x3c]
700a37a4: f8d0 1108    	ldr.w	r1, [r0, #0x108]
700a37a8: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a37ac: 4408         	add	r0, r1
700a37ae: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a37b2: e01b         	b	0x700a37ec <Udma_eventReset+0x24c> @ imm = #0x36
700a37b4: 980b         	ldr	r0, [sp, #0x2c]
700a37b6: 7800         	ldrb	r0, [r0]
700a37b8: 07c0         	lsls	r0, r0, #0x1f
700a37ba: b168         	cbz	r0, 0x700a37d8 <Udma_eventReset+0x238> @ imm = #0x1a
700a37bc: e7ff         	b	0x700a37be <Udma_eventReset+0x21e> @ imm = #-0x2
700a37be: 980b         	ldr	r0, [sp, #0x2c]
700a37c0: 6ec0         	ldr	r0, [r0, #0x6c]
700a37c2: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a37c6: 980f         	ldr	r0, [sp, #0x3c]
700a37c8: f8d0 1104    	ldr.w	r1, [r0, #0x104]
700a37cc: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a37d0: 4408         	add	r0, r1
700a37d2: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a37d6: e008         	b	0x700a37ea <Udma_eventReset+0x24a> @ imm = #0x10
700a37d8: 980f         	ldr	r0, [sp, #0x3c]
700a37da: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a37de: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a37e2: 2000         	movs	r0, #0x0
700a37e4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a37e8: e7ff         	b	0x700a37ea <Udma_eventReset+0x24a> @ imm = #-0x2
700a37ea: e7ff         	b	0x700a37ec <Udma_eventReset+0x24c> @ imm = #-0x2
700a37ec: e7ff         	b	0x700a37ee <Udma_eventReset+0x24e> @ imm = #-0x2
700a37ee: e7ff         	b	0x700a37f0 <Udma_eventReset+0x250> @ imm = #-0x2
700a37f0: e7ff         	b	0x700a37f2 <Udma_eventReset+0x252> @ imm = #-0x2
700a37f2: 9809         	ldr	r0, [sp, #0x24]
700a37f4: 6800         	ldr	r0, [r0]
700a37f6: 2804         	cmp	r0, #0x4
700a37f8: d130         	bne	0x700a385c <Udma_eventReset+0x2bc> @ imm = #0x60
700a37fa: e7ff         	b	0x700a37fc <Udma_eventReset+0x25c> @ imm = #-0x2
700a37fc: 9809         	ldr	r0, [sp, #0x24]
700a37fe: 68c0         	ldr	r0, [r0, #0xc]
700a3800: 900a         	str	r0, [sp, #0x28]
700a3802: 980f         	ldr	r0, [sp, #0x3c]
700a3804: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a3808: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a380c: 980a         	ldr	r0, [sp, #0x28]
700a380e: 8880         	ldrh	r0, [r0, #0x4]
700a3810: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3814: 980f         	ldr	r0, [sp, #0x3c]
700a3816: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a381a: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a381e: 4408         	add	r0, r1
700a3820: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3824: 980a         	ldr	r0, [sp, #0x28]
700a3826: 6dc0         	ldr	r0, [r0, #0x5c]
700a3828: 2804         	cmp	r0, #0x4
700a382a: d316         	blo	0x700a385a <Udma_eventReset+0x2ba> @ imm = #0x2c
700a382c: e7ff         	b	0x700a382e <Udma_eventReset+0x28e> @ imm = #-0x2
700a382e: 980a         	ldr	r0, [sp, #0x28]
700a3830: 6dc0         	ldr	r0, [r0, #0x5c]
700a3832: 2807         	cmp	r0, #0x7
700a3834: d811         	bhi	0x700a385a <Udma_eventReset+0x2ba> @ imm = #0x22
700a3836: e7ff         	b	0x700a3838 <Udma_eventReset+0x298> @ imm = #-0x2
700a3838: 980f         	ldr	r0, [sp, #0x3c]
700a383a: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a383e: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3842: 1a40         	subs	r0, r0, r1
700a3844: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3848: 980f         	ldr	r0, [sp, #0x3c]
700a384a: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a384e: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3852: 4408         	add	r0, r1
700a3854: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3858: e7ff         	b	0x700a385a <Udma_eventReset+0x2ba> @ imm = #-0x2
700a385a: e7ff         	b	0x700a385c <Udma_eventReset+0x2bc> @ imm = #-0x2
700a385c: 980d         	ldr	r0, [sp, #0x34]
700a385e: b9b0         	cbnz	r0, 0x700a388e <Udma_eventReset+0x2ee> @ imm = #0x2c
700a3860: e7ff         	b	0x700a3862 <Udma_eventReset+0x2c2> @ imm = #-0x2
700a3862: 980f         	ldr	r0, [sp, #0x3c]
700a3864: 6800         	ldr	r0, [r0]
700a3866: b130         	cbz	r0, 0x700a3876 <Udma_eventReset+0x2d6> @ imm = #0xc
700a3868: e7ff         	b	0x700a386a <Udma_eventReset+0x2ca> @ imm = #-0x2
700a386a: 9809         	ldr	r0, [sp, #0x24]
700a386c: 6800         	ldr	r0, [r0]
700a386e: 2805         	cmp	r0, #0x5
700a3870: d101         	bne	0x700a3876 <Udma_eventReset+0x2d6> @ imm = #0x2
700a3872: e7ff         	b	0x700a3874 <Udma_eventReset+0x2d4> @ imm = #-0x2
700a3874: e00a         	b	0x700a388c <Udma_eventReset+0x2ec> @ imm = #0x14
700a3876: a802         	add	r0, sp, #0x8
700a3878: f04f 31ff    	mov.w	r1, #0xffffffff
700a387c: f011 ffd0    	bl	0x700b5820 <Sciclient_rmIrqRelease> @ imm = #0x11fa0
700a3880: 900d         	str	r0, [sp, #0x34]
700a3882: 980d         	ldr	r0, [sp, #0x34]
700a3884: b108         	cbz	r0, 0x700a388a <Udma_eventReset+0x2ea> @ imm = #0x2
700a3886: e7ff         	b	0x700a3888 <Udma_eventReset+0x2e8> @ imm = #-0x2
700a3888: e7ff         	b	0x700a388a <Udma_eventReset+0x2ea> @ imm = #-0x2
700a388a: e7ff         	b	0x700a388c <Udma_eventReset+0x2ec> @ imm = #-0x2
700a388c: e7ff         	b	0x700a388e <Udma_eventReset+0x2ee> @ imm = #-0x2
700a388e: 980d         	ldr	r0, [sp, #0x34]
700a3890: b010         	add	sp, #0x40
700a3892: bd80         	pop	{r7, pc}

700a3894 <$Ven$TA$L$PI$$HwiP_enable>:
700a3894: f8df f000    	ldr.w	pc, [pc, #0x0]          @ 0x700a3898 <$Ven$TA$L$PI$$HwiP_enable+0x4>
700a3898: 94 66 0b 70  	.word	0x700b6694
700a389c: 00 00 00 00  	.word	0x00000000

700a38a0 <_tx_thread_system_ni_suspend>:
700a38a0: b580         	push	{r7, lr}
700a38a2: b08a         	sub	sp, #0x28
700a38a4: 9009         	str	r0, [sp, #0x24]
700a38a6: 9108         	str	r1, [sp, #0x20]
700a38a8: f64a 40ec    	movw	r0, #0xacec
700a38ac: f2c7 0008    	movt	r0, #0x7008
700a38b0: 6800         	ldr	r0, [r0]
700a38b2: 9000         	str	r0, [sp]
700a38b4: 9809         	ldr	r0, [sp, #0x24]
700a38b6: 9900         	ldr	r1, [sp]
700a38b8: 4288         	cmp	r0, r1
700a38ba: d118         	bne	0x700a38ee <_tx_thread_system_ni_suspend+0x4e> @ imm = #0x30
700a38bc: e7ff         	b	0x700a38be <_tx_thread_system_ni_suspend+0x1e> @ imm = #-0x2
700a38be: 9808         	ldr	r0, [sp, #0x20]
700a38c0: b168         	cbz	r0, 0x700a38de <_tx_thread_system_ni_suspend+0x3e> @ imm = #0x1a
700a38c2: e7ff         	b	0x700a38c4 <_tx_thread_system_ni_suspend+0x24> @ imm = #-0x2
700a38c4: 9808         	ldr	r0, [sp, #0x20]
700a38c6: 3001         	adds	r0, #0x1
700a38c8: b140         	cbz	r0, 0x700a38dc <_tx_thread_system_ni_suspend+0x3c> @ imm = #0x10
700a38ca: e7ff         	b	0x700a38cc <_tx_thread_system_ni_suspend+0x2c> @ imm = #-0x2
700a38cc: 9808         	ldr	r0, [sp, #0x20]
700a38ce: 9909         	ldr	r1, [sp, #0x24]
700a38d0: 6508         	str	r0, [r1, #0x50]
700a38d2: 9809         	ldr	r0, [sp, #0x24]
700a38d4: 3050         	adds	r0, #0x50
700a38d6: f009 fec3    	bl	0x700ad660 <_tx_timer_system_activate> @ imm = #0x9d86
700a38da: e7ff         	b	0x700a38dc <_tx_thread_system_ni_suspend+0x3c> @ imm = #-0x2
700a38dc: e7ff         	b	0x700a38de <_tx_thread_system_ni_suspend+0x3e> @ imm = #-0x2
700a38de: 9809         	ldr	r0, [sp, #0x24]
700a38e0: 69c0         	ldr	r0, [r0, #0x1c]
700a38e2: f64a 5124    	movw	r1, #0xad24
700a38e6: f2c7 0108    	movt	r1, #0x7008
700a38ea: 6008         	str	r0, [r1]
700a38ec: e7ff         	b	0x700a38ee <_tx_thread_system_ni_suspend+0x4e> @ imm = #-0x2
700a38ee: 9809         	ldr	r0, [sp, #0x24]
700a38f0: 6b00         	ldr	r0, [r0, #0x30]
700a38f2: 9007         	str	r0, [sp, #0x1c]
700a38f4: 9809         	ldr	r0, [sp, #0x24]
700a38f6: 6a00         	ldr	r0, [r0, #0x20]
700a38f8: 9002         	str	r0, [sp, #0x8]
700a38fa: 9802         	ldr	r0, [sp, #0x8]
700a38fc: 9909         	ldr	r1, [sp, #0x24]
700a38fe: 4288         	cmp	r0, r1
700a3900: d01e         	beq	0x700a3940 <_tx_thread_system_ni_suspend+0xa0> @ imm = #0x3c
700a3902: e7ff         	b	0x700a3904 <_tx_thread_system_ni_suspend+0x64> @ imm = #-0x2
700a3904: 9809         	ldr	r0, [sp, #0x24]
700a3906: 6a40         	ldr	r0, [r0, #0x24]
700a3908: 9001         	str	r0, [sp, #0x4]
700a390a: 9801         	ldr	r0, [sp, #0x4]
700a390c: 9902         	ldr	r1, [sp, #0x8]
700a390e: 6248         	str	r0, [r1, #0x24]
700a3910: 9802         	ldr	r0, [sp, #0x8]
700a3912: 9901         	ldr	r1, [sp, #0x4]
700a3914: 6208         	str	r0, [r1, #0x20]
700a3916: 9907         	ldr	r1, [sp, #0x1c]
700a3918: f64a 2034    	movw	r0, #0xaa34
700a391c: f2c7 0008    	movt	r0, #0x7008
700a3920: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a3924: 9909         	ldr	r1, [sp, #0x24]
700a3926: 4288         	cmp	r0, r1
700a3928: d109         	bne	0x700a393e <_tx_thread_system_ni_suspend+0x9e> @ imm = #0x12
700a392a: e7ff         	b	0x700a392c <_tx_thread_system_ni_suspend+0x8c> @ imm = #-0x2
700a392c: 9802         	ldr	r0, [sp, #0x8]
700a392e: 9a07         	ldr	r2, [sp, #0x1c]
700a3930: f64a 2134    	movw	r1, #0xaa34
700a3934: f2c7 0108    	movt	r1, #0x7008
700a3938: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a393c: e7ff         	b	0x700a393e <_tx_thread_system_ni_suspend+0x9e> @ imm = #-0x2
700a393e: e0d1         	b	0x700a3ae4 <_tx_thread_system_ni_suspend+0x244> @ imm = #0x1a2
700a3940: 9a07         	ldr	r2, [sp, #0x1c]
700a3942: f64a 2034    	movw	r0, #0xaa34
700a3946: f2c7 0008    	movt	r0, #0x7008
700a394a: 2100         	movs	r1, #0x0
700a394c: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700a3950: 9a07         	ldr	r2, [sp, #0x1c]
700a3952: 2001         	movs	r0, #0x1
700a3954: 4090         	lsls	r0, r2
700a3956: 9004         	str	r0, [sp, #0x10]
700a3958: f64a 5000    	movw	r0, #0xad00
700a395c: f2c7 0008    	movt	r0, #0x7008
700a3960: 6802         	ldr	r2, [r0]
700a3962: 9b04         	ldr	r3, [sp, #0x10]
700a3964: ea22 0203    	bic.w	r2, r2, r3
700a3968: 6002         	str	r2, [r0]
700a396a: 9106         	str	r1, [sp, #0x18]
700a396c: 6800         	ldr	r0, [r0]
700a396e: 9005         	str	r0, [sp, #0x14]
700a3970: 9805         	ldr	r0, [sp, #0x14]
700a3972: bb08         	cbnz	r0, 0x700a39b8 <_tx_thread_system_ni_suspend+0x118> @ imm = #0x42
700a3974: e7ff         	b	0x700a3976 <_tx_thread_system_ni_suspend+0xd6> @ imm = #-0x2
700a3976: f64a 41f4    	movw	r1, #0xacf4
700a397a: f2c7 0108    	movt	r1, #0x7008
700a397e: 2020         	movs	r0, #0x20
700a3980: 6008         	str	r0, [r1]
700a3982: f64a 41f0    	movw	r1, #0xacf0
700a3986: f2c7 0108    	movt	r1, #0x7008
700a398a: 2000         	movs	r0, #0x0
700a398c: 6008         	str	r0, [r1]
700a398e: f64a 40fc    	movw	r0, #0xacfc
700a3992: f2c7 0008    	movt	r0, #0x7008
700a3996: 6800         	ldr	r0, [r0]
700a3998: 9003         	str	r0, [sp, #0xc]
700a399a: 9803         	ldr	r0, [sp, #0xc]
700a399c: f648 2168    	movw	r1, #0x8a68
700a39a0: f2c7 010b    	movt	r1, #0x700b
700a39a4: 6809         	ldr	r1, [r1]
700a39a6: 4308         	orrs	r0, r1
700a39a8: 9003         	str	r0, [sp, #0xc]
700a39aa: 9803         	ldr	r0, [sp, #0xc]
700a39ac: b918         	cbnz	r0, 0x700a39b6 <_tx_thread_system_ni_suspend+0x116> @ imm = #0x6
700a39ae: e7ff         	b	0x700a39b0 <_tx_thread_system_ni_suspend+0x110> @ imm = #-0x2
700a39b0: f00f ec06    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0xf80c
700a39b4: e7ff         	b	0x700a39b6 <_tx_thread_system_ni_suspend+0x116> @ imm = #-0x2
700a39b6: e0e2         	b	0x700a3b7e <_tx_thread_system_ni_suspend+0x2de> @ imm = #0x1c4
700a39b8: 2000         	movs	r0, #0x0
700a39ba: 9004         	str	r0, [sp, #0x10]
700a39bc: 9805         	ldr	r0, [sp, #0x14]
700a39be: 4241         	rsbs	r1, r0, #0
700a39c0: 4008         	ands	r0, r1
700a39c2: 9005         	str	r0, [sp, #0x14]
700a39c4: 9805         	ldr	r0, [sp, #0x14]
700a39c6: 280f         	cmp	r0, #0xf
700a39c8: d811         	bhi	0x700a39ee <_tx_thread_system_ni_suspend+0x14e> @ imm = #0x22
700a39ca: e7ff         	b	0x700a39cc <_tx_thread_system_ni_suspend+0x12c> @ imm = #-0x2
700a39cc: 9805         	ldr	r0, [sp, #0x14]
700a39ce: 2804         	cmp	r0, #0x4
700a39d0: d307         	blo	0x700a39e2 <_tx_thread_system_ni_suspend+0x142> @ imm = #0xe
700a39d2: e7ff         	b	0x700a39d4 <_tx_thread_system_ni_suspend+0x134> @ imm = #-0x2
700a39d4: 9805         	ldr	r0, [sp, #0x14]
700a39d6: 0880         	lsrs	r0, r0, #0x2
700a39d8: 9005         	str	r0, [sp, #0x14]
700a39da: 9804         	ldr	r0, [sp, #0x10]
700a39dc: 3002         	adds	r0, #0x2
700a39de: 9004         	str	r0, [sp, #0x10]
700a39e0: e7ff         	b	0x700a39e2 <_tx_thread_system_ni_suspend+0x142> @ imm = #-0x2
700a39e2: 9804         	ldr	r0, [sp, #0x10]
700a39e4: 9905         	ldr	r1, [sp, #0x14]
700a39e6: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a39ea: 9004         	str	r0, [sp, #0x10]
700a39ec: e070         	b	0x700a3ad0 <_tx_thread_system_ni_suspend+0x230> @ imm = #0xe0
700a39ee: 9805         	ldr	r0, [sp, #0x14]
700a39f0: 28ff         	cmp	r0, #0xff
700a39f2: d817         	bhi	0x700a3a24 <_tx_thread_system_ni_suspend+0x184> @ imm = #0x2e
700a39f4: e7ff         	b	0x700a39f6 <_tx_thread_system_ni_suspend+0x156> @ imm = #-0x2
700a39f6: 9805         	ldr	r0, [sp, #0x14]
700a39f8: 0900         	lsrs	r0, r0, #0x4
700a39fa: 9005         	str	r0, [sp, #0x14]
700a39fc: 9804         	ldr	r0, [sp, #0x10]
700a39fe: 3004         	adds	r0, #0x4
700a3a00: 9004         	str	r0, [sp, #0x10]
700a3a02: 9805         	ldr	r0, [sp, #0x14]
700a3a04: 2804         	cmp	r0, #0x4
700a3a06: d307         	blo	0x700a3a18 <_tx_thread_system_ni_suspend+0x178> @ imm = #0xe
700a3a08: e7ff         	b	0x700a3a0a <_tx_thread_system_ni_suspend+0x16a> @ imm = #-0x2
700a3a0a: 9805         	ldr	r0, [sp, #0x14]
700a3a0c: 0880         	lsrs	r0, r0, #0x2
700a3a0e: 9005         	str	r0, [sp, #0x14]
700a3a10: 9804         	ldr	r0, [sp, #0x10]
700a3a12: 3002         	adds	r0, #0x2
700a3a14: 9004         	str	r0, [sp, #0x10]
700a3a16: e7ff         	b	0x700a3a18 <_tx_thread_system_ni_suspend+0x178> @ imm = #-0x2
700a3a18: 9804         	ldr	r0, [sp, #0x10]
700a3a1a: 9905         	ldr	r1, [sp, #0x14]
700a3a1c: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a3a20: 9004         	str	r0, [sp, #0x10]
700a3a22: e054         	b	0x700a3ace <_tx_thread_system_ni_suspend+0x22e> @ imm = #0xa8
700a3a24: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3a28: bb10         	cbnz	r0, 0x700a3a70 <_tx_thread_system_ni_suspend+0x1d0> @ imm = #0x44
700a3a2a: e7ff         	b	0x700a3a2c <_tx_thread_system_ni_suspend+0x18c> @ imm = #-0x2
700a3a2c: 9805         	ldr	r0, [sp, #0x14]
700a3a2e: 0a00         	lsrs	r0, r0, #0x8
700a3a30: 9005         	str	r0, [sp, #0x14]
700a3a32: 9804         	ldr	r0, [sp, #0x10]
700a3a34: 3008         	adds	r0, #0x8
700a3a36: 9004         	str	r0, [sp, #0x10]
700a3a38: 9805         	ldr	r0, [sp, #0x14]
700a3a3a: 2810         	cmp	r0, #0x10
700a3a3c: d307         	blo	0x700a3a4e <_tx_thread_system_ni_suspend+0x1ae> @ imm = #0xe
700a3a3e: e7ff         	b	0x700a3a40 <_tx_thread_system_ni_suspend+0x1a0> @ imm = #-0x2
700a3a40: 9805         	ldr	r0, [sp, #0x14]
700a3a42: 0900         	lsrs	r0, r0, #0x4
700a3a44: 9005         	str	r0, [sp, #0x14]
700a3a46: 9804         	ldr	r0, [sp, #0x10]
700a3a48: 3004         	adds	r0, #0x4
700a3a4a: 9004         	str	r0, [sp, #0x10]
700a3a4c: e7ff         	b	0x700a3a4e <_tx_thread_system_ni_suspend+0x1ae> @ imm = #-0x2
700a3a4e: 9805         	ldr	r0, [sp, #0x14]
700a3a50: 2804         	cmp	r0, #0x4
700a3a52: d307         	blo	0x700a3a64 <_tx_thread_system_ni_suspend+0x1c4> @ imm = #0xe
700a3a54: e7ff         	b	0x700a3a56 <_tx_thread_system_ni_suspend+0x1b6> @ imm = #-0x2
700a3a56: 9805         	ldr	r0, [sp, #0x14]
700a3a58: 0880         	lsrs	r0, r0, #0x2
700a3a5a: 9005         	str	r0, [sp, #0x14]
700a3a5c: 9804         	ldr	r0, [sp, #0x10]
700a3a5e: 3002         	adds	r0, #0x2
700a3a60: 9004         	str	r0, [sp, #0x10]
700a3a62: e7ff         	b	0x700a3a64 <_tx_thread_system_ni_suspend+0x1c4> @ imm = #-0x2
700a3a64: 9804         	ldr	r0, [sp, #0x10]
700a3a66: 9905         	ldr	r1, [sp, #0x14]
700a3a68: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a3a6c: 9004         	str	r0, [sp, #0x10]
700a3a6e: e02d         	b	0x700a3acc <_tx_thread_system_ni_suspend+0x22c> @ imm = #0x5a
700a3a70: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3a74: 9005         	str	r0, [sp, #0x14]
700a3a76: 9804         	ldr	r0, [sp, #0x10]
700a3a78: 3010         	adds	r0, #0x10
700a3a7a: 9004         	str	r0, [sp, #0x10]
700a3a7c: 9805         	ldr	r0, [sp, #0x14]
700a3a7e: f5b0 7f80    	cmp.w	r0, #0x100
700a3a82: d307         	blo	0x700a3a94 <_tx_thread_system_ni_suspend+0x1f4> @ imm = #0xe
700a3a84: e7ff         	b	0x700a3a86 <_tx_thread_system_ni_suspend+0x1e6> @ imm = #-0x2
700a3a86: 9805         	ldr	r0, [sp, #0x14]
700a3a88: 0a00         	lsrs	r0, r0, #0x8
700a3a8a: 9005         	str	r0, [sp, #0x14]
700a3a8c: 9804         	ldr	r0, [sp, #0x10]
700a3a8e: 3008         	adds	r0, #0x8
700a3a90: 9004         	str	r0, [sp, #0x10]
700a3a92: e7ff         	b	0x700a3a94 <_tx_thread_system_ni_suspend+0x1f4> @ imm = #-0x2
700a3a94: 9805         	ldr	r0, [sp, #0x14]
700a3a96: 2810         	cmp	r0, #0x10
700a3a98: d307         	blo	0x700a3aaa <_tx_thread_system_ni_suspend+0x20a> @ imm = #0xe
700a3a9a: e7ff         	b	0x700a3a9c <_tx_thread_system_ni_suspend+0x1fc> @ imm = #-0x2
700a3a9c: 9805         	ldr	r0, [sp, #0x14]
700a3a9e: 0900         	lsrs	r0, r0, #0x4
700a3aa0: 9005         	str	r0, [sp, #0x14]
700a3aa2: 9804         	ldr	r0, [sp, #0x10]
700a3aa4: 3004         	adds	r0, #0x4
700a3aa6: 9004         	str	r0, [sp, #0x10]
700a3aa8: e7ff         	b	0x700a3aaa <_tx_thread_system_ni_suspend+0x20a> @ imm = #-0x2
700a3aaa: 9805         	ldr	r0, [sp, #0x14]
700a3aac: 2804         	cmp	r0, #0x4
700a3aae: d307         	blo	0x700a3ac0 <_tx_thread_system_ni_suspend+0x220> @ imm = #0xe
700a3ab0: e7ff         	b	0x700a3ab2 <_tx_thread_system_ni_suspend+0x212> @ imm = #-0x2
700a3ab2: 9805         	ldr	r0, [sp, #0x14]
700a3ab4: 0880         	lsrs	r0, r0, #0x2
700a3ab6: 9005         	str	r0, [sp, #0x14]
700a3ab8: 9804         	ldr	r0, [sp, #0x10]
700a3aba: 3002         	adds	r0, #0x2
700a3abc: 9004         	str	r0, [sp, #0x10]
700a3abe: e7ff         	b	0x700a3ac0 <_tx_thread_system_ni_suspend+0x220> @ imm = #-0x2
700a3ac0: 9804         	ldr	r0, [sp, #0x10]
700a3ac2: 9905         	ldr	r1, [sp, #0x14]
700a3ac4: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a3ac8: 9004         	str	r0, [sp, #0x10]
700a3aca: e7ff         	b	0x700a3acc <_tx_thread_system_ni_suspend+0x22c> @ imm = #-0x2
700a3acc: e7ff         	b	0x700a3ace <_tx_thread_system_ni_suspend+0x22e> @ imm = #-0x2
700a3ace: e7ff         	b	0x700a3ad0 <_tx_thread_system_ni_suspend+0x230> @ imm = #-0x2
700a3ad0: 9806         	ldr	r0, [sp, #0x18]
700a3ad2: 9904         	ldr	r1, [sp, #0x10]
700a3ad4: 4408         	add	r0, r1
700a3ad6: f64a 41f4    	movw	r1, #0xacf4
700a3ada: f2c7 0108    	movt	r1, #0x7008
700a3ade: 6008         	str	r0, [r1]
700a3ae0: e7ff         	b	0x700a3ae2 <_tx_thread_system_ni_suspend+0x242> @ imm = #-0x2
700a3ae2: e7ff         	b	0x700a3ae4 <_tx_thread_system_ni_suspend+0x244> @ imm = #-0x2
700a3ae4: 9809         	ldr	r0, [sp, #0x24]
700a3ae6: f64a 41f0    	movw	r1, #0xacf0
700a3aea: f2c7 0108    	movt	r1, #0x7008
700a3aee: 6809         	ldr	r1, [r1]
700a3af0: 4288         	cmp	r0, r1
700a3af2: d125         	bne	0x700a3b40 <_tx_thread_system_ni_suspend+0x2a0> @ imm = #0x4a
700a3af4: e7ff         	b	0x700a3af6 <_tx_thread_system_ni_suspend+0x256> @ imm = #-0x2
700a3af6: f64a 40f4    	movw	r0, #0xacf4
700a3afa: f2c7 0008    	movt	r0, #0x7008
700a3afe: 6801         	ldr	r1, [r0]
700a3b00: f64a 2034    	movw	r0, #0xaa34
700a3b04: f2c7 0008    	movt	r0, #0x7008
700a3b08: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a3b0c: f64a 41f0    	movw	r1, #0xacf0
700a3b10: f2c7 0108    	movt	r1, #0x7008
700a3b14: 6008         	str	r0, [r1]
700a3b16: f64a 40fc    	movw	r0, #0xacfc
700a3b1a: f2c7 0008    	movt	r0, #0x7008
700a3b1e: 6800         	ldr	r0, [r0]
700a3b20: 9003         	str	r0, [sp, #0xc]
700a3b22: 9803         	ldr	r0, [sp, #0xc]
700a3b24: f648 2168    	movw	r1, #0x8a68
700a3b28: f2c7 010b    	movt	r1, #0x700b
700a3b2c: 6809         	ldr	r1, [r1]
700a3b2e: 4308         	orrs	r0, r1
700a3b30: 9003         	str	r0, [sp, #0xc]
700a3b32: 9803         	ldr	r0, [sp, #0xc]
700a3b34: b918         	cbnz	r0, 0x700a3b3e <_tx_thread_system_ni_suspend+0x29e> @ imm = #0x6
700a3b36: e7ff         	b	0x700a3b38 <_tx_thread_system_ni_suspend+0x298> @ imm = #-0x2
700a3b38: f00f eb42    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0xf684
700a3b3c: e7ff         	b	0x700a3b3e <_tx_thread_system_ni_suspend+0x29e> @ imm = #-0x2
700a3b3e: e01e         	b	0x700a3b7e <_tx_thread_system_ni_suspend+0x2de> @ imm = #0x3c
700a3b40: 9800         	ldr	r0, [sp]
700a3b42: f64a 41f0    	movw	r1, #0xacf0
700a3b46: f2c7 0108    	movt	r1, #0x7008
700a3b4a: 6809         	ldr	r1, [r1]
700a3b4c: 4288         	cmp	r0, r1
700a3b4e: d015         	beq	0x700a3b7c <_tx_thread_system_ni_suspend+0x2dc> @ imm = #0x2a
700a3b50: e7ff         	b	0x700a3b52 <_tx_thread_system_ni_suspend+0x2b2> @ imm = #-0x2
700a3b52: f64a 40fc    	movw	r0, #0xacfc
700a3b56: f2c7 0008    	movt	r0, #0x7008
700a3b5a: 6800         	ldr	r0, [r0]
700a3b5c: 9003         	str	r0, [sp, #0xc]
700a3b5e: 9803         	ldr	r0, [sp, #0xc]
700a3b60: f648 2168    	movw	r1, #0x8a68
700a3b64: f2c7 010b    	movt	r1, #0x700b
700a3b68: 6809         	ldr	r1, [r1]
700a3b6a: 4308         	orrs	r0, r1
700a3b6c: 9003         	str	r0, [sp, #0xc]
700a3b6e: 9803         	ldr	r0, [sp, #0xc]
700a3b70: b918         	cbnz	r0, 0x700a3b7a <_tx_thread_system_ni_suspend+0x2da> @ imm = #0x6
700a3b72: e7ff         	b	0x700a3b74 <_tx_thread_system_ni_suspend+0x2d4> @ imm = #-0x2
700a3b74: f00f eb24    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0xf648
700a3b78: e7ff         	b	0x700a3b7a <_tx_thread_system_ni_suspend+0x2da> @ imm = #-0x2
700a3b7a: e7ff         	b	0x700a3b7c <_tx_thread_system_ni_suspend+0x2dc> @ imm = #-0x2
700a3b7c: e7ff         	b	0x700a3b7e <_tx_thread_system_ni_suspend+0x2de> @ imm = #-0x2
700a3b7e: b00a         	add	sp, #0x28
700a3b80: bd80         	pop	{r7, pc}
		...
700a3b8e: 0000         	movs	r0, r0

700a3b90 <tm_receiver_thread_entry>:
; {
700a3b90: e92d 43f0    	push.w	{r4, r5, r6, r7, r8, r9, lr}
700a3b94: b081         	sub	sp, #0x4
700a3b96: f24a 3888    	movw	r8, #0xa388
700a3b9a: f64a 3534    	movw	r5, #0xab34
700a3b9e: f2c7 0808    	movt	r8, #0x7008
700a3ba2: f648 27a0    	movw	r7, #0x8aa0
700a3ba6: f647 393e    	movw	r9, #0x7b3e
700a3baa: f2c7 0508    	movt	r5, #0x7008
700a3bae: f2c7 070b    	movt	r7, #0x700b
700a3bb2: f2c7 090b    	movt	r9, #0x700b
700a3bb6: 2400         	movs	r4, #0x0
700a3bb8: 4646         	mov	r6, r8
700a3bba: e006         	b	0x700a3bca <tm_receiver_thread_entry+0x3a> @ imm = #0xc
700a3bbc: bf00         	nop
700a3bbe: bf00         	nop
;    for (i = 0; i < ITERATION_COUNT; i++)
700a3bc0: 3402         	adds	r4, #0x2
700a3bc2: 3620         	adds	r6, #0x20
700a3bc4: 2c20         	cmp	r4, #0x20
700a3bc6: f000 80a3    	beq.w	0x700a3d10 <tm_receiver_thread_entry+0x180> @ imm = #0x146
;       tm_interrupt_raise();
700a3bca: f012 f831    	bl	0x700b5c30 <tm_interrupt_raise> @ imm = #0x12062
;       tm_queue_receive(0, message_received_arr);
700a3bce: 4629         	mov	r1, r5
700a3bd0: 2000         	movs	r0, #0x0
700a3bd2: f011 fb9d    	bl	0x700b5310 <tm_queue_receive> @ imm = #0x1173a
;       tm_pmu_profile_end(pmu_send_names[i]);
700a3bd6: 4630         	mov	r0, r6
700a3bd8: f012 f852    	bl	0x700b5c80 <tm_pmu_profile_end> @ imm = #0x120a4
;       tm_isr_to_task_counter++;
700a3bdc: 6838         	ldr	r0, [r7]
700a3bde: 3001         	adds	r0, #0x1
700a3be0: 6038         	str	r0, [r7]
;       checksum += msg[i];
700a3be2: e895 0007    	ldm.w	r5, {r0, r1, r2}
700a3be6: 4408         	add	r0, r1
700a3be8: 68e9         	ldr	r1, [r5, #0xc]
700a3bea: 4410         	add	r0, r2
700a3bec: 692a         	ldr	r2, [r5, #0x10]
700a3bee: 4408         	add	r0, r1
700a3bf0: 6969         	ldr	r1, [r5, #0x14]
700a3bf2: 4410         	add	r0, r2
700a3bf4: 69aa         	ldr	r2, [r5, #0x18]
700a3bf6: 4408         	add	r0, r1
700a3bf8: 69e9         	ldr	r1, [r5, #0x1c]
700a3bfa: 4410         	add	r0, r2
700a3bfc: 6a2a         	ldr	r2, [r5, #0x20]
700a3bfe: 4408         	add	r0, r1
700a3c00: 6a69         	ldr	r1, [r5, #0x24]
700a3c02: 4410         	add	r0, r2
700a3c04: 6aaa         	ldr	r2, [r5, #0x28]
700a3c06: 4408         	add	r0, r1
700a3c08: 6ae9         	ldr	r1, [r5, #0x2c]
700a3c0a: 4410         	add	r0, r2
700a3c0c: 6b2a         	ldr	r2, [r5, #0x30]
700a3c0e: 4408         	add	r0, r1
700a3c10: 6b69         	ldr	r1, [r5, #0x34]
700a3c12: 4410         	add	r0, r2
700a3c14: 6baa         	ldr	r2, [r5, #0x38]
700a3c16: 4408         	add	r0, r1
700a3c18: 6be9         	ldr	r1, [r5, #0x3c]
700a3c1a: 4410         	add	r0, r2
700a3c1c: 6c2a         	ldr	r2, [r5, #0x40]
700a3c1e: 4408         	add	r0, r1
700a3c20: 6c69         	ldr	r1, [r5, #0x44]
700a3c22: 4410         	add	r0, r2
700a3c24: 6caa         	ldr	r2, [r5, #0x48]
700a3c26: 4408         	add	r0, r1
700a3c28: 6ce9         	ldr	r1, [r5, #0x4c]
700a3c2a: 4410         	add	r0, r2
700a3c2c: 6d2a         	ldr	r2, [r5, #0x50]
700a3c2e: 4408         	add	r0, r1
700a3c30: 6d69         	ldr	r1, [r5, #0x54]
700a3c32: 4410         	add	r0, r2
700a3c34: 6daa         	ldr	r2, [r5, #0x58]
700a3c36: 4408         	add	r0, r1
700a3c38: 6de9         	ldr	r1, [r5, #0x5c]
700a3c3a: 4410         	add	r0, r2
700a3c3c: 6e2a         	ldr	r2, [r5, #0x60]
700a3c3e: 4408         	add	r0, r1
700a3c40: 6e69         	ldr	r1, [r5, #0x64]
700a3c42: 4410         	add	r0, r2
700a3c44: 6eaa         	ldr	r2, [r5, #0x68]
700a3c46: 4408         	add	r0, r1
700a3c48: 6ee9         	ldr	r1, [r5, #0x6c]
700a3c4a: 4410         	add	r0, r2
700a3c4c: 6f2a         	ldr	r2, [r5, #0x70]
700a3c4e: 4408         	add	r0, r1
700a3c50: 6f69         	ldr	r1, [r5, #0x74]
700a3c52: 4410         	add	r0, r2
700a3c54: 6faa         	ldr	r2, [r5, #0x78]
700a3c56: 4408         	add	r0, r1
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3c58: 6fe9         	ldr	r1, [r5, #0x7c]
;       checksum += msg[i];
700a3c5a: 4410         	add	r0, r2
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3c5c: 4288         	cmp	r0, r1
700a3c5e: d004         	beq	0x700a3c6a <tm_receiver_thread_entry+0xda> @ imm = #0x8
;          printf("Message integrity error in iteration %d: checksum mismatch\r\n", i);
700a3c60: 4649         	mov	r1, r9
700a3c62: 4622         	mov	r2, r4
700a3c64: 2001         	movs	r0, #0x1
700a3c66: f00c fbcb    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc796
;       tm_interrupt_raise();
700a3c6a: f011 ffe1    	bl	0x700b5c30 <tm_interrupt_raise> @ imm = #0x11fc2
;       tm_queue_receive(0, message_received_arr);
700a3c6e: 4629         	mov	r1, r5
700a3c70: 2000         	movs	r0, #0x0
700a3c72: f011 fb4d    	bl	0x700b5310 <tm_queue_receive> @ imm = #0x1169a
;       tm_pmu_profile_end(pmu_send_names[i]);
700a3c76: f106 0010    	add.w	r0, r6, #0x10
700a3c7a: f012 f801    	bl	0x700b5c80 <tm_pmu_profile_end> @ imm = #0x12002
;       tm_isr_to_task_counter++;
700a3c7e: 6838         	ldr	r0, [r7]
700a3c80: 3001         	adds	r0, #0x1
700a3c82: 6038         	str	r0, [r7]
;       checksum += msg[i];
700a3c84: e895 0007    	ldm.w	r5, {r0, r1, r2}
700a3c88: 4408         	add	r0, r1
700a3c8a: 68e9         	ldr	r1, [r5, #0xc]
700a3c8c: 4410         	add	r0, r2
700a3c8e: 692a         	ldr	r2, [r5, #0x10]
700a3c90: 4408         	add	r0, r1
700a3c92: 6969         	ldr	r1, [r5, #0x14]
700a3c94: 4410         	add	r0, r2
700a3c96: 69aa         	ldr	r2, [r5, #0x18]
700a3c98: 4408         	add	r0, r1
700a3c9a: 69e9         	ldr	r1, [r5, #0x1c]
700a3c9c: 4410         	add	r0, r2
700a3c9e: 6a2a         	ldr	r2, [r5, #0x20]
700a3ca0: 4408         	add	r0, r1
700a3ca2: 6a69         	ldr	r1, [r5, #0x24]
700a3ca4: 4410         	add	r0, r2
700a3ca6: 6aaa         	ldr	r2, [r5, #0x28]
700a3ca8: 4408         	add	r0, r1
700a3caa: 6ae9         	ldr	r1, [r5, #0x2c]
700a3cac: 4410         	add	r0, r2
700a3cae: 6b2a         	ldr	r2, [r5, #0x30]
700a3cb0: 4408         	add	r0, r1
700a3cb2: 6b69         	ldr	r1, [r5, #0x34]
700a3cb4: 4410         	add	r0, r2
700a3cb6: 6baa         	ldr	r2, [r5, #0x38]
700a3cb8: 4408         	add	r0, r1
700a3cba: 6be9         	ldr	r1, [r5, #0x3c]
700a3cbc: 4410         	add	r0, r2
700a3cbe: 6c2a         	ldr	r2, [r5, #0x40]
700a3cc0: 4408         	add	r0, r1
700a3cc2: 6c69         	ldr	r1, [r5, #0x44]
700a3cc4: 4410         	add	r0, r2
700a3cc6: 6caa         	ldr	r2, [r5, #0x48]
700a3cc8: 4408         	add	r0, r1
700a3cca: 6ce9         	ldr	r1, [r5, #0x4c]
700a3ccc: 4410         	add	r0, r2
700a3cce: 6d2a         	ldr	r2, [r5, #0x50]
700a3cd0: 4408         	add	r0, r1
700a3cd2: 6d69         	ldr	r1, [r5, #0x54]
700a3cd4: 4410         	add	r0, r2
700a3cd6: 6daa         	ldr	r2, [r5, #0x58]
700a3cd8: 4408         	add	r0, r1
700a3cda: 6de9         	ldr	r1, [r5, #0x5c]
700a3cdc: 4410         	add	r0, r2
700a3cde: 6e2a         	ldr	r2, [r5, #0x60]
700a3ce0: 4408         	add	r0, r1
700a3ce2: 6e69         	ldr	r1, [r5, #0x64]
700a3ce4: 4410         	add	r0, r2
700a3ce6: 6eaa         	ldr	r2, [r5, #0x68]
700a3ce8: 4408         	add	r0, r1
700a3cea: 6ee9         	ldr	r1, [r5, #0x6c]
700a3cec: 4410         	add	r0, r2
700a3cee: 6f2a         	ldr	r2, [r5, #0x70]
700a3cf0: 4408         	add	r0, r1
700a3cf2: 6f69         	ldr	r1, [r5, #0x74]
700a3cf4: 4410         	add	r0, r2
700a3cf6: 6faa         	ldr	r2, [r5, #0x78]
700a3cf8: 4408         	add	r0, r1
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3cfa: 6fe9         	ldr	r1, [r5, #0x7c]
;       checksum += msg[i];
700a3cfc: 4410         	add	r0, r2
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3cfe: 4288         	cmp	r0, r1
700a3d00: f43f af5e    	beq.w	0x700a3bc0 <tm_receiver_thread_entry+0x30> @ imm = #-0x144
700a3d04: 1c62         	adds	r2, r4, #0x1
;          printf("Message integrity error in iteration %d: checksum mismatch\r\n", i);
700a3d06: 4649         	mov	r1, r9
700a3d08: 2001         	movs	r0, #0x1
700a3d0a: f00c fb79    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc6f2
700a3d0e: e757         	b	0x700a3bc0 <tm_receiver_thread_entry+0x30> @ imm = #-0x152
;    printf("==== ISR-to-Task Benchmark Complete ====\r\n");
700a3d10: f647 4180    	movw	r1, #0x7c80
700a3d14: 2001         	movs	r0, #0x1
700a3d16: f2c7 010b    	movt	r1, #0x700b
700a3d1a: f00c fb71    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc6e2
;    printf("Total messages processed: %lu\r\n", tm_isr_to_task_counter);
700a3d1e: f647 6111    	movw	r1, #0x7e11
700a3d22: 683a         	ldr	r2, [r7]
700a3d24: f2c7 010b    	movt	r1, #0x700b
700a3d28: 2001         	movs	r0, #0x1
700a3d2a: f00c fb69    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc6d2
;    printf("Total interrupts processed: %lu\r\n", tm_isr_counter);
700a3d2e: f648 209c    	movw	r0, #0x8a9c
700a3d32: f647 518d    	movw	r1, #0x7d8d
700a3d36: f2c7 000b    	movt	r0, #0x700b
700a3d3a: f2c7 010b    	movt	r1, #0x700b
700a3d3e: 6802         	ldr	r2, [r0]
700a3d40: 2001         	movs	r0, #0x1
700a3d42: f00c fb5d    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc6ba
700a3d46: f248 1498    	movw	r4, #0x8198
700a3d4a: 2600         	movs	r6, #0x0
700a3d4c: f2c7 040b    	movt	r4, #0x700b
;       printf("Send Latency: ");
700a3d50: 4621         	mov	r1, r4
700a3d52: f04f 0001    	mov.w	r0, #0x1
700a3d56: f00c fb53    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc6a6
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3d5a: eb08 0506    	add.w	r5, r8, r6
700a3d5e: 4628         	mov	r0, r5
700a3d60: f011 ff96    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11f2c
;       printf("Send Latency: ");
700a3d64: 4621         	mov	r1, r4
700a3d66: 2001         	movs	r0, #0x1
700a3d68: f00c fb4a    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc694
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3d6c: f105 0010    	add.w	r0, r5, #0x10
700a3d70: f011 ff8e    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11f1c
;       printf("Send Latency: ");
700a3d74: 4621         	mov	r1, r4
700a3d76: 2001         	movs	r0, #0x1
700a3d78: f00c fb42    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc684
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3d7c: f105 0020    	add.w	r0, r5, #0x20
700a3d80: f011 ff86    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11f0c
;       printf("Send Latency: ");
700a3d84: 4621         	mov	r1, r4
700a3d86: 2001         	movs	r0, #0x1
700a3d88: f00c fb3a    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc674
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3d8c: f105 0030    	add.w	r0, r5, #0x30
700a3d90: f011 ff7e    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11efc
;       printf("Send Latency: ");
700a3d94: 4621         	mov	r1, r4
700a3d96: 2001         	movs	r0, #0x1
700a3d98: f00c fb32    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc664
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3d9c: f105 0040    	add.w	r0, r5, #0x40
700a3da0: f011 ff76    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11eec
;       printf("Send Latency: ");
700a3da4: 4621         	mov	r1, r4
700a3da6: 2001         	movs	r0, #0x1
700a3da8: f00c fb2a    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc654
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3dac: f105 0050    	add.w	r0, r5, #0x50
700a3db0: f011 ff6e    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11edc
;       printf("Send Latency: ");
700a3db4: 4621         	mov	r1, r4
700a3db6: 2001         	movs	r0, #0x1
700a3db8: f00c fb22    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc644
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3dbc: f105 0060    	add.w	r0, r5, #0x60
700a3dc0: f011 ff66    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11ecc
;       printf("Send Latency: ");
700a3dc4: 4621         	mov	r1, r4
700a3dc6: 2001         	movs	r0, #0x1
700a3dc8: f00c fb1a    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc634
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3dcc: f105 0070    	add.w	r0, r5, #0x70
700a3dd0: f011 ff5e    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11ebc
;       printf("Send Latency: ");
700a3dd4: 4621         	mov	r1, r4
700a3dd6: 2001         	movs	r0, #0x1
700a3dd8: f00c fb12    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc624
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3ddc: f105 0080    	add.w	r0, r5, #0x80
700a3de0: f011 ff56    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11eac
;       printf("Send Latency: ");
700a3de4: 4621         	mov	r1, r4
700a3de6: 2001         	movs	r0, #0x1
700a3de8: f00c fb0a    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc614
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3dec: f105 0090    	add.w	r0, r5, #0x90
700a3df0: f011 ff4e    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11e9c
;       printf("Send Latency: ");
700a3df4: 4621         	mov	r1, r4
700a3df6: 2001         	movs	r0, #0x1
700a3df8: f00c fb02    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc604
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3dfc: f105 00a0    	add.w	r0, r5, #0xa0
700a3e00: f011 ff46    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11e8c
;       printf("Send Latency: ");
700a3e04: 4621         	mov	r1, r4
700a3e06: 2001         	movs	r0, #0x1
700a3e08: f00c fafa    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc5f4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3e0c: f105 00b0    	add.w	r0, r5, #0xb0
700a3e10: f011 ff3e    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11e7c
;       printf("Send Latency: ");
700a3e14: 4621         	mov	r1, r4
700a3e16: 2001         	movs	r0, #0x1
700a3e18: f00c faf2    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc5e4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3e1c: f105 00c0    	add.w	r0, r5, #0xc0
700a3e20: f011 ff36    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11e6c
;       printf("Send Latency: ");
700a3e24: 4621         	mov	r1, r4
700a3e26: 2001         	movs	r0, #0x1
700a3e28: f00c faea    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc5d4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3e2c: f105 00d0    	add.w	r0, r5, #0xd0
700a3e30: f011 ff2e    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11e5c
;       printf("Send Latency: ");
700a3e34: 4621         	mov	r1, r4
700a3e36: 2001         	movs	r0, #0x1
700a3e38: f00c fae2    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc5c4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3e3c: f105 00e0    	add.w	r0, r5, #0xe0
700a3e40: f011 ff26    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11e4c
;       printf("Send Latency: ");
700a3e44: 4621         	mov	r1, r4
700a3e46: 2001         	movs	r0, #0x1
700a3e48: f00c fada    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0xc5b4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a3e4c: f105 00f0    	add.w	r0, r5, #0xf0
700a3e50: f011 ff1e    	bl	0x700b5c90 <tm_pmu_profile_print> @ imm = #0x11e3c
;    for (i = 0; i < ITERATION_COUNT; i++)
700a3e54: f506 7680    	add.w	r6, r6, #0x100
700a3e58: f5b6 7f00    	cmp.w	r6, #0x200
700a3e5c: f47f af78    	bne.w	0x700a3d50 <tm_receiver_thread_entry+0x1c0> @ imm = #-0x110
;    tm_thread_suspend(0);
700a3e60: 2000         	movs	r0, #0x0
700a3e62: b001         	add	sp, #0x4
700a3e64: e8bd 43f0    	pop.w	{r4, r5, r6, r7, r8, r9, lr}
700a3e68: f011 bb92    	b.w	0x700b5590 <tm_thread_suspend> @ imm = #0x11724
700a3e6c: 0000         	movs	r0, r0
700a3e6e: 0000         	movs	r0, r0

700a3e70 <Sciclient_service>:
700a3e70: b580         	push	{r7, lr}
700a3e72: b094         	sub	sp, #0x50
700a3e74: 9013         	str	r0, [sp, #0x4c]
700a3e76: 9112         	str	r1, [sp, #0x48]
700a3e78: 2000         	movs	r0, #0x0
700a3e7a: 9011         	str	r0, [sp, #0x44]
700a3e7c: 210f         	movs	r1, #0xf
700a3e7e: 9110         	str	r1, [sp, #0x40]
700a3e80: 900f         	str	r0, [sp, #0x3c]
700a3e82: f648 11f8    	movw	r1, #0x89f8
700a3e86: f2c7 010b    	movt	r1, #0x700b
700a3e8a: 6809         	ldr	r1, [r1]
700a3e8c: f88d 103b    	strb.w	r1, [sp, #0x3b]
700a3e90: 900d         	str	r0, [sp, #0x34]
700a3e92: 900c         	str	r0, [sp, #0x30]
700a3e94: 900b         	str	r0, [sp, #0x2c]
700a3e96: 9007         	str	r0, [sp, #0x1c]
700a3e98: 9813         	ldr	r0, [sp, #0x4c]
700a3e9a: b138         	cbz	r0, 0x700a3eac <Sciclient_service+0x3c> @ imm = #0xe
700a3e9c: e7ff         	b	0x700a3e9e <Sciclient_service+0x2e> @ imm = #-0x2
700a3e9e: 9812         	ldr	r0, [sp, #0x48]
700a3ea0: b120         	cbz	r0, 0x700a3eac <Sciclient_service+0x3c> @ imm = #0x8
700a3ea2: e7ff         	b	0x700a3ea4 <Sciclient_service+0x34> @ imm = #-0x2
700a3ea4: 9813         	ldr	r0, [sp, #0x4c]
700a3ea6: 6880         	ldr	r0, [r0, #0x8]
700a3ea8: b920         	cbnz	r0, 0x700a3eb4 <Sciclient_service+0x44> @ imm = #0x8
700a3eaa: e7ff         	b	0x700a3eac <Sciclient_service+0x3c> @ imm = #-0x2
700a3eac: f04f 30ff    	mov.w	r0, #0xffffffff
700a3eb0: 9011         	str	r0, [sp, #0x44]
700a3eb2: e09e         	b	0x700a3ff2 <Sciclient_service+0x182> @ imm = #0x13c
700a3eb4: 9813         	ldr	r0, [sp, #0x4c]
700a3eb6: 8800         	ldrh	r0, [r0]
700a3eb8: f009 fd22    	bl	0x700ad900 <Sciclient_getCurrentContext> @ imm = #0x9a44
700a3ebc: 9010         	str	r0, [sp, #0x40]
700a3ebe: 9810         	ldr	r0, [sp, #0x40]
700a3ec0: 280e         	cmp	r0, #0xe
700a3ec2: f200 8091    	bhi.w	0x700a3fe8 <Sciclient_service+0x178> @ imm = #0x122
700a3ec6: e7ff         	b	0x700a3ec8 <Sciclient_service+0x58> @ imm = #-0x2
700a3ec8: 9810         	ldr	r0, [sp, #0x40]
700a3eca: f011 fa81    	bl	0x700b53d0 <Sciclient_getTxThreadId> @ imm = #0x11502
700a3ece: 900a         	str	r0, [sp, #0x28]
700a3ed0: 9810         	ldr	r0, [sp, #0x40]
700a3ed2: f011 fa6d    	bl	0x700b53b0 <Sciclient_getRxThreadId> @ imm = #0x114da
700a3ed6: 9009         	str	r0, [sp, #0x24]
700a3ed8: 9810         	ldr	r0, [sp, #0x40]
700a3eda: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a3ede: f247 4040    	movw	r0, #0x7440
700a3ee2: f2c7 000b    	movt	r0, #0x700b
700a3ee6: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700a3eea: b938         	cbnz	r0, 0x700a3efc <Sciclient_service+0x8c> @ imm = #0xe
700a3eec: e7ff         	b	0x700a3eee <Sciclient_service+0x7e> @ imm = #-0x2
700a3eee: f648 21a4    	movw	r1, #0x8aa4
700a3ef2: f2c7 010b    	movt	r1, #0x700b
700a3ef6: 2001         	movs	r0, #0x1
700a3ef8: 7008         	strb	r0, [r1]
700a3efa: e006         	b	0x700a3f0a <Sciclient_service+0x9a> @ imm = #0xc
700a3efc: f648 21a4    	movw	r1, #0x8aa4
700a3f00: f2c7 010b    	movt	r1, #0x700b
700a3f04: 2000         	movs	r0, #0x0
700a3f06: 7008         	strb	r0, [r1]
700a3f08: e7ff         	b	0x700a3f0a <Sciclient_service+0x9a> @ imm = #-0x2
700a3f0a: f648 1070    	movw	r0, #0x8970
700a3f0e: f2c7 000b    	movt	r0, #0x700b
700a3f12: f010 fdfd    	bl	0x700b4b10 <CSL_secProxyGetMaxMsgSize> @ imm = #0x10bfa
700a3f16: 3804         	subs	r0, #0x4
700a3f18: f648 11f8    	movw	r1, #0x89f8
700a3f1c: f2c7 010b    	movt	r1, #0x700b
700a3f20: 6148         	str	r0, [r1, #0x14]
700a3f22: 9810         	ldr	r0, [sp, #0x40]
700a3f24: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a3f28: f247 4040    	movw	r0, #0x7440
700a3f2c: f2c7 000b    	movt	r0, #0x700b
700a3f30: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700a3f34: b940         	cbnz	r0, 0x700a3f48 <Sciclient_service+0xd8> @ imm = #0x10
700a3f36: e7ff         	b	0x700a3f38 <Sciclient_service+0xc8> @ imm = #-0x2
700a3f38: 2000         	movs	r0, #0x0
700a3f3a: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a3f3e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3f42: a805         	add	r0, sp, #0x14
700a3f44: 9007         	str	r0, [sp, #0x1c]
700a3f46: e7ff         	b	0x700a3f48 <Sciclient_service+0xd8> @ imm = #-0x2
700a3f48: 9813         	ldr	r0, [sp, #0x4c]
700a3f4a: 68c0         	ldr	r0, [r0, #0xc]
700a3f4c: b128         	cbz	r0, 0x700a3f5a <Sciclient_service+0xea> @ imm = #0xa
700a3f4e: e7ff         	b	0x700a3f50 <Sciclient_service+0xe0> @ imm = #-0x2
700a3f50: 9813         	ldr	r0, [sp, #0x4c]
700a3f52: 68c0         	ldr	r0, [r0, #0xc]
700a3f54: 3808         	subs	r0, #0x8
700a3f56: 900d         	str	r0, [sp, #0x34]
700a3f58: e002         	b	0x700a3f60 <Sciclient_service+0xf0> @ imm = #0x4
700a3f5a: 2000         	movs	r0, #0x0
700a3f5c: 900d         	str	r0, [sp, #0x34]
700a3f5e: e7ff         	b	0x700a3f60 <Sciclient_service+0xf0> @ imm = #-0x2
700a3f60: 980d         	ldr	r0, [sp, #0x34]
700a3f62: f648 11f8    	movw	r1, #0x89f8
700a3f66: f2c7 010b    	movt	r1, #0x700b
700a3f6a: 6949         	ldr	r1, [r1, #0x14]
700a3f6c: 3908         	subs	r1, #0x8
700a3f6e: 4288         	cmp	r0, r1
700a3f70: d904         	bls	0x700a3f7c <Sciclient_service+0x10c> @ imm = #0x8
700a3f72: e7ff         	b	0x700a3f74 <Sciclient_service+0x104> @ imm = #-0x2
700a3f74: f04f 30ff    	mov.w	r0, #0xffffffff
700a3f78: 9011         	str	r0, [sp, #0x44]
700a3f7a: e7ff         	b	0x700a3f7c <Sciclient_service+0x10c> @ imm = #-0x2
700a3f7c: 980d         	ldr	r0, [sp, #0x34]
700a3f7e: b140         	cbz	r0, 0x700a3f92 <Sciclient_service+0x122> @ imm = #0x10
700a3f80: e7ff         	b	0x700a3f82 <Sciclient_service+0x112> @ imm = #-0x2
700a3f82: 9813         	ldr	r0, [sp, #0x4c]
700a3f84: 6880         	ldr	r0, [r0, #0x8]
700a3f86: b920         	cbnz	r0, 0x700a3f92 <Sciclient_service+0x122> @ imm = #0x8
700a3f88: e7ff         	b	0x700a3f8a <Sciclient_service+0x11a> @ imm = #-0x2
700a3f8a: f04f 30ff    	mov.w	r0, #0xffffffff
700a3f8e: 9011         	str	r0, [sp, #0x44]
700a3f90: e7ff         	b	0x700a3f92 <Sciclient_service+0x122> @ imm = #-0x2
700a3f92: 9812         	ldr	r0, [sp, #0x48]
700a3f94: 6880         	ldr	r0, [r0, #0x8]
700a3f96: b128         	cbz	r0, 0x700a3fa4 <Sciclient_service+0x134> @ imm = #0xa
700a3f98: e7ff         	b	0x700a3f9a <Sciclient_service+0x12a> @ imm = #-0x2
700a3f9a: 9812         	ldr	r0, [sp, #0x48]
700a3f9c: 6880         	ldr	r0, [r0, #0x8]
700a3f9e: 3808         	subs	r0, #0x8
700a3fa0: 900c         	str	r0, [sp, #0x30]
700a3fa2: e002         	b	0x700a3faa <Sciclient_service+0x13a> @ imm = #0x4
700a3fa4: 2000         	movs	r0, #0x0
700a3fa6: 900c         	str	r0, [sp, #0x30]
700a3fa8: e7ff         	b	0x700a3faa <Sciclient_service+0x13a> @ imm = #-0x2
700a3faa: 980c         	ldr	r0, [sp, #0x30]
700a3fac: f648 11f8    	movw	r1, #0x89f8
700a3fb0: f2c7 010b    	movt	r1, #0x700b
700a3fb4: 6949         	ldr	r1, [r1, #0x14]
700a3fb6: 3908         	subs	r1, #0x8
700a3fb8: 4288         	cmp	r0, r1
700a3fba: d904         	bls	0x700a3fc6 <Sciclient_service+0x156> @ imm = #0x8
700a3fbc: e7ff         	b	0x700a3fbe <Sciclient_service+0x14e> @ imm = #-0x2
700a3fbe: f04f 30ff    	mov.w	r0, #0xffffffff
700a3fc2: 9011         	str	r0, [sp, #0x44]
700a3fc4: e7ff         	b	0x700a3fc6 <Sciclient_service+0x156> @ imm = #-0x2
700a3fc6: 980c         	ldr	r0, [sp, #0x30]
700a3fc8: b140         	cbz	r0, 0x700a3fdc <Sciclient_service+0x16c> @ imm = #0x10
700a3fca: e7ff         	b	0x700a3fcc <Sciclient_service+0x15c> @ imm = #-0x2
700a3fcc: 9812         	ldr	r0, [sp, #0x48]
700a3fce: 6840         	ldr	r0, [r0, #0x4]
700a3fd0: b920         	cbnz	r0, 0x700a3fdc <Sciclient_service+0x16c> @ imm = #0x8
700a3fd2: e7ff         	b	0x700a3fd4 <Sciclient_service+0x164> @ imm = #-0x2
700a3fd4: f04f 30ff    	mov.w	r0, #0xffffffff
700a3fd8: 9011         	str	r0, [sp, #0x44]
700a3fda: e004         	b	0x700a3fe6 <Sciclient_service+0x176> @ imm = #0x8
700a3fdc: 9812         	ldr	r0, [sp, #0x48]
700a3fde: 6840         	ldr	r0, [r0, #0x4]
700a3fe0: 3008         	adds	r0, #0x8
700a3fe2: 900b         	str	r0, [sp, #0x2c]
700a3fe4: e7ff         	b	0x700a3fe6 <Sciclient_service+0x176> @ imm = #-0x2
700a3fe6: e003         	b	0x700a3ff0 <Sciclient_service+0x180> @ imm = #0x6
700a3fe8: f04f 30ff    	mov.w	r0, #0xffffffff
700a3fec: 9011         	str	r0, [sp, #0x44]
700a3fee: e7ff         	b	0x700a3ff0 <Sciclient_service+0x180> @ imm = #-0x2
700a3ff0: e7ff         	b	0x700a3ff2 <Sciclient_service+0x182> @ imm = #-0x2
700a3ff2: f012 eb40    	blx	0x700b6674 <HwiP_disable> @ imm = #0x12680
700a3ff6: 9008         	str	r0, [sp, #0x20]
700a3ff8: 9811         	ldr	r0, [sp, #0x44]
700a3ffa: 2800         	cmp	r0, #0x0
700a3ffc: d159         	bne	0x700a40b2 <Sciclient_service+0x242> @ imm = #0xb2
700a3ffe: e7ff         	b	0x700a4000 <Sciclient_service+0x190> @ imm = #-0x2
700a4000: 9809         	ldr	r0, [sp, #0x24]
700a4002: f010 fb8d    	bl	0x700b4720 <Sciclient_secProxyFlush> @ imm = #0x1071a
700a4006: 9813         	ldr	r0, [sp, #0x4c]
700a4008: 6880         	ldr	r0, [r0, #0x8]
700a400a: 9006         	str	r0, [sp, #0x18]
700a400c: 9813         	ldr	r0, [sp, #0x4c]
700a400e: 8800         	ldrh	r0, [r0]
700a4010: 9906         	ldr	r1, [sp, #0x18]
700a4012: 8008         	strh	r0, [r1]
700a4014: 9810         	ldr	r0, [sp, #0x40]
700a4016: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a401a: f247 4040    	movw	r0, #0x7440
700a401e: f2c7 000b    	movt	r0, #0x700b
700a4022: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a4026: 6840         	ldr	r0, [r0, #0x4]
700a4028: 9906         	ldr	r1, [sp, #0x18]
700a402a: 7088         	strb	r0, [r1, #0x2]
700a402c: f89d 003b    	ldrb.w	r0, [sp, #0x3b]
700a4030: 9906         	ldr	r1, [sp, #0x18]
700a4032: 70c8         	strb	r0, [r1, #0x3]
700a4034: 9813         	ldr	r0, [sp, #0x4c]
700a4036: 3004         	adds	r0, #0x4
700a4038: 9004         	str	r0, [sp, #0x10]
700a403a: 2000         	movs	r0, #0x0
700a403c: 9003         	str	r0, [sp, #0xc]
700a403e: e7ff         	b	0x700a4040 <Sciclient_service+0x1d0> @ imm = #-0x2
700a4040: 9803         	ldr	r0, [sp, #0xc]
700a4042: 2803         	cmp	r0, #0x3
700a4044: d811         	bhi	0x700a406a <Sciclient_service+0x1fa> @ imm = #0x22
700a4046: e7ff         	b	0x700a4048 <Sciclient_service+0x1d8> @ imm = #-0x2
700a4048: 9806         	ldr	r0, [sp, #0x18]
700a404a: 9903         	ldr	r1, [sp, #0xc]
700a404c: 4408         	add	r0, r1
700a404e: 3004         	adds	r0, #0x4
700a4050: 9002         	str	r0, [sp, #0x8]
700a4052: 9804         	ldr	r0, [sp, #0x10]
700a4054: 7800         	ldrb	r0, [r0]
700a4056: 9902         	ldr	r1, [sp, #0x8]
700a4058: 7008         	strb	r0, [r1]
700a405a: 9804         	ldr	r0, [sp, #0x10]
700a405c: 3001         	adds	r0, #0x1
700a405e: 9004         	str	r0, [sp, #0x10]
700a4060: e7ff         	b	0x700a4062 <Sciclient_service+0x1f2> @ imm = #-0x2
700a4062: 9803         	ldr	r0, [sp, #0xc]
700a4064: 3001         	adds	r0, #0x1
700a4066: 9003         	str	r0, [sp, #0xc]
700a4068: e7ea         	b	0x700a4040 <Sciclient_service+0x1d0> @ imm = #-0x2c
700a406a: f648 11f8    	movw	r1, #0x89f8
700a406e: f2c7 010b    	movt	r1, #0x700b
700a4072: 6808         	ldr	r0, [r1]
700a4074: 3001         	adds	r0, #0x1
700a4076: f644 1225    	movw	r2, #0x4925
700a407a: f2c2 4292    	movt	r2, #0x2492
700a407e: fba0 3202    	umull	r3, r2, r0, r2
700a4082: 1a83         	subs	r3, r0, r2
700a4084: eb02 0353    	add.w	r3, r2, r3, lsr #1
700a4088: 089a         	lsrs	r2, r3, #0x2
700a408a: 00d2         	lsls	r2, r2, #0x3
700a408c: eba2 0293    	sub.w	r2, r2, r3, lsr #2
700a4090: 1a80         	subs	r0, r0, r2
700a4092: 6008         	str	r0, [r1]
700a4094: 980a         	ldr	r0, [sp, #0x28]
700a4096: f010 ff4b    	bl	0x700b4f30 <Sciclient_secProxyVerifyThread> @ imm = #0x10e96
700a409a: 9011         	str	r0, [sp, #0x44]
700a409c: 9811         	ldr	r0, [sp, #0x44]
700a409e: b938         	cbnz	r0, 0x700a40b0 <Sciclient_service+0x240> @ imm = #0xe
700a40a0: e7ff         	b	0x700a40a2 <Sciclient_service+0x232> @ imm = #-0x2
700a40a2: 980a         	ldr	r0, [sp, #0x28]
700a40a4: 9913         	ldr	r1, [sp, #0x4c]
700a40a6: 6909         	ldr	r1, [r1, #0x10]
700a40a8: f010 f85a    	bl	0x700b4160 <Sciclient_secProxyWaitThread> @ imm = #0x100b4
700a40ac: 9011         	str	r0, [sp, #0x44]
700a40ae: e7ff         	b	0x700a40b0 <Sciclient_service+0x240> @ imm = #-0x2
700a40b0: e7ff         	b	0x700a40b2 <Sciclient_service+0x242> @ imm = #-0x2
700a40b2: 9811         	ldr	r0, [sp, #0x44]
700a40b4: b9b0         	cbnz	r0, 0x700a40e4 <Sciclient_service+0x274> @ imm = #0x2c
700a40b6: e7ff         	b	0x700a40b8 <Sciclient_service+0x248> @ imm = #-0x2
700a40b8: 9809         	ldr	r0, [sp, #0x24]
700a40ba: f011 fbc1    	bl	0x700b5840 <Sciclient_secProxyReadThreadCount> @ imm = #0x11782
700a40be: 900f         	str	r0, [sp, #0x3c]
700a40c0: 980a         	ldr	r0, [sp, #0x28]
700a40c2: 9907         	ldr	r1, [sp, #0x1c]
700a40c4: 9a06         	ldr	r2, [sp, #0x18]
700a40c6: 9b13         	ldr	r3, [sp, #0x4c]
700a40c8: 689b         	ldr	r3, [r3, #0x8]
700a40ca: 3308         	adds	r3, #0x8
700a40cc: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a40d0: 46ee         	mov	lr, sp
700a40d2: f8ce c000    	str.w	r12, [lr]
700a40d6: f005 fc8b    	bl	0x700a99f0 <Sciclient_sendMessage> @ imm = #0x5916
700a40da: 9809         	ldr	r0, [sp, #0x24]
700a40dc: f010 ff28    	bl	0x700b4f30 <Sciclient_secProxyVerifyThread> @ imm = #0x10e50
700a40e0: 9011         	str	r0, [sp, #0x44]
700a40e2: e7ff         	b	0x700a40e4 <Sciclient_service+0x274> @ imm = #-0x2
700a40e4: 9811         	ldr	r0, [sp, #0x44]
700a40e6: b978         	cbnz	r0, 0x700a4108 <Sciclient_service+0x298> @ imm = #0x1e
700a40e8: e7ff         	b	0x700a40ea <Sciclient_service+0x27a> @ imm = #-0x2
700a40ea: 9813         	ldr	r0, [sp, #0x4c]
700a40ec: 7900         	ldrb	r0, [r0, #0x4]
700a40ee: 0780         	lsls	r0, r0, #0x1e
700a40f0: b150         	cbz	r0, 0x700a4108 <Sciclient_service+0x298> @ imm = #0x14
700a40f2: e7ff         	b	0x700a40f4 <Sciclient_service+0x284> @ imm = #-0x2
700a40f4: 9809         	ldr	r0, [sp, #0x24]
700a40f6: 9913         	ldr	r1, [sp, #0x4c]
700a40f8: 6909         	ldr	r1, [r1, #0x10]
700a40fa: 9a0f         	ldr	r2, [sp, #0x3c]
700a40fc: f89d 303b    	ldrb.w	r3, [sp, #0x3b]
700a4100: f008 febe    	bl	0x700ace80 <Sciclient_waitForMessage> @ imm = #0x8d7c
700a4104: 9011         	str	r0, [sp, #0x44]
700a4106: e7ff         	b	0x700a4108 <Sciclient_service+0x298> @ imm = #-0x2
700a4108: 9811         	ldr	r0, [sp, #0x44]
700a410a: b990         	cbnz	r0, 0x700a4132 <Sciclient_service+0x2c2> @ imm = #0x24
700a410c: e7ff         	b	0x700a410e <Sciclient_service+0x29e> @ imm = #-0x2
700a410e: 9809         	ldr	r0, [sp, #0x24]
700a4110: f648 21a4    	movw	r1, #0x8aa4
700a4114: f2c7 010b    	movt	r1, #0x700b
700a4118: 7809         	ldrb	r1, [r1]
700a411a: 3101         	adds	r1, #0x1
700a411c: b2c9         	uxtb	r1, r1
700a411e: f010 fd3f    	bl	0x700b4ba0 <Sciclient_secProxyReadThread32> @ imm = #0x10a7e
700a4122: 9912         	ldr	r1, [sp, #0x48]
700a4124: 6008         	str	r0, [r1]
700a4126: 9809         	ldr	r0, [sp, #0x24]
700a4128: 990b         	ldr	r1, [sp, #0x2c]
700a412a: 9a0c         	ldr	r2, [sp, #0x30]
700a412c: f006 f968    	bl	0x700aa400 <Sciclient_recvMessage> @ imm = #0x62d0
700a4130: e7ff         	b	0x700a4132 <Sciclient_service+0x2c2> @ imm = #-0x2
700a4132: 9808         	ldr	r0, [sp, #0x20]
700a4134: f012 eabe    	blx	0x700b66b4 <HwiP_restore> @ imm = #0x1257c
700a4138: 9811         	ldr	r0, [sp, #0x44]
700a413a: b014         	add	sp, #0x50
700a413c: bd80         	pop	{r7, pc}
700a413e: 0000         	movs	r0, r0

700a4140 <Udma_chDisableRxChan>:
700a4140: b580         	push	{r7, lr}
700a4142: b096         	sub	sp, #0x58
700a4144: 9015         	str	r0, [sp, #0x54]
700a4146: 9114         	str	r1, [sp, #0x50]
700a4148: 2000         	movs	r0, #0x0
700a414a: 9013         	str	r0, [sp, #0x4c]
700a414c: 9012         	str	r0, [sp, #0x48]
700a414e: 9004         	str	r0, [sp, #0x10]
700a4150: 9003         	str	r0, [sp, #0xc]
700a4152: 9815         	ldr	r0, [sp, #0x54]
700a4154: 6e80         	ldr	r0, [r0, #0x68]
700a4156: 9010         	str	r0, [sp, #0x40]
700a4158: 2008         	movs	r0, #0x8
700a415a: 9002         	str	r0, [sp, #0x8]
700a415c: 9810         	ldr	r0, [sp, #0x40]
700a415e: 6800         	ldr	r0, [r0]
700a4160: 2801         	cmp	r0, #0x1
700a4162: d115         	bne	0x700a4190 <Udma_chDisableRxChan+0x50> @ imm = #0x2a
700a4164: e7ff         	b	0x700a4166 <Udma_chDisableRxChan+0x26> @ imm = #-0x2
700a4166: 9815         	ldr	r0, [sp, #0x54]
700a4168: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a416c: f500 7008    	add.w	r0, r0, #0x220
700a4170: f011 fcfe    	bl	0x700b5b70 <CSL_REG32_RD_RAW> @ imm = #0x119fc
700a4174: 9011         	str	r0, [sp, #0x44]
700a4176: 9811         	ldr	r0, [sp, #0x44]
700a4178: f040 4080    	orr	r0, r0, #0x40000000
700a417c: 9011         	str	r0, [sp, #0x44]
700a417e: 9815         	ldr	r0, [sp, #0x54]
700a4180: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a4184: f500 7008    	add.w	r0, r0, #0x220
700a4188: 9911         	ldr	r1, [sp, #0x44]
700a418a: f011 fc71    	bl	0x700b5a70 <CSL_REG32_WR_RAW> @ imm = #0x118e2
700a418e: e01a         	b	0x700a41c6 <Udma_chDisableRxChan+0x86> @ imm = #0x34
700a4190: 9810         	ldr	r0, [sp, #0x40]
700a4192: 6800         	ldr	r0, [r0]
700a4194: 2802         	cmp	r0, #0x2
700a4196: d115         	bne	0x700a41c4 <Udma_chDisableRxChan+0x84> @ imm = #0x2a
700a4198: e7ff         	b	0x700a419a <Udma_chDisableRxChan+0x5a> @ imm = #-0x2
700a419a: 9815         	ldr	r0, [sp, #0x54]
700a419c: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a41a0: f500 7008    	add.w	r0, r0, #0x220
700a41a4: f011 fce4    	bl	0x700b5b70 <CSL_REG32_RD_RAW> @ imm = #0x119c8
700a41a8: 9011         	str	r0, [sp, #0x44]
700a41aa: 9811         	ldr	r0, [sp, #0x44]
700a41ac: f040 4080    	orr	r0, r0, #0x40000000
700a41b0: 9011         	str	r0, [sp, #0x44]
700a41b2: 9815         	ldr	r0, [sp, #0x54]
700a41b4: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a41b8: f500 7008    	add.w	r0, r0, #0x220
700a41bc: 9911         	ldr	r1, [sp, #0x44]
700a41be: f011 fc57    	bl	0x700b5a70 <CSL_REG32_WR_RAW> @ imm = #0x118ae
700a41c2: e7ff         	b	0x700a41c4 <Udma_chDisableRxChan+0x84> @ imm = #-0x2
700a41c4: e7ff         	b	0x700a41c6 <Udma_chDisableRxChan+0x86> @ imm = #-0x2
700a41c6: e7ff         	b	0x700a41c8 <Udma_chDisableRxChan+0x88> @ imm = #-0x2
700a41c8: 9813         	ldr	r0, [sp, #0x4c]
700a41ca: bbc8         	cbnz	r0, 0x700a4240 <Udma_chDisableRxChan+0x100> @ imm = #0x72
700a41cc: e7ff         	b	0x700a41ce <Udma_chDisableRxChan+0x8e> @ imm = #-0x2
700a41ce: 9810         	ldr	r0, [sp, #0x40]
700a41d0: 6800         	ldr	r0, [r0]
700a41d2: 2801         	cmp	r0, #0x1
700a41d4: d110         	bne	0x700a41f8 <Udma_chDisableRxChan+0xb8> @ imm = #0x20
700a41d6: e7ff         	b	0x700a41d8 <Udma_chDisableRxChan+0x98> @ imm = #-0x2
700a41d8: 9a10         	ldr	r2, [sp, #0x40]
700a41da: f102 0008    	add.w	r0, r2, #0x8
700a41de: 9915         	ldr	r1, [sp, #0x54]
700a41e0: 6f09         	ldr	r1, [r1, #0x70]
700a41e2: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a41e6: 4411         	add	r1, r2
700a41e8: aa0a         	add	r2, sp, #0x28
700a41ea: f010 fd21    	bl	0x700b4c30 <CSL_bcdmaGetRxRT> @ imm = #0x10a42
700a41ee: 980a         	ldr	r0, [sp, #0x28]
700a41f0: b908         	cbnz	r0, 0x700a41f6 <Udma_chDisableRxChan+0xb6> @ imm = #0x2
700a41f2: e7ff         	b	0x700a41f4 <Udma_chDisableRxChan+0xb4> @ imm = #-0x2
700a41f4: e024         	b	0x700a4240 <Udma_chDisableRxChan+0x100> @ imm = #0x48
700a41f6: e011         	b	0x700a421c <Udma_chDisableRxChan+0xdc> @ imm = #0x22
700a41f8: 9810         	ldr	r0, [sp, #0x40]
700a41fa: 6800         	ldr	r0, [r0]
700a41fc: 2802         	cmp	r0, #0x2
700a41fe: d10c         	bne	0x700a421a <Udma_chDisableRxChan+0xda> @ imm = #0x18
700a4200: e7ff         	b	0x700a4202 <Udma_chDisableRxChan+0xc2> @ imm = #-0x2
700a4202: 9810         	ldr	r0, [sp, #0x40]
700a4204: 3054         	adds	r0, #0x54
700a4206: 9915         	ldr	r1, [sp, #0x54]
700a4208: 6f09         	ldr	r1, [r1, #0x70]
700a420a: aa05         	add	r2, sp, #0x14
700a420c: f00f fc38    	bl	0x700b3a80 <CSL_pktdmaGetRxRT> @ imm = #0xf870
700a4210: 9805         	ldr	r0, [sp, #0x14]
700a4212: b908         	cbnz	r0, 0x700a4218 <Udma_chDisableRxChan+0xd8> @ imm = #0x2
700a4214: e7ff         	b	0x700a4216 <Udma_chDisableRxChan+0xd6> @ imm = #-0x2
700a4216: e013         	b	0x700a4240 <Udma_chDisableRxChan+0x100> @ imm = #0x26
700a4218: e7ff         	b	0x700a421a <Udma_chDisableRxChan+0xda> @ imm = #-0x2
700a421a: e7ff         	b	0x700a421c <Udma_chDisableRxChan+0xdc> @ imm = #-0x2
700a421c: 9812         	ldr	r0, [sp, #0x48]
700a421e: 9914         	ldr	r1, [sp, #0x50]
700a4220: 4288         	cmp	r0, r1
700a4222: d904         	bls	0x700a422e <Udma_chDisableRxChan+0xee> @ imm = #0x8
700a4224: e7ff         	b	0x700a4226 <Udma_chDisableRxChan+0xe6> @ imm = #-0x2
700a4226: f06f 0003    	mvn	r0, #0x3
700a422a: 9013         	str	r0, [sp, #0x4c]
700a422c: e007         	b	0x700a423e <Udma_chDisableRxChan+0xfe> @ imm = #0xe
700a422e: f44f 707a    	mov.w	r0, #0x3e8
700a4232: f00d facd    	bl	0x700b17d0 <ClockP_usleep> @ imm = #0xd59a
700a4236: 9812         	ldr	r0, [sp, #0x48]
700a4238: 3001         	adds	r0, #0x1
700a423a: 9012         	str	r0, [sp, #0x48]
700a423c: e7ff         	b	0x700a423e <Udma_chDisableRxChan+0xfe> @ imm = #-0x2
700a423e: e7c3         	b	0x700a41c8 <Udma_chDisableRxChan+0x88> @ imm = #-0x7a
700a4240: 9813         	ldr	r0, [sp, #0x4c]
700a4242: 2800         	cmp	r0, #0x0
700a4244: f000 8091    	beq.w	0x700a436a <Udma_chDisableRxChan+0x22a> @ imm = #0x122
700a4248: e7ff         	b	0x700a424a <Udma_chDisableRxChan+0x10a> @ imm = #-0x2
700a424a: 9810         	ldr	r0, [sp, #0x40]
700a424c: 6800         	ldr	r0, [r0]
700a424e: 2801         	cmp	r0, #0x1
700a4250: d10e         	bne	0x700a4270 <Udma_chDisableRxChan+0x130> @ imm = #0x1c
700a4252: e7ff         	b	0x700a4254 <Udma_chDisableRxChan+0x114> @ imm = #-0x2
700a4254: 9a10         	ldr	r2, [sp, #0x40]
700a4256: f102 0008    	add.w	r0, r2, #0x8
700a425a: 9915         	ldr	r1, [sp, #0x54]
700a425c: 6f09         	ldr	r1, [r1, #0x70]
700a425e: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a4262: 4411         	add	r1, r2
700a4264: 2201         	movs	r2, #0x1
700a4266: 2300         	movs	r3, #0x0
700a4268: f00f fcfa    	bl	0x700b3c60 <CSL_bcdmaTeardownRxChan> @ imm = #0xf9f4
700a426c: 9013         	str	r0, [sp, #0x4c]
700a426e: e00f         	b	0x700a4290 <Udma_chDisableRxChan+0x150> @ imm = #0x1e
700a4270: 9810         	ldr	r0, [sp, #0x40]
700a4272: 6800         	ldr	r0, [r0]
700a4274: 2802         	cmp	r0, #0x2
700a4276: d10a         	bne	0x700a428e <Udma_chDisableRxChan+0x14e> @ imm = #0x14
700a4278: e7ff         	b	0x700a427a <Udma_chDisableRxChan+0x13a> @ imm = #-0x2
700a427a: 9810         	ldr	r0, [sp, #0x40]
700a427c: 3054         	adds	r0, #0x54
700a427e: 9915         	ldr	r1, [sp, #0x54]
700a4280: 6f09         	ldr	r1, [r1, #0x70]
700a4282: 2201         	movs	r2, #0x1
700a4284: 2300         	movs	r3, #0x0
700a4286: f010 faab    	bl	0x700b47e0 <CSL_pktdmaTeardownRxChan> @ imm = #0x10556
700a428a: 9013         	str	r0, [sp, #0x4c]
700a428c: e7ff         	b	0x700a428e <Udma_chDisableRxChan+0x14e> @ imm = #-0x2
700a428e: e7ff         	b	0x700a4290 <Udma_chDisableRxChan+0x150> @ imm = #-0x2
700a4290: 9813         	ldr	r0, [sp, #0x4c]
700a4292: b108         	cbz	r0, 0x700a4298 <Udma_chDisableRxChan+0x158> @ imm = #0x2
700a4294: e7ff         	b	0x700a4296 <Udma_chDisableRxChan+0x156> @ imm = #-0x2
700a4296: e7ff         	b	0x700a4298 <Udma_chDisableRxChan+0x158> @ imm = #-0x2
700a4298: 2000         	movs	r0, #0x0
700a429a: 9012         	str	r0, [sp, #0x48]
700a429c: e7ff         	b	0x700a429e <Udma_chDisableRxChan+0x15e> @ imm = #-0x2
700a429e: 9813         	ldr	r0, [sp, #0x4c]
700a42a0: 2800         	cmp	r0, #0x0
700a42a2: d161         	bne	0x700a4368 <Udma_chDisableRxChan+0x228> @ imm = #0xc2
700a42a4: e7ff         	b	0x700a42a6 <Udma_chDisableRxChan+0x166> @ imm = #-0x2
700a42a6: 9810         	ldr	r0, [sp, #0x40]
700a42a8: 6800         	ldr	r0, [r0]
700a42aa: 2801         	cmp	r0, #0x1
700a42ac: d126         	bne	0x700a42fc <Udma_chDisableRxChan+0x1bc> @ imm = #0x4c
700a42ae: e7ff         	b	0x700a42b0 <Udma_chDisableRxChan+0x170> @ imm = #-0x2
700a42b0: 9a10         	ldr	r2, [sp, #0x40]
700a42b2: f102 0008    	add.w	r0, r2, #0x8
700a42b6: 9915         	ldr	r1, [sp, #0x54]
700a42b8: 6f09         	ldr	r1, [r1, #0x70]
700a42ba: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a42be: 4411         	add	r1, r2
700a42c0: aa0a         	add	r2, sp, #0x28
700a42c2: f010 fcb5    	bl	0x700b4c30 <CSL_bcdmaGetRxRT> @ imm = #0x1096a
700a42c6: 9a10         	ldr	r2, [sp, #0x40]
700a42c8: f102 0008    	add.w	r0, r2, #0x8
700a42cc: 9915         	ldr	r1, [sp, #0x54]
700a42ce: 6f09         	ldr	r1, [r1, #0x70]
700a42d0: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a42d4: 4411         	add	r1, r2
700a42d6: 9b02         	ldr	r3, [sp, #0x8]
700a42d8: 46ec         	mov	r12, sp
700a42da: aa04         	add	r2, sp, #0x10
700a42dc: f8cc 2000    	str.w	r2, [r12]
700a42e0: 2201         	movs	r2, #0x1
700a42e2: f00f fd85    	bl	0x700b3df0 <CSL_bcdmaGetChanPeerReg> @ imm = #0xfb0a
700a42e6: 9804         	ldr	r0, [sp, #0x10]
700a42e8: 0fc0         	lsrs	r0, r0, #0x1f
700a42ea: 9003         	str	r0, [sp, #0xc]
700a42ec: 980a         	ldr	r0, [sp, #0x28]
700a42ee: b920         	cbnz	r0, 0x700a42fa <Udma_chDisableRxChan+0x1ba> @ imm = #0x8
700a42f0: e7ff         	b	0x700a42f2 <Udma_chDisableRxChan+0x1b2> @ imm = #-0x2
700a42f2: 9803         	ldr	r0, [sp, #0xc]
700a42f4: b908         	cbnz	r0, 0x700a42fa <Udma_chDisableRxChan+0x1ba> @ imm = #0x2
700a42f6: e7ff         	b	0x700a42f8 <Udma_chDisableRxChan+0x1b8> @ imm = #-0x2
700a42f8: e036         	b	0x700a4368 <Udma_chDisableRxChan+0x228> @ imm = #0x6c
700a42fa: e023         	b	0x700a4344 <Udma_chDisableRxChan+0x204> @ imm = #0x46
700a42fc: 9810         	ldr	r0, [sp, #0x40]
700a42fe: 6800         	ldr	r0, [r0]
700a4300: 2802         	cmp	r0, #0x2
700a4302: d11e         	bne	0x700a4342 <Udma_chDisableRxChan+0x202> @ imm = #0x3c
700a4304: e7ff         	b	0x700a4306 <Udma_chDisableRxChan+0x1c6> @ imm = #-0x2
700a4306: 9810         	ldr	r0, [sp, #0x40]
700a4308: 3054         	adds	r0, #0x54
700a430a: 9915         	ldr	r1, [sp, #0x54]
700a430c: 6f09         	ldr	r1, [r1, #0x70]
700a430e: aa05         	add	r2, sp, #0x14
700a4310: f00f fbb6    	bl	0x700b3a80 <CSL_pktdmaGetRxRT> @ imm = #0xf76c
700a4314: 9810         	ldr	r0, [sp, #0x40]
700a4316: 3054         	adds	r0, #0x54
700a4318: 9915         	ldr	r1, [sp, #0x54]
700a431a: 6f09         	ldr	r1, [r1, #0x70]
700a431c: 9b02         	ldr	r3, [sp, #0x8]
700a431e: 46ec         	mov	r12, sp
700a4320: aa04         	add	r2, sp, #0x10
700a4322: f8cc 2000    	str.w	r2, [r12]
700a4326: 2201         	movs	r2, #0x1
700a4328: f010 fb7a    	bl	0x700b4a20 <CSL_pktdmaGetChanPeerReg> @ imm = #0x106f4
700a432c: 9804         	ldr	r0, [sp, #0x10]
700a432e: 0fc0         	lsrs	r0, r0, #0x1f
700a4330: 9003         	str	r0, [sp, #0xc]
700a4332: 9805         	ldr	r0, [sp, #0x14]
700a4334: b920         	cbnz	r0, 0x700a4340 <Udma_chDisableRxChan+0x200> @ imm = #0x8
700a4336: e7ff         	b	0x700a4338 <Udma_chDisableRxChan+0x1f8> @ imm = #-0x2
700a4338: 9803         	ldr	r0, [sp, #0xc]
700a433a: b908         	cbnz	r0, 0x700a4340 <Udma_chDisableRxChan+0x200> @ imm = #0x2
700a433c: e7ff         	b	0x700a433e <Udma_chDisableRxChan+0x1fe> @ imm = #-0x2
700a433e: e013         	b	0x700a4368 <Udma_chDisableRxChan+0x228> @ imm = #0x26
700a4340: e7ff         	b	0x700a4342 <Udma_chDisableRxChan+0x202> @ imm = #-0x2
700a4342: e7ff         	b	0x700a4344 <Udma_chDisableRxChan+0x204> @ imm = #-0x2
700a4344: 9812         	ldr	r0, [sp, #0x48]
700a4346: 9914         	ldr	r1, [sp, #0x50]
700a4348: 4288         	cmp	r0, r1
700a434a: d904         	bls	0x700a4356 <Udma_chDisableRxChan+0x216> @ imm = #0x8
700a434c: e7ff         	b	0x700a434e <Udma_chDisableRxChan+0x20e> @ imm = #-0x2
700a434e: f06f 0003    	mvn	r0, #0x3
700a4352: 9013         	str	r0, [sp, #0x4c]
700a4354: e007         	b	0x700a4366 <Udma_chDisableRxChan+0x226> @ imm = #0xe
700a4356: f44f 707a    	mov.w	r0, #0x3e8
700a435a: f00d fa39    	bl	0x700b17d0 <ClockP_usleep> @ imm = #0xd472
700a435e: 9812         	ldr	r0, [sp, #0x48]
700a4360: 3001         	adds	r0, #0x1
700a4362: 9012         	str	r0, [sp, #0x48]
700a4364: e7ff         	b	0x700a4366 <Udma_chDisableRxChan+0x226> @ imm = #-0x2
700a4366: e79a         	b	0x700a429e <Udma_chDisableRxChan+0x15e> @ imm = #-0xcc
700a4368: e7ff         	b	0x700a436a <Udma_chDisableRxChan+0x22a> @ imm = #-0x2
700a436a: 9813         	ldr	r0, [sp, #0x4c]
700a436c: 2800         	cmp	r0, #0x0
700a436e: d148         	bne	0x700a4402 <Udma_chDisableRxChan+0x2c2> @ imm = #0x90
700a4370: e7ff         	b	0x700a4372 <Udma_chDisableRxChan+0x232> @ imm = #-0x2
700a4372: 9810         	ldr	r0, [sp, #0x40]
700a4374: 6800         	ldr	r0, [r0]
700a4376: 2801         	cmp	r0, #0x1
700a4378: d122         	bne	0x700a43c0 <Udma_chDisableRxChan+0x280> @ imm = #0x44
700a437a: e7ff         	b	0x700a437c <Udma_chDisableRxChan+0x23c> @ imm = #-0x2
700a437c: 2000         	movs	r0, #0x0
700a437e: 900b         	str	r0, [sp, #0x2c]
700a4380: 9804         	ldr	r0, [sp, #0x10]
700a4382: f020 4080    	bic	r0, r0, #0x40000000
700a4386: 9004         	str	r0, [sp, #0x10]
700a4388: 9a10         	ldr	r2, [sp, #0x40]
700a438a: f102 0008    	add.w	r0, r2, #0x8
700a438e: 9915         	ldr	r1, [sp, #0x54]
700a4390: 6f09         	ldr	r1, [r1, #0x70]
700a4392: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a4396: 4411         	add	r1, r2
700a4398: aa0a         	add	r2, sp, #0x28
700a439a: f010 fc79    	bl	0x700b4c90 <CSL_bcdmaSetRxRT> @ imm = #0x108f2
700a439e: 9a10         	ldr	r2, [sp, #0x40]
700a43a0: f102 0008    	add.w	r0, r2, #0x8
700a43a4: 9915         	ldr	r1, [sp, #0x54]
700a43a6: 6f09         	ldr	r1, [r1, #0x70]
700a43a8: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a43ac: 4411         	add	r1, r2
700a43ae: 9b02         	ldr	r3, [sp, #0x8]
700a43b0: 46ec         	mov	r12, sp
700a43b2: aa04         	add	r2, sp, #0x10
700a43b4: f8cc 2000    	str.w	r2, [r12]
700a43b8: 2201         	movs	r2, #0x1
700a43ba: f00f ff91    	bl	0x700b42e0 <CSL_bcdmaSetChanPeerReg> @ imm = #0xff22
700a43be: e01f         	b	0x700a4400 <Udma_chDisableRxChan+0x2c0> @ imm = #0x3e
700a43c0: 9810         	ldr	r0, [sp, #0x40]
700a43c2: 6800         	ldr	r0, [r0]
700a43c4: 2802         	cmp	r0, #0x2
700a43c6: d11a         	bne	0x700a43fe <Udma_chDisableRxChan+0x2be> @ imm = #0x34
700a43c8: e7ff         	b	0x700a43ca <Udma_chDisableRxChan+0x28a> @ imm = #-0x2
700a43ca: 2000         	movs	r0, #0x0
700a43cc: 9006         	str	r0, [sp, #0x18]
700a43ce: 9804         	ldr	r0, [sp, #0x10]
700a43d0: f020 4080    	bic	r0, r0, #0x40000000
700a43d4: 9004         	str	r0, [sp, #0x10]
700a43d6: 9810         	ldr	r0, [sp, #0x40]
700a43d8: 3054         	adds	r0, #0x54
700a43da: 9915         	ldr	r1, [sp, #0x54]
700a43dc: 6f09         	ldr	r1, [r1, #0x70]
700a43de: aa05         	add	r2, sp, #0x14
700a43e0: f00f ffbe    	bl	0x700b4360 <CSL_pktdmaSetRxRT> @ imm = #0xff7c
700a43e4: 9810         	ldr	r0, [sp, #0x40]
700a43e6: 3054         	adds	r0, #0x54
700a43e8: 9915         	ldr	r1, [sp, #0x54]
700a43ea: 6f09         	ldr	r1, [r1, #0x70]
700a43ec: 9b02         	ldr	r3, [sp, #0x8]
700a43ee: 46ec         	mov	r12, sp
700a43f0: aa04         	add	r2, sp, #0x10
700a43f2: f8cc 2000    	str.w	r2, [r12]
700a43f6: 2201         	movs	r2, #0x1
700a43f8: f010 fb2a    	bl	0x700b4a50 <CSL_pktdmaSetChanPeerReg> @ imm = #0x10654
700a43fc: e7ff         	b	0x700a43fe <Udma_chDisableRxChan+0x2be> @ imm = #-0x2
700a43fe: e7ff         	b	0x700a4400 <Udma_chDisableRxChan+0x2c0> @ imm = #-0x2
700a4400: e7ff         	b	0x700a4402 <Udma_chDisableRxChan+0x2c2> @ imm = #-0x2
700a4402: 9813         	ldr	r0, [sp, #0x4c]
700a4404: b016         	add	sp, #0x58
700a4406: bd80         	pop	{r7, pc}
		...

700a4410 <CSL_bcdmaChanOpCfgChan>:
700a4410: b580         	push	{r7, lr}
700a4412: b08a         	sub	sp, #0x28
700a4414: 9009         	str	r0, [sp, #0x24]
700a4416: 9108         	str	r1, [sp, #0x20]
700a4418: 9207         	str	r2, [sp, #0x1c]
700a441a: 9306         	str	r3, [sp, #0x18]
700a441c: 2000         	movs	r0, #0x0
700a441e: 9005         	str	r0, [sp, #0x14]
700a4420: 9806         	ldr	r0, [sp, #0x18]
700a4422: b920         	cbnz	r0, 0x700a442e <CSL_bcdmaChanOpCfgChan+0x1e> @ imm = #0x8
700a4424: e7ff         	b	0x700a4426 <CSL_bcdmaChanOpCfgChan+0x16> @ imm = #-0x2
700a4426: f06f 0001    	mvn	r0, #0x1
700a442a: 9005         	str	r0, [sp, #0x14]
700a442c: e137         	b	0x700a469e <CSL_bcdmaChanOpCfgChan+0x28e> @ imm = #0x26e
700a442e: 9808         	ldr	r0, [sp, #0x20]
700a4430: 9000         	str	r0, [sp]
700a4432: b148         	cbz	r0, 0x700a4448 <CSL_bcdmaChanOpCfgChan+0x38> @ imm = #0x12
700a4434: e7ff         	b	0x700a4436 <CSL_bcdmaChanOpCfgChan+0x26> @ imm = #-0x2
700a4436: 9800         	ldr	r0, [sp]
700a4438: 2801         	cmp	r0, #0x1
700a443a: d057         	beq	0x700a44ec <CSL_bcdmaChanOpCfgChan+0xdc> @ imm = #0xae
700a443c: e7ff         	b	0x700a443e <CSL_bcdmaChanOpCfgChan+0x2e> @ imm = #-0x2
700a443e: 9800         	ldr	r0, [sp]
700a4440: 2802         	cmp	r0, #0x2
700a4442: f000 80c1    	beq.w	0x700a45c8 <CSL_bcdmaChanOpCfgChan+0x1b8> @ imm = #0x182
700a4446: e125         	b	0x700a4694 <CSL_bcdmaChanOpCfgChan+0x284> @ imm = #0x24a
700a4448: 9806         	ldr	r0, [sp, #0x18]
700a444a: 9003         	str	r0, [sp, #0xc]
700a444c: 9803         	ldr	r0, [sp, #0xc]
700a444e: 6c40         	ldr	r0, [r0, #0x44]
700a4450: 2802         	cmp	r0, #0x2
700a4452: d80a         	bhi	0x700a446a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #0x14
700a4454: e7ff         	b	0x700a4456 <CSL_bcdmaChanOpCfgChan+0x46> @ imm = #-0x2
700a4456: 9803         	ldr	r0, [sp, #0xc]
700a4458: 6a00         	ldr	r0, [r0, #0x20]
700a445a: 2807         	cmp	r0, #0x7
700a445c: d805         	bhi	0x700a446a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #0xa
700a445e: e7ff         	b	0x700a4460 <CSL_bcdmaChanOpCfgChan+0x50> @ imm = #-0x2
700a4460: 9803         	ldr	r0, [sp, #0xc]
700a4462: 6ac0         	ldr	r0, [r0, #0x2c]
700a4464: 2804         	cmp	r0, #0x4
700a4466: d304         	blo	0x700a4472 <CSL_bcdmaChanOpCfgChan+0x62> @ imm = #0x8
700a4468: e7ff         	b	0x700a446a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #-0x2
700a446a: f06f 0002    	mvn	r0, #0x2
700a446e: 9005         	str	r0, [sp, #0x14]
700a4470: e03b         	b	0x700a44ea <CSL_bcdmaChanOpCfgChan+0xda> @ imm = #0x76
700a4472: 9809         	ldr	r0, [sp, #0x24]
700a4474: 6840         	ldr	r0, [r0, #0x4]
700a4476: 9907         	ldr	r1, [sp, #0x1c]
700a4478: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a447c: f011 fb50    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x116a0
700a4480: 9004         	str	r0, [sp, #0x10]
700a4482: 9804         	ldr	r0, [sp, #0x10]
700a4484: f020 4000    	bic	r0, r0, #0x80000000
700a4488: 9903         	ldr	r1, [sp, #0xc]
700a448a: 6809         	ldr	r1, [r1]
700a448c: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a4490: 9004         	str	r0, [sp, #0x10]
700a4492: 9804         	ldr	r0, [sp, #0x10]
700a4494: 9903         	ldr	r1, [sp, #0xc]
700a4496: 6c49         	ldr	r1, [r1, #0x44]
700a4498: f361 208b    	bfi	r0, r1, #10, #2
700a449c: 9004         	str	r0, [sp, #0x10]
700a449e: 9809         	ldr	r0, [sp, #0x24]
700a44a0: 6840         	ldr	r0, [r0, #0x4]
700a44a2: 9907         	ldr	r1, [sp, #0x1c]
700a44a4: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a44a8: 9904         	ldr	r1, [sp, #0x10]
700a44aa: f011 fab9    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x11572
700a44ae: 9803         	ldr	r0, [sp, #0xc]
700a44b0: 6a01         	ldr	r1, [r0, #0x20]
700a44b2: 6a80         	ldr	r0, [r0, #0x28]
700a44b4: f000 000f    	and	r0, r0, #0xf
700a44b8: f361 701e    	bfi	r0, r1, #28, #3
700a44bc: 9004         	str	r0, [sp, #0x10]
700a44be: 9809         	ldr	r0, [sp, #0x24]
700a44c0: 6840         	ldr	r0, [r0, #0x4]
700a44c2: 9907         	ldr	r1, [sp, #0x1c]
700a44c4: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a44c8: 3064         	adds	r0, #0x64
700a44ca: 9904         	ldr	r1, [sp, #0x10]
700a44cc: f011 faa8    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x11550
700a44d0: 9809         	ldr	r0, [sp, #0x24]
700a44d2: 6840         	ldr	r0, [r0, #0x4]
700a44d4: 9907         	ldr	r1, [sp, #0x1c]
700a44d6: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a44da: 3080         	adds	r0, #0x80
700a44dc: 9903         	ldr	r1, [sp, #0xc]
700a44de: 6ac9         	ldr	r1, [r1, #0x2c]
700a44e0: f001 0103    	and	r1, r1, #0x3
700a44e4: f011 fa9c    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x11538
700a44e8: e7ff         	b	0x700a44ea <CSL_bcdmaChanOpCfgChan+0xda> @ imm = #-0x2
700a44ea: e0d7         	b	0x700a469c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0x1ae
700a44ec: 9806         	ldr	r0, [sp, #0x18]
700a44ee: 9002         	str	r0, [sp, #0x8]
700a44f0: 9802         	ldr	r0, [sp, #0x8]
700a44f2: 6c40         	ldr	r0, [r0, #0x44]
700a44f4: 2801         	cmp	r0, #0x1
700a44f6: d80a         	bhi	0x700a450e <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #0x14
700a44f8: e7ff         	b	0x700a44fa <CSL_bcdmaChanOpCfgChan+0xea> @ imm = #-0x2
700a44fa: 9802         	ldr	r0, [sp, #0x8]
700a44fc: 6a00         	ldr	r0, [r0, #0x20]
700a44fe: 2807         	cmp	r0, #0x7
700a4500: d805         	bhi	0x700a450e <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #0xa
700a4502: e7ff         	b	0x700a4504 <CSL_bcdmaChanOpCfgChan+0xf4> @ imm = #-0x2
700a4504: 9802         	ldr	r0, [sp, #0x8]
700a4506: 6ac0         	ldr	r0, [r0, #0x2c]
700a4508: 2804         	cmp	r0, #0x4
700a450a: d304         	blo	0x700a4516 <CSL_bcdmaChanOpCfgChan+0x106> @ imm = #0x8
700a450c: e7ff         	b	0x700a450e <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #-0x2
700a450e: f06f 0002    	mvn	r0, #0x2
700a4512: 9005         	str	r0, [sp, #0x14]
700a4514: e057         	b	0x700a45c6 <CSL_bcdmaChanOpCfgChan+0x1b6> @ imm = #0xae
700a4516: 9809         	ldr	r0, [sp, #0x24]
700a4518: 68c0         	ldr	r0, [r0, #0xc]
700a451a: 9907         	ldr	r1, [sp, #0x1c]
700a451c: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a4520: f011 fafe    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x115fc
700a4524: 9004         	str	r0, [sp, #0x10]
700a4526: 9804         	ldr	r0, [sp, #0x10]
700a4528: f020 4000    	bic	r0, r0, #0x80000000
700a452c: 9902         	ldr	r1, [sp, #0x8]
700a452e: 6809         	ldr	r1, [r1]
700a4530: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a4534: 9004         	str	r0, [sp, #0x10]
700a4536: 9804         	ldr	r0, [sp, #0x10]
700a4538: 9902         	ldr	r1, [sp, #0x8]
700a453a: 6c49         	ldr	r1, [r1, #0x44]
700a453c: f361 208b    	bfi	r0, r1, #10, #2
700a4540: 9004         	str	r0, [sp, #0x10]
700a4542: 9804         	ldr	r0, [sp, #0x10]
700a4544: 9902         	ldr	r1, [sp, #0x8]
700a4546: 6c09         	ldr	r1, [r1, #0x40]
700a4548: f361 2049    	bfi	r0, r1, #9, #1
700a454c: 9004         	str	r0, [sp, #0x10]
700a454e: 9804         	ldr	r0, [sp, #0x10]
700a4550: f420 7080    	bic	r0, r0, #0x100
700a4554: 9902         	ldr	r1, [sp, #0x8]
700a4556: f891 103c    	ldrb.w	r1, [r1, #0x3c]
700a455a: f001 0101    	and	r1, r1, #0x1
700a455e: ea40 2001    	orr.w	r0, r0, r1, lsl #8
700a4562: 9004         	str	r0, [sp, #0x10]
700a4564: 9809         	ldr	r0, [sp, #0x24]
700a4566: 68c0         	ldr	r0, [r0, #0xc]
700a4568: 9907         	ldr	r1, [sp, #0x1c]
700a456a: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a456e: 9904         	ldr	r1, [sp, #0x10]
700a4570: f011 fa56    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x114ac
700a4574: 9802         	ldr	r0, [sp, #0x8]
700a4576: 6a01         	ldr	r1, [r0, #0x20]
700a4578: 6a80         	ldr	r0, [r0, #0x28]
700a457a: f000 000f    	and	r0, r0, #0xf
700a457e: f361 701e    	bfi	r0, r1, #28, #3
700a4582: 9004         	str	r0, [sp, #0x10]
700a4584: 9809         	ldr	r0, [sp, #0x24]
700a4586: 68c0         	ldr	r0, [r0, #0xc]
700a4588: 9907         	ldr	r1, [sp, #0x1c]
700a458a: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a458e: 3064         	adds	r0, #0x64
700a4590: 9904         	ldr	r1, [sp, #0x10]
700a4592: f011 fa45    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x1148a
700a4596: 9809         	ldr	r0, [sp, #0x24]
700a4598: 68c0         	ldr	r0, [r0, #0xc]
700a459a: 9907         	ldr	r1, [sp, #0x1c]
700a459c: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a45a0: 3068         	adds	r0, #0x68
700a45a2: 9902         	ldr	r1, [sp, #0x8]
700a45a4: f8b1 1048    	ldrh.w	r1, [r1, #0x48]
700a45a8: f011 fa3a    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x11474
700a45ac: 9809         	ldr	r0, [sp, #0x24]
700a45ae: 68c0         	ldr	r0, [r0, #0xc]
700a45b0: 9907         	ldr	r1, [sp, #0x1c]
700a45b2: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a45b6: 3080         	adds	r0, #0x80
700a45b8: 9902         	ldr	r1, [sp, #0x8]
700a45ba: 6ac9         	ldr	r1, [r1, #0x2c]
700a45bc: f001 0103    	and	r1, r1, #0x3
700a45c0: f011 fa2e    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x1145c
700a45c4: e7ff         	b	0x700a45c6 <CSL_bcdmaChanOpCfgChan+0x1b6> @ imm = #-0x2
700a45c6: e069         	b	0x700a469c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0xd2
700a45c8: 9806         	ldr	r0, [sp, #0x18]
700a45ca: 9001         	str	r0, [sp, #0x4]
700a45cc: 9801         	ldr	r0, [sp, #0x4]
700a45ce: 6bc0         	ldr	r0, [r0, #0x3c]
700a45d0: 2801         	cmp	r0, #0x1
700a45d2: d80a         	bhi	0x700a45ea <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #0x14
700a45d4: e7ff         	b	0x700a45d6 <CSL_bcdmaChanOpCfgChan+0x1c6> @ imm = #-0x2
700a45d6: 9801         	ldr	r0, [sp, #0x4]
700a45d8: 6980         	ldr	r0, [r0, #0x18]
700a45da: 2807         	cmp	r0, #0x7
700a45dc: d805         	bhi	0x700a45ea <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #0xa
700a45de: e7ff         	b	0x700a45e0 <CSL_bcdmaChanOpCfgChan+0x1d0> @ imm = #-0x2
700a45e0: 9801         	ldr	r0, [sp, #0x4]
700a45e2: 6b80         	ldr	r0, [r0, #0x38]
700a45e4: 2804         	cmp	r0, #0x4
700a45e6: d304         	blo	0x700a45f2 <CSL_bcdmaChanOpCfgChan+0x1e2> @ imm = #0x8
700a45e8: e7ff         	b	0x700a45ea <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #-0x2
700a45ea: f06f 0002    	mvn	r0, #0x2
700a45ee: 9005         	str	r0, [sp, #0x14]
700a45f0: e04f         	b	0x700a4692 <CSL_bcdmaChanOpCfgChan+0x282> @ imm = #0x9e
700a45f2: 9809         	ldr	r0, [sp, #0x24]
700a45f4: 6940         	ldr	r0, [r0, #0x14]
700a45f6: 9907         	ldr	r1, [sp, #0x1c]
700a45f8: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a45fc: f011 fa90    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x11520
700a4600: 9004         	str	r0, [sp, #0x10]
700a4602: 9804         	ldr	r0, [sp, #0x10]
700a4604: f020 4000    	bic	r0, r0, #0x80000000
700a4608: 9901         	ldr	r1, [sp, #0x4]
700a460a: 6809         	ldr	r1, [r1]
700a460c: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a4610: 9004         	str	r0, [sp, #0x10]
700a4612: 9804         	ldr	r0, [sp, #0x10]
700a4614: 9901         	ldr	r1, [sp, #0x4]
700a4616: 6bc9         	ldr	r1, [r1, #0x3c]
700a4618: f361 208b    	bfi	r0, r1, #10, #2
700a461c: 9004         	str	r0, [sp, #0x10]
700a461e: 9804         	ldr	r0, [sp, #0x10]
700a4620: f420 4080    	bic	r0, r0, #0x4000
700a4624: 9901         	ldr	r1, [sp, #0x4]
700a4626: f891 1035    	ldrb.w	r1, [r1, #0x35]
700a462a: f361 308e    	bfi	r0, r1, #14, #1
700a462e: 9004         	str	r0, [sp, #0x10]
700a4630: 9809         	ldr	r0, [sp, #0x24]
700a4632: 6940         	ldr	r0, [r0, #0x14]
700a4634: 9907         	ldr	r1, [sp, #0x1c]
700a4636: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a463a: 9904         	ldr	r1, [sp, #0x10]
700a463c: f011 f9f0    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x113e0
700a4640: 9801         	ldr	r0, [sp, #0x4]
700a4642: 6981         	ldr	r1, [r0, #0x18]
700a4644: 6a00         	ldr	r0, [r0, #0x20]
700a4646: f000 000f    	and	r0, r0, #0xf
700a464a: f361 701e    	bfi	r0, r1, #28, #3
700a464e: 9004         	str	r0, [sp, #0x10]
700a4650: 9809         	ldr	r0, [sp, #0x24]
700a4652: 6940         	ldr	r0, [r0, #0x14]
700a4654: 9907         	ldr	r1, [sp, #0x1c]
700a4656: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a465a: 3064         	adds	r0, #0x64
700a465c: 9904         	ldr	r1, [sp, #0x10]
700a465e: f011 f9df    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x113be
700a4662: 9809         	ldr	r0, [sp, #0x24]
700a4664: 6940         	ldr	r0, [r0, #0x14]
700a4666: 9907         	ldr	r1, [sp, #0x1c]
700a4668: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a466c: 3068         	adds	r0, #0x68
700a466e: 9901         	ldr	r1, [sp, #0x4]
700a4670: f8b1 1040    	ldrh.w	r1, [r1, #0x40]
700a4674: f011 f9d4    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x113a8
700a4678: 9809         	ldr	r0, [sp, #0x24]
700a467a: 6940         	ldr	r0, [r0, #0x14]
700a467c: 9907         	ldr	r1, [sp, #0x1c]
700a467e: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a4682: 3080         	adds	r0, #0x80
700a4684: 9901         	ldr	r1, [sp, #0x4]
700a4686: 6b89         	ldr	r1, [r1, #0x38]
700a4688: f001 0103    	and	r1, r1, #0x3
700a468c: f011 f9c8    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x11390
700a4690: e7ff         	b	0x700a4692 <CSL_bcdmaChanOpCfgChan+0x282> @ imm = #-0x2
700a4692: e003         	b	0x700a469c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0x6
700a4694: f06f 0001    	mvn	r0, #0x1
700a4698: 9005         	str	r0, [sp, #0x14]
700a469a: e7ff         	b	0x700a469c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #-0x2
700a469c: e7ff         	b	0x700a469e <CSL_bcdmaChanOpCfgChan+0x28e> @ imm = #-0x2
700a469e: 9805         	ldr	r0, [sp, #0x14]
700a46a0: b00a         	add	sp, #0x28
700a46a2: bd80         	pop	{r7, pc}
		...

700a46b0 <TimerP_setup>:
700a46b0: b510         	push	{r4, lr}
700a46b2: b096         	sub	sp, #0x58
700a46b4: 9015         	str	r0, [sp, #0x54]
700a46b6: 9114         	str	r1, [sp, #0x50]
700a46b8: 9815         	ldr	r0, [sp, #0x54]
700a46ba: 2800         	cmp	r0, #0x0
700a46bc: bf18         	it	ne
700a46be: 2001         	movne	r0, #0x1
700a46c0: f248 11c2    	movw	r1, #0x81c2
700a46c4: f2c7 010b    	movt	r1, #0x700b
700a46c8: 466a         	mov	r2, sp
700a46ca: 6011         	str	r1, [r2]
700a46cc: f647 215c    	movw	r1, #0x7a5c
700a46d0: f2c7 010b    	movt	r1, #0x700b
700a46d4: 9106         	str	r1, [sp, #0x18]
700a46d6: f248 12b5    	movw	r2, #0x81b5
700a46da: f2c7 020b    	movt	r2, #0x700b
700a46de: 9207         	str	r2, [sp, #0x1c]
700a46e0: 2342         	movs	r3, #0x42
700a46e2: f00c fdf5    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xcbea
700a46e6: 9906         	ldr	r1, [sp, #0x18]
700a46e8: 9a07         	ldr	r2, [sp, #0x1c]
700a46ea: 9814         	ldr	r0, [sp, #0x50]
700a46ec: 6800         	ldr	r0, [r0]
700a46ee: 2800         	cmp	r0, #0x0
700a46f0: bf18         	it	ne
700a46f2: 2001         	movne	r0, #0x1
700a46f4: f647 63ce    	movw	r3, #0x7ece
700a46f8: f2c7 030b    	movt	r3, #0x700b
700a46fc: 46ec         	mov	r12, sp
700a46fe: f8cc 3000    	str.w	r3, [r12]
700a4702: 2343         	movs	r3, #0x43
700a4704: f00c fde4    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xcbc8
700a4708: 9906         	ldr	r1, [sp, #0x18]
700a470a: 9a07         	ldr	r2, [sp, #0x1c]
700a470c: 9814         	ldr	r0, [sp, #0x50]
700a470e: 6840         	ldr	r0, [r0, #0x4]
700a4710: 2800         	cmp	r0, #0x0
700a4712: bf18         	it	ne
700a4714: 2001         	movne	r0, #0x1
700a4716: f647 73c4    	movw	r3, #0x7fc4
700a471a: f2c7 030b    	movt	r3, #0x700b
700a471e: 46ec         	mov	r12, sp
700a4720: f8cc 3000    	str.w	r3, [r12]
700a4724: 2344         	movs	r3, #0x44
700a4726: f00c fdd3    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xcba6
700a472a: 9814         	ldr	r0, [sp, #0x50]
700a472c: 6881         	ldr	r1, [r0, #0x8]
700a472e: 2001         	movs	r0, #0x1
700a4730: 9008         	str	r0, [sp, #0x20]
700a4732: b939         	cbnz	r1, 0x700a4744 <TimerP_setup+0x94> @ imm = #0xe
700a4734: e7ff         	b	0x700a4736 <TimerP_setup+0x86> @ imm = #-0x2
700a4736: 9814         	ldr	r0, [sp, #0x50]
700a4738: 68c0         	ldr	r0, [r0, #0xc]
700a473a: 2800         	cmp	r0, #0x0
700a473c: bf18         	it	ne
700a473e: 2001         	movne	r0, #0x1
700a4740: 9008         	str	r0, [sp, #0x20]
700a4742: e7ff         	b	0x700a4744 <TimerP_setup+0x94> @ imm = #-0x2
700a4744: 9808         	ldr	r0, [sp, #0x20]
700a4746: f000 0001    	and	r0, r0, #0x1
700a474a: f647 3100    	movw	r1, #0x7b00
700a474e: f2c7 010b    	movt	r1, #0x700b
700a4752: 466a         	mov	r2, sp
700a4754: 6011         	str	r1, [r2]
700a4756: f647 215c    	movw	r1, #0x7a5c
700a475a: f2c7 010b    	movt	r1, #0x700b
700a475e: 9103         	str	r1, [sp, #0xc]
700a4760: f248 12b5    	movw	r2, #0x81b5
700a4764: f2c7 020b    	movt	r2, #0x700b
700a4768: 9204         	str	r2, [sp, #0x10]
700a476a: 2345         	movs	r3, #0x45
700a476c: f00c fdb0    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xcb60
700a4770: 9903         	ldr	r1, [sp, #0xc]
700a4772: 9a04         	ldr	r2, [sp, #0x10]
700a4774: 9814         	ldr	r0, [sp, #0x50]
700a4776: 6803         	ldr	r3, [r0]
700a4778: 2000         	movs	r0, #0x0
700a477a: 9005         	str	r0, [sp, #0x14]
700a477c: f5b3 7f80    	cmp.w	r3, #0x100
700a4780: bf98         	it	ls
700a4782: 2001         	movls	r0, #0x1
700a4784: f647 6354    	movw	r3, #0x7e54
700a4788: f2c7 030b    	movt	r3, #0x700b
700a478c: 46ec         	mov	r12, sp
700a478e: f8cc 3000    	str.w	r3, [r12]
700a4792: 2347         	movs	r3, #0x47
700a4794: f00c fd9c    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xcb38
700a4798: 9903         	ldr	r1, [sp, #0xc]
700a479a: 9a04         	ldr	r2, [sp, #0x10]
700a479c: 9814         	ldr	r0, [sp, #0x50]
700a479e: 6803         	ldr	r3, [r0]
700a47a0: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700a47a4: fbbc f0f3    	udiv	r0, r12, r3
700a47a8: fb00 c013    	mls	r0, r0, r3, r12
700a47ac: fab0 f080    	clz	r0, r0
700a47b0: 0940         	lsrs	r0, r0, #0x5
700a47b2: f647 33e7    	movw	r3, #0x7be7
700a47b6: f2c7 030b    	movt	r3, #0x700b
700a47ba: 46ec         	mov	r12, sp
700a47bc: f8cc 3000    	str.w	r3, [r12]
700a47c0: 2349         	movs	r3, #0x49
700a47c2: f00c fd85    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xcb0a
700a47c6: 9815         	ldr	r0, [sp, #0x54]
700a47c8: f010 ff82    	bl	0x700b56d0 <TimerP_stop> @ imm = #0x10f04
700a47cc: 9815         	ldr	r0, [sp, #0x54]
700a47ce: f010 faa7    	bl	0x700b4d20 <TimerP_clearOverflowInt> @ imm = #0x1054e
700a47d2: 9905         	ldr	r1, [sp, #0x14]
700a47d4: 9814         	ldr	r0, [sp, #0x50]
700a47d6: 68c0         	ldr	r0, [r0, #0xc]
700a47d8: 910f         	str	r1, [sp, #0x3c]
700a47da: 900e         	str	r0, [sp, #0x38]
700a47dc: 980e         	ldr	r0, [sp, #0x38]
700a47de: 990f         	ldr	r1, [sp, #0x3c]
700a47e0: 4308         	orrs	r0, r1
700a47e2: b948         	cbnz	r0, 0x700a47f8 <TimerP_setup+0x148> @ imm = #0x12
700a47e4: e7ff         	b	0x700a47e6 <TimerP_setup+0x136> @ imm = #-0x2
700a47e6: 9814         	ldr	r0, [sp, #0x50]
700a47e8: 6880         	ldr	r0, [r0, #0x8]
700a47ea: f44f 717a    	mov.w	r1, #0x3e8
700a47ee: fba0 0101    	umull	r0, r1, r0, r1
700a47f2: 910f         	str	r1, [sp, #0x3c]
700a47f4: 900e         	str	r0, [sp, #0x38]
700a47f6: e7ff         	b	0x700a47f8 <TimerP_setup+0x148> @ imm = #-0x2
700a47f8: 9814         	ldr	r0, [sp, #0x50]
700a47fa: 6802         	ldr	r2, [r0]
700a47fc: 6840         	ldr	r0, [r0, #0x4]
700a47fe: 2300         	movs	r3, #0x0
700a4800: 9302         	str	r3, [sp, #0x8]
700a4802: 4619         	mov	r1, r3
700a4804: f010 ecc6    	blx	0x700b5194 <__aeabi_uldivmod> @ imm = #0x1098c
700a4808: 9b02         	ldr	r3, [sp, #0x8]
700a480a: 910d         	str	r1, [sp, #0x34]
700a480c: 900c         	str	r0, [sp, #0x30]
700a480e: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a4812: 990d         	ldr	r1, [sp, #0x34]
700a4814: 9a0e         	ldr	r2, [sp, #0x38]
700a4816: f8dd e03c    	ldr.w	lr, [sp, #0x3c]
700a481a: fbac 0402    	umull	r0, r4, r12, r2
700a481e: fb0c 4c0e    	mla	r12, r12, lr, r4
700a4822: fb01 c102    	mla	r1, r1, r2, r12
700a4826: f64c 2200    	movw	r2, #0xca00
700a482a: f6c3 329a    	movt	r2, #0x3b9a
700a482e: f010 ecb2    	blx	0x700b5194 <__aeabi_uldivmod> @ imm = #0x10964
700a4832: 4602         	mov	r2, r0
700a4834: 9802         	ldr	r0, [sp, #0x8]
700a4836: 9201         	str	r2, [sp, #0x4]
700a4838: 460a         	mov	r2, r1
700a483a: 9901         	ldr	r1, [sp, #0x4]
700a483c: 920b         	str	r2, [sp, #0x2c]
700a483e: 910a         	str	r1, [sp, #0x28]
700a4840: 9a0a         	ldr	r2, [sp, #0x28]
700a4842: 990b         	ldr	r1, [sp, #0x2c]
700a4844: f1b2 32ff    	subs.w	r2, r2, #0xffffffff
700a4848: f171 0100    	sbcs	r1, r1, #0x0
700a484c: bf38         	it	lo
700a484e: 2001         	movlo	r0, #0x1
700a4850: f647 71aa    	movw	r1, #0x7faa
700a4854: f2c7 010b    	movt	r1, #0x700b
700a4858: 466a         	mov	r2, sp
700a485a: 6011         	str	r1, [r2]
700a485c: f647 215c    	movw	r1, #0x7a5c
700a4860: f2c7 010b    	movt	r1, #0x700b
700a4864: f248 12b5    	movw	r2, #0x81b5
700a4868: f2c7 020b    	movt	r2, #0x700b
700a486c: 2359         	movs	r3, #0x59
700a486e: f00c fd2f    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xca5e
700a4872: 9802         	ldr	r0, [sp, #0x8]
700a4874: 990a         	ldr	r1, [sp, #0x28]
700a4876: 4249         	rsbs	r1, r1, #0
700a4878: 9111         	str	r1, [sp, #0x44]
700a487a: 9010         	str	r0, [sp, #0x40]
700a487c: 9012         	str	r0, [sp, #0x48]
700a487e: 9814         	ldr	r0, [sp, #0x50]
700a4880: 6800         	ldr	r0, [r0]
700a4882: 2802         	cmp	r0, #0x2
700a4884: d320         	blo	0x700a48c8 <TimerP_setup+0x218> @ imm = #0x40
700a4886: e7ff         	b	0x700a4888 <TimerP_setup+0x1d8> @ imm = #-0x2
700a4888: 2008         	movs	r0, #0x8
700a488a: 9009         	str	r0, [sp, #0x24]
700a488c: e7ff         	b	0x700a488e <TimerP_setup+0x1de> @ imm = #-0x2
700a488e: 9809         	ldr	r0, [sp, #0x24]
700a4890: b168         	cbz	r0, 0x700a48ae <TimerP_setup+0x1fe> @ imm = #0x1a
700a4892: e7ff         	b	0x700a4894 <TimerP_setup+0x1e4> @ imm = #-0x2
700a4894: 9814         	ldr	r0, [sp, #0x50]
700a4896: 6800         	ldr	r0, [r0]
700a4898: 9909         	ldr	r1, [sp, #0x24]
700a489a: 40c8         	lsrs	r0, r1
700a489c: 07c0         	lsls	r0, r0, #0x1f
700a489e: b108         	cbz	r0, 0x700a48a4 <TimerP_setup+0x1f4> @ imm = #0x2
700a48a0: e7ff         	b	0x700a48a2 <TimerP_setup+0x1f2> @ imm = #-0x2
700a48a2: e004         	b	0x700a48ae <TimerP_setup+0x1fe> @ imm = #0x8
700a48a4: e7ff         	b	0x700a48a6 <TimerP_setup+0x1f6> @ imm = #-0x2
700a48a6: 9809         	ldr	r0, [sp, #0x24]
700a48a8: 3801         	subs	r0, #0x1
700a48aa: 9009         	str	r0, [sp, #0x24]
700a48ac: e7ef         	b	0x700a488e <TimerP_setup+0x1de> @ imm = #-0x22
700a48ae: 9812         	ldr	r0, [sp, #0x48]
700a48b0: f040 0020    	orr	r0, r0, #0x20
700a48b4: 9012         	str	r0, [sp, #0x48]
700a48b6: 9809         	ldr	r0, [sp, #0x24]
700a48b8: 3801         	subs	r0, #0x1
700a48ba: f000 0107    	and	r1, r0, #0x7
700a48be: 9812         	ldr	r0, [sp, #0x48]
700a48c0: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700a48c4: 9012         	str	r0, [sp, #0x48]
700a48c6: e7ff         	b	0x700a48c8 <TimerP_setup+0x218> @ imm = #-0x2
700a48c8: 9814         	ldr	r0, [sp, #0x50]
700a48ca: 6900         	ldr	r0, [r0, #0x10]
700a48cc: b938         	cbnz	r0, 0x700a48de <TimerP_setup+0x22e> @ imm = #0xe
700a48ce: e7ff         	b	0x700a48d0 <TimerP_setup+0x220> @ imm = #-0x2
700a48d0: 9812         	ldr	r0, [sp, #0x48]
700a48d2: f040 0002    	orr	r0, r0, #0x2
700a48d6: 9012         	str	r0, [sp, #0x48]
700a48d8: 9811         	ldr	r0, [sp, #0x44]
700a48da: 9010         	str	r0, [sp, #0x40]
700a48dc: e7ff         	b	0x700a48de <TimerP_setup+0x22e> @ imm = #-0x2
700a48de: 9815         	ldr	r0, [sp, #0x54]
700a48e0: 3038         	adds	r0, #0x38
700a48e2: 9013         	str	r0, [sp, #0x4c]
700a48e4: 9812         	ldr	r0, [sp, #0x48]
700a48e6: 9913         	ldr	r1, [sp, #0x4c]
700a48e8: 6008         	str	r0, [r1]
700a48ea: 9815         	ldr	r0, [sp, #0x54]
700a48ec: 303c         	adds	r0, #0x3c
700a48ee: 9013         	str	r0, [sp, #0x4c]
700a48f0: 9811         	ldr	r0, [sp, #0x44]
700a48f2: 9913         	ldr	r1, [sp, #0x4c]
700a48f4: 6008         	str	r0, [r1]
700a48f6: 9815         	ldr	r0, [sp, #0x54]
700a48f8: 3040         	adds	r0, #0x40
700a48fa: 9013         	str	r0, [sp, #0x4c]
700a48fc: 9810         	ldr	r0, [sp, #0x40]
700a48fe: 9913         	ldr	r1, [sp, #0x4c]
700a4900: 6008         	str	r0, [r1]
700a4902: 9814         	ldr	r0, [sp, #0x50]
700a4904: 6940         	ldr	r0, [r0, #0x14]
700a4906: b138         	cbz	r0, 0x700a4918 <TimerP_setup+0x268> @ imm = #0xe
700a4908: e7ff         	b	0x700a490a <TimerP_setup+0x25a> @ imm = #-0x2
700a490a: 9815         	ldr	r0, [sp, #0x54]
700a490c: 302c         	adds	r0, #0x2c
700a490e: 9013         	str	r0, [sp, #0x4c]
700a4910: 9913         	ldr	r1, [sp, #0x4c]
700a4912: 2002         	movs	r0, #0x2
700a4914: 6008         	str	r0, [r1]
700a4916: e006         	b	0x700a4926 <TimerP_setup+0x276> @ imm = #0xc
700a4918: 9815         	ldr	r0, [sp, #0x54]
700a491a: 3030         	adds	r0, #0x30
700a491c: 9013         	str	r0, [sp, #0x4c]
700a491e: 9913         	ldr	r1, [sp, #0x4c]
700a4920: 2002         	movs	r0, #0x2
700a4922: 6008         	str	r0, [r1]
700a4924: e7ff         	b	0x700a4926 <TimerP_setup+0x276> @ imm = #-0x2
700a4926: b016         	add	sp, #0x58
700a4928: bd10         	pop	{r4, pc}
700a492a: 0000         	movs	r0, r0
700a492c: 0000         	movs	r0, r0
700a492e: 0000         	movs	r0, r0

700a4930 <_tx_timer_expiration_process>:
700a4930: b580         	push	{r7, lr}
700a4932: b08c         	sub	sp, #0x30
700a4934: 2000         	movs	r0, #0x0
700a4936: 9001         	str	r0, [sp, #0x4]
700a4938: f7fe ee2c    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x13a8
700a493c: 900b         	str	r0, [sp, #0x2c]
700a493e: f64a 501c    	movw	r0, #0xad1c
700a4942: f2c7 0008    	movt	r0, #0x7008
700a4946: 6800         	ldr	r0, [r0]
700a4948: 2800         	cmp	r0, #0x0
700a494a: f040 8120    	bne.w	0x700a4b8e <_tx_timer_expiration_process+0x25e> @ imm = #0x240
700a494e: e7ff         	b	0x700a4950 <_tx_timer_expiration_process+0x20> @ imm = #-0x2
700a4950: f64a 5008    	movw	r0, #0xad08
700a4954: f2c7 0008    	movt	r0, #0x7008
700a4958: 6800         	ldr	r0, [r0]
700a495a: 2800         	cmp	r0, #0x0
700a495c: f000 8116    	beq.w	0x700a4b8c <_tx_timer_expiration_process+0x25c> @ imm = #0x22c
700a4960: e7ff         	b	0x700a4962 <_tx_timer_expiration_process+0x32> @ imm = #-0x2
700a4962: f64a 511c    	movw	r1, #0xad1c
700a4966: f2c7 0108    	movt	r1, #0x7008
700a496a: 2001         	movs	r0, #0x1
700a496c: 6008         	str	r0, [r1]
700a496e: e7ff         	b	0x700a4970 <_tx_timer_expiration_process+0x40> @ imm = #-0x2
700a4970: f64a 5004    	movw	r0, #0xad04
700a4974: f2c7 0008    	movt	r0, #0x7008
700a4978: 6800         	ldr	r0, [r0]
700a497a: 6800         	ldr	r0, [r0]
700a497c: 900a         	str	r0, [sp, #0x28]
700a497e: 980a         	ldr	r0, [sp, #0x28]
700a4980: b120         	cbz	r0, 0x700a498c <_tx_timer_expiration_process+0x5c> @ imm = #0x8
700a4982: e7ff         	b	0x700a4984 <_tx_timer_expiration_process+0x54> @ imm = #-0x2
700a4984: 990a         	ldr	r1, [sp, #0x28]
700a4986: a80a         	add	r0, sp, #0x28
700a4988: 6188         	str	r0, [r1, #0x18]
700a498a: e7ff         	b	0x700a498c <_tx_timer_expiration_process+0x5c> @ imm = #-0x2
700a498c: f64a 5004    	movw	r0, #0xad04
700a4990: f2c7 0008    	movt	r0, #0x7008
700a4994: 6802         	ldr	r2, [r0]
700a4996: 2100         	movs	r1, #0x0
700a4998: 6011         	str	r1, [r2]
700a499a: 6801         	ldr	r1, [r0]
700a499c: 3104         	adds	r1, #0x4
700a499e: 6001         	str	r1, [r0]
700a49a0: 6800         	ldr	r0, [r0]
700a49a2: f64a 5114    	movw	r1, #0xad14
700a49a6: f2c7 0108    	movt	r1, #0x7008
700a49aa: 6809         	ldr	r1, [r1]
700a49ac: 4288         	cmp	r0, r1
700a49ae: d10b         	bne	0x700a49c8 <_tx_timer_expiration_process+0x98> @ imm = #0x16
700a49b0: e7ff         	b	0x700a49b2 <_tx_timer_expiration_process+0x82> @ imm = #-0x2
700a49b2: f64a 5018    	movw	r0, #0xad18
700a49b6: f2c7 0008    	movt	r0, #0x7008
700a49ba: 6800         	ldr	r0, [r0]
700a49bc: f64a 5104    	movw	r1, #0xad04
700a49c0: f2c7 0108    	movt	r1, #0x7008
700a49c4: 6008         	str	r0, [r1]
700a49c6: e7ff         	b	0x700a49c8 <_tx_timer_expiration_process+0x98> @ imm = #-0x2
700a49c8: f64a 5108    	movw	r1, #0xad08
700a49cc: f2c7 0108    	movt	r1, #0x7008
700a49d0: 2000         	movs	r0, #0x0
700a49d2: 6008         	str	r0, [r1]
700a49d4: 980b         	ldr	r0, [sp, #0x2c]
700a49d6: f7fd ef58    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x2150
700a49da: f7fe eddc    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x1448
700a49de: 900b         	str	r0, [sp, #0x2c]
700a49e0: e7ff         	b	0x700a49e2 <_tx_timer_expiration_process+0xb2> @ imm = #-0x2
700a49e2: 980a         	ldr	r0, [sp, #0x28]
700a49e4: 2800         	cmp	r0, #0x0
700a49e6: f000 80c0    	beq.w	0x700a4b6a <_tx_timer_expiration_process+0x23a> @ imm = #0x180
700a49ea: e7ff         	b	0x700a49ec <_tx_timer_expiration_process+0xbc> @ imm = #-0x2
700a49ec: 980a         	ldr	r0, [sp, #0x28]
700a49ee: 9003         	str	r0, [sp, #0xc]
700a49f0: 980a         	ldr	r0, [sp, #0x28]
700a49f2: 6900         	ldr	r0, [r0, #0x10]
700a49f4: 9008         	str	r0, [sp, #0x20]
700a49f6: 2000         	movs	r0, #0x0
700a49f8: 9009         	str	r0, [sp, #0x24]
700a49fa: 9803         	ldr	r0, [sp, #0xc]
700a49fc: 9908         	ldr	r1, [sp, #0x20]
700a49fe: 4288         	cmp	r0, r1
700a4a00: d103         	bne	0x700a4a0a <_tx_timer_expiration_process+0xda> @ imm = #0x6
700a4a02: e7ff         	b	0x700a4a04 <_tx_timer_expiration_process+0xd4> @ imm = #-0x2
700a4a04: 2000         	movs	r0, #0x0
700a4a06: 900a         	str	r0, [sp, #0x28]
700a4a08: e00e         	b	0x700a4a28 <_tx_timer_expiration_process+0xf8> @ imm = #0x1c
700a4a0a: 9803         	ldr	r0, [sp, #0xc]
700a4a0c: 6940         	ldr	r0, [r0, #0x14]
700a4a0e: 9007         	str	r0, [sp, #0x1c]
700a4a10: 9807         	ldr	r0, [sp, #0x1c]
700a4a12: 9908         	ldr	r1, [sp, #0x20]
700a4a14: 6148         	str	r0, [r1, #0x14]
700a4a16: 9808         	ldr	r0, [sp, #0x20]
700a4a18: 9907         	ldr	r1, [sp, #0x1c]
700a4a1a: 6108         	str	r0, [r1, #0x10]
700a4a1c: 9908         	ldr	r1, [sp, #0x20]
700a4a1e: a80a         	add	r0, sp, #0x28
700a4a20: 6188         	str	r0, [r1, #0x18]
700a4a22: 9808         	ldr	r0, [sp, #0x20]
700a4a24: 900a         	str	r0, [sp, #0x28]
700a4a26: e7ff         	b	0x700a4a28 <_tx_timer_expiration_process+0xf8> @ imm = #-0x2
700a4a28: 9803         	ldr	r0, [sp, #0xc]
700a4a2a: 6800         	ldr	r0, [r0]
700a4a2c: 2821         	cmp	r0, #0x21
700a4a2e: d30e         	blo	0x700a4a4e <_tx_timer_expiration_process+0x11e> @ imm = #0x1c
700a4a30: e7ff         	b	0x700a4a32 <_tx_timer_expiration_process+0x102> @ imm = #-0x2
700a4a32: 9903         	ldr	r1, [sp, #0xc]
700a4a34: 6808         	ldr	r0, [r1]
700a4a36: 3820         	subs	r0, #0x20
700a4a38: 6008         	str	r0, [r1]
700a4a3a: 2000         	movs	r0, #0x0
700a4a3c: 9002         	str	r0, [sp, #0x8]
700a4a3e: 9903         	ldr	r1, [sp, #0xc]
700a4a40: a809         	add	r0, sp, #0x24
700a4a42: 6188         	str	r0, [r1, #0x18]
700a4a44: 9803         	ldr	r0, [sp, #0xc]
700a4a46: 6100         	str	r0, [r0, #0x10]
700a4a48: 9803         	ldr	r0, [sp, #0xc]
700a4a4a: 9009         	str	r0, [sp, #0x24]
700a4a4c: e019         	b	0x700a4a82 <_tx_timer_expiration_process+0x152> @ imm = #0x32
700a4a4e: 9803         	ldr	r0, [sp, #0xc]
700a4a50: 6880         	ldr	r0, [r0, #0x8]
700a4a52: 9002         	str	r0, [sp, #0x8]
700a4a54: 9803         	ldr	r0, [sp, #0xc]
700a4a56: 68c0         	ldr	r0, [r0, #0xc]
700a4a58: 9001         	str	r0, [sp, #0x4]
700a4a5a: 9903         	ldr	r1, [sp, #0xc]
700a4a5c: 6848         	ldr	r0, [r1, #0x4]
700a4a5e: 6008         	str	r0, [r1]
700a4a60: 9803         	ldr	r0, [sp, #0xc]
700a4a62: 6800         	ldr	r0, [r0]
700a4a64: b140         	cbz	r0, 0x700a4a78 <_tx_timer_expiration_process+0x148> @ imm = #0x10
700a4a66: e7ff         	b	0x700a4a68 <_tx_timer_expiration_process+0x138> @ imm = #-0x2
700a4a68: 9903         	ldr	r1, [sp, #0xc]
700a4a6a: a809         	add	r0, sp, #0x24
700a4a6c: 6188         	str	r0, [r1, #0x18]
700a4a6e: 9803         	ldr	r0, [sp, #0xc]
700a4a70: 6100         	str	r0, [r0, #0x10]
700a4a72: 9803         	ldr	r0, [sp, #0xc]
700a4a74: 9009         	str	r0, [sp, #0x24]
700a4a76: e003         	b	0x700a4a80 <_tx_timer_expiration_process+0x150> @ imm = #0x6
700a4a78: 9903         	ldr	r1, [sp, #0xc]
700a4a7a: 2000         	movs	r0, #0x0
700a4a7c: 6188         	str	r0, [r1, #0x18]
700a4a7e: e7ff         	b	0x700a4a80 <_tx_timer_expiration_process+0x150> @ imm = #-0x2
700a4a80: e7ff         	b	0x700a4a82 <_tx_timer_expiration_process+0x152> @ imm = #-0x2
700a4a82: 9803         	ldr	r0, [sp, #0xc]
700a4a84: f64a 5110    	movw	r1, #0xad10
700a4a88: f2c7 0108    	movt	r1, #0x7008
700a4a8c: 6008         	str	r0, [r1]
700a4a8e: 980b         	ldr	r0, [sp, #0x2c]
700a4a90: f7fd eefa    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x220c
700a4a94: 9802         	ldr	r0, [sp, #0x8]
700a4a96: b120         	cbz	r0, 0x700a4aa2 <_tx_timer_expiration_process+0x172> @ imm = #0x8
700a4a98: e7ff         	b	0x700a4a9a <_tx_timer_expiration_process+0x16a> @ imm = #-0x2
700a4a9a: 9902         	ldr	r1, [sp, #0x8]
700a4a9c: 9801         	ldr	r0, [sp, #0x4]
700a4a9e: 4788         	blx	r1
700a4aa0: e7ff         	b	0x700a4aa2 <_tx_timer_expiration_process+0x172> @ imm = #-0x2
700a4aa2: f7fe ed78    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x1510
700a4aa6: 900b         	str	r0, [sp, #0x2c]
700a4aa8: f64a 5110    	movw	r1, #0xad10
700a4aac: f2c7 0108    	movt	r1, #0x7008
700a4ab0: 2000         	movs	r0, #0x0
700a4ab2: 6008         	str	r0, [r1]
700a4ab4: 9809         	ldr	r0, [sp, #0x24]
700a4ab6: 9903         	ldr	r1, [sp, #0xc]
700a4ab8: 4288         	cmp	r0, r1
700a4aba: d155         	bne	0x700a4b68 <_tx_timer_expiration_process+0x238> @ imm = #0xaa
700a4abc: e7ff         	b	0x700a4abe <_tx_timer_expiration_process+0x18e> @ imm = #-0x2
700a4abe: 9803         	ldr	r0, [sp, #0xc]
700a4ac0: 6800         	ldr	r0, [r0]
700a4ac2: 2821         	cmp	r0, #0x21
700a4ac4: d303         	blo	0x700a4ace <_tx_timer_expiration_process+0x19e> @ imm = #0x6
700a4ac6: e7ff         	b	0x700a4ac8 <_tx_timer_expiration_process+0x198> @ imm = #-0x2
700a4ac8: 201f         	movs	r0, #0x1f
700a4aca: 9005         	str	r0, [sp, #0x14]
700a4acc: e004         	b	0x700a4ad8 <_tx_timer_expiration_process+0x1a8> @ imm = #0x8
700a4ace: 9803         	ldr	r0, [sp, #0xc]
700a4ad0: 6800         	ldr	r0, [r0]
700a4ad2: 3801         	subs	r0, #0x1
700a4ad4: 9005         	str	r0, [sp, #0x14]
700a4ad6: e7ff         	b	0x700a4ad8 <_tx_timer_expiration_process+0x1a8> @ imm = #-0x2
700a4ad8: f64a 5004    	movw	r0, #0xad04
700a4adc: f2c7 0008    	movt	r0, #0x7008
700a4ae0: 6800         	ldr	r0, [r0]
700a4ae2: 9905         	ldr	r1, [sp, #0x14]
700a4ae4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a4ae8: 9006         	str	r0, [sp, #0x18]
700a4aea: 9806         	ldr	r0, [sp, #0x18]
700a4aec: f64a 5114    	movw	r1, #0xad14
700a4af0: f2c7 0108    	movt	r1, #0x7008
700a4af4: 6809         	ldr	r1, [r1]
700a4af6: 4288         	cmp	r0, r1
700a4af8: d313         	blo	0x700a4b22 <_tx_timer_expiration_process+0x1f2> @ imm = #0x26
700a4afa: e7ff         	b	0x700a4afc <_tx_timer_expiration_process+0x1cc> @ imm = #-0x2
700a4afc: 9806         	ldr	r0, [sp, #0x18]
700a4afe: f64a 5114    	movw	r1, #0xad14
700a4b02: f2c7 0108    	movt	r1, #0x7008
700a4b06: 6809         	ldr	r1, [r1]
700a4b08: 1a40         	subs	r0, r0, r1
700a4b0a: 1080         	asrs	r0, r0, #0x2
700a4b0c: 9004         	str	r0, [sp, #0x10]
700a4b0e: f64a 5018    	movw	r0, #0xad18
700a4b12: f2c7 0008    	movt	r0, #0x7008
700a4b16: 6800         	ldr	r0, [r0]
700a4b18: 9904         	ldr	r1, [sp, #0x10]
700a4b1a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a4b1e: 9006         	str	r0, [sp, #0x18]
700a4b20: e7ff         	b	0x700a4b22 <_tx_timer_expiration_process+0x1f2> @ imm = #-0x2
700a4b22: 9806         	ldr	r0, [sp, #0x18]
700a4b24: 6800         	ldr	r0, [r0]
700a4b26: b940         	cbnz	r0, 0x700a4b3a <_tx_timer_expiration_process+0x20a> @ imm = #0x10
700a4b28: e7ff         	b	0x700a4b2a <_tx_timer_expiration_process+0x1fa> @ imm = #-0x2
700a4b2a: 9803         	ldr	r0, [sp, #0xc]
700a4b2c: 6100         	str	r0, [r0, #0x10]
700a4b2e: 9803         	ldr	r0, [sp, #0xc]
700a4b30: 6140         	str	r0, [r0, #0x14]
700a4b32: 9803         	ldr	r0, [sp, #0xc]
700a4b34: 9906         	ldr	r1, [sp, #0x18]
700a4b36: 6008         	str	r0, [r1]
700a4b38: e012         	b	0x700a4b60 <_tx_timer_expiration_process+0x230> @ imm = #0x24
700a4b3a: 9806         	ldr	r0, [sp, #0x18]
700a4b3c: 6800         	ldr	r0, [r0]
700a4b3e: 9008         	str	r0, [sp, #0x20]
700a4b40: 9808         	ldr	r0, [sp, #0x20]
700a4b42: 6940         	ldr	r0, [r0, #0x14]
700a4b44: 9007         	str	r0, [sp, #0x1c]
700a4b46: 9803         	ldr	r0, [sp, #0xc]
700a4b48: 9907         	ldr	r1, [sp, #0x1c]
700a4b4a: 6108         	str	r0, [r1, #0x10]
700a4b4c: 9803         	ldr	r0, [sp, #0xc]
700a4b4e: 9908         	ldr	r1, [sp, #0x20]
700a4b50: 6148         	str	r0, [r1, #0x14]
700a4b52: 9808         	ldr	r0, [sp, #0x20]
700a4b54: 9903         	ldr	r1, [sp, #0xc]
700a4b56: 6108         	str	r0, [r1, #0x10]
700a4b58: 9807         	ldr	r0, [sp, #0x1c]
700a4b5a: 9903         	ldr	r1, [sp, #0xc]
700a4b5c: 6148         	str	r0, [r1, #0x14]
700a4b5e: e7ff         	b	0x700a4b60 <_tx_timer_expiration_process+0x230> @ imm = #-0x2
700a4b60: 9806         	ldr	r0, [sp, #0x18]
700a4b62: 9903         	ldr	r1, [sp, #0xc]
700a4b64: 6188         	str	r0, [r1, #0x18]
700a4b66: e7ff         	b	0x700a4b68 <_tx_timer_expiration_process+0x238> @ imm = #-0x2
700a4b68: e73b         	b	0x700a49e2 <_tx_timer_expiration_process+0xb2> @ imm = #-0x18a
700a4b6a: e7ff         	b	0x700a4b6c <_tx_timer_expiration_process+0x23c> @ imm = #-0x2
700a4b6c: f64a 5008    	movw	r0, #0xad08
700a4b70: f2c7 0008    	movt	r0, #0x7008
700a4b74: 6800         	ldr	r0, [r0]
700a4b76: 2800         	cmp	r0, #0x0
700a4b78: f47f aefa    	bne.w	0x700a4970 <_tx_timer_expiration_process+0x40> @ imm = #-0x20c
700a4b7c: e7ff         	b	0x700a4b7e <_tx_timer_expiration_process+0x24e> @ imm = #-0x2
700a4b7e: f64a 511c    	movw	r1, #0xad1c
700a4b82: f2c7 0108    	movt	r1, #0x7008
700a4b86: 2000         	movs	r0, #0x0
700a4b88: 6008         	str	r0, [r1]
700a4b8a: e7ff         	b	0x700a4b8c <_tx_timer_expiration_process+0x25c> @ imm = #-0x2
700a4b8c: e7ff         	b	0x700a4b8e <_tx_timer_expiration_process+0x25e> @ imm = #-0x2
700a4b8e: 980b         	ldr	r0, [sp, #0x2c]
700a4b90: f7fd ee7a    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x230c
700a4b94: b00c         	add	sp, #0x30
700a4b96: bd80         	pop	{r7, pc}
		...

700a4ba0 <Udma_chConfigRx>:
700a4ba0: b580         	push	{r7, lr}
700a4ba2: b09c         	sub	sp, #0x70
700a4ba4: 901b         	str	r0, [sp, #0x6c]
700a4ba6: 911a         	str	r1, [sp, #0x68]
700a4ba8: 2000         	movs	r0, #0x0
700a4baa: 9019         	str	r0, [sp, #0x64]
700a4bac: 981b         	ldr	r0, [sp, #0x6c]
700a4bae: 9017         	str	r0, [sp, #0x5c]
700a4bb0: 9817         	ldr	r0, [sp, #0x5c]
700a4bb2: b188         	cbz	r0, 0x700a4bd8 <Udma_chConfigRx+0x38> @ imm = #0x22
700a4bb4: e7ff         	b	0x700a4bb6 <Udma_chConfigRx+0x16> @ imm = #-0x2
700a4bb6: 9817         	ldr	r0, [sp, #0x5c]
700a4bb8: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a4bbc: f64a 31cd    	movw	r1, #0xabcd
700a4bc0: f6ca 31dc    	movt	r1, #0xabdc
700a4bc4: 4288         	cmp	r0, r1
700a4bc6: d107         	bne	0x700a4bd8 <Udma_chConfigRx+0x38> @ imm = #0xe
700a4bc8: e7ff         	b	0x700a4bca <Udma_chConfigRx+0x2a> @ imm = #-0x2
700a4bca: 9817         	ldr	r0, [sp, #0x5c]
700a4bcc: 6800         	ldr	r0, [r0]
700a4bce: f000 0002    	and	r0, r0, #0x2
700a4bd2: 2802         	cmp	r0, #0x2
700a4bd4: d004         	beq	0x700a4be0 <Udma_chConfigRx+0x40> @ imm = #0x8
700a4bd6: e7ff         	b	0x700a4bd8 <Udma_chConfigRx+0x38> @ imm = #-0x2
700a4bd8: f06f 0001    	mvn	r0, #0x1
700a4bdc: 9019         	str	r0, [sp, #0x64]
700a4bde: e7ff         	b	0x700a4be0 <Udma_chConfigRx+0x40> @ imm = #-0x2
700a4be0: 9819         	ldr	r0, [sp, #0x64]
700a4be2: b9a8         	cbnz	r0, 0x700a4c10 <Udma_chConfigRx+0x70> @ imm = #0x2a
700a4be4: e7ff         	b	0x700a4be6 <Udma_chConfigRx+0x46> @ imm = #-0x2
700a4be6: 9817         	ldr	r0, [sp, #0x5c]
700a4be8: 6e80         	ldr	r0, [r0, #0x68]
700a4bea: 9018         	str	r0, [sp, #0x60]
700a4bec: 9818         	ldr	r0, [sp, #0x60]
700a4bee: b150         	cbz	r0, 0x700a4c06 <Udma_chConfigRx+0x66> @ imm = #0x14
700a4bf0: e7ff         	b	0x700a4bf2 <Udma_chConfigRx+0x52> @ imm = #-0x2
700a4bf2: 9818         	ldr	r0, [sp, #0x60]
700a4bf4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a4bf8: f64a 31cd    	movw	r1, #0xabcd
700a4bfc: f6ca 31dc    	movt	r1, #0xabdc
700a4c00: 4288         	cmp	r0, r1
700a4c02: d004         	beq	0x700a4c0e <Udma_chConfigRx+0x6e> @ imm = #0x8
700a4c04: e7ff         	b	0x700a4c06 <Udma_chConfigRx+0x66> @ imm = #-0x2
700a4c06: f04f 30ff    	mov.w	r0, #0xffffffff
700a4c0a: 9019         	str	r0, [sp, #0x64]
700a4c0c: e7ff         	b	0x700a4c0e <Udma_chConfigRx+0x6e> @ imm = #-0x2
700a4c0e: e7ff         	b	0x700a4c10 <Udma_chConfigRx+0x70> @ imm = #-0x2
700a4c10: 9819         	ldr	r0, [sp, #0x64]
700a4c12: 2800         	cmp	r0, #0x0
700a4c14: f040 80f4    	bne.w	0x700a4e00 <Udma_chConfigRx+0x260> @ imm = #0x1e8
700a4c18: e7ff         	b	0x700a4c1a <Udma_chConfigRx+0x7a> @ imm = #-0x2
700a4c1a: 9818         	ldr	r0, [sp, #0x60]
700a4c1c: 6800         	ldr	r0, [r0]
700a4c1e: 2801         	cmp	r0, #0x1
700a4c20: d107         	bne	0x700a4c32 <Udma_chConfigRx+0x92> @ imm = #0xe
700a4c22: e7ff         	b	0x700a4c24 <Udma_chConfigRx+0x84> @ imm = #-0x2
700a4c24: 9817         	ldr	r0, [sp, #0x5c]
700a4c26: 7800         	ldrb	r0, [r0]
700a4c28: 0740         	lsls	r0, r0, #0x1d
700a4c2a: 2800         	cmp	r0, #0x0
700a4c2c: d501         	bpl	0x700a4c32 <Udma_chConfigRx+0x92> @ imm = #0x2
700a4c2e: e7ff         	b	0x700a4c30 <Udma_chConfigRx+0x90> @ imm = #-0x2
700a4c30: e0e5         	b	0x700a4dfe <Udma_chConfigRx+0x25e> @ imm = #0x1ca
700a4c32: f645 70ff    	movw	r0, #0x5fff
700a4c36: f8cd 0042    	str.w	r0, [sp, #0x42]
700a4c3a: 9818         	ldr	r0, [sp, #0x60]
700a4c3c: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a4c40: f8ad 0046    	strh.w	r0, [sp, #0x46]
700a4c44: 9817         	ldr	r0, [sp, #0x5c]
700a4c46: 6f00         	ldr	r0, [r0, #0x70]
700a4c48: f8ad 0048    	strh.w	r0, [sp, #0x48]
700a4c4c: 981a         	ldr	r0, [sp, #0x68]
700a4c4e: 7800         	ldrb	r0, [r0]
700a4c50: f88d 0056    	strb.w	r0, [sp, #0x56]
700a4c54: 981a         	ldr	r0, [sp, #0x68]
700a4c56: 7840         	ldrb	r0, [r0, #0x1]
700a4c58: f88d 0057    	strb.w	r0, [sp, #0x57]
700a4c5c: 981a         	ldr	r0, [sp, #0x68]
700a4c5e: 7880         	ldrb	r0, [r0, #0x2]
700a4c60: f88d 0058    	strb.w	r0, [sp, #0x58]
700a4c64: 981a         	ldr	r0, [sp, #0x68]
700a4c66: 8880         	ldrh	r0, [r0, #0x4]
700a4c68: f8ad 004a    	strh.w	r0, [sp, #0x4a]
700a4c6c: 981a         	ldr	r0, [sp, #0x68]
700a4c6e: 7980         	ldrb	r0, [r0, #0x6]
700a4c70: f88d 004e    	strb.w	r0, [sp, #0x4e]
700a4c74: 981a         	ldr	r0, [sp, #0x68]
700a4c76: 79c0         	ldrb	r0, [r0, #0x7]
700a4c78: f88d 004f    	strb.w	r0, [sp, #0x4f]
700a4c7c: 981a         	ldr	r0, [sp, #0x68]
700a4c7e: 7a00         	ldrb	r0, [r0, #0x8]
700a4c80: f88d 0050    	strb.w	r0, [sp, #0x50]
700a4c84: 981a         	ldr	r0, [sp, #0x68]
700a4c86: 7a40         	ldrb	r0, [r0, #0x9]
700a4c88: f88d 0051    	strb.w	r0, [sp, #0x51]
700a4c8c: 981a         	ldr	r0, [sp, #0x68]
700a4c8e: 8940         	ldrh	r0, [r0, #0xa]
700a4c90: f8ad 0052    	strh.w	r0, [sp, #0x52]
700a4c94: 981a         	ldr	r0, [sp, #0x68]
700a4c96: 8980         	ldrh	r0, [r0, #0xc]
700a4c98: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a4c9c: 981a         	ldr	r0, [sp, #0x68]
700a4c9e: 7c80         	ldrb	r0, [r0, #0x12]
700a4ca0: f88d 0059    	strb.w	r0, [sp, #0x59]
700a4ca4: 981a         	ldr	r0, [sp, #0x68]
700a4ca6: 7cc0         	ldrb	r0, [r0, #0x13]
700a4ca8: f88d 005a    	strb.w	r0, [sp, #0x5a]
700a4cac: 981a         	ldr	r0, [sp, #0x68]
700a4cae: 7e00         	ldrb	r0, [r0, #0x18]
700a4cb0: f88d 005b    	strb.w	r0, [sp, #0x5b]
700a4cb4: 9817         	ldr	r0, [sp, #0x5c]
700a4cb6: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a4cba: b138         	cbz	r0, 0x700a4ccc <Udma_chConfigRx+0x12c> @ imm = #0xe
700a4cbc: e7ff         	b	0x700a4cbe <Udma_chConfigRx+0x11e> @ imm = #-0x2
700a4cbe: 9817         	ldr	r0, [sp, #0x5c]
700a4cc0: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a4cc4: 8880         	ldrh	r0, [r0, #0x4]
700a4cc6: f8ad 004c    	strh.w	r0, [sp, #0x4c]
700a4cca: e004         	b	0x700a4cd6 <Udma_chConfigRx+0x136> @ imm = #0x8
700a4ccc: f64f 70ff    	movw	r0, #0xffff
700a4cd0: f8ad 004c    	strh.w	r0, [sp, #0x4c]
700a4cd4: e7ff         	b	0x700a4cd6 <Udma_chConfigRx+0x136> @ imm = #-0x2
700a4cd6: f10d 003a    	add.w	r0, sp, #0x3a
700a4cda: f10d 0132    	add.w	r1, sp, #0x32
700a4cde: f04f 32ff    	mov.w	r2, #0xffffffff
700a4ce2: f00e f9e5    	bl	0x700b30b0 <Sciclient_rmUdmapRxChCfg> @ imm = #0xe3ca
700a4ce6: 9019         	str	r0, [sp, #0x64]
700a4ce8: 9819         	ldr	r0, [sp, #0x64]
700a4cea: b108         	cbz	r0, 0x700a4cf0 <Udma_chConfigRx+0x150> @ imm = #0x2
700a4cec: e7ff         	b	0x700a4cee <Udma_chConfigRx+0x14e> @ imm = #-0x2
700a4cee: e7ff         	b	0x700a4cf0 <Udma_chConfigRx+0x150> @ imm = #-0x2
700a4cf0: 9817         	ldr	r0, [sp, #0x5c]
700a4cf2: 6800         	ldr	r0, [r0]
700a4cf4: f000 0008    	and	r0, r0, #0x8
700a4cf8: 2808         	cmp	r0, #0x8
700a4cfa: d006         	beq	0x700a4d0a <Udma_chConfigRx+0x16a> @ imm = #0xc
700a4cfc: e7ff         	b	0x700a4cfe <Udma_chConfigRx+0x15e> @ imm = #-0x2
700a4cfe: 9817         	ldr	r0, [sp, #0x5c]
700a4d00: 7800         	ldrb	r0, [r0]
700a4d02: 06c0         	lsls	r0, r0, #0x1b
700a4d04: 2800         	cmp	r0, #0x0
700a4d06: d569         	bpl	0x700a4ddc <Udma_chConfigRx+0x23c> @ imm = #0xd2
700a4d08: e7ff         	b	0x700a4d0a <Udma_chConfigRx+0x16a> @ imm = #-0x2
700a4d0a: 981a         	ldr	r0, [sp, #0x68]
700a4d0c: 6940         	ldr	r0, [r0, #0x14]
700a4d0e: 2801         	cmp	r0, #0x1
700a4d10: d164         	bne	0x700a4ddc <Udma_chConfigRx+0x23c> @ imm = #0xc8
700a4d12: e7ff         	b	0x700a4d14 <Udma_chConfigRx+0x174> @ imm = #-0x2
700a4d14: 9817         	ldr	r0, [sp, #0x5c]
700a4d16: 6801         	ldr	r1, [r0]
700a4d18: a801         	add	r0, sp, #0x4
700a4d1a: f00b f941    	bl	0x700affa0 <UdmaFlowPrms_init> @ imm = #0xb282
700a4d1e: 981a         	ldr	r0, [sp, #0x68]
700a4d20: 7bc0         	ldrb	r0, [r0, #0xf]
700a4d22: f88d 0009    	strb.w	r0, [sp, #0x9]
700a4d26: 981a         	ldr	r0, [sp, #0x68]
700a4d28: 7b80         	ldrb	r0, [r0, #0xe]
700a4d2a: f88d 0008    	strb.w	r0, [sp, #0x8]
700a4d2e: 981a         	ldr	r0, [sp, #0x68]
700a4d30: 7c00         	ldrb	r0, [r0, #0x10]
700a4d32: f88d 000a    	strb.w	r0, [sp, #0xa]
700a4d36: 981a         	ldr	r0, [sp, #0x68]
700a4d38: 7c40         	ldrb	r0, [r0, #0x11]
700a4d3a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a4d3e: 9817         	ldr	r0, [sp, #0x5c]
700a4d40: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a4d44: b928         	cbnz	r0, 0x700a4d52 <Udma_chConfigRx+0x1b2> @ imm = #0xa
700a4d46: e7ff         	b	0x700a4d48 <Udma_chConfigRx+0x1a8> @ imm = #-0x2
700a4d48: f64f 70ff    	movw	r0, #0xffff
700a4d4c: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a4d50: e006         	b	0x700a4d60 <Udma_chConfigRx+0x1c0> @ imm = #0xc
700a4d52: 9817         	ldr	r0, [sp, #0x5c]
700a4d54: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a4d58: 8880         	ldrh	r0, [r0, #0x4]
700a4d5a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a4d5e: e7ff         	b	0x700a4d60 <Udma_chConfigRx+0x1c0> @ imm = #-0x2
700a4d60: 9817         	ldr	r0, [sp, #0x5c]
700a4d62: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a4d66: b928         	cbnz	r0, 0x700a4d74 <Udma_chConfigRx+0x1d4> @ imm = #0xa
700a4d68: e7ff         	b	0x700a4d6a <Udma_chConfigRx+0x1ca> @ imm = #-0x2
700a4d6a: f64f 70ff    	movw	r0, #0xffff
700a4d6e: f8ad 0000    	strh.w	r0, [sp]
700a4d72: e006         	b	0x700a4d82 <Udma_chConfigRx+0x1e2> @ imm = #0xc
700a4d74: 9817         	ldr	r0, [sp, #0x5c]
700a4d76: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a4d7a: 8880         	ldrh	r0, [r0, #0x4]
700a4d7c: f8ad 0000    	strh.w	r0, [sp]
700a4d80: e7ff         	b	0x700a4d82 <Udma_chConfigRx+0x1e2> @ imm = #-0x2
700a4d82: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a4d86: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a4d8a: f8bd 0000    	ldrh.w	r0, [sp]
700a4d8e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a4d92: f8bd 0000    	ldrh.w	r0, [sp]
700a4d96: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a4d9a: f8bd 0000    	ldrh.w	r0, [sp]
700a4d9e: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a4da2: f8bd 0000    	ldrh.w	r0, [sp]
700a4da6: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a4daa: f8bd 0000    	ldrh.w	r0, [sp]
700a4dae: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a4db2: f8bd 0000    	ldrh.w	r0, [sp]
700a4db6: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a4dba: f8bd 0000    	ldrh.w	r0, [sp]
700a4dbe: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a4dc2: 9817         	ldr	r0, [sp, #0x5c]
700a4dc4: f8d0 01c8    	ldr.w	r0, [r0, #0x1c8]
700a4dc8: 2100         	movs	r1, #0x0
700a4dca: aa01         	add	r2, sp, #0x4
700a4dcc: f001 fe38    	bl	0x700a6a40 <Udma_flowConfig> @ imm = #0x1c70
700a4dd0: 9019         	str	r0, [sp, #0x64]
700a4dd2: 9819         	ldr	r0, [sp, #0x64]
700a4dd4: b108         	cbz	r0, 0x700a4dda <Udma_chConfigRx+0x23a> @ imm = #0x2
700a4dd6: e7ff         	b	0x700a4dd8 <Udma_chConfigRx+0x238> @ imm = #-0x2
700a4dd8: e7ff         	b	0x700a4dda <Udma_chConfigRx+0x23a> @ imm = #-0x2
700a4dda: e7ff         	b	0x700a4ddc <Udma_chConfigRx+0x23c> @ imm = #-0x2
700a4ddc: 9819         	ldr	r0, [sp, #0x64]
700a4dde: b968         	cbnz	r0, 0x700a4dfc <Udma_chConfigRx+0x25c> @ imm = #0x1a
700a4de0: e7ff         	b	0x700a4de2 <Udma_chConfigRx+0x242> @ imm = #-0x2
700a4de2: 9817         	ldr	r0, [sp, #0x5c]
700a4de4: f500 70fc    	add.w	r0, r0, #0x1f8
700a4de8: 991a         	ldr	r1, [sp, #0x68]
700a4dea: e8b1 100c    	ldm.w	r1!, {r2, r3, r12}
700a4dee: e8a0 100c    	stm.w	r0!, {r2, r3, r12}
700a4df2: e891 500c    	ldm.w	r1, {r2, r3, r12, lr}
700a4df6: e880 500c    	stm.w	r0, {r2, r3, r12, lr}
700a4dfa: e7ff         	b	0x700a4dfc <Udma_chConfigRx+0x25c> @ imm = #-0x2
700a4dfc: e7ff         	b	0x700a4dfe <Udma_chConfigRx+0x25e> @ imm = #-0x2
700a4dfe: e7ff         	b	0x700a4e00 <Udma_chConfigRx+0x260> @ imm = #-0x2
700a4e00: 9819         	ldr	r0, [sp, #0x64]
700a4e02: b01c         	add	sp, #0x70
700a4e04: bd80         	pop	{r7, pc}
		...
700a4e0e: 0000         	movs	r0, r0

700a4e10 <tm_message_isr_to_task_initialize>:
; {
700a4e10: e92d 4ff0    	push.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700a4e14: b081         	sub	sp, #0x4
;    tm_setup_pmu();
700a4e16: f010 fdf3    	bl	0x700b5a00 <tm_setup_pmu> @ imm = #0x10be6
;    tm_queue_create(0);
700a4e1a: 2000         	movs	r0, #0x0
700a4e1c: f04f 0a00    	mov.w	r10, #0x0
700a4e20: f00f f8d6    	bl	0x700b3fd0 <tm_queue_create> @ imm = #0xf1ac
700a4e24: f248 68d7    	movw	r8, #0x86d7
700a4e28: f24a 1b88    	movw	r11, #0xa188
700a4e2c: f248 69d1    	movw	r9, #0x86d1
700a4e30: f2c7 080b    	movt	r8, #0x700b
700a4e34: f2c7 0b08    	movt	r11, #0x7008
700a4e38: f2c7 090b    	movt	r9, #0x700b
700a4e3c: 2600         	movs	r6, #0x0
700a4e3e: bf00         	nop
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4e40: f24a 3088    	movw	r0, #0xa388
700a4e44: 4642         	mov	r2, r8
700a4e46: f2c7 0008    	movt	r0, #0x7008
700a4e4a: 4633         	mov	r3, r6
700a4e4c: f04f 0110    	mov.w	r1, #0x10
700a4e50: eb00 040a    	add.w	r4, r0, r10
700a4e54: 4620         	mov	r0, r4
700a4e56: f00c eb3a    	blx	0x700b14cc <snprintf>   @ imm = #0xc674
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4e5a: eb0b 070a    	add.w	r7, r11, r10
700a4e5e: 464a         	mov	r2, r9
700a4e60: 4633         	mov	r3, r6
700a4e62: 2110         	movs	r1, #0x10
700a4e64: 4638         	mov	r0, r7
700a4e66: f00c eb32    	blx	0x700b14cc <snprintf>   @ imm = #0xc664
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4e6a: 1c75         	adds	r5, r6, #0x1
700a4e6c: f104 0010    	add.w	r0, r4, #0x10
700a4e70: 4642         	mov	r2, r8
700a4e72: 2110         	movs	r1, #0x10
700a4e74: 462b         	mov	r3, r5
700a4e76: f00c eb2a    	blx	0x700b14cc <snprintf>   @ imm = #0xc654
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4e7a: f107 0010    	add.w	r0, r7, #0x10
700a4e7e: 464a         	mov	r2, r9
700a4e80: 462b         	mov	r3, r5
700a4e82: 2110         	movs	r1, #0x10
700a4e84: f00c eb22    	blx	0x700b14cc <snprintf>   @ imm = #0xc644
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4e88: 1cb5         	adds	r5, r6, #0x2
700a4e8a: f104 0020    	add.w	r0, r4, #0x20
700a4e8e: 4642         	mov	r2, r8
700a4e90: 2110         	movs	r1, #0x10
700a4e92: 462b         	mov	r3, r5
700a4e94: f00c eb1a    	blx	0x700b14cc <snprintf>   @ imm = #0xc634
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4e98: f107 0020    	add.w	r0, r7, #0x20
700a4e9c: 464a         	mov	r2, r9
700a4e9e: 462b         	mov	r3, r5
700a4ea0: 2110         	movs	r1, #0x10
700a4ea2: f00c eb14    	blx	0x700b14cc <snprintf>   @ imm = #0xc628
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4ea6: 1cf5         	adds	r5, r6, #0x3
700a4ea8: f104 0030    	add.w	r0, r4, #0x30
700a4eac: 4642         	mov	r2, r8
700a4eae: 2110         	movs	r1, #0x10
700a4eb0: 462b         	mov	r3, r5
700a4eb2: f00c eb0c    	blx	0x700b14cc <snprintf>   @ imm = #0xc618
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4eb6: f107 0030    	add.w	r0, r7, #0x30
700a4eba: 464a         	mov	r2, r9
700a4ebc: 462b         	mov	r3, r5
700a4ebe: 2110         	movs	r1, #0x10
700a4ec0: f00c eb04    	blx	0x700b14cc <snprintf>   @ imm = #0xc608
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4ec4: 1d35         	adds	r5, r6, #0x4
700a4ec6: f104 0040    	add.w	r0, r4, #0x40
700a4eca: 4642         	mov	r2, r8
700a4ecc: 2110         	movs	r1, #0x10
700a4ece: 462b         	mov	r3, r5
700a4ed0: f00c eafc    	blx	0x700b14cc <snprintf>   @ imm = #0xc5f8
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4ed4: f107 0040    	add.w	r0, r7, #0x40
700a4ed8: 464a         	mov	r2, r9
700a4eda: 462b         	mov	r3, r5
700a4edc: 2110         	movs	r1, #0x10
700a4ede: f00c eaf6    	blx	0x700b14cc <snprintf>   @ imm = #0xc5ec
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4ee2: 1d75         	adds	r5, r6, #0x5
700a4ee4: f104 0050    	add.w	r0, r4, #0x50
700a4ee8: 4642         	mov	r2, r8
700a4eea: 2110         	movs	r1, #0x10
700a4eec: 462b         	mov	r3, r5
700a4eee: f00c eaee    	blx	0x700b14cc <snprintf>   @ imm = #0xc5dc
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4ef2: f107 0050    	add.w	r0, r7, #0x50
700a4ef6: 464a         	mov	r2, r9
700a4ef8: 462b         	mov	r3, r5
700a4efa: 2110         	movs	r1, #0x10
700a4efc: f00c eae6    	blx	0x700b14cc <snprintf>   @ imm = #0xc5cc
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4f00: 1db5         	adds	r5, r6, #0x6
700a4f02: f104 0060    	add.w	r0, r4, #0x60
700a4f06: 4642         	mov	r2, r8
700a4f08: 2110         	movs	r1, #0x10
700a4f0a: 462b         	mov	r3, r5
700a4f0c: f00c eade    	blx	0x700b14cc <snprintf>   @ imm = #0xc5bc
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4f10: f107 0060    	add.w	r0, r7, #0x60
700a4f14: 464a         	mov	r2, r9
700a4f16: 462b         	mov	r3, r5
700a4f18: 2110         	movs	r1, #0x10
700a4f1a: f00c ead8    	blx	0x700b14cc <snprintf>   @ imm = #0xc5b0
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4f1e: 1df5         	adds	r5, r6, #0x7
700a4f20: f104 0070    	add.w	r0, r4, #0x70
700a4f24: 4642         	mov	r2, r8
700a4f26: 2110         	movs	r1, #0x10
700a4f28: 462b         	mov	r3, r5
700a4f2a: f00c ead0    	blx	0x700b14cc <snprintf>   @ imm = #0xc5a0
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4f2e: f107 0070    	add.w	r0, r7, #0x70
700a4f32: 464a         	mov	r2, r9
700a4f34: 462b         	mov	r3, r5
700a4f36: 2110         	movs	r1, #0x10
700a4f38: f00c eac8    	blx	0x700b14cc <snprintf>   @ imm = #0xc590
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4f3c: f106 0508    	add.w	r5, r6, #0x8
700a4f40: f104 0080    	add.w	r0, r4, #0x80
700a4f44: 4642         	mov	r2, r8
700a4f46: 2110         	movs	r1, #0x10
700a4f48: 462b         	mov	r3, r5
700a4f4a: f00c eac0    	blx	0x700b14cc <snprintf>   @ imm = #0xc580
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4f4e: f107 0080    	add.w	r0, r7, #0x80
700a4f52: 464a         	mov	r2, r9
700a4f54: 462b         	mov	r3, r5
700a4f56: 2110         	movs	r1, #0x10
700a4f58: f00c eab8    	blx	0x700b14cc <snprintf>   @ imm = #0xc570
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4f5c: f106 0509    	add.w	r5, r6, #0x9
700a4f60: f104 0090    	add.w	r0, r4, #0x90
700a4f64: 4642         	mov	r2, r8
700a4f66: 2110         	movs	r1, #0x10
700a4f68: 462b         	mov	r3, r5
700a4f6a: f00c eab0    	blx	0x700b14cc <snprintf>   @ imm = #0xc560
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4f6e: f107 0090    	add.w	r0, r7, #0x90
700a4f72: 464a         	mov	r2, r9
700a4f74: 462b         	mov	r3, r5
700a4f76: 2110         	movs	r1, #0x10
700a4f78: f00c eaa8    	blx	0x700b14cc <snprintf>   @ imm = #0xc550
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4f7c: f106 050a    	add.w	r5, r6, #0xa
700a4f80: f104 00a0    	add.w	r0, r4, #0xa0
700a4f84: 4642         	mov	r2, r8
700a4f86: 2110         	movs	r1, #0x10
700a4f88: 462b         	mov	r3, r5
700a4f8a: f00c eaa0    	blx	0x700b14cc <snprintf>   @ imm = #0xc540
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4f8e: f107 00a0    	add.w	r0, r7, #0xa0
700a4f92: 464a         	mov	r2, r9
700a4f94: 462b         	mov	r3, r5
700a4f96: 2110         	movs	r1, #0x10
700a4f98: f00c ea98    	blx	0x700b14cc <snprintf>   @ imm = #0xc530
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4f9c: f106 050b    	add.w	r5, r6, #0xb
700a4fa0: f104 00b0    	add.w	r0, r4, #0xb0
700a4fa4: 4642         	mov	r2, r8
700a4fa6: 2110         	movs	r1, #0x10
700a4fa8: 462b         	mov	r3, r5
700a4faa: f00c ea90    	blx	0x700b14cc <snprintf>   @ imm = #0xc520
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4fae: f107 00b0    	add.w	r0, r7, #0xb0
700a4fb2: 464a         	mov	r2, r9
700a4fb4: 462b         	mov	r3, r5
700a4fb6: 2110         	movs	r1, #0x10
700a4fb8: f00c ea88    	blx	0x700b14cc <snprintf>   @ imm = #0xc510
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4fbc: f106 050c    	add.w	r5, r6, #0xc
700a4fc0: f104 00c0    	add.w	r0, r4, #0xc0
700a4fc4: 4642         	mov	r2, r8
700a4fc6: 2110         	movs	r1, #0x10
700a4fc8: 462b         	mov	r3, r5
700a4fca: f00c ea80    	blx	0x700b14cc <snprintf>   @ imm = #0xc500
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4fce: f107 00c0    	add.w	r0, r7, #0xc0
700a4fd2: 464a         	mov	r2, r9
700a4fd4: 462b         	mov	r3, r5
700a4fd6: 2110         	movs	r1, #0x10
700a4fd8: f00c ea78    	blx	0x700b14cc <snprintf>   @ imm = #0xc4f0
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4fdc: f106 050d    	add.w	r5, r6, #0xd
700a4fe0: f104 00d0    	add.w	r0, r4, #0xd0
700a4fe4: 4642         	mov	r2, r8
700a4fe6: 2110         	movs	r1, #0x10
700a4fe8: 462b         	mov	r3, r5
700a4fea: f00c ea70    	blx	0x700b14cc <snprintf>   @ imm = #0xc4e0
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4fee: f107 00d0    	add.w	r0, r7, #0xd0
700a4ff2: 464a         	mov	r2, r9
700a4ff4: 462b         	mov	r3, r5
700a4ff6: 2110         	movs	r1, #0x10
700a4ff8: f00c ea68    	blx	0x700b14cc <snprintf>   @ imm = #0xc4d0
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4ffc: f106 050e    	add.w	r5, r6, #0xe
700a5000: f104 00e0    	add.w	r0, r4, #0xe0
700a5004: 4642         	mov	r2, r8
700a5006: 2110         	movs	r1, #0x10
700a5008: 462b         	mov	r3, r5
700a500a: f00c ea60    	blx	0x700b14cc <snprintf>   @ imm = #0xc4c0
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a500e: f107 00e0    	add.w	r0, r7, #0xe0
700a5012: 464a         	mov	r2, r9
700a5014: 462b         	mov	r3, r5
700a5016: 2110         	movs	r1, #0x10
700a5018: f00c ea58    	blx	0x700b14cc <snprintf>   @ imm = #0xc4b0
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a501c: f104 00f0    	add.w	r0, r4, #0xf0
700a5020: f106 040f    	add.w	r4, r6, #0xf
700a5024: 4642         	mov	r2, r8
700a5026: 2110         	movs	r1, #0x10
700a5028: 4623         	mov	r3, r4
700a502a: f00c ea50    	blx	0x700b14cc <snprintf>   @ imm = #0xc4a0
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a502e: f107 00f0    	add.w	r0, r7, #0xf0
700a5032: 464a         	mov	r2, r9
700a5034: 4623         	mov	r3, r4
700a5036: 2110         	movs	r1, #0x10
700a5038: f00c ea48    	blx	0x700b14cc <snprintf>   @ imm = #0xc490
;    for (i = 0; i < ITERATION_COUNT; i++)
700a503c: 3610         	adds	r6, #0x10
700a503e: f50a 7a80    	add.w	r10, r10, #0x100
700a5042: 2e20         	cmp	r6, #0x20
700a5044: f47f aefc    	bne.w	0x700a4e40 <tm_message_isr_to_task_initialize+0x30> @ imm = #-0x208
;    tm_thread_create(0, 5, tm_receiver_thread_entry);
700a5048: f643 3291    	movw	r2, #0x3b91
700a504c: 2000         	movs	r0, #0x0
700a504e: f2c7 020a    	movt	r2, #0x700a
700a5052: 2105         	movs	r1, #0x5
700a5054: f00d fc94    	bl	0x700b2980 <tm_thread_create> @ imm = #0xd928
;    tm_thread_resume(0);
700a5058: 2000         	movs	r0, #0x0
700a505a: b001         	add	sp, #0x4
700a505c: e8bd 4ff0    	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700a5060: f010 ba86    	b.w	0x700b5570 <tm_thread_resume> @ imm = #0x1050c
		...

700a5070 <Sciclient_rmIrqFindRoute>:
700a5070: b580         	push	{r7, lr}
700a5072: b08a         	sub	sp, #0x28
700a5074: 9009         	str	r0, [sp, #0x24]
700a5076: 2000         	movs	r0, #0x0
700a5078: 9008         	str	r0, [sp, #0x20]
700a507a: 9809         	ldr	r0, [sp, #0x24]
700a507c: 88c0         	ldrh	r0, [r0, #0x6]
700a507e: f00f fd77    	bl	0x700b4b70 <Sciclient_rmIrIsIr> @ imm = #0xfaee
700a5082: b930         	cbnz	r0, 0x700a5092 <Sciclient_rmIrqFindRoute+0x22> @ imm = #0xc
700a5084: e7ff         	b	0x700a5086 <Sciclient_rmIrqFindRoute+0x16> @ imm = #-0x2
700a5086: 9809         	ldr	r0, [sp, #0x24]
700a5088: 8940         	ldrh	r0, [r0, #0xa]
700a508a: f00f fd71    	bl	0x700b4b70 <Sciclient_rmIrIsIr> @ imm = #0xfae2
700a508e: b120         	cbz	r0, 0x700a509a <Sciclient_rmIrqFindRoute+0x2a> @ imm = #0x8
700a5090: e7ff         	b	0x700a5092 <Sciclient_rmIrqFindRoute+0x22> @ imm = #-0x2
700a5092: f06f 0001    	mvn	r0, #0x1
700a5096: 9008         	str	r0, [sp, #0x20]
700a5098: e7ff         	b	0x700a509a <Sciclient_rmIrqFindRoute+0x2a> @ imm = #-0x2
700a509a: 9808         	ldr	r0, [sp, #0x20]
700a509c: bb20         	cbnz	r0, 0x700a50e8 <Sciclient_rmIrqFindRoute+0x78> @ imm = #0x48
700a509e: e7ff         	b	0x700a50a0 <Sciclient_rmIrqFindRoute+0x30> @ imm = #-0x2
700a50a0: 9809         	ldr	r0, [sp, #0x24]
700a50a2: 8a00         	ldrh	r0, [r0, #0x10]
700a50a4: 28ff         	cmp	r0, #0xff
700a50a6: d015         	beq	0x700a50d4 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0x2a
700a50a8: e7ff         	b	0x700a50aa <Sciclient_rmIrqFindRoute+0x3a> @ imm = #-0x2
700a50aa: 9809         	ldr	r0, [sp, #0x24]
700a50ac: 6800         	ldr	r0, [r0]
700a50ae: 2104         	movs	r1, #0x4
700a50b0: f00f fe66    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0xfccc
700a50b4: b170         	cbz	r0, 0x700a50d4 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0x1c
700a50b6: e7ff         	b	0x700a50b8 <Sciclient_rmIrqFindRoute+0x48> @ imm = #-0x2
700a50b8: 9809         	ldr	r0, [sp, #0x24]
700a50ba: 6800         	ldr	r0, [r0]
700a50bc: 2108         	movs	r1, #0x8
700a50be: f00f fe5f    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0xfcbe
700a50c2: b138         	cbz	r0, 0x700a50d4 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0xe
700a50c4: e7ff         	b	0x700a50c6 <Sciclient_rmIrqFindRoute+0x56> @ imm = #-0x2
700a50c6: 9809         	ldr	r0, [sp, #0x24]
700a50c8: 8a00         	ldrh	r0, [r0, #0x10]
700a50ca: a905         	add	r1, sp, #0x14
700a50cc: f007 fe60    	bl	0x700acd90 <Sciclient_rmIrqGetNode> @ imm = #0x7cc0
700a50d0: 9008         	str	r0, [sp, #0x20]
700a50d2: e006         	b	0x700a50e2 <Sciclient_rmIrqFindRoute+0x72> @ imm = #0xc
700a50d4: 9809         	ldr	r0, [sp, #0x24]
700a50d6: 88c0         	ldrh	r0, [r0, #0x6]
700a50d8: a905         	add	r1, sp, #0x14
700a50da: f007 fe59    	bl	0x700acd90 <Sciclient_rmIrqGetNode> @ imm = #0x7cb2
700a50de: 9008         	str	r0, [sp, #0x20]
700a50e0: e7ff         	b	0x700a50e2 <Sciclient_rmIrqFindRoute+0x72> @ imm = #-0x2
700a50e2: 9805         	ldr	r0, [sp, #0x14]
700a50e4: 9004         	str	r0, [sp, #0x10]
700a50e6: e7ff         	b	0x700a50e8 <Sciclient_rmIrqFindRoute+0x78> @ imm = #-0x2
700a50e8: 9808         	ldr	r0, [sp, #0x20]
700a50ea: b968         	cbnz	r0, 0x700a5108 <Sciclient_rmIrqFindRoute+0x98> @ imm = #0x1a
700a50ec: e7ff         	b	0x700a50ee <Sciclient_rmIrqFindRoute+0x7e> @ imm = #-0x2
700a50ee: 2001         	movs	r0, #0x1
700a50f0: 9002         	str	r0, [sp, #0x8]
700a50f2: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a50f6: f010 f9bb    	bl	0x700b5470 <Sciclient_rmPsInit> @ imm = #0x10376
700a50fa: 9802         	ldr	r0, [sp, #0x8]
700a50fc: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a5100: 2000         	movs	r0, #0x0
700a5102: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a5106: e003         	b	0x700a5110 <Sciclient_rmIrqFindRoute+0xa0> @ imm = #0x6
700a5108: 2000         	movs	r0, #0x0
700a510a: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a510e: e7ff         	b	0x700a5110 <Sciclient_rmIrqFindRoute+0xa0> @ imm = #-0x2
700a5110: e7ff         	b	0x700a5112 <Sciclient_rmIrqFindRoute+0xa2> @ imm = #-0x2
700a5112: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a5116: 07c0         	lsls	r0, r0, #0x1f
700a5118: 2800         	cmp	r0, #0x0
700a511a: f000 80ca    	beq.w	0x700a52b2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x194
700a511e: e7ff         	b	0x700a5120 <Sciclient_rmIrqFindRoute+0xb0> @ imm = #-0x2
700a5120: 2000         	movs	r0, #0x0
700a5122: f88d 0019    	strb.w	r0, [sp, #0x19]
700a5126: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a512a: 9905         	ldr	r1, [sp, #0x14]
700a512c: 8849         	ldrh	r1, [r1, #0x2]
700a512e: 4288         	cmp	r0, r1
700a5130: f280 8087    	bge.w	0x700a5242 <Sciclient_rmIrqFindRoute+0x1d2> @ imm = #0x10e
700a5134: e7ff         	b	0x700a5136 <Sciclient_rmIrqFindRoute+0xc6> @ imm = #-0x2
700a5136: 9805         	ldr	r0, [sp, #0x14]
700a5138: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a513c: aa03         	add	r2, sp, #0xc
700a513e: f00e fecf    	bl	0x700b3ee0 <Sciclient_rmIrqGetNodeItf> @ imm = #0xed9e
700a5142: 9008         	str	r0, [sp, #0x20]
700a5144: 9808         	ldr	r0, [sp, #0x20]
700a5146: b108         	cbz	r0, 0x700a514c <Sciclient_rmIrqFindRoute+0xdc> @ imm = #0x2
700a5148: e7ff         	b	0x700a514a <Sciclient_rmIrqFindRoute+0xda> @ imm = #-0x2
700a514a: e0b2         	b	0x700a52b2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x164
700a514c: 9805         	ldr	r0, [sp, #0x14]
700a514e: 8800         	ldrh	r0, [r0]
700a5150: f00f fcf6    	bl	0x700b4b40 <Sciclient_rmIaIsIa> @ imm = #0xf9ec
700a5154: b9d0         	cbnz	r0, 0x700a518c <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0x34
700a5156: e7ff         	b	0x700a5158 <Sciclient_rmIrqFindRoute+0xe8> @ imm = #-0x2
700a5158: f00f fe2a    	bl	0x700b4db0 <Sciclient_rmPsIsEmpty> @ imm = #0xfc54
700a515c: b1b0         	cbz	r0, 0x700a518c <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0x2c
700a515e: e7ff         	b	0x700a5160 <Sciclient_rmIrqFindRoute+0xf0> @ imm = #-0x2
700a5160: 9809         	ldr	r0, [sp, #0x24]
700a5162: 8900         	ldrh	r0, [r0, #0x8]
700a5164: 9903         	ldr	r1, [sp, #0xc]
700a5166: 8809         	ldrh	r1, [r1]
700a5168: 4288         	cmp	r0, r1
700a516a: db09         	blt	0x700a5180 <Sciclient_rmIrqFindRoute+0x110> @ imm = #0x12
700a516c: e7ff         	b	0x700a516e <Sciclient_rmIrqFindRoute+0xfe> @ imm = #-0x2
700a516e: 9809         	ldr	r0, [sp, #0x24]
700a5170: 8900         	ldrh	r0, [r0, #0x8]
700a5172: 9a03         	ldr	r2, [sp, #0xc]
700a5174: 8811         	ldrh	r1, [r2]
700a5176: 8892         	ldrh	r2, [r2, #0x4]
700a5178: 4411         	add	r1, r2
700a517a: 4288         	cmp	r0, r1
700a517c: db06         	blt	0x700a518c <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0xc
700a517e: e7ff         	b	0x700a5180 <Sciclient_rmIrqFindRoute+0x110> @ imm = #-0x2
700a5180: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a5184: 3001         	adds	r0, #0x1
700a5186: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a518a: e059         	b	0x700a5240 <Sciclient_rmIrqFindRoute+0x1d0> @ imm = #0xb2
700a518c: f010 fd08    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x10a10
700a5190: f8bd 101c    	ldrh.w	r1, [sp, #0x1c]
700a5194: 4288         	cmp	r0, r1
700a5196: da1e         	bge	0x700a51d6 <Sciclient_rmIrqFindRoute+0x166> @ imm = #0x3c
700a5198: e7ff         	b	0x700a519a <Sciclient_rmIrqFindRoute+0x12a> @ imm = #-0x2
700a519a: 9805         	ldr	r0, [sp, #0x14]
700a519c: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a51a0: f00d fd16    	bl	0x700b2bd0 <Sciclient_rmPsPush> @ imm = #0xda2c
700a51a4: 9008         	str	r0, [sp, #0x20]
700a51a6: 9808         	ldr	r0, [sp, #0x20]
700a51a8: b108         	cbz	r0, 0x700a51ae <Sciclient_rmIrqFindRoute+0x13e> @ imm = #0x2
700a51aa: e7ff         	b	0x700a51ac <Sciclient_rmIrqFindRoute+0x13c> @ imm = #-0x2
700a51ac: e081         	b	0x700a52b2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x102
700a51ae: 9803         	ldr	r0, [sp, #0xc]
700a51b0: 88c0         	ldrh	r0, [r0, #0x6]
700a51b2: a905         	add	r1, sp, #0x14
700a51b4: f007 fdec    	bl	0x700acd90 <Sciclient_rmIrqGetNode> @ imm = #0x7bd8
700a51b8: 9008         	str	r0, [sp, #0x20]
700a51ba: 9805         	ldr	r0, [sp, #0x14]
700a51bc: b930         	cbnz	r0, 0x700a51cc <Sciclient_rmIrqFindRoute+0x15c> @ imm = #0xc
700a51be: e7ff         	b	0x700a51c0 <Sciclient_rmIrqFindRoute+0x150> @ imm = #-0x2
700a51c0: 2001         	movs	r0, #0x1
700a51c2: f88d 0019    	strb.w	r0, [sp, #0x19]
700a51c6: 2000         	movs	r0, #0x0
700a51c8: 9008         	str	r0, [sp, #0x20]
700a51ca: e003         	b	0x700a51d4 <Sciclient_rmIrqFindRoute+0x164> @ imm = #0x6
700a51cc: 2000         	movs	r0, #0x0
700a51ce: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a51d2: e7ff         	b	0x700a51d4 <Sciclient_rmIrqFindRoute+0x164> @ imm = #-0x2
700a51d4: e033         	b	0x700a523e <Sciclient_rmIrqFindRoute+0x1ce> @ imm = #0x66
700a51d6: 9803         	ldr	r0, [sp, #0xc]
700a51d8: 88c0         	ldrh	r0, [r0, #0x6]
700a51da: 9909         	ldr	r1, [sp, #0x24]
700a51dc: 8949         	ldrh	r1, [r1, #0xa]
700a51de: 4288         	cmp	r0, r1
700a51e0: d127         	bne	0x700a5232 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x4e
700a51e2: e7ff         	b	0x700a51e4 <Sciclient_rmIrqFindRoute+0x174> @ imm = #-0x2
700a51e4: 9809         	ldr	r0, [sp, #0x24]
700a51e6: 8980         	ldrh	r0, [r0, #0xc]
700a51e8: 9903         	ldr	r1, [sp, #0xc]
700a51ea: 8849         	ldrh	r1, [r1, #0x2]
700a51ec: 4288         	cmp	r0, r1
700a51ee: db20         	blt	0x700a5232 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x40
700a51f0: e7ff         	b	0x700a51f2 <Sciclient_rmIrqFindRoute+0x182> @ imm = #-0x2
700a51f2: 9809         	ldr	r0, [sp, #0x24]
700a51f4: 8980         	ldrh	r0, [r0, #0xc]
700a51f6: 9a03         	ldr	r2, [sp, #0xc]
700a51f8: 8851         	ldrh	r1, [r2, #0x2]
700a51fa: 8892         	ldrh	r2, [r2, #0x4]
700a51fc: 4411         	add	r1, r2
700a51fe: 4288         	cmp	r0, r1
700a5200: da17         	bge	0x700a5232 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x2e
700a5202: e7ff         	b	0x700a5204 <Sciclient_rmIrqFindRoute+0x194> @ imm = #-0x2
700a5204: 9805         	ldr	r0, [sp, #0x14]
700a5206: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a520a: f00d fce1    	bl	0x700b2bd0 <Sciclient_rmPsPush> @ imm = #0xd9c2
700a520e: 9008         	str	r0, [sp, #0x20]
700a5210: 9808         	ldr	r0, [sp, #0x20]
700a5212: b108         	cbz	r0, 0x700a5218 <Sciclient_rmIrqFindRoute+0x1a8> @ imm = #0x2
700a5214: e7ff         	b	0x700a5216 <Sciclient_rmIrqFindRoute+0x1a6> @ imm = #-0x2
700a5216: e04c         	b	0x700a52b2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x98
700a5218: 9809         	ldr	r0, [sp, #0x24]
700a521a: f7fb f9c1    	bl	0x700a05a0 <Sciclient_rmIrqRouteValidate> @ imm = #-0x4c7e
700a521e: b108         	cbz	r0, 0x700a5224 <Sciclient_rmIrqFindRoute+0x1b4> @ imm = #0x2
700a5220: e7ff         	b	0x700a5222 <Sciclient_rmIrqFindRoute+0x1b2> @ imm = #-0x2
700a5222: e046         	b	0x700a52b2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x8c
700a5224: a805         	add	r0, sp, #0x14
700a5226: f10d 011a    	add.w	r1, sp, #0x1a
700a522a: f00b f899    	bl	0x700b0360 <Sciclient_rmPsPop> @ imm = #0xb132
700a522e: e7ff         	b	0x700a5230 <Sciclient_rmIrqFindRoute+0x1c0> @ imm = #-0x2
700a5230: e7ff         	b	0x700a5232 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #-0x2
700a5232: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a5236: 3001         	adds	r0, #0x1
700a5238: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a523c: e7ff         	b	0x700a523e <Sciclient_rmIrqFindRoute+0x1ce> @ imm = #-0x2
700a523e: e7ff         	b	0x700a5240 <Sciclient_rmIrqFindRoute+0x1d0> @ imm = #-0x2
700a5240: e003         	b	0x700a524a <Sciclient_rmIrqFindRoute+0x1da> @ imm = #0x6
700a5242: 2001         	movs	r0, #0x1
700a5244: f88d 0019    	strb.w	r0, [sp, #0x19]
700a5248: e7ff         	b	0x700a524a <Sciclient_rmIrqFindRoute+0x1da> @ imm = #-0x2
700a524a: f89d 0019    	ldrb.w	r0, [sp, #0x19]
700a524e: 07c0         	lsls	r0, r0, #0x1f
700a5250: b370         	cbz	r0, 0x700a52b0 <Sciclient_rmIrqFindRoute+0x240> @ imm = #0x5c
700a5252: e7ff         	b	0x700a5254 <Sciclient_rmIrqFindRoute+0x1e4> @ imm = #-0x2
700a5254: f00f fdac    	bl	0x700b4db0 <Sciclient_rmPsIsEmpty> @ imm = #0xfb58
700a5258: b1c8         	cbz	r0, 0x700a528e <Sciclient_rmIrqFindRoute+0x21e> @ imm = #0x32
700a525a: e7ff         	b	0x700a525c <Sciclient_rmIrqFindRoute+0x1ec> @ imm = #-0x2
700a525c: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a5260: 3001         	adds	r0, #0x1
700a5262: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a5266: 9804         	ldr	r0, [sp, #0x10]
700a5268: 9005         	str	r0, [sp, #0x14]
700a526a: 2000         	movs	r0, #0x0
700a526c: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a5270: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a5274: 9001         	str	r0, [sp, #0x4]
700a5276: f010 fceb    	bl	0x700b5c50 <Sciclient_rmPsGetMaxPsp> @ imm = #0x109d6
700a527a: 4601         	mov	r1, r0
700a527c: 9801         	ldr	r0, [sp, #0x4]
700a527e: 4288         	cmp	r0, r1
700a5280: db04         	blt	0x700a528c <Sciclient_rmIrqFindRoute+0x21c> @ imm = #0x8
700a5282: e7ff         	b	0x700a5284 <Sciclient_rmIrqFindRoute+0x214> @ imm = #-0x2
700a5284: f04f 30ff    	mov.w	r0, #0xffffffff
700a5288: 9008         	str	r0, [sp, #0x20]
700a528a: e012         	b	0x700a52b2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x24
700a528c: e00f         	b	0x700a52ae <Sciclient_rmIrqFindRoute+0x23e> @ imm = #0x1e
700a528e: a805         	add	r0, sp, #0x14
700a5290: f10d 011a    	add.w	r1, sp, #0x1a
700a5294: f00b f864    	bl	0x700b0360 <Sciclient_rmPsPop> @ imm = #0xb0c8
700a5298: 9008         	str	r0, [sp, #0x20]
700a529a: 9808         	ldr	r0, [sp, #0x20]
700a529c: b108         	cbz	r0, 0x700a52a2 <Sciclient_rmIrqFindRoute+0x232> @ imm = #0x2
700a529e: e7ff         	b	0x700a52a0 <Sciclient_rmIrqFindRoute+0x230> @ imm = #-0x2
700a52a0: e007         	b	0x700a52b2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0xe
700a52a2: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a52a6: 3001         	adds	r0, #0x1
700a52a8: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a52ac: e7ff         	b	0x700a52ae <Sciclient_rmIrqFindRoute+0x23e> @ imm = #-0x2
700a52ae: e7ff         	b	0x700a52b0 <Sciclient_rmIrqFindRoute+0x240> @ imm = #-0x2
700a52b0: e72f         	b	0x700a5112 <Sciclient_rmIrqFindRoute+0xa2> @ imm = #-0x1a2
700a52b2: 9808         	ldr	r0, [sp, #0x20]
700a52b4: b00a         	add	sp, #0x28
700a52b6: bd80         	pop	{r7, pc}
		...

700a52c0 <UART_fifoConfig>:
700a52c0: b580         	push	{r7, lr}
700a52c2: b092         	sub	sp, #0x48
700a52c4: 9011         	str	r0, [sp, #0x44]
700a52c6: 9110         	str	r1, [sp, #0x40]
700a52c8: 2000         	movs	r0, #0x0
700a52ca: 900c         	str	r0, [sp, #0x30]
700a52cc: 9810         	ldr	r0, [sp, #0x40]
700a52ce: f3c0 6083    	ubfx	r0, r0, #0x1a, #0x4
700a52d2: 900b         	str	r0, [sp, #0x2c]
700a52d4: 9810         	ldr	r0, [sp, #0x40]
700a52d6: f3c0 5083    	ubfx	r0, r0, #0x16, #0x4
700a52da: 900a         	str	r0, [sp, #0x28]
700a52dc: 9810         	ldr	r0, [sp, #0x40]
700a52de: f3c0 3087    	ubfx	r0, r0, #0xe, #0x8
700a52e2: 9009         	str	r0, [sp, #0x24]
700a52e4: 9810         	ldr	r0, [sp, #0x40]
700a52e6: f3c0 1087    	ubfx	r0, r0, #0x6, #0x8
700a52ea: 9008         	str	r0, [sp, #0x20]
700a52ec: 9810         	ldr	r0, [sp, #0x40]
700a52ee: f3c0 1040    	ubfx	r0, r0, #0x5, #0x1
700a52f2: 9007         	str	r0, [sp, #0x1c]
700a52f4: 9810         	ldr	r0, [sp, #0x40]
700a52f6: f3c0 1000    	ubfx	r0, r0, #0x4, #0x1
700a52fa: 9006         	str	r0, [sp, #0x18]
700a52fc: 9810         	ldr	r0, [sp, #0x40]
700a52fe: f3c0 00c0    	ubfx	r0, r0, #0x3, #0x1
700a5302: 9005         	str	r0, [sp, #0x14]
700a5304: 9810         	ldr	r0, [sp, #0x40]
700a5306: f000 0007    	and	r0, r0, #0x7
700a530a: 9004         	str	r0, [sp, #0x10]
700a530c: 9811         	ldr	r0, [sp, #0x44]
700a530e: f00f f8c7    	bl	0x700b44a0 <UART_enhanFuncEnable> @ imm = #0xf18e
700a5312: 900f         	str	r0, [sp, #0x3c]
700a5314: 9811         	ldr	r0, [sp, #0x44]
700a5316: f00a fda3    	bl	0x700afe60 <UART_subConfigTCRTLRModeEn> @ imm = #0xab46
700a531a: 900e         	str	r0, [sp, #0x38]
700a531c: 980c         	ldr	r0, [sp, #0x30]
700a531e: f040 0001    	orr	r0, r0, #0x1
700a5322: 900c         	str	r0, [sp, #0x30]
700a5324: 980a         	ldr	r0, [sp, #0x28]
700a5326: 2801         	cmp	r0, #0x1
700a5328: d033         	beq	0x700a5392 <UART_fifoConfig+0xd2> @ imm = #0x66
700a532a: e7ff         	b	0x700a532c <UART_fifoConfig+0x6c> @ imm = #-0x2
700a532c: 9811         	ldr	r0, [sp, #0x44]
700a532e: 3040         	adds	r0, #0x40
700a5330: 2180         	movs	r1, #0x80
700a5332: 2207         	movs	r2, #0x7
700a5334: 2300         	movs	r3, #0x0
700a5336: 9303         	str	r3, [sp, #0xc]
700a5338: f00f fb12    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf624
700a533c: 9b03         	ldr	r3, [sp, #0xc]
700a533e: 9811         	ldr	r0, [sp, #0x44]
700a5340: 301c         	adds	r0, #0x1c
700a5342: 21f0         	movs	r1, #0xf0
700a5344: 2204         	movs	r2, #0x4
700a5346: f00f fb0b    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf616
700a534a: 980c         	ldr	r0, [sp, #0x30]
700a534c: f020 00c0    	bic	r0, r0, #0xc0
700a5350: 900c         	str	r0, [sp, #0x30]
700a5352: 9808         	ldr	r0, [sp, #0x20]
700a5354: 2808         	cmp	r0, #0x8
700a5356: d00c         	beq	0x700a5372 <UART_fifoConfig+0xb2> @ imm = #0x18
700a5358: e7ff         	b	0x700a535a <UART_fifoConfig+0x9a> @ imm = #-0x2
700a535a: 9808         	ldr	r0, [sp, #0x20]
700a535c: 2810         	cmp	r0, #0x10
700a535e: d008         	beq	0x700a5372 <UART_fifoConfig+0xb2> @ imm = #0x10
700a5360: e7ff         	b	0x700a5362 <UART_fifoConfig+0xa2> @ imm = #-0x2
700a5362: 9808         	ldr	r0, [sp, #0x20]
700a5364: 2838         	cmp	r0, #0x38
700a5366: d004         	beq	0x700a5372 <UART_fifoConfig+0xb2> @ imm = #0x8
700a5368: e7ff         	b	0x700a536a <UART_fifoConfig+0xaa> @ imm = #-0x2
700a536a: 9808         	ldr	r0, [sp, #0x20]
700a536c: 283c         	cmp	r0, #0x3c
700a536e: d107         	bne	0x700a5380 <UART_fifoConfig+0xc0> @ imm = #0xe
700a5370: e7ff         	b	0x700a5372 <UART_fifoConfig+0xb2> @ imm = #-0x2
700a5372: 9808         	ldr	r0, [sp, #0x20]
700a5374: f000 01c0    	and	r1, r0, #0xc0
700a5378: 980c         	ldr	r0, [sp, #0x30]
700a537a: 4308         	orrs	r0, r1
700a537c: 900c         	str	r0, [sp, #0x30]
700a537e: e007         	b	0x700a5390 <UART_fifoConfig+0xd0> @ imm = #0xe
700a5380: 9811         	ldr	r0, [sp, #0x44]
700a5382: 301c         	adds	r0, #0x1c
700a5384: 9b08         	ldr	r3, [sp, #0x20]
700a5386: 21f0         	movs	r1, #0xf0
700a5388: 2204         	movs	r2, #0x4
700a538a: f00f fae9    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf5d2
700a538e: e7ff         	b	0x700a5390 <UART_fifoConfig+0xd0> @ imm = #-0x2
700a5390: e01d         	b	0x700a53ce <UART_fifoConfig+0x10e> @ imm = #0x3a
700a5392: 9808         	ldr	r0, [sp, #0x20]
700a5394: f000 003f    	and	r0, r0, #0x3f
700a5398: 9008         	str	r0, [sp, #0x20]
700a539a: 9808         	ldr	r0, [sp, #0x20]
700a539c: f3c0 0083    	ubfx	r0, r0, #0x2, #0x4
700a53a0: 900d         	str	r0, [sp, #0x34]
700a53a2: 9808         	ldr	r0, [sp, #0x20]
700a53a4: f000 0103    	and	r1, r0, #0x3
700a53a8: 980c         	ldr	r0, [sp, #0x30]
700a53aa: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700a53ae: 900c         	str	r0, [sp, #0x30]
700a53b0: 9811         	ldr	r0, [sp, #0x44]
700a53b2: 3040         	adds	r0, #0x40
700a53b4: 2180         	movs	r1, #0x80
700a53b6: 2207         	movs	r2, #0x7
700a53b8: 2301         	movs	r3, #0x1
700a53ba: f00f fad1    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf5a2
700a53be: 9811         	ldr	r0, [sp, #0x44]
700a53c0: 301c         	adds	r0, #0x1c
700a53c2: 9b0d         	ldr	r3, [sp, #0x34]
700a53c4: 21f0         	movs	r1, #0xf0
700a53c6: 2204         	movs	r2, #0x4
700a53c8: f00f faca    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf594
700a53cc: e7ff         	b	0x700a53ce <UART_fifoConfig+0x10e> @ imm = #-0x2
700a53ce: 980b         	ldr	r0, [sp, #0x2c]
700a53d0: 2801         	cmp	r0, #0x1
700a53d2: d033         	beq	0x700a543c <UART_fifoConfig+0x17c> @ imm = #0x66
700a53d4: e7ff         	b	0x700a53d6 <UART_fifoConfig+0x116> @ imm = #-0x2
700a53d6: 9811         	ldr	r0, [sp, #0x44]
700a53d8: 3040         	adds	r0, #0x40
700a53da: 2140         	movs	r1, #0x40
700a53dc: 2206         	movs	r2, #0x6
700a53de: 2300         	movs	r3, #0x0
700a53e0: 9302         	str	r3, [sp, #0x8]
700a53e2: f00f fabd    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf57a
700a53e6: 9b02         	ldr	r3, [sp, #0x8]
700a53e8: 9811         	ldr	r0, [sp, #0x44]
700a53ea: 301c         	adds	r0, #0x1c
700a53ec: 210f         	movs	r1, #0xf
700a53ee: 461a         	mov	r2, r3
700a53f0: f00f fab6    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf56c
700a53f4: 980c         	ldr	r0, [sp, #0x30]
700a53f6: f020 0030    	bic	r0, r0, #0x30
700a53fa: 900c         	str	r0, [sp, #0x30]
700a53fc: 9809         	ldr	r0, [sp, #0x24]
700a53fe: 2808         	cmp	r0, #0x8
700a5400: d00c         	beq	0x700a541c <UART_fifoConfig+0x15c> @ imm = #0x18
700a5402: e7ff         	b	0x700a5404 <UART_fifoConfig+0x144> @ imm = #-0x2
700a5404: 9809         	ldr	r0, [sp, #0x24]
700a5406: 2810         	cmp	r0, #0x10
700a5408: d008         	beq	0x700a541c <UART_fifoConfig+0x15c> @ imm = #0x10
700a540a: e7ff         	b	0x700a540c <UART_fifoConfig+0x14c> @ imm = #-0x2
700a540c: 9809         	ldr	r0, [sp, #0x24]
700a540e: 2820         	cmp	r0, #0x20
700a5410: d004         	beq	0x700a541c <UART_fifoConfig+0x15c> @ imm = #0x8
700a5412: e7ff         	b	0x700a5414 <UART_fifoConfig+0x154> @ imm = #-0x2
700a5414: 9809         	ldr	r0, [sp, #0x24]
700a5416: 2838         	cmp	r0, #0x38
700a5418: d107         	bne	0x700a542a <UART_fifoConfig+0x16a> @ imm = #0xe
700a541a: e7ff         	b	0x700a541c <UART_fifoConfig+0x15c> @ imm = #-0x2
700a541c: 9809         	ldr	r0, [sp, #0x24]
700a541e: f000 0130    	and	r1, r0, #0x30
700a5422: 980c         	ldr	r0, [sp, #0x30]
700a5424: 4308         	orrs	r0, r1
700a5426: 900c         	str	r0, [sp, #0x30]
700a5428: e007         	b	0x700a543a <UART_fifoConfig+0x17a> @ imm = #0xe
700a542a: 9811         	ldr	r0, [sp, #0x44]
700a542c: 301c         	adds	r0, #0x1c
700a542e: 9b09         	ldr	r3, [sp, #0x24]
700a5430: 210f         	movs	r1, #0xf
700a5432: 2200         	movs	r2, #0x0
700a5434: f00f fa94    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf528
700a5438: e7ff         	b	0x700a543a <UART_fifoConfig+0x17a> @ imm = #-0x2
700a543a: e01d         	b	0x700a5478 <UART_fifoConfig+0x1b8> @ imm = #0x3a
700a543c: 9809         	ldr	r0, [sp, #0x24]
700a543e: f000 003f    	and	r0, r0, #0x3f
700a5442: 9009         	str	r0, [sp, #0x24]
700a5444: 9809         	ldr	r0, [sp, #0x24]
700a5446: f3c0 0083    	ubfx	r0, r0, #0x2, #0x4
700a544a: 900d         	str	r0, [sp, #0x34]
700a544c: 9809         	ldr	r0, [sp, #0x24]
700a544e: f000 0103    	and	r1, r0, #0x3
700a5452: 980c         	ldr	r0, [sp, #0x30]
700a5454: ea40 1001    	orr.w	r0, r0, r1, lsl #4
700a5458: 900c         	str	r0, [sp, #0x30]
700a545a: 9811         	ldr	r0, [sp, #0x44]
700a545c: 3040         	adds	r0, #0x40
700a545e: 2140         	movs	r1, #0x40
700a5460: 2206         	movs	r2, #0x6
700a5462: 2301         	movs	r3, #0x1
700a5464: f00f fa7c    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf4f8
700a5468: 9811         	ldr	r0, [sp, #0x44]
700a546a: 301c         	adds	r0, #0x1c
700a546c: 9b0d         	ldr	r3, [sp, #0x34]
700a546e: 210f         	movs	r1, #0xf
700a5470: 2200         	movs	r2, #0x0
700a5472: f00f fa75    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf4ea
700a5476: e7ff         	b	0x700a5478 <UART_fifoConfig+0x1b8> @ imm = #-0x2
700a5478: 9805         	ldr	r0, [sp, #0x14]
700a547a: b9a8         	cbnz	r0, 0x700a54a8 <UART_fifoConfig+0x1e8> @ imm = #0x2a
700a547c: e7ff         	b	0x700a547e <UART_fifoConfig+0x1be> @ imm = #-0x2
700a547e: 9811         	ldr	r0, [sp, #0x44]
700a5480: 3040         	adds	r0, #0x40
700a5482: 2101         	movs	r1, #0x1
700a5484: 2300         	movs	r3, #0x0
700a5486: 461a         	mov	r2, r3
700a5488: f00f fa6a    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf4d4
700a548c: 9804         	ldr	r0, [sp, #0x10]
700a548e: f000 0001    	and	r0, r0, #0x1
700a5492: 9004         	str	r0, [sp, #0x10]
700a5494: 980c         	ldr	r0, [sp, #0x30]
700a5496: f020 0008    	bic	r0, r0, #0x8
700a549a: 900c         	str	r0, [sp, #0x30]
700a549c: 9904         	ldr	r1, [sp, #0x10]
700a549e: 980c         	ldr	r0, [sp, #0x30]
700a54a0: ea40 00c1    	orr.w	r0, r0, r1, lsl #3
700a54a4: 900c         	str	r0, [sp, #0x30]
700a54a6: e013         	b	0x700a54d0 <UART_fifoConfig+0x210> @ imm = #0x26
700a54a8: 9804         	ldr	r0, [sp, #0x10]
700a54aa: f000 0003    	and	r0, r0, #0x3
700a54ae: 9004         	str	r0, [sp, #0x10]
700a54b0: 9811         	ldr	r0, [sp, #0x44]
700a54b2: 3040         	adds	r0, #0x40
700a54b4: 2200         	movs	r2, #0x0
700a54b6: 2301         	movs	r3, #0x1
700a54b8: 9301         	str	r3, [sp, #0x4]
700a54ba: 4619         	mov	r1, r3
700a54bc: f00f fa50    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf4a0
700a54c0: 9a01         	ldr	r2, [sp, #0x4]
700a54c2: 9811         	ldr	r0, [sp, #0x44]
700a54c4: 3040         	adds	r0, #0x40
700a54c6: 9b04         	ldr	r3, [sp, #0x10]
700a54c8: 2106         	movs	r1, #0x6
700a54ca: f00f fa49    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0xf492
700a54ce: e7ff         	b	0x700a54d0 <UART_fifoConfig+0x210> @ imm = #-0x2
700a54d0: 9906         	ldr	r1, [sp, #0x18]
700a54d2: 980c         	ldr	r0, [sp, #0x30]
700a54d4: ea40 0041    	orr.w	r0, r0, r1, lsl #1
700a54d8: 900c         	str	r0, [sp, #0x30]
700a54da: 9907         	ldr	r1, [sp, #0x1c]
700a54dc: 980c         	ldr	r0, [sp, #0x30]
700a54de: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700a54e2: 900c         	str	r0, [sp, #0x30]
700a54e4: 9811         	ldr	r0, [sp, #0x44]
700a54e6: 990c         	ldr	r1, [sp, #0x30]
700a54e8: f00c ff02    	bl	0x700b22f0 <UART_fifoRegisterWrite> @ imm = #0xce04
700a54ec: 9811         	ldr	r0, [sp, #0x44]
700a54ee: 990e         	ldr	r1, [sp, #0x38]
700a54f0: f00b fbc6    	bl	0x700b0c80 <UART_tcrTlrBitValRestore> @ imm = #0xb78c
700a54f4: 9811         	ldr	r0, [sp, #0x44]
700a54f6: 990f         	ldr	r1, [sp, #0x3c]
700a54f8: f00f fa52    	bl	0x700b49a0 <UART_enhanFuncBitValRestore> @ imm = #0xf4a4
700a54fc: 980c         	ldr	r0, [sp, #0x30]
700a54fe: b012         	add	sp, #0x48
700a5500: bd80         	pop	{r7, pc}
		...
700a550e: 0000         	movs	r0, r0

700a5510 <UART_lld_controllerIsr>:
700a5510: b580         	push	{r7, lr}
700a5512: b08a         	sub	sp, #0x28
700a5514: 9009         	str	r0, [sp, #0x24]
700a5516: 2001         	movs	r0, #0x1
700a5518: 9005         	str	r0, [sp, #0x14]
700a551a: 2000         	movs	r0, #0x0
700a551c: 9004         	str	r0, [sp, #0x10]
700a551e: 9809         	ldr	r0, [sp, #0x24]
700a5520: 2800         	cmp	r0, #0x0
700a5522: f000 8111    	beq.w	0x700a5748 <UART_lld_controllerIsr+0x238> @ imm = #0x222
700a5526: e7ff         	b	0x700a5528 <UART_lld_controllerIsr+0x18> @ imm = #-0x2
700a5528: 9809         	ldr	r0, [sp, #0x24]
700a552a: 9006         	str	r0, [sp, #0x18]
700a552c: 9806         	ldr	r0, [sp, #0x18]
700a552e: 6840         	ldr	r0, [r0, #0x4]
700a5530: 9001         	str	r0, [sp, #0x4]
700a5532: e7ff         	b	0x700a5534 <UART_lld_controllerIsr+0x24> @ imm = #-0x2
700a5534: 9805         	ldr	r0, [sp, #0x14]
700a5536: 2801         	cmp	r0, #0x1
700a5538: f040 8105    	bne.w	0x700a5746 <UART_lld_controllerIsr+0x236> @ imm = #0x20a
700a553c: e7ff         	b	0x700a553e <UART_lld_controllerIsr+0x2e> @ imm = #-0x2
700a553e: 9806         	ldr	r0, [sp, #0x18]
700a5540: 6800         	ldr	r0, [r0]
700a5542: f00e faed    	bl	0x700b3b20 <UART_getIntrIdentityStatus> @ imm = #0xe5da
700a5546: 9008         	str	r0, [sp, #0x20]
700a5548: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a554c: 0740         	lsls	r0, r0, #0x1d
700a554e: 2800         	cmp	r0, #0x0
700a5550: d561         	bpl	0x700a5616 <UART_lld_controllerIsr+0x106> @ imm = #0xc2
700a5552: e7ff         	b	0x700a5554 <UART_lld_controllerIsr+0x44> @ imm = #-0x2
700a5554: 9808         	ldr	r0, [sp, #0x20]
700a5556: f000 0006    	and	r0, r0, #0x6
700a555a: 2806         	cmp	r0, #0x6
700a555c: d104         	bne	0x700a5568 <UART_lld_controllerIsr+0x58> @ imm = #0x8
700a555e: e7ff         	b	0x700a5560 <UART_lld_controllerIsr+0x50> @ imm = #-0x2
700a5560: 9806         	ldr	r0, [sp, #0x18]
700a5562: f004 fc2d    	bl	0x700a9dc0 <UART_procLineStatusErr> @ imm = #0x485a
700a5566: e055         	b	0x700a5614 <UART_lld_controllerIsr+0x104> @ imm = #0xaa
700a5568: 9808         	ldr	r0, [sp, #0x20]
700a556a: f000 000c    	and	r0, r0, #0xc
700a556e: 280c         	cmp	r0, #0xc
700a5570: d10a         	bne	0x700a5588 <UART_lld_controllerIsr+0x78> @ imm = #0x14
700a5572: e7ff         	b	0x700a5574 <UART_lld_controllerIsr+0x64> @ imm = #-0x2
700a5574: 9806         	ldr	r0, [sp, #0x18]
700a5576: 6800         	ldr	r0, [r0]
700a5578: 2105         	movs	r1, #0x5
700a557a: f007 feb1    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #0x7d62
700a557e: 9906         	ldr	r1, [sp, #0x18]
700a5580: 6a08         	ldr	r0, [r1, #0x20]
700a5582: 3001         	adds	r0, #0x1
700a5584: 6208         	str	r0, [r1, #0x20]
700a5586: e7ff         	b	0x700a5588 <UART_lld_controllerIsr+0x78> @ imm = #-0x2
700a5588: 9806         	ldr	r0, [sp, #0x18]
700a558a: 69c0         	ldr	r0, [r0, #0x1c]
700a558c: b3a8         	cbz	r0, 0x700a55fa <UART_lld_controllerIsr+0xea> @ imm = #0x6a
700a558e: e7ff         	b	0x700a5590 <UART_lld_controllerIsr+0x80> @ imm = #-0x2
700a5590: 9806         	ldr	r0, [sp, #0x18]
700a5592: 69c1         	ldr	r1, [r0, #0x1c]
700a5594: f00b fe5c    	bl	0x700b1250 <UART_readData> @ imm = #0xbcb8
700a5598: 9906         	ldr	r1, [sp, #0x18]
700a559a: 61c8         	str	r0, [r1, #0x1c]
700a559c: 9806         	ldr	r0, [sp, #0x18]
700a559e: 69c0         	ldr	r0, [r0, #0x1c]
700a55a0: b130         	cbz	r0, 0x700a55b0 <UART_lld_controllerIsr+0xa0> @ imm = #0xc
700a55a2: e7ff         	b	0x700a55a4 <UART_lld_controllerIsr+0x94> @ imm = #-0x2
700a55a4: 9806         	ldr	r0, [sp, #0x18]
700a55a6: 6840         	ldr	r0, [r0, #0x4]
700a55a8: 6940         	ldr	r0, [r0, #0x14]
700a55aa: 2801         	cmp	r0, #0x1
700a55ac: d11e         	bne	0x700a55ec <UART_lld_controllerIsr+0xdc> @ imm = #0x3c
700a55ae: e7ff         	b	0x700a55b0 <UART_lld_controllerIsr+0xa0> @ imm = #-0x2
700a55b0: 9806         	ldr	r0, [sp, #0x18]
700a55b2: 6800         	ldr	r0, [r0]
700a55b4: 2105         	movs	r1, #0x5
700a55b6: f007 fe93    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #0x7d26
700a55ba: 9906         	ldr	r1, [sp, #0x18]
700a55bc: 6948         	ldr	r0, [r1, #0x14]
700a55be: 698a         	ldr	r2, [r1, #0x18]
700a55c0: 1a80         	subs	r0, r0, r2
700a55c2: 6148         	str	r0, [r1, #0x14]
700a55c4: 9806         	ldr	r0, [sp, #0x18]
700a55c6: 6a80         	ldr	r0, [r0, #0x28]
700a55c8: b138         	cbz	r0, 0x700a55da <UART_lld_controllerIsr+0xca> @ imm = #0xe
700a55ca: e7ff         	b	0x700a55cc <UART_lld_controllerIsr+0xbc> @ imm = #-0x2
700a55cc: 9906         	ldr	r1, [sp, #0x18]
700a55ce: 6988         	ldr	r0, [r1, #0x18]
700a55d0: 62c8         	str	r0, [r1, #0x2c]
700a55d2: 9906         	ldr	r1, [sp, #0x18]
700a55d4: 2000         	movs	r0, #0x0
700a55d6: 6348         	str	r0, [r1, #0x34]
700a55d8: e7ff         	b	0x700a55da <UART_lld_controllerIsr+0xca> @ imm = #-0x2
700a55da: 9806         	ldr	r0, [sp, #0x18]
700a55dc: 6841         	ldr	r1, [r0, #0x4]
700a55de: 6dc9         	ldr	r1, [r1, #0x5c]
700a55e0: 4788         	blx	r1
700a55e2: 9806         	ldr	r0, [sp, #0x18]
700a55e4: 3028         	adds	r0, #0x28
700a55e6: f00f ff63    	bl	0x700b54b0 <UART_lld_Transaction_deInit> @ imm = #0xfec6
700a55ea: e005         	b	0x700a55f8 <UART_lld_controllerIsr+0xe8> @ imm = #0xa
700a55ec: 9806         	ldr	r0, [sp, #0x18]
700a55ee: 6800         	ldr	r0, [r0]
700a55f0: 2105         	movs	r1, #0x5
700a55f2: f007 fcb5    	bl	0x700acf60 <UART_intrEnable> @ imm = #0x796a
700a55f6: e7ff         	b	0x700a55f8 <UART_lld_controllerIsr+0xe8> @ imm = #-0x2
700a55f8: e00b         	b	0x700a5612 <UART_lld_controllerIsr+0x102> @ imm = #0x16
700a55fa: 9806         	ldr	r0, [sp, #0x18]
700a55fc: 6800         	ldr	r0, [r0]
700a55fe: f10d 011f    	add.w	r1, sp, #0x1f
700a5602: f00d f9f5    	bl	0x700b29f0 <UART_getChar> @ imm = #0xd3ea
700a5606: 9806         	ldr	r0, [sp, #0x18]
700a5608: 6800         	ldr	r0, [r0]
700a560a: 2105         	movs	r1, #0x5
700a560c: f007 fe68    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #0x7cd0
700a5610: e7ff         	b	0x700a5612 <UART_lld_controllerIsr+0x102> @ imm = #-0x2
700a5612: e7ff         	b	0x700a5614 <UART_lld_controllerIsr+0x104> @ imm = #-0x2
700a5614: e096         	b	0x700a5744 <UART_lld_controllerIsr+0x234> @ imm = #0x12c
700a5616: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a561a: 0780         	lsls	r0, r0, #0x1e
700a561c: 2800         	cmp	r0, #0x0
700a561e: d57a         	bpl	0x700a5716 <UART_lld_controllerIsr+0x206> @ imm = #0xf4
700a5620: e7ff         	b	0x700a5622 <UART_lld_controllerIsr+0x112> @ imm = #-0x2
700a5622: 9806         	ldr	r0, [sp, #0x18]
700a5624: 6900         	ldr	r0, [r0, #0x10]
700a5626: 2800         	cmp	r0, #0x0
700a5628: d06e         	beq	0x700a5708 <UART_lld_controllerIsr+0x1f8> @ imm = #0xdc
700a562a: e7ff         	b	0x700a562c <UART_lld_controllerIsr+0x11c> @ imm = #-0x2
700a562c: 9806         	ldr	r0, [sp, #0x18]
700a562e: 6901         	ldr	r1, [r0, #0x10]
700a5630: f00d fa0e    	bl	0x700b2a50 <UART_writeData> @ imm = #0xd41c
700a5634: 9906         	ldr	r1, [sp, #0x18]
700a5636: 6108         	str	r0, [r1, #0x10]
700a5638: 9806         	ldr	r0, [sp, #0x18]
700a563a: 6900         	ldr	r0, [r0, #0x10]
700a563c: 2800         	cmp	r0, #0x0
700a563e: d162         	bne	0x700a5706 <UART_lld_controllerIsr+0x1f6> @ imm = #0xc4
700a5640: e7ff         	b	0x700a5642 <UART_lld_controllerIsr+0x132> @ imm = #-0x2
700a5642: 9801         	ldr	r0, [sp, #0x4]
700a5644: 6d40         	ldr	r0, [r0, #0x54]
700a5646: 4780         	blx	r0
700a5648: 9003         	str	r0, [sp, #0xc]
700a564a: e7ff         	b	0x700a564c <UART_lld_controllerIsr+0x13c> @ imm = #-0x2
700a564c: 9806         	ldr	r0, [sp, #0x18]
700a564e: 6800         	ldr	r0, [r0]
700a5650: f00e fba6    	bl	0x700b3da0 <UART_readLineStatus> @ imm = #0xe74c
700a5654: 9004         	str	r0, [sp, #0x10]
700a5656: 9801         	ldr	r0, [sp, #0x4]
700a5658: 6d40         	ldr	r0, [r0, #0x54]
700a565a: 4780         	blx	r0
700a565c: 9903         	ldr	r1, [sp, #0xc]
700a565e: 1a40         	subs	r0, r0, r1
700a5660: 9002         	str	r0, [sp, #0x8]
700a5662: e7ff         	b	0x700a5664 <UART_lld_controllerIsr+0x154> @ imm = #-0x2
700a5664: 9804         	ldr	r0, [sp, #0x10]
700a5666: f000 0160    	and	r1, r0, #0x60
700a566a: 2000         	movs	r0, #0x0
700a566c: 2960         	cmp	r1, #0x60
700a566e: 9000         	str	r0, [sp]
700a5670: d00d         	beq	0x700a568e <UART_lld_controllerIsr+0x17e> @ imm = #0x1a
700a5672: e7ff         	b	0x700a5674 <UART_lld_controllerIsr+0x164> @ imm = #-0x2
700a5674: 9802         	ldr	r0, [sp, #0x8]
700a5676: 9906         	ldr	r1, [sp, #0x18]
700a5678: 6e8a         	ldr	r2, [r1, #0x68]
700a567a: 6ec9         	ldr	r1, [r1, #0x6c]
700a567c: 1a80         	subs	r0, r0, r2
700a567e: f04f 0000    	mov.w	r0, #0x0
700a5682: eb70 0101    	sbcs.w	r1, r0, r1
700a5686: bf38         	it	lo
700a5688: 2001         	movlo	r0, #0x1
700a568a: 9000         	str	r0, [sp]
700a568c: e7ff         	b	0x700a568e <UART_lld_controllerIsr+0x17e> @ imm = #-0x2
700a568e: 9800         	ldr	r0, [sp]
700a5690: 07c0         	lsls	r0, r0, #0x1f
700a5692: 2800         	cmp	r0, #0x0
700a5694: d1da         	bne	0x700a564c <UART_lld_controllerIsr+0x13c> @ imm = #-0x4c
700a5696: e7ff         	b	0x700a5698 <UART_lld_controllerIsr+0x188> @ imm = #-0x2
700a5698: 9802         	ldr	r0, [sp, #0x8]
700a569a: 9906         	ldr	r1, [sp, #0x18]
700a569c: 6e8a         	ldr	r2, [r1, #0x68]
700a569e: 6ec9         	ldr	r1, [r1, #0x6c]
700a56a0: 1a80         	subs	r0, r0, r2
700a56a2: f04f 0000    	mov.w	r0, #0x0
700a56a6: 4188         	sbcs	r0, r1
700a56a8: d30e         	blo	0x700a56c8 <UART_lld_controllerIsr+0x1b8> @ imm = #0x1c
700a56aa: e7ff         	b	0x700a56ac <UART_lld_controllerIsr+0x19c> @ imm = #-0x2
700a56ac: f06f 0001    	mvn	r0, #0x1
700a56b0: 9005         	str	r0, [sp, #0x14]
700a56b2: 9906         	ldr	r1, [sp, #0x18]
700a56b4: 2001         	movs	r0, #0x1
700a56b6: 6488         	str	r0, [r1, #0x48]
700a56b8: 9906         	ldr	r1, [sp, #0x18]
700a56ba: 68c8         	ldr	r0, [r1, #0xc]
700a56bc: 6408         	str	r0, [r1, #0x40]
700a56be: 9806         	ldr	r0, [sp, #0x18]
700a56c0: 303c         	adds	r0, #0x3c
700a56c2: f00f fef5    	bl	0x700b54b0 <UART_lld_Transaction_deInit> @ imm = #0xfdea
700a56c6: e01d         	b	0x700a5704 <UART_lld_controllerIsr+0x1f4> @ imm = #0x3a
700a56c8: 9806         	ldr	r0, [sp, #0x18]
700a56ca: 6800         	ldr	r0, [r0]
700a56cc: 2102         	movs	r1, #0x2
700a56ce: f007 fe07    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #0x7c0e
700a56d2: 9906         	ldr	r1, [sp, #0x18]
700a56d4: 6888         	ldr	r0, [r1, #0x8]
700a56d6: 68ca         	ldr	r2, [r1, #0xc]
700a56d8: 1a80         	subs	r0, r0, r2
700a56da: 6088         	str	r0, [r1, #0x8]
700a56dc: 9806         	ldr	r0, [sp, #0x18]
700a56de: 6bc0         	ldr	r0, [r0, #0x3c]
700a56e0: b138         	cbz	r0, 0x700a56f2 <UART_lld_controllerIsr+0x1e2> @ imm = #0xe
700a56e2: e7ff         	b	0x700a56e4 <UART_lld_controllerIsr+0x1d4> @ imm = #-0x2
700a56e4: 9906         	ldr	r1, [sp, #0x18]
700a56e6: 68c8         	ldr	r0, [r1, #0xc]
700a56e8: 6408         	str	r0, [r1, #0x40]
700a56ea: 9906         	ldr	r1, [sp, #0x18]
700a56ec: 2000         	movs	r0, #0x0
700a56ee: 6488         	str	r0, [r1, #0x48]
700a56f0: e7ff         	b	0x700a56f2 <UART_lld_controllerIsr+0x1e2> @ imm = #-0x2
700a56f2: 9806         	ldr	r0, [sp, #0x18]
700a56f4: 6841         	ldr	r1, [r0, #0x4]
700a56f6: 6e09         	ldr	r1, [r1, #0x60]
700a56f8: 4788         	blx	r1
700a56fa: 9806         	ldr	r0, [sp, #0x18]
700a56fc: 303c         	adds	r0, #0x3c
700a56fe: f00f fed7    	bl	0x700b54b0 <UART_lld_Transaction_deInit> @ imm = #0xfdae
700a5702: e7ff         	b	0x700a5704 <UART_lld_controllerIsr+0x1f4> @ imm = #-0x2
700a5704: e7ff         	b	0x700a5706 <UART_lld_controllerIsr+0x1f6> @ imm = #-0x2
700a5706: e005         	b	0x700a5714 <UART_lld_controllerIsr+0x204> @ imm = #0xa
700a5708: 9806         	ldr	r0, [sp, #0x18]
700a570a: 6800         	ldr	r0, [r0]
700a570c: 2102         	movs	r1, #0x2
700a570e: f007 fde7    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #0x7bce
700a5712: e7ff         	b	0x700a5714 <UART_lld_controllerIsr+0x204> @ imm = #-0x2
700a5714: e015         	b	0x700a5742 <UART_lld_controllerIsr+0x232> @ imm = #0x2a
700a5716: 9808         	ldr	r0, [sp, #0x20]
700a5718: f000 000c    	and	r0, r0, #0xc
700a571c: 280c         	cmp	r0, #0xc
700a571e: d10c         	bne	0x700a573a <UART_lld_controllerIsr+0x22a> @ imm = #0x18
700a5720: e7ff         	b	0x700a5722 <UART_lld_controllerIsr+0x212> @ imm = #-0x2
700a5722: 9806         	ldr	r0, [sp, #0x18]
700a5724: 6800         	ldr	r0, [r0]
700a5726: f00e f843    	bl	0x700b37b0 <UART_checkCharsAvailInFifo> @ imm = #0xe086
700a572a: b928         	cbnz	r0, 0x700a5738 <UART_lld_controllerIsr+0x228> @ imm = #0xa
700a572c: e7ff         	b	0x700a572e <UART_lld_controllerIsr+0x21e> @ imm = #-0x2
700a572e: 9806         	ldr	r0, [sp, #0x18]
700a5730: 6800         	ldr	r0, [r0]
700a5732: f00e fd95    	bl	0x700b4260 <UART_i2310WA> @ imm = #0xeb2a
700a5736: e7ff         	b	0x700a5738 <UART_lld_controllerIsr+0x228> @ imm = #-0x2
700a5738: e002         	b	0x700a5740 <UART_lld_controllerIsr+0x230> @ imm = #0x4
700a573a: 2000         	movs	r0, #0x0
700a573c: 9005         	str	r0, [sp, #0x14]
700a573e: e7ff         	b	0x700a5740 <UART_lld_controllerIsr+0x230> @ imm = #-0x2
700a5740: e7ff         	b	0x700a5742 <UART_lld_controllerIsr+0x232> @ imm = #-0x2
700a5742: e7ff         	b	0x700a5744 <UART_lld_controllerIsr+0x234> @ imm = #-0x2
700a5744: e6f6         	b	0x700a5534 <UART_lld_controllerIsr+0x24> @ imm = #-0x214
700a5746: e000         	b	0x700a574a <UART_lld_controllerIsr+0x23a> @ imm = #0x0
700a5748: e7ff         	b	0x700a574a <UART_lld_controllerIsr+0x23a> @ imm = #-0x2
700a574a: b00a         	add	sp, #0x28
700a574c: bd80         	pop	{r7, pc}
700a574e: 0000         	movs	r0, r0

700a5750 <_ntoa_format>:
700a5750: b570         	push	{r4, r5, r6, lr}
700a5752: b08c         	sub	sp, #0x30
700a5754: 4684         	mov	r12, r0
700a5756: 9816         	ldr	r0, [sp, #0x58]
700a5758: 9815         	ldr	r0, [sp, #0x54]
700a575a: 9814         	ldr	r0, [sp, #0x50]
700a575c: 9813         	ldr	r0, [sp, #0x4c]
700a575e: 9812         	ldr	r0, [sp, #0x48]
700a5760: f8dd e044    	ldr.w	lr, [sp, #0x44]
700a5764: f8dd e040    	ldr.w	lr, [sp, #0x40]
700a5768: f8cd c02c    	str.w	r12, [sp, #0x2c]
700a576c: 910a         	str	r1, [sp, #0x28]
700a576e: 9209         	str	r2, [sp, #0x24]
700a5770: 9308         	str	r3, [sp, #0x20]
700a5772: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a5776: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a577a: 0780         	lsls	r0, r0, #0x1e
700a577c: 2800         	cmp	r0, #0x0
700a577e: d454         	bmi	0x700a582a <_ntoa_format+0xda> @ imm = #0xa8
700a5780: e7ff         	b	0x700a5782 <_ntoa_format+0x32> @ imm = #-0x2
700a5782: 9815         	ldr	r0, [sp, #0x54]
700a5784: b1a0         	cbz	r0, 0x700a57b0 <_ntoa_format+0x60> @ imm = #0x28
700a5786: e7ff         	b	0x700a5788 <_ntoa_format+0x38> @ imm = #-0x2
700a5788: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a578c: 07c0         	lsls	r0, r0, #0x1f
700a578e: b178         	cbz	r0, 0x700a57b0 <_ntoa_format+0x60> @ imm = #0x1e
700a5790: e7ff         	b	0x700a5792 <_ntoa_format+0x42> @ imm = #-0x2
700a5792: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a5796: 07c0         	lsls	r0, r0, #0x1f
700a5798: b930         	cbnz	r0, 0x700a57a8 <_ntoa_format+0x58> @ imm = #0xc
700a579a: e7ff         	b	0x700a579c <_ntoa_format+0x4c> @ imm = #-0x2
700a579c: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a57a0: f010 0f0c    	tst.w	r0, #0xc
700a57a4: d004         	beq	0x700a57b0 <_ntoa_format+0x60> @ imm = #0x8
700a57a6: e7ff         	b	0x700a57a8 <_ntoa_format+0x58> @ imm = #-0x2
700a57a8: 9815         	ldr	r0, [sp, #0x54]
700a57aa: 3801         	subs	r0, #0x1
700a57ac: 9015         	str	r0, [sp, #0x54]
700a57ae: e7ff         	b	0x700a57b0 <_ntoa_format+0x60> @ imm = #-0x2
700a57b0: e7ff         	b	0x700a57b2 <_ntoa_format+0x62> @ imm = #-0x2
700a57b2: 9911         	ldr	r1, [sp, #0x44]
700a57b4: 9a14         	ldr	r2, [sp, #0x50]
700a57b6: 2000         	movs	r0, #0x0
700a57b8: 4291         	cmp	r1, r2
700a57ba: 9006         	str	r0, [sp, #0x18]
700a57bc: d207         	bhs	0x700a57ce <_ntoa_format+0x7e> @ imm = #0xe
700a57be: e7ff         	b	0x700a57c0 <_ntoa_format+0x70> @ imm = #-0x2
700a57c0: 9911         	ldr	r1, [sp, #0x44]
700a57c2: 2000         	movs	r0, #0x0
700a57c4: 2920         	cmp	r1, #0x20
700a57c6: bf38         	it	lo
700a57c8: 2001         	movlo	r0, #0x1
700a57ca: 9006         	str	r0, [sp, #0x18]
700a57cc: e7ff         	b	0x700a57ce <_ntoa_format+0x7e> @ imm = #-0x2
700a57ce: 9806         	ldr	r0, [sp, #0x18]
700a57d0: 07c0         	lsls	r0, r0, #0x1f
700a57d2: b138         	cbz	r0, 0x700a57e4 <_ntoa_format+0x94> @ imm = #0xe
700a57d4: e7ff         	b	0x700a57d6 <_ntoa_format+0x86> @ imm = #-0x2
700a57d6: 9910         	ldr	r1, [sp, #0x40]
700a57d8: 9a11         	ldr	r2, [sp, #0x44]
700a57da: 1c50         	adds	r0, r2, #0x1
700a57dc: 9011         	str	r0, [sp, #0x44]
700a57de: 2030         	movs	r0, #0x30
700a57e0: 5488         	strb	r0, [r1, r2]
700a57e2: e7e6         	b	0x700a57b2 <_ntoa_format+0x62> @ imm = #-0x34
700a57e4: e7ff         	b	0x700a57e6 <_ntoa_format+0x96> @ imm = #-0x2
700a57e6: 2000         	movs	r0, #0x0
700a57e8: f89d 1058    	ldrb.w	r1, [sp, #0x58]
700a57ec: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a57f0: 9005         	str	r0, [sp, #0x14]
700a57f2: b171         	cbz	r1, 0x700a5812 <_ntoa_format+0xc2> @ imm = #0x1c
700a57f4: e7ff         	b	0x700a57f6 <_ntoa_format+0xa6> @ imm = #-0x2
700a57f6: 9911         	ldr	r1, [sp, #0x44]
700a57f8: 9a15         	ldr	r2, [sp, #0x54]
700a57fa: 2000         	movs	r0, #0x0
700a57fc: 4291         	cmp	r1, r2
700a57fe: 9005         	str	r0, [sp, #0x14]
700a5800: d207         	bhs	0x700a5812 <_ntoa_format+0xc2> @ imm = #0xe
700a5802: e7ff         	b	0x700a5804 <_ntoa_format+0xb4> @ imm = #-0x2
700a5804: 9911         	ldr	r1, [sp, #0x44]
700a5806: 2000         	movs	r0, #0x0
700a5808: 2920         	cmp	r1, #0x20
700a580a: bf38         	it	lo
700a580c: 2001         	movlo	r0, #0x1
700a580e: 9005         	str	r0, [sp, #0x14]
700a5810: e7ff         	b	0x700a5812 <_ntoa_format+0xc2> @ imm = #-0x2
700a5812: 9805         	ldr	r0, [sp, #0x14]
700a5814: 07c0         	lsls	r0, r0, #0x1f
700a5816: b138         	cbz	r0, 0x700a5828 <_ntoa_format+0xd8> @ imm = #0xe
700a5818: e7ff         	b	0x700a581a <_ntoa_format+0xca> @ imm = #-0x2
700a581a: 9910         	ldr	r1, [sp, #0x40]
700a581c: 9a11         	ldr	r2, [sp, #0x44]
700a581e: 1c50         	adds	r0, r2, #0x1
700a5820: 9011         	str	r0, [sp, #0x44]
700a5822: 2030         	movs	r0, #0x30
700a5824: 5488         	strb	r0, [r1, r2]
700a5826: e7de         	b	0x700a57e6 <_ntoa_format+0x96> @ imm = #-0x44
700a5828: e7ff         	b	0x700a582a <_ntoa_format+0xda> @ imm = #-0x2
700a582a: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a582e: 06c0         	lsls	r0, r0, #0x1b
700a5830: 2800         	cmp	r0, #0x0
700a5832: d569         	bpl	0x700a5908 <_ntoa_format+0x1b8> @ imm = #0xd2
700a5834: e7ff         	b	0x700a5836 <_ntoa_format+0xe6> @ imm = #-0x2
700a5836: f89d 0059    	ldrb.w	r0, [sp, #0x59]
700a583a: 0740         	lsls	r0, r0, #0x1d
700a583c: 2800         	cmp	r0, #0x0
700a583e: d41c         	bmi	0x700a587a <_ntoa_format+0x12a> @ imm = #0x38
700a5840: e7ff         	b	0x700a5842 <_ntoa_format+0xf2> @ imm = #-0x2
700a5842: 9811         	ldr	r0, [sp, #0x44]
700a5844: b1c8         	cbz	r0, 0x700a587a <_ntoa_format+0x12a> @ imm = #0x32
700a5846: e7ff         	b	0x700a5848 <_ntoa_format+0xf8> @ imm = #-0x2
700a5848: 9811         	ldr	r0, [sp, #0x44]
700a584a: 9914         	ldr	r1, [sp, #0x50]
700a584c: 4288         	cmp	r0, r1
700a584e: d005         	beq	0x700a585c <_ntoa_format+0x10c> @ imm = #0xa
700a5850: e7ff         	b	0x700a5852 <_ntoa_format+0x102> @ imm = #-0x2
700a5852: 9811         	ldr	r0, [sp, #0x44]
700a5854: 9915         	ldr	r1, [sp, #0x54]
700a5856: 4288         	cmp	r0, r1
700a5858: d10f         	bne	0x700a587a <_ntoa_format+0x12a> @ imm = #0x1e
700a585a: e7ff         	b	0x700a585c <_ntoa_format+0x10c> @ imm = #-0x2
700a585c: 9811         	ldr	r0, [sp, #0x44]
700a585e: 3801         	subs	r0, #0x1
700a5860: 9011         	str	r0, [sp, #0x44]
700a5862: 9811         	ldr	r0, [sp, #0x44]
700a5864: b140         	cbz	r0, 0x700a5878 <_ntoa_format+0x128> @ imm = #0x10
700a5866: e7ff         	b	0x700a5868 <_ntoa_format+0x118> @ imm = #-0x2
700a5868: 9813         	ldr	r0, [sp, #0x4c]
700a586a: 2810         	cmp	r0, #0x10
700a586c: d104         	bne	0x700a5878 <_ntoa_format+0x128> @ imm = #0x8
700a586e: e7ff         	b	0x700a5870 <_ntoa_format+0x120> @ imm = #-0x2
700a5870: 9811         	ldr	r0, [sp, #0x44]
700a5872: 3801         	subs	r0, #0x1
700a5874: 9011         	str	r0, [sp, #0x44]
700a5876: e7ff         	b	0x700a5878 <_ntoa_format+0x128> @ imm = #-0x2
700a5878: e7ff         	b	0x700a587a <_ntoa_format+0x12a> @ imm = #-0x2
700a587a: 9813         	ldr	r0, [sp, #0x4c]
700a587c: 2810         	cmp	r0, #0x10
700a587e: d111         	bne	0x700a58a4 <_ntoa_format+0x154> @ imm = #0x22
700a5880: e7ff         	b	0x700a5882 <_ntoa_format+0x132> @ imm = #-0x2
700a5882: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a5886: 0680         	lsls	r0, r0, #0x1a
700a5888: 2800         	cmp	r0, #0x0
700a588a: d40b         	bmi	0x700a58a4 <_ntoa_format+0x154> @ imm = #0x16
700a588c: e7ff         	b	0x700a588e <_ntoa_format+0x13e> @ imm = #-0x2
700a588e: 9811         	ldr	r0, [sp, #0x44]
700a5890: 281f         	cmp	r0, #0x1f
700a5892: d807         	bhi	0x700a58a4 <_ntoa_format+0x154> @ imm = #0xe
700a5894: e7ff         	b	0x700a5896 <_ntoa_format+0x146> @ imm = #-0x2
700a5896: 9910         	ldr	r1, [sp, #0x40]
700a5898: 9a11         	ldr	r2, [sp, #0x44]
700a589a: 1c50         	adds	r0, r2, #0x1
700a589c: 9011         	str	r0, [sp, #0x44]
700a589e: 2078         	movs	r0, #0x78
700a58a0: 5488         	strb	r0, [r1, r2]
700a58a2: e025         	b	0x700a58f0 <_ntoa_format+0x1a0> @ imm = #0x4a
700a58a4: 9813         	ldr	r0, [sp, #0x4c]
700a58a6: 2810         	cmp	r0, #0x10
700a58a8: d111         	bne	0x700a58ce <_ntoa_format+0x17e> @ imm = #0x22
700a58aa: e7ff         	b	0x700a58ac <_ntoa_format+0x15c> @ imm = #-0x2
700a58ac: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a58b0: 0680         	lsls	r0, r0, #0x1a
700a58b2: 2800         	cmp	r0, #0x0
700a58b4: d50b         	bpl	0x700a58ce <_ntoa_format+0x17e> @ imm = #0x16
700a58b6: e7ff         	b	0x700a58b8 <_ntoa_format+0x168> @ imm = #-0x2
700a58b8: 9811         	ldr	r0, [sp, #0x44]
700a58ba: 281f         	cmp	r0, #0x1f
700a58bc: d807         	bhi	0x700a58ce <_ntoa_format+0x17e> @ imm = #0xe
700a58be: e7ff         	b	0x700a58c0 <_ntoa_format+0x170> @ imm = #-0x2
700a58c0: 9910         	ldr	r1, [sp, #0x40]
700a58c2: 9a11         	ldr	r2, [sp, #0x44]
700a58c4: 1c50         	adds	r0, r2, #0x1
700a58c6: 9011         	str	r0, [sp, #0x44]
700a58c8: 2058         	movs	r0, #0x58
700a58ca: 5488         	strb	r0, [r1, r2]
700a58cc: e00f         	b	0x700a58ee <_ntoa_format+0x19e> @ imm = #0x1e
700a58ce: 9813         	ldr	r0, [sp, #0x4c]
700a58d0: 2802         	cmp	r0, #0x2
700a58d2: d10b         	bne	0x700a58ec <_ntoa_format+0x19c> @ imm = #0x16
700a58d4: e7ff         	b	0x700a58d6 <_ntoa_format+0x186> @ imm = #-0x2
700a58d6: 9811         	ldr	r0, [sp, #0x44]
700a58d8: 281f         	cmp	r0, #0x1f
700a58da: d807         	bhi	0x700a58ec <_ntoa_format+0x19c> @ imm = #0xe
700a58dc: e7ff         	b	0x700a58de <_ntoa_format+0x18e> @ imm = #-0x2
700a58de: 9910         	ldr	r1, [sp, #0x40]
700a58e0: 9a11         	ldr	r2, [sp, #0x44]
700a58e2: 1c50         	adds	r0, r2, #0x1
700a58e4: 9011         	str	r0, [sp, #0x44]
700a58e6: 2062         	movs	r0, #0x62
700a58e8: 5488         	strb	r0, [r1, r2]
700a58ea: e7ff         	b	0x700a58ec <_ntoa_format+0x19c> @ imm = #-0x2
700a58ec: e7ff         	b	0x700a58ee <_ntoa_format+0x19e> @ imm = #-0x2
700a58ee: e7ff         	b	0x700a58f0 <_ntoa_format+0x1a0> @ imm = #-0x2
700a58f0: 9811         	ldr	r0, [sp, #0x44]
700a58f2: 281f         	cmp	r0, #0x1f
700a58f4: d807         	bhi	0x700a5906 <_ntoa_format+0x1b6> @ imm = #0xe
700a58f6: e7ff         	b	0x700a58f8 <_ntoa_format+0x1a8> @ imm = #-0x2
700a58f8: 9910         	ldr	r1, [sp, #0x40]
700a58fa: 9a11         	ldr	r2, [sp, #0x44]
700a58fc: 1c50         	adds	r0, r2, #0x1
700a58fe: 9011         	str	r0, [sp, #0x44]
700a5900: 2030         	movs	r0, #0x30
700a5902: 5488         	strb	r0, [r1, r2]
700a5904: e7ff         	b	0x700a5906 <_ntoa_format+0x1b6> @ imm = #-0x2
700a5906: e7ff         	b	0x700a5908 <_ntoa_format+0x1b8> @ imm = #-0x2
700a5908: 9811         	ldr	r0, [sp, #0x44]
700a590a: 281f         	cmp	r0, #0x1f
700a590c: d829         	bhi	0x700a5962 <_ntoa_format+0x212> @ imm = #0x52
700a590e: e7ff         	b	0x700a5910 <_ntoa_format+0x1c0> @ imm = #-0x2
700a5910: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a5914: 07c0         	lsls	r0, r0, #0x1f
700a5916: b138         	cbz	r0, 0x700a5928 <_ntoa_format+0x1d8> @ imm = #0xe
700a5918: e7ff         	b	0x700a591a <_ntoa_format+0x1ca> @ imm = #-0x2
700a591a: 9910         	ldr	r1, [sp, #0x40]
700a591c: 9a11         	ldr	r2, [sp, #0x44]
700a591e: 1c50         	adds	r0, r2, #0x1
700a5920: 9011         	str	r0, [sp, #0x44]
700a5922: 202d         	movs	r0, #0x2d
700a5924: 5488         	strb	r0, [r1, r2]
700a5926: e01b         	b	0x700a5960 <_ntoa_format+0x210> @ imm = #0x36
700a5928: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a592c: 0740         	lsls	r0, r0, #0x1d
700a592e: 2800         	cmp	r0, #0x0
700a5930: d507         	bpl	0x700a5942 <_ntoa_format+0x1f2> @ imm = #0xe
700a5932: e7ff         	b	0x700a5934 <_ntoa_format+0x1e4> @ imm = #-0x2
700a5934: 9910         	ldr	r1, [sp, #0x40]
700a5936: 9a11         	ldr	r2, [sp, #0x44]
700a5938: 1c50         	adds	r0, r2, #0x1
700a593a: 9011         	str	r0, [sp, #0x44]
700a593c: 202b         	movs	r0, #0x2b
700a593e: 5488         	strb	r0, [r1, r2]
700a5940: e00d         	b	0x700a595e <_ntoa_format+0x20e> @ imm = #0x1a
700a5942: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a5946: 0700         	lsls	r0, r0, #0x1c
700a5948: 2800         	cmp	r0, #0x0
700a594a: d507         	bpl	0x700a595c <_ntoa_format+0x20c> @ imm = #0xe
700a594c: e7ff         	b	0x700a594e <_ntoa_format+0x1fe> @ imm = #-0x2
700a594e: 9910         	ldr	r1, [sp, #0x40]
700a5950: 9a11         	ldr	r2, [sp, #0x44]
700a5952: 1c50         	adds	r0, r2, #0x1
700a5954: 9011         	str	r0, [sp, #0x44]
700a5956: 2020         	movs	r0, #0x20
700a5958: 5488         	strb	r0, [r1, r2]
700a595a: e7ff         	b	0x700a595c <_ntoa_format+0x20c> @ imm = #-0x2
700a595c: e7ff         	b	0x700a595e <_ntoa_format+0x20e> @ imm = #-0x2
700a595e: e7ff         	b	0x700a5960 <_ntoa_format+0x210> @ imm = #-0x2
700a5960: e7ff         	b	0x700a5962 <_ntoa_format+0x212> @ imm = #-0x2
700a5962: 980b         	ldr	r0, [sp, #0x2c]
700a5964: 990a         	ldr	r1, [sp, #0x28]
700a5966: 9a09         	ldr	r2, [sp, #0x24]
700a5968: 9b08         	ldr	r3, [sp, #0x20]
700a596a: f8dd c040    	ldr.w	r12, [sp, #0x40]
700a596e: 9c11         	ldr	r4, [sp, #0x44]
700a5970: 9d15         	ldr	r5, [sp, #0x54]
700a5972: 9e16         	ldr	r6, [sp, #0x58]
700a5974: 46ee         	mov	lr, sp
700a5976: f8ce 600c    	str.w	r6, [lr, #0xc]
700a597a: f8ce 5008    	str.w	r5, [lr, #0x8]
700a597e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a5982: f8ce c000    	str.w	r12, [lr]
700a5986: f008 fd63    	bl	0x700ae450 <_out_rev>   @ imm = #0x8ac6
700a598a: b00c         	add	sp, #0x30
700a598c: bd70         	pop	{r4, r5, r6, pc}
700a598e: 0000         	movs	r0, r0

700a5990 <Udma_eventRegister>:
700a5990: b5b0         	push	{r4, r5, r7, lr}
700a5992: b088         	sub	sp, #0x20
700a5994: 9007         	str	r0, [sp, #0x1c]
700a5996: 9106         	str	r1, [sp, #0x18]
700a5998: 9205         	str	r2, [sp, #0x14]
700a599a: 2000         	movs	r0, #0x0
700a599c: 9004         	str	r0, [sp, #0x10]
700a599e: 9003         	str	r0, [sp, #0xc]
700a59a0: 9807         	ldr	r0, [sp, #0x1c]
700a59a2: b130         	cbz	r0, 0x700a59b2 <Udma_eventRegister+0x22> @ imm = #0xc
700a59a4: e7ff         	b	0x700a59a6 <Udma_eventRegister+0x16> @ imm = #-0x2
700a59a6: 9806         	ldr	r0, [sp, #0x18]
700a59a8: b118         	cbz	r0, 0x700a59b2 <Udma_eventRegister+0x22> @ imm = #0x6
700a59aa: e7ff         	b	0x700a59ac <Udma_eventRegister+0x1c> @ imm = #-0x2
700a59ac: 9805         	ldr	r0, [sp, #0x14]
700a59ae: b920         	cbnz	r0, 0x700a59ba <Udma_eventRegister+0x2a> @ imm = #0x8
700a59b0: e7ff         	b	0x700a59b2 <Udma_eventRegister+0x22> @ imm = #-0x2
700a59b2: f06f 0001    	mvn	r0, #0x1
700a59b6: 9004         	str	r0, [sp, #0x10]
700a59b8: e7ff         	b	0x700a59ba <Udma_eventRegister+0x2a> @ imm = #-0x2
700a59ba: 9804         	ldr	r0, [sp, #0x10]
700a59bc: b988         	cbnz	r0, 0x700a59e2 <Udma_eventRegister+0x52> @ imm = #0x22
700a59be: e7ff         	b	0x700a59c0 <Udma_eventRegister+0x30> @ imm = #-0x2
700a59c0: 9807         	ldr	r0, [sp, #0x1c]
700a59c2: 9002         	str	r0, [sp, #0x8]
700a59c4: 9802         	ldr	r0, [sp, #0x8]
700a59c6: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a59ca: f64a 31cd    	movw	r1, #0xabcd
700a59ce: f6ca 31dc    	movt	r1, #0xabdc
700a59d2: 4288         	cmp	r0, r1
700a59d4: d004         	beq	0x700a59e0 <Udma_eventRegister+0x50> @ imm = #0x8
700a59d6: e7ff         	b	0x700a59d8 <Udma_eventRegister+0x48> @ imm = #-0x2
700a59d8: f04f 30ff    	mov.w	r0, #0xffffffff
700a59dc: 9004         	str	r0, [sp, #0x10]
700a59de: e7ff         	b	0x700a59e0 <Udma_eventRegister+0x50> @ imm = #-0x2
700a59e0: e7ff         	b	0x700a59e2 <Udma_eventRegister+0x52> @ imm = #-0x2
700a59e2: 9804         	ldr	r0, [sp, #0x10]
700a59e4: b930         	cbnz	r0, 0x700a59f4 <Udma_eventRegister+0x64> @ imm = #0xc
700a59e6: e7ff         	b	0x700a59e8 <Udma_eventRegister+0x58> @ imm = #-0x2
700a59e8: 9802         	ldr	r0, [sp, #0x8]
700a59ea: 9905         	ldr	r1, [sp, #0x14]
700a59ec: f006 fb68    	bl	0x700ac0c0 <Udma_eventCheckParams> @ imm = #0x66d0
700a59f0: 9004         	str	r0, [sp, #0x10]
700a59f2: e7ff         	b	0x700a59f4 <Udma_eventRegister+0x64> @ imm = #-0x2
700a59f4: 9804         	ldr	r0, [sp, #0x10]
700a59f6: bbb0         	cbnz	r0, 0x700a5a66 <Udma_eventRegister+0xd6> @ imm = #0x6c
700a59f8: e7ff         	b	0x700a59fa <Udma_eventRegister+0x6a> @ imm = #-0x2
700a59fa: 9806         	ldr	r0, [sp, #0x18]
700a59fc: 9001         	str	r0, [sp, #0x4]
700a59fe: 9801         	ldr	r0, [sp, #0x4]
700a5a00: 3008         	adds	r0, #0x8
700a5a02: 9905         	ldr	r1, [sp, #0x14]
700a5a04: e8b1 501c    	ldm.w	r1!, {r2, r3, r4, r12, lr}
700a5a08: e8a0 501c    	stm.w	r0!, {r2, r3, r4, r12, lr}
700a5a0c: e8b1 501c    	ldm.w	r1!, {r2, r3, r4, r12, lr}
700a5a10: e8a0 501c    	stm.w	r0!, {r2, r3, r4, r12, lr}
700a5a14: e891 503c    	ldm.w	r1, {r2, r3, r4, r5, r12, lr}
700a5a18: e880 503c    	stm.w	r0, {r2, r3, r4, r5, r12, lr}
700a5a1c: 9802         	ldr	r0, [sp, #0x8]
700a5a1e: 9901         	ldr	r1, [sp, #0x4]
700a5a20: 6008         	str	r0, [r1]
700a5a22: 9901         	ldr	r1, [sp, #0x4]
700a5a24: f64f 70ff    	movw	r0, #0xffff
700a5a28: 6488         	str	r0, [r1, #0x48]
700a5a2a: 9901         	ldr	r1, [sp, #0x4]
700a5a2c: 64c8         	str	r0, [r1, #0x4c]
700a5a2e: 9901         	ldr	r1, [sp, #0x4]
700a5a30: 6508         	str	r0, [r1, #0x50]
700a5a32: 9901         	ldr	r1, [sp, #0x4]
700a5a34: 2000         	movs	r0, #0x0
700a5a36: f6cf 70ff    	movt	r0, #0xffff
700a5a3a: 6548         	str	r0, [r1, #0x54]
700a5a3c: 9901         	ldr	r1, [sp, #0x4]
700a5a3e: 6588         	str	r0, [r1, #0x58]
700a5a40: 9901         	ldr	r1, [sp, #0x4]
700a5a42: 2000         	movs	r0, #0x0
700a5a44: 65c8         	str	r0, [r1, #0x5c]
700a5a46: 9901         	ldr	r1, [sp, #0x4]
700a5a48: 6608         	str	r0, [r1, #0x60]
700a5a4a: 9901         	ldr	r1, [sp, #0x4]
700a5a4c: 6648         	str	r0, [r1, #0x64]
700a5a4e: 9901         	ldr	r1, [sp, #0x4]
700a5a50: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a5a54: f8c1 0088    	str.w	r0, [r1, #0x88]
700a5a58: 9901         	ldr	r1, [sp, #0x4]
700a5a5a: f8c1 0090    	str.w	r0, [r1, #0x90]
700a5a5e: 9901         	ldr	r1, [sp, #0x4]
700a5a60: f8c1 0094    	str.w	r0, [r1, #0x94]
700a5a64: e7ff         	b	0x700a5a66 <Udma_eventRegister+0xd6> @ imm = #-0x2
700a5a66: 9804         	ldr	r0, [sp, #0x10]
700a5a68: 2800         	cmp	r0, #0x0
700a5a6a: f040 809f    	bne.w	0x700a5bac <Udma_eventRegister+0x21c> @ imm = #0x13e
700a5a6e: e7ff         	b	0x700a5a70 <Udma_eventRegister+0xe0> @ imm = #-0x2
700a5a70: 9802         	ldr	r0, [sp, #0x8]
700a5a72: 6800         	ldr	r0, [r0]
700a5a74: b130         	cbz	r0, 0x700a5a84 <Udma_eventRegister+0xf4> @ imm = #0xc
700a5a76: e7ff         	b	0x700a5a78 <Udma_eventRegister+0xe8> @ imm = #-0x2
700a5a78: 9805         	ldr	r0, [sp, #0x14]
700a5a7a: 6800         	ldr	r0, [r0]
700a5a7c: 2802         	cmp	r0, #0x2
700a5a7e: d101         	bne	0x700a5a84 <Udma_eventRegister+0xf4> @ imm = #0x2
700a5a80: e7ff         	b	0x700a5a82 <Udma_eventRegister+0xf2> @ imm = #-0x2
700a5a82: e092         	b	0x700a5baa <Udma_eventRegister+0x21a> @ imm = #0x124
700a5a84: 9802         	ldr	r0, [sp, #0x8]
700a5a86: 9901         	ldr	r1, [sp, #0x4]
700a5a88: f000 f89a    	bl	0x700a5bc0 <Udma_eventAllocResource> @ imm = #0x134
700a5a8c: 9004         	str	r0, [sp, #0x10]
700a5a8e: 9804         	ldr	r0, [sp, #0x10]
700a5a90: b918         	cbnz	r0, 0x700a5a9a <Udma_eventRegister+0x10a> @ imm = #0x6
700a5a92: e7ff         	b	0x700a5a94 <Udma_eventRegister+0x104> @ imm = #-0x2
700a5a94: 2001         	movs	r0, #0x1
700a5a96: 9003         	str	r0, [sp, #0xc]
700a5a98: e000         	b	0x700a5a9c <Udma_eventRegister+0x10c> @ imm = #0x0
700a5a9a: e7ff         	b	0x700a5a9c <Udma_eventRegister+0x10c> @ imm = #-0x2
700a5a9c: 9804         	ldr	r0, [sp, #0x10]
700a5a9e: b9a0         	cbnz	r0, 0x700a5aca <Udma_eventRegister+0x13a> @ imm = #0x28
700a5aa0: e7ff         	b	0x700a5aa2 <Udma_eventRegister+0x112> @ imm = #-0x2
700a5aa2: 9901         	ldr	r1, [sp, #0x4]
700a5aa4: f64a 30cd    	movw	r0, #0xabcd
700a5aa8: f6ca 30dc    	movt	r0, #0xabdc
700a5aac: f8c1 0098    	str.w	r0, [r1, #0x98]
700a5ab0: 9802         	ldr	r0, [sp, #0x8]
700a5ab2: 9901         	ldr	r1, [sp, #0x4]
700a5ab4: f7fd f89c    	bl	0x700a2bf0 <Udma_eventConfig> @ imm = #-0x2ec8
700a5ab8: 9004         	str	r0, [sp, #0x10]
700a5aba: 9804         	ldr	r0, [sp, #0x10]
700a5abc: b918         	cbnz	r0, 0x700a5ac6 <Udma_eventRegister+0x136> @ imm = #0x6
700a5abe: e7ff         	b	0x700a5ac0 <Udma_eventRegister+0x130> @ imm = #-0x2
700a5ac0: 2001         	movs	r0, #0x1
700a5ac2: 9003         	str	r0, [sp, #0xc]
700a5ac4: e000         	b	0x700a5ac8 <Udma_eventRegister+0x138> @ imm = #0x0
700a5ac6: e7ff         	b	0x700a5ac8 <Udma_eventRegister+0x138> @ imm = #-0x2
700a5ac8: e7ff         	b	0x700a5aca <Udma_eventRegister+0x13a> @ imm = #-0x2
700a5aca: 9804         	ldr	r0, [sp, #0x10]
700a5acc: b170         	cbz	r0, 0x700a5aec <Udma_eventRegister+0x15c> @ imm = #0x1c
700a5ace: e7ff         	b	0x700a5ad0 <Udma_eventRegister+0x140> @ imm = #-0x2
700a5ad0: 9803         	ldr	r0, [sp, #0xc]
700a5ad2: 2801         	cmp	r0, #0x1
700a5ad4: d109         	bne	0x700a5aea <Udma_eventRegister+0x15a> @ imm = #0x12
700a5ad6: e7ff         	b	0x700a5ad8 <Udma_eventRegister+0x148> @ imm = #-0x2
700a5ad8: 9802         	ldr	r0, [sp, #0x8]
700a5ada: 9901         	ldr	r1, [sp, #0x4]
700a5adc: f006 fff0    	bl	0x700acac0 <Udma_eventFreeResource> @ imm = #0x6fe0
700a5ae0: 9901         	ldr	r1, [sp, #0x4]
700a5ae2: 2000         	movs	r0, #0x0
700a5ae4: f8c1 0098    	str.w	r0, [r1, #0x98]
700a5ae8: e7ff         	b	0x700a5aea <Udma_eventRegister+0x15a> @ imm = #-0x2
700a5aea: e05d         	b	0x700a5ba8 <Udma_eventRegister+0x218> @ imm = #0xba
700a5aec: 9801         	ldr	r0, [sp, #0x4]
700a5aee: f8d0 0094    	ldr.w	r0, [r0, #0x94]
700a5af2: 3020         	adds	r0, #0x20
700a5af4: 9905         	ldr	r1, [sp, #0x14]
700a5af6: 6248         	str	r0, [r1, #0x24]
700a5af8: 9801         	ldr	r0, [sp, #0x4]
700a5afa: f8d0 0094    	ldr.w	r0, [r0, #0x94]
700a5afe: 3018         	adds	r0, #0x18
700a5b00: 9905         	ldr	r1, [sp, #0x14]
700a5b02: 6288         	str	r0, [r1, #0x28]
700a5b04: 9801         	ldr	r0, [sp, #0x4]
700a5b06: 6d00         	ldr	r0, [r0, #0x50]
700a5b08: f64f 71ff    	movw	r1, #0xffff
700a5b0c: 4288         	cmp	r0, r1
700a5b0e: d017         	beq	0x700a5b40 <Udma_eventRegister+0x1b0> @ imm = #0x2e
700a5b10: e7ff         	b	0x700a5b12 <Udma_eventRegister+0x182> @ imm = #-0x2
700a5b12: 9801         	ldr	r0, [sp, #0x4]
700a5b14: 6d03         	ldr	r3, [r0, #0x50]
700a5b16: f1a3 0120    	sub.w	r1, r3, #0x20
700a5b1a: 2201         	movs	r2, #0x1
700a5b1c: fa02 fc01    	lsl.w	r12, r2, r1
700a5b20: f1c3 0020    	rsb.w	r0, r3, #0x20
700a5b24: fa22 f000    	lsr.w	r0, r2, r0
700a5b28: 2900         	cmp	r1, #0x0
700a5b2a: bf58         	it	pl
700a5b2c: 4660         	movpl	r0, r12
700a5b2e: fa02 f203    	lsl.w	r2, r2, r3
700a5b32: 2900         	cmp	r1, #0x0
700a5b34: bf58         	it	pl
700a5b36: 2200         	movpl	r2, #0x0
700a5b38: 9905         	ldr	r1, [sp, #0x14]
700a5b3a: 630a         	str	r2, [r1, #0x30]
700a5b3c: 6348         	str	r0, [r1, #0x34]
700a5b3e: e004         	b	0x700a5b4a <Udma_eventRegister+0x1ba> @ imm = #0x8
700a5b40: 9905         	ldr	r1, [sp, #0x14]
700a5b42: 2000         	movs	r0, #0x0
700a5b44: 6348         	str	r0, [r1, #0x34]
700a5b46: 6308         	str	r0, [r1, #0x30]
700a5b48: e7ff         	b	0x700a5b4a <Udma_eventRegister+0x1ba> @ imm = #-0x2
700a5b4a: 9801         	ldr	r0, [sp, #0x4]
700a5b4c: 6980         	ldr	r0, [r0, #0x18]
700a5b4e: b948         	cbnz	r0, 0x700a5b64 <Udma_eventRegister+0x1d4> @ imm = #0x12
700a5b50: e7ff         	b	0x700a5b52 <Udma_eventRegister+0x1c2> @ imm = #-0x2
700a5b52: 9801         	ldr	r0, [sp, #0x4]
700a5b54: 6cc0         	ldr	r0, [r0, #0x4c]
700a5b56: 9905         	ldr	r1, [sp, #0x14]
700a5b58: 6388         	str	r0, [r1, #0x38]
700a5b5a: 9801         	ldr	r0, [sp, #0x4]
700a5b5c: 6d80         	ldr	r0, [r0, #0x58]
700a5b5e: 9905         	ldr	r1, [sp, #0x14]
700a5b60: 63c8         	str	r0, [r1, #0x3c]
700a5b62: e00a         	b	0x700a5b7a <Udma_eventRegister+0x1ea> @ imm = #0x14
700a5b64: 9801         	ldr	r0, [sp, #0x4]
700a5b66: 6980         	ldr	r0, [r0, #0x18]
700a5b68: 6cc0         	ldr	r0, [r0, #0x4c]
700a5b6a: 9905         	ldr	r1, [sp, #0x14]
700a5b6c: 6388         	str	r0, [r1, #0x38]
700a5b6e: 9801         	ldr	r0, [sp, #0x4]
700a5b70: 6980         	ldr	r0, [r0, #0x18]
700a5b72: 6d80         	ldr	r0, [r0, #0x58]
700a5b74: 9905         	ldr	r1, [sp, #0x14]
700a5b76: 63c8         	str	r0, [r1, #0x3c]
700a5b78: e7ff         	b	0x700a5b7a <Udma_eventRegister+0x1ea> @ imm = #-0x2
700a5b7a: 9805         	ldr	r0, [sp, #0x14]
700a5b7c: 6a40         	ldr	r0, [r0, #0x24]
700a5b7e: 9901         	ldr	r1, [sp, #0x4]
700a5b80: 62c8         	str	r0, [r1, #0x2c]
700a5b82: 9805         	ldr	r0, [sp, #0x14]
700a5b84: 6a80         	ldr	r0, [r0, #0x28]
700a5b86: 9901         	ldr	r1, [sp, #0x4]
700a5b88: 6308         	str	r0, [r1, #0x30]
700a5b8a: 9905         	ldr	r1, [sp, #0x14]
700a5b8c: 6b08         	ldr	r0, [r1, #0x30]
700a5b8e: 6b4a         	ldr	r2, [r1, #0x34]
700a5b90: 9901         	ldr	r1, [sp, #0x4]
700a5b92: 63ca         	str	r2, [r1, #0x3c]
700a5b94: 6388         	str	r0, [r1, #0x38]
700a5b96: 9805         	ldr	r0, [sp, #0x14]
700a5b98: 6b80         	ldr	r0, [r0, #0x38]
700a5b9a: 9901         	ldr	r1, [sp, #0x4]
700a5b9c: 6408         	str	r0, [r1, #0x40]
700a5b9e: 9805         	ldr	r0, [sp, #0x14]
700a5ba0: 6bc0         	ldr	r0, [r0, #0x3c]
700a5ba2: 9901         	ldr	r1, [sp, #0x4]
700a5ba4: 6448         	str	r0, [r1, #0x44]
700a5ba6: e7ff         	b	0x700a5ba8 <Udma_eventRegister+0x218> @ imm = #-0x2
700a5ba8: e7ff         	b	0x700a5baa <Udma_eventRegister+0x21a> @ imm = #-0x2
700a5baa: e7ff         	b	0x700a5bac <Udma_eventRegister+0x21c> @ imm = #-0x2
700a5bac: 9804         	ldr	r0, [sp, #0x10]
700a5bae: b008         	add	sp, #0x20
700a5bb0: bdb0         	pop	{r4, r5, r7, pc}
		...
700a5bbe: 0000         	movs	r0, r0

700a5bc0 <Udma_eventAllocResource>:
700a5bc0: b580         	push	{r7, lr}
700a5bc2: b08a         	sub	sp, #0x28
700a5bc4: 9009         	str	r0, [sp, #0x24]
700a5bc6: 9108         	str	r1, [sp, #0x20]
700a5bc8: 2000         	movs	r0, #0x0
700a5bca: 9007         	str	r0, [sp, #0x1c]
700a5bcc: 9808         	ldr	r0, [sp, #0x20]
700a5bce: 3008         	adds	r0, #0x8
700a5bd0: 9004         	str	r0, [sp, #0x10]
700a5bd2: 9804         	ldr	r0, [sp, #0x10]
700a5bd4: 6800         	ldr	r0, [r0]
700a5bd6: 2805         	cmp	r0, #0x5
700a5bd8: d01b         	beq	0x700a5c12 <Udma_eventAllocResource+0x52> @ imm = #0x36
700a5bda: e7ff         	b	0x700a5bdc <Udma_eventAllocResource+0x1c> @ imm = #-0x2
700a5bdc: 9809         	ldr	r0, [sp, #0x24]
700a5bde: f009 fc8f    	bl	0x700af500 <Udma_rmAllocEvent> @ imm = #0x991e
700a5be2: 9908         	ldr	r1, [sp, #0x20]
700a5be4: 6488         	str	r0, [r1, #0x48]
700a5be6: 9808         	ldr	r0, [sp, #0x20]
700a5be8: 6c80         	ldr	r0, [r0, #0x48]
700a5bea: f64f 71ff    	movw	r1, #0xffff
700a5bee: 4288         	cmp	r0, r1
700a5bf0: d104         	bne	0x700a5bfc <Udma_eventAllocResource+0x3c> @ imm = #0x8
700a5bf2: e7ff         	b	0x700a5bf4 <Udma_eventAllocResource+0x34> @ imm = #-0x2
700a5bf4: f06f 0004    	mvn	r0, #0x4
700a5bf8: 9007         	str	r0, [sp, #0x1c]
700a5bfa: e009         	b	0x700a5c10 <Udma_eventAllocResource+0x50> @ imm = #0x12
700a5bfc: 9809         	ldr	r0, [sp, #0x24]
700a5bfe: f8d0 00a0    	ldr.w	r0, [r0, #0xa0]
700a5c02: 9908         	ldr	r1, [sp, #0x20]
700a5c04: 6c8a         	ldr	r2, [r1, #0x48]
700a5c06: eb00 00c2    	add.w	r0, r0, r2, lsl #3
700a5c0a: f8c1 0090    	str.w	r0, [r1, #0x90]
700a5c0e: e7ff         	b	0x700a5c10 <Udma_eventAllocResource+0x50> @ imm = #-0x2
700a5c10: e7ff         	b	0x700a5c12 <Udma_eventAllocResource+0x52> @ imm = #-0x2
700a5c12: 9807         	ldr	r0, [sp, #0x1c]
700a5c14: bb00         	cbnz	r0, 0x700a5c58 <Udma_eventAllocResource+0x98> @ imm = #0x40
700a5c16: e7ff         	b	0x700a5c18 <Udma_eventAllocResource+0x58> @ imm = #-0x2
700a5c18: 9804         	ldr	r0, [sp, #0x10]
700a5c1a: 6840         	ldr	r0, [r0, #0x4]
700a5c1c: 2801         	cmp	r0, #0x1
700a5c1e: d009         	beq	0x700a5c34 <Udma_eventAllocResource+0x74> @ imm = #0x12
700a5c20: e7ff         	b	0x700a5c22 <Udma_eventAllocResource+0x62> @ imm = #-0x2
700a5c22: 9804         	ldr	r0, [sp, #0x10]
700a5c24: 6840         	ldr	r0, [r0, #0x4]
700a5c26: 2802         	cmp	r0, #0x2
700a5c28: d115         	bne	0x700a5c56 <Udma_eventAllocResource+0x96> @ imm = #0x2a
700a5c2a: e7ff         	b	0x700a5c2c <Udma_eventAllocResource+0x6c> @ imm = #-0x2
700a5c2c: 9804         	ldr	r0, [sp, #0x10]
700a5c2e: 6900         	ldr	r0, [r0, #0x10]
700a5c30: b988         	cbnz	r0, 0x700a5c56 <Udma_eventAllocResource+0x96> @ imm = #0x22
700a5c32: e7ff         	b	0x700a5c34 <Udma_eventAllocResource+0x74> @ imm = #-0x2
700a5c34: 9809         	ldr	r0, [sp, #0x24]
700a5c36: f009 fcb3    	bl	0x700af5a0 <Udma_rmAllocVintr> @ imm = #0x9966
700a5c3a: 9908         	ldr	r1, [sp, #0x20]
700a5c3c: 64c8         	str	r0, [r1, #0x4c]
700a5c3e: 9808         	ldr	r0, [sp, #0x20]
700a5c40: 6cc0         	ldr	r0, [r0, #0x4c]
700a5c42: f64f 71ff    	movw	r1, #0xffff
700a5c46: 4288         	cmp	r0, r1
700a5c48: d104         	bne	0x700a5c54 <Udma_eventAllocResource+0x94> @ imm = #0x8
700a5c4a: e7ff         	b	0x700a5c4c <Udma_eventAllocResource+0x8c> @ imm = #-0x2
700a5c4c: f06f 0004    	mvn	r0, #0x4
700a5c50: 9007         	str	r0, [sp, #0x1c]
700a5c52: e7ff         	b	0x700a5c54 <Udma_eventAllocResource+0x94> @ imm = #-0x2
700a5c54: e7ff         	b	0x700a5c56 <Udma_eventAllocResource+0x96> @ imm = #-0x2
700a5c56: e7ff         	b	0x700a5c58 <Udma_eventAllocResource+0x98> @ imm = #-0x2
700a5c58: 9807         	ldr	r0, [sp, #0x1c]
700a5c5a: b9b8         	cbnz	r0, 0x700a5c8c <Udma_eventAllocResource+0xcc> @ imm = #0x2e
700a5c5c: e7ff         	b	0x700a5c5e <Udma_eventAllocResource+0x9e> @ imm = #-0x2
700a5c5e: 9804         	ldr	r0, [sp, #0x10]
700a5c60: 6800         	ldr	r0, [r0]
700a5c62: 2805         	cmp	r0, #0x5
700a5c64: d011         	beq	0x700a5c8a <Udma_eventAllocResource+0xca> @ imm = #0x22
700a5c66: e7ff         	b	0x700a5c68 <Udma_eventAllocResource+0xa8> @ imm = #-0x2
700a5c68: 9808         	ldr	r0, [sp, #0x20]
700a5c6a: f007 feb1    	bl	0x700ad9d0 <Udma_rmAllocVintrBit> @ imm = #0x7d62
700a5c6e: 9908         	ldr	r1, [sp, #0x20]
700a5c70: 6508         	str	r0, [r1, #0x50]
700a5c72: 9808         	ldr	r0, [sp, #0x20]
700a5c74: 6d00         	ldr	r0, [r0, #0x50]
700a5c76: f64f 71ff    	movw	r1, #0xffff
700a5c7a: 4288         	cmp	r0, r1
700a5c7c: d104         	bne	0x700a5c88 <Udma_eventAllocResource+0xc8> @ imm = #0x8
700a5c7e: e7ff         	b	0x700a5c80 <Udma_eventAllocResource+0xc0> @ imm = #-0x2
700a5c80: f06f 0004    	mvn	r0, #0x4
700a5c84: 9007         	str	r0, [sp, #0x1c]
700a5c86: e7ff         	b	0x700a5c88 <Udma_eventAllocResource+0xc8> @ imm = #-0x2
700a5c88: e7ff         	b	0x700a5c8a <Udma_eventAllocResource+0xca> @ imm = #-0x2
700a5c8a: e7ff         	b	0x700a5c8c <Udma_eventAllocResource+0xcc> @ imm = #-0x2
700a5c8c: 9807         	ldr	r0, [sp, #0x1c]
700a5c8e: 2800         	cmp	r0, #0x0
700a5c90: d146         	bne	0x700a5d20 <Udma_eventAllocResource+0x160> @ imm = #0x8c
700a5c92: e7ff         	b	0x700a5c94 <Udma_eventAllocResource+0xd4> @ imm = #-0x2
700a5c94: 9804         	ldr	r0, [sp, #0x10]
700a5c96: 6940         	ldr	r0, [r0, #0x14]
700a5c98: b120         	cbz	r0, 0x700a5ca4 <Udma_eventAllocResource+0xe4> @ imm = #0x8
700a5c9a: e7ff         	b	0x700a5c9c <Udma_eventAllocResource+0xdc> @ imm = #-0x2
700a5c9c: 9804         	ldr	r0, [sp, #0x10]
700a5c9e: 6900         	ldr	r0, [r0, #0x10]
700a5ca0: b128         	cbz	r0, 0x700a5cae <Udma_eventAllocResource+0xee> @ imm = #0xa
700a5ca2: e7ff         	b	0x700a5ca4 <Udma_eventAllocResource+0xe4> @ imm = #-0x2
700a5ca4: 9804         	ldr	r0, [sp, #0x10]
700a5ca6: 6800         	ldr	r0, [r0]
700a5ca8: 2805         	cmp	r0, #0x5
700a5caa: d138         	bne	0x700a5d1e <Udma_eventAllocResource+0x15e> @ imm = #0x70
700a5cac: e7ff         	b	0x700a5cae <Udma_eventAllocResource+0xee> @ imm = #-0x2
700a5cae: 9804         	ldr	r0, [sp, #0x10]
700a5cb0: 6a00         	ldr	r0, [r0, #0x20]
700a5cb2: 2101         	movs	r1, #0x1
700a5cb4: f6cf 71ff    	movt	r1, #0xffff
700a5cb8: 4288         	cmp	r0, r1
700a5cba: d007         	beq	0x700a5ccc <Udma_eventAllocResource+0x10c> @ imm = #0xe
700a5cbc: e7ff         	b	0x700a5cbe <Udma_eventAllocResource+0xfe> @ imm = #-0x2
700a5cbe: 9809         	ldr	r0, [sp, #0x24]
700a5cc0: 9904         	ldr	r1, [sp, #0x10]
700a5cc2: 6a09         	ldr	r1, [r1, #0x20]
700a5cc4: f00f fac4    	bl	0x700b5250 <Udma_rmTranslateCoreIntrInput> @ imm = #0xf588
700a5cc8: 9005         	str	r0, [sp, #0x14]
700a5cca: e003         	b	0x700a5cd4 <Udma_eventAllocResource+0x114> @ imm = #0x6
700a5ccc: 9804         	ldr	r0, [sp, #0x10]
700a5cce: 6a00         	ldr	r0, [r0, #0x20]
700a5cd0: 9005         	str	r0, [sp, #0x14]
700a5cd2: e7ff         	b	0x700a5cd4 <Udma_eventAllocResource+0x114> @ imm = #-0x2
700a5cd4: 9805         	ldr	r0, [sp, #0x14]
700a5cd6: f510 3f80    	cmn.w	r0, #0x10000
700a5cda: d015         	beq	0x700a5d08 <Udma_eventAllocResource+0x148> @ imm = #0x2a
700a5cdc: e7ff         	b	0x700a5cde <Udma_eventAllocResource+0x11e> @ imm = #-0x2
700a5cde: 9805         	ldr	r0, [sp, #0x14]
700a5ce0: 9909         	ldr	r1, [sp, #0x24]
700a5ce2: f004 fc25    	bl	0x700aa530 <Udma_rmAllocIrIntr> @ imm = #0x484a
700a5ce6: 9908         	ldr	r1, [sp, #0x20]
700a5ce8: 6548         	str	r0, [r1, #0x54]
700a5cea: 9808         	ldr	r0, [sp, #0x20]
700a5cec: 6d40         	ldr	r0, [r0, #0x54]
700a5cee: f510 3f80    	cmn.w	r0, #0x10000
700a5cf2: d008         	beq	0x700a5d06 <Udma_eventAllocResource+0x146> @ imm = #0x10
700a5cf4: e7ff         	b	0x700a5cf6 <Udma_eventAllocResource+0x136> @ imm = #-0x2
700a5cf6: 9809         	ldr	r0, [sp, #0x24]
700a5cf8: 9908         	ldr	r1, [sp, #0x20]
700a5cfa: 6d49         	ldr	r1, [r1, #0x54]
700a5cfc: f00f fac0    	bl	0x700b5280 <Udma_rmTranslateIrOutput> @ imm = #0xf580
700a5d00: 9908         	ldr	r1, [sp, #0x20]
700a5d02: 6588         	str	r0, [r1, #0x58]
700a5d04: e7ff         	b	0x700a5d06 <Udma_eventAllocResource+0x146> @ imm = #-0x2
700a5d06: e7ff         	b	0x700a5d08 <Udma_eventAllocResource+0x148> @ imm = #-0x2
700a5d08: 9808         	ldr	r0, [sp, #0x20]
700a5d0a: 6d80         	ldr	r0, [r0, #0x58]
700a5d0c: f510 3f80    	cmn.w	r0, #0x10000
700a5d10: d104         	bne	0x700a5d1c <Udma_eventAllocResource+0x15c> @ imm = #0x8
700a5d12: e7ff         	b	0x700a5d14 <Udma_eventAllocResource+0x154> @ imm = #-0x2
700a5d14: f06f 0004    	mvn	r0, #0x4
700a5d18: 9007         	str	r0, [sp, #0x1c]
700a5d1a: e7ff         	b	0x700a5d1c <Udma_eventAllocResource+0x15c> @ imm = #-0x2
700a5d1c: e7ff         	b	0x700a5d1e <Udma_eventAllocResource+0x15e> @ imm = #-0x2
700a5d1e: e7ff         	b	0x700a5d20 <Udma_eventAllocResource+0x160> @ imm = #-0x2
700a5d20: 9807         	ldr	r0, [sp, #0x1c]
700a5d22: bb18         	cbnz	r0, 0x700a5d6c <Udma_eventAllocResource+0x1ac> @ imm = #0x46
700a5d24: e7ff         	b	0x700a5d26 <Udma_eventAllocResource+0x166> @ imm = #-0x2
700a5d26: f010 eca6    	blx	0x700b6674 <HwiP_disable> @ imm = #0x1094c
700a5d2a: 9002         	str	r0, [sp, #0x8]
700a5d2c: 9908         	ldr	r1, [sp, #0x20]
700a5d2e: 2000         	movs	r0, #0x0
700a5d30: 6608         	str	r0, [r1, #0x60]
700a5d32: 9908         	ldr	r1, [sp, #0x20]
700a5d34: 65c8         	str	r0, [r1, #0x5c]
700a5d36: 9804         	ldr	r0, [sp, #0x10]
700a5d38: 6900         	ldr	r0, [r0, #0x10]
700a5d3a: b198         	cbz	r0, 0x700a5d64 <Udma_eventAllocResource+0x1a4> @ imm = #0x26
700a5d3c: e7ff         	b	0x700a5d3e <Udma_eventAllocResource+0x17e> @ imm = #-0x2
700a5d3e: 9804         	ldr	r0, [sp, #0x10]
700a5d40: 6900         	ldr	r0, [r0, #0x10]
700a5d42: 9003         	str	r0, [sp, #0xc]
700a5d44: e7ff         	b	0x700a5d46 <Udma_eventAllocResource+0x186> @ imm = #-0x2
700a5d46: 9803         	ldr	r0, [sp, #0xc]
700a5d48: 6dc0         	ldr	r0, [r0, #0x5c]
700a5d4a: b120         	cbz	r0, 0x700a5d56 <Udma_eventAllocResource+0x196> @ imm = #0x8
700a5d4c: e7ff         	b	0x700a5d4e <Udma_eventAllocResource+0x18e> @ imm = #-0x2
700a5d4e: 9803         	ldr	r0, [sp, #0xc]
700a5d50: 6dc0         	ldr	r0, [r0, #0x5c]
700a5d52: 9003         	str	r0, [sp, #0xc]
700a5d54: e7f7         	b	0x700a5d46 <Udma_eventAllocResource+0x186> @ imm = #-0x12
700a5d56: 9803         	ldr	r0, [sp, #0xc]
700a5d58: 9908         	ldr	r1, [sp, #0x20]
700a5d5a: 6608         	str	r0, [r1, #0x60]
700a5d5c: 9808         	ldr	r0, [sp, #0x20]
700a5d5e: 9903         	ldr	r1, [sp, #0xc]
700a5d60: 65c8         	str	r0, [r1, #0x5c]
700a5d62: e7ff         	b	0x700a5d64 <Udma_eventAllocResource+0x1a4> @ imm = #-0x2
700a5d64: 9802         	ldr	r0, [sp, #0x8]
700a5d66: f010 eca6    	blx	0x700b66b4 <HwiP_restore> @ imm = #0x1094c
700a5d6a: e7ff         	b	0x700a5d6c <Udma_eventAllocResource+0x1ac> @ imm = #-0x2
700a5d6c: 9807         	ldr	r0, [sp, #0x1c]
700a5d6e: b9a0         	cbnz	r0, 0x700a5d9a <Udma_eventAllocResource+0x1da> @ imm = #0x28
700a5d70: e7ff         	b	0x700a5d72 <Udma_eventAllocResource+0x1b2> @ imm = #-0x2
700a5d72: 9804         	ldr	r0, [sp, #0x10]
700a5d74: 6800         	ldr	r0, [r0]
700a5d76: 2803         	cmp	r0, #0x3
700a5d78: d10e         	bne	0x700a5d98 <Udma_eventAllocResource+0x1d8> @ imm = #0x1c
700a5d7a: e7ff         	b	0x700a5d7c <Udma_eventAllocResource+0x1bc> @ imm = #-0x2
700a5d7c: 9804         	ldr	r0, [sp, #0x10]
700a5d7e: 6880         	ldr	r0, [r0, #0x8]
700a5d80: 9001         	str	r0, [sp, #0x4]
700a5d82: 9801         	ldr	r0, [sp, #0x4]
700a5d84: f8d0 0248    	ldr.w	r0, [r0, #0x248]
700a5d88: 2801         	cmp	r0, #0x1
700a5d8a: d104         	bne	0x700a5d96 <Udma_eventAllocResource+0x1d6> @ imm = #0x8
700a5d8c: e7ff         	b	0x700a5d8e <Udma_eventAllocResource+0x1ce> @ imm = #-0x2
700a5d8e: f06f 0004    	mvn	r0, #0x4
700a5d92: 9007         	str	r0, [sp, #0x1c]
700a5d94: e7ff         	b	0x700a5d96 <Udma_eventAllocResource+0x1d6> @ imm = #-0x2
700a5d96: e7ff         	b	0x700a5d98 <Udma_eventAllocResource+0x1d8> @ imm = #-0x2
700a5d98: e7ff         	b	0x700a5d9a <Udma_eventAllocResource+0x1da> @ imm = #-0x2
700a5d9a: 9807         	ldr	r0, [sp, #0x1c]
700a5d9c: b128         	cbz	r0, 0x700a5daa <Udma_eventAllocResource+0x1ea> @ imm = #0xa
700a5d9e: e7ff         	b	0x700a5da0 <Udma_eventAllocResource+0x1e0> @ imm = #-0x2
700a5da0: 9809         	ldr	r0, [sp, #0x24]
700a5da2: 9908         	ldr	r1, [sp, #0x20]
700a5da4: f006 fe8c    	bl	0x700acac0 <Udma_eventFreeResource> @ imm = #0x6d18
700a5da8: e016         	b	0x700a5dd8 <Udma_eventAllocResource+0x218> @ imm = #0x2c
700a5daa: 9804         	ldr	r0, [sp, #0x10]
700a5dac: 6900         	ldr	r0, [r0, #0x10]
700a5dae: b920         	cbnz	r0, 0x700a5dba <Udma_eventAllocResource+0x1fa> @ imm = #0x8
700a5db0: e7ff         	b	0x700a5db2 <Udma_eventAllocResource+0x1f2> @ imm = #-0x2
700a5db2: 9808         	ldr	r0, [sp, #0x20]
700a5db4: 6cc0         	ldr	r0, [r0, #0x4c]
700a5db6: 9006         	str	r0, [sp, #0x18]
700a5db8: e004         	b	0x700a5dc4 <Udma_eventAllocResource+0x204> @ imm = #0x8
700a5dba: 9804         	ldr	r0, [sp, #0x10]
700a5dbc: 6900         	ldr	r0, [r0, #0x10]
700a5dbe: 6cc0         	ldr	r0, [r0, #0x4c]
700a5dc0: 9006         	str	r0, [sp, #0x18]
700a5dc2: e7ff         	b	0x700a5dc4 <Udma_eventAllocResource+0x204> @ imm = #-0x2
700a5dc4: 9809         	ldr	r0, [sp, #0x24]
700a5dc6: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a5dca: 9906         	ldr	r1, [sp, #0x18]
700a5dcc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a5dd0: 9908         	ldr	r1, [sp, #0x20]
700a5dd2: f8c1 0094    	str.w	r0, [r1, #0x94]
700a5dd6: e7ff         	b	0x700a5dd8 <Udma_eventAllocResource+0x218> @ imm = #-0x2
700a5dd8: 9807         	ldr	r0, [sp, #0x1c]
700a5dda: b00a         	add	sp, #0x28
700a5ddc: bd80         	pop	{r7, pc}
700a5dde: 0000         	movs	r0, r0

700a5de0 <_tx_queue_send>:
700a5de0: b580         	push	{r7, lr}
700a5de2: b08c         	sub	sp, #0x30
700a5de4: 900b         	str	r0, [sp, #0x2c]
700a5de6: 910a         	str	r1, [sp, #0x28]
700a5de8: 9209         	str	r2, [sp, #0x24]
700a5dea: 2000         	movs	r0, #0x0
700a5dec: 9000         	str	r0, [sp]
700a5dee: f7fd ebd2    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x285c
700a5df2: 9008         	str	r0, [sp, #0x20]
700a5df4: 980b         	ldr	r0, [sp, #0x2c]
700a5df6: 6ac0         	ldr	r0, [r0, #0x2c]
700a5df8: 9003         	str	r0, [sp, #0xc]
700a5dfa: 980b         	ldr	r0, [sp, #0x2c]
700a5dfc: 6940         	ldr	r0, [r0, #0x14]
700a5dfe: 2800         	cmp	r0, #0x0
700a5e00: f000 8099    	beq.w	0x700a5f36 <_tx_queue_send+0x156> @ imm = #0x132
700a5e04: e7ff         	b	0x700a5e06 <_tx_queue_send+0x26> @ imm = #-0x2
700a5e06: 9803         	ldr	r0, [sp, #0xc]
700a5e08: bbe8         	cbnz	r0, 0x700a5e86 <_tx_queue_send+0xa6> @ imm = #0x7a
700a5e0a: e7ff         	b	0x700a5e0c <_tx_queue_send+0x2c> @ imm = #-0x2
700a5e0c: 990b         	ldr	r1, [sp, #0x2c]
700a5e0e: 6948         	ldr	r0, [r1, #0x14]
700a5e10: 3801         	subs	r0, #0x1
700a5e12: 6148         	str	r0, [r1, #0x14]
700a5e14: 990b         	ldr	r1, [sp, #0x2c]
700a5e16: 6908         	ldr	r0, [r1, #0x10]
700a5e18: 3001         	adds	r0, #0x1
700a5e1a: 6108         	str	r0, [r1, #0x10]
700a5e1c: 980a         	ldr	r0, [sp, #0x28]
700a5e1e: 9006         	str	r0, [sp, #0x18]
700a5e20: 980b         	ldr	r0, [sp, #0x2c]
700a5e22: 6a40         	ldr	r0, [r0, #0x24]
700a5e24: 9005         	str	r0, [sp, #0x14]
700a5e26: 980b         	ldr	r0, [sp, #0x2c]
700a5e28: 6880         	ldr	r0, [r0, #0x8]
700a5e2a: 9004         	str	r0, [sp, #0x10]
700a5e2c: 9806         	ldr	r0, [sp, #0x18]
700a5e2e: 1d01         	adds	r1, r0, #0x4
700a5e30: 9106         	str	r1, [sp, #0x18]
700a5e32: 6800         	ldr	r0, [r0]
700a5e34: 9905         	ldr	r1, [sp, #0x14]
700a5e36: 1d0a         	adds	r2, r1, #0x4
700a5e38: 9205         	str	r2, [sp, #0x14]
700a5e3a: 6008         	str	r0, [r1]
700a5e3c: 9804         	ldr	r0, [sp, #0x10]
700a5e3e: 2802         	cmp	r0, #0x2
700a5e40: d310         	blo	0x700a5e64 <_tx_queue_send+0x84> @ imm = #0x20
700a5e42: e7ff         	b	0x700a5e44 <_tx_queue_send+0x64> @ imm = #-0x2
700a5e44: e7ff         	b	0x700a5e46 <_tx_queue_send+0x66> @ imm = #-0x2
700a5e46: 9804         	ldr	r0, [sp, #0x10]
700a5e48: 3801         	subs	r0, #0x1
700a5e4a: 9004         	str	r0, [sp, #0x10]
700a5e4c: b148         	cbz	r0, 0x700a5e62 <_tx_queue_send+0x82> @ imm = #0x12
700a5e4e: e7ff         	b	0x700a5e50 <_tx_queue_send+0x70> @ imm = #-0x2
700a5e50: 9806         	ldr	r0, [sp, #0x18]
700a5e52: 1d01         	adds	r1, r0, #0x4
700a5e54: 9106         	str	r1, [sp, #0x18]
700a5e56: 6800         	ldr	r0, [r0]
700a5e58: 9905         	ldr	r1, [sp, #0x14]
700a5e5a: 1d0a         	adds	r2, r1, #0x4
700a5e5c: 9205         	str	r2, [sp, #0x14]
700a5e5e: 6008         	str	r0, [r1]
700a5e60: e7f1         	b	0x700a5e46 <_tx_queue_send+0x66> @ imm = #-0x1e
700a5e62: e7ff         	b	0x700a5e64 <_tx_queue_send+0x84> @ imm = #-0x2
700a5e64: 9805         	ldr	r0, [sp, #0x14]
700a5e66: 990b         	ldr	r1, [sp, #0x2c]
700a5e68: 69c9         	ldr	r1, [r1, #0x1c]
700a5e6a: 4288         	cmp	r0, r1
700a5e6c: d104         	bne	0x700a5e78 <_tx_queue_send+0x98> @ imm = #0x8
700a5e6e: e7ff         	b	0x700a5e70 <_tx_queue_send+0x90> @ imm = #-0x2
700a5e70: 980b         	ldr	r0, [sp, #0x2c]
700a5e72: 6980         	ldr	r0, [r0, #0x18]
700a5e74: 9005         	str	r0, [sp, #0x14]
700a5e76: e7ff         	b	0x700a5e78 <_tx_queue_send+0x98> @ imm = #-0x2
700a5e78: 9805         	ldr	r0, [sp, #0x14]
700a5e7a: 990b         	ldr	r1, [sp, #0x2c]
700a5e7c: 6248         	str	r0, [r1, #0x24]
700a5e7e: 9808         	ldr	r0, [sp, #0x20]
700a5e80: f7fc ed02    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x35fc
700a5e84: e056         	b	0x700a5f34 <_tx_queue_send+0x154> @ imm = #0xac
700a5e86: 980b         	ldr	r0, [sp, #0x2c]
700a5e88: 6a80         	ldr	r0, [r0, #0x28]
700a5e8a: 9007         	str	r0, [sp, #0x1c]
700a5e8c: 9803         	ldr	r0, [sp, #0xc]
700a5e8e: 3801         	subs	r0, #0x1
700a5e90: 9003         	str	r0, [sp, #0xc]
700a5e92: 9803         	ldr	r0, [sp, #0xc]
700a5e94: b920         	cbnz	r0, 0x700a5ea0 <_tx_queue_send+0xc0> @ imm = #0x8
700a5e96: e7ff         	b	0x700a5e98 <_tx_queue_send+0xb8> @ imm = #-0x2
700a5e98: 990b         	ldr	r1, [sp, #0x2c]
700a5e9a: 2000         	movs	r0, #0x0
700a5e9c: 6288         	str	r0, [r1, #0x28]
700a5e9e: e013         	b	0x700a5ec8 <_tx_queue_send+0xe8> @ imm = #0x26
700a5ea0: 9807         	ldr	r0, [sp, #0x1c]
700a5ea2: 6f40         	ldr	r0, [r0, #0x74]
700a5ea4: 990b         	ldr	r1, [sp, #0x2c]
700a5ea6: 6288         	str	r0, [r1, #0x28]
700a5ea8: 9807         	ldr	r0, [sp, #0x1c]
700a5eaa: 6f40         	ldr	r0, [r0, #0x74]
700a5eac: 9002         	str	r0, [sp, #0x8]
700a5eae: 9802         	ldr	r0, [sp, #0x8]
700a5eb0: 990b         	ldr	r1, [sp, #0x2c]
700a5eb2: 6288         	str	r0, [r1, #0x28]
700a5eb4: 9807         	ldr	r0, [sp, #0x1c]
700a5eb6: 6f80         	ldr	r0, [r0, #0x78]
700a5eb8: 9001         	str	r0, [sp, #0x4]
700a5eba: 9801         	ldr	r0, [sp, #0x4]
700a5ebc: 9902         	ldr	r1, [sp, #0x8]
700a5ebe: 6788         	str	r0, [r1, #0x78]
700a5ec0: 9802         	ldr	r0, [sp, #0x8]
700a5ec2: 9901         	ldr	r1, [sp, #0x4]
700a5ec4: 6748         	str	r0, [r1, #0x74]
700a5ec6: e7ff         	b	0x700a5ec8 <_tx_queue_send+0xe8> @ imm = #-0x2
700a5ec8: 9803         	ldr	r0, [sp, #0xc]
700a5eca: 990b         	ldr	r1, [sp, #0x2c]
700a5ecc: 62c8         	str	r0, [r1, #0x2c]
700a5ece: 9907         	ldr	r1, [sp, #0x1c]
700a5ed0: 2000         	movs	r0, #0x0
700a5ed2: 66c8         	str	r0, [r1, #0x6c]
700a5ed4: 980a         	ldr	r0, [sp, #0x28]
700a5ed6: 9006         	str	r0, [sp, #0x18]
700a5ed8: 9807         	ldr	r0, [sp, #0x1c]
700a5eda: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a5ede: 9005         	str	r0, [sp, #0x14]
700a5ee0: 980b         	ldr	r0, [sp, #0x2c]
700a5ee2: 6880         	ldr	r0, [r0, #0x8]
700a5ee4: 9004         	str	r0, [sp, #0x10]
700a5ee6: 9806         	ldr	r0, [sp, #0x18]
700a5ee8: 1d01         	adds	r1, r0, #0x4
700a5eea: 9106         	str	r1, [sp, #0x18]
700a5eec: 6800         	ldr	r0, [r0]
700a5eee: 9905         	ldr	r1, [sp, #0x14]
700a5ef0: 1d0a         	adds	r2, r1, #0x4
700a5ef2: 9205         	str	r2, [sp, #0x14]
700a5ef4: 6008         	str	r0, [r1]
700a5ef6: 9804         	ldr	r0, [sp, #0x10]
700a5ef8: 2802         	cmp	r0, #0x2
700a5efa: d310         	blo	0x700a5f1e <_tx_queue_send+0x13e> @ imm = #0x20
700a5efc: e7ff         	b	0x700a5efe <_tx_queue_send+0x11e> @ imm = #-0x2
700a5efe: e7ff         	b	0x700a5f00 <_tx_queue_send+0x120> @ imm = #-0x2
700a5f00: 9804         	ldr	r0, [sp, #0x10]
700a5f02: 3801         	subs	r0, #0x1
700a5f04: 9004         	str	r0, [sp, #0x10]
700a5f06: b148         	cbz	r0, 0x700a5f1c <_tx_queue_send+0x13c> @ imm = #0x12
700a5f08: e7ff         	b	0x700a5f0a <_tx_queue_send+0x12a> @ imm = #-0x2
700a5f0a: 9806         	ldr	r0, [sp, #0x18]
700a5f0c: 1d01         	adds	r1, r0, #0x4
700a5f0e: 9106         	str	r1, [sp, #0x18]
700a5f10: 6800         	ldr	r0, [r0]
700a5f12: 9905         	ldr	r1, [sp, #0x14]
700a5f14: 1d0a         	adds	r2, r1, #0x4
700a5f16: 9205         	str	r2, [sp, #0x14]
700a5f18: 6008         	str	r0, [r1]
700a5f1a: e7f1         	b	0x700a5f00 <_tx_queue_send+0x120> @ imm = #-0x1e
700a5f1c: e7ff         	b	0x700a5f1e <_tx_queue_send+0x13e> @ imm = #-0x2
700a5f1e: 9907         	ldr	r1, [sp, #0x1c]
700a5f20: 2000         	movs	r0, #0x0
700a5f22: f8c1 0088    	str.w	r0, [r1, #0x88]
700a5f26: 9807         	ldr	r0, [sp, #0x1c]
700a5f28: f002 f972    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #0x22e4
700a5f2c: 9808         	ldr	r0, [sp, #0x20]
700a5f2e: f7fc ecac    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x36a8
700a5f32: e7ff         	b	0x700a5f34 <_tx_queue_send+0x154> @ imm = #-0x2
700a5f34: e060         	b	0x700a5ff8 <_tx_queue_send+0x218> @ imm = #0xc0
700a5f36: 9809         	ldr	r0, [sp, #0x24]
700a5f38: 2800         	cmp	r0, #0x0
700a5f3a: d056         	beq	0x700a5fea <_tx_queue_send+0x20a> @ imm = #0xac
700a5f3c: e7ff         	b	0x700a5f3e <_tx_queue_send+0x15e> @ imm = #-0x2
700a5f3e: f64a 40fc    	movw	r0, #0xacfc
700a5f42: f2c7 0008    	movt	r0, #0x7008
700a5f46: 6800         	ldr	r0, [r0]
700a5f48: b130         	cbz	r0, 0x700a5f58 <_tx_queue_send+0x178> @ imm = #0xc
700a5f4a: e7ff         	b	0x700a5f4c <_tx_queue_send+0x16c> @ imm = #-0x2
700a5f4c: 9808         	ldr	r0, [sp, #0x20]
700a5f4e: f7fc ec9c    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x36c8
700a5f52: 200b         	movs	r0, #0xb
700a5f54: 9000         	str	r0, [sp]
700a5f56: e047         	b	0x700a5fe8 <_tx_queue_send+0x208> @ imm = #0x8e
700a5f58: f64a 40ec    	movw	r0, #0xacec
700a5f5c: f2c7 0008    	movt	r0, #0x7008
700a5f60: 6800         	ldr	r0, [r0]
700a5f62: 9007         	str	r0, [sp, #0x1c]
700a5f64: 9907         	ldr	r1, [sp, #0x1c]
700a5f66: f240 40a1    	movw	r0, #0x4a1
700a5f6a: f2c7 000b    	movt	r0, #0x700b
700a5f6e: 66c8         	str	r0, [r1, #0x6c]
700a5f70: 980b         	ldr	r0, [sp, #0x2c]
700a5f72: 9907         	ldr	r1, [sp, #0x1c]
700a5f74: 6708         	str	r0, [r1, #0x70]
700a5f76: 980a         	ldr	r0, [sp, #0x28]
700a5f78: 9907         	ldr	r1, [sp, #0x1c]
700a5f7a: f8c1 0080    	str.w	r0, [r1, #0x80]
700a5f7e: 9907         	ldr	r1, [sp, #0x1c]
700a5f80: 2000         	movs	r0, #0x0
700a5f82: f8c1 0084    	str.w	r0, [r1, #0x84]
700a5f86: 9803         	ldr	r0, [sp, #0xc]
700a5f88: b940         	cbnz	r0, 0x700a5f9c <_tx_queue_send+0x1bc> @ imm = #0x10
700a5f8a: e7ff         	b	0x700a5f8c <_tx_queue_send+0x1ac> @ imm = #-0x2
700a5f8c: 9807         	ldr	r0, [sp, #0x1c]
700a5f8e: 990b         	ldr	r1, [sp, #0x2c]
700a5f90: 6288         	str	r0, [r1, #0x28]
700a5f92: 9807         	ldr	r0, [sp, #0x1c]
700a5f94: 6740         	str	r0, [r0, #0x74]
700a5f96: 9807         	ldr	r0, [sp, #0x1c]
700a5f98: 6780         	str	r0, [r0, #0x78]
700a5f9a: e012         	b	0x700a5fc2 <_tx_queue_send+0x1e2> @ imm = #0x24
700a5f9c: 980b         	ldr	r0, [sp, #0x2c]
700a5f9e: 6a80         	ldr	r0, [r0, #0x28]
700a5fa0: 9002         	str	r0, [sp, #0x8]
700a5fa2: 9802         	ldr	r0, [sp, #0x8]
700a5fa4: 9907         	ldr	r1, [sp, #0x1c]
700a5fa6: 6748         	str	r0, [r1, #0x74]
700a5fa8: 9802         	ldr	r0, [sp, #0x8]
700a5faa: 6f80         	ldr	r0, [r0, #0x78]
700a5fac: 9001         	str	r0, [sp, #0x4]
700a5fae: 9801         	ldr	r0, [sp, #0x4]
700a5fb0: 9907         	ldr	r1, [sp, #0x1c]
700a5fb2: 6788         	str	r0, [r1, #0x78]
700a5fb4: 9807         	ldr	r0, [sp, #0x1c]
700a5fb6: 9901         	ldr	r1, [sp, #0x4]
700a5fb8: 6748         	str	r0, [r1, #0x74]
700a5fba: 9807         	ldr	r0, [sp, #0x1c]
700a5fbc: 9902         	ldr	r1, [sp, #0x8]
700a5fbe: 6788         	str	r0, [r1, #0x78]
700a5fc0: e7ff         	b	0x700a5fc2 <_tx_queue_send+0x1e2> @ imm = #-0x2
700a5fc2: 9803         	ldr	r0, [sp, #0xc]
700a5fc4: 3001         	adds	r0, #0x1
700a5fc6: 990b         	ldr	r1, [sp, #0x2c]
700a5fc8: 62c8         	str	r0, [r1, #0x2c]
700a5fca: 9907         	ldr	r1, [sp, #0x1c]
700a5fcc: 2005         	movs	r0, #0x5
700a5fce: 6348         	str	r0, [r1, #0x34]
700a5fd0: 9807         	ldr	r0, [sp, #0x1c]
700a5fd2: 9909         	ldr	r1, [sp, #0x24]
700a5fd4: f7fd fc64    	bl	0x700a38a0 <_tx_thread_system_ni_suspend> @ imm = #-0x2738
700a5fd8: 9808         	ldr	r0, [sp, #0x20]
700a5fda: f7fc ec56    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x3754
700a5fde: 9807         	ldr	r0, [sp, #0x1c]
700a5fe0: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a5fe4: 9000         	str	r0, [sp]
700a5fe6: e7ff         	b	0x700a5fe8 <_tx_queue_send+0x208> @ imm = #-0x2
700a5fe8: e005         	b	0x700a5ff6 <_tx_queue_send+0x216> @ imm = #0xa
700a5fea: 9808         	ldr	r0, [sp, #0x20]
700a5fec: f7fc ec4c    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x3768
700a5ff0: 200b         	movs	r0, #0xb
700a5ff2: 9000         	str	r0, [sp]
700a5ff4: e7ff         	b	0x700a5ff6 <_tx_queue_send+0x216> @ imm = #-0x2
700a5ff6: e7ff         	b	0x700a5ff8 <_tx_queue_send+0x218> @ imm = #-0x2
700a5ff8: 9800         	ldr	r0, [sp]
700a5ffa: b00c         	add	sp, #0x30
700a5ffc: bd80         	pop	{r7, pc}
700a5ffe: 0000         	movs	r0, r0

700a6000 <Udma_ringAlloc>:
700a6000: b580         	push	{r7, lr}
700a6002: b096         	sub	sp, #0x58
700a6004: 9015         	str	r0, [sp, #0x54]
700a6006: 9114         	str	r1, [sp, #0x50]
700a6008: f8ad 204e    	strh.w	r2, [sp, #0x4e]
700a600c: 9312         	str	r3, [sp, #0x48]
700a600e: 2000         	movs	r0, #0x0
700a6010: 9011         	str	r0, [sp, #0x44]
700a6012: 900d         	str	r0, [sp, #0x34]
700a6014: 9815         	ldr	r0, [sp, #0x54]
700a6016: 900c         	str	r0, [sp, #0x30]
700a6018: 9814         	ldr	r0, [sp, #0x50]
700a601a: 900b         	str	r0, [sp, #0x2c]
700a601c: 980c         	ldr	r0, [sp, #0x30]
700a601e: b130         	cbz	r0, 0x700a602e <Udma_ringAlloc+0x2e> @ imm = #0xc
700a6020: e7ff         	b	0x700a6022 <Udma_ringAlloc+0x22> @ imm = #-0x2
700a6022: 980b         	ldr	r0, [sp, #0x2c]
700a6024: b118         	cbz	r0, 0x700a602e <Udma_ringAlloc+0x2e> @ imm = #0x6
700a6026: e7ff         	b	0x700a6028 <Udma_ringAlloc+0x28> @ imm = #-0x2
700a6028: 9812         	ldr	r0, [sp, #0x48]
700a602a: b920         	cbnz	r0, 0x700a6036 <Udma_ringAlloc+0x36> @ imm = #0x8
700a602c: e7ff         	b	0x700a602e <Udma_ringAlloc+0x2e> @ imm = #-0x2
700a602e: f06f 0001    	mvn	r0, #0x1
700a6032: 9011         	str	r0, [sp, #0x44]
700a6034: e7ff         	b	0x700a6036 <Udma_ringAlloc+0x36> @ imm = #-0x2
700a6036: 9811         	ldr	r0, [sp, #0x44]
700a6038: b978         	cbnz	r0, 0x700a605a <Udma_ringAlloc+0x5a> @ imm = #0x1e
700a603a: e7ff         	b	0x700a603c <Udma_ringAlloc+0x3c> @ imm = #-0x2
700a603c: 980c         	ldr	r0, [sp, #0x30]
700a603e: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a6042: f64a 31cd    	movw	r1, #0xabcd
700a6046: f6ca 31dc    	movt	r1, #0xabdc
700a604a: 4288         	cmp	r0, r1
700a604c: d004         	beq	0x700a6058 <Udma_ringAlloc+0x58> @ imm = #0x8
700a604e: e7ff         	b	0x700a6050 <Udma_ringAlloc+0x50> @ imm = #-0x2
700a6050: f04f 30ff    	mov.w	r0, #0xffffffff
700a6054: 9011         	str	r0, [sp, #0x44]
700a6056: e7ff         	b	0x700a6058 <Udma_ringAlloc+0x58> @ imm = #-0x2
700a6058: e7ff         	b	0x700a605a <Udma_ringAlloc+0x5a> @ imm = #-0x2
700a605a: 9811         	ldr	r0, [sp, #0x44]
700a605c: b930         	cbnz	r0, 0x700a606c <Udma_ringAlloc+0x6c> @ imm = #0xc
700a605e: e7ff         	b	0x700a6060 <Udma_ringAlloc+0x60> @ imm = #-0x2
700a6060: 980c         	ldr	r0, [sp, #0x30]
700a6062: 9912         	ldr	r1, [sp, #0x48]
700a6064: f007 fd84    	bl	0x700adb70 <Udma_ringCheckParams> @ imm = #0x7b08
700a6068: 9011         	str	r0, [sp, #0x44]
700a606a: e7ff         	b	0x700a606c <Udma_ringAlloc+0x6c> @ imm = #-0x2
700a606c: 9811         	ldr	r0, [sp, #0x44]
700a606e: 2800         	cmp	r0, #0x0
700a6070: d140         	bne	0x700a60f4 <Udma_ringAlloc+0xf4> @ imm = #0x80
700a6072: e7ff         	b	0x700a6074 <Udma_ringAlloc+0x74> @ imm = #-0x2
700a6074: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a6078: f64f 71fe    	movw	r1, #0xfffe
700a607c: 4288         	cmp	r0, r1
700a607e: d126         	bne	0x700a60ce <Udma_ringAlloc+0xce> @ imm = #0x4c
700a6080: e7ff         	b	0x700a6082 <Udma_ringAlloc+0x82> @ imm = #-0x2
700a6082: 9812         	ldr	r0, [sp, #0x48]
700a6084: 6940         	ldr	r0, [r0, #0x14]
700a6086: 2104         	movs	r1, #0x4
700a6088: f6cf 71ff    	movt	r1, #0xffff
700a608c: 4288         	cmp	r0, r1
700a608e: d106         	bne	0x700a609e <Udma_ringAlloc+0x9e> @ imm = #0xc
700a6090: e7ff         	b	0x700a6092 <Udma_ringAlloc+0x92> @ imm = #-0x2
700a6092: 980c         	ldr	r0, [sp, #0x30]
700a6094: f00f fc44    	bl	0x700b5920 <Udma_rmAllocFreeRing> @ imm = #0xf888
700a6098: 990b         	ldr	r1, [sp, #0x2c]
700a609a: 8088         	strh	r0, [r1, #0x4]
700a609c: e008         	b	0x700a60b0 <Udma_ringAlloc+0xb0> @ imm = #0x10
700a609e: 980c         	ldr	r0, [sp, #0x30]
700a60a0: 9a12         	ldr	r2, [sp, #0x48]
700a60a2: 6951         	ldr	r1, [r2, #0x14]
700a60a4: 6992         	ldr	r2, [r2, #0x18]
700a60a6: f003 fdeb    	bl	0x700a9c80 <Udma_rmAllocMappedRing> @ imm = #0x3bd6
700a60aa: 990b         	ldr	r1, [sp, #0x2c]
700a60ac: 8088         	strh	r0, [r1, #0x4]
700a60ae: e7ff         	b	0x700a60b0 <Udma_ringAlloc+0xb0> @ imm = #-0x2
700a60b0: 980b         	ldr	r0, [sp, #0x2c]
700a60b2: 8880         	ldrh	r0, [r0, #0x4]
700a60b4: f64f 71ff    	movw	r1, #0xffff
700a60b8: 4288         	cmp	r0, r1
700a60ba: d104         	bne	0x700a60c6 <Udma_ringAlloc+0xc6> @ imm = #0x8
700a60bc: e7ff         	b	0x700a60be <Udma_ringAlloc+0xbe> @ imm = #-0x2
700a60be: f06f 0004    	mvn	r0, #0x4
700a60c2: 9011         	str	r0, [sp, #0x44]
700a60c4: e002         	b	0x700a60cc <Udma_ringAlloc+0xcc> @ imm = #0x4
700a60c6: 2001         	movs	r0, #0x1
700a60c8: 900d         	str	r0, [sp, #0x34]
700a60ca: e7ff         	b	0x700a60cc <Udma_ringAlloc+0xcc> @ imm = #-0x2
700a60cc: e011         	b	0x700a60f2 <Udma_ringAlloc+0xf2> @ imm = #0x22
700a60ce: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a60d2: 990c         	ldr	r1, [sp, #0x30]
700a60d4: f8d1 10dc    	ldr.w	r1, [r1, #0xdc]
700a60d8: 4288         	cmp	r0, r1
700a60da: d304         	blo	0x700a60e6 <Udma_ringAlloc+0xe6> @ imm = #0x8
700a60dc: e7ff         	b	0x700a60de <Udma_ringAlloc+0xde> @ imm = #-0x2
700a60de: f06f 0002    	mvn	r0, #0x2
700a60e2: 9011         	str	r0, [sp, #0x44]
700a60e4: e004         	b	0x700a60f0 <Udma_ringAlloc+0xf0> @ imm = #0x8
700a60e6: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a60ea: 990b         	ldr	r1, [sp, #0x2c]
700a60ec: 8088         	strh	r0, [r1, #0x4]
700a60ee: e7ff         	b	0x700a60f0 <Udma_ringAlloc+0xf0> @ imm = #-0x2
700a60f0: e7ff         	b	0x700a60f2 <Udma_ringAlloc+0xf2> @ imm = #-0x2
700a60f2: e7ff         	b	0x700a60f4 <Udma_ringAlloc+0xf4> @ imm = #-0x2
700a60f4: 9811         	ldr	r0, [sp, #0x44]
700a60f6: b9a8         	cbnz	r0, 0x700a6124 <Udma_ringAlloc+0x124> @ imm = #0x2a
700a60f8: e7ff         	b	0x700a60fa <Udma_ringAlloc+0xfa> @ imm = #-0x2
700a60fa: 980c         	ldr	r0, [sp, #0x30]
700a60fc: f00f fd90    	bl	0x700b5c20 <Udma_ringAssertFnPointers> @ imm = #0xfb20
700a6100: 980c         	ldr	r0, [sp, #0x30]
700a6102: 990b         	ldr	r1, [sp, #0x2c]
700a6104: 6008         	str	r0, [r1]
700a6106: 9812         	ldr	r0, [sp, #0x48]
700a6108: 6940         	ldr	r0, [r0, #0x14]
700a610a: 990b         	ldr	r1, [sp, #0x2c]
700a610c: 65c8         	str	r0, [r1, #0x5c]
700a610e: 9812         	ldr	r0, [sp, #0x48]
700a6110: 6980         	ldr	r0, [r0, #0x18]
700a6112: 990b         	ldr	r1, [sp, #0x2c]
700a6114: 6608         	str	r0, [r1, #0x60]
700a6116: 980c         	ldr	r0, [sp, #0x30]
700a6118: f8d0 35c4    	ldr.w	r3, [r0, #0x5c4]
700a611c: 990b         	ldr	r1, [sp, #0x2c]
700a611e: 9a12         	ldr	r2, [sp, #0x48]
700a6120: 4798         	blx	r3
700a6122: e7ff         	b	0x700a6124 <Udma_ringAlloc+0x124> @ imm = #-0x2
700a6124: 9811         	ldr	r0, [sp, #0x44]
700a6126: 2800         	cmp	r0, #0x0
700a6128: d14e         	bne	0x700a61c8 <Udma_ringAlloc+0x1c8> @ imm = #0x9c
700a612a: e7ff         	b	0x700a612c <Udma_ringAlloc+0x12c> @ imm = #-0x2
700a612c: 20bf         	movs	r0, #0xbf
700a612e: f8cd 0012    	str.w	r0, [sp, #0x12]
700a6132: 980c         	ldr	r0, [sp, #0x30]
700a6134: f8b0 00e0    	ldrh.w	r0, [r0, #0xe0]
700a6138: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a613c: 980b         	ldr	r0, [sp, #0x2c]
700a613e: 8880         	ldrh	r0, [r0, #0x4]
700a6140: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a6144: 9812         	ldr	r0, [sp, #0x48]
700a6146: 6800         	ldr	r0, [r0]
700a6148: 990c         	ldr	r1, [sp, #0x30]
700a614a: 2200         	movs	r2, #0x0
700a614c: f00c fcb0    	bl	0x700b2ab0 <Udma_virtToPhyFxn> @ imm = #0xc960
700a6150: 910f         	str	r1, [sp, #0x3c]
700a6152: 900e         	str	r0, [sp, #0x38]
700a6154: 980e         	ldr	r0, [sp, #0x38]
700a6156: f8cd 001a    	str.w	r0, [sp, #0x1a]
700a615a: 980f         	ldr	r0, [sp, #0x3c]
700a615c: f8cd 001e    	str.w	r0, [sp, #0x1e]
700a6160: 9812         	ldr	r0, [sp, #0x48]
700a6162: 68c0         	ldr	r0, [r0, #0xc]
700a6164: f8cd 0022    	str.w	r0, [sp, #0x22]
700a6168: 9812         	ldr	r0, [sp, #0x48]
700a616a: 7a00         	ldrb	r0, [r0, #0x8]
700a616c: f88d 0026    	strb.w	r0, [sp, #0x26]
700a6170: 9812         	ldr	r0, [sp, #0x48]
700a6172: 7c00         	ldrb	r0, [r0, #0x10]
700a6174: f88d 0027    	strb.w	r0, [sp, #0x27]
700a6178: 9812         	ldr	r0, [sp, #0x48]
700a617a: 7c40         	ldrb	r0, [r0, #0x11]
700a617c: f88d 0028    	strb.w	r0, [sp, #0x28]
700a6180: 9812         	ldr	r0, [sp, #0x48]
700a6182: 7c80         	ldrb	r0, [r0, #0x12]
700a6184: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a6188: 9812         	ldr	r0, [sp, #0x48]
700a618a: 8940         	ldrh	r0, [r0, #0xa]
700a618c: f64f 71ff    	movw	r1, #0xffff
700a6190: 4288         	cmp	r0, r1
700a6192: d00b         	beq	0x700a61ac <Udma_ringAlloc+0x1ac> @ imm = #0x16
700a6194: e7ff         	b	0x700a6196 <Udma_ringAlloc+0x196> @ imm = #-0x2
700a6196: f8dd 0012    	ldr.w	r0, [sp, #0x12]
700a619a: f040 0040    	orr	r0, r0, #0x40
700a619e: f8cd 0012    	str.w	r0, [sp, #0x12]
700a61a2: 9812         	ldr	r0, [sp, #0x48]
700a61a4: 8940         	ldrh	r0, [r0, #0xa]
700a61a6: f8ad 0029    	strh.w	r0, [sp, #0x29]
700a61aa: e7ff         	b	0x700a61ac <Udma_ringAlloc+0x1ac> @ imm = #-0x2
700a61ac: f10d 000a    	add.w	r0, sp, #0xa
700a61b0: f10d 0102    	add.w	r1, sp, #0x2
700a61b4: f04f 32ff    	mov.w	r2, #0xffffffff
700a61b8: f00c feea    	bl	0x700b2f90 <Sciclient_rmRingCfg> @ imm = #0xcdd4
700a61bc: 9011         	str	r0, [sp, #0x44]
700a61be: 9811         	ldr	r0, [sp, #0x44]
700a61c0: b108         	cbz	r0, 0x700a61c6 <Udma_ringAlloc+0x1c6> @ imm = #0x2
700a61c2: e7ff         	b	0x700a61c4 <Udma_ringAlloc+0x1c4> @ imm = #-0x2
700a61c4: e7ff         	b	0x700a61c6 <Udma_ringAlloc+0x1c6> @ imm = #-0x2
700a61c6: e7ff         	b	0x700a61c8 <Udma_ringAlloc+0x1c8> @ imm = #-0x2
700a61c8: 9811         	ldr	r0, [sp, #0x44]
700a61ca: b938         	cbnz	r0, 0x700a61dc <Udma_ringAlloc+0x1dc> @ imm = #0xe
700a61cc: e7ff         	b	0x700a61ce <Udma_ringAlloc+0x1ce> @ imm = #-0x2
700a61ce: 990b         	ldr	r1, [sp, #0x2c]
700a61d0: f64a 30cd    	movw	r0, #0xabcd
700a61d4: f6ca 30dc    	movt	r0, #0xabdc
700a61d8: 6588         	str	r0, [r1, #0x58]
700a61da: e01b         	b	0x700a6214 <Udma_ringAlloc+0x214> @ imm = #0x36
700a61dc: 980d         	ldr	r0, [sp, #0x34]
700a61de: 2801         	cmp	r0, #0x1
700a61e0: d117         	bne	0x700a6212 <Udma_ringAlloc+0x212> @ imm = #0x2e
700a61e2: e7ff         	b	0x700a61e4 <Udma_ringAlloc+0x1e4> @ imm = #-0x2
700a61e4: 9812         	ldr	r0, [sp, #0x48]
700a61e6: 6940         	ldr	r0, [r0, #0x14]
700a61e8: 2104         	movs	r1, #0x4
700a61ea: f6cf 71ff    	movt	r1, #0xffff
700a61ee: 4288         	cmp	r0, r1
700a61f0: d106         	bne	0x700a6200 <Udma_ringAlloc+0x200> @ imm = #0xc
700a61f2: e7ff         	b	0x700a61f4 <Udma_ringAlloc+0x1f4> @ imm = #-0x2
700a61f4: 980b         	ldr	r0, [sp, #0x2c]
700a61f6: 8880         	ldrh	r0, [r0, #0x4]
700a61f8: 990c         	ldr	r1, [sp, #0x30]
700a61fa: f00f fcd9    	bl	0x700b5bb0 <Udma_rmFreeFreeRing> @ imm = #0xf9b2
700a61fe: e007         	b	0x700a6210 <Udma_ringAlloc+0x210> @ imm = #0xe
700a6200: 9b0b         	ldr	r3, [sp, #0x2c]
700a6202: 8898         	ldrh	r0, [r3, #0x4]
700a6204: 990c         	ldr	r1, [sp, #0x30]
700a6206: 6dda         	ldr	r2, [r3, #0x5c]
700a6208: 6e1b         	ldr	r3, [r3, #0x60]
700a620a: f00a f9d9    	bl	0x700b05c0 <Udma_rmFreeMappedRing> @ imm = #0xa3b2
700a620e: e7ff         	b	0x700a6210 <Udma_ringAlloc+0x210> @ imm = #-0x2
700a6210: e7ff         	b	0x700a6212 <Udma_ringAlloc+0x212> @ imm = #-0x2
700a6212: e7ff         	b	0x700a6214 <Udma_ringAlloc+0x214> @ imm = #-0x2
700a6214: 9811         	ldr	r0, [sp, #0x44]
700a6216: b016         	add	sp, #0x58
700a6218: bd80         	pop	{r7, pc}
700a621a: 0000         	movs	r0, r0
700a621c: 0000         	movs	r0, r0
700a621e: 0000         	movs	r0, r0

700a6220 <_txe_thread_create>:
700a6220: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700a6224: b092         	sub	sp, #0x48
700a6226: f8dd c078    	ldr.w	r12, [sp, #0x78]
700a622a: f8dd c074    	ldr.w	r12, [sp, #0x74]
700a622e: f8dd c070    	ldr.w	r12, [sp, #0x70]
700a6232: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a6236: f8dd c068    	ldr.w	r12, [sp, #0x68]
700a623a: f8dd c064    	ldr.w	r12, [sp, #0x64]
700a623e: f8dd c060    	ldr.w	r12, [sp, #0x60]
700a6242: 9011         	str	r0, [sp, #0x44]
700a6244: 9110         	str	r1, [sp, #0x40]
700a6246: 920f         	str	r2, [sp, #0x3c]
700a6248: 930e         	str	r3, [sp, #0x38]
700a624a: 2000         	movs	r0, #0x0
700a624c: 900c         	str	r0, [sp, #0x30]
700a624e: 9811         	ldr	r0, [sp, #0x44]
700a6250: b918         	cbnz	r0, 0x700a625a <_txe_thread_create+0x3a> @ imm = #0x6
700a6252: e7ff         	b	0x700a6254 <_txe_thread_create+0x34> @ imm = #-0x2
700a6254: 200e         	movs	r0, #0xe
700a6256: 900c         	str	r0, [sp, #0x30]
700a6258: e0c7         	b	0x700a63ea <_txe_thread_create+0x1ca> @ imm = #0x18e
700a625a: 981e         	ldr	r0, [sp, #0x78]
700a625c: 28b4         	cmp	r0, #0xb4
700a625e: d003         	beq	0x700a6268 <_txe_thread_create+0x48> @ imm = #0x6
700a6260: e7ff         	b	0x700a6262 <_txe_thread_create+0x42> @ imm = #-0x2
700a6262: 200e         	movs	r0, #0xe
700a6264: 900c         	str	r0, [sp, #0x30]
700a6266: e0bf         	b	0x700a63e8 <_txe_thread_create+0x1c8> @ imm = #0x17e
700a6268: f7fd e994    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x2cd8
700a626c: 900d         	str	r0, [sp, #0x34]
700a626e: f64a 41fc    	movw	r1, #0xacfc
700a6272: f2c7 0108    	movt	r1, #0x7008
700a6276: 6808         	ldr	r0, [r1]
700a6278: 3001         	adds	r0, #0x1
700a627a: 6008         	str	r0, [r1]
700a627c: 980d         	ldr	r0, [sp, #0x34]
700a627e: f7fc eb04    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x39f8
700a6282: 2000         	movs	r0, #0x0
700a6284: 900b         	str	r0, [sp, #0x2c]
700a6286: f64a 41e8    	movw	r1, #0xace8
700a628a: f2c7 0108    	movt	r1, #0x7008
700a628e: 6809         	ldr	r1, [r1]
700a6290: 9109         	str	r1, [sp, #0x24]
700a6292: 9918         	ldr	r1, [sp, #0x60]
700a6294: 9107         	str	r1, [sp, #0x1c]
700a6296: 9a07         	ldr	r2, [sp, #0x1c]
700a6298: 9919         	ldr	r1, [sp, #0x64]
700a629a: 4411         	add	r1, r2
700a629c: 3901         	subs	r1, #0x1
700a629e: 9107         	str	r1, [sp, #0x1c]
700a62a0: 9907         	ldr	r1, [sp, #0x1c]
700a62a2: 9108         	str	r1, [sp, #0x20]
700a62a4: 900a         	str	r0, [sp, #0x28]
700a62a6: e7ff         	b	0x700a62a8 <_txe_thread_create+0x88> @ imm = #-0x2
700a62a8: 980a         	ldr	r0, [sp, #0x28]
700a62aa: f64a 41e4    	movw	r1, #0xace4
700a62ae: f2c7 0108    	movt	r1, #0x7008
700a62b2: 6809         	ldr	r1, [r1]
700a62b4: 4288         	cmp	r0, r1
700a62b6: d23a         	bhs	0x700a632e <_txe_thread_create+0x10e> @ imm = #0x74
700a62b8: e7ff         	b	0x700a62ba <_txe_thread_create+0x9a> @ imm = #-0x2
700a62ba: 9811         	ldr	r0, [sp, #0x44]
700a62bc: 9909         	ldr	r1, [sp, #0x24]
700a62be: 4288         	cmp	r0, r1
700a62c0: d103         	bne	0x700a62ca <_txe_thread_create+0xaa> @ imm = #0x6
700a62c2: e7ff         	b	0x700a62c4 <_txe_thread_create+0xa4> @ imm = #-0x2
700a62c4: 2001         	movs	r0, #0x1
700a62c6: 900b         	str	r0, [sp, #0x2c]
700a62c8: e7ff         	b	0x700a62ca <_txe_thread_create+0xaa> @ imm = #-0x2
700a62ca: 980b         	ldr	r0, [sp, #0x2c]
700a62cc: 2801         	cmp	r0, #0x1
700a62ce: d101         	bne	0x700a62d4 <_txe_thread_create+0xb4> @ imm = #0x2
700a62d0: e7ff         	b	0x700a62d2 <_txe_thread_create+0xb2> @ imm = #-0x2
700a62d2: e02c         	b	0x700a632e <_txe_thread_create+0x10e> @ imm = #0x58
700a62d4: 9818         	ldr	r0, [sp, #0x60]
700a62d6: 9909         	ldr	r1, [sp, #0x24]
700a62d8: 68c9         	ldr	r1, [r1, #0xc]
700a62da: 4288         	cmp	r0, r1
700a62dc: d30c         	blo	0x700a62f8 <_txe_thread_create+0xd8> @ imm = #0x18
700a62de: e7ff         	b	0x700a62e0 <_txe_thread_create+0xc0> @ imm = #-0x2
700a62e0: 9818         	ldr	r0, [sp, #0x60]
700a62e2: 9909         	ldr	r1, [sp, #0x24]
700a62e4: 6909         	ldr	r1, [r1, #0x10]
700a62e6: 4288         	cmp	r0, r1
700a62e8: d205         	bhs	0x700a62f6 <_txe_thread_create+0xd6> @ imm = #0xa
700a62ea: e7ff         	b	0x700a62ec <_txe_thread_create+0xcc> @ imm = #-0x2
700a62ec: 2000         	movs	r0, #0x0
700a62ee: 9018         	str	r0, [sp, #0x60]
700a62f0: 2001         	movs	r0, #0x1
700a62f2: 900b         	str	r0, [sp, #0x2c]
700a62f4: e7ff         	b	0x700a62f6 <_txe_thread_create+0xd6> @ imm = #-0x2
700a62f6: e7ff         	b	0x700a62f8 <_txe_thread_create+0xd8> @ imm = #-0x2
700a62f8: 9808         	ldr	r0, [sp, #0x20]
700a62fa: 9909         	ldr	r1, [sp, #0x24]
700a62fc: 68c9         	ldr	r1, [r1, #0xc]
700a62fe: 4288         	cmp	r0, r1
700a6300: d30c         	blo	0x700a631c <_txe_thread_create+0xfc> @ imm = #0x18
700a6302: e7ff         	b	0x700a6304 <_txe_thread_create+0xe4> @ imm = #-0x2
700a6304: 9808         	ldr	r0, [sp, #0x20]
700a6306: 9909         	ldr	r1, [sp, #0x24]
700a6308: 6909         	ldr	r1, [r1, #0x10]
700a630a: 4288         	cmp	r0, r1
700a630c: d205         	bhs	0x700a631a <_txe_thread_create+0xfa> @ imm = #0xa
700a630e: e7ff         	b	0x700a6310 <_txe_thread_create+0xf0> @ imm = #-0x2
700a6310: 2000         	movs	r0, #0x0
700a6312: 9018         	str	r0, [sp, #0x60]
700a6314: 2001         	movs	r0, #0x1
700a6316: 900b         	str	r0, [sp, #0x2c]
700a6318: e7ff         	b	0x700a631a <_txe_thread_create+0xfa> @ imm = #-0x2
700a631a: e7ff         	b	0x700a631c <_txe_thread_create+0xfc> @ imm = #-0x2
700a631c: 9809         	ldr	r0, [sp, #0x24]
700a631e: f8d0 008c    	ldr.w	r0, [r0, #0x8c]
700a6322: 9009         	str	r0, [sp, #0x24]
700a6324: e7ff         	b	0x700a6326 <_txe_thread_create+0x106> @ imm = #-0x2
700a6326: 980a         	ldr	r0, [sp, #0x28]
700a6328: 3001         	adds	r0, #0x1
700a632a: 900a         	str	r0, [sp, #0x28]
700a632c: e7bc         	b	0x700a62a8 <_txe_thread_create+0x88> @ imm = #-0x88
700a632e: f7fd e932    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x2d9c
700a6332: 900d         	str	r0, [sp, #0x34]
700a6334: f64a 41fc    	movw	r1, #0xacfc
700a6338: f2c7 0108    	movt	r1, #0x7008
700a633c: 6808         	ldr	r0, [r1]
700a633e: 3801         	subs	r0, #0x1
700a6340: 6008         	str	r0, [r1]
700a6342: 980d         	ldr	r0, [sp, #0x34]
700a6344: f7fc eaa0    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x3ac0
700a6348: f00d f94a    	bl	0x700b35e0 <_tx_thread_system_preempt_check> @ imm = #0xd294
700a634c: 9811         	ldr	r0, [sp, #0x44]
700a634e: 9909         	ldr	r1, [sp, #0x24]
700a6350: 4288         	cmp	r0, r1
700a6352: d103         	bne	0x700a635c <_txe_thread_create+0x13c> @ imm = #0x6
700a6354: e7ff         	b	0x700a6356 <_txe_thread_create+0x136> @ imm = #-0x2
700a6356: 200e         	movs	r0, #0xe
700a6358: 900c         	str	r0, [sp, #0x30]
700a635a: e044         	b	0x700a63e6 <_txe_thread_create+0x1c6> @ imm = #0x88
700a635c: 9818         	ldr	r0, [sp, #0x60]
700a635e: b918         	cbnz	r0, 0x700a6368 <_txe_thread_create+0x148> @ imm = #0x6
700a6360: e7ff         	b	0x700a6362 <_txe_thread_create+0x142> @ imm = #-0x2
700a6362: 2003         	movs	r0, #0x3
700a6364: 900c         	str	r0, [sp, #0x30]
700a6366: e03d         	b	0x700a63e4 <_txe_thread_create+0x1c4> @ imm = #0x7a
700a6368: 980f         	ldr	r0, [sp, #0x3c]
700a636a: b918         	cbnz	r0, 0x700a6374 <_txe_thread_create+0x154> @ imm = #0x6
700a636c: e7ff         	b	0x700a636e <_txe_thread_create+0x14e> @ imm = #-0x2
700a636e: 2003         	movs	r0, #0x3
700a6370: 900c         	str	r0, [sp, #0x30]
700a6372: e036         	b	0x700a63e2 <_txe_thread_create+0x1c2> @ imm = #0x6c
700a6374: 9819         	ldr	r0, [sp, #0x64]
700a6376: 28ff         	cmp	r0, #0xff
700a6378: d803         	bhi	0x700a6382 <_txe_thread_create+0x162> @ imm = #0x6
700a637a: e7ff         	b	0x700a637c <_txe_thread_create+0x15c> @ imm = #-0x2
700a637c: 2005         	movs	r0, #0x5
700a637e: 900c         	str	r0, [sp, #0x30]
700a6380: e02e         	b	0x700a63e0 <_txe_thread_create+0x1c0> @ imm = #0x5c
700a6382: 981a         	ldr	r0, [sp, #0x68]
700a6384: 2820         	cmp	r0, #0x20
700a6386: d303         	blo	0x700a6390 <_txe_thread_create+0x170> @ imm = #0x6
700a6388: e7ff         	b	0x700a638a <_txe_thread_create+0x16a> @ imm = #-0x2
700a638a: 200f         	movs	r0, #0xf
700a638c: 900c         	str	r0, [sp, #0x30]
700a638e: e026         	b	0x700a63de <_txe_thread_create+0x1be> @ imm = #0x4c
700a6390: 981b         	ldr	r0, [sp, #0x6c]
700a6392: 991a         	ldr	r1, [sp, #0x68]
700a6394: 4288         	cmp	r0, r1
700a6396: d903         	bls	0x700a63a0 <_txe_thread_create+0x180> @ imm = #0x6
700a6398: e7ff         	b	0x700a639a <_txe_thread_create+0x17a> @ imm = #-0x2
700a639a: 2018         	movs	r0, #0x18
700a639c: 900c         	str	r0, [sp, #0x30]
700a639e: e01d         	b	0x700a63dc <_txe_thread_create+0x1bc> @ imm = #0x3a
700a63a0: 981d         	ldr	r0, [sp, #0x74]
700a63a2: 2802         	cmp	r0, #0x2
700a63a4: d303         	blo	0x700a63ae <_txe_thread_create+0x18e> @ imm = #0x6
700a63a6: e7ff         	b	0x700a63a8 <_txe_thread_create+0x188> @ imm = #-0x2
700a63a8: 2010         	movs	r0, #0x10
700a63aa: 900c         	str	r0, [sp, #0x30]
700a63ac: e015         	b	0x700a63da <_txe_thread_create+0x1ba> @ imm = #0x2a
700a63ae: f648 2068    	movw	r0, #0x8a68
700a63b2: f2c7 000b    	movt	r0, #0x700b
700a63b6: 6800         	ldr	r0, [r0]
700a63b8: b170         	cbz	r0, 0x700a63d8 <_txe_thread_create+0x1b8> @ imm = #0x1c
700a63ba: e7ff         	b	0x700a63bc <_txe_thread_create+0x19c> @ imm = #-0x2
700a63bc: f648 2068    	movw	r0, #0x8a68
700a63c0: f2c7 000b    	movt	r0, #0x700b
700a63c4: 6800         	ldr	r0, [r0]
700a63c6: 0900         	lsrs	r0, r0, #0x4
700a63c8: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700a63cc: d203         	bhs	0x700a63d6 <_txe_thread_create+0x1b6> @ imm = #0x6
700a63ce: e7ff         	b	0x700a63d0 <_txe_thread_create+0x1b0> @ imm = #-0x2
700a63d0: 2013         	movs	r0, #0x13
700a63d2: 900c         	str	r0, [sp, #0x30]
700a63d4: e7ff         	b	0x700a63d6 <_txe_thread_create+0x1b6> @ imm = #-0x2
700a63d6: e7ff         	b	0x700a63d8 <_txe_thread_create+0x1b8> @ imm = #-0x2
700a63d8: e7ff         	b	0x700a63da <_txe_thread_create+0x1ba> @ imm = #-0x2
700a63da: e7ff         	b	0x700a63dc <_txe_thread_create+0x1bc> @ imm = #-0x2
700a63dc: e7ff         	b	0x700a63de <_txe_thread_create+0x1be> @ imm = #-0x2
700a63de: e7ff         	b	0x700a63e0 <_txe_thread_create+0x1c0> @ imm = #-0x2
700a63e0: e7ff         	b	0x700a63e2 <_txe_thread_create+0x1c2> @ imm = #-0x2
700a63e2: e7ff         	b	0x700a63e4 <_txe_thread_create+0x1c4> @ imm = #-0x2
700a63e4: e7ff         	b	0x700a63e6 <_txe_thread_create+0x1c6> @ imm = #-0x2
700a63e6: e7ff         	b	0x700a63e8 <_txe_thread_create+0x1c8> @ imm = #-0x2
700a63e8: e7ff         	b	0x700a63ea <_txe_thread_create+0x1ca> @ imm = #-0x2
700a63ea: 980c         	ldr	r0, [sp, #0x30]
700a63ec: b9e8         	cbnz	r0, 0x700a642a <_txe_thread_create+0x20a> @ imm = #0x3a
700a63ee: e7ff         	b	0x700a63f0 <_txe_thread_create+0x1d0> @ imm = #-0x2
700a63f0: 9811         	ldr	r0, [sp, #0x44]
700a63f2: 9910         	ldr	r1, [sp, #0x40]
700a63f4: 9a0f         	ldr	r2, [sp, #0x3c]
700a63f6: 9b0e         	ldr	r3, [sp, #0x38]
700a63f8: f8dd c060    	ldr.w	r12, [sp, #0x60]
700a63fc: 9c19         	ldr	r4, [sp, #0x64]
700a63fe: 9d1a         	ldr	r5, [sp, #0x68]
700a6400: 9e1b         	ldr	r6, [sp, #0x6c]
700a6402: 9f1c         	ldr	r7, [sp, #0x70]
700a6404: f8dd 8074    	ldr.w	r8, [sp, #0x74]
700a6408: 46ee         	mov	lr, sp
700a640a: f8ce 8014    	str.w	r8, [lr, #0x14]
700a640e: f8ce 7010    	str.w	r7, [lr, #0x10]
700a6412: f8ce 600c    	str.w	r6, [lr, #0xc]
700a6416: f8ce 5008    	str.w	r5, [lr, #0x8]
700a641a: f8ce 4004    	str.w	r4, [lr, #0x4]
700a641e: f8ce c000    	str.w	r12, [lr]
700a6422: f000 fddd    	bl	0x700a6fe0 <_tx_thread_create> @ imm = #0xbba
700a6426: 900c         	str	r0, [sp, #0x30]
700a6428: e7ff         	b	0x700a642a <_txe_thread_create+0x20a> @ imm = #-0x2
700a642a: 980c         	ldr	r0, [sp, #0x30]
700a642c: b012         	add	sp, #0x48
700a642e: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...
700a643e: 0000         	movs	r0, r0

700a6440 <Udma_chFreeResource>:
700a6440: b580         	push	{r7, lr}
700a6442: b084         	sub	sp, #0x10
700a6444: 9003         	str	r0, [sp, #0xc]
700a6446: 2000         	movs	r0, #0x0
700a6448: 9002         	str	r0, [sp, #0x8]
700a644a: 9803         	ldr	r0, [sp, #0xc]
700a644c: 6e80         	ldr	r0, [r0, #0x68]
700a644e: 9001         	str	r0, [sp, #0x4]
700a6450: 9803         	ldr	r0, [sp, #0xc]
700a6452: 7800         	ldrb	r0, [r0]
700a6454: 0740         	lsls	r0, r0, #0x1d
700a6456: 2800         	cmp	r0, #0x0
700a6458: d52e         	bpl	0x700a64b8 <Udma_chFreeResource+0x78> @ imm = #0x5c
700a645a: e7ff         	b	0x700a645c <Udma_chFreeResource+0x1c> @ imm = #-0x2
700a645c: 9803         	ldr	r0, [sp, #0xc]
700a645e: 6ec0         	ldr	r0, [r0, #0x6c]
700a6460: f510 3f80    	cmn.w	r0, #0x10000
700a6464: d027         	beq	0x700a64b6 <Udma_chFreeResource+0x76> @ imm = #0x4e
700a6466: e7ff         	b	0x700a6468 <Udma_chFreeResource+0x28> @ imm = #-0x2
700a6468: 9803         	ldr	r0, [sp, #0xc]
700a646a: 7800         	ldrb	r0, [r0]
700a646c: 0640         	lsls	r0, r0, #0x19
700a646e: 2800         	cmp	r0, #0x0
700a6470: d506         	bpl	0x700a6480 <Udma_chFreeResource+0x40> @ imm = #0xc
700a6472: e7ff         	b	0x700a6474 <Udma_chFreeResource+0x34> @ imm = #-0x2
700a6474: 9803         	ldr	r0, [sp, #0xc]
700a6476: 6ec0         	ldr	r0, [r0, #0x6c]
700a6478: 9901         	ldr	r1, [sp, #0x4]
700a647a: f00c f8c1    	bl	0x700b2600 <Udma_rmFreeBlkCopyHcCh> @ imm = #0xc182
700a647e: e012         	b	0x700a64a6 <Udma_chFreeResource+0x66> @ imm = #0x24
700a6480: 9803         	ldr	r0, [sp, #0xc]
700a6482: 7800         	ldrb	r0, [r0]
700a6484: 0600         	lsls	r0, r0, #0x18
700a6486: 2800         	cmp	r0, #0x0
700a6488: d506         	bpl	0x700a6498 <Udma_chFreeResource+0x58> @ imm = #0xc
700a648a: e7ff         	b	0x700a648c <Udma_chFreeResource+0x4c> @ imm = #-0x2
700a648c: 9803         	ldr	r0, [sp, #0xc]
700a648e: 6ec0         	ldr	r0, [r0, #0x6c]
700a6490: 9901         	ldr	r1, [sp, #0x4]
700a6492: f00c f8ed    	bl	0x700b2670 <Udma_rmFreeBlkCopyUhcCh> @ imm = #0xc1da
700a6496: e005         	b	0x700a64a4 <Udma_chFreeResource+0x64> @ imm = #0xa
700a6498: 9803         	ldr	r0, [sp, #0xc]
700a649a: 6ec0         	ldr	r0, [r0, #0x6c]
700a649c: 9901         	ldr	r1, [sp, #0x4]
700a649e: f00c f877    	bl	0x700b2590 <Udma_rmFreeBlkCopyCh> @ imm = #0xc0ee
700a64a2: e7ff         	b	0x700a64a4 <Udma_chFreeResource+0x64> @ imm = #-0x2
700a64a4: e7ff         	b	0x700a64a6 <Udma_chFreeResource+0x66> @ imm = #-0x2
700a64a6: 9903         	ldr	r1, [sp, #0xc]
700a64a8: 2000         	movs	r0, #0x0
700a64aa: f6cf 70ff    	movt	r0, #0xffff
700a64ae: 66c8         	str	r0, [r1, #0x6c]
700a64b0: 9903         	ldr	r1, [sp, #0xc]
700a64b2: 6708         	str	r0, [r1, #0x70]
700a64b4: e7ff         	b	0x700a64b6 <Udma_chFreeResource+0x76> @ imm = #-0x2
700a64b6: e084         	b	0x700a65c2 <Udma_chFreeResource+0x182> @ imm = #0x108
700a64b8: 9803         	ldr	r0, [sp, #0xc]
700a64ba: 6ec0         	ldr	r0, [r0, #0x6c]
700a64bc: f510 3f80    	cmn.w	r0, #0x10000
700a64c0: d032         	beq	0x700a6528 <Udma_chFreeResource+0xe8> @ imm = #0x64
700a64c2: e7ff         	b	0x700a64c4 <Udma_chFreeResource+0x84> @ imm = #-0x2
700a64c4: 9803         	ldr	r0, [sp, #0xc]
700a64c6: 7800         	ldrb	r0, [r0]
700a64c8: 0640         	lsls	r0, r0, #0x19
700a64ca: 2800         	cmp	r0, #0x0
700a64cc: d506         	bpl	0x700a64dc <Udma_chFreeResource+0x9c> @ imm = #0xc
700a64ce: e7ff         	b	0x700a64d0 <Udma_chFreeResource+0x90> @ imm = #-0x2
700a64d0: 9803         	ldr	r0, [sp, #0xc]
700a64d2: 6ec0         	ldr	r0, [r0, #0x6c]
700a64d4: 9901         	ldr	r1, [sp, #0x4]
700a64d6: f00c f9e3    	bl	0x700b28a0 <Udma_rmFreeTxHcCh> @ imm = #0xc3c6
700a64da: e01f         	b	0x700a651c <Udma_chFreeResource+0xdc> @ imm = #0x3e
700a64dc: 9803         	ldr	r0, [sp, #0xc]
700a64de: 7840         	ldrb	r0, [r0, #0x1]
700a64e0: 07c0         	lsls	r0, r0, #0x1f
700a64e2: b138         	cbz	r0, 0x700a64f4 <Udma_chFreeResource+0xb4> @ imm = #0xe
700a64e4: e7ff         	b	0x700a64e6 <Udma_chFreeResource+0xa6> @ imm = #-0x2
700a64e6: 9803         	ldr	r0, [sp, #0xc]
700a64e8: 68c2         	ldr	r2, [r0, #0xc]
700a64ea: 6ec0         	ldr	r0, [r0, #0x6c]
700a64ec: 9901         	ldr	r1, [sp, #0x4]
700a64ee: f00b fb17    	bl	0x700b1b20 <Udma_rmFreeMappedTxCh> @ imm = #0xb62e
700a64f2: e012         	b	0x700a651a <Udma_chFreeResource+0xda> @ imm = #0x24
700a64f4: 9803         	ldr	r0, [sp, #0xc]
700a64f6: 7800         	ldrb	r0, [r0]
700a64f8: 0600         	lsls	r0, r0, #0x18
700a64fa: 2800         	cmp	r0, #0x0
700a64fc: d506         	bpl	0x700a650c <Udma_chFreeResource+0xcc> @ imm = #0xc
700a64fe: e7ff         	b	0x700a6500 <Udma_chFreeResource+0xc0> @ imm = #-0x2
700a6500: 9803         	ldr	r0, [sp, #0xc]
700a6502: 6ec0         	ldr	r0, [r0, #0x6c]
700a6504: 9901         	ldr	r1, [sp, #0x4]
700a6506: f00c fa03    	bl	0x700b2910 <Udma_rmFreeTxUhcCh> @ imm = #0xc406
700a650a: e005         	b	0x700a6518 <Udma_chFreeResource+0xd8> @ imm = #0xa
700a650c: 9803         	ldr	r0, [sp, #0xc]
700a650e: 6ec0         	ldr	r0, [r0, #0x6c]
700a6510: 9901         	ldr	r1, [sp, #0x4]
700a6512: f00c f98d    	bl	0x700b2830 <Udma_rmFreeTxCh> @ imm = #0xc31a
700a6516: e7ff         	b	0x700a6518 <Udma_chFreeResource+0xd8> @ imm = #-0x2
700a6518: e7ff         	b	0x700a651a <Udma_chFreeResource+0xda> @ imm = #-0x2
700a651a: e7ff         	b	0x700a651c <Udma_chFreeResource+0xdc> @ imm = #-0x2
700a651c: 9903         	ldr	r1, [sp, #0xc]
700a651e: 2000         	movs	r0, #0x0
700a6520: f6cf 70ff    	movt	r0, #0xffff
700a6524: 66c8         	str	r0, [r1, #0x6c]
700a6526: e7ff         	b	0x700a6528 <Udma_chFreeResource+0xe8> @ imm = #-0x2
700a6528: 9803         	ldr	r0, [sp, #0xc]
700a652a: 6f00         	ldr	r0, [r0, #0x70]
700a652c: f510 3f80    	cmn.w	r0, #0x10000
700a6530: d033         	beq	0x700a659a <Udma_chFreeResource+0x15a> @ imm = #0x66
700a6532: e7ff         	b	0x700a6534 <Udma_chFreeResource+0xf4> @ imm = #-0x2
700a6534: 9803         	ldr	r0, [sp, #0xc]
700a6536: 7800         	ldrb	r0, [r0]
700a6538: 0640         	lsls	r0, r0, #0x19
700a653a: 2800         	cmp	r0, #0x0
700a653c: d506         	bpl	0x700a654c <Udma_chFreeResource+0x10c> @ imm = #0xc
700a653e: e7ff         	b	0x700a6540 <Udma_chFreeResource+0x100> @ imm = #-0x2
700a6540: 9803         	ldr	r0, [sp, #0xc]
700a6542: 6f00         	ldr	r0, [r0, #0x70]
700a6544: 9901         	ldr	r1, [sp, #0x4]
700a6546: f00c f903    	bl	0x700b2750 <Udma_rmFreeRxHcCh> @ imm = #0xc206
700a654a: e020         	b	0x700a658e <Udma_chFreeResource+0x14e> @ imm = #0x40
700a654c: 9803         	ldr	r0, [sp, #0xc]
700a654e: 7840         	ldrb	r0, [r0, #0x1]
700a6550: 07c0         	lsls	r0, r0, #0x1f
700a6552: b140         	cbz	r0, 0x700a6566 <Udma_chFreeResource+0x126> @ imm = #0x10
700a6554: e7ff         	b	0x700a6556 <Udma_chFreeResource+0x116> @ imm = #-0x2
700a6556: 9803         	ldr	r0, [sp, #0xc]
700a6558: 68c2         	ldr	r2, [r0, #0xc]
700a655a: 6f00         	ldr	r0, [r0, #0x70]
700a655c: 9901         	ldr	r1, [sp, #0x4]
700a655e: 3a04         	subs	r2, #0x4
700a6560: f00b faa6    	bl	0x700b1ab0 <Udma_rmFreeMappedRxCh> @ imm = #0xb54c
700a6564: e012         	b	0x700a658c <Udma_chFreeResource+0x14c> @ imm = #0x24
700a6566: 9803         	ldr	r0, [sp, #0xc]
700a6568: 7800         	ldrb	r0, [r0]
700a656a: 0600         	lsls	r0, r0, #0x18
700a656c: 2800         	cmp	r0, #0x0
700a656e: d506         	bpl	0x700a657e <Udma_chFreeResource+0x13e> @ imm = #0xc
700a6570: e7ff         	b	0x700a6572 <Udma_chFreeResource+0x132> @ imm = #-0x2
700a6572: 9803         	ldr	r0, [sp, #0xc]
700a6574: 6f00         	ldr	r0, [r0, #0x70]
700a6576: 9901         	ldr	r1, [sp, #0x4]
700a6578: f00c f922    	bl	0x700b27c0 <Udma_rmFreeRxUhcCh> @ imm = #0xc244
700a657c: e005         	b	0x700a658a <Udma_chFreeResource+0x14a> @ imm = #0xa
700a657e: 9803         	ldr	r0, [sp, #0xc]
700a6580: 6f00         	ldr	r0, [r0, #0x70]
700a6582: 9901         	ldr	r1, [sp, #0x4]
700a6584: f00c f8ac    	bl	0x700b26e0 <Udma_rmFreeRxCh> @ imm = #0xc158
700a6588: e7ff         	b	0x700a658a <Udma_chFreeResource+0x14a> @ imm = #-0x2
700a658a: e7ff         	b	0x700a658c <Udma_chFreeResource+0x14c> @ imm = #-0x2
700a658c: e7ff         	b	0x700a658e <Udma_chFreeResource+0x14e> @ imm = #-0x2
700a658e: 9903         	ldr	r1, [sp, #0xc]
700a6590: 2000         	movs	r0, #0x0
700a6592: f6cf 70ff    	movt	r0, #0xffff
700a6596: 6708         	str	r0, [r1, #0x70]
700a6598: e7ff         	b	0x700a659a <Udma_chFreeResource+0x15a> @ imm = #-0x2
700a659a: 9903         	ldr	r1, [sp, #0xc]
700a659c: 2000         	movs	r0, #0x0
700a659e: f8c1 01cc    	str.w	r0, [r1, #0x1cc]
700a65a2: 9a03         	ldr	r2, [sp, #0xc]
700a65a4: 2100         	movs	r1, #0x0
700a65a6: f6cf 71ff    	movt	r1, #0xffff
700a65aa: f8c2 11d0    	str.w	r1, [r2, #0x1d0]
700a65ae: 9903         	ldr	r1, [sp, #0xc]
700a65b0: f8c1 01d4    	str.w	r0, [r1, #0x1d4]
700a65b4: 9903         	ldr	r1, [sp, #0xc]
700a65b6: f8c1 01d8    	str.w	r0, [r1, #0x1d8]
700a65ba: 9903         	ldr	r1, [sp, #0xc]
700a65bc: f8c1 01c8    	str.w	r0, [r1, #0x1c8]
700a65c0: e7ff         	b	0x700a65c2 <Udma_chFreeResource+0x182> @ imm = #-0x2
700a65c2: 9903         	ldr	r1, [sp, #0xc]
700a65c4: 2000         	movs	r0, #0x0
700a65c6: f6cf 70ff    	movt	r0, #0xffff
700a65ca: 6788         	str	r0, [r1, #0x78]
700a65cc: 9903         	ldr	r1, [sp, #0xc]
700a65ce: 2004         	movs	r0, #0x4
700a65d0: f6cf 70ff    	movt	r0, #0xffff
700a65d4: 67c8         	str	r0, [r1, #0x7c]
700a65d6: 9803         	ldr	r0, [sp, #0xc]
700a65d8: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a65dc: b190         	cbz	r0, 0x700a6604 <Udma_chFreeResource+0x1c4> @ imm = #0x24
700a65de: e7ff         	b	0x700a65e0 <Udma_chFreeResource+0x1a0> @ imm = #-0x2
700a65e0: 9803         	ldr	r0, [sp, #0xc]
700a65e2: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a65e6: f007 fc63    	bl	0x700adeb0 <Udma_ringFree> @ imm = #0x78c6
700a65ea: 4601         	mov	r1, r0
700a65ec: 9802         	ldr	r0, [sp, #0x8]
700a65ee: 4408         	add	r0, r1
700a65f0: 9002         	str	r0, [sp, #0x8]
700a65f2: 9802         	ldr	r0, [sp, #0x8]
700a65f4: b108         	cbz	r0, 0x700a65fa <Udma_chFreeResource+0x1ba> @ imm = #0x2
700a65f6: e7ff         	b	0x700a65f8 <Udma_chFreeResource+0x1b8> @ imm = #-0x2
700a65f8: e7ff         	b	0x700a65fa <Udma_chFreeResource+0x1ba> @ imm = #-0x2
700a65fa: 9903         	ldr	r1, [sp, #0xc]
700a65fc: 2000         	movs	r0, #0x0
700a65fe: f8c1 0080    	str.w	r0, [r1, #0x80]
700a6602: e7ff         	b	0x700a6604 <Udma_chFreeResource+0x1c4> @ imm = #-0x2
700a6604: 9803         	ldr	r0, [sp, #0xc]
700a6606: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a660a: b128         	cbz	r0, 0x700a6618 <Udma_chFreeResource+0x1d8> @ imm = #0xa
700a660c: e7ff         	b	0x700a660e <Udma_chFreeResource+0x1ce> @ imm = #-0x2
700a660e: 9903         	ldr	r1, [sp, #0xc]
700a6610: 2000         	movs	r0, #0x0
700a6612: f8c1 0084    	str.w	r0, [r1, #0x84]
700a6616: e7ff         	b	0x700a6618 <Udma_chFreeResource+0x1d8> @ imm = #-0x2
700a6618: 9803         	ldr	r0, [sp, #0xc]
700a661a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a661e: b190         	cbz	r0, 0x700a6646 <Udma_chFreeResource+0x206> @ imm = #0x24
700a6620: e7ff         	b	0x700a6622 <Udma_chFreeResource+0x1e2> @ imm = #-0x2
700a6622: 9803         	ldr	r0, [sp, #0xc]
700a6624: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a6628: f007 fc42    	bl	0x700adeb0 <Udma_ringFree> @ imm = #0x7884
700a662c: 4601         	mov	r1, r0
700a662e: 9802         	ldr	r0, [sp, #0x8]
700a6630: 4408         	add	r0, r1
700a6632: 9002         	str	r0, [sp, #0x8]
700a6634: 9802         	ldr	r0, [sp, #0x8]
700a6636: b108         	cbz	r0, 0x700a663c <Udma_chFreeResource+0x1fc> @ imm = #0x2
700a6638: e7ff         	b	0x700a663a <Udma_chFreeResource+0x1fa> @ imm = #-0x2
700a663a: e7ff         	b	0x700a663c <Udma_chFreeResource+0x1fc> @ imm = #-0x2
700a663c: 9903         	ldr	r1, [sp, #0xc]
700a663e: 2000         	movs	r0, #0x0
700a6640: f8c1 0088    	str.w	r0, [r1, #0x88]
700a6644: e7ff         	b	0x700a6646 <Udma_chFreeResource+0x206> @ imm = #-0x2
700a6646: 9802         	ldr	r0, [sp, #0x8]
700a6648: b004         	add	sp, #0x10
700a664a: bd80         	pop	{r7, pc}
700a664c: 0000         	movs	r0, r0
700a664e: 0000         	movs	r0, r0

700a6650 <_tx_thread_resume>:
700a6650: b580         	push	{r7, lr}
700a6652: b08e         	sub	sp, #0x38
700a6654: 900c         	str	r0, [sp, #0x30]
700a6656: 2000         	movs	r0, #0x0
700a6658: 9008         	str	r0, [sp, #0x20]
700a665a: f7fc ef9c    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x30c8
700a665e: 900b         	str	r0, [sp, #0x2c]
700a6660: 980c         	ldr	r0, [sp, #0x30]
700a6662: 6b40         	ldr	r0, [r0, #0x34]
700a6664: 2803         	cmp	r0, #0x3
700a6666: f040 80b1    	bne.w	0x700a67cc <_tx_thread_resume+0x17c> @ imm = #0x162
700a666a: e7ff         	b	0x700a666c <_tx_thread_resume+0x1c> @ imm = #-0x2
700a666c: f648 2068    	movw	r0, #0x8a68
700a6670: f2c7 000b    	movt	r0, #0x700b
700a6674: 6800         	ldr	r0, [r0]
700a6676: f1b0 3ff0    	cmp.w	r0, #0xf0f0f0f0
700a667a: d311         	blo	0x700a66a0 <_tx_thread_resume+0x50> @ imm = #0x22
700a667c: e7ff         	b	0x700a667e <_tx_thread_resume+0x2e> @ imm = #-0x2
700a667e: f64a 40f0    	movw	r0, #0xacf0
700a6682: f2c7 0008    	movt	r0, #0x7008
700a6686: 6800         	ldr	r0, [r0]
700a6688: 9009         	str	r0, [sp, #0x24]
700a668a: 9809         	ldr	r0, [sp, #0x24]
700a668c: b138         	cbz	r0, 0x700a669e <_tx_thread_resume+0x4e> @ imm = #0xe
700a668e: e7ff         	b	0x700a6690 <_tx_thread_resume+0x40> @ imm = #-0x2
700a6690: 9809         	ldr	r0, [sp, #0x24]
700a6692: 6c00         	ldr	r0, [r0, #0x40]
700a6694: 9008         	str	r0, [sp, #0x20]
700a6696: 9909         	ldr	r1, [sp, #0x24]
700a6698: 6b08         	ldr	r0, [r1, #0x30]
700a669a: 6408         	str	r0, [r1, #0x40]
700a669c: e7ff         	b	0x700a669e <_tx_thread_resume+0x4e> @ imm = #-0x2
700a669e: e002         	b	0x700a66a6 <_tx_thread_resume+0x56> @ imm = #0x4
700a66a0: 2000         	movs	r0, #0x0
700a66a2: 9009         	str	r0, [sp, #0x24]
700a66a4: e7ff         	b	0x700a66a6 <_tx_thread_resume+0x56> @ imm = #-0x2
700a66a6: 990c         	ldr	r1, [sp, #0x30]
700a66a8: 2000         	movs	r0, #0x0
700a66aa: 6348         	str	r0, [r1, #0x34]
700a66ac: 980c         	ldr	r0, [sp, #0x30]
700a66ae: 6b00         	ldr	r0, [r0, #0x30]
700a66b0: 9007         	str	r0, [sp, #0x1c]
700a66b2: 9907         	ldr	r1, [sp, #0x1c]
700a66b4: f64a 2034    	movw	r0, #0xaa34
700a66b8: f2c7 0008    	movt	r0, #0x7008
700a66bc: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a66c0: 9005         	str	r0, [sp, #0x14]
700a66c2: 9805         	ldr	r0, [sp, #0x14]
700a66c4: 2800         	cmp	r0, #0x0
700a66c6: d167         	bne	0x700a6798 <_tx_thread_resume+0x148> @ imm = #0xce
700a66c8: e7ff         	b	0x700a66ca <_tx_thread_resume+0x7a> @ imm = #-0x2
700a66ca: 980c         	ldr	r0, [sp, #0x30]
700a66cc: 9a07         	ldr	r2, [sp, #0x1c]
700a66ce: f64a 2134    	movw	r1, #0xaa34
700a66d2: f2c7 0108    	movt	r1, #0x7008
700a66d6: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a66da: 980c         	ldr	r0, [sp, #0x30]
700a66dc: 6200         	str	r0, [r0, #0x20]
700a66de: 980c         	ldr	r0, [sp, #0x30]
700a66e0: 6240         	str	r0, [r0, #0x24]
700a66e2: 9907         	ldr	r1, [sp, #0x1c]
700a66e4: 2001         	movs	r0, #0x1
700a66e6: 4088         	lsls	r0, r1
700a66e8: 9006         	str	r0, [sp, #0x18]
700a66ea: f64a 5100    	movw	r1, #0xad00
700a66ee: f2c7 0108    	movt	r1, #0x7008
700a66f2: 6808         	ldr	r0, [r1]
700a66f4: 9a06         	ldr	r2, [sp, #0x18]
700a66f6: 4310         	orrs	r0, r2
700a66f8: 6008         	str	r0, [r1]
700a66fa: 9807         	ldr	r0, [sp, #0x1c]
700a66fc: f64a 41f4    	movw	r1, #0xacf4
700a6700: f2c7 0108    	movt	r1, #0x7008
700a6704: 6809         	ldr	r1, [r1]
700a6706: 4288         	cmp	r0, r1
700a6708: d245         	bhs	0x700a6796 <_tx_thread_resume+0x146> @ imm = #0x8a
700a670a: e7ff         	b	0x700a670c <_tx_thread_resume+0xbc> @ imm = #-0x2
700a670c: 9807         	ldr	r0, [sp, #0x1c]
700a670e: f64a 41f4    	movw	r1, #0xacf4
700a6712: f2c7 0108    	movt	r1, #0x7008
700a6716: 6008         	str	r0, [r1]
700a6718: f64a 40f0    	movw	r0, #0xacf0
700a671c: f2c7 0008    	movt	r0, #0x7008
700a6720: 6800         	ldr	r0, [r0]
700a6722: 9003         	str	r0, [sp, #0xc]
700a6724: 9803         	ldr	r0, [sp, #0xc]
700a6726: b938         	cbnz	r0, 0x700a6738 <_tx_thread_resume+0xe8> @ imm = #0xe
700a6728: e7ff         	b	0x700a672a <_tx_thread_resume+0xda> @ imm = #-0x2
700a672a: 980c         	ldr	r0, [sp, #0x30]
700a672c: f64a 41f0    	movw	r1, #0xacf0
700a6730: f2c7 0108    	movt	r1, #0x7008
700a6734: 6008         	str	r0, [r1]
700a6736: e02d         	b	0x700a6794 <_tx_thread_resume+0x144> @ imm = #0x5a
700a6738: 9807         	ldr	r0, [sp, #0x1c]
700a673a: 9903         	ldr	r1, [sp, #0xc]
700a673c: 6c09         	ldr	r1, [r1, #0x40]
700a673e: 4288         	cmp	r0, r1
700a6740: d227         	bhs	0x700a6792 <_tx_thread_resume+0x142> @ imm = #0x4e
700a6742: e7ff         	b	0x700a6744 <_tx_thread_resume+0xf4> @ imm = #-0x2
700a6744: 980c         	ldr	r0, [sp, #0x30]
700a6746: f64a 41f0    	movw	r1, #0xacf0
700a674a: f2c7 0108    	movt	r1, #0x7008
700a674e: 6008         	str	r0, [r1]
700a6750: 9809         	ldr	r0, [sp, #0x24]
700a6752: b120         	cbz	r0, 0x700a675e <_tx_thread_resume+0x10e> @ imm = #0x8
700a6754: e7ff         	b	0x700a6756 <_tx_thread_resume+0x106> @ imm = #-0x2
700a6756: 9808         	ldr	r0, [sp, #0x20]
700a6758: 9909         	ldr	r1, [sp, #0x24]
700a675a: 6408         	str	r0, [r1, #0x40]
700a675c: e7ff         	b	0x700a675e <_tx_thread_resume+0x10e> @ imm = #-0x2
700a675e: 980b         	ldr	r0, [sp, #0x2c]
700a6760: f7fc e892    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x3edc
700a6764: f64a 40fc    	movw	r0, #0xacfc
700a6768: f2c7 0008    	movt	r0, #0x7008
700a676c: 6800         	ldr	r0, [r0]
700a676e: 9001         	str	r0, [sp, #0x4]
700a6770: 9801         	ldr	r0, [sp, #0x4]
700a6772: f648 2168    	movw	r1, #0x8a68
700a6776: f2c7 010b    	movt	r1, #0x700b
700a677a: 6809         	ldr	r1, [r1]
700a677c: 4308         	orrs	r0, r1
700a677e: 9001         	str	r0, [sp, #0x4]
700a6780: 9801         	ldr	r0, [sp, #0x4]
700a6782: b918         	cbnz	r0, 0x700a678c <_tx_thread_resume+0x13c> @ imm = #0x6
700a6784: e7ff         	b	0x700a6786 <_tx_thread_resume+0x136> @ imm = #-0x2
700a6786: f00c ed1c    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0xca38
700a678a: e7ff         	b	0x700a678c <_tx_thread_resume+0x13c> @ imm = #-0x2
700a678c: 2000         	movs	r0, #0x0
700a678e: 900d         	str	r0, [sp, #0x34]
700a6790: e055         	b	0x700a683e <_tx_thread_resume+0x1ee> @ imm = #0xaa
700a6792: e7ff         	b	0x700a6794 <_tx_thread_resume+0x144> @ imm = #-0x2
700a6794: e7ff         	b	0x700a6796 <_tx_thread_resume+0x146> @ imm = #-0x2
700a6796: e00f         	b	0x700a67b8 <_tx_thread_resume+0x168> @ imm = #0x1e
700a6798: 9805         	ldr	r0, [sp, #0x14]
700a679a: 6a40         	ldr	r0, [r0, #0x24]
700a679c: 9004         	str	r0, [sp, #0x10]
700a679e: 980c         	ldr	r0, [sp, #0x30]
700a67a0: 9904         	ldr	r1, [sp, #0x10]
700a67a2: 6208         	str	r0, [r1, #0x20]
700a67a4: 980c         	ldr	r0, [sp, #0x30]
700a67a6: 9905         	ldr	r1, [sp, #0x14]
700a67a8: 6248         	str	r0, [r1, #0x24]
700a67aa: 9804         	ldr	r0, [sp, #0x10]
700a67ac: 990c         	ldr	r1, [sp, #0x30]
700a67ae: 6248         	str	r0, [r1, #0x24]
700a67b0: 9805         	ldr	r0, [sp, #0x14]
700a67b2: 990c         	ldr	r1, [sp, #0x30]
700a67b4: 6208         	str	r0, [r1, #0x20]
700a67b6: e7ff         	b	0x700a67b8 <_tx_thread_resume+0x168> @ imm = #-0x2
700a67b8: 9809         	ldr	r0, [sp, #0x24]
700a67ba: b120         	cbz	r0, 0x700a67c6 <_tx_thread_resume+0x176> @ imm = #0x8
700a67bc: e7ff         	b	0x700a67be <_tx_thread_resume+0x16e> @ imm = #-0x2
700a67be: 9808         	ldr	r0, [sp, #0x20]
700a67c0: 9909         	ldr	r1, [sp, #0x24]
700a67c2: 6408         	str	r0, [r1, #0x40]
700a67c4: e7ff         	b	0x700a67c6 <_tx_thread_resume+0x176> @ imm = #-0x2
700a67c6: 2000         	movs	r0, #0x0
700a67c8: 900a         	str	r0, [sp, #0x28]
700a67ca: e00e         	b	0x700a67ea <_tx_thread_resume+0x19a> @ imm = #0x1c
700a67cc: 980c         	ldr	r0, [sp, #0x30]
700a67ce: 6b80         	ldr	r0, [r0, #0x38]
700a67d0: 2801         	cmp	r0, #0x1
700a67d2: d106         	bne	0x700a67e2 <_tx_thread_resume+0x192> @ imm = #0xc
700a67d4: e7ff         	b	0x700a67d6 <_tx_thread_resume+0x186> @ imm = #-0x2
700a67d6: 990c         	ldr	r1, [sp, #0x30]
700a67d8: 2000         	movs	r0, #0x0
700a67da: 6388         	str	r0, [r1, #0x38]
700a67dc: 2019         	movs	r0, #0x19
700a67de: 900a         	str	r0, [sp, #0x28]
700a67e0: e002         	b	0x700a67e8 <_tx_thread_resume+0x198> @ imm = #0x4
700a67e2: 2012         	movs	r0, #0x12
700a67e4: 900a         	str	r0, [sp, #0x28]
700a67e6: e7ff         	b	0x700a67e8 <_tx_thread_resume+0x198> @ imm = #-0x2
700a67e8: e7ff         	b	0x700a67ea <_tx_thread_resume+0x19a> @ imm = #-0x2
700a67ea: 980b         	ldr	r0, [sp, #0x2c]
700a67ec: f7fc e84c    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x3f68
700a67f0: f64a 40ec    	movw	r0, #0xacec
700a67f4: f2c7 0008    	movt	r0, #0x7008
700a67f8: 6800         	ldr	r0, [r0]
700a67fa: 9002         	str	r0, [sp, #0x8]
700a67fc: 9802         	ldr	r0, [sp, #0x8]
700a67fe: f64a 41f0    	movw	r1, #0xacf0
700a6802: f2c7 0108    	movt	r1, #0x7008
700a6806: 6809         	ldr	r1, [r1]
700a6808: 4288         	cmp	r0, r1
700a680a: d015         	beq	0x700a6838 <_tx_thread_resume+0x1e8> @ imm = #0x2a
700a680c: e7ff         	b	0x700a680e <_tx_thread_resume+0x1be> @ imm = #-0x2
700a680e: f64a 40fc    	movw	r0, #0xacfc
700a6812: f2c7 0008    	movt	r0, #0x7008
700a6816: 6800         	ldr	r0, [r0]
700a6818: 9001         	str	r0, [sp, #0x4]
700a681a: 9801         	ldr	r0, [sp, #0x4]
700a681c: f648 2168    	movw	r1, #0x8a68
700a6820: f2c7 010b    	movt	r1, #0x700b
700a6824: 6809         	ldr	r1, [r1]
700a6826: 4308         	orrs	r0, r1
700a6828: 9001         	str	r0, [sp, #0x4]
700a682a: 9801         	ldr	r0, [sp, #0x4]
700a682c: b918         	cbnz	r0, 0x700a6836 <_tx_thread_resume+0x1e6> @ imm = #0x6
700a682e: e7ff         	b	0x700a6830 <_tx_thread_resume+0x1e0> @ imm = #-0x2
700a6830: f00c ecc6    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0xc98c
700a6834: e7ff         	b	0x700a6836 <_tx_thread_resume+0x1e6> @ imm = #-0x2
700a6836: e7ff         	b	0x700a6838 <_tx_thread_resume+0x1e8> @ imm = #-0x2
700a6838: 980a         	ldr	r0, [sp, #0x28]
700a683a: 900d         	str	r0, [sp, #0x34]
700a683c: e7ff         	b	0x700a683e <_tx_thread_resume+0x1ee> @ imm = #-0x2
700a683e: 980d         	ldr	r0, [sp, #0x34]
700a6840: b00e         	add	sp, #0x38
700a6842: bd80         	pop	{r7, pc}
		...

700a6850 <Udma_chDisableBlkCpyChan>:
700a6850: b580         	push	{r7, lr}
700a6852: b090         	sub	sp, #0x40
700a6854: 900f         	str	r0, [sp, #0x3c]
700a6856: 910e         	str	r1, [sp, #0x38]
700a6858: 2000         	movs	r0, #0x0
700a685a: 900d         	str	r0, [sp, #0x34]
700a685c: 900c         	str	r0, [sp, #0x30]
700a685e: 980f         	ldr	r0, [sp, #0x3c]
700a6860: 6e80         	ldr	r0, [r0, #0x68]
700a6862: 900b         	str	r0, [sp, #0x2c]
700a6864: 980b         	ldr	r0, [sp, #0x2c]
700a6866: 6800         	ldr	r0, [r0]
700a6868: 2801         	cmp	r0, #0x1
700a686a: d10a         	bne	0x700a6882 <Udma_chDisableBlkCpyChan+0x32> @ imm = #0x14
700a686c: e7ff         	b	0x700a686e <Udma_chDisableBlkCpyChan+0x1e> @ imm = #-0x2
700a686e: 980b         	ldr	r0, [sp, #0x2c]
700a6870: 3008         	adds	r0, #0x8
700a6872: 990f         	ldr	r1, [sp, #0x3c]
700a6874: 6ec9         	ldr	r1, [r1, #0x6c]
700a6876: 2300         	movs	r3, #0x0
700a6878: 461a         	mov	r2, r3
700a687a: f00d fa19    	bl	0x700b3cb0 <CSL_bcdmaTeardownTxChan> @ imm = #0xd432
700a687e: 900d         	str	r0, [sp, #0x34]
700a6880: e00f         	b	0x700a68a2 <Udma_chDisableBlkCpyChan+0x52> @ imm = #0x1e
700a6882: 980b         	ldr	r0, [sp, #0x2c]
700a6884: 6800         	ldr	r0, [r0]
700a6886: 2802         	cmp	r0, #0x2
700a6888: d10a         	bne	0x700a68a0 <Udma_chDisableBlkCpyChan+0x50> @ imm = #0x14
700a688a: e7ff         	b	0x700a688c <Udma_chDisableBlkCpyChan+0x3c> @ imm = #-0x2
700a688c: 980b         	ldr	r0, [sp, #0x2c]
700a688e: 3054         	adds	r0, #0x54
700a6890: 990f         	ldr	r1, [sp, #0x3c]
700a6892: 6ec9         	ldr	r1, [r1, #0x6c]
700a6894: 2300         	movs	r3, #0x0
700a6896: 461a         	mov	r2, r3
700a6898: f00d ffc2    	bl	0x700b4820 <CSL_pktdmaTeardownTxChan> @ imm = #0xdf84
700a689c: 900d         	str	r0, [sp, #0x34]
700a689e: e7ff         	b	0x700a68a0 <Udma_chDisableBlkCpyChan+0x50> @ imm = #-0x2
700a68a0: e7ff         	b	0x700a68a2 <Udma_chDisableBlkCpyChan+0x52> @ imm = #-0x2
700a68a2: 980d         	ldr	r0, [sp, #0x34]
700a68a4: b108         	cbz	r0, 0x700a68aa <Udma_chDisableBlkCpyChan+0x5a> @ imm = #0x2
700a68a6: e7ff         	b	0x700a68a8 <Udma_chDisableBlkCpyChan+0x58> @ imm = #-0x2
700a68a8: e7ff         	b	0x700a68aa <Udma_chDisableBlkCpyChan+0x5a> @ imm = #-0x2
700a68aa: e7ff         	b	0x700a68ac <Udma_chDisableBlkCpyChan+0x5c> @ imm = #-0x2
700a68ac: 980d         	ldr	r0, [sp, #0x34]
700a68ae: bba8         	cbnz	r0, 0x700a691c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x6a
700a68b0: e7ff         	b	0x700a68b2 <Udma_chDisableBlkCpyChan+0x62> @ imm = #-0x2
700a68b2: 980b         	ldr	r0, [sp, #0x2c]
700a68b4: 6800         	ldr	r0, [r0]
700a68b6: 2801         	cmp	r0, #0x1
700a68b8: d10c         	bne	0x700a68d4 <Udma_chDisableBlkCpyChan+0x84> @ imm = #0x18
700a68ba: e7ff         	b	0x700a68bc <Udma_chDisableBlkCpyChan+0x6c> @ imm = #-0x2
700a68bc: 980b         	ldr	r0, [sp, #0x2c]
700a68be: 3008         	adds	r0, #0x8
700a68c0: 990f         	ldr	r1, [sp, #0x3c]
700a68c2: 6ec9         	ldr	r1, [r1, #0x6c]
700a68c4: aa05         	add	r2, sp, #0x14
700a68c6: f00e f9cb    	bl	0x700b4c60 <CSL_bcdmaGetTxRT> @ imm = #0xe396
700a68ca: 9805         	ldr	r0, [sp, #0x14]
700a68cc: b908         	cbnz	r0, 0x700a68d2 <Udma_chDisableBlkCpyChan+0x82> @ imm = #0x2
700a68ce: e7ff         	b	0x700a68d0 <Udma_chDisableBlkCpyChan+0x80> @ imm = #-0x2
700a68d0: e024         	b	0x700a691c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x48
700a68d2: e011         	b	0x700a68f8 <Udma_chDisableBlkCpyChan+0xa8> @ imm = #0x22
700a68d4: 980b         	ldr	r0, [sp, #0x2c]
700a68d6: 6800         	ldr	r0, [r0]
700a68d8: 2802         	cmp	r0, #0x2
700a68da: d10c         	bne	0x700a68f6 <Udma_chDisableBlkCpyChan+0xa6> @ imm = #0x18
700a68dc: e7ff         	b	0x700a68de <Udma_chDisableBlkCpyChan+0x8e> @ imm = #-0x2
700a68de: 980b         	ldr	r0, [sp, #0x2c]
700a68e0: 3054         	adds	r0, #0x54
700a68e2: 990f         	ldr	r1, [sp, #0x3c]
700a68e4: 6ec9         	ldr	r1, [r1, #0x6c]
700a68e6: 466a         	mov	r2, sp
700a68e8: f00d f8f2    	bl	0x700b3ad0 <CSL_pktdmaGetTxRT> @ imm = #0xd1e4
700a68ec: 9800         	ldr	r0, [sp]
700a68ee: b908         	cbnz	r0, 0x700a68f4 <Udma_chDisableBlkCpyChan+0xa4> @ imm = #0x2
700a68f0: e7ff         	b	0x700a68f2 <Udma_chDisableBlkCpyChan+0xa2> @ imm = #-0x2
700a68f2: e013         	b	0x700a691c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x26
700a68f4: e7ff         	b	0x700a68f6 <Udma_chDisableBlkCpyChan+0xa6> @ imm = #-0x2
700a68f6: e7ff         	b	0x700a68f8 <Udma_chDisableBlkCpyChan+0xa8> @ imm = #-0x2
700a68f8: 980c         	ldr	r0, [sp, #0x30]
700a68fa: 990e         	ldr	r1, [sp, #0x38]
700a68fc: 4288         	cmp	r0, r1
700a68fe: d904         	bls	0x700a690a <Udma_chDisableBlkCpyChan+0xba> @ imm = #0x8
700a6900: e7ff         	b	0x700a6902 <Udma_chDisableBlkCpyChan+0xb2> @ imm = #-0x2
700a6902: f06f 0003    	mvn	r0, #0x3
700a6906: 900d         	str	r0, [sp, #0x34]
700a6908: e007         	b	0x700a691a <Udma_chDisableBlkCpyChan+0xca> @ imm = #0xe
700a690a: f44f 707a    	mov.w	r0, #0x3e8
700a690e: f00a ff5f    	bl	0x700b17d0 <ClockP_usleep> @ imm = #0xaebe
700a6912: 980c         	ldr	r0, [sp, #0x30]
700a6914: 3001         	adds	r0, #0x1
700a6916: 900c         	str	r0, [sp, #0x30]
700a6918: e7ff         	b	0x700a691a <Udma_chDisableBlkCpyChan+0xca> @ imm = #-0x2
700a691a: e7c7         	b	0x700a68ac <Udma_chDisableBlkCpyChan+0x5c> @ imm = #-0x72
700a691c: 980d         	ldr	r0, [sp, #0x34]
700a691e: 2800         	cmp	r0, #0x0
700a6920: d05f         	beq	0x700a69e2 <Udma_chDisableBlkCpyChan+0x192> @ imm = #0xbe
700a6922: e7ff         	b	0x700a6924 <Udma_chDisableBlkCpyChan+0xd4> @ imm = #-0x2
700a6924: 980b         	ldr	r0, [sp, #0x2c]
700a6926: 6800         	ldr	r0, [r0]
700a6928: 2801         	cmp	r0, #0x1
700a692a: d10a         	bne	0x700a6942 <Udma_chDisableBlkCpyChan+0xf2> @ imm = #0x14
700a692c: e7ff         	b	0x700a692e <Udma_chDisableBlkCpyChan+0xde> @ imm = #-0x2
700a692e: 980b         	ldr	r0, [sp, #0x2c]
700a6930: 3008         	adds	r0, #0x8
700a6932: 990f         	ldr	r1, [sp, #0x3c]
700a6934: 6ec9         	ldr	r1, [r1, #0x6c]
700a6936: 2201         	movs	r2, #0x1
700a6938: 2300         	movs	r3, #0x0
700a693a: f00d f9b9    	bl	0x700b3cb0 <CSL_bcdmaTeardownTxChan> @ imm = #0xd372
700a693e: 900d         	str	r0, [sp, #0x34]
700a6940: e00f         	b	0x700a6962 <Udma_chDisableBlkCpyChan+0x112> @ imm = #0x1e
700a6942: 980b         	ldr	r0, [sp, #0x2c]
700a6944: 6800         	ldr	r0, [r0]
700a6946: 2802         	cmp	r0, #0x2
700a6948: d10a         	bne	0x700a6960 <Udma_chDisableBlkCpyChan+0x110> @ imm = #0x14
700a694a: e7ff         	b	0x700a694c <Udma_chDisableBlkCpyChan+0xfc> @ imm = #-0x2
700a694c: 980b         	ldr	r0, [sp, #0x2c]
700a694e: 3054         	adds	r0, #0x54
700a6950: 990f         	ldr	r1, [sp, #0x3c]
700a6952: 6ec9         	ldr	r1, [r1, #0x6c]
700a6954: 2201         	movs	r2, #0x1
700a6956: 2300         	movs	r3, #0x0
700a6958: f00d ff62    	bl	0x700b4820 <CSL_pktdmaTeardownTxChan> @ imm = #0xdec4
700a695c: 900d         	str	r0, [sp, #0x34]
700a695e: e7ff         	b	0x700a6960 <Udma_chDisableBlkCpyChan+0x110> @ imm = #-0x2
700a6960: e7ff         	b	0x700a6962 <Udma_chDisableBlkCpyChan+0x112> @ imm = #-0x2
700a6962: 980d         	ldr	r0, [sp, #0x34]
700a6964: b108         	cbz	r0, 0x700a696a <Udma_chDisableBlkCpyChan+0x11a> @ imm = #0x2
700a6966: e7ff         	b	0x700a6968 <Udma_chDisableBlkCpyChan+0x118> @ imm = #-0x2
700a6968: e7ff         	b	0x700a696a <Udma_chDisableBlkCpyChan+0x11a> @ imm = #-0x2
700a696a: 2000         	movs	r0, #0x0
700a696c: 900c         	str	r0, [sp, #0x30]
700a696e: e7ff         	b	0x700a6970 <Udma_chDisableBlkCpyChan+0x120> @ imm = #-0x2
700a6970: 980d         	ldr	r0, [sp, #0x34]
700a6972: bba8         	cbnz	r0, 0x700a69e0 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x6a
700a6974: e7ff         	b	0x700a6976 <Udma_chDisableBlkCpyChan+0x126> @ imm = #-0x2
700a6976: 980b         	ldr	r0, [sp, #0x2c]
700a6978: 6800         	ldr	r0, [r0]
700a697a: 2801         	cmp	r0, #0x1
700a697c: d10c         	bne	0x700a6998 <Udma_chDisableBlkCpyChan+0x148> @ imm = #0x18
700a697e: e7ff         	b	0x700a6980 <Udma_chDisableBlkCpyChan+0x130> @ imm = #-0x2
700a6980: 980b         	ldr	r0, [sp, #0x2c]
700a6982: 3008         	adds	r0, #0x8
700a6984: 990f         	ldr	r1, [sp, #0x3c]
700a6986: 6ec9         	ldr	r1, [r1, #0x6c]
700a6988: aa05         	add	r2, sp, #0x14
700a698a: f00e f969    	bl	0x700b4c60 <CSL_bcdmaGetTxRT> @ imm = #0xe2d2
700a698e: 9805         	ldr	r0, [sp, #0x14]
700a6990: b908         	cbnz	r0, 0x700a6996 <Udma_chDisableBlkCpyChan+0x146> @ imm = #0x2
700a6992: e7ff         	b	0x700a6994 <Udma_chDisableBlkCpyChan+0x144> @ imm = #-0x2
700a6994: e024         	b	0x700a69e0 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x48
700a6996: e011         	b	0x700a69bc <Udma_chDisableBlkCpyChan+0x16c> @ imm = #0x22
700a6998: 980b         	ldr	r0, [sp, #0x2c]
700a699a: 6800         	ldr	r0, [r0]
700a699c: 2802         	cmp	r0, #0x2
700a699e: d10c         	bne	0x700a69ba <Udma_chDisableBlkCpyChan+0x16a> @ imm = #0x18
700a69a0: e7ff         	b	0x700a69a2 <Udma_chDisableBlkCpyChan+0x152> @ imm = #-0x2
700a69a2: 980b         	ldr	r0, [sp, #0x2c]
700a69a4: 3054         	adds	r0, #0x54
700a69a6: 990f         	ldr	r1, [sp, #0x3c]
700a69a8: 6ec9         	ldr	r1, [r1, #0x6c]
700a69aa: 466a         	mov	r2, sp
700a69ac: f00d f890    	bl	0x700b3ad0 <CSL_pktdmaGetTxRT> @ imm = #0xd120
700a69b0: 9800         	ldr	r0, [sp]
700a69b2: b908         	cbnz	r0, 0x700a69b8 <Udma_chDisableBlkCpyChan+0x168> @ imm = #0x2
700a69b4: e7ff         	b	0x700a69b6 <Udma_chDisableBlkCpyChan+0x166> @ imm = #-0x2
700a69b6: e013         	b	0x700a69e0 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x26
700a69b8: e7ff         	b	0x700a69ba <Udma_chDisableBlkCpyChan+0x16a> @ imm = #-0x2
700a69ba: e7ff         	b	0x700a69bc <Udma_chDisableBlkCpyChan+0x16c> @ imm = #-0x2
700a69bc: 980c         	ldr	r0, [sp, #0x30]
700a69be: 990e         	ldr	r1, [sp, #0x38]
700a69c0: 4288         	cmp	r0, r1
700a69c2: d904         	bls	0x700a69ce <Udma_chDisableBlkCpyChan+0x17e> @ imm = #0x8
700a69c4: e7ff         	b	0x700a69c6 <Udma_chDisableBlkCpyChan+0x176> @ imm = #-0x2
700a69c6: f06f 0003    	mvn	r0, #0x3
700a69ca: 900d         	str	r0, [sp, #0x34]
700a69cc: e007         	b	0x700a69de <Udma_chDisableBlkCpyChan+0x18e> @ imm = #0xe
700a69ce: f44f 707a    	mov.w	r0, #0x3e8
700a69d2: f00a fefd    	bl	0x700b17d0 <ClockP_usleep> @ imm = #0xadfa
700a69d6: 980c         	ldr	r0, [sp, #0x30]
700a69d8: 3001         	adds	r0, #0x1
700a69da: 900c         	str	r0, [sp, #0x30]
700a69dc: e7ff         	b	0x700a69de <Udma_chDisableBlkCpyChan+0x18e> @ imm = #-0x2
700a69de: e7c7         	b	0x700a6970 <Udma_chDisableBlkCpyChan+0x120> @ imm = #-0x72
700a69e0: e7ff         	b	0x700a69e2 <Udma_chDisableBlkCpyChan+0x192> @ imm = #-0x2
700a69e2: 980d         	ldr	r0, [sp, #0x34]
700a69e4: bb20         	cbnz	r0, 0x700a6a30 <Udma_chDisableBlkCpyChan+0x1e0> @ imm = #0x48
700a69e6: e7ff         	b	0x700a69e8 <Udma_chDisableBlkCpyChan+0x198> @ imm = #-0x2
700a69e8: 980b         	ldr	r0, [sp, #0x2c]
700a69ea: 6800         	ldr	r0, [r0]
700a69ec: 2801         	cmp	r0, #0x1
700a69ee: d10c         	bne	0x700a6a0a <Udma_chDisableBlkCpyChan+0x1ba> @ imm = #0x18
700a69f0: e7ff         	b	0x700a69f2 <Udma_chDisableBlkCpyChan+0x1a2> @ imm = #-0x2
700a69f2: 2000         	movs	r0, #0x0
700a69f4: 9005         	str	r0, [sp, #0x14]
700a69f6: 9006         	str	r0, [sp, #0x18]
700a69f8: 9009         	str	r0, [sp, #0x24]
700a69fa: 980b         	ldr	r0, [sp, #0x2c]
700a69fc: 3008         	adds	r0, #0x8
700a69fe: 990f         	ldr	r1, [sp, #0x3c]
700a6a00: 6ec9         	ldr	r1, [r1, #0x6c]
700a6a02: aa05         	add	r2, sp, #0x14
700a6a04: f00e f95c    	bl	0x700b4cc0 <CSL_bcdmaSetTxRT> @ imm = #0xe2b8
700a6a08: e011         	b	0x700a6a2e <Udma_chDisableBlkCpyChan+0x1de> @ imm = #0x22
700a6a0a: 980b         	ldr	r0, [sp, #0x2c]
700a6a0c: 6800         	ldr	r0, [r0]
700a6a0e: 2802         	cmp	r0, #0x2
700a6a10: d10c         	bne	0x700a6a2c <Udma_chDisableBlkCpyChan+0x1dc> @ imm = #0x18
700a6a12: e7ff         	b	0x700a6a14 <Udma_chDisableBlkCpyChan+0x1c4> @ imm = #-0x2
700a6a14: 2000         	movs	r0, #0x0
700a6a16: 9000         	str	r0, [sp]
700a6a18: 9001         	str	r0, [sp, #0x4]
700a6a1a: 9004         	str	r0, [sp, #0x10]
700a6a1c: 980b         	ldr	r0, [sp, #0x2c]
700a6a1e: 3054         	adds	r0, #0x54
700a6a20: 990f         	ldr	r1, [sp, #0x3c]
700a6a22: 6ec9         	ldr	r1, [r1, #0x6c]
700a6a24: 466a         	mov	r2, sp
700a6a26: f00d fcbb    	bl	0x700b43a0 <CSL_pktdmaSetTxRT> @ imm = #0xd976
700a6a2a: e7ff         	b	0x700a6a2c <Udma_chDisableBlkCpyChan+0x1dc> @ imm = #-0x2
700a6a2c: e7ff         	b	0x700a6a2e <Udma_chDisableBlkCpyChan+0x1de> @ imm = #-0x2
700a6a2e: e7ff         	b	0x700a6a30 <Udma_chDisableBlkCpyChan+0x1e0> @ imm = #-0x2
700a6a30: 980d         	ldr	r0, [sp, #0x34]
700a6a32: b010         	add	sp, #0x40
700a6a34: bd80         	pop	{r7, pc}
		...
700a6a3e: 0000         	movs	r0, r0

700a6a40 <Udma_flowConfig>:
700a6a40: b580         	push	{r7, lr}
700a6a42: b09c         	sub	sp, #0x70
700a6a44: 901b         	str	r0, [sp, #0x6c]
700a6a46: 911a         	str	r1, [sp, #0x68]
700a6a48: 9219         	str	r2, [sp, #0x64]
700a6a4a: 2000         	movs	r0, #0x0
700a6a4c: 9018         	str	r0, [sp, #0x60]
700a6a4e: 981b         	ldr	r0, [sp, #0x6c]
700a6a50: 9016         	str	r0, [sp, #0x58]
700a6a52: 9816         	ldr	r0, [sp, #0x58]
700a6a54: b160         	cbz	r0, 0x700a6a70 <Udma_flowConfig+0x30> @ imm = #0x18
700a6a56: e7ff         	b	0x700a6a58 <Udma_flowConfig+0x18> @ imm = #-0x2
700a6a58: 9816         	ldr	r0, [sp, #0x58]
700a6a5a: 68c0         	ldr	r0, [r0, #0xc]
700a6a5c: f64a 31cd    	movw	r1, #0xabcd
700a6a60: f6ca 31dc    	movt	r1, #0xabdc
700a6a64: 4288         	cmp	r0, r1
700a6a66: d103         	bne	0x700a6a70 <Udma_flowConfig+0x30> @ imm = #0x6
700a6a68: e7ff         	b	0x700a6a6a <Udma_flowConfig+0x2a> @ imm = #-0x2
700a6a6a: 9819         	ldr	r0, [sp, #0x64]
700a6a6c: b920         	cbnz	r0, 0x700a6a78 <Udma_flowConfig+0x38> @ imm = #0x8
700a6a6e: e7ff         	b	0x700a6a70 <Udma_flowConfig+0x30> @ imm = #-0x2
700a6a70: f06f 0001    	mvn	r0, #0x1
700a6a74: 9018         	str	r0, [sp, #0x60]
700a6a76: e7ff         	b	0x700a6a78 <Udma_flowConfig+0x38> @ imm = #-0x2
700a6a78: 9818         	ldr	r0, [sp, #0x60]
700a6a7a: b9a8         	cbnz	r0, 0x700a6aa8 <Udma_flowConfig+0x68> @ imm = #0x2a
700a6a7c: e7ff         	b	0x700a6a7e <Udma_flowConfig+0x3e> @ imm = #-0x2
700a6a7e: 9816         	ldr	r0, [sp, #0x58]
700a6a80: 6800         	ldr	r0, [r0]
700a6a82: 9017         	str	r0, [sp, #0x5c]
700a6a84: 9817         	ldr	r0, [sp, #0x5c]
700a6a86: b150         	cbz	r0, 0x700a6a9e <Udma_flowConfig+0x5e> @ imm = #0x14
700a6a88: e7ff         	b	0x700a6a8a <Udma_flowConfig+0x4a> @ imm = #-0x2
700a6a8a: 9817         	ldr	r0, [sp, #0x5c]
700a6a8c: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a6a90: f64a 31cd    	movw	r1, #0xabcd
700a6a94: f6ca 31dc    	movt	r1, #0xabdc
700a6a98: 4288         	cmp	r0, r1
700a6a9a: d004         	beq	0x700a6aa6 <Udma_flowConfig+0x66> @ imm = #0x8
700a6a9c: e7ff         	b	0x700a6a9e <Udma_flowConfig+0x5e> @ imm = #-0x2
700a6a9e: f04f 30ff    	mov.w	r0, #0xffffffff
700a6aa2: 9018         	str	r0, [sp, #0x60]
700a6aa4: e7ff         	b	0x700a6aa6 <Udma_flowConfig+0x66> @ imm = #-0x2
700a6aa6: e7ff         	b	0x700a6aa8 <Udma_flowConfig+0x68> @ imm = #-0x2
700a6aa8: 9818         	ldr	r0, [sp, #0x60]
700a6aaa: b958         	cbnz	r0, 0x700a6ac4 <Udma_flowConfig+0x84> @ imm = #0x16
700a6aac: e7ff         	b	0x700a6aae <Udma_flowConfig+0x6e> @ imm = #-0x2
700a6aae: 981a         	ldr	r0, [sp, #0x68]
700a6ab0: 9916         	ldr	r1, [sp, #0x58]
700a6ab2: 6889         	ldr	r1, [r1, #0x8]
700a6ab4: 4288         	cmp	r0, r1
700a6ab6: d304         	blo	0x700a6ac2 <Udma_flowConfig+0x82> @ imm = #0x8
700a6ab8: e7ff         	b	0x700a6aba <Udma_flowConfig+0x7a> @ imm = #-0x2
700a6aba: f06f 0002    	mvn	r0, #0x2
700a6abe: 9018         	str	r0, [sp, #0x60]
700a6ac0: e7ff         	b	0x700a6ac2 <Udma_flowConfig+0x82> @ imm = #-0x2
700a6ac2: e7ff         	b	0x700a6ac4 <Udma_flowConfig+0x84> @ imm = #-0x2
700a6ac4: 9818         	ldr	r0, [sp, #0x60]
700a6ac6: 2800         	cmp	r0, #0x0
700a6ac8: f040 80a9    	bne.w	0x700a6c1e <Udma_flowConfig+0x1de> @ imm = #0x152
700a6acc: e7ff         	b	0x700a6ace <Udma_flowConfig+0x8e> @ imm = #-0x2
700a6ace: f64f 70ff    	movw	r0, #0xffff
700a6ad2: f2c0 0007    	movt	r0, #0x7
700a6ad6: f8cd 0037    	str.w	r0, [sp, #0x37]
700a6ada: 9817         	ldr	r0, [sp, #0x5c]
700a6adc: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a6ae0: f8ad 003b    	strh.w	r0, [sp, #0x3b]
700a6ae4: 9816         	ldr	r0, [sp, #0x58]
700a6ae6: 6840         	ldr	r0, [r0, #0x4]
700a6ae8: 991a         	ldr	r1, [sp, #0x68]
700a6aea: 4408         	add	r0, r1
700a6aec: f8ad 003d    	strh.w	r0, [sp, #0x3d]
700a6af0: 9819         	ldr	r0, [sp, #0x64]
700a6af2: 7900         	ldrb	r0, [r0, #0x4]
700a6af4: f88d 003f    	strb.w	r0, [sp, #0x3f]
700a6af8: 9819         	ldr	r0, [sp, #0x64]
700a6afa: 7940         	ldrb	r0, [r0, #0x5]
700a6afc: f88d 0040    	strb.w	r0, [sp, #0x40]
700a6b00: 9819         	ldr	r0, [sp, #0x64]
700a6b02: 7980         	ldrb	r0, [r0, #0x6]
700a6b04: f88d 0041    	strb.w	r0, [sp, #0x41]
700a6b08: 9819         	ldr	r0, [sp, #0x64]
700a6b0a: 79c0         	ldrb	r0, [r0, #0x7]
700a6b0c: f88d 0042    	strb.w	r0, [sp, #0x42]
700a6b10: 9819         	ldr	r0, [sp, #0x64]
700a6b12: 7a00         	ldrb	r0, [r0, #0x8]
700a6b14: f88d 0057    	strb.w	r0, [sp, #0x57]
700a6b18: 9819         	ldr	r0, [sp, #0x64]
700a6b1a: 8940         	ldrh	r0, [r0, #0xa]
700a6b1c: f8ad 0043    	strh.w	r0, [sp, #0x43]
700a6b20: 9819         	ldr	r0, [sp, #0x64]
700a6b22: 8980         	ldrh	r0, [r0, #0xc]
700a6b24: f8ad 0045    	strh.w	r0, [sp, #0x45]
700a6b28: 9819         	ldr	r0, [sp, #0x64]
700a6b2a: 7b80         	ldrb	r0, [r0, #0xe]
700a6b2c: f88d 0047    	strb.w	r0, [sp, #0x47]
700a6b30: 9819         	ldr	r0, [sp, #0x64]
700a6b32: 7bc0         	ldrb	r0, [r0, #0xf]
700a6b34: f88d 0048    	strb.w	r0, [sp, #0x48]
700a6b38: 9819         	ldr	r0, [sp, #0x64]
700a6b3a: 7c00         	ldrb	r0, [r0, #0x10]
700a6b3c: f88d 004b    	strb.w	r0, [sp, #0x4b]
700a6b40: 9819         	ldr	r0, [sp, #0x64]
700a6b42: 7c40         	ldrb	r0, [r0, #0x11]
700a6b44: f88d 004c    	strb.w	r0, [sp, #0x4c]
700a6b48: 9819         	ldr	r0, [sp, #0x64]
700a6b4a: 7c80         	ldrb	r0, [r0, #0x12]
700a6b4c: f88d 0049    	strb.w	r0, [sp, #0x49]
700a6b50: 9819         	ldr	r0, [sp, #0x64]
700a6b52: 7cc0         	ldrb	r0, [r0, #0x13]
700a6b54: f88d 004a    	strb.w	r0, [sp, #0x4a]
700a6b58: 9819         	ldr	r0, [sp, #0x64]
700a6b5a: 7d00         	ldrb	r0, [r0, #0x14]
700a6b5c: f88d 004d    	strb.w	r0, [sp, #0x4d]
700a6b60: 9819         	ldr	r0, [sp, #0x64]
700a6b62: 7d40         	ldrb	r0, [r0, #0x15]
700a6b64: f88d 004e    	strb.w	r0, [sp, #0x4e]
700a6b68: 9819         	ldr	r0, [sp, #0x64]
700a6b6a: 8b00         	ldrh	r0, [r0, #0x18]
700a6b6c: f8ad 004f    	strh.w	r0, [sp, #0x4f]
700a6b70: 9819         	ldr	r0, [sp, #0x64]
700a6b72: 8b40         	ldrh	r0, [r0, #0x1a]
700a6b74: f8ad 0051    	strh.w	r0, [sp, #0x51]
700a6b78: 9819         	ldr	r0, [sp, #0x64]
700a6b7a: 8b80         	ldrh	r0, [r0, #0x1c]
700a6b7c: f8ad 0053    	strh.w	r0, [sp, #0x53]
700a6b80: 9819         	ldr	r0, [sp, #0x64]
700a6b82: 8bc0         	ldrh	r0, [r0, #0x1e]
700a6b84: f8ad 0055    	strh.w	r0, [sp, #0x55]
700a6b88: f10d 002f    	add.w	r0, sp, #0x2f
700a6b8c: f10d 0127    	add.w	r1, sp, #0x27
700a6b90: f04f 32ff    	mov.w	r2, #0xffffffff
700a6b94: f00c fa2c    	bl	0x700b2ff0 <Sciclient_rmUdmapFlowCfg> @ imm = #0xc458
700a6b98: 9018         	str	r0, [sp, #0x60]
700a6b9a: 9818         	ldr	r0, [sp, #0x60]
700a6b9c: b108         	cbz	r0, 0x700a6ba2 <Udma_flowConfig+0x162> @ imm = #0x2
700a6b9e: e7ff         	b	0x700a6ba0 <Udma_flowConfig+0x160> @ imm = #-0x2
700a6ba0: e7ff         	b	0x700a6ba2 <Udma_flowConfig+0x162> @ imm = #-0x2
700a6ba2: 207f         	movs	r0, #0x7f
700a6ba4: f8cd 0012    	str.w	r0, [sp, #0x12]
700a6ba8: 9817         	ldr	r0, [sp, #0x5c]
700a6baa: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a6bae: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a6bb2: 9816         	ldr	r0, [sp, #0x58]
700a6bb4: 6840         	ldr	r0, [r0, #0x4]
700a6bb6: 991a         	ldr	r1, [sp, #0x68]
700a6bb8: 4408         	add	r0, r1
700a6bba: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a6bbe: 9819         	ldr	r0, [sp, #0x64]
700a6bc0: 8c00         	ldrh	r0, [r0, #0x20]
700a6bc2: 0940         	lsrs	r0, r0, #0x5
700a6bc4: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a6bc8: 9819         	ldr	r0, [sp, #0x64]
700a6bca: 8c40         	ldrh	r0, [r0, #0x22]
700a6bcc: 0940         	lsrs	r0, r0, #0x5
700a6bce: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a6bd2: 9819         	ldr	r0, [sp, #0x64]
700a6bd4: 8c80         	ldrh	r0, [r0, #0x24]
700a6bd6: 0940         	lsrs	r0, r0, #0x5
700a6bd8: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a6bdc: 9819         	ldr	r0, [sp, #0x64]
700a6bde: 8cc0         	ldrh	r0, [r0, #0x26]
700a6be0: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a6be4: 9819         	ldr	r0, [sp, #0x64]
700a6be6: 8d00         	ldrh	r0, [r0, #0x28]
700a6be8: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a6bec: 9819         	ldr	r0, [sp, #0x64]
700a6bee: 8d40         	ldrh	r0, [r0, #0x2a]
700a6bf0: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a6bf4: 9819         	ldr	r0, [sp, #0x64]
700a6bf6: 7d80         	ldrb	r0, [r0, #0x16]
700a6bf8: f88d 0026    	strb.w	r0, [sp, #0x26]
700a6bfc: f10d 000a    	add.w	r0, sp, #0xa
700a6c00: f10d 0102    	add.w	r1, sp, #0x2
700a6c04: f04f 32ff    	mov.w	r2, #0xffffffff
700a6c08: f00c fa22    	bl	0x700b3050 <Sciclient_rmUdmapFlowSizeThreshCfg> @ imm = #0xc444
700a6c0c: 4601         	mov	r1, r0
700a6c0e: 9818         	ldr	r0, [sp, #0x60]
700a6c10: 4408         	add	r0, r1
700a6c12: 9018         	str	r0, [sp, #0x60]
700a6c14: 9818         	ldr	r0, [sp, #0x60]
700a6c16: b108         	cbz	r0, 0x700a6c1c <Udma_flowConfig+0x1dc> @ imm = #0x2
700a6c18: e7ff         	b	0x700a6c1a <Udma_flowConfig+0x1da> @ imm = #-0x2
700a6c1a: e7ff         	b	0x700a6c1c <Udma_flowConfig+0x1dc> @ imm = #-0x2
700a6c1c: e7ff         	b	0x700a6c1e <Udma_flowConfig+0x1de> @ imm = #-0x2
700a6c1e: 9818         	ldr	r0, [sp, #0x60]
700a6c20: b01c         	add	sp, #0x70
700a6c22: bd80         	pop	{r7, pc}
		...

700a6c30 <_tx_mutex_get>:
700a6c30: b580         	push	{r7, lr}
700a6c32: b08a         	sub	sp, #0x28
700a6c34: 9009         	str	r0, [sp, #0x24]
700a6c36: 9108         	str	r1, [sp, #0x20]
700a6c38: f7fc ecac    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x36a8
700a6c3c: 9007         	str	r0, [sp, #0x1c]
700a6c3e: f64a 40ec    	movw	r0, #0xacec
700a6c42: f2c7 0008    	movt	r0, #0x7008
700a6c46: 6800         	ldr	r0, [r0]
700a6c48: 9006         	str	r0, [sp, #0x18]
700a6c4a: 9809         	ldr	r0, [sp, #0x24]
700a6c4c: 6880         	ldr	r0, [r0, #0x8]
700a6c4e: 2800         	cmp	r0, #0x0
700a6c50: d143         	bne	0x700a6cda <_tx_mutex_get+0xaa> @ imm = #0x86
700a6c52: e7ff         	b	0x700a6c54 <_tx_mutex_get+0x24> @ imm = #-0x2
700a6c54: 9909         	ldr	r1, [sp, #0x24]
700a6c56: 2001         	movs	r0, #0x1
700a6c58: 6088         	str	r0, [r1, #0x8]
700a6c5a: 9806         	ldr	r0, [sp, #0x18]
700a6c5c: 9909         	ldr	r1, [sp, #0x24]
700a6c5e: 60c8         	str	r0, [r1, #0xc]
700a6c60: 9806         	ldr	r0, [sp, #0x18]
700a6c62: b3a0         	cbz	r0, 0x700a6cce <_tx_mutex_get+0x9e> @ imm = #0x68
700a6c64: e7ff         	b	0x700a6c66 <_tx_mutex_get+0x36> @ imm = #-0x2
700a6c66: 9809         	ldr	r0, [sp, #0x24]
700a6c68: 6900         	ldr	r0, [r0, #0x10]
700a6c6a: 2801         	cmp	r0, #0x1
700a6c6c: d108         	bne	0x700a6c80 <_tx_mutex_get+0x50> @ imm = #0x10
700a6c6e: e7ff         	b	0x700a6c70 <_tx_mutex_get+0x40> @ imm = #-0x2
700a6c70: 9806         	ldr	r0, [sp, #0x18]
700a6c72: 6b00         	ldr	r0, [r0, #0x30]
700a6c74: 9909         	ldr	r1, [sp, #0x24]
700a6c76: 6148         	str	r0, [r1, #0x14]
700a6c78: 9909         	ldr	r1, [sp, #0x24]
700a6c7a: 2020         	movs	r0, #0x20
700a6c7c: 6288         	str	r0, [r1, #0x28]
700a6c7e: e7ff         	b	0x700a6c80 <_tx_mutex_get+0x50> @ imm = #-0x2
700a6c80: 9806         	ldr	r0, [sp, #0x18]
700a6c82: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a6c86: 9005         	str	r0, [sp, #0x14]
700a6c88: 9805         	ldr	r0, [sp, #0x14]
700a6c8a: b180         	cbz	r0, 0x700a6cae <_tx_mutex_get+0x7e> @ imm = #0x20
700a6c8c: e7ff         	b	0x700a6c8e <_tx_mutex_get+0x5e> @ imm = #-0x2
700a6c8e: 9805         	ldr	r0, [sp, #0x14]
700a6c90: 6b00         	ldr	r0, [r0, #0x30]
700a6c92: 9004         	str	r0, [sp, #0x10]
700a6c94: 9809         	ldr	r0, [sp, #0x24]
700a6c96: 9905         	ldr	r1, [sp, #0x14]
700a6c98: 6308         	str	r0, [r1, #0x30]
700a6c9a: 9809         	ldr	r0, [sp, #0x24]
700a6c9c: 9904         	ldr	r1, [sp, #0x10]
700a6c9e: 62c8         	str	r0, [r1, #0x2c]
700a6ca0: 9804         	ldr	r0, [sp, #0x10]
700a6ca2: 9909         	ldr	r1, [sp, #0x24]
700a6ca4: 6308         	str	r0, [r1, #0x30]
700a6ca6: 9805         	ldr	r0, [sp, #0x14]
700a6ca8: 9909         	ldr	r1, [sp, #0x24]
700a6caa: 62c8         	str	r0, [r1, #0x2c]
700a6cac: e008         	b	0x700a6cc0 <_tx_mutex_get+0x90> @ imm = #0x10
700a6cae: 9809         	ldr	r0, [sp, #0x24]
700a6cb0: 9906         	ldr	r1, [sp, #0x18]
700a6cb2: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a6cb6: 9809         	ldr	r0, [sp, #0x24]
700a6cb8: 62c0         	str	r0, [r0, #0x2c]
700a6cba: 9809         	ldr	r0, [sp, #0x24]
700a6cbc: 6300         	str	r0, [r0, #0x30]
700a6cbe: e7ff         	b	0x700a6cc0 <_tx_mutex_get+0x90> @ imm = #-0x2
700a6cc0: 9906         	ldr	r1, [sp, #0x18]
700a6cc2: f8d1 00a4    	ldr.w	r0, [r1, #0xa4]
700a6cc6: 3001         	adds	r0, #0x1
700a6cc8: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a6ccc: e7ff         	b	0x700a6cce <_tx_mutex_get+0x9e> @ imm = #-0x2
700a6cce: 9807         	ldr	r0, [sp, #0x1c]
700a6cd0: f7fb edda    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x444c
700a6cd4: 2000         	movs	r0, #0x0
700a6cd6: 9000         	str	r0, [sp]
700a6cd8: e094         	b	0x700a6e04 <_tx_mutex_get+0x1d4> @ imm = #0x128
700a6cda: 9809         	ldr	r0, [sp, #0x24]
700a6cdc: 68c0         	ldr	r0, [r0, #0xc]
700a6cde: 9906         	ldr	r1, [sp, #0x18]
700a6ce0: 4288         	cmp	r0, r1
700a6ce2: d10a         	bne	0x700a6cfa <_tx_mutex_get+0xca> @ imm = #0x14
700a6ce4: e7ff         	b	0x700a6ce6 <_tx_mutex_get+0xb6> @ imm = #-0x2
700a6ce6: 9909         	ldr	r1, [sp, #0x24]
700a6ce8: 6888         	ldr	r0, [r1, #0x8]
700a6cea: 3001         	adds	r0, #0x1
700a6cec: 6088         	str	r0, [r1, #0x8]
700a6cee: 9807         	ldr	r0, [sp, #0x1c]
700a6cf0: f7fb edca    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x446c
700a6cf4: 2000         	movs	r0, #0x0
700a6cf6: 9000         	str	r0, [sp]
700a6cf8: e083         	b	0x700a6e02 <_tx_mutex_get+0x1d2> @ imm = #0x106
700a6cfa: 9808         	ldr	r0, [sp, #0x20]
700a6cfc: 2800         	cmp	r0, #0x0
700a6cfe: d079         	beq	0x700a6df4 <_tx_mutex_get+0x1c4> @ imm = #0xf2
700a6d00: e7ff         	b	0x700a6d02 <_tx_mutex_get+0xd2> @ imm = #-0x2
700a6d02: f64a 40fc    	movw	r0, #0xacfc
700a6d06: f2c7 0008    	movt	r0, #0x7008
700a6d0a: 6800         	ldr	r0, [r0]
700a6d0c: b130         	cbz	r0, 0x700a6d1c <_tx_mutex_get+0xec> @ imm = #0xc
700a6d0e: e7ff         	b	0x700a6d10 <_tx_mutex_get+0xe0> @ imm = #-0x2
700a6d10: 9807         	ldr	r0, [sp, #0x1c]
700a6d12: f7fb edba    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x448c
700a6d16: 201d         	movs	r0, #0x1d
700a6d18: 9000         	str	r0, [sp]
700a6d1a: e06a         	b	0x700a6df2 <_tx_mutex_get+0x1c2> @ imm = #0xd4
700a6d1c: 9809         	ldr	r0, [sp, #0x24]
700a6d1e: 68c0         	ldr	r0, [r0, #0xc]
700a6d20: 9003         	str	r0, [sp, #0xc]
700a6d22: 9906         	ldr	r1, [sp, #0x18]
700a6d24: f241 3051    	movw	r0, #0x1351
700a6d28: f2c7 000b    	movt	r0, #0x700b
700a6d2c: 66c8         	str	r0, [r1, #0x6c]
700a6d2e: 9809         	ldr	r0, [sp, #0x24]
700a6d30: 9906         	ldr	r1, [sp, #0x18]
700a6d32: 6708         	str	r0, [r1, #0x70]
700a6d34: 9809         	ldr	r0, [sp, #0x24]
700a6d36: 69c0         	ldr	r0, [r0, #0x1c]
700a6d38: b940         	cbnz	r0, 0x700a6d4c <_tx_mutex_get+0x11c> @ imm = #0x10
700a6d3a: e7ff         	b	0x700a6d3c <_tx_mutex_get+0x10c> @ imm = #-0x2
700a6d3c: 9806         	ldr	r0, [sp, #0x18]
700a6d3e: 9909         	ldr	r1, [sp, #0x24]
700a6d40: 6188         	str	r0, [r1, #0x18]
700a6d42: 9806         	ldr	r0, [sp, #0x18]
700a6d44: 6740         	str	r0, [r0, #0x74]
700a6d46: 9806         	ldr	r0, [sp, #0x18]
700a6d48: 6780         	str	r0, [r0, #0x78]
700a6d4a: e012         	b	0x700a6d72 <_tx_mutex_get+0x142> @ imm = #0x24
700a6d4c: 9809         	ldr	r0, [sp, #0x24]
700a6d4e: 6980         	ldr	r0, [r0, #0x18]
700a6d50: 9002         	str	r0, [sp, #0x8]
700a6d52: 9802         	ldr	r0, [sp, #0x8]
700a6d54: 9906         	ldr	r1, [sp, #0x18]
700a6d56: 6748         	str	r0, [r1, #0x74]
700a6d58: 9802         	ldr	r0, [sp, #0x8]
700a6d5a: 6f80         	ldr	r0, [r0, #0x78]
700a6d5c: 9001         	str	r0, [sp, #0x4]
700a6d5e: 9801         	ldr	r0, [sp, #0x4]
700a6d60: 9906         	ldr	r1, [sp, #0x18]
700a6d62: 6788         	str	r0, [r1, #0x78]
700a6d64: 9806         	ldr	r0, [sp, #0x18]
700a6d66: 9901         	ldr	r1, [sp, #0x4]
700a6d68: 6748         	str	r0, [r1, #0x74]
700a6d6a: 9806         	ldr	r0, [sp, #0x18]
700a6d6c: 9902         	ldr	r1, [sp, #0x8]
700a6d6e: 6788         	str	r0, [r1, #0x78]
700a6d70: e7ff         	b	0x700a6d72 <_tx_mutex_get+0x142> @ imm = #-0x2
700a6d72: 9909         	ldr	r1, [sp, #0x24]
700a6d74: 69c8         	ldr	r0, [r1, #0x1c]
700a6d76: 3001         	adds	r0, #0x1
700a6d78: 61c8         	str	r0, [r1, #0x1c]
700a6d7a: 9906         	ldr	r1, [sp, #0x18]
700a6d7c: 200d         	movs	r0, #0xd
700a6d7e: 6348         	str	r0, [r1, #0x34]
700a6d80: 9809         	ldr	r0, [sp, #0x24]
700a6d82: 6900         	ldr	r0, [r0, #0x10]
700a6d84: 2801         	cmp	r0, #0x1
700a6d86: d128         	bne	0x700a6dda <_tx_mutex_get+0x1aa> @ imm = #0x50
700a6d88: e7ff         	b	0x700a6d8a <_tx_mutex_get+0x15a> @ imm = #-0x2
700a6d8a: 9809         	ldr	r0, [sp, #0x24]
700a6d8c: 6a80         	ldr	r0, [r0, #0x28]
700a6d8e: 9906         	ldr	r1, [sp, #0x18]
700a6d90: 6b09         	ldr	r1, [r1, #0x30]
700a6d92: 4288         	cmp	r0, r1
700a6d94: d905         	bls	0x700a6da2 <_tx_mutex_get+0x172> @ imm = #0xa
700a6d96: e7ff         	b	0x700a6d98 <_tx_mutex_get+0x168> @ imm = #-0x2
700a6d98: 9806         	ldr	r0, [sp, #0x18]
700a6d9a: 6b00         	ldr	r0, [r0, #0x30]
700a6d9c: 9909         	ldr	r1, [sp, #0x24]
700a6d9e: 6288         	str	r0, [r1, #0x28]
700a6da0: e7ff         	b	0x700a6da2 <_tx_mutex_get+0x172> @ imm = #-0x2
700a6da2: 9806         	ldr	r0, [sp, #0x18]
700a6da4: 6b00         	ldr	r0, [r0, #0x30]
700a6da6: 9903         	ldr	r1, [sp, #0xc]
700a6da8: f8d1 10a0    	ldr.w	r1, [r1, #0xa0]
700a6dac: 4288         	cmp	r0, r1
700a6dae: d206         	bhs	0x700a6dbe <_tx_mutex_get+0x18e> @ imm = #0xc
700a6db0: e7ff         	b	0x700a6db2 <_tx_mutex_get+0x182> @ imm = #-0x2
700a6db2: 9806         	ldr	r0, [sp, #0x18]
700a6db4: 6b00         	ldr	r0, [r0, #0x30]
700a6db6: 9903         	ldr	r1, [sp, #0xc]
700a6db8: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a6dbc: e7ff         	b	0x700a6dbe <_tx_mutex_get+0x18e> @ imm = #-0x2
700a6dbe: 9803         	ldr	r0, [sp, #0xc]
700a6dc0: 6b00         	ldr	r0, [r0, #0x30]
700a6dc2: 9906         	ldr	r1, [sp, #0x18]
700a6dc4: 6b09         	ldr	r1, [r1, #0x30]
700a6dc6: 4288         	cmp	r0, r1
700a6dc8: d906         	bls	0x700a6dd8 <_tx_mutex_get+0x1a8> @ imm = #0xc
700a6dca: e7ff         	b	0x700a6dcc <_tx_mutex_get+0x19c> @ imm = #-0x2
700a6dcc: 9803         	ldr	r0, [sp, #0xc]
700a6dce: 9906         	ldr	r1, [sp, #0x18]
700a6dd0: 6b09         	ldr	r1, [r1, #0x30]
700a6dd2: f002 fa0d    	bl	0x700a91f0 <_tx_mutex_priority_change> @ imm = #0x241a
700a6dd6: e7ff         	b	0x700a6dd8 <_tx_mutex_get+0x1a8> @ imm = #-0x2
700a6dd8: e7ff         	b	0x700a6dda <_tx_mutex_get+0x1aa> @ imm = #-0x2
700a6dda: 9806         	ldr	r0, [sp, #0x18]
700a6ddc: 9908         	ldr	r1, [sp, #0x20]
700a6dde: f7fc fd5f    	bl	0x700a38a0 <_tx_thread_system_ni_suspend> @ imm = #-0x3542
700a6de2: 9807         	ldr	r0, [sp, #0x1c]
700a6de4: f7fb ed50    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x4560
700a6de8: 9806         	ldr	r0, [sp, #0x18]
700a6dea: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a6dee: 9000         	str	r0, [sp]
700a6df0: e7ff         	b	0x700a6df2 <_tx_mutex_get+0x1c2> @ imm = #-0x2
700a6df2: e005         	b	0x700a6e00 <_tx_mutex_get+0x1d0> @ imm = #0xa
700a6df4: 9807         	ldr	r0, [sp, #0x1c]
700a6df6: f7fb ed48    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x4570
700a6dfa: 201d         	movs	r0, #0x1d
700a6dfc: 9000         	str	r0, [sp]
700a6dfe: e7ff         	b	0x700a6e00 <_tx_mutex_get+0x1d0> @ imm = #-0x2
700a6e00: e7ff         	b	0x700a6e02 <_tx_mutex_get+0x1d2> @ imm = #-0x2
700a6e02: e7ff         	b	0x700a6e04 <_tx_mutex_get+0x1d4> @ imm = #-0x2
700a6e04: 9800         	ldr	r0, [sp]
700a6e06: b00a         	add	sp, #0x28
700a6e08: bd80         	pop	{r7, pc}
700a6e0a: 0000         	movs	r0, r0

700a6e0c <__udivsi3>:
700a6e0c: e3510001     	cmp	r1, #1
700a6e10: 3a00000b     	blo	0x700a6e44 <__udivsi3+0x38> @ imm = #0x2c
700a6e14: 012fff1e     	bxeq	lr
700a6e18: e1500001     	cmp	r0, r1
700a6e1c: 33a00000     	movlo	r0, #0
700a6e20: 312fff1e     	bxlo	lr
700a6e24: e16fcf10     	clz	r12, r0
700a6e28: e16f3f11     	clz	r3, r1
700a6e2c: e043300c     	sub	r3, r3, r12
700a6e30: e28fce19     	add	r12, pc, #400
700a6e34: e04cc103     	sub	r12, r12, r3, lsl #2
700a6e38: e04cc183     	sub	r12, r12, r3, lsl #3
700a6e3c: e3a03000     	mov	r3, #0
700a6e40: e12fff1c     	bx	r12
700a6e44: e3b00000     	movs	r0, #0
700a6e48: e92d4080     	push	{r7, lr}
700a6e4c: ebffe342     	bl	0x7009fb5c <__aeabi_idiv0> @ imm = #-0x72f8
700a6e50: e8bd8080     	pop	{r7, pc}
700a6e54: e1500f81     	cmp	r0, r1, lsl #31
700a6e58: 22833102     	addhs	r3, r3, #-2147483648
700a6e5c: 20400f81     	subhs	r0, r0, r1, lsl #31
700a6e60: e1500f01     	cmp	r0, r1, lsl #30
700a6e64: 22833101     	addhs	r3, r3, #1073741824
700a6e68: 20400f01     	subhs	r0, r0, r1, lsl #30
700a6e6c: e1500e81     	cmp	r0, r1, lsl #29
700a6e70: 22833202     	addhs	r3, r3, #536870912
700a6e74: 20400e81     	subhs	r0, r0, r1, lsl #29
700a6e78: e1500e01     	cmp	r0, r1, lsl #28
700a6e7c: 22833201     	addhs	r3, r3, #268435456
700a6e80: 20400e01     	subhs	r0, r0, r1, lsl #28
700a6e84: e1500d81     	cmp	r0, r1, lsl #27
700a6e88: 22833302     	addhs	r3, r3, #134217728
700a6e8c: 20400d81     	subhs	r0, r0, r1, lsl #27
700a6e90: e1500d01     	cmp	r0, r1, lsl #26
700a6e94: 22833301     	addhs	r3, r3, #67108864
700a6e98: 20400d01     	subhs	r0, r0, r1, lsl #26
700a6e9c: e1500c81     	cmp	r0, r1, lsl #25
700a6ea0: 22833402     	addhs	r3, r3, #33554432
700a6ea4: 20400c81     	subhs	r0, r0, r1, lsl #25
700a6ea8: e1500c01     	cmp	r0, r1, lsl #24
700a6eac: 22833401     	addhs	r3, r3, #16777216
700a6eb0: 20400c01     	subhs	r0, r0, r1, lsl #24
700a6eb4: e1500b81     	cmp	r0, r1, lsl #23
700a6eb8: 22833502     	addhs	r3, r3, #8388608
700a6ebc: 20400b81     	subhs	r0, r0, r1, lsl #23
700a6ec0: e1500b01     	cmp	r0, r1, lsl #22
700a6ec4: 22833501     	addhs	r3, r3, #4194304
700a6ec8: 20400b01     	subhs	r0, r0, r1, lsl #22
700a6ecc: e1500a81     	cmp	r0, r1, lsl #21
700a6ed0: 22833602     	addhs	r3, r3, #2097152
700a6ed4: 20400a81     	subhs	r0, r0, r1, lsl #21
700a6ed8: e1500a01     	cmp	r0, r1, lsl #20
700a6edc: 22833601     	addhs	r3, r3, #1048576
700a6ee0: 20400a01     	subhs	r0, r0, r1, lsl #20
700a6ee4: e1500981     	cmp	r0, r1, lsl #19
700a6ee8: 22833702     	addhs	r3, r3, #524288
700a6eec: 20400981     	subhs	r0, r0, r1, lsl #19
700a6ef0: e1500901     	cmp	r0, r1, lsl #18
700a6ef4: 22833701     	addhs	r3, r3, #262144
700a6ef8: 20400901     	subhs	r0, r0, r1, lsl #18
700a6efc: e1500881     	cmp	r0, r1, lsl #17
700a6f00: 22833802     	addhs	r3, r3, #131072
700a6f04: 20400881     	subhs	r0, r0, r1, lsl #17
700a6f08: e1500801     	cmp	r0, r1, lsl #16
700a6f0c: 22833801     	addhs	r3, r3, #65536
700a6f10: 20400801     	subhs	r0, r0, r1, lsl #16
700a6f14: e1500781     	cmp	r0, r1, lsl #15
700a6f18: 22833902     	addhs	r3, r3, #32768
700a6f1c: 20400781     	subhs	r0, r0, r1, lsl #15
700a6f20: e1500701     	cmp	r0, r1, lsl #14
700a6f24: 22833901     	addhs	r3, r3, #16384
700a6f28: 20400701     	subhs	r0, r0, r1, lsl #14
700a6f2c: e1500681     	cmp	r0, r1, lsl #13
700a6f30: 22833a02     	addhs	r3, r3, #8192
700a6f34: 20400681     	subhs	r0, r0, r1, lsl #13
700a6f38: e1500601     	cmp	r0, r1, lsl #12
700a6f3c: 22833a01     	addhs	r3, r3, #4096
700a6f40: 20400601     	subhs	r0, r0, r1, lsl #12
700a6f44: e1500581     	cmp	r0, r1, lsl #11
700a6f48: 22833b02     	addhs	r3, r3, #2048
700a6f4c: 20400581     	subhs	r0, r0, r1, lsl #11
700a6f50: e1500501     	cmp	r0, r1, lsl #10
700a6f54: 22833b01     	addhs	r3, r3, #1024
700a6f58: 20400501     	subhs	r0, r0, r1, lsl #10
700a6f5c: e1500481     	cmp	r0, r1, lsl #9
700a6f60: 22833c02     	addhs	r3, r3, #512
700a6f64: 20400481     	subhs	r0, r0, r1, lsl #9
700a6f68: e1500401     	cmp	r0, r1, lsl #8
700a6f6c: 22833c01     	addhs	r3, r3, #256
700a6f70: 20400401     	subhs	r0, r0, r1, lsl #8
700a6f74: e1500381     	cmp	r0, r1, lsl #7
700a6f78: 22833080     	addhs	r3, r3, #128
700a6f7c: 20400381     	subhs	r0, r0, r1, lsl #7
700a6f80: e1500301     	cmp	r0, r1, lsl #6
700a6f84: 22833040     	addhs	r3, r3, #64
700a6f88: 20400301     	subhs	r0, r0, r1, lsl #6
700a6f8c: e1500281     	cmp	r0, r1, lsl #5
700a6f90: 22833020     	addhs	r3, r3, #32
700a6f94: 20400281     	subhs	r0, r0, r1, lsl #5
700a6f98: e1500201     	cmp	r0, r1, lsl #4
700a6f9c: 22833010     	addhs	r3, r3, #16
700a6fa0: 20400201     	subhs	r0, r0, r1, lsl #4
700a6fa4: e1500181     	cmp	r0, r1, lsl #3
700a6fa8: 22833008     	addhs	r3, r3, #8
700a6fac: 20400181     	subhs	r0, r0, r1, lsl #3
700a6fb0: e1500101     	cmp	r0, r1, lsl #2
700a6fb4: 22833004     	addhs	r3, r3, #4
700a6fb8: 20400101     	subhs	r0, r0, r1, lsl #2
700a6fbc: e1500081     	cmp	r0, r1, lsl #1
700a6fc0: 22833002     	addhs	r3, r3, #2
700a6fc4: 20400081     	subhs	r0, r0, r1, lsl #1
700a6fc8: e1500001     	cmp	r0, r1
700a6fcc: 22833001     	addhs	r3, r3, #1
700a6fd0: 20400001     	subhs	r0, r0, r1
700a6fd4: e1a00003     	mov	r0, r3
700a6fd8: e12fff1e     	bx	lr
700a6fdc: 00000000     	andeq	r0, r0, r0

700a6fe0 <_tx_thread_create>:
700a6fe0: b580         	push	{r7, lr}
700a6fe2: b08a         	sub	sp, #0x28
700a6fe4: f8dd c044    	ldr.w	r12, [sp, #0x44]
700a6fe8: f8dd c040    	ldr.w	r12, [sp, #0x40]
700a6fec: f8dd c03c    	ldr.w	r12, [sp, #0x3c]
700a6ff0: f8dd c038    	ldr.w	r12, [sp, #0x38]
700a6ff4: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a6ff8: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a6ffc: 9009         	str	r0, [sp, #0x24]
700a6ffe: 9108         	str	r1, [sp, #0x20]
700a7000: 9207         	str	r2, [sp, #0x1c]
700a7002: 9306         	str	r3, [sp, #0x18]
700a7004: 2000         	movs	r0, #0x0
700a7006: 9001         	str	r0, [sp, #0x4]
700a7008: 9809         	ldr	r0, [sp, #0x24]
700a700a: 21b4         	movs	r1, #0xb4
700a700c: f7fa e8b2    	blx	0x700a1174 <__aeabi_memclr8> @ imm = #-0x5e9c
700a7010: 9808         	ldr	r0, [sp, #0x20]
700a7012: 9909         	ldr	r1, [sp, #0x24]
700a7014: 62c8         	str	r0, [r1, #0x2c]
700a7016: 9807         	ldr	r0, [sp, #0x1c]
700a7018: 9909         	ldr	r1, [sp, #0x24]
700a701a: 6488         	str	r0, [r1, #0x48]
700a701c: 9806         	ldr	r0, [sp, #0x18]
700a701e: 9909         	ldr	r1, [sp, #0x24]
700a7020: 64c8         	str	r0, [r1, #0x4c]
700a7022: 980c         	ldr	r0, [sp, #0x30]
700a7024: 9909         	ldr	r1, [sp, #0x24]
700a7026: 60c8         	str	r0, [r1, #0xc]
700a7028: 980d         	ldr	r0, [sp, #0x34]
700a702a: 9909         	ldr	r1, [sp, #0x24]
700a702c: 6148         	str	r0, [r1, #0x14]
700a702e: 980e         	ldr	r0, [sp, #0x38]
700a7030: 9909         	ldr	r1, [sp, #0x24]
700a7032: 6308         	str	r0, [r1, #0x30]
700a7034: 980e         	ldr	r0, [sp, #0x38]
700a7036: 9909         	ldr	r1, [sp, #0x24]
700a7038: f8c1 0098    	str.w	r0, [r1, #0x98]
700a703c: 9810         	ldr	r0, [sp, #0x40]
700a703e: 9909         	ldr	r1, [sp, #0x24]
700a7040: 6188         	str	r0, [r1, #0x18]
700a7042: 9810         	ldr	r0, [sp, #0x40]
700a7044: 9909         	ldr	r1, [sp, #0x24]
700a7046: 61c8         	str	r0, [r1, #0x1c]
700a7048: 9909         	ldr	r1, [sp, #0x24]
700a704a: 2020         	movs	r0, #0x20
700a704c: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a7050: 980c         	ldr	r0, [sp, #0x30]
700a7052: 9000         	str	r0, [sp]
700a7054: 9900         	ldr	r1, [sp]
700a7056: 980d         	ldr	r0, [sp, #0x34]
700a7058: 4408         	add	r0, r1
700a705a: 3801         	subs	r0, #0x1
700a705c: 9000         	str	r0, [sp]
700a705e: 9800         	ldr	r0, [sp]
700a7060: 9909         	ldr	r1, [sp, #0x24]
700a7062: 6108         	str	r0, [r1, #0x10]
700a7064: 980e         	ldr	r0, [sp, #0x38]
700a7066: 990f         	ldr	r1, [sp, #0x3c]
700a7068: 4288         	cmp	r0, r1
700a706a: d007         	beq	0x700a707c <_tx_thread_create+0x9c> @ imm = #0xe
700a706c: e7ff         	b	0x700a706e <_tx_thread_create+0x8e> @ imm = #-0x2
700a706e: 9909         	ldr	r1, [sp, #0x24]
700a7070: 2000         	movs	r0, #0x0
700a7072: 6408         	str	r0, [r1, #0x40]
700a7074: 9909         	ldr	r1, [sp, #0x24]
700a7076: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a707a: e007         	b	0x700a708c <_tx_thread_create+0xac> @ imm = #0xe
700a707c: 980e         	ldr	r0, [sp, #0x38]
700a707e: 9909         	ldr	r1, [sp, #0x24]
700a7080: 6408         	str	r0, [r1, #0x40]
700a7082: 980e         	ldr	r0, [sp, #0x38]
700a7084: 9909         	ldr	r1, [sp, #0x24]
700a7086: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a708a: e7ff         	b	0x700a708c <_tx_thread_create+0xac> @ imm = #-0x2
700a708c: 9909         	ldr	r1, [sp, #0x24]
700a708e: 2003         	movs	r0, #0x3
700a7090: 6348         	str	r0, [r1, #0x34]
700a7092: 9909         	ldr	r1, [sp, #0x24]
700a7094: f643 00a1    	movw	r0, #0x38a1
700a7098: f2c7 000b    	movt	r0, #0x700b
700a709c: 6588         	str	r0, [r1, #0x58]
700a709e: 9809         	ldr	r0, [sp, #0x24]
700a70a0: 65c0         	str	r0, [r0, #0x5c]
700a70a2: 9809         	ldr	r0, [sp, #0x24]
700a70a4: f243 5181    	movw	r1, #0x3581
700a70a8: f2c7 010b    	movt	r1, #0x700b
700a70ac: f006 e838    	blx	0x700ad120 <_tx_thread_stack_build> @ imm = #0x6070
700a70b0: f7fc ea70    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x3b20
700a70b4: 9005         	str	r0, [sp, #0x14]
700a70b6: 9909         	ldr	r1, [sp, #0x24]
700a70b8: f245 2044    	movw	r0, #0x5244
700a70bc: f2c5 4048    	movt	r0, #0x5448
700a70c0: 6008         	str	r0, [r1]
700a70c2: f64a 40e4    	movw	r0, #0xace4
700a70c6: f2c7 0008    	movt	r0, #0x7008
700a70ca: 6800         	ldr	r0, [r0]
700a70cc: b968         	cbnz	r0, 0x700a70ea <_tx_thread_create+0x10a> @ imm = #0x1a
700a70ce: e7ff         	b	0x700a70d0 <_tx_thread_create+0xf0> @ imm = #-0x2
700a70d0: 9809         	ldr	r0, [sp, #0x24]
700a70d2: f64a 41e8    	movw	r1, #0xace8
700a70d6: f2c7 0108    	movt	r1, #0x7008
700a70da: 6008         	str	r0, [r1]
700a70dc: 9809         	ldr	r0, [sp, #0x24]
700a70de: f8c0 008c    	str.w	r0, [r0, #0x8c]
700a70e2: 9809         	ldr	r0, [sp, #0x24]
700a70e4: f8c0 0090    	str.w	r0, [r0, #0x90]
700a70e8: e01a         	b	0x700a7120 <_tx_thread_create+0x140> @ imm = #0x34
700a70ea: f64a 40e8    	movw	r0, #0xace8
700a70ee: f2c7 0008    	movt	r0, #0x7008
700a70f2: 6800         	ldr	r0, [r0]
700a70f4: 9004         	str	r0, [sp, #0x10]
700a70f6: 9804         	ldr	r0, [sp, #0x10]
700a70f8: f8d0 0090    	ldr.w	r0, [r0, #0x90]
700a70fc: 9003         	str	r0, [sp, #0xc]
700a70fe: 9809         	ldr	r0, [sp, #0x24]
700a7100: 9904         	ldr	r1, [sp, #0x10]
700a7102: f8c1 0090    	str.w	r0, [r1, #0x90]
700a7106: 9809         	ldr	r0, [sp, #0x24]
700a7108: 9903         	ldr	r1, [sp, #0xc]
700a710a: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a710e: 9803         	ldr	r0, [sp, #0xc]
700a7110: 9909         	ldr	r1, [sp, #0x24]
700a7112: f8c1 0090    	str.w	r0, [r1, #0x90]
700a7116: 9804         	ldr	r0, [sp, #0x10]
700a7118: 9909         	ldr	r1, [sp, #0x24]
700a711a: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a711e: e7ff         	b	0x700a7120 <_tx_thread_create+0x140> @ imm = #-0x2
700a7120: f64a 41e4    	movw	r1, #0xace4
700a7124: f2c7 0108    	movt	r1, #0x7008
700a7128: 6808         	ldr	r0, [r1]
700a712a: 3001         	adds	r0, #0x1
700a712c: 6008         	str	r0, [r1]
700a712e: 9811         	ldr	r0, [sp, #0x44]
700a7130: 2801         	cmp	r0, #0x1
700a7132: d12b         	bne	0x700a718c <_tx_thread_create+0x1ac> @ imm = #0x56
700a7134: e7ff         	b	0x700a7136 <_tx_thread_create+0x156> @ imm = #-0x2
700a7136: f648 2068    	movw	r0, #0x8a68
700a713a: f2c7 000b    	movt	r0, #0x700b
700a713e: 6800         	ldr	r0, [r0]
700a7140: f1b0 3ff0    	cmp.w	r0, #0xf0f0f0f0
700a7144: d311         	blo	0x700a716a <_tx_thread_create+0x18a> @ imm = #0x22
700a7146: e7ff         	b	0x700a7148 <_tx_thread_create+0x168> @ imm = #-0x2
700a7148: f64a 40f0    	movw	r0, #0xacf0
700a714c: f2c7 0008    	movt	r0, #0x7008
700a7150: 6800         	ldr	r0, [r0]
700a7152: 9002         	str	r0, [sp, #0x8]
700a7154: 9802         	ldr	r0, [sp, #0x8]
700a7156: b138         	cbz	r0, 0x700a7168 <_tx_thread_create+0x188> @ imm = #0xe
700a7158: e7ff         	b	0x700a715a <_tx_thread_create+0x17a> @ imm = #-0x2
700a715a: 9802         	ldr	r0, [sp, #0x8]
700a715c: 6c00         	ldr	r0, [r0, #0x40]
700a715e: 9001         	str	r0, [sp, #0x4]
700a7160: 9902         	ldr	r1, [sp, #0x8]
700a7162: 6b08         	ldr	r0, [r1, #0x30]
700a7164: 6408         	str	r0, [r1, #0x40]
700a7166: e7ff         	b	0x700a7168 <_tx_thread_create+0x188> @ imm = #-0x2
700a7168: e002         	b	0x700a7170 <_tx_thread_create+0x190> @ imm = #0x4
700a716a: 2000         	movs	r0, #0x0
700a716c: 9002         	str	r0, [sp, #0x8]
700a716e: e7ff         	b	0x700a7170 <_tx_thread_create+0x190> @ imm = #-0x2
700a7170: 9809         	ldr	r0, [sp, #0x24]
700a7172: f001 f84d    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #0x109a
700a7176: 9805         	ldr	r0, [sp, #0x14]
700a7178: f7fb eb86    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x48f4
700a717c: 9802         	ldr	r0, [sp, #0x8]
700a717e: b120         	cbz	r0, 0x700a718a <_tx_thread_create+0x1aa> @ imm = #0x8
700a7180: e7ff         	b	0x700a7182 <_tx_thread_create+0x1a2> @ imm = #-0x2
700a7182: 9801         	ldr	r0, [sp, #0x4]
700a7184: 9902         	ldr	r1, [sp, #0x8]
700a7186: 6408         	str	r0, [r1, #0x40]
700a7188: e7ff         	b	0x700a718a <_tx_thread_create+0x1aa> @ imm = #-0x2
700a718a: e003         	b	0x700a7194 <_tx_thread_create+0x1b4> @ imm = #0x6
700a718c: 9805         	ldr	r0, [sp, #0x14]
700a718e: f7fb eb7c    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x4908
700a7192: e7ff         	b	0x700a7194 <_tx_thread_create+0x1b4> @ imm = #-0x2
700a7194: 2000         	movs	r0, #0x0
700a7196: b00a         	add	sp, #0x28
700a7198: bd80         	pop	{r7, pc}
700a719a: 0000         	movs	r0, r0
700a719c: 0000         	movs	r0, r0
700a719e: 0000         	movs	r0, r0

700a71a0 <SOC_moduleSetClockFrequency>:
700a71a0: b580         	push	{r7, lr}
700a71a2: b090         	sub	sp, #0x40
700a71a4: 900f         	str	r0, [sp, #0x3c]
700a71a6: 910e         	str	r1, [sp, #0x38]
700a71a8: 930d         	str	r3, [sp, #0x34]
700a71aa: 920c         	str	r2, [sp, #0x30]
700a71ac: 2000         	movs	r0, #0x0
700a71ae: 9002         	str	r0, [sp, #0x8]
700a71b0: 900b         	str	r0, [sp, #0x2c]
700a71b2: 900a         	str	r0, [sp, #0x28]
700a71b4: 9009         	str	r0, [sp, #0x24]
700a71b6: 9008         	str	r0, [sp, #0x20]
700a71b8: 9007         	str	r0, [sp, #0x1c]
700a71ba: 9006         	str	r0, [sp, #0x18]
700a71bc: 9005         	str	r0, [sp, #0x14]
700a71be: 9004         	str	r0, [sp, #0x10]
700a71c0: 9003         	str	r0, [sp, #0xc]
700a71c2: 980f         	ldr	r0, [sp, #0x3c]
700a71c4: 990e         	ldr	r1, [sp, #0x38]
700a71c6: aa05         	add	r2, sp, #0x14
700a71c8: f04f 33ff    	mov.w	r3, #0xffffffff
700a71cc: f008 fb78    	bl	0x700af8c0 <Sciclient_pmModuleGetClkStatus> @ imm = #0x86f0
700a71d0: 900b         	str	r0, [sp, #0x2c]
700a71d2: 980b         	ldr	r0, [sp, #0x2c]
700a71d4: b948         	cbnz	r0, 0x700a71ea <SOC_moduleSetClockFrequency+0x4a> @ imm = #0x12
700a71d6: e7ff         	b	0x700a71d8 <SOC_moduleSetClockFrequency+0x38> @ imm = #-0x2
700a71d8: 980f         	ldr	r0, [sp, #0x3c]
700a71da: 990e         	ldr	r1, [sp, #0x38]
700a71dc: aa07         	add	r2, sp, #0x1c
700a71de: f04f 33ff    	mov.w	r3, #0xffffffff
700a71e2: f007 ff85    	bl	0x700af0f0 <Sciclient_pmGetModuleClkNumParent> @ imm = #0x7f0a
700a71e6: 900b         	str	r0, [sp, #0x2c]
700a71e8: e7ff         	b	0x700a71ea <SOC_moduleSetClockFrequency+0x4a> @ imm = #-0x2
700a71ea: 980b         	ldr	r0, [sp, #0x2c]
700a71ec: b970         	cbnz	r0, 0x700a720c <SOC_moduleSetClockFrequency+0x6c> @ imm = #0x1c
700a71ee: e7ff         	b	0x700a71f0 <SOC_moduleSetClockFrequency+0x50> @ imm = #-0x2
700a71f0: 9807         	ldr	r0, [sp, #0x1c]
700a71f2: 2802         	cmp	r0, #0x2
700a71f4: d309         	blo	0x700a720a <SOC_moduleSetClockFrequency+0x6a> @ imm = #0x12
700a71f6: e7ff         	b	0x700a71f8 <SOC_moduleSetClockFrequency+0x58> @ imm = #-0x2
700a71f8: 980f         	ldr	r0, [sp, #0x3c]
700a71fa: 990e         	ldr	r1, [sp, #0x38]
700a71fc: aa04         	add	r2, sp, #0x10
700a71fe: f04f 33ff    	mov.w	r3, #0xffffffff
700a7202: f008 fabd    	bl	0x700af780 <Sciclient_pmGetModuleClkParent> @ imm = #0x857a
700a7206: 900b         	str	r0, [sp, #0x2c]
700a7208: e7ff         	b	0x700a720a <SOC_moduleSetClockFrequency+0x6a> @ imm = #-0x2
700a720a: e7ff         	b	0x700a720c <SOC_moduleSetClockFrequency+0x6c> @ imm = #-0x2
700a720c: 980b         	ldr	r0, [sp, #0x2c]
700a720e: b960         	cbnz	r0, 0x700a722a <SOC_moduleSetClockFrequency+0x8a> @ imm = #0x18
700a7210: e7ff         	b	0x700a7212 <SOC_moduleSetClockFrequency+0x72> @ imm = #-0x2
700a7212: 980f         	ldr	r0, [sp, #0x3c]
700a7214: 990e         	ldr	r1, [sp, #0x38]
700a7216: 466b         	mov	r3, sp
700a7218: f04f 32ff    	mov.w	r2, #0xffffffff
700a721c: 601a         	str	r2, [r3]
700a721e: 2300         	movs	r3, #0x0
700a7220: 461a         	mov	r2, r3
700a7222: f009 f985    	bl	0x700b0530 <Sciclient_pmModuleClkRequest> @ imm = #0x930a
700a7226: 900b         	str	r0, [sp, #0x2c]
700a7228: e7ff         	b	0x700a722a <SOC_moduleSetClockFrequency+0x8a> @ imm = #-0x2
700a722a: 980b         	ldr	r0, [sp, #0x2c]
700a722c: 2800         	cmp	r0, #0x0
700a722e: d14d         	bne	0x700a72cc <SOC_moduleSetClockFrequency+0x12c> @ imm = #0x9a
700a7230: e7ff         	b	0x700a7232 <SOC_moduleSetClockFrequency+0x92> @ imm = #-0x2
700a7232: 2000         	movs	r0, #0x0
700a7234: 9003         	str	r0, [sp, #0xc]
700a7236: 900a         	str	r0, [sp, #0x28]
700a7238: e7ff         	b	0x700a723a <SOC_moduleSetClockFrequency+0x9a> @ imm = #-0x2
700a723a: 980a         	ldr	r0, [sp, #0x28]
700a723c: 9907         	ldr	r1, [sp, #0x1c]
700a723e: 4288         	cmp	r0, r1
700a7240: d243         	bhs	0x700a72ca <SOC_moduleSetClockFrequency+0x12a> @ imm = #0x86
700a7242: e7ff         	b	0x700a7244 <SOC_moduleSetClockFrequency+0xa4> @ imm = #-0x2
700a7244: 9807         	ldr	r0, [sp, #0x1c]
700a7246: 2802         	cmp	r0, #0x2
700a7248: d311         	blo	0x700a726e <SOC_moduleSetClockFrequency+0xce> @ imm = #0x22
700a724a: e7ff         	b	0x700a724c <SOC_moduleSetClockFrequency+0xac> @ imm = #-0x2
700a724c: 980f         	ldr	r0, [sp, #0x3c]
700a724e: 990e         	ldr	r1, [sp, #0x38]
700a7250: 9a0a         	ldr	r2, [sp, #0x28]
700a7252: 440a         	add	r2, r1
700a7254: 3201         	adds	r2, #0x1
700a7256: f04f 33ff    	mov.w	r3, #0xffffffff
700a725a: f008 fb81    	bl	0x700af960 <Sciclient_pmSetModuleClkParent> @ imm = #0x8702
700a725e: 900b         	str	r0, [sp, #0x2c]
700a7260: 980b         	ldr	r0, [sp, #0x2c]
700a7262: b918         	cbnz	r0, 0x700a726c <SOC_moduleSetClockFrequency+0xcc> @ imm = #0x6
700a7264: e7ff         	b	0x700a7266 <SOC_moduleSetClockFrequency+0xc6> @ imm = #-0x2
700a7266: 2001         	movs	r0, #0x1
700a7268: 9006         	str	r0, [sp, #0x18]
700a726a: e7ff         	b	0x700a726c <SOC_moduleSetClockFrequency+0xcc> @ imm = #-0x2
700a726c: e7ff         	b	0x700a726e <SOC_moduleSetClockFrequency+0xce> @ imm = #-0x2
700a726e: 980b         	ldr	r0, [sp, #0x2c]
700a7270: b988         	cbnz	r0, 0x700a7296 <SOC_moduleSetClockFrequency+0xf6> @ imm = #0x22
700a7272: e7ff         	b	0x700a7274 <SOC_moduleSetClockFrequency+0xd4> @ imm = #-0x2
700a7274: 980f         	ldr	r0, [sp, #0x3c]
700a7276: 990e         	ldr	r1, [sp, #0x38]
700a7278: 9a0c         	ldr	r2, [sp, #0x30]
700a727a: 9b0d         	ldr	r3, [sp, #0x34]
700a727c: 46ee         	mov	lr, sp
700a727e: f04f 3cff    	mov.w	r12, #0xffffffff
700a7282: f8ce c004    	str.w	r12, [lr, #0x4]
700a7286: f10d 0c20    	add.w	r12, sp, #0x20
700a728a: f8ce c000    	str.w	r12, [lr]
700a728e: f001 fc37    	bl	0x700a8b00 <Sciclient_pmQueryModuleClkFreq> @ imm = #0x186e
700a7292: 900b         	str	r0, [sp, #0x2c]
700a7294: e7ff         	b	0x700a7296 <SOC_moduleSetClockFrequency+0xf6> @ imm = #-0x2
700a7296: 980b         	ldr	r0, [sp, #0x2c]
700a7298: b970         	cbnz	r0, 0x700a72b8 <SOC_moduleSetClockFrequency+0x118> @ imm = #0x1c
700a729a: e7ff         	b	0x700a729c <SOC_moduleSetClockFrequency+0xfc> @ imm = #-0x2
700a729c: 9808         	ldr	r0, [sp, #0x20]
700a729e: 9909         	ldr	r1, [sp, #0x24]
700a72a0: 9a0c         	ldr	r2, [sp, #0x30]
700a72a2: 9b0d         	ldr	r3, [sp, #0x34]
700a72a4: 4059         	eors	r1, r3
700a72a6: ea80 0002    	eor.w	r0, r0, r2
700a72aa: 4308         	orrs	r0, r1
700a72ac: b918         	cbnz	r0, 0x700a72b6 <SOC_moduleSetClockFrequency+0x116> @ imm = #0x6
700a72ae: e7ff         	b	0x700a72b0 <SOC_moduleSetClockFrequency+0x110> @ imm = #-0x2
700a72b0: 2001         	movs	r0, #0x1
700a72b2: 9003         	str	r0, [sp, #0xc]
700a72b4: e7ff         	b	0x700a72b6 <SOC_moduleSetClockFrequency+0x116> @ imm = #-0x2
700a72b6: e7ff         	b	0x700a72b8 <SOC_moduleSetClockFrequency+0x118> @ imm = #-0x2
700a72b8: 9803         	ldr	r0, [sp, #0xc]
700a72ba: b108         	cbz	r0, 0x700a72c0 <SOC_moduleSetClockFrequency+0x120> @ imm = #0x2
700a72bc: e7ff         	b	0x700a72be <SOC_moduleSetClockFrequency+0x11e> @ imm = #-0x2
700a72be: e004         	b	0x700a72ca <SOC_moduleSetClockFrequency+0x12a> @ imm = #0x8
700a72c0: e7ff         	b	0x700a72c2 <SOC_moduleSetClockFrequency+0x122> @ imm = #-0x2
700a72c2: 980a         	ldr	r0, [sp, #0x28]
700a72c4: 3001         	adds	r0, #0x1
700a72c6: 900a         	str	r0, [sp, #0x28]
700a72c8: e7b7         	b	0x700a723a <SOC_moduleSetClockFrequency+0x9a> @ imm = #-0x92
700a72ca: e7ff         	b	0x700a72cc <SOC_moduleSetClockFrequency+0x12c> @ imm = #-0x2
700a72cc: 980b         	ldr	r0, [sp, #0x2c]
700a72ce: b9d0         	cbnz	r0, 0x700a7306 <SOC_moduleSetClockFrequency+0x166> @ imm = #0x34
700a72d0: e7ff         	b	0x700a72d2 <SOC_moduleSetClockFrequency+0x132> @ imm = #-0x2
700a72d2: 9803         	ldr	r0, [sp, #0xc]
700a72d4: 2801         	cmp	r0, #0x1
700a72d6: d111         	bne	0x700a72fc <SOC_moduleSetClockFrequency+0x15c> @ imm = #0x22
700a72d8: e7ff         	b	0x700a72da <SOC_moduleSetClockFrequency+0x13a> @ imm = #-0x2
700a72da: 980f         	ldr	r0, [sp, #0x3c]
700a72dc: 990e         	ldr	r1, [sp, #0x38]
700a72de: 9a0c         	ldr	r2, [sp, #0x30]
700a72e0: 9b0d         	ldr	r3, [sp, #0x34]
700a72e2: 46ee         	mov	lr, sp
700a72e4: f04f 3cff    	mov.w	r12, #0xffffffff
700a72e8: f8ce c004    	str.w	r12, [lr, #0x4]
700a72ec: f44f 7c00    	mov.w	r12, #0x200
700a72f0: f8ce c000    	str.w	r12, [lr]
700a72f4: f002 f984    	bl	0x700a9600 <Sciclient_pmSetModuleClkFreq> @ imm = #0x2308
700a72f8: 900b         	str	r0, [sp, #0x2c]
700a72fa: e003         	b	0x700a7304 <SOC_moduleSetClockFrequency+0x164> @ imm = #0x6
700a72fc: f04f 30ff    	mov.w	r0, #0xffffffff
700a7300: 900b         	str	r0, [sp, #0x2c]
700a7302: e7ff         	b	0x700a7304 <SOC_moduleSetClockFrequency+0x164> @ imm = #-0x2
700a7304: e7ff         	b	0x700a7306 <SOC_moduleSetClockFrequency+0x166> @ imm = #-0x2
700a7306: 980b         	ldr	r0, [sp, #0x2c]
700a7308: b988         	cbnz	r0, 0x700a732e <SOC_moduleSetClockFrequency+0x18e> @ imm = #0x22
700a730a: e7ff         	b	0x700a730c <SOC_moduleSetClockFrequency+0x16c> @ imm = #-0x2
700a730c: 9805         	ldr	r0, [sp, #0x14]
700a730e: b968         	cbnz	r0, 0x700a732c <SOC_moduleSetClockFrequency+0x18c> @ imm = #0x1a
700a7310: e7ff         	b	0x700a7312 <SOC_moduleSetClockFrequency+0x172> @ imm = #-0x2
700a7312: 980f         	ldr	r0, [sp, #0x3c]
700a7314: 990e         	ldr	r1, [sp, #0x38]
700a7316: 9a05         	ldr	r2, [sp, #0x14]
700a7318: 46ec         	mov	r12, sp
700a731a: f04f 33ff    	mov.w	r3, #0xffffffff
700a731e: f8cc 3000    	str.w	r3, [r12]
700a7322: 2300         	movs	r3, #0x0
700a7324: f009 f904    	bl	0x700b0530 <Sciclient_pmModuleClkRequest> @ imm = #0x9208
700a7328: 900b         	str	r0, [sp, #0x2c]
700a732a: e7ff         	b	0x700a732c <SOC_moduleSetClockFrequency+0x18c> @ imm = #-0x2
700a732c: e7ff         	b	0x700a732e <SOC_moduleSetClockFrequency+0x18e> @ imm = #-0x2
700a732e: 980b         	ldr	r0, [sp, #0x2c]
700a7330: b168         	cbz	r0, 0x700a734e <SOC_moduleSetClockFrequency+0x1ae> @ imm = #0x1a
700a7332: e7ff         	b	0x700a7334 <SOC_moduleSetClockFrequency+0x194> @ imm = #-0x2
700a7334: 9806         	ldr	r0, [sp, #0x18]
700a7336: 2801         	cmp	r0, #0x1
700a7338: d108         	bne	0x700a734c <SOC_moduleSetClockFrequency+0x1ac> @ imm = #0x10
700a733a: e7ff         	b	0x700a733c <SOC_moduleSetClockFrequency+0x19c> @ imm = #-0x2
700a733c: 980f         	ldr	r0, [sp, #0x3c]
700a733e: 990e         	ldr	r1, [sp, #0x38]
700a7340: 9a04         	ldr	r2, [sp, #0x10]
700a7342: f04f 33ff    	mov.w	r3, #0xffffffff
700a7346: f008 fb0b    	bl	0x700af960 <Sciclient_pmSetModuleClkParent> @ imm = #0x8616
700a734a: e7ff         	b	0x700a734c <SOC_moduleSetClockFrequency+0x1ac> @ imm = #-0x2
700a734c: e7ff         	b	0x700a734e <SOC_moduleSetClockFrequency+0x1ae> @ imm = #-0x2
700a734e: 980b         	ldr	r0, [sp, #0x2c]
700a7350: b010         	add	sp, #0x40
700a7352: bd80         	pop	{r7, pc}
		...

700a7360 <SOC_moduleSetClockFrequencyWithParent>:
700a7360: b580         	push	{r7, lr}
700a7362: b092         	sub	sp, #0x48
700a7364: 460b         	mov	r3, r1
700a7366: 4684         	mov	r12, r0
700a7368: 9915         	ldr	r1, [sp, #0x54]
700a736a: 9814         	ldr	r0, [sp, #0x50]
700a736c: f8cd c044    	str.w	r12, [sp, #0x44]
700a7370: 9310         	str	r3, [sp, #0x40]
700a7372: 920f         	str	r2, [sp, #0x3c]
700a7374: 910d         	str	r1, [sp, #0x34]
700a7376: 900c         	str	r0, [sp, #0x30]
700a7378: 2000         	movs	r0, #0x0
700a737a: 9002         	str	r0, [sp, #0x8]
700a737c: 900b         	str	r0, [sp, #0x2c]
700a737e: 9009         	str	r0, [sp, #0x24]
700a7380: 9008         	str	r0, [sp, #0x20]
700a7382: 9007         	str	r0, [sp, #0x1c]
700a7384: 9006         	str	r0, [sp, #0x18]
700a7386: 9005         	str	r0, [sp, #0x14]
700a7388: 9004         	str	r0, [sp, #0x10]
700a738a: 9003         	str	r0, [sp, #0xc]
700a738c: 9811         	ldr	r0, [sp, #0x44]
700a738e: 9910         	ldr	r1, [sp, #0x40]
700a7390: aa05         	add	r2, sp, #0x14
700a7392: f04f 33ff    	mov.w	r3, #0xffffffff
700a7396: f008 fa93    	bl	0x700af8c0 <Sciclient_pmModuleGetClkStatus> @ imm = #0x8526
700a739a: 900b         	str	r0, [sp, #0x2c]
700a739c: 980b         	ldr	r0, [sp, #0x2c]
700a739e: b948         	cbnz	r0, 0x700a73b4 <SOC_moduleSetClockFrequencyWithParent+0x54> @ imm = #0x12
700a73a0: e7ff         	b	0x700a73a2 <SOC_moduleSetClockFrequencyWithParent+0x42> @ imm = #-0x2
700a73a2: 9811         	ldr	r0, [sp, #0x44]
700a73a4: 9910         	ldr	r1, [sp, #0x40]
700a73a6: aa07         	add	r2, sp, #0x1c
700a73a8: f04f 33ff    	mov.w	r3, #0xffffffff
700a73ac: f007 fea0    	bl	0x700af0f0 <Sciclient_pmGetModuleClkNumParent> @ imm = #0x7d40
700a73b0: 900b         	str	r0, [sp, #0x2c]
700a73b2: e7ff         	b	0x700a73b4 <SOC_moduleSetClockFrequencyWithParent+0x54> @ imm = #-0x2
700a73b4: 980b         	ldr	r0, [sp, #0x2c]
700a73b6: b970         	cbnz	r0, 0x700a73d6 <SOC_moduleSetClockFrequencyWithParent+0x76> @ imm = #0x1c
700a73b8: e7ff         	b	0x700a73ba <SOC_moduleSetClockFrequencyWithParent+0x5a> @ imm = #-0x2
700a73ba: 9807         	ldr	r0, [sp, #0x1c]
700a73bc: 2802         	cmp	r0, #0x2
700a73be: d309         	blo	0x700a73d4 <SOC_moduleSetClockFrequencyWithParent+0x74> @ imm = #0x12
700a73c0: e7ff         	b	0x700a73c2 <SOC_moduleSetClockFrequencyWithParent+0x62> @ imm = #-0x2
700a73c2: 9811         	ldr	r0, [sp, #0x44]
700a73c4: 9910         	ldr	r1, [sp, #0x40]
700a73c6: aa04         	add	r2, sp, #0x10
700a73c8: f04f 33ff    	mov.w	r3, #0xffffffff
700a73cc: f008 f9d8    	bl	0x700af780 <Sciclient_pmGetModuleClkParent> @ imm = #0x83b0
700a73d0: 900b         	str	r0, [sp, #0x2c]
700a73d2: e7ff         	b	0x700a73d4 <SOC_moduleSetClockFrequencyWithParent+0x74> @ imm = #-0x2
700a73d4: e7ff         	b	0x700a73d6 <SOC_moduleSetClockFrequencyWithParent+0x76> @ imm = #-0x2
700a73d6: 980b         	ldr	r0, [sp, #0x2c]
700a73d8: b960         	cbnz	r0, 0x700a73f4 <SOC_moduleSetClockFrequencyWithParent+0x94> @ imm = #0x18
700a73da: e7ff         	b	0x700a73dc <SOC_moduleSetClockFrequencyWithParent+0x7c> @ imm = #-0x2
700a73dc: 9811         	ldr	r0, [sp, #0x44]
700a73de: 9910         	ldr	r1, [sp, #0x40]
700a73e0: 466b         	mov	r3, sp
700a73e2: f04f 32ff    	mov.w	r2, #0xffffffff
700a73e6: 601a         	str	r2, [r3]
700a73e8: 2300         	movs	r3, #0x0
700a73ea: 461a         	mov	r2, r3
700a73ec: f009 f8a0    	bl	0x700b0530 <Sciclient_pmModuleClkRequest> @ imm = #0x9140
700a73f0: 900b         	str	r0, [sp, #0x2c]
700a73f2: e7ff         	b	0x700a73f4 <SOC_moduleSetClockFrequencyWithParent+0x94> @ imm = #-0x2
700a73f4: 980b         	ldr	r0, [sp, #0x2c]
700a73f6: b960         	cbnz	r0, 0x700a7412 <SOC_moduleSetClockFrequencyWithParent+0xb2> @ imm = #0x18
700a73f8: e7ff         	b	0x700a73fa <SOC_moduleSetClockFrequencyWithParent+0x9a> @ imm = #-0x2
700a73fa: 980f         	ldr	r0, [sp, #0x3c]
700a73fc: 9910         	ldr	r1, [sp, #0x40]
700a73fe: 9a07         	ldr	r2, [sp, #0x1c]
700a7400: 4411         	add	r1, r2
700a7402: 4288         	cmp	r0, r1
700a7404: d904         	bls	0x700a7410 <SOC_moduleSetClockFrequencyWithParent+0xb0> @ imm = #0x8
700a7406: e7ff         	b	0x700a7408 <SOC_moduleSetClockFrequencyWithParent+0xa8> @ imm = #-0x2
700a7408: f04f 30ff    	mov.w	r0, #0xffffffff
700a740c: 900b         	str	r0, [sp, #0x2c]
700a740e: e7ff         	b	0x700a7410 <SOC_moduleSetClockFrequencyWithParent+0xb0> @ imm = #-0x2
700a7410: e7ff         	b	0x700a7412 <SOC_moduleSetClockFrequencyWithParent+0xb2> @ imm = #-0x2
700a7412: 980b         	ldr	r0, [sp, #0x2c]
700a7414: b9a8         	cbnz	r0, 0x700a7442 <SOC_moduleSetClockFrequencyWithParent+0xe2> @ imm = #0x2a
700a7416: e7ff         	b	0x700a7418 <SOC_moduleSetClockFrequencyWithParent+0xb8> @ imm = #-0x2
700a7418: 980f         	ldr	r0, [sp, #0x3c]
700a741a: 9904         	ldr	r1, [sp, #0x10]
700a741c: 4288         	cmp	r0, r1
700a741e: d00f         	beq	0x700a7440 <SOC_moduleSetClockFrequencyWithParent+0xe0> @ imm = #0x1e
700a7420: e7ff         	b	0x700a7422 <SOC_moduleSetClockFrequencyWithParent+0xc2> @ imm = #-0x2
700a7422: 9811         	ldr	r0, [sp, #0x44]
700a7424: 9910         	ldr	r1, [sp, #0x40]
700a7426: 9a0f         	ldr	r2, [sp, #0x3c]
700a7428: f04f 33ff    	mov.w	r3, #0xffffffff
700a742c: f008 fa98    	bl	0x700af960 <Sciclient_pmSetModuleClkParent> @ imm = #0x8530
700a7430: 900b         	str	r0, [sp, #0x2c]
700a7432: 980b         	ldr	r0, [sp, #0x2c]
700a7434: b918         	cbnz	r0, 0x700a743e <SOC_moduleSetClockFrequencyWithParent+0xde> @ imm = #0x6
700a7436: e7ff         	b	0x700a7438 <SOC_moduleSetClockFrequencyWithParent+0xd8> @ imm = #-0x2
700a7438: 2001         	movs	r0, #0x1
700a743a: 9006         	str	r0, [sp, #0x18]
700a743c: e7ff         	b	0x700a743e <SOC_moduleSetClockFrequencyWithParent+0xde> @ imm = #-0x2
700a743e: e7ff         	b	0x700a7440 <SOC_moduleSetClockFrequencyWithParent+0xe0> @ imm = #-0x2
700a7440: e7ff         	b	0x700a7442 <SOC_moduleSetClockFrequencyWithParent+0xe2> @ imm = #-0x2
700a7442: 980b         	ldr	r0, [sp, #0x2c]
700a7444: b988         	cbnz	r0, 0x700a746a <SOC_moduleSetClockFrequencyWithParent+0x10a> @ imm = #0x22
700a7446: e7ff         	b	0x700a7448 <SOC_moduleSetClockFrequencyWithParent+0xe8> @ imm = #-0x2
700a7448: 9811         	ldr	r0, [sp, #0x44]
700a744a: 9910         	ldr	r1, [sp, #0x40]
700a744c: 9a0c         	ldr	r2, [sp, #0x30]
700a744e: 9b0d         	ldr	r3, [sp, #0x34]
700a7450: 46ee         	mov	lr, sp
700a7452: f04f 3cff    	mov.w	r12, #0xffffffff
700a7456: f8ce c004    	str.w	r12, [lr, #0x4]
700a745a: f10d 0c20    	add.w	r12, sp, #0x20
700a745e: f8ce c000    	str.w	r12, [lr]
700a7462: f001 fb4d    	bl	0x700a8b00 <Sciclient_pmQueryModuleClkFreq> @ imm = #0x169a
700a7466: 900b         	str	r0, [sp, #0x2c]
700a7468: e7ff         	b	0x700a746a <SOC_moduleSetClockFrequencyWithParent+0x10a> @ imm = #-0x2
700a746a: 980b         	ldr	r0, [sp, #0x2c]
700a746c: b970         	cbnz	r0, 0x700a748c <SOC_moduleSetClockFrequencyWithParent+0x12c> @ imm = #0x1c
700a746e: e7ff         	b	0x700a7470 <SOC_moduleSetClockFrequencyWithParent+0x110> @ imm = #-0x2
700a7470: 9808         	ldr	r0, [sp, #0x20]
700a7472: 9909         	ldr	r1, [sp, #0x24]
700a7474: 9a0c         	ldr	r2, [sp, #0x30]
700a7476: 9b0d         	ldr	r3, [sp, #0x34]
700a7478: 4059         	eors	r1, r3
700a747a: ea80 0002    	eor.w	r0, r0, r2
700a747e: 4308         	orrs	r0, r1
700a7480: b918         	cbnz	r0, 0x700a748a <SOC_moduleSetClockFrequencyWithParent+0x12a> @ imm = #0x6
700a7482: e7ff         	b	0x700a7484 <SOC_moduleSetClockFrequencyWithParent+0x124> @ imm = #-0x2
700a7484: 2001         	movs	r0, #0x1
700a7486: 9003         	str	r0, [sp, #0xc]
700a7488: e7ff         	b	0x700a748a <SOC_moduleSetClockFrequencyWithParent+0x12a> @ imm = #-0x2
700a748a: e7ff         	b	0x700a748c <SOC_moduleSetClockFrequencyWithParent+0x12c> @ imm = #-0x2
700a748c: 980b         	ldr	r0, [sp, #0x2c]
700a748e: b9d0         	cbnz	r0, 0x700a74c6 <SOC_moduleSetClockFrequencyWithParent+0x166> @ imm = #0x34
700a7490: e7ff         	b	0x700a7492 <SOC_moduleSetClockFrequencyWithParent+0x132> @ imm = #-0x2
700a7492: 9803         	ldr	r0, [sp, #0xc]
700a7494: 2801         	cmp	r0, #0x1
700a7496: d111         	bne	0x700a74bc <SOC_moduleSetClockFrequencyWithParent+0x15c> @ imm = #0x22
700a7498: e7ff         	b	0x700a749a <SOC_moduleSetClockFrequencyWithParent+0x13a> @ imm = #-0x2
700a749a: 9811         	ldr	r0, [sp, #0x44]
700a749c: 9910         	ldr	r1, [sp, #0x40]
700a749e: 9a0c         	ldr	r2, [sp, #0x30]
700a74a0: 9b0d         	ldr	r3, [sp, #0x34]
700a74a2: 46ee         	mov	lr, sp
700a74a4: f04f 3cff    	mov.w	r12, #0xffffffff
700a74a8: f8ce c004    	str.w	r12, [lr, #0x4]
700a74ac: f44f 7c00    	mov.w	r12, #0x200
700a74b0: f8ce c000    	str.w	r12, [lr]
700a74b4: f002 f8a4    	bl	0x700a9600 <Sciclient_pmSetModuleClkFreq> @ imm = #0x2148
700a74b8: 900b         	str	r0, [sp, #0x2c]
700a74ba: e003         	b	0x700a74c4 <SOC_moduleSetClockFrequencyWithParent+0x164> @ imm = #0x6
700a74bc: f04f 30ff    	mov.w	r0, #0xffffffff
700a74c0: 900b         	str	r0, [sp, #0x2c]
700a74c2: e7ff         	b	0x700a74c4 <SOC_moduleSetClockFrequencyWithParent+0x164> @ imm = #-0x2
700a74c4: e7ff         	b	0x700a74c6 <SOC_moduleSetClockFrequencyWithParent+0x166> @ imm = #-0x2
700a74c6: 980b         	ldr	r0, [sp, #0x2c]
700a74c8: b988         	cbnz	r0, 0x700a74ee <SOC_moduleSetClockFrequencyWithParent+0x18e> @ imm = #0x22
700a74ca: e7ff         	b	0x700a74cc <SOC_moduleSetClockFrequencyWithParent+0x16c> @ imm = #-0x2
700a74cc: 9805         	ldr	r0, [sp, #0x14]
700a74ce: b968         	cbnz	r0, 0x700a74ec <SOC_moduleSetClockFrequencyWithParent+0x18c> @ imm = #0x1a
700a74d0: e7ff         	b	0x700a74d2 <SOC_moduleSetClockFrequencyWithParent+0x172> @ imm = #-0x2
700a74d2: 9811         	ldr	r0, [sp, #0x44]
700a74d4: 9910         	ldr	r1, [sp, #0x40]
700a74d6: 9a05         	ldr	r2, [sp, #0x14]
700a74d8: 46ec         	mov	r12, sp
700a74da: f04f 33ff    	mov.w	r3, #0xffffffff
700a74de: f8cc 3000    	str.w	r3, [r12]
700a74e2: 2300         	movs	r3, #0x0
700a74e4: f009 f824    	bl	0x700b0530 <Sciclient_pmModuleClkRequest> @ imm = #0x9048
700a74e8: 900b         	str	r0, [sp, #0x2c]
700a74ea: e7ff         	b	0x700a74ec <SOC_moduleSetClockFrequencyWithParent+0x18c> @ imm = #-0x2
700a74ec: e7ff         	b	0x700a74ee <SOC_moduleSetClockFrequencyWithParent+0x18e> @ imm = #-0x2
700a74ee: 980b         	ldr	r0, [sp, #0x2c]
700a74f0: b168         	cbz	r0, 0x700a750e <SOC_moduleSetClockFrequencyWithParent+0x1ae> @ imm = #0x1a
700a74f2: e7ff         	b	0x700a74f4 <SOC_moduleSetClockFrequencyWithParent+0x194> @ imm = #-0x2
700a74f4: 9806         	ldr	r0, [sp, #0x18]
700a74f6: 2801         	cmp	r0, #0x1
700a74f8: d108         	bne	0x700a750c <SOC_moduleSetClockFrequencyWithParent+0x1ac> @ imm = #0x10
700a74fa: e7ff         	b	0x700a74fc <SOC_moduleSetClockFrequencyWithParent+0x19c> @ imm = #-0x2
700a74fc: 9811         	ldr	r0, [sp, #0x44]
700a74fe: 9910         	ldr	r1, [sp, #0x40]
700a7500: 9a04         	ldr	r2, [sp, #0x10]
700a7502: f04f 33ff    	mov.w	r3, #0xffffffff
700a7506: f008 fa2b    	bl	0x700af960 <Sciclient_pmSetModuleClkParent> @ imm = #0x8456
700a750a: e7ff         	b	0x700a750c <SOC_moduleSetClockFrequencyWithParent+0x1ac> @ imm = #-0x2
700a750c: e7ff         	b	0x700a750e <SOC_moduleSetClockFrequencyWithParent+0x1ae> @ imm = #-0x2
700a750e: 980b         	ldr	r0, [sp, #0x2c]
700a7510: b012         	add	sp, #0x48
700a7512: bd80         	pop	{r7, pc}
		...

700a7520 <UART_close>:
700a7520: b580         	push	{r7, lr}
700a7522: b08a         	sub	sp, #0x28
700a7524: 9009         	str	r0, [sp, #0x24]
700a7526: 9809         	ldr	r0, [sp, #0x24]
700a7528: 9008         	str	r0, [sp, #0x20]
700a752a: 9808         	ldr	r0, [sp, #0x20]
700a752c: 2800         	cmp	r0, #0x0
700a752e: f000 80ce    	beq.w	0x700a76ce <UART_close+0x1ae> @ imm = #0x19c
700a7532: e7ff         	b	0x700a7534 <UART_close+0x14> @ imm = #-0x2
700a7534: 9808         	ldr	r0, [sp, #0x20]
700a7536: 6840         	ldr	r0, [r0, #0x4]
700a7538: 2800         	cmp	r0, #0x0
700a753a: f000 80c8    	beq.w	0x700a76ce <UART_close+0x1ae> @ imm = #0x190
700a753e: e7ff         	b	0x700a7540 <UART_close+0x20> @ imm = #-0x2
700a7540: 9808         	ldr	r0, [sp, #0x20]
700a7542: 6840         	ldr	r0, [r0, #0x4]
700a7544: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a7548: 2800         	cmp	r0, #0x0
700a754a: f000 80c0    	beq.w	0x700a76ce <UART_close+0x1ae> @ imm = #0x180
700a754e: e7ff         	b	0x700a7550 <UART_close+0x30> @ imm = #-0x2
700a7550: 9808         	ldr	r0, [sp, #0x20]
700a7552: 6840         	ldr	r0, [r0, #0x4]
700a7554: 9007         	str	r0, [sp, #0x1c]
700a7556: 9808         	ldr	r0, [sp, #0x20]
700a7558: 6800         	ldr	r0, [r0]
700a755a: 9006         	str	r0, [sp, #0x18]
700a755c: 9907         	ldr	r1, [sp, #0x1c]
700a755e: f501 7022    	add.w	r0, r1, #0x288
700a7562: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a7566: 9807         	ldr	r0, [sp, #0x1c]
700a7568: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a756c: 9005         	str	r0, [sp, #0x14]
700a756e: 9807         	ldr	r0, [sp, #0x1c]
700a7570: 2800         	cmp	r0, #0x0
700a7572: bf18         	it	ne
700a7574: 2001         	movne	r0, #0x1
700a7576: f248 01b3    	movw	r1, #0x80b3
700a757a: f2c7 010b    	movt	r1, #0x700b
700a757e: 466a         	mov	r2, sp
700a7580: 6011         	str	r1, [r2]
700a7582: f248 110e    	movw	r1, #0x810e
700a7586: f2c7 010b    	movt	r1, #0x700b
700a758a: 9101         	str	r1, [sp, #0x4]
700a758c: f248 2216    	movw	r2, #0x8216
700a7590: f2c7 020b    	movt	r2, #0x700b
700a7594: 9202         	str	r2, [sp, #0x8]
700a7596: f240 13c5    	movw	r3, #0x1c5
700a759a: f009 fe99    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x9d32
700a759e: 9901         	ldr	r1, [sp, #0x4]
700a75a0: 9a02         	ldr	r2, [sp, #0x8]
700a75a2: 9806         	ldr	r0, [sp, #0x18]
700a75a4: 2800         	cmp	r0, #0x0
700a75a6: bf18         	it	ne
700a75a8: 2001         	movne	r0, #0x1
700a75aa: f248 03fc    	movw	r3, #0x80fc
700a75ae: f2c7 030b    	movt	r3, #0x700b
700a75b2: 46ec         	mov	r12, sp
700a75b4: f8cc 3000    	str.w	r3, [r12]
700a75b8: f44f 73e3    	mov.w	r3, #0x1c6
700a75bc: f009 fe88    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x9d10
700a75c0: 9901         	ldr	r1, [sp, #0x4]
700a75c2: 9a02         	ldr	r2, [sp, #0x8]
700a75c4: f248 73d8    	movw	r3, #0x87d8
700a75c8: f2c7 030b    	movt	r3, #0x700b
700a75cc: f853 0b04    	ldr	r0, [r3], #4
700a75d0: 9303         	str	r3, [sp, #0xc]
700a75d2: 2800         	cmp	r0, #0x0
700a75d4: bf18         	it	ne
700a75d6: 2001         	movne	r0, #0x1
700a75d8: f647 63b1    	movw	r3, #0x7eb1
700a75dc: f2c7 030b    	movt	r3, #0x700b
700a75e0: 46ec         	mov	r12, sp
700a75e2: f8cc 3000    	str.w	r3, [r12]
700a75e6: f44f 73e4    	mov.w	r3, #0x1c8
700a75ea: f009 fe71    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x9ce2
700a75ee: 9803         	ldr	r0, [sp, #0xc]
700a75f0: f04f 31ff    	mov.w	r1, #0xffffffff
700a75f4: f00b fb1c    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0xb638
700a75f8: 9809         	ldr	r0, [sp, #0x24]
700a75fa: f006 fdf9    	bl	0x700ae1f0 <UART_flushTxFifo> @ imm = #0x6bf2
700a75fe: 9806         	ldr	r0, [sp, #0x18]
700a7600: 6800         	ldr	r0, [r0]
700a7602: 2107         	movs	r1, #0x7
700a7604: 9104         	str	r1, [sp, #0x10]
700a7606: f005 fe6b    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #0x5cd6
700a760a: 9806         	ldr	r0, [sp, #0x18]
700a760c: 6800         	ldr	r0, [r0]
700a760e: 2102         	movs	r1, #0x2
700a7610: f00d fbfe    	bl	0x700b4e10 <UART_intr2Disable> @ imm = #0xd7fc
700a7614: 9904         	ldr	r1, [sp, #0x10]
700a7616: 9806         	ldr	r0, [sp, #0x18]
700a7618: 6800         	ldr	r0, [r0]
700a761a: f00d fc41    	bl	0x700b4ea0 <UART_operatingModeSelect> @ imm = #0xd882
700a761e: 9807         	ldr	r0, [sp, #0x1c]
700a7620: 6b00         	ldr	r0, [r0, #0x30]
700a7622: 2803         	cmp	r0, #0x3
700a7624: d104         	bne	0x700a7630 <UART_close+0x110> @ imm = #0x8
700a7626: e7ff         	b	0x700a7628 <UART_close+0x108> @ imm = #-0x2
700a7628: 9805         	ldr	r0, [sp, #0x14]
700a762a: f00a fe99    	bl	0x700b2360 <UART_lld_deInitDma> @ imm = #0xad32
700a762e: e003         	b	0x700a7638 <UART_close+0x118> @ imm = #0x6
700a7630: 9805         	ldr	r0, [sp, #0x14]
700a7632: f00b fb2d    	bl	0x700b2c90 <UART_lld_deInit> @ imm = #0xb65a
700a7636: e7ff         	b	0x700a7638 <UART_close+0x118> @ imm = #-0x2
700a7638: 9807         	ldr	r0, [sp, #0x1c]
700a763a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a763e: b148         	cbz	r0, 0x700a7654 <UART_close+0x134> @ imm = #0x12
700a7640: e7ff         	b	0x700a7642 <UART_close+0x122> @ imm = #-0x2
700a7642: 9807         	ldr	r0, [sp, #0x1c]
700a7644: 308c         	adds	r0, #0x8c
700a7646: f00d f8ab    	bl	0x700b47a0 <SemaphoreP_destruct> @ imm = #0xd156
700a764a: 9907         	ldr	r1, [sp, #0x1c]
700a764c: 2000         	movs	r0, #0x0
700a764e: f8c1 0088    	str.w	r0, [r1, #0x88]
700a7652: e7ff         	b	0x700a7654 <UART_close+0x134> @ imm = #-0x2
700a7654: 9807         	ldr	r0, [sp, #0x1c]
700a7656: f8d0 0124    	ldr.w	r0, [r0, #0x124]
700a765a: b160         	cbz	r0, 0x700a7676 <UART_close+0x156> @ imm = #0x18
700a765c: e7ff         	b	0x700a765e <UART_close+0x13e> @ imm = #-0x2
700a765e: 9807         	ldr	r0, [sp, #0x1c]
700a7660: f500 7094    	add.w	r0, r0, #0x128
700a7664: f00d f89c    	bl	0x700b47a0 <SemaphoreP_destruct> @ imm = #0xd138
700a7668: 9907         	ldr	r1, [sp, #0x1c]
700a766a: 2000         	movs	r0, #0x0
700a766c: f8c1 0124    	str.w	r0, [r1, #0x124]
700a7670: 9905         	ldr	r1, [sp, #0x14]
700a7672: 6588         	str	r0, [r1, #0x58]
700a7674: e7ff         	b	0x700a7676 <UART_close+0x156> @ imm = #-0x2
700a7676: 9807         	ldr	r0, [sp, #0x1c]
700a7678: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700a767c: b160         	cbz	r0, 0x700a7698 <UART_close+0x178> @ imm = #0x18
700a767e: e7ff         	b	0x700a7680 <UART_close+0x160> @ imm = #-0x2
700a7680: 9807         	ldr	r0, [sp, #0x1c]
700a7682: f500 70e2    	add.w	r0, r0, #0x1c4
700a7686: f00d f88b    	bl	0x700b47a0 <SemaphoreP_destruct> @ imm = #0xd116
700a768a: 9907         	ldr	r1, [sp, #0x1c]
700a768c: 2000         	movs	r0, #0x0
700a768e: f8c1 01c0    	str.w	r0, [r1, #0x1c0]
700a7692: 9905         	ldr	r1, [sp, #0x14]
700a7694: 65c8         	str	r0, [r1, #0x5c]
700a7696: e7ff         	b	0x700a7698 <UART_close+0x178> @ imm = #-0x2
700a7698: 9807         	ldr	r0, [sp, #0x1c]
700a769a: f8d0 025c    	ldr.w	r0, [r0, #0x25c]
700a769e: b150         	cbz	r0, 0x700a76b6 <UART_close+0x196> @ imm = #0x14
700a76a0: e7ff         	b	0x700a76a2 <UART_close+0x182> @ imm = #-0x2
700a76a2: 9807         	ldr	r0, [sp, #0x1c]
700a76a4: f500 7018    	add.w	r0, r0, #0x260
700a76a8: f00e fcea    	bl	0x700b6080 <HwiP_destruct> @ imm = #0xe9d4
700a76ac: 9907         	ldr	r1, [sp, #0x1c]
700a76ae: 2000         	movs	r0, #0x0
700a76b0: f8c1 025c    	str.w	r0, [r1, #0x25c]
700a76b4: e7ff         	b	0x700a76b6 <UART_close+0x196> @ imm = #-0x2
700a76b6: 9907         	ldr	r1, [sp, #0x1c]
700a76b8: 2000         	movs	r0, #0x0
700a76ba: f8c1 0084    	str.w	r0, [r1, #0x84]
700a76be: f248 70d8    	movw	r0, #0x87d8
700a76c2: f2c7 000b    	movt	r0, #0x700b
700a76c6: 3004         	adds	r0, #0x4
700a76c8: f00c fb42    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0xc684
700a76cc: e7ff         	b	0x700a76ce <UART_close+0x1ae> @ imm = #-0x2
700a76ce: b00a         	add	sp, #0x28
700a76d0: bd80         	pop	{r7, pc}
		...
700a76de: 0000         	movs	r0, r0

700a76e0 <UART_write>:
700a76e0: b580         	push	{r7, lr}
700a76e2: b08e         	sub	sp, #0x38
700a76e4: 900d         	str	r0, [sp, #0x34]
700a76e6: 910c         	str	r1, [sp, #0x30]
700a76e8: 2000         	movs	r0, #0x0
700a76ea: 900b         	str	r0, [sp, #0x2c]
700a76ec: 900a         	str	r0, [sp, #0x28]
700a76ee: 980d         	ldr	r0, [sp, #0x34]
700a76f0: b118         	cbz	r0, 0x700a76fa <UART_write+0x1a> @ imm = #0x6
700a76f2: e7ff         	b	0x700a76f4 <UART_write+0x14> @ imm = #-0x2
700a76f4: 980c         	ldr	r0, [sp, #0x30]
700a76f6: b920         	cbnz	r0, 0x700a7702 <UART_write+0x22> @ imm = #0x8
700a76f8: e7ff         	b	0x700a76fa <UART_write+0x1a> @ imm = #-0x2
700a76fa: f04f 30ff    	mov.w	r0, #0xffffffff
700a76fe: 900b         	str	r0, [sp, #0x2c]
700a7700: e7ff         	b	0x700a7702 <UART_write+0x22> @ imm = #-0x2
700a7702: 980b         	ldr	r0, [sp, #0x2c]
700a7704: 2800         	cmp	r0, #0x0
700a7706: d141         	bne	0x700a778c <UART_write+0xac> @ imm = #0x82
700a7708: e7ff         	b	0x700a770a <UART_write+0x2a> @ imm = #-0x2
700a770a: 980d         	ldr	r0, [sp, #0x34]
700a770c: 9009         	str	r0, [sp, #0x24]
700a770e: 9809         	ldr	r0, [sp, #0x24]
700a7710: 6840         	ldr	r0, [r0, #0x4]
700a7712: 9008         	str	r0, [sp, #0x20]
700a7714: 9809         	ldr	r0, [sp, #0x24]
700a7716: 6800         	ldr	r0, [r0]
700a7718: 9007         	str	r0, [sp, #0x1c]
700a771a: 9809         	ldr	r0, [sp, #0x24]
700a771c: 6840         	ldr	r0, [r0, #0x4]
700a771e: 3004         	adds	r0, #0x4
700a7720: 9006         	str	r0, [sp, #0x18]
700a7722: 9808         	ldr	r0, [sp, #0x20]
700a7724: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a7728: 9004         	str	r0, [sp, #0x10]
700a772a: 980c         	ldr	r0, [sp, #0x30]
700a772c: 9908         	ldr	r1, [sp, #0x20]
700a772e: f8c1 0080    	str.w	r0, [r1, #0x80]
700a7732: 9808         	ldr	r0, [sp, #0x20]
700a7734: 2800         	cmp	r0, #0x0
700a7736: bf18         	it	ne
700a7738: 2001         	movne	r0, #0x1
700a773a: f248 01b3    	movw	r1, #0x80b3
700a773e: f2c7 010b    	movt	r1, #0x700b
700a7742: 466a         	mov	r2, sp
700a7744: 6011         	str	r1, [r2]
700a7746: f248 110e    	movw	r1, #0x810e
700a774a: f2c7 010b    	movt	r1, #0x700b
700a774e: 9101         	str	r1, [sp, #0x4]
700a7750: f248 220b    	movw	r2, #0x820b
700a7754: f2c7 020b    	movt	r2, #0x700b
700a7758: 9202         	str	r2, [sp, #0x8]
700a775a: f44f 7305    	mov.w	r3, #0x214
700a775e: f009 fdb7    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x9b6e
700a7762: 9901         	ldr	r1, [sp, #0x4]
700a7764: 9a02         	ldr	r2, [sp, #0x8]
700a7766: 9807         	ldr	r0, [sp, #0x1c]
700a7768: 2800         	cmp	r0, #0x0
700a776a: bf18         	it	ne
700a776c: 2001         	movne	r0, #0x1
700a776e: f248 03fc    	movw	r3, #0x80fc
700a7772: f2c7 030b    	movt	r3, #0x700b
700a7776: 46ec         	mov	r12, sp
700a7778: f8cc 3000    	str.w	r3, [r12]
700a777c: f240 2315    	movw	r3, #0x215
700a7780: f009 fda6    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x9b4c
700a7784: 980c         	ldr	r0, [sp, #0x30]
700a7786: 6900         	ldr	r0, [r0, #0x10]
700a7788: 9003         	str	r0, [sp, #0xc]
700a778a: e7ff         	b	0x700a778c <UART_write+0xac> @ imm = #-0x2
700a778c: 980b         	ldr	r0, [sp, #0x2c]
700a778e: b950         	cbnz	r0, 0x700a77a6 <UART_write+0xc6> @ imm = #0x14
700a7790: e7ff         	b	0x700a7792 <UART_write+0xb2> @ imm = #-0x2
700a7792: 9806         	ldr	r0, [sp, #0x18]
700a7794: 6b80         	ldr	r0, [r0, #0x38]
700a7796: 2801         	cmp	r0, #0x1
700a7798: d104         	bne	0x700a77a4 <UART_write+0xc4> @ imm = #0x8
700a779a: e7ff         	b	0x700a779c <UART_write+0xbc> @ imm = #-0x2
700a779c: f04f 30ff    	mov.w	r0, #0xffffffff
700a77a0: 900b         	str	r0, [sp, #0x2c]
700a77a2: e7ff         	b	0x700a77a4 <UART_write+0xc4> @ imm = #-0x2
700a77a4: e7ff         	b	0x700a77a6 <UART_write+0xc6> @ imm = #-0x2
700a77a6: 980b         	ldr	r0, [sp, #0x2c]
700a77a8: 2800         	cmp	r0, #0x0
700a77aa: d16b         	bne	0x700a7884 <UART_write+0x1a4> @ imm = #0xd6
700a77ac: e7ff         	b	0x700a77ae <UART_write+0xce> @ imm = #-0x2
700a77ae: f00e ef62    	blx	0x700b6674 <HwiP_disable> @ imm = #0xeec4
700a77b2: 9005         	str	r0, [sp, #0x14]
700a77b4: 9805         	ldr	r0, [sp, #0x14]
700a77b6: f00e ef7e    	blx	0x700b66b4 <HwiP_restore> @ imm = #0xeefc
700a77ba: 9904         	ldr	r1, [sp, #0x10]
700a77bc: 2001         	movs	r0, #0x1
700a77be: 6548         	str	r0, [r1, #0x54]
700a77c0: 9806         	ldr	r0, [sp, #0x18]
700a77c2: 6ac0         	ldr	r0, [r0, #0x2c]
700a77c4: 2801         	cmp	r0, #0x1
700a77c6: d005         	beq	0x700a77d4 <UART_write+0xf4> @ imm = #0xa
700a77c8: e7ff         	b	0x700a77ca <UART_write+0xea> @ imm = #-0x2
700a77ca: 9806         	ldr	r0, [sp, #0x18]
700a77cc: 6ac0         	ldr	r0, [r0, #0x2c]
700a77ce: 2803         	cmp	r0, #0x3
700a77d0: d149         	bne	0x700a7866 <UART_write+0x186> @ imm = #0x92
700a77d2: e7ff         	b	0x700a77d4 <UART_write+0xf4> @ imm = #-0x2
700a77d4: 9806         	ldr	r0, [sp, #0x18]
700a77d6: 6ac0         	ldr	r0, [r0, #0x2c]
700a77d8: 2801         	cmp	r0, #0x1
700a77da: d109         	bne	0x700a77f0 <UART_write+0x110> @ imm = #0x12
700a77dc: e7ff         	b	0x700a77de <UART_write+0xfe> @ imm = #-0x2
700a77de: 9804         	ldr	r0, [sp, #0x10]
700a77e0: 9a0c         	ldr	r2, [sp, #0x30]
700a77e2: 6811         	ldr	r1, [r2]
700a77e4: 6852         	ldr	r2, [r2, #0x4]
700a77e6: ab03         	add	r3, sp, #0xc
700a77e8: f006 fbca    	bl	0x700adf80 <UART_lld_writeIntr> @ imm = #0x6794
700a77ec: 900b         	str	r0, [sp, #0x2c]
700a77ee: e008         	b	0x700a7802 <UART_write+0x122> @ imm = #0x10
700a77f0: 9804         	ldr	r0, [sp, #0x10]
700a77f2: 9a0c         	ldr	r2, [sp, #0x30]
700a77f4: 6811         	ldr	r1, [r2]
700a77f6: 6852         	ldr	r2, [r2, #0x4]
700a77f8: ab03         	add	r3, sp, #0xc
700a77fa: f006 fa21    	bl	0x700adc40 <UART_lld_writeDma> @ imm = #0x6442
700a77fe: 900b         	str	r0, [sp, #0x2c]
700a7800: e7ff         	b	0x700a7802 <UART_write+0x122> @ imm = #-0x2
700a7802: 980b         	ldr	r0, [sp, #0x2c]
700a7804: bb70         	cbnz	r0, 0x700a7864 <UART_write+0x184> @ imm = #0x5c
700a7806: e7ff         	b	0x700a7808 <UART_write+0x128> @ imm = #-0x2
700a7808: 9808         	ldr	r0, [sp, #0x20]
700a780a: 69c0         	ldr	r0, [r0, #0x1c]
700a780c: bb30         	cbnz	r0, 0x700a785c <UART_write+0x17c> @ imm = #0x4c
700a780e: e7ff         	b	0x700a7810 <UART_write+0x130> @ imm = #-0x2
700a7810: 9808         	ldr	r0, [sp, #0x20]
700a7812: f500 70e2    	add.w	r0, r0, #0x1c4
700a7816: 990c         	ldr	r1, [sp, #0x30]
700a7818: 6889         	ldr	r1, [r1, #0x8]
700a781a: f00b fa09    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0xb412
700a781e: 900a         	str	r0, [sp, #0x28]
700a7820: 980a         	ldr	r0, [sp, #0x28]
700a7822: b960         	cbnz	r0, 0x700a783e <UART_write+0x15e> @ imm = #0x18
700a7824: e7ff         	b	0x700a7826 <UART_write+0x146> @ imm = #-0x2
700a7826: 980c         	ldr	r0, [sp, #0x30]
700a7828: 68c0         	ldr	r0, [r0, #0xc]
700a782a: b918         	cbnz	r0, 0x700a7834 <UART_write+0x154> @ imm = #0x6
700a782c: e7ff         	b	0x700a782e <UART_write+0x14e> @ imm = #-0x2
700a782e: 2000         	movs	r0, #0x0
700a7830: 900b         	str	r0, [sp, #0x2c]
700a7832: e003         	b	0x700a783c <UART_write+0x15c> @ imm = #0x6
700a7834: f04f 30ff    	mov.w	r0, #0xffffffff
700a7838: 900b         	str	r0, [sp, #0x2c]
700a783a: e7ff         	b	0x700a783c <UART_write+0x15c> @ imm = #-0x2
700a783c: e00d         	b	0x700a785a <UART_write+0x17a> @ imm = #0x1a
700a783e: 990c         	ldr	r1, [sp, #0x30]
700a7840: f06f 0001    	mvn	r0, #0x1
700a7844: 60c8         	str	r0, [r1, #0xc]
700a7846: 9804         	ldr	r0, [sp, #0x10]
700a7848: f008 ffda    	bl	0x700b0800 <UART_writeCancelNoCB> @ imm = #0x8fb4
700a784c: 9904         	ldr	r1, [sp, #0x10]
700a784e: 2000         	movs	r0, #0x0
700a7850: 63c8         	str	r0, [r1, #0x3c]
700a7852: f04f 30ff    	mov.w	r0, #0xffffffff
700a7856: 900b         	str	r0, [sp, #0x2c]
700a7858: e7ff         	b	0x700a785a <UART_write+0x17a> @ imm = #-0x2
700a785a: e002         	b	0x700a7862 <UART_write+0x182> @ imm = #0x4
700a785c: 2000         	movs	r0, #0x0
700a785e: 900b         	str	r0, [sp, #0x2c]
700a7860: e7ff         	b	0x700a7862 <UART_write+0x182> @ imm = #-0x2
700a7862: e7ff         	b	0x700a7864 <UART_write+0x184> @ imm = #-0x2
700a7864: e00d         	b	0x700a7882 <UART_write+0x1a2> @ imm = #0x1a
700a7866: 9804         	ldr	r0, [sp, #0x10]
700a7868: 9b0c         	ldr	r3, [sp, #0x30]
700a786a: 6819         	ldr	r1, [r3]
700a786c: 685a         	ldr	r2, [r3, #0x4]
700a786e: 689b         	ldr	r3, [r3, #0x8]
700a7870: 46ee         	mov	lr, sp
700a7872: f10d 0c0c    	add.w	r12, sp, #0xc
700a7876: f8ce c000    	str.w	r12, [lr]
700a787a: f005 ff61    	bl	0x700ad740 <UART_lld_write> @ imm = #0x5ec2
700a787e: 900b         	str	r0, [sp, #0x2c]
700a7880: e7ff         	b	0x700a7882 <UART_write+0x1a2> @ imm = #-0x2
700a7882: e7ff         	b	0x700a7884 <UART_write+0x1a4> @ imm = #-0x2
700a7884: 980b         	ldr	r0, [sp, #0x2c]
700a7886: b00e         	add	sp, #0x38
700a7888: bd80         	pop	{r7, pc}
700a788a: 0000         	movs	r0, r0
700a788c: 0000         	movs	r0, r0
700a788e: 0000         	movs	r0, r0

700a7890 <Sciclient_rmClearInterruptRoute>:
700a7890: b580         	push	{r7, lr}
700a7892: b08e         	sub	sp, #0x38
700a7894: 900d         	str	r0, [sp, #0x34]
700a7896: 910c         	str	r1, [sp, #0x30]
700a7898: 920b         	str	r2, [sp, #0x2c]
700a789a: 2000         	movs	r0, #0x0
700a789c: 9001         	str	r0, [sp, #0x4]
700a789e: 900a         	str	r0, [sp, #0x28]
700a78a0: f241 0101    	movw	r1, #0x1001
700a78a4: f8ad 1026    	strh.w	r1, [sp, #0x26]
700a78a8: 9008         	str	r0, [sp, #0x20]
700a78aa: 9007         	str	r0, [sp, #0x1c]
700a78ac: 9006         	str	r0, [sp, #0x18]
700a78ae: 9005         	str	r0, [sp, #0x14]
700a78b0: 9004         	str	r0, [sp, #0x10]
700a78b2: 9003         	str	r0, [sp, #0xc]
700a78b4: 9002         	str	r0, [sp, #0x8]
700a78b6: 980d         	ldr	r0, [sp, #0x34]
700a78b8: b118         	cbz	r0, 0x700a78c2 <Sciclient_rmClearInterruptRoute+0x32> @ imm = #0x6
700a78ba: e7ff         	b	0x700a78bc <Sciclient_rmClearInterruptRoute+0x2c> @ imm = #-0x2
700a78bc: 980c         	ldr	r0, [sp, #0x30]
700a78be: b920         	cbnz	r0, 0x700a78ca <Sciclient_rmClearInterruptRoute+0x3a> @ imm = #0x8
700a78c0: e7ff         	b	0x700a78c2 <Sciclient_rmClearInterruptRoute+0x32> @ imm = #-0x2
700a78c2: f06f 0001    	mvn	r0, #0x1
700a78c6: 900a         	str	r0, [sp, #0x28]
700a78c8: e7ff         	b	0x700a78ca <Sciclient_rmClearInterruptRoute+0x3a> @ imm = #-0x2
700a78ca: 980a         	ldr	r0, [sp, #0x28]
700a78cc: b968         	cbnz	r0, 0x700a78ea <Sciclient_rmClearInterruptRoute+0x5a> @ imm = #0x1a
700a78ce: e7ff         	b	0x700a78d0 <Sciclient_rmClearInterruptRoute+0x40> @ imm = #-0x2
700a78d0: 980d         	ldr	r0, [sp, #0x34]
700a78d2: 6880         	ldr	r0, [r0, #0x8]
700a78d4: f04f 4100    	mov.w	r1, #0x80000000
700a78d8: f00d fa52    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0xd4a4
700a78dc: b128         	cbz	r0, 0x700a78ea <Sciclient_rmClearInterruptRoute+0x5a> @ imm = #0xa
700a78de: e7ff         	b	0x700a78e0 <Sciclient_rmClearInterruptRoute+0x50> @ imm = #-0x2
700a78e0: 980d         	ldr	r0, [sp, #0x34]
700a78e2: 7ec0         	ldrb	r0, [r0, #0x1b]
700a78e4: f88d 0025    	strb.w	r0, [sp, #0x25]
700a78e8: e00f         	b	0x700a790a <Sciclient_rmClearInterruptRoute+0x7a> @ imm = #0x1e
700a78ea: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a78ee: f006 f807    	bl	0x700ad900 <Sciclient_getCurrentContext> @ imm = #0x600e
700a78f2: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a78f6: f247 4040    	movw	r0, #0x7440
700a78fa: f2c7 000b    	movt	r0, #0x700b
700a78fe: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a7902: 6840         	ldr	r0, [r0, #0x4]
700a7904: f88d 0025    	strb.w	r0, [sp, #0x25]
700a7908: e7ff         	b	0x700a790a <Sciclient_rmClearInterruptRoute+0x7a> @ imm = #-0x2
700a790a: 980a         	ldr	r0, [sp, #0x28]
700a790c: b960         	cbnz	r0, 0x700a7928 <Sciclient_rmClearInterruptRoute+0x98> @ imm = #0x18
700a790e: e7ff         	b	0x700a7910 <Sciclient_rmClearInterruptRoute+0x80> @ imm = #-0x2
700a7910: 980d         	ldr	r0, [sp, #0x34]
700a7912: 6880         	ldr	r0, [r0, #0x8]
700a7914: 2104         	movs	r1, #0x4
700a7916: f00d fa33    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0xd466
700a791a: b128         	cbz	r0, 0x700a7928 <Sciclient_rmClearInterruptRoute+0x98> @ imm = #0xa
700a791c: e7ff         	b	0x700a791e <Sciclient_rmClearInterruptRoute+0x8e> @ imm = #-0x2
700a791e: 980d         	ldr	r0, [sp, #0x34]
700a7920: 8a80         	ldrh	r0, [r0, #0x14]
700a7922: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7926: e003         	b	0x700a7930 <Sciclient_rmClearInterruptRoute+0xa0> @ imm = #0x6
700a7928: 20ff         	movs	r0, #0xff
700a792a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a792e: e7ff         	b	0x700a7930 <Sciclient_rmClearInterruptRoute+0xa0> @ imm = #-0x2
700a7930: 980a         	ldr	r0, [sp, #0x28]
700a7932: 2800         	cmp	r0, #0x0
700a7934: d175         	bne	0x700a7a22 <Sciclient_rmClearInterruptRoute+0x192> @ imm = #0xea
700a7936: e7ff         	b	0x700a7938 <Sciclient_rmClearInterruptRoute+0xa8> @ imm = #-0x2
700a7938: 980d         	ldr	r0, [sp, #0x34]
700a793a: 6880         	ldr	r0, [r0, #0x8]
700a793c: 9002         	str	r0, [sp, #0x8]
700a793e: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a7942: f88d 000c    	strb.w	r0, [sp, #0xc]
700a7946: 980d         	ldr	r0, [sp, #0x34]
700a7948: 8980         	ldrh	r0, [r0, #0xc]
700a794a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a794e: 980d         	ldr	r0, [sp, #0x34]
700a7950: 89c0         	ldrh	r0, [r0, #0xe]
700a7952: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a7956: 980d         	ldr	r0, [sp, #0x34]
700a7958: 8a00         	ldrh	r0, [r0, #0x10]
700a795a: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a795e: 980d         	ldr	r0, [sp, #0x34]
700a7960: 8a40         	ldrh	r0, [r0, #0x12]
700a7962: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a7966: 980d         	ldr	r0, [sp, #0x34]
700a7968: 8b00         	ldrh	r0, [r0, #0x18]
700a796a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a796e: 980d         	ldr	r0, [sp, #0x34]
700a7970: 8ac0         	ldrh	r0, [r0, #0x16]
700a7972: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7976: 980d         	ldr	r0, [sp, #0x34]
700a7978: 7e80         	ldrb	r0, [r0, #0x1a]
700a797a: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a797e: 9802         	ldr	r0, [sp, #0x8]
700a7980: f00a fac6    	bl	0x700b1f10 <Sciclient_rmIrqCfgIsDirectNonEvent> @ imm = #0xa58c
700a7984: b310         	cbz	r0, 0x700a79cc <Sciclient_rmClearInterruptRoute+0x13c> @ imm = #0x44
700a7986: e7ff         	b	0x700a7988 <Sciclient_rmClearInterruptRoute+0xf8> @ imm = #-0x2
700a7988: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a798c: f00d f8d8    	bl	0x700b4b40 <Sciclient_rmIaIsIa> @ imm = #0xd1b0
700a7990: b168         	cbz	r0, 0x700a79ae <Sciclient_rmClearInterruptRoute+0x11e> @ imm = #0x1a
700a7992: e7ff         	b	0x700a7994 <Sciclient_rmClearInterruptRoute+0x104> @ imm = #-0x2
700a7994: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a7998: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a799c: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a79a0: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a79a4: a802         	add	r0, sp, #0x8
700a79a6: f00b fac3    	bl	0x700b2f30 <Sciclient_rmIrqUnmappedVintRouteDelete> @ imm = #0xb586
700a79aa: 900a         	str	r0, [sp, #0x28]
700a79ac: e00d         	b	0x700a79ca <Sciclient_rmClearInterruptRoute+0x13a> @ imm = #0x1a
700a79ae: a802         	add	r0, sp, #0x8
700a79b0: f7fb fc6e    	bl	0x700a3290 <Sciclient_rmIrqGetRoute> @ imm = #-0x4724
700a79b4: 900a         	str	r0, [sp, #0x28]
700a79b6: 980a         	ldr	r0, [sp, #0x28]
700a79b8: b930         	cbnz	r0, 0x700a79c8 <Sciclient_rmClearInterruptRoute+0x138> @ imm = #0xc
700a79ba: e7ff         	b	0x700a79bc <Sciclient_rmClearInterruptRoute+0x12c> @ imm = #-0x2
700a79bc: a802         	add	r0, sp, #0x8
700a79be: 2100         	movs	r1, #0x0
700a79c0: f000 f906    	bl	0x700a7bd0 <Sciclient_rmIrqDeleteRoute> @ imm = #0x20c
700a79c4: 900a         	str	r0, [sp, #0x28]
700a79c6: e7ff         	b	0x700a79c8 <Sciclient_rmClearInterruptRoute+0x138> @ imm = #-0x2
700a79c8: e7ff         	b	0x700a79ca <Sciclient_rmClearInterruptRoute+0x13a> @ imm = #-0x2
700a79ca: e029         	b	0x700a7a20 <Sciclient_rmClearInterruptRoute+0x190> @ imm = #0x52
700a79cc: 9802         	ldr	r0, [sp, #0x8]
700a79ce: f00a fa67    	bl	0x700b1ea0 <Sciclient_rmIrqCfgIsDirectEvent> @ imm = #0xa4ce
700a79d2: b928         	cbnz	r0, 0x700a79e0 <Sciclient_rmClearInterruptRoute+0x150> @ imm = #0xa
700a79d4: e7ff         	b	0x700a79d6 <Sciclient_rmClearInterruptRoute+0x146> @ imm = #-0x2
700a79d6: 9802         	ldr	r0, [sp, #0x8]
700a79d8: f00a fad2    	bl	0x700b1f80 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0xa5a4
700a79dc: b128         	cbz	r0, 0x700a79ea <Sciclient_rmClearInterruptRoute+0x15a> @ imm = #0xa
700a79de: e7ff         	b	0x700a79e0 <Sciclient_rmClearInterruptRoute+0x150> @ imm = #-0x2
700a79e0: a802         	add	r0, sp, #0x8
700a79e2: f002 fbcd    	bl	0x700aa180 <Sciclient_rmIrqVintDelete> @ imm = #0x279a
700a79e6: 900a         	str	r0, [sp, #0x28]
700a79e8: e019         	b	0x700a7a1e <Sciclient_rmClearInterruptRoute+0x18e> @ imm = #0x32
700a79ea: 9802         	ldr	r0, [sp, #0x8]
700a79ec: f00a fb38    	bl	0x700b2060 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent> @ imm = #0xa670
700a79f0: b128         	cbz	r0, 0x700a79fe <Sciclient_rmClearInterruptRoute+0x16e> @ imm = #0xa
700a79f2: e7ff         	b	0x700a79f4 <Sciclient_rmClearInterruptRoute+0x164> @ imm = #-0x2
700a79f4: a802         	add	r0, sp, #0x8
700a79f6: f00b fa9b    	bl	0x700b2f30 <Sciclient_rmIrqUnmappedVintRouteDelete> @ imm = #0xb536
700a79fa: 900a         	str	r0, [sp, #0x28]
700a79fc: e00e         	b	0x700a7a1c <Sciclient_rmClearInterruptRoute+0x18c> @ imm = #0x1c
700a79fe: 9802         	ldr	r0, [sp, #0x8]
700a7a00: f00a faf6    	bl	0x700b1ff0 <Sciclient_rmIrqCfgIsOesOnly> @ imm = #0xa5ec
700a7a04: b128         	cbz	r0, 0x700a7a12 <Sciclient_rmClearInterruptRoute+0x182> @ imm = #0xa
700a7a06: e7ff         	b	0x700a7a08 <Sciclient_rmClearInterruptRoute+0x178> @ imm = #-0x2
700a7a08: a802         	add	r0, sp, #0x8
700a7a0a: f00c fce9    	bl	0x700b43e0 <Sciclient_rmIrqClearOesRegister> @ imm = #0xc9d2
700a7a0e: 900a         	str	r0, [sp, #0x28]
700a7a10: e003         	b	0x700a7a1a <Sciclient_rmClearInterruptRoute+0x18a> @ imm = #0x6
700a7a12: f06f 0001    	mvn	r0, #0x1
700a7a16: 900a         	str	r0, [sp, #0x28]
700a7a18: e7ff         	b	0x700a7a1a <Sciclient_rmClearInterruptRoute+0x18a> @ imm = #-0x2
700a7a1a: e7ff         	b	0x700a7a1c <Sciclient_rmClearInterruptRoute+0x18c> @ imm = #-0x2
700a7a1c: e7ff         	b	0x700a7a1e <Sciclient_rmClearInterruptRoute+0x18e> @ imm = #-0x2
700a7a1e: e7ff         	b	0x700a7a20 <Sciclient_rmClearInterruptRoute+0x190> @ imm = #-0x2
700a7a20: e7ff         	b	0x700a7a22 <Sciclient_rmClearInterruptRoute+0x192> @ imm = #-0x2
700a7a22: 980a         	ldr	r0, [sp, #0x28]
700a7a24: b00e         	add	sp, #0x38
700a7a26: bd80         	pop	{r7, pc}
		...

700a7a30 <Udma_chConfigTx>:
700a7a30: b580         	push	{r7, lr}
700a7a32: b090         	sub	sp, #0x40
700a7a34: 900f         	str	r0, [sp, #0x3c]
700a7a36: 910e         	str	r1, [sp, #0x38]
700a7a38: 2000         	movs	r0, #0x0
700a7a3a: 900d         	str	r0, [sp, #0x34]
700a7a3c: 980f         	ldr	r0, [sp, #0x3c]
700a7a3e: 900b         	str	r0, [sp, #0x2c]
700a7a40: 980b         	ldr	r0, [sp, #0x2c]
700a7a42: b178         	cbz	r0, 0x700a7a64 <Udma_chConfigTx+0x34> @ imm = #0x1e
700a7a44: e7ff         	b	0x700a7a46 <Udma_chConfigTx+0x16> @ imm = #-0x2
700a7a46: 980b         	ldr	r0, [sp, #0x2c]
700a7a48: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a7a4c: f64a 31cd    	movw	r1, #0xabcd
700a7a50: f6ca 31dc    	movt	r1, #0xabdc
700a7a54: 4288         	cmp	r0, r1
700a7a56: d105         	bne	0x700a7a64 <Udma_chConfigTx+0x34> @ imm = #0xa
700a7a58: e7ff         	b	0x700a7a5a <Udma_chConfigTx+0x2a> @ imm = #-0x2
700a7a5a: 980b         	ldr	r0, [sp, #0x2c]
700a7a5c: 7800         	ldrb	r0, [r0]
700a7a5e: 07c0         	lsls	r0, r0, #0x1f
700a7a60: b920         	cbnz	r0, 0x700a7a6c <Udma_chConfigTx+0x3c> @ imm = #0x8
700a7a62: e7ff         	b	0x700a7a64 <Udma_chConfigTx+0x34> @ imm = #-0x2
700a7a64: f06f 0001    	mvn	r0, #0x1
700a7a68: 900d         	str	r0, [sp, #0x34]
700a7a6a: e7ff         	b	0x700a7a6c <Udma_chConfigTx+0x3c> @ imm = #-0x2
700a7a6c: 980d         	ldr	r0, [sp, #0x34]
700a7a6e: b9a8         	cbnz	r0, 0x700a7a9c <Udma_chConfigTx+0x6c> @ imm = #0x2a
700a7a70: e7ff         	b	0x700a7a72 <Udma_chConfigTx+0x42> @ imm = #-0x2
700a7a72: 980b         	ldr	r0, [sp, #0x2c]
700a7a74: 6e80         	ldr	r0, [r0, #0x68]
700a7a76: 900c         	str	r0, [sp, #0x30]
700a7a78: 980c         	ldr	r0, [sp, #0x30]
700a7a7a: b150         	cbz	r0, 0x700a7a92 <Udma_chConfigTx+0x62> @ imm = #0x14
700a7a7c: e7ff         	b	0x700a7a7e <Udma_chConfigTx+0x4e> @ imm = #-0x2
700a7a7e: 980c         	ldr	r0, [sp, #0x30]
700a7a80: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a7a84: f64a 31cd    	movw	r1, #0xabcd
700a7a88: f6ca 31dc    	movt	r1, #0xabdc
700a7a8c: 4288         	cmp	r0, r1
700a7a8e: d004         	beq	0x700a7a9a <Udma_chConfigTx+0x6a> @ imm = #0x8
700a7a90: e7ff         	b	0x700a7a92 <Udma_chConfigTx+0x62> @ imm = #-0x2
700a7a92: f04f 30ff    	mov.w	r0, #0xffffffff
700a7a96: 900d         	str	r0, [sp, #0x34]
700a7a98: e7ff         	b	0x700a7a9a <Udma_chConfigTx+0x6a> @ imm = #-0x2
700a7a9a: e7ff         	b	0x700a7a9c <Udma_chConfigTx+0x6c> @ imm = #-0x2
700a7a9c: 980d         	ldr	r0, [sp, #0x34]
700a7a9e: 2800         	cmp	r0, #0x0
700a7aa0: f040 808e    	bne.w	0x700a7bc0 <Udma_chConfigTx+0x190> @ imm = #0x11c
700a7aa4: e7ff         	b	0x700a7aa6 <Udma_chConfigTx+0x76> @ imm = #-0x2
700a7aa6: f647 70ff    	movw	r0, #0x7fff
700a7aaa: 9004         	str	r0, [sp, #0x10]
700a7aac: 980c         	ldr	r0, [sp, #0x30]
700a7aae: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a7ab2: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a7ab6: 980b         	ldr	r0, [sp, #0x2c]
700a7ab8: 6ec0         	ldr	r0, [r0, #0x6c]
700a7aba: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a7abe: 980e         	ldr	r0, [sp, #0x38]
700a7ac0: 7800         	ldrb	r0, [r0]
700a7ac2: f88d 0018    	strb.w	r0, [sp, #0x18]
700a7ac6: 980e         	ldr	r0, [sp, #0x38]
700a7ac8: 7840         	ldrb	r0, [r0, #0x1]
700a7aca: f88d 0019    	strb.w	r0, [sp, #0x19]
700a7ace: 980e         	ldr	r0, [sp, #0x38]
700a7ad0: 7880         	ldrb	r0, [r0, #0x2]
700a7ad2: f88d 001a    	strb.w	r0, [sp, #0x1a]
700a7ad6: 980e         	ldr	r0, [sp, #0x38]
700a7ad8: 78c0         	ldrb	r0, [r0, #0x3]
700a7ada: f88d 001b    	strb.w	r0, [sp, #0x1b]
700a7ade: 980e         	ldr	r0, [sp, #0x38]
700a7ae0: 7900         	ldrb	r0, [r0, #0x4]
700a7ae2: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a7ae6: 980e         	ldr	r0, [sp, #0x38]
700a7ae8: 88c0         	ldrh	r0, [r0, #0x6]
700a7aea: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a7aee: 980e         	ldr	r0, [sp, #0x38]
700a7af0: 7a00         	ldrb	r0, [r0, #0x8]
700a7af2: f88d 0023    	strb.w	r0, [sp, #0x23]
700a7af6: 980e         	ldr	r0, [sp, #0x38]
700a7af8: 7a40         	ldrb	r0, [r0, #0x9]
700a7afa: f88d 0024    	strb.w	r0, [sp, #0x24]
700a7afe: 980e         	ldr	r0, [sp, #0x38]
700a7b00: 7a80         	ldrb	r0, [r0, #0xa]
700a7b02: f88d 0025    	strb.w	r0, [sp, #0x25]
700a7b06: 980e         	ldr	r0, [sp, #0x38]
700a7b08: 89c0         	ldrh	r0, [r0, #0xe]
700a7b0a: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a7b0e: 980e         	ldr	r0, [sp, #0x38]
700a7b10: 7c00         	ldrb	r0, [r0, #0x10]
700a7b12: f88d 0029    	strb.w	r0, [sp, #0x29]
700a7b16: 980e         	ldr	r0, [sp, #0x38]
700a7b18: 7ac0         	ldrb	r0, [r0, #0xb]
700a7b1a: f88d 0028    	strb.w	r0, [sp, #0x28]
700a7b1e: 980e         	ldr	r0, [sp, #0x38]
700a7b20: 7b00         	ldrb	r0, [r0, #0xc]
700a7b22: f88d 0020    	strb.w	r0, [sp, #0x20]
700a7b26: 980c         	ldr	r0, [sp, #0x30]
700a7b28: 6800         	ldr	r0, [r0]
700a7b2a: 2801         	cmp	r0, #0x1
700a7b2c: d11d         	bne	0x700a7b6a <Udma_chConfigTx+0x13a> @ imm = #0x3a
700a7b2e: e7ff         	b	0x700a7b30 <Udma_chConfigTx+0x100> @ imm = #-0x2
700a7b30: 980b         	ldr	r0, [sp, #0x2c]
700a7b32: 7800         	ldrb	r0, [r0]
700a7b34: 0740         	lsls	r0, r0, #0x1d
700a7b36: 2800         	cmp	r0, #0x0
700a7b38: d508         	bpl	0x700a7b4c <Udma_chConfigTx+0x11c> @ imm = #0x10
700a7b3a: e7ff         	b	0x700a7b3c <Udma_chConfigTx+0x10c> @ imm = #-0x2
700a7b3c: 9804         	ldr	r0, [sp, #0x10]
700a7b3e: f440 3080    	orr	r0, r0, #0x10000
700a7b42: 9004         	str	r0, [sp, #0x10]
700a7b44: 2001         	movs	r0, #0x1
700a7b46: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a7b4a: e00d         	b	0x700a7b68 <Udma_chConfigTx+0x138> @ imm = #0x1a
700a7b4c: 980b         	ldr	r0, [sp, #0x2c]
700a7b4e: 7800         	ldrb	r0, [r0]
700a7b50: 07c0         	lsls	r0, r0, #0x1f
700a7b52: b140         	cbz	r0, 0x700a7b66 <Udma_chConfigTx+0x136> @ imm = #0x10
700a7b54: e7ff         	b	0x700a7b56 <Udma_chConfigTx+0x126> @ imm = #-0x2
700a7b56: 9804         	ldr	r0, [sp, #0x10]
700a7b58: f440 3080    	orr	r0, r0, #0x10000
700a7b5c: 9004         	str	r0, [sp, #0x10]
700a7b5e: 2000         	movs	r0, #0x0
700a7b60: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a7b64: e7ff         	b	0x700a7b66 <Udma_chConfigTx+0x136> @ imm = #-0x2
700a7b66: e7ff         	b	0x700a7b68 <Udma_chConfigTx+0x138> @ imm = #-0x2
700a7b68: e7ff         	b	0x700a7b6a <Udma_chConfigTx+0x13a> @ imm = #-0x2
700a7b6a: 980b         	ldr	r0, [sp, #0x2c]
700a7b6c: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a7b70: b158         	cbz	r0, 0x700a7b8a <Udma_chConfigTx+0x15a> @ imm = #0x16
700a7b72: e7ff         	b	0x700a7b74 <Udma_chConfigTx+0x144> @ imm = #-0x2
700a7b74: 980b         	ldr	r0, [sp, #0x2c]
700a7b76: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a7b7a: 8880         	ldrh	r0, [r0, #0x4]
700a7b7c: f8ad 0021    	strh.w	r0, [sp, #0x21]
700a7b80: 980e         	ldr	r0, [sp, #0x38]
700a7b82: 7c40         	ldrb	r0, [r0, #0x11]
700a7b84: f88d 001d    	strb.w	r0, [sp, #0x1d]
700a7b88: e007         	b	0x700a7b9a <Udma_chConfigTx+0x16a> @ imm = #0xe
700a7b8a: f64f 70ff    	movw	r0, #0xffff
700a7b8e: f8ad 0021    	strh.w	r0, [sp, #0x21]
700a7b92: 2001         	movs	r0, #0x1
700a7b94: f88d 001d    	strb.w	r0, [sp, #0x1d]
700a7b98: e7ff         	b	0x700a7b9a <Udma_chConfigTx+0x16a> @ imm = #-0x2
700a7b9a: a802         	add	r0, sp, #0x8
700a7b9c: 4669         	mov	r1, sp
700a7b9e: f04f 32ff    	mov.w	r2, #0xffffffff
700a7ba2: f00b fab5    	bl	0x700b3110 <Sciclient_rmUdmapTxChCfg> @ imm = #0xb56a
700a7ba6: 900d         	str	r0, [sp, #0x34]
700a7ba8: 980d         	ldr	r0, [sp, #0x34]
700a7baa: b108         	cbz	r0, 0x700a7bb0 <Udma_chConfigTx+0x180> @ imm = #0x2
700a7bac: e7ff         	b	0x700a7bae <Udma_chConfigTx+0x17e> @ imm = #-0x2
700a7bae: e7ff         	b	0x700a7bb0 <Udma_chConfigTx+0x180> @ imm = #-0x2
700a7bb0: 980b         	ldr	r0, [sp, #0x2c]
700a7bb2: f500 70f2    	add.w	r0, r0, #0x1e4
700a7bb6: 990e         	ldr	r1, [sp, #0x38]
700a7bb8: 2212         	movs	r2, #0x12
700a7bba: f7fa e920    	blx	0x700a1dfc <__aeabi_memcpy8> @ imm = #-0x5dc0
700a7bbe: e7ff         	b	0x700a7bc0 <Udma_chConfigTx+0x190> @ imm = #-0x2
700a7bc0: 980d         	ldr	r0, [sp, #0x34]
700a7bc2: b010         	add	sp, #0x40
700a7bc4: bd80         	pop	{r7, pc}
		...
700a7bce: 0000         	movs	r0, r0

700a7bd0 <Sciclient_rmIrqDeleteRoute>:
700a7bd0: b580         	push	{r7, lr}
700a7bd2: b090         	sub	sp, #0x40
700a7bd4: 900f         	str	r0, [sp, #0x3c]
700a7bd6: f88d 103b    	strb.w	r1, [sp, #0x3b]
700a7bda: 2000         	movs	r0, #0x0
700a7bdc: 900d         	str	r0, [sp, #0x34]
700a7bde: 9002         	str	r0, [sp, #0x8]
700a7be0: 9001         	str	r0, [sp, #0x4]
700a7be2: f8ad 0032    	strh.w	r0, [sp, #0x32]
700a7be6: e7ff         	b	0x700a7be8 <Sciclient_rmIrqDeleteRoute+0x18> @ imm = #-0x2
700a7be8: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7bec: 9000         	str	r0, [sp]
700a7bee: f00d ffd7    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0xdfae
700a7bf2: 4601         	mov	r1, r0
700a7bf4: 9800         	ldr	r0, [sp]
700a7bf6: 4288         	cmp	r0, r1
700a7bf8: f280 80ac    	bge.w	0x700a7d54 <Sciclient_rmIrqDeleteRoute+0x184> @ imm = #0x158
700a7bfc: e7ff         	b	0x700a7bfe <Sciclient_rmIrqDeleteRoute+0x2e> @ imm = #-0x2
700a7bfe: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7c02: f00d fc25    	bl	0x700b5450 <Sciclient_rmPsGetIrqNode> @ imm = #0xd84a
700a7c06: 900b         	str	r0, [sp, #0x2c]
700a7c08: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7c0c: f00c fa68    	bl	0x700b40e0 <Sciclient_rmPsGetInp> @ imm = #0xc4d0
700a7c10: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a7c14: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7c18: f00c fa82    	bl	0x700b4120 <Sciclient_rmPsGetOutp> @ imm = #0xc504
700a7c1c: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a7c20: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7c24: 2800         	cmp	r0, #0x0
700a7c26: d156         	bne	0x700a7cd6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0xac
700a7c28: e7ff         	b	0x700a7c2a <Sciclient_rmIrqDeleteRoute+0x5a> @ imm = #-0x2
700a7c2a: 980b         	ldr	r0, [sp, #0x2c]
700a7c2c: 8800         	ldrh	r0, [r0]
700a7c2e: f00c ff87    	bl	0x700b4b40 <Sciclient_rmIaIsIa> @ imm = #0xcf0e
700a7c32: 2800         	cmp	r0, #0x0
700a7c34: d04f         	beq	0x700a7cd6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0x9e
700a7c36: e7ff         	b	0x700a7c38 <Sciclient_rmIrqDeleteRoute+0x68> @ imm = #-0x2
700a7c38: f89d 003b    	ldrb.w	r0, [sp, #0x3b]
700a7c3c: 07c0         	lsls	r0, r0, #0x1f
700a7c3e: 2800         	cmp	r0, #0x0
700a7c40: d049         	beq	0x700a7cd6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0x92
700a7c42: e7ff         	b	0x700a7c44 <Sciclient_rmIrqDeleteRoute+0x74> @ imm = #-0x2
700a7c44: 203c         	movs	r0, #0x3c
700a7c46: f2c8 0000    	movt	r0, #0x8000
700a7c4a: 9005         	str	r0, [sp, #0x14]
700a7c4c: 980f         	ldr	r0, [sp, #0x3c]
700a7c4e: 7900         	ldrb	r0, [r0, #0x4]
700a7c50: f88d 0027    	strb.w	r0, [sp, #0x27]
700a7c54: 980f         	ldr	r0, [sp, #0x3c]
700a7c56: 88c0         	ldrh	r0, [r0, #0x6]
700a7c58: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7c5c: 980f         	ldr	r0, [sp, #0x3c]
700a7c5e: 8900         	ldrh	r0, [r0, #0x8]
700a7c60: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7c64: 980f         	ldr	r0, [sp, #0x3c]
700a7c66: 8a00         	ldrh	r0, [r0, #0x10]
700a7c68: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a7c6c: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a7c70: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a7c74: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a7c78: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a7c7c: 980f         	ldr	r0, [sp, #0x3c]
700a7c7e: 7d00         	ldrb	r0, [r0, #0x14]
700a7c80: f88d 0026    	strb.w	r0, [sp, #0x26]
700a7c84: a803         	add	r0, sp, #0xc
700a7c86: f04f 31ff    	mov.w	r1, #0xffffffff
700a7c8a: f00b fac9    	bl	0x700b3220 <Sciclient_rmIrqReleaseRaw> @ imm = #0xb592
700a7c8e: 900d         	str	r0, [sp, #0x34]
700a7c90: 980d         	ldr	r0, [sp, #0x34]
700a7c92: b9f8         	cbnz	r0, 0x700a7cd4 <Sciclient_rmIrqDeleteRoute+0x104> @ imm = #0x3e
700a7c94: e7ff         	b	0x700a7c96 <Sciclient_rmIrqDeleteRoute+0xc6> @ imm = #-0x2
700a7c96: 980b         	ldr	r0, [sp, #0x2c]
700a7c98: 8800         	ldrh	r0, [r0]
700a7c9a: f00a ff69    	bl	0x700b2b70 <Sciclient_rmIaGetInst> @ imm = #0xaed2
700a7c9e: 9002         	str	r0, [sp, #0x8]
700a7ca0: 9802         	ldr	r0, [sp, #0x8]
700a7ca2: b1b0         	cbz	r0, 0x700a7cd2 <Sciclient_rmIrqDeleteRoute+0x102> @ imm = #0x2c
700a7ca4: e7ff         	b	0x700a7ca6 <Sciclient_rmIrqDeleteRoute+0xd6> @ imm = #-0x2
700a7ca6: 9802         	ldr	r0, [sp, #0x8]
700a7ca8: 6901         	ldr	r1, [r0, #0x10]
700a7caa: f8bd 2028    	ldrh.w	r2, [sp, #0x28]
700a7cae: 5c88         	ldrb	r0, [r1, r2]
700a7cb0: 3801         	subs	r0, #0x1
700a7cb2: 5488         	strb	r0, [r1, r2]
700a7cb4: 9a02         	ldr	r2, [sp, #0x8]
700a7cb6: 8a90         	ldrh	r0, [r2, #0x14]
700a7cb8: f8bd 102a    	ldrh.w	r1, [sp, #0x2a]
700a7cbc: 8912         	ldrh	r2, [r2, #0x8]
700a7cbe: 1a89         	subs	r1, r1, r2
700a7cc0: 4288         	cmp	r0, r1
700a7cc2: d105         	bne	0x700a7cd0 <Sciclient_rmIrqDeleteRoute+0x100> @ imm = #0xa
700a7cc4: e7ff         	b	0x700a7cc6 <Sciclient_rmIrqDeleteRoute+0xf6> @ imm = #-0x2
700a7cc6: 9902         	ldr	r1, [sp, #0x8]
700a7cc8: f64f 70ff    	movw	r0, #0xffff
700a7ccc: 8288         	strh	r0, [r1, #0x14]
700a7cce: e7ff         	b	0x700a7cd0 <Sciclient_rmIrqDeleteRoute+0x100> @ imm = #-0x2
700a7cd0: e7ff         	b	0x700a7cd2 <Sciclient_rmIrqDeleteRoute+0x102> @ imm = #-0x2
700a7cd2: e7ff         	b	0x700a7cd4 <Sciclient_rmIrqDeleteRoute+0x104> @ imm = #-0x2
700a7cd4: e7ff         	b	0x700a7cd6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #-0x2
700a7cd6: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7cda: b3a0         	cbz	r0, 0x700a7d46 <Sciclient_rmIrqDeleteRoute+0x176> @ imm = #0x68
700a7cdc: e7ff         	b	0x700a7cde <Sciclient_rmIrqDeleteRoute+0x10e> @ imm = #-0x2
700a7cde: 2003         	movs	r0, #0x3
700a7ce0: f2c8 0000    	movt	r0, #0x8000
700a7ce4: 9005         	str	r0, [sp, #0x14]
700a7ce6: 980f         	ldr	r0, [sp, #0x3c]
700a7ce8: 7900         	ldrb	r0, [r0, #0x4]
700a7cea: f88d 0027    	strb.w	r0, [sp, #0x27]
700a7cee: 980b         	ldr	r0, [sp, #0x2c]
700a7cf0: 8800         	ldrh	r0, [r0]
700a7cf2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7cf6: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a7cfa: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7cfe: 980b         	ldr	r0, [sp, #0x2c]
700a7d00: 8800         	ldrh	r0, [r0]
700a7d02: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a7d06: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a7d0a: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a7d0e: a803         	add	r0, sp, #0xc
700a7d10: f04f 31ff    	mov.w	r1, #0xffffffff
700a7d14: f00b fa84    	bl	0x700b3220 <Sciclient_rmIrqReleaseRaw> @ imm = #0xb508
700a7d18: 900d         	str	r0, [sp, #0x34]
700a7d1a: 980d         	ldr	r0, [sp, #0x34]
700a7d1c: b990         	cbnz	r0, 0x700a7d44 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #0x24
700a7d1e: e7ff         	b	0x700a7d20 <Sciclient_rmIrqDeleteRoute+0x150> @ imm = #-0x2
700a7d20: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a7d24: b970         	cbnz	r0, 0x700a7d44 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #0x1c
700a7d26: e7ff         	b	0x700a7d28 <Sciclient_rmIrqDeleteRoute+0x158> @ imm = #-0x2
700a7d28: 980b         	ldr	r0, [sp, #0x2c]
700a7d2a: 8800         	ldrh	r0, [r0]
700a7d2c: f00a faa8    	bl	0x700b2280 <Sciclient_rmIrGetInst> @ imm = #0xa550
700a7d30: 9001         	str	r0, [sp, #0x4]
700a7d32: 9801         	ldr	r0, [sp, #0x4]
700a7d34: b128         	cbz	r0, 0x700a7d42 <Sciclient_rmIrqDeleteRoute+0x172> @ imm = #0xa
700a7d36: e7ff         	b	0x700a7d38 <Sciclient_rmIrqDeleteRoute+0x168> @ imm = #-0x2
700a7d38: 9901         	ldr	r1, [sp, #0x4]
700a7d3a: f64f 70ff    	movw	r0, #0xffff
700a7d3e: 8188         	strh	r0, [r1, #0xc]
700a7d40: e7ff         	b	0x700a7d42 <Sciclient_rmIrqDeleteRoute+0x172> @ imm = #-0x2
700a7d42: e7ff         	b	0x700a7d44 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #-0x2
700a7d44: e7ff         	b	0x700a7d46 <Sciclient_rmIrqDeleteRoute+0x176> @ imm = #-0x2
700a7d46: e7ff         	b	0x700a7d48 <Sciclient_rmIrqDeleteRoute+0x178> @ imm = #-0x2
700a7d48: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7d4c: 3001         	adds	r0, #0x1
700a7d4e: f8ad 0032    	strh.w	r0, [sp, #0x32]
700a7d52: e749         	b	0x700a7be8 <Sciclient_rmIrqDeleteRoute+0x18> @ imm = #-0x16e
700a7d54: 980d         	ldr	r0, [sp, #0x34]
700a7d56: b010         	add	sp, #0x40
700a7d58: bd80         	pop	{r7, pc}
700a7d5a: 0000         	movs	r0, r0
700a7d5c: 0000         	movs	r0, r0
700a7d5e: 0000         	movs	r0, r0

700a7d60 <Sciclient_rmProgramInterruptRoute>:
700a7d60: b580         	push	{r7, lr}
700a7d62: b08e         	sub	sp, #0x38
700a7d64: 900d         	str	r0, [sp, #0x34]
700a7d66: 910c         	str	r1, [sp, #0x30]
700a7d68: 920b         	str	r2, [sp, #0x2c]
700a7d6a: 2000         	movs	r0, #0x0
700a7d6c: 9001         	str	r0, [sp, #0x4]
700a7d6e: 900a         	str	r0, [sp, #0x28]
700a7d70: f44f 5180    	mov.w	r1, #0x1000
700a7d74: f8ad 1026    	strh.w	r1, [sp, #0x26]
700a7d78: 9008         	str	r0, [sp, #0x20]
700a7d7a: 9007         	str	r0, [sp, #0x1c]
700a7d7c: 9006         	str	r0, [sp, #0x18]
700a7d7e: 9005         	str	r0, [sp, #0x14]
700a7d80: 9004         	str	r0, [sp, #0x10]
700a7d82: 9003         	str	r0, [sp, #0xc]
700a7d84: 9002         	str	r0, [sp, #0x8]
700a7d86: 980d         	ldr	r0, [sp, #0x34]
700a7d88: b118         	cbz	r0, 0x700a7d92 <Sciclient_rmProgramInterruptRoute+0x32> @ imm = #0x6
700a7d8a: e7ff         	b	0x700a7d8c <Sciclient_rmProgramInterruptRoute+0x2c> @ imm = #-0x2
700a7d8c: 980c         	ldr	r0, [sp, #0x30]
700a7d8e: b920         	cbnz	r0, 0x700a7d9a <Sciclient_rmProgramInterruptRoute+0x3a> @ imm = #0x8
700a7d90: e7ff         	b	0x700a7d92 <Sciclient_rmProgramInterruptRoute+0x32> @ imm = #-0x2
700a7d92: f06f 0001    	mvn	r0, #0x1
700a7d96: 900a         	str	r0, [sp, #0x28]
700a7d98: e7ff         	b	0x700a7d9a <Sciclient_rmProgramInterruptRoute+0x3a> @ imm = #-0x2
700a7d9a: 980a         	ldr	r0, [sp, #0x28]
700a7d9c: b968         	cbnz	r0, 0x700a7dba <Sciclient_rmProgramInterruptRoute+0x5a> @ imm = #0x1a
700a7d9e: e7ff         	b	0x700a7da0 <Sciclient_rmProgramInterruptRoute+0x40> @ imm = #-0x2
700a7da0: 980d         	ldr	r0, [sp, #0x34]
700a7da2: 6880         	ldr	r0, [r0, #0x8]
700a7da4: f04f 4100    	mov.w	r1, #0x80000000
700a7da8: f00c ffea    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0xcfd4
700a7dac: b128         	cbz	r0, 0x700a7dba <Sciclient_rmProgramInterruptRoute+0x5a> @ imm = #0xa
700a7dae: e7ff         	b	0x700a7db0 <Sciclient_rmProgramInterruptRoute+0x50> @ imm = #-0x2
700a7db0: 980d         	ldr	r0, [sp, #0x34]
700a7db2: 7ec0         	ldrb	r0, [r0, #0x1b]
700a7db4: f88d 0025    	strb.w	r0, [sp, #0x25]
700a7db8: e00f         	b	0x700a7dda <Sciclient_rmProgramInterruptRoute+0x7a> @ imm = #0x1e
700a7dba: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a7dbe: f005 fd9f    	bl	0x700ad900 <Sciclient_getCurrentContext> @ imm = #0x5b3e
700a7dc2: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a7dc6: f247 4040    	movw	r0, #0x7440
700a7dca: f2c7 000b    	movt	r0, #0x700b
700a7dce: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a7dd2: 6840         	ldr	r0, [r0, #0x4]
700a7dd4: f88d 0025    	strb.w	r0, [sp, #0x25]
700a7dd8: e7ff         	b	0x700a7dda <Sciclient_rmProgramInterruptRoute+0x7a> @ imm = #-0x2
700a7dda: 980a         	ldr	r0, [sp, #0x28]
700a7ddc: b960         	cbnz	r0, 0x700a7df8 <Sciclient_rmProgramInterruptRoute+0x98> @ imm = #0x18
700a7dde: e7ff         	b	0x700a7de0 <Sciclient_rmProgramInterruptRoute+0x80> @ imm = #-0x2
700a7de0: 980d         	ldr	r0, [sp, #0x34]
700a7de2: 6880         	ldr	r0, [r0, #0x8]
700a7de4: 2104         	movs	r1, #0x4
700a7de6: f00c ffcb    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0xcf96
700a7dea: b128         	cbz	r0, 0x700a7df8 <Sciclient_rmProgramInterruptRoute+0x98> @ imm = #0xa
700a7dec: e7ff         	b	0x700a7dee <Sciclient_rmProgramInterruptRoute+0x8e> @ imm = #-0x2
700a7dee: 980d         	ldr	r0, [sp, #0x34]
700a7df0: 8a80         	ldrh	r0, [r0, #0x14]
700a7df2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7df6: e003         	b	0x700a7e00 <Sciclient_rmProgramInterruptRoute+0xa0> @ imm = #0x6
700a7df8: 20ff         	movs	r0, #0xff
700a7dfa: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7dfe: e7ff         	b	0x700a7e00 <Sciclient_rmProgramInterruptRoute+0xa0> @ imm = #-0x2
700a7e00: 980a         	ldr	r0, [sp, #0x28]
700a7e02: 2800         	cmp	r0, #0x0
700a7e04: d16e         	bne	0x700a7ee4 <Sciclient_rmProgramInterruptRoute+0x184> @ imm = #0xdc
700a7e06: e7ff         	b	0x700a7e08 <Sciclient_rmProgramInterruptRoute+0xa8> @ imm = #-0x2
700a7e08: 980d         	ldr	r0, [sp, #0x34]
700a7e0a: 6880         	ldr	r0, [r0, #0x8]
700a7e0c: 9002         	str	r0, [sp, #0x8]
700a7e0e: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a7e12: f88d 000c    	strb.w	r0, [sp, #0xc]
700a7e16: 980d         	ldr	r0, [sp, #0x34]
700a7e18: 8980         	ldrh	r0, [r0, #0xc]
700a7e1a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a7e1e: 980d         	ldr	r0, [sp, #0x34]
700a7e20: 89c0         	ldrh	r0, [r0, #0xe]
700a7e22: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a7e26: 980d         	ldr	r0, [sp, #0x34]
700a7e28: 8a00         	ldrh	r0, [r0, #0x10]
700a7e2a: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a7e2e: 980d         	ldr	r0, [sp, #0x34]
700a7e30: 8a40         	ldrh	r0, [r0, #0x12]
700a7e32: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a7e36: 980d         	ldr	r0, [sp, #0x34]
700a7e38: 8b00         	ldrh	r0, [r0, #0x18]
700a7e3a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a7e3e: 980d         	ldr	r0, [sp, #0x34]
700a7e40: 8ac0         	ldrh	r0, [r0, #0x16]
700a7e42: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7e46: 980d         	ldr	r0, [sp, #0x34]
700a7e48: 7e80         	ldrb	r0, [r0, #0x1a]
700a7e4a: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a7e4e: 980c         	ldr	r0, [sp, #0x30]
700a7e50: 9008         	str	r0, [sp, #0x20]
700a7e52: 9802         	ldr	r0, [sp, #0x8]
700a7e54: f00a f85c    	bl	0x700b1f10 <Sciclient_rmIrqCfgIsDirectNonEvent> @ imm = #0xa0b8
700a7e58: b1c8         	cbz	r0, 0x700a7e8e <Sciclient_rmProgramInterruptRoute+0x12e> @ imm = #0x32
700a7e5a: e7ff         	b	0x700a7e5c <Sciclient_rmProgramInterruptRoute+0xfc> @ imm = #-0x2
700a7e5c: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a7e60: f00c fe6e    	bl	0x700b4b40 <Sciclient_rmIaIsIa> @ imm = #0xccdc
700a7e64: b128         	cbz	r0, 0x700a7e72 <Sciclient_rmProgramInterruptRoute+0x112> @ imm = #0xa
700a7e66: e7ff         	b	0x700a7e68 <Sciclient_rmProgramInterruptRoute+0x108> @ imm = #-0x2
700a7e68: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a7e6c: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7e70: e7ff         	b	0x700a7e72 <Sciclient_rmProgramInterruptRoute+0x112> @ imm = #-0x2
700a7e72: a802         	add	r0, sp, #0x8
700a7e74: f7fd f8fc    	bl	0x700a5070 <Sciclient_rmIrqFindRoute> @ imm = #-0x2e08
700a7e78: 900a         	str	r0, [sp, #0x28]
700a7e7a: 980a         	ldr	r0, [sp, #0x28]
700a7e7c: b930         	cbnz	r0, 0x700a7e8c <Sciclient_rmProgramInterruptRoute+0x12c> @ imm = #0xc
700a7e7e: e7ff         	b	0x700a7e80 <Sciclient_rmProgramInterruptRoute+0x120> @ imm = #-0x2
700a7e80: a802         	add	r0, sp, #0x8
700a7e82: 2100         	movs	r1, #0x0
700a7e84: f000 f8fc    	bl	0x700a8080 <Sciclient_rmIrqProgramRoute> @ imm = #0x1f8
700a7e88: 900a         	str	r0, [sp, #0x28]
700a7e8a: e7ff         	b	0x700a7e8c <Sciclient_rmProgramInterruptRoute+0x12c> @ imm = #-0x2
700a7e8c: e029         	b	0x700a7ee2 <Sciclient_rmProgramInterruptRoute+0x182> @ imm = #0x52
700a7e8e: 9802         	ldr	r0, [sp, #0x8]
700a7e90: f00a f806    	bl	0x700b1ea0 <Sciclient_rmIrqCfgIsDirectEvent> @ imm = #0xa00c
700a7e94: b928         	cbnz	r0, 0x700a7ea2 <Sciclient_rmProgramInterruptRoute+0x142> @ imm = #0xa
700a7e96: e7ff         	b	0x700a7e98 <Sciclient_rmProgramInterruptRoute+0x138> @ imm = #-0x2
700a7e98: 9802         	ldr	r0, [sp, #0x8]
700a7e9a: f00a f871    	bl	0x700b1f80 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0xa0e2
700a7e9e: b128         	cbz	r0, 0x700a7eac <Sciclient_rmProgramInterruptRoute+0x14c> @ imm = #0xa
700a7ea0: e7ff         	b	0x700a7ea2 <Sciclient_rmProgramInterruptRoute+0x142> @ imm = #-0x2
700a7ea2: a802         	add	r0, sp, #0x8
700a7ea4: f003 fb84    	bl	0x700ab5b0 <Sciclient_rmIrqVintAdd> @ imm = #0x3708
700a7ea8: 900a         	str	r0, [sp, #0x28]
700a7eaa: e019         	b	0x700a7ee0 <Sciclient_rmProgramInterruptRoute+0x180> @ imm = #0x32
700a7eac: 9802         	ldr	r0, [sp, #0x8]
700a7eae: f00a f8d7    	bl	0x700b2060 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent> @ imm = #0xa1ae
700a7eb2: b128         	cbz	r0, 0x700a7ec0 <Sciclient_rmProgramInterruptRoute+0x160> @ imm = #0xa
700a7eb4: e7ff         	b	0x700a7eb6 <Sciclient_rmProgramInterruptRoute+0x156> @ imm = #-0x2
700a7eb6: a802         	add	r0, sp, #0x8
700a7eb8: f00b fad2    	bl	0x700b3460 <Sciclient_rmUnmappedVintRouteCreate> @ imm = #0xb5a4
700a7ebc: 900a         	str	r0, [sp, #0x28]
700a7ebe: e00e         	b	0x700a7ede <Sciclient_rmProgramInterruptRoute+0x17e> @ imm = #0x1c
700a7ec0: 9802         	ldr	r0, [sp, #0x8]
700a7ec2: f00a f895    	bl	0x700b1ff0 <Sciclient_rmIrqCfgIsOesOnly> @ imm = #0xa12a
700a7ec6: b128         	cbz	r0, 0x700a7ed4 <Sciclient_rmProgramInterruptRoute+0x174> @ imm = #0xa
700a7ec8: e7ff         	b	0x700a7eca <Sciclient_rmProgramInterruptRoute+0x16a> @ imm = #-0x2
700a7eca: a802         	add	r0, sp, #0x8
700a7ecc: f00c f8c8    	bl	0x700b4060 <Sciclient_rmIrqProgramOesRegister> @ imm = #0xc190
700a7ed0: 900a         	str	r0, [sp, #0x28]
700a7ed2: e003         	b	0x700a7edc <Sciclient_rmProgramInterruptRoute+0x17c> @ imm = #0x6
700a7ed4: f06f 0001    	mvn	r0, #0x1
700a7ed8: 900a         	str	r0, [sp, #0x28]
700a7eda: e7ff         	b	0x700a7edc <Sciclient_rmProgramInterruptRoute+0x17c> @ imm = #-0x2
700a7edc: e7ff         	b	0x700a7ede <Sciclient_rmProgramInterruptRoute+0x17e> @ imm = #-0x2
700a7ede: e7ff         	b	0x700a7ee0 <Sciclient_rmProgramInterruptRoute+0x180> @ imm = #-0x2
700a7ee0: e7ff         	b	0x700a7ee2 <Sciclient_rmProgramInterruptRoute+0x182> @ imm = #-0x2
700a7ee2: e7ff         	b	0x700a7ee4 <Sciclient_rmProgramInterruptRoute+0x184> @ imm = #-0x2
700a7ee4: 980a         	ldr	r0, [sp, #0x28]
700a7ee6: b00e         	add	sp, #0x38
700a7ee8: bd80         	pop	{r7, pc}
700a7eea: 0000         	movs	r0, r0
700a7eec: 0000         	movs	r0, r0
700a7eee: 0000         	movs	r0, r0

700a7ef0 <PMU_init>:
700a7ef0: b580         	push	{r7, lr}
700a7ef2: b08a         	sub	sp, #0x28
700a7ef4: 9009         	str	r0, [sp, #0x24]
700a7ef6: f248 2000    	movw	r0, #0x8200
700a7efa: f2c7 0008    	movt	r0, #0x7008
700a7efe: 9003         	str	r0, [sp, #0xc]
700a7f00: f640 510c    	movw	r1, #0xd0c
700a7f04: f7f9 e936    	blx	0x700a1174 <__aeabi_memclr8> @ imm = #-0x6d94
700a7f08: 9a03         	ldr	r2, [sp, #0xc]
700a7f0a: 2000         	movs	r0, #0x0
700a7f0c: 9004         	str	r0, [sp, #0x10]
700a7f0e: 6010         	str	r0, [r2]
700a7f10: 9909         	ldr	r1, [sp, #0x24]
700a7f12: 6809         	ldr	r1, [r1]
700a7f14: 6051         	str	r1, [r2, #0x4]
700a7f16: 9909         	ldr	r1, [sp, #0x24]
700a7f18: 6849         	ldr	r1, [r1, #0x4]
700a7f1a: 2904         	cmp	r1, #0x4
700a7f1c: bf38         	it	lo
700a7f1e: 2001         	movlo	r0, #0x1
700a7f20: f647 61eb    	movw	r1, #0x7eeb
700a7f24: f2c7 010b    	movt	r1, #0x700b
700a7f28: 466a         	mov	r2, sp
700a7f2a: 6011         	str	r1, [r2]
700a7f2c: f248 2121    	movw	r1, #0x8221
700a7f30: f2c7 010b    	movt	r1, #0x700b
700a7f34: f248 223f    	movw	r2, #0x823f
700a7f38: f2c7 020b    	movt	r2, #0x700b
700a7f3c: 236e         	movs	r3, #0x6e
700a7f3e: f009 f9c7    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x938e
700a7f42: 9a03         	ldr	r2, [sp, #0xc]
700a7f44: 9804         	ldr	r0, [sp, #0x10]
700a7f46: 9909         	ldr	r1, [sp, #0x24]
700a7f48: 6849         	ldr	r1, [r1, #0x4]
700a7f4a: 6091         	str	r1, [r2, #0x8]
700a7f4c: 9008         	str	r0, [sp, #0x20]
700a7f4e: e7ff         	b	0x700a7f50 <PMU_init+0x60> @ imm = #-0x2
700a7f50: 9808         	ldr	r0, [sp, #0x20]
700a7f52: 283f         	cmp	r0, #0x3f
700a7f54: d833         	bhi	0x700a7fbe <PMU_init+0xce> @ imm = #0x66
700a7f56: e7ff         	b	0x700a7f58 <PMU_init+0x68> @ imm = #-0x2
700a7f58: 9808         	ldr	r0, [sp, #0x20]
700a7f5a: f248 2200    	movw	r2, #0x8200
700a7f5e: f2c7 0208    	movt	r2, #0x7008
700a7f62: 2134         	movs	r1, #0x34
700a7f64: fb00 2001    	mla	r0, r0, r1, r2
700a7f68: 300c         	adds	r0, #0xc
700a7f6a: 9006         	str	r0, [sp, #0x18]
700a7f6c: 2000         	movs	r0, #0x0
700a7f6e: 9007         	str	r0, [sp, #0x1c]
700a7f70: e7ff         	b	0x700a7f72 <PMU_init+0x82> @ imm = #-0x2
700a7f72: 9807         	ldr	r0, [sp, #0x1c]
700a7f74: 9909         	ldr	r1, [sp, #0x24]
700a7f76: 6849         	ldr	r1, [r1, #0x4]
700a7f78: 4288         	cmp	r0, r1
700a7f7a: d21b         	bhs	0x700a7fb4 <PMU_init+0xc4> @ imm = #0x36
700a7f7c: e7ff         	b	0x700a7f7e <PMU_init+0x8e> @ imm = #-0x2
700a7f7e: 9809         	ldr	r0, [sp, #0x24]
700a7f80: 6880         	ldr	r0, [r0, #0x8]
700a7f82: 9a07         	ldr	r2, [sp, #0x1c]
700a7f84: eb00 00c2    	add.w	r0, r0, r2, lsl #3
700a7f88: 6840         	ldr	r0, [r0, #0x4]
700a7f8a: 9906         	ldr	r1, [sp, #0x18]
700a7f8c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700a7f90: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a7f94: 9809         	ldr	r0, [sp, #0x24]
700a7f96: 6880         	ldr	r0, [r0, #0x8]
700a7f98: 9a07         	ldr	r2, [sp, #0x1c]
700a7f9a: f850 0032    	ldr.w	r0, [r0, r2, lsl #3]
700a7f9e: 9906         	ldr	r1, [sp, #0x18]
700a7fa0: eb02 0242    	add.w	r2, r2, r2, lsl #1
700a7fa4: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a7fa8: 6048         	str	r0, [r1, #0x4]
700a7faa: e7ff         	b	0x700a7fac <PMU_init+0xbc> @ imm = #-0x2
700a7fac: 9807         	ldr	r0, [sp, #0x1c]
700a7fae: 3001         	adds	r0, #0x1
700a7fb0: 9007         	str	r0, [sp, #0x1c]
700a7fb2: e7de         	b	0x700a7f72 <PMU_init+0x82> @ imm = #-0x44
700a7fb4: e7ff         	b	0x700a7fb6 <PMU_init+0xc6> @ imm = #-0x2
700a7fb6: 9808         	ldr	r0, [sp, #0x20]
700a7fb8: 3001         	adds	r0, #0x1
700a7fba: 9008         	str	r0, [sp, #0x20]
700a7fbc: e7c8         	b	0x700a7f50 <PMU_init+0x60> @ imm = #-0x70
700a7fbe: f001 eaa6    	blx	0x700a950c <CSL_armR5PmuGetNumCntrs> @ imm = #0x154c
700a7fc2: 9005         	str	r0, [sp, #0x14]
700a7fc4: 9805         	ldr	r0, [sp, #0x14]
700a7fc6: 9909         	ldr	r1, [sp, #0x24]
700a7fc8: 6849         	ldr	r1, [r1, #0x4]
700a7fca: 1a40         	subs	r0, r0, r1
700a7fcc: fab0 f080    	clz	r0, r0
700a7fd0: 0940         	lsrs	r0, r0, #0x5
700a7fd2: f647 516b    	movw	r1, #0x7d6b
700a7fd6: f2c7 010b    	movt	r1, #0x700b
700a7fda: 466a         	mov	r2, sp
700a7fdc: 6011         	str	r1, [r2]
700a7fde: f248 2121    	movw	r1, #0x8221
700a7fe2: f2c7 010b    	movt	r1, #0x700b
700a7fe6: f248 223f    	movw	r2, #0x823f
700a7fea: f2c7 020b    	movt	r2, #0x700b
700a7fee: 237d         	movs	r3, #0x7d
700a7ff0: f009 f96e    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x92dc
700a7ff4: 2100         	movs	r1, #0x0
700a7ff6: 9102         	str	r1, [sp, #0x8]
700a7ff8: 2201         	movs	r2, #0x1
700a7ffa: 4608         	mov	r0, r1
700a7ffc: f001 ea58    	blx	0x700a94b0 <CSL_armR5PmuCfg> @ imm = #0x14b0
700a8000: 9802         	ldr	r0, [sp, #0x8]
700a8002: 9008         	str	r0, [sp, #0x20]
700a8004: e7ff         	b	0x700a8006 <PMU_init+0x116> @ imm = #-0x2
700a8006: 9808         	ldr	r0, [sp, #0x20]
700a8008: 9909         	ldr	r1, [sp, #0x24]
700a800a: 6849         	ldr	r1, [r1, #0x4]
700a800c: 4288         	cmp	r0, r1
700a800e: d20c         	bhs	0x700a802a <PMU_init+0x13a> @ imm = #0x18
700a8010: e7ff         	b	0x700a8012 <PMU_init+0x122> @ imm = #-0x2
700a8012: 9808         	ldr	r0, [sp, #0x20]
700a8014: 9909         	ldr	r1, [sp, #0x24]
700a8016: 6889         	ldr	r1, [r1, #0x8]
700a8018: f811 1030    	ldrb.w	r1, [r1, r0, lsl #3]
700a801c: f001 ea7e    	blx	0x700a951c <CSL_armR5PmuCfgCntr> @ imm = #0x14fc
700a8020: e7ff         	b	0x700a8022 <PMU_init+0x132> @ imm = #-0x2
700a8022: 9808         	ldr	r0, [sp, #0x20]
700a8024: 3001         	adds	r0, #0x1
700a8026: 9008         	str	r0, [sp, #0x20]
700a8028: e7ed         	b	0x700a8006 <PMU_init+0x116> @ imm = #-0x26
700a802a: 2000         	movs	r0, #0x0
700a802c: 9008         	str	r0, [sp, #0x20]
700a802e: e7ff         	b	0x700a8030 <PMU_init+0x140> @ imm = #-0x2
700a8030: 9808         	ldr	r0, [sp, #0x20]
700a8032: 9909         	ldr	r1, [sp, #0x24]
700a8034: 6849         	ldr	r1, [r1, #0x4]
700a8036: 4288         	cmp	r0, r1
700a8038: d209         	bhs	0x700a804e <PMU_init+0x15e> @ imm = #0x12
700a803a: e7ff         	b	0x700a803c <PMU_init+0x14c> @ imm = #-0x2
700a803c: 9808         	ldr	r0, [sp, #0x20]
700a803e: 2100         	movs	r1, #0x0
700a8040: f001 ea78    	blx	0x700a9534 <CSL_armR5PmuEnableCntrOverflowIntr> @ imm = #0x14f0
700a8044: e7ff         	b	0x700a8046 <PMU_init+0x156> @ imm = #-0x2
700a8046: 9808         	ldr	r0, [sp, #0x20]
700a8048: 3001         	adds	r0, #0x1
700a804a: 9008         	str	r0, [sp, #0x20]
700a804c: e7f0         	b	0x700a8030 <PMU_init+0x140> @ imm = #-0x20
700a804e: 9809         	ldr	r0, [sp, #0x24]
700a8050: 6800         	ldr	r0, [r0]
700a8052: 2801         	cmp	r0, #0x1
700a8054: d105         	bne	0x700a8062 <PMU_init+0x172> @ imm = #0xa
700a8056: e7ff         	b	0x700a8058 <PMU_init+0x168> @ imm = #-0x2
700a8058: 201f         	movs	r0, #0x1f
700a805a: 2100         	movs	r1, #0x0
700a805c: f001 ea6a    	blx	0x700a9534 <CSL_armR5PmuEnableCntrOverflowIntr> @ imm = #0x14d4
700a8060: e7ff         	b	0x700a8062 <PMU_init+0x172> @ imm = #-0x2
700a8062: f001 eac0    	blx	0x700a95e4 <CSL_armR5PmuResetCntrs> @ imm = #0x1580
700a8066: f001 eab6    	blx	0x700a95d4 <CSL_armR5PmuResetCycleCnt> @ imm = #0x156c
700a806a: 9809         	ldr	r0, [sp, #0x24]
700a806c: 6840         	ldr	r0, [r0, #0x4]
700a806e: f00c fab7    	bl	0x700b45e0 <PMU_enableAllCounters> @ imm = #0xc56e
700a8072: 2000         	movs	r0, #0x0
700a8074: b00a         	add	sp, #0x28
700a8076: bd80         	pop	{r7, pc}
		...

700a8080 <Sciclient_rmIrqProgramRoute>:
700a8080: b580         	push	{r7, lr}
700a8082: b092         	sub	sp, #0x48
700a8084: 9011         	str	r0, [sp, #0x44]
700a8086: f88d 1043    	strb.w	r1, [sp, #0x43]
700a808a: 2000         	movs	r0, #0x0
700a808c: 900f         	str	r0, [sp, #0x3c]
700a808e: 9003         	str	r0, [sp, #0xc]
700a8090: 9002         	str	r0, [sp, #0x8]
700a8092: f8ad 003a    	strh.w	r0, [sp, #0x3a]
700a8096: e7ff         	b	0x700a8098 <Sciclient_rmIrqProgramRoute+0x18> @ imm = #-0x2
700a8098: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a809c: 9001         	str	r0, [sp, #0x4]
700a809e: f00d fd7f    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0xdafe
700a80a2: 4601         	mov	r1, r0
700a80a4: 9801         	ldr	r0, [sp, #0x4]
700a80a6: 4288         	cmp	r0, r1
700a80a8: f280 80aa    	bge.w	0x700a8200 <Sciclient_rmIrqProgramRoute+0x180> @ imm = #0x154
700a80ac: e7ff         	b	0x700a80ae <Sciclient_rmIrqProgramRoute+0x2e> @ imm = #-0x2
700a80ae: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a80b2: f00d f9cd    	bl	0x700b5450 <Sciclient_rmPsGetIrqNode> @ imm = #0xd39a
700a80b6: 900d         	str	r0, [sp, #0x34]
700a80b8: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a80bc: f00c f810    	bl	0x700b40e0 <Sciclient_rmPsGetInp> @ imm = #0xc020
700a80c0: 900c         	str	r0, [sp, #0x30]
700a80c2: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a80c6: f00c f82b    	bl	0x700b4120 <Sciclient_rmPsGetOutp> @ imm = #0xc056
700a80ca: 900b         	str	r0, [sp, #0x2c]
700a80cc: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a80d0: 2800         	cmp	r0, #0x0
700a80d2: d154         	bne	0x700a817e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0xa8
700a80d4: e7ff         	b	0x700a80d6 <Sciclient_rmIrqProgramRoute+0x56> @ imm = #-0x2
700a80d6: 980d         	ldr	r0, [sp, #0x34]
700a80d8: 8800         	ldrh	r0, [r0]
700a80da: f00c fd31    	bl	0x700b4b40 <Sciclient_rmIaIsIa> @ imm = #0xca62
700a80de: 2800         	cmp	r0, #0x0
700a80e0: d04d         	beq	0x700a817e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0x9a
700a80e2: e7ff         	b	0x700a80e4 <Sciclient_rmIrqProgramRoute+0x64> @ imm = #-0x2
700a80e4: f89d 0043    	ldrb.w	r0, [sp, #0x43]
700a80e8: 07c0         	lsls	r0, r0, #0x1f
700a80ea: 2800         	cmp	r0, #0x0
700a80ec: d047         	beq	0x700a817e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0x8e
700a80ee: e7ff         	b	0x700a80f0 <Sciclient_rmIrqProgramRoute+0x70> @ imm = #-0x2
700a80f0: 203c         	movs	r0, #0x3c
700a80f2: f2c8 0000    	movt	r0, #0x8000
700a80f6: 9006         	str	r0, [sp, #0x18]
700a80f8: 9811         	ldr	r0, [sp, #0x44]
700a80fa: 7900         	ldrb	r0, [r0, #0x4]
700a80fc: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a8100: 9811         	ldr	r0, [sp, #0x44]
700a8102: 88c0         	ldrh	r0, [r0, #0x6]
700a8104: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a8108: 9811         	ldr	r0, [sp, #0x44]
700a810a: 8900         	ldrh	r0, [r0, #0x8]
700a810c: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a8110: 9811         	ldr	r0, [sp, #0x44]
700a8112: 8a00         	ldrh	r0, [r0, #0x10]
700a8114: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a8118: 980b         	ldr	r0, [sp, #0x2c]
700a811a: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a811e: 980c         	ldr	r0, [sp, #0x30]
700a8120: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a8124: 9811         	ldr	r0, [sp, #0x44]
700a8126: 7d00         	ldrb	r0, [r0, #0x14]
700a8128: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a812c: 9811         	ldr	r0, [sp, #0x44]
700a812e: 6981         	ldr	r1, [r0, #0x18]
700a8130: a804         	add	r0, sp, #0x10
700a8132: f04f 32ff    	mov.w	r2, #0xffffffff
700a8136: f00a fecb    	bl	0x700b2ed0 <Sciclient_rmIrqSetRaw> @ imm = #0xad96
700a813a: 900f         	str	r0, [sp, #0x3c]
700a813c: 980f         	ldr	r0, [sp, #0x3c]
700a813e: b9e8         	cbnz	r0, 0x700a817c <Sciclient_rmIrqProgramRoute+0xfc> @ imm = #0x3a
700a8140: e7ff         	b	0x700a8142 <Sciclient_rmIrqProgramRoute+0xc2> @ imm = #-0x2
700a8142: 980d         	ldr	r0, [sp, #0x34]
700a8144: 8800         	ldrh	r0, [r0]
700a8146: f00a fd13    	bl	0x700b2b70 <Sciclient_rmIaGetInst> @ imm = #0xaa26
700a814a: 9003         	str	r0, [sp, #0xc]
700a814c: 9803         	ldr	r0, [sp, #0xc]
700a814e: b1a0         	cbz	r0, 0x700a817a <Sciclient_rmIrqProgramRoute+0xfa> @ imm = #0x28
700a8150: e7ff         	b	0x700a8152 <Sciclient_rmIrqProgramRoute+0xd2> @ imm = #-0x2
700a8152: 9803         	ldr	r0, [sp, #0xc]
700a8154: 6901         	ldr	r1, [r0, #0x10]
700a8156: 9a0b         	ldr	r2, [sp, #0x2c]
700a8158: 5c88         	ldrb	r0, [r1, r2]
700a815a: 3001         	adds	r0, #0x1
700a815c: 5488         	strb	r0, [r1, r2]
700a815e: 980b         	ldr	r0, [sp, #0x2c]
700a8160: b950         	cbnz	r0, 0x700a8178 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #0x14
700a8162: e7ff         	b	0x700a8164 <Sciclient_rmIrqProgramRoute+0xe4> @ imm = #-0x2
700a8164: 9811         	ldr	r0, [sp, #0x44]
700a8166: 7d00         	ldrb	r0, [r0, #0x14]
700a8168: b930         	cbnz	r0, 0x700a8178 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #0xc
700a816a: e7ff         	b	0x700a816c <Sciclient_rmIrqProgramRoute+0xec> @ imm = #-0x2
700a816c: 980c         	ldr	r0, [sp, #0x30]
700a816e: 9903         	ldr	r1, [sp, #0xc]
700a8170: 890a         	ldrh	r2, [r1, #0x8]
700a8172: 1a80         	subs	r0, r0, r2
700a8174: 8288         	strh	r0, [r1, #0x14]
700a8176: e7ff         	b	0x700a8178 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #-0x2
700a8178: e7ff         	b	0x700a817a <Sciclient_rmIrqProgramRoute+0xfa> @ imm = #-0x2
700a817a: e7ff         	b	0x700a817c <Sciclient_rmIrqProgramRoute+0xfc> @ imm = #-0x2
700a817c: e7ff         	b	0x700a817e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #-0x2
700a817e: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a8182: b390         	cbz	r0, 0x700a81ea <Sciclient_rmIrqProgramRoute+0x16a> @ imm = #0x64
700a8184: e7ff         	b	0x700a8186 <Sciclient_rmIrqProgramRoute+0x106> @ imm = #-0x2
700a8186: 2003         	movs	r0, #0x3
700a8188: f2c8 0000    	movt	r0, #0x8000
700a818c: 9006         	str	r0, [sp, #0x18]
700a818e: 9811         	ldr	r0, [sp, #0x44]
700a8190: 7900         	ldrb	r0, [r0, #0x4]
700a8192: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a8196: 980d         	ldr	r0, [sp, #0x34]
700a8198: 8800         	ldrh	r0, [r0]
700a819a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a819e: 980c         	ldr	r0, [sp, #0x30]
700a81a0: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a81a4: 980d         	ldr	r0, [sp, #0x34]
700a81a6: 8800         	ldrh	r0, [r0]
700a81a8: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a81ac: 980b         	ldr	r0, [sp, #0x2c]
700a81ae: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a81b2: 9811         	ldr	r0, [sp, #0x44]
700a81b4: 6981         	ldr	r1, [r0, #0x18]
700a81b6: a804         	add	r0, sp, #0x10
700a81b8: f04f 32ff    	mov.w	r2, #0xffffffff
700a81bc: f00a fe88    	bl	0x700b2ed0 <Sciclient_rmIrqSetRaw> @ imm = #0xad10
700a81c0: 900f         	str	r0, [sp, #0x3c]
700a81c2: 980f         	ldr	r0, [sp, #0x3c]
700a81c4: b980         	cbnz	r0, 0x700a81e8 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #0x20
700a81c6: e7ff         	b	0x700a81c8 <Sciclient_rmIrqProgramRoute+0x148> @ imm = #-0x2
700a81c8: 980b         	ldr	r0, [sp, #0x2c]
700a81ca: b968         	cbnz	r0, 0x700a81e8 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #0x1a
700a81cc: e7ff         	b	0x700a81ce <Sciclient_rmIrqProgramRoute+0x14e> @ imm = #-0x2
700a81ce: 980d         	ldr	r0, [sp, #0x34]
700a81d0: 8800         	ldrh	r0, [r0]
700a81d2: f00a f855    	bl	0x700b2280 <Sciclient_rmIrGetInst> @ imm = #0xa0aa
700a81d6: 9002         	str	r0, [sp, #0x8]
700a81d8: 9802         	ldr	r0, [sp, #0x8]
700a81da: b120         	cbz	r0, 0x700a81e6 <Sciclient_rmIrqProgramRoute+0x166> @ imm = #0x8
700a81dc: e7ff         	b	0x700a81de <Sciclient_rmIrqProgramRoute+0x15e> @ imm = #-0x2
700a81de: 980b         	ldr	r0, [sp, #0x2c]
700a81e0: 9902         	ldr	r1, [sp, #0x8]
700a81e2: 8188         	strh	r0, [r1, #0xc]
700a81e4: e7ff         	b	0x700a81e6 <Sciclient_rmIrqProgramRoute+0x166> @ imm = #-0x2
700a81e6: e7ff         	b	0x700a81e8 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #-0x2
700a81e8: e7ff         	b	0x700a81ea <Sciclient_rmIrqProgramRoute+0x16a> @ imm = #-0x2
700a81ea: 980f         	ldr	r0, [sp, #0x3c]
700a81ec: b108         	cbz	r0, 0x700a81f2 <Sciclient_rmIrqProgramRoute+0x172> @ imm = #0x2
700a81ee: e7ff         	b	0x700a81f0 <Sciclient_rmIrqProgramRoute+0x170> @ imm = #-0x2
700a81f0: e006         	b	0x700a8200 <Sciclient_rmIrqProgramRoute+0x180> @ imm = #0xc
700a81f2: e7ff         	b	0x700a81f4 <Sciclient_rmIrqProgramRoute+0x174> @ imm = #-0x2
700a81f4: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a81f8: 3001         	adds	r0, #0x1
700a81fa: f8ad 003a    	strh.w	r0, [sp, #0x3a]
700a81fe: e74b         	b	0x700a8098 <Sciclient_rmIrqProgramRoute+0x18> @ imm = #-0x16a
700a8200: 980f         	ldr	r0, [sp, #0x3c]
700a8202: b012         	add	sp, #0x48
700a8204: bd80         	pop	{r7, pc}
		...
700a820e: 0000         	movs	r0, r0

700a8210 <_tx_thread_system_ni_resume>:
700a8210: b580         	push	{r7, lr}
700a8212: b088         	sub	sp, #0x20
700a8214: 9007         	str	r0, [sp, #0x1c]
700a8216: 9807         	ldr	r0, [sp, #0x1c]
700a8218: 6e80         	ldr	r0, [r0, #0x68]
700a821a: b128         	cbz	r0, 0x700a8228 <_tx_thread_system_ni_resume+0x18> @ imm = #0xa
700a821c: e7ff         	b	0x700a821e <_tx_thread_system_ni_resume+0xe> @ imm = #-0x2
700a821e: 9807         	ldr	r0, [sp, #0x1c]
700a8220: 3050         	adds	r0, #0x50
700a8222: f009 fcb5    	bl	0x700b1b90 <_tx_timer_system_deactivate> @ imm = #0x996a
700a8226: e7ff         	b	0x700a8228 <_tx_thread_system_ni_resume+0x18> @ imm = #-0x2
700a8228: 9807         	ldr	r0, [sp, #0x1c]
700a822a: 6b40         	ldr	r0, [r0, #0x34]
700a822c: 2800         	cmp	r0, #0x0
700a822e: f000 808c    	beq.w	0x700a834a <_tx_thread_system_ni_resume+0x13a> @ imm = #0x118
700a8232: e7ff         	b	0x700a8234 <_tx_thread_system_ni_resume+0x24> @ imm = #-0x2
700a8234: 9807         	ldr	r0, [sp, #0x1c]
700a8236: 6b80         	ldr	r0, [r0, #0x38]
700a8238: 2800         	cmp	r0, #0x0
700a823a: d17e         	bne	0x700a833a <_tx_thread_system_ni_resume+0x12a> @ imm = #0xfc
700a823c: e7ff         	b	0x700a823e <_tx_thread_system_ni_resume+0x2e> @ imm = #-0x2
700a823e: 9907         	ldr	r1, [sp, #0x1c]
700a8240: 2000         	movs	r0, #0x0
700a8242: 6348         	str	r0, [r1, #0x34]
700a8244: 9807         	ldr	r0, [sp, #0x1c]
700a8246: 6b00         	ldr	r0, [r0, #0x30]
700a8248: 9006         	str	r0, [sp, #0x18]
700a824a: 9906         	ldr	r1, [sp, #0x18]
700a824c: f64a 2034    	movw	r0, #0xaa34
700a8250: f2c7 0008    	movt	r0, #0x7008
700a8254: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a8258: 9004         	str	r0, [sp, #0x10]
700a825a: 9804         	ldr	r0, [sp, #0x10]
700a825c: 2800         	cmp	r0, #0x0
700a825e: d15b         	bne	0x700a8318 <_tx_thread_system_ni_resume+0x108> @ imm = #0xb6
700a8260: e7ff         	b	0x700a8262 <_tx_thread_system_ni_resume+0x52> @ imm = #-0x2
700a8262: 9807         	ldr	r0, [sp, #0x1c]
700a8264: 9a06         	ldr	r2, [sp, #0x18]
700a8266: f64a 2134    	movw	r1, #0xaa34
700a826a: f2c7 0108    	movt	r1, #0x7008
700a826e: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a8272: 9807         	ldr	r0, [sp, #0x1c]
700a8274: 6200         	str	r0, [r0, #0x20]
700a8276: 9807         	ldr	r0, [sp, #0x1c]
700a8278: 6240         	str	r0, [r0, #0x24]
700a827a: 9906         	ldr	r1, [sp, #0x18]
700a827c: 2001         	movs	r0, #0x1
700a827e: 4088         	lsls	r0, r1
700a8280: 9005         	str	r0, [sp, #0x14]
700a8282: f64a 5100    	movw	r1, #0xad00
700a8286: f2c7 0108    	movt	r1, #0x7008
700a828a: 6808         	ldr	r0, [r1]
700a828c: 9a05         	ldr	r2, [sp, #0x14]
700a828e: 4310         	orrs	r0, r2
700a8290: 6008         	str	r0, [r1]
700a8292: 9806         	ldr	r0, [sp, #0x18]
700a8294: f64a 41f4    	movw	r1, #0xacf4
700a8298: f2c7 0108    	movt	r1, #0x7008
700a829c: 6809         	ldr	r1, [r1]
700a829e: 4288         	cmp	r0, r1
700a82a0: d239         	bhs	0x700a8316 <_tx_thread_system_ni_resume+0x106> @ imm = #0x72
700a82a2: e7ff         	b	0x700a82a4 <_tx_thread_system_ni_resume+0x94> @ imm = #-0x2
700a82a4: 9806         	ldr	r0, [sp, #0x18]
700a82a6: f64a 41f4    	movw	r1, #0xacf4
700a82aa: f2c7 0108    	movt	r1, #0x7008
700a82ae: 6008         	str	r0, [r1]
700a82b0: f64a 40f0    	movw	r0, #0xacf0
700a82b4: f2c7 0008    	movt	r0, #0x7008
700a82b8: 6800         	ldr	r0, [r0]
700a82ba: 9002         	str	r0, [sp, #0x8]
700a82bc: 9802         	ldr	r0, [sp, #0x8]
700a82be: b938         	cbnz	r0, 0x700a82d0 <_tx_thread_system_ni_resume+0xc0> @ imm = #0xe
700a82c0: e7ff         	b	0x700a82c2 <_tx_thread_system_ni_resume+0xb2> @ imm = #-0x2
700a82c2: 9807         	ldr	r0, [sp, #0x1c]
700a82c4: f64a 41f0    	movw	r1, #0xacf0
700a82c8: f2c7 0108    	movt	r1, #0x7008
700a82cc: 6008         	str	r0, [r1]
700a82ce: e021         	b	0x700a8314 <_tx_thread_system_ni_resume+0x104> @ imm = #0x42
700a82d0: 9806         	ldr	r0, [sp, #0x18]
700a82d2: 9902         	ldr	r1, [sp, #0x8]
700a82d4: 6c09         	ldr	r1, [r1, #0x40]
700a82d6: 4288         	cmp	r0, r1
700a82d8: d21b         	bhs	0x700a8312 <_tx_thread_system_ni_resume+0x102> @ imm = #0x36
700a82da: e7ff         	b	0x700a82dc <_tx_thread_system_ni_resume+0xcc> @ imm = #-0x2
700a82dc: 9807         	ldr	r0, [sp, #0x1c]
700a82de: f64a 41f0    	movw	r1, #0xacf0
700a82e2: f2c7 0108    	movt	r1, #0x7008
700a82e6: 6008         	str	r0, [r1]
700a82e8: f64a 40fc    	movw	r0, #0xacfc
700a82ec: f2c7 0008    	movt	r0, #0x7008
700a82f0: 6800         	ldr	r0, [r0]
700a82f2: 9000         	str	r0, [sp]
700a82f4: 9800         	ldr	r0, [sp]
700a82f6: f648 2168    	movw	r1, #0x8a68
700a82fa: f2c7 010b    	movt	r1, #0x700b
700a82fe: 6809         	ldr	r1, [r1]
700a8300: 4308         	orrs	r0, r1
700a8302: 9000         	str	r0, [sp]
700a8304: 9800         	ldr	r0, [sp]
700a8306: b918         	cbnz	r0, 0x700a8310 <_tx_thread_system_ni_resume+0x100> @ imm = #0x6
700a8308: e7ff         	b	0x700a830a <_tx_thread_system_ni_resume+0xfa> @ imm = #-0x2
700a830a: f00a ef5a    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0xaeb4
700a830e: e7ff         	b	0x700a8310 <_tx_thread_system_ni_resume+0x100> @ imm = #-0x2
700a8310: e03f         	b	0x700a8392 <_tx_thread_system_ni_resume+0x182> @ imm = #0x7e
700a8312: e7ff         	b	0x700a8314 <_tx_thread_system_ni_resume+0x104> @ imm = #-0x2
700a8314: e7ff         	b	0x700a8316 <_tx_thread_system_ni_resume+0x106> @ imm = #-0x2
700a8316: e00f         	b	0x700a8338 <_tx_thread_system_ni_resume+0x128> @ imm = #0x1e
700a8318: 9804         	ldr	r0, [sp, #0x10]
700a831a: 6a40         	ldr	r0, [r0, #0x24]
700a831c: 9003         	str	r0, [sp, #0xc]
700a831e: 9807         	ldr	r0, [sp, #0x1c]
700a8320: 9903         	ldr	r1, [sp, #0xc]
700a8322: 6208         	str	r0, [r1, #0x20]
700a8324: 9807         	ldr	r0, [sp, #0x1c]
700a8326: 9904         	ldr	r1, [sp, #0x10]
700a8328: 6248         	str	r0, [r1, #0x24]
700a832a: 9803         	ldr	r0, [sp, #0xc]
700a832c: 9907         	ldr	r1, [sp, #0x1c]
700a832e: 6248         	str	r0, [r1, #0x24]
700a8330: 9804         	ldr	r0, [sp, #0x10]
700a8332: 9907         	ldr	r1, [sp, #0x1c]
700a8334: 6208         	str	r0, [r1, #0x20]
700a8336: e7ff         	b	0x700a8338 <_tx_thread_system_ni_resume+0x128> @ imm = #-0x2
700a8338: e006         	b	0x700a8348 <_tx_thread_system_ni_resume+0x138> @ imm = #0xc
700a833a: 9907         	ldr	r1, [sp, #0x1c]
700a833c: 2000         	movs	r0, #0x0
700a833e: 6388         	str	r0, [r1, #0x38]
700a8340: 9907         	ldr	r1, [sp, #0x1c]
700a8342: 2003         	movs	r0, #0x3
700a8344: 6348         	str	r0, [r1, #0x34]
700a8346: e7ff         	b	0x700a8348 <_tx_thread_system_ni_resume+0x138> @ imm = #-0x2
700a8348: e7ff         	b	0x700a834a <_tx_thread_system_ni_resume+0x13a> @ imm = #-0x2
700a834a: f64a 40ec    	movw	r0, #0xacec
700a834e: f2c7 0008    	movt	r0, #0x7008
700a8352: 6800         	ldr	r0, [r0]
700a8354: 9001         	str	r0, [sp, #0x4]
700a8356: 9801         	ldr	r0, [sp, #0x4]
700a8358: f64a 41f0    	movw	r1, #0xacf0
700a835c: f2c7 0108    	movt	r1, #0x7008
700a8360: 6809         	ldr	r1, [r1]
700a8362: 4288         	cmp	r0, r1
700a8364: d015         	beq	0x700a8392 <_tx_thread_system_ni_resume+0x182> @ imm = #0x2a
700a8366: e7ff         	b	0x700a8368 <_tx_thread_system_ni_resume+0x158> @ imm = #-0x2
700a8368: f64a 40fc    	movw	r0, #0xacfc
700a836c: f2c7 0008    	movt	r0, #0x7008
700a8370: 6800         	ldr	r0, [r0]
700a8372: 9000         	str	r0, [sp]
700a8374: 9800         	ldr	r0, [sp]
700a8376: f648 2168    	movw	r1, #0x8a68
700a837a: f2c7 010b    	movt	r1, #0x700b
700a837e: 6809         	ldr	r1, [r1]
700a8380: 4308         	orrs	r0, r1
700a8382: 9000         	str	r0, [sp]
700a8384: 9800         	ldr	r0, [sp]
700a8386: b918         	cbnz	r0, 0x700a8390 <_tx_thread_system_ni_resume+0x180> @ imm = #0x6
700a8388: e7ff         	b	0x700a838a <_tx_thread_system_ni_resume+0x17a> @ imm = #-0x2
700a838a: f00a ef1a    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0xae34
700a838e: e7ff         	b	0x700a8390 <_tx_thread_system_ni_resume+0x180> @ imm = #-0x2
700a8390: e7ff         	b	0x700a8392 <_tx_thread_system_ni_resume+0x182> @ imm = #-0x2
700a8392: b008         	add	sp, #0x20
700a8394: bd80         	pop	{r7, pc}
		...
700a839e: 0000         	movs	r0, r0

700a83a0 <Udma_chEnableLocal>:
700a83a0: b580         	push	{r7, lr}
700a83a2: b08e         	sub	sp, #0x38
700a83a4: 900d         	str	r0, [sp, #0x34]
700a83a6: 980d         	ldr	r0, [sp, #0x34]
700a83a8: 6e80         	ldr	r0, [r0, #0x68]
700a83aa: 900b         	str	r0, [sp, #0x2c]
700a83ac: 980b         	ldr	r0, [sp, #0x2c]
700a83ae: 6800         	ldr	r0, [r0]
700a83b0: 2801         	cmp	r0, #0x1
700a83b2: d163         	bne	0x700a847c <Udma_chEnableLocal+0xdc> @ imm = #0xc6
700a83b4: e7ff         	b	0x700a83b6 <Udma_chEnableLocal+0x16> @ imm = #-0x2
700a83b6: 2001         	movs	r0, #0x1
700a83b8: 9005         	str	r0, [sp, #0x14]
700a83ba: 2000         	movs	r0, #0x0
700a83bc: 9006         	str	r0, [sp, #0x18]
700a83be: 9009         	str	r0, [sp, #0x24]
700a83c0: 9007         	str	r0, [sp, #0x1c]
700a83c2: 9008         	str	r0, [sp, #0x20]
700a83c4: 980d         	ldr	r0, [sp, #0x34]
700a83c6: 7800         	ldrb	r0, [r0]
700a83c8: 0740         	lsls	r0, r0, #0x1d
700a83ca: 2800         	cmp	r0, #0x0
700a83cc: d508         	bpl	0x700a83e0 <Udma_chEnableLocal+0x40> @ imm = #0x10
700a83ce: e7ff         	b	0x700a83d0 <Udma_chEnableLocal+0x30> @ imm = #-0x2
700a83d0: 980b         	ldr	r0, [sp, #0x2c]
700a83d2: 3008         	adds	r0, #0x8
700a83d4: 990d         	ldr	r1, [sp, #0x34]
700a83d6: 6ec9         	ldr	r1, [r1, #0x6c]
700a83d8: aa05         	add	r2, sp, #0x14
700a83da: f00c fc71    	bl	0x700b4cc0 <CSL_bcdmaSetTxRT> @ imm = #0xc8e2
700a83de: e04c         	b	0x700a847a <Udma_chEnableLocal+0xda> @ imm = #0x98
700a83e0: 980d         	ldr	r0, [sp, #0x34]
700a83e2: 7800         	ldrb	r0, [r0]
700a83e4: 07c0         	lsls	r0, r0, #0x1f
700a83e6: b300         	cbz	r0, 0x700a842a <Udma_chEnableLocal+0x8a> @ imm = #0x40
700a83e8: e7ff         	b	0x700a83ea <Udma_chEnableLocal+0x4a> @ imm = #-0x2
700a83ea: 980d         	ldr	r0, [sp, #0x34]
700a83ec: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a83f0: f500 7008    	add.w	r0, r0, #0x220
700a83f4: f00d fbbc    	bl	0x700b5b70 <CSL_REG32_RD_RAW> @ imm = #0xd778
700a83f8: 900c         	str	r0, [sp, #0x30]
700a83fa: 980c         	ldr	r0, [sp, #0x30]
700a83fc: f040 4000    	orr	r0, r0, #0x80000000
700a8400: 900c         	str	r0, [sp, #0x30]
700a8402: 980d         	ldr	r0, [sp, #0x34]
700a8404: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a8408: f500 7008    	add.w	r0, r0, #0x220
700a840c: 990c         	ldr	r1, [sp, #0x30]
700a840e: f00d fb2f    	bl	0x700b5a70 <CSL_REG32_WR_RAW> @ imm = #0xd65e
700a8412: 9a0b         	ldr	r2, [sp, #0x2c]
700a8414: f102 0008    	add.w	r0, r2, #0x8
700a8418: 990d         	ldr	r1, [sp, #0x34]
700a841a: 6ec9         	ldr	r1, [r1, #0x6c]
700a841c: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a8420: 4411         	add	r1, r2
700a8422: aa05         	add	r2, sp, #0x14
700a8424: f00c fc4c    	bl	0x700b4cc0 <CSL_bcdmaSetTxRT> @ imm = #0xc898
700a8428: e026         	b	0x700a8478 <Udma_chEnableLocal+0xd8> @ imm = #0x4c
700a842a: 980d         	ldr	r0, [sp, #0x34]
700a842c: 7800         	ldrb	r0, [r0]
700a842e: 0780         	lsls	r0, r0, #0x1e
700a8430: 2800         	cmp	r0, #0x0
700a8432: d520         	bpl	0x700a8476 <Udma_chEnableLocal+0xd6> @ imm = #0x40
700a8434: e7ff         	b	0x700a8436 <Udma_chEnableLocal+0x96> @ imm = #-0x2
700a8436: 9a0b         	ldr	r2, [sp, #0x2c]
700a8438: f102 0008    	add.w	r0, r2, #0x8
700a843c: 990d         	ldr	r1, [sp, #0x34]
700a843e: 6f09         	ldr	r1, [r1, #0x70]
700a8440: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a8444: 4411         	add	r1, r2
700a8446: aa05         	add	r2, sp, #0x14
700a8448: f00c fc22    	bl	0x700b4c90 <CSL_bcdmaSetRxRT> @ imm = #0xc844
700a844c: 980d         	ldr	r0, [sp, #0x34]
700a844e: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a8452: f500 7008    	add.w	r0, r0, #0x220
700a8456: f00d fb8b    	bl	0x700b5b70 <CSL_REG32_RD_RAW> @ imm = #0xd716
700a845a: 900c         	str	r0, [sp, #0x30]
700a845c: 980c         	ldr	r0, [sp, #0x30]
700a845e: f040 4000    	orr	r0, r0, #0x80000000
700a8462: 900c         	str	r0, [sp, #0x30]
700a8464: 980d         	ldr	r0, [sp, #0x34]
700a8466: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a846a: f500 7008    	add.w	r0, r0, #0x220
700a846e: 990c         	ldr	r1, [sp, #0x30]
700a8470: f00d fafe    	bl	0x700b5a70 <CSL_REG32_WR_RAW> @ imm = #0xd5fc
700a8474: e7ff         	b	0x700a8476 <Udma_chEnableLocal+0xd6> @ imm = #-0x2
700a8476: e7ff         	b	0x700a8478 <Udma_chEnableLocal+0xd8> @ imm = #-0x2
700a8478: e7ff         	b	0x700a847a <Udma_chEnableLocal+0xda> @ imm = #-0x2
700a847a: e050         	b	0x700a851e <Udma_chEnableLocal+0x17e> @ imm = #0xa0
700a847c: 980b         	ldr	r0, [sp, #0x2c]
700a847e: 6800         	ldr	r0, [r0]
700a8480: 2802         	cmp	r0, #0x2
700a8482: d14b         	bne	0x700a851c <Udma_chEnableLocal+0x17c> @ imm = #0x96
700a8484: e7ff         	b	0x700a8486 <Udma_chEnableLocal+0xe6> @ imm = #-0x2
700a8486: 2001         	movs	r0, #0x1
700a8488: 9000         	str	r0, [sp]
700a848a: 2000         	movs	r0, #0x0
700a848c: 9001         	str	r0, [sp, #0x4]
700a848e: 9004         	str	r0, [sp, #0x10]
700a8490: 9002         	str	r0, [sp, #0x8]
700a8492: 9003         	str	r0, [sp, #0xc]
700a8494: 980d         	ldr	r0, [sp, #0x34]
700a8496: 7800         	ldrb	r0, [r0]
700a8498: 07c0         	lsls	r0, r0, #0x1f
700a849a: b1e0         	cbz	r0, 0x700a84d6 <Udma_chEnableLocal+0x136> @ imm = #0x38
700a849c: e7ff         	b	0x700a849e <Udma_chEnableLocal+0xfe> @ imm = #-0x2
700a849e: 980d         	ldr	r0, [sp, #0x34]
700a84a0: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a84a4: f500 7008    	add.w	r0, r0, #0x220
700a84a8: f00d fb62    	bl	0x700b5b70 <CSL_REG32_RD_RAW> @ imm = #0xd6c4
700a84ac: 900c         	str	r0, [sp, #0x30]
700a84ae: 980c         	ldr	r0, [sp, #0x30]
700a84b0: f040 4000    	orr	r0, r0, #0x80000000
700a84b4: 900c         	str	r0, [sp, #0x30]
700a84b6: 980d         	ldr	r0, [sp, #0x34]
700a84b8: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a84bc: f500 7008    	add.w	r0, r0, #0x220
700a84c0: 990c         	ldr	r1, [sp, #0x30]
700a84c2: f00d fad5    	bl	0x700b5a70 <CSL_REG32_WR_RAW> @ imm = #0xd5aa
700a84c6: 980b         	ldr	r0, [sp, #0x2c]
700a84c8: 3054         	adds	r0, #0x54
700a84ca: 990d         	ldr	r1, [sp, #0x34]
700a84cc: 6ec9         	ldr	r1, [r1, #0x6c]
700a84ce: 466a         	mov	r2, sp
700a84d0: f00b ff66    	bl	0x700b43a0 <CSL_pktdmaSetTxRT> @ imm = #0xbecc
700a84d4: e7ff         	b	0x700a84d6 <Udma_chEnableLocal+0x136> @ imm = #-0x2
700a84d6: 980d         	ldr	r0, [sp, #0x34]
700a84d8: 7800         	ldrb	r0, [r0]
700a84da: 0780         	lsls	r0, r0, #0x1e
700a84dc: 2800         	cmp	r0, #0x0
700a84de: d51c         	bpl	0x700a851a <Udma_chEnableLocal+0x17a> @ imm = #0x38
700a84e0: e7ff         	b	0x700a84e2 <Udma_chEnableLocal+0x142> @ imm = #-0x2
700a84e2: 980b         	ldr	r0, [sp, #0x2c]
700a84e4: 3054         	adds	r0, #0x54
700a84e6: 990d         	ldr	r1, [sp, #0x34]
700a84e8: 6f09         	ldr	r1, [r1, #0x70]
700a84ea: 466a         	mov	r2, sp
700a84ec: f00b ff38    	bl	0x700b4360 <CSL_pktdmaSetRxRT> @ imm = #0xbe70
700a84f0: 980d         	ldr	r0, [sp, #0x34]
700a84f2: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a84f6: f500 7008    	add.w	r0, r0, #0x220
700a84fa: f00d fb39    	bl	0x700b5b70 <CSL_REG32_RD_RAW> @ imm = #0xd672
700a84fe: 900c         	str	r0, [sp, #0x30]
700a8500: 980c         	ldr	r0, [sp, #0x30]
700a8502: f040 4000    	orr	r0, r0, #0x80000000
700a8506: 900c         	str	r0, [sp, #0x30]
700a8508: 980d         	ldr	r0, [sp, #0x34]
700a850a: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a850e: f500 7008    	add.w	r0, r0, #0x220
700a8512: 990c         	ldr	r1, [sp, #0x30]
700a8514: f00d faac    	bl	0x700b5a70 <CSL_REG32_WR_RAW> @ imm = #0xd558
700a8518: e7ff         	b	0x700a851a <Udma_chEnableLocal+0x17a> @ imm = #-0x2
700a851a: e7ff         	b	0x700a851c <Udma_chEnableLocal+0x17c> @ imm = #-0x2
700a851c: e7ff         	b	0x700a851e <Udma_chEnableLocal+0x17e> @ imm = #-0x2
700a851e: b00e         	add	sp, #0x38
700a8520: bd80         	pop	{r7, pc}
		...
700a852e: 0000         	movs	r0, r0

700a8530 <Udma_chConfigPdma>:
700a8530: b580         	push	{r7, lr}
700a8532: b08a         	sub	sp, #0x28
700a8534: 9009         	str	r0, [sp, #0x24]
700a8536: 9108         	str	r1, [sp, #0x20]
700a8538: 2000         	movs	r0, #0x0
700a853a: 9007         	str	r0, [sp, #0x1c]
700a853c: 9006         	str	r0, [sp, #0x18]
700a853e: 9005         	str	r0, [sp, #0x14]
700a8540: 9004         	str	r0, [sp, #0x10]
700a8542: 9809         	ldr	r0, [sp, #0x24]
700a8544: 9002         	str	r0, [sp, #0x8]
700a8546: 9802         	ldr	r0, [sp, #0x8]
700a8548: b1a0         	cbz	r0, 0x700a8574 <Udma_chConfigPdma+0x44> @ imm = #0x28
700a854a: e7ff         	b	0x700a854c <Udma_chConfigPdma+0x1c> @ imm = #-0x2
700a854c: 9808         	ldr	r0, [sp, #0x20]
700a854e: b188         	cbz	r0, 0x700a8574 <Udma_chConfigPdma+0x44> @ imm = #0x22
700a8550: e7ff         	b	0x700a8552 <Udma_chConfigPdma+0x22> @ imm = #-0x2
700a8552: 9802         	ldr	r0, [sp, #0x8]
700a8554: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a8558: f64a 31cd    	movw	r1, #0xabcd
700a855c: f6ca 31dc    	movt	r1, #0xabdc
700a8560: 4288         	cmp	r0, r1
700a8562: d107         	bne	0x700a8574 <Udma_chConfigPdma+0x44> @ imm = #0xe
700a8564: e7ff         	b	0x700a8566 <Udma_chConfigPdma+0x36> @ imm = #-0x2
700a8566: 9802         	ldr	r0, [sp, #0x8]
700a8568: 6800         	ldr	r0, [r0]
700a856a: f000 0008    	and	r0, r0, #0x8
700a856e: 2808         	cmp	r0, #0x8
700a8570: d004         	beq	0x700a857c <Udma_chConfigPdma+0x4c> @ imm = #0x8
700a8572: e7ff         	b	0x700a8574 <Udma_chConfigPdma+0x44> @ imm = #-0x2
700a8574: f06f 0001    	mvn	r0, #0x1
700a8578: 9007         	str	r0, [sp, #0x1c]
700a857a: e7ff         	b	0x700a857c <Udma_chConfigPdma+0x4c> @ imm = #-0x2
700a857c: 9807         	ldr	r0, [sp, #0x1c]
700a857e: b9a8         	cbnz	r0, 0x700a85ac <Udma_chConfigPdma+0x7c> @ imm = #0x2a
700a8580: e7ff         	b	0x700a8582 <Udma_chConfigPdma+0x52> @ imm = #-0x2
700a8582: 9802         	ldr	r0, [sp, #0x8]
700a8584: 6e80         	ldr	r0, [r0, #0x68]
700a8586: 9003         	str	r0, [sp, #0xc]
700a8588: 9803         	ldr	r0, [sp, #0xc]
700a858a: b150         	cbz	r0, 0x700a85a2 <Udma_chConfigPdma+0x72> @ imm = #0x14
700a858c: e7ff         	b	0x700a858e <Udma_chConfigPdma+0x5e> @ imm = #-0x2
700a858e: 9803         	ldr	r0, [sp, #0xc]
700a8590: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a8594: f64a 31cd    	movw	r1, #0xabcd
700a8598: f6ca 31dc    	movt	r1, #0xabdc
700a859c: 4288         	cmp	r0, r1
700a859e: d004         	beq	0x700a85aa <Udma_chConfigPdma+0x7a> @ imm = #0x8
700a85a0: e7ff         	b	0x700a85a2 <Udma_chConfigPdma+0x72> @ imm = #-0x2
700a85a2: f04f 30ff    	mov.w	r0, #0xffffffff
700a85a6: 9007         	str	r0, [sp, #0x1c]
700a85a8: e7ff         	b	0x700a85aa <Udma_chConfigPdma+0x7a> @ imm = #-0x2
700a85aa: e7ff         	b	0x700a85ac <Udma_chConfigPdma+0x7c> @ imm = #-0x2
700a85ac: 9807         	ldr	r0, [sp, #0x1c]
700a85ae: 2800         	cmp	r0, #0x0
700a85b0: d17a         	bne	0x700a86a8 <Udma_chConfigPdma+0x178> @ imm = #0xf4
700a85b2: e7ff         	b	0x700a85b4 <Udma_chConfigPdma+0x84> @ imm = #-0x2
700a85b4: 9803         	ldr	r0, [sp, #0xc]
700a85b6: 6800         	ldr	r0, [r0]
700a85b8: 2801         	cmp	r0, #0x1
700a85ba: d137         	bne	0x700a862c <Udma_chConfigPdma+0xfc> @ imm = #0x6e
700a85bc: e7ff         	b	0x700a85be <Udma_chConfigPdma+0x8e> @ imm = #-0x2
700a85be: 9802         	ldr	r0, [sp, #0x8]
700a85c0: 7800         	ldrb	r0, [r0]
700a85c2: 07c0         	lsls	r0, r0, #0x1f
700a85c4: b198         	cbz	r0, 0x700a85ee <Udma_chConfigPdma+0xbe> @ imm = #0x26
700a85c6: e7ff         	b	0x700a85c8 <Udma_chConfigPdma+0x98> @ imm = #-0x2
700a85c8: 9802         	ldr	r0, [sp, #0x8]
700a85ca: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a85ce: f500 7008    	add.w	r0, r0, #0x220
700a85d2: 9006         	str	r0, [sp, #0x18]
700a85d4: 9802         	ldr	r0, [sp, #0x8]
700a85d6: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a85da: f500 7001    	add.w	r0, r0, #0x204
700a85de: 9004         	str	r0, [sp, #0x10]
700a85e0: 9802         	ldr	r0, [sp, #0x8]
700a85e2: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a85e6: f500 7000    	add.w	r0, r0, #0x200
700a85ea: 9005         	str	r0, [sp, #0x14]
700a85ec: e012         	b	0x700a8614 <Udma_chConfigPdma+0xe4> @ imm = #0x24
700a85ee: 9802         	ldr	r0, [sp, #0x8]
700a85f0: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a85f4: f500 7008    	add.w	r0, r0, #0x220
700a85f8: 9006         	str	r0, [sp, #0x18]
700a85fa: 9802         	ldr	r0, [sp, #0x8]
700a85fc: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a8600: f500 7001    	add.w	r0, r0, #0x204
700a8604: 9004         	str	r0, [sp, #0x10]
700a8606: 9802         	ldr	r0, [sp, #0x8]
700a8608: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a860c: f500 7000    	add.w	r0, r0, #0x200
700a8610: 9005         	str	r0, [sp, #0x14]
700a8612: e7ff         	b	0x700a8614 <Udma_chConfigPdma+0xe4> @ imm = #-0x2
700a8614: 9803         	ldr	r0, [sp, #0xc]
700a8616: 9908         	ldr	r1, [sp, #0x20]
700a8618: 9a06         	ldr	r2, [sp, #0x18]
700a861a: 9b04         	ldr	r3, [sp, #0x10]
700a861c: f8dd c014    	ldr.w	r12, [sp, #0x14]
700a8620: 46ee         	mov	lr, sp
700a8622: f8ce c000    	str.w	r12, [lr]
700a8626: f00a fe8b    	bl	0x700b3340 <Udma_chSetPeerReg> @ imm = #0xad16
700a862a: e03c         	b	0x700a86a6 <Udma_chConfigPdma+0x176> @ imm = #0x78
700a862c: 9803         	ldr	r0, [sp, #0xc]
700a862e: 6800         	ldr	r0, [r0]
700a8630: 2802         	cmp	r0, #0x2
700a8632: d137         	bne	0x700a86a4 <Udma_chConfigPdma+0x174> @ imm = #0x6e
700a8634: e7ff         	b	0x700a8636 <Udma_chConfigPdma+0x106> @ imm = #-0x2
700a8636: 9802         	ldr	r0, [sp, #0x8]
700a8638: 7800         	ldrb	r0, [r0]
700a863a: 07c0         	lsls	r0, r0, #0x1f
700a863c: b198         	cbz	r0, 0x700a8666 <Udma_chConfigPdma+0x136> @ imm = #0x26
700a863e: e7ff         	b	0x700a8640 <Udma_chConfigPdma+0x110> @ imm = #-0x2
700a8640: 9802         	ldr	r0, [sp, #0x8]
700a8642: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a8646: f500 7008    	add.w	r0, r0, #0x220
700a864a: 9006         	str	r0, [sp, #0x18]
700a864c: 9802         	ldr	r0, [sp, #0x8]
700a864e: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a8652: f500 7001    	add.w	r0, r0, #0x204
700a8656: 9004         	str	r0, [sp, #0x10]
700a8658: 9802         	ldr	r0, [sp, #0x8]
700a865a: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a865e: f500 7000    	add.w	r0, r0, #0x200
700a8662: 9005         	str	r0, [sp, #0x14]
700a8664: e012         	b	0x700a868c <Udma_chConfigPdma+0x15c> @ imm = #0x24
700a8666: 9802         	ldr	r0, [sp, #0x8]
700a8668: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a866c: f500 7008    	add.w	r0, r0, #0x220
700a8670: 9006         	str	r0, [sp, #0x18]
700a8672: 9802         	ldr	r0, [sp, #0x8]
700a8674: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a8678: f500 7001    	add.w	r0, r0, #0x204
700a867c: 9004         	str	r0, [sp, #0x10]
700a867e: 9802         	ldr	r0, [sp, #0x8]
700a8680: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a8684: f500 7000    	add.w	r0, r0, #0x200
700a8688: 9005         	str	r0, [sp, #0x14]
700a868a: e7ff         	b	0x700a868c <Udma_chConfigPdma+0x15c> @ imm = #-0x2
700a868c: 9803         	ldr	r0, [sp, #0xc]
700a868e: 9908         	ldr	r1, [sp, #0x20]
700a8690: 9a06         	ldr	r2, [sp, #0x18]
700a8692: 9b04         	ldr	r3, [sp, #0x10]
700a8694: f8dd c014    	ldr.w	r12, [sp, #0x14]
700a8698: 46ee         	mov	lr, sp
700a869a: f8ce c000    	str.w	r12, [lr]
700a869e: f00a fe4f    	bl	0x700b3340 <Udma_chSetPeerReg> @ imm = #0xac9e
700a86a2: e7ff         	b	0x700a86a4 <Udma_chConfigPdma+0x174> @ imm = #-0x2
700a86a4: e7ff         	b	0x700a86a6 <Udma_chConfigPdma+0x176> @ imm = #-0x2
700a86a6: e7ff         	b	0x700a86a8 <Udma_chConfigPdma+0x178> @ imm = #-0x2
700a86a8: 9807         	ldr	r0, [sp, #0x1c]
700a86aa: b00a         	add	sp, #0x28
700a86ac: bd80         	pop	{r7, pc}
700a86ae: 0000         	movs	r0, r0

700a86b0 <CSL_bcdmaChanOpTeardownChan>:
700a86b0: b580         	push	{r7, lr}
700a86b2: b08c         	sub	sp, #0x30
700a86b4: 900b         	str	r0, [sp, #0x2c]
700a86b6: 910a         	str	r1, [sp, #0x28]
700a86b8: 9209         	str	r2, [sp, #0x24]
700a86ba: 9308         	str	r3, [sp, #0x20]
700a86bc: 2000         	movs	r0, #0x0
700a86be: 9007         	str	r0, [sp, #0x1c]
700a86c0: 980b         	ldr	r0, [sp, #0x2c]
700a86c2: 990a         	ldr	r1, [sp, #0x28]
700a86c4: 9a09         	ldr	r2, [sp, #0x24]
700a86c6: f008 fcc3    	bl	0x700b1050 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x8986
700a86ca: b920         	cbnz	r0, 0x700a86d6 <CSL_bcdmaChanOpTeardownChan+0x26> @ imm = #0x8
700a86cc: e7ff         	b	0x700a86ce <CSL_bcdmaChanOpTeardownChan+0x1e> @ imm = #-0x2
700a86ce: f04f 30ff    	mov.w	r0, #0xffffffff
700a86d2: 9007         	str	r0, [sp, #0x1c]
700a86d4: e09f         	b	0x700a8816 <CSL_bcdmaChanOpTeardownChan+0x166> @ imm = #0x13e
700a86d6: 2000         	movs	r0, #0x0
700a86d8: 9005         	str	r0, [sp, #0x14]
700a86da: 9004         	str	r0, [sp, #0x10]
700a86dc: 9808         	ldr	r0, [sp, #0x20]
700a86de: b148         	cbz	r0, 0x700a86f4 <CSL_bcdmaChanOpTeardownChan+0x44> @ imm = #0x12
700a86e0: e7ff         	b	0x700a86e2 <CSL_bcdmaChanOpTeardownChan+0x32> @ imm = #-0x2
700a86e2: 9808         	ldr	r0, [sp, #0x20]
700a86e4: 9003         	str	r0, [sp, #0xc]
700a86e6: 9803         	ldr	r0, [sp, #0xc]
700a86e8: 6800         	ldr	r0, [r0]
700a86ea: 9005         	str	r0, [sp, #0x14]
700a86ec: 9803         	ldr	r0, [sp, #0xc]
700a86ee: 6840         	ldr	r0, [r0, #0x4]
700a86f0: 9004         	str	r0, [sp, #0x10]
700a86f2: e7ff         	b	0x700a86f4 <CSL_bcdmaChanOpTeardownChan+0x44> @ imm = #-0x2
700a86f4: 980a         	ldr	r0, [sp, #0x28]
700a86f6: 9001         	str	r0, [sp, #0x4]
700a86f8: b148         	cbz	r0, 0x700a870e <CSL_bcdmaChanOpTeardownChan+0x5e> @ imm = #0x12
700a86fa: e7ff         	b	0x700a86fc <CSL_bcdmaChanOpTeardownChan+0x4c> @ imm = #-0x2
700a86fc: 9801         	ldr	r0, [sp, #0x4]
700a86fe: 2801         	cmp	r0, #0x1
700a8700: d024         	beq	0x700a874c <CSL_bcdmaChanOpTeardownChan+0x9c> @ imm = #0x48
700a8702: e7ff         	b	0x700a8704 <CSL_bcdmaChanOpTeardownChan+0x54> @ imm = #-0x2
700a8704: 9801         	ldr	r0, [sp, #0x4]
700a8706: 2802         	cmp	r0, #0x2
700a8708: d03f         	beq	0x700a878a <CSL_bcdmaChanOpTeardownChan+0xda> @ imm = #0x7e
700a870a: e7ff         	b	0x700a870c <CSL_bcdmaChanOpTeardownChan+0x5c> @ imm = #-0x2
700a870c: e7ff         	b	0x700a870e <CSL_bcdmaChanOpTeardownChan+0x5e> @ imm = #-0x2
700a870e: 980b         	ldr	r0, [sp, #0x2c]
700a8710: 6880         	ldr	r0, [r0, #0x8]
700a8712: 9909         	ldr	r1, [sp, #0x24]
700a8714: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8718: f00d fa02    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xd404
700a871c: 9006         	str	r0, [sp, #0x18]
700a871e: 9806         	ldr	r0, [sp, #0x18]
700a8720: f040 4080    	orr	r0, r0, #0x40000000
700a8724: 9006         	str	r0, [sp, #0x18]
700a8726: 9806         	ldr	r0, [sp, #0x18]
700a8728: f020 5080    	bic	r0, r0, #0x10000000
700a872c: 9905         	ldr	r1, [sp, #0x14]
700a872e: 2900         	cmp	r1, #0x0
700a8730: bf18         	it	ne
700a8732: 2101         	movne	r1, #0x1
700a8734: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a8738: 9006         	str	r0, [sp, #0x18]
700a873a: 980b         	ldr	r0, [sp, #0x2c]
700a873c: 6880         	ldr	r0, [r0, #0x8]
700a873e: 9909         	ldr	r1, [sp, #0x24]
700a8740: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8744: 9906         	ldr	r1, [sp, #0x18]
700a8746: f00d f96b    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0xd2d6
700a874a: e03d         	b	0x700a87c8 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #0x7a
700a874c: 980b         	ldr	r0, [sp, #0x2c]
700a874e: 6900         	ldr	r0, [r0, #0x10]
700a8750: 9909         	ldr	r1, [sp, #0x24]
700a8752: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8756: f00d f9e3    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xd3c6
700a875a: 9006         	str	r0, [sp, #0x18]
700a875c: 9806         	ldr	r0, [sp, #0x18]
700a875e: f040 4080    	orr	r0, r0, #0x40000000
700a8762: 9006         	str	r0, [sp, #0x18]
700a8764: 9806         	ldr	r0, [sp, #0x18]
700a8766: f020 5080    	bic	r0, r0, #0x10000000
700a876a: 9905         	ldr	r1, [sp, #0x14]
700a876c: 2900         	cmp	r1, #0x0
700a876e: bf18         	it	ne
700a8770: 2101         	movne	r1, #0x1
700a8772: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a8776: 9006         	str	r0, [sp, #0x18]
700a8778: 980b         	ldr	r0, [sp, #0x2c]
700a877a: 6900         	ldr	r0, [r0, #0x10]
700a877c: 9909         	ldr	r1, [sp, #0x24]
700a877e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8782: 9906         	ldr	r1, [sp, #0x18]
700a8784: f00d f94c    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0xd298
700a8788: e01e         	b	0x700a87c8 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #0x3c
700a878a: 980b         	ldr	r0, [sp, #0x2c]
700a878c: 6980         	ldr	r0, [r0, #0x18]
700a878e: 9909         	ldr	r1, [sp, #0x24]
700a8790: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8794: f00d f9c4    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xd388
700a8798: 9006         	str	r0, [sp, #0x18]
700a879a: 9806         	ldr	r0, [sp, #0x18]
700a879c: f040 4080    	orr	r0, r0, #0x40000000
700a87a0: 9006         	str	r0, [sp, #0x18]
700a87a2: 9806         	ldr	r0, [sp, #0x18]
700a87a4: f020 5080    	bic	r0, r0, #0x10000000
700a87a8: 9905         	ldr	r1, [sp, #0x14]
700a87aa: 2900         	cmp	r1, #0x0
700a87ac: bf18         	it	ne
700a87ae: 2101         	movne	r1, #0x1
700a87b0: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a87b4: 9006         	str	r0, [sp, #0x18]
700a87b6: 980b         	ldr	r0, [sp, #0x2c]
700a87b8: 6980         	ldr	r0, [r0, #0x18]
700a87ba: 9909         	ldr	r1, [sp, #0x24]
700a87bc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a87c0: 9906         	ldr	r1, [sp, #0x18]
700a87c2: f00d f92d    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0xd25a
700a87c6: e7ff         	b	0x700a87c8 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #-0x2
700a87c8: 9804         	ldr	r0, [sp, #0x10]
700a87ca: b318         	cbz	r0, 0x700a8814 <CSL_bcdmaChanOpTeardownChan+0x164> @ imm = #0x46
700a87cc: e7ff         	b	0x700a87ce <CSL_bcdmaChanOpTeardownChan+0x11e> @ imm = #-0x2
700a87ce: 2080         	movs	r0, #0x80
700a87d0: 9002         	str	r0, [sp, #0x8]
700a87d2: e7ff         	b	0x700a87d4 <CSL_bcdmaChanOpTeardownChan+0x124> @ imm = #-0x2
700a87d4: 980b         	ldr	r0, [sp, #0x2c]
700a87d6: 990a         	ldr	r1, [sp, #0x28]
700a87d8: 9a09         	ldr	r2, [sp, #0x24]
700a87da: f008 fc39    	bl	0x700b1050 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x8872
700a87de: 4601         	mov	r1, r0
700a87e0: 2000         	movs	r0, #0x0
700a87e2: 9000         	str	r0, [sp]
700a87e4: b131         	cbz	r1, 0x700a87f4 <CSL_bcdmaChanOpTeardownChan+0x144> @ imm = #0xc
700a87e6: e7ff         	b	0x700a87e8 <CSL_bcdmaChanOpTeardownChan+0x138> @ imm = #-0x2
700a87e8: 9802         	ldr	r0, [sp, #0x8]
700a87ea: 2800         	cmp	r0, #0x0
700a87ec: bf18         	it	ne
700a87ee: 2001         	movne	r0, #0x1
700a87f0: 9000         	str	r0, [sp]
700a87f2: e7ff         	b	0x700a87f4 <CSL_bcdmaChanOpTeardownChan+0x144> @ imm = #-0x2
700a87f4: 9800         	ldr	r0, [sp]
700a87f6: 07c0         	lsls	r0, r0, #0x1f
700a87f8: b120         	cbz	r0, 0x700a8804 <CSL_bcdmaChanOpTeardownChan+0x154> @ imm = #0x8
700a87fa: e7ff         	b	0x700a87fc <CSL_bcdmaChanOpTeardownChan+0x14c> @ imm = #-0x2
700a87fc: 9802         	ldr	r0, [sp, #0x8]
700a87fe: 3801         	subs	r0, #0x1
700a8800: 9002         	str	r0, [sp, #0x8]
700a8802: e7e7         	b	0x700a87d4 <CSL_bcdmaChanOpTeardownChan+0x124> @ imm = #-0x32
700a8804: 9802         	ldr	r0, [sp, #0x8]
700a8806: b920         	cbnz	r0, 0x700a8812 <CSL_bcdmaChanOpTeardownChan+0x162> @ imm = #0x8
700a8808: e7ff         	b	0x700a880a <CSL_bcdmaChanOpTeardownChan+0x15a> @ imm = #-0x2
700a880a: f04f 30ff    	mov.w	r0, #0xffffffff
700a880e: 9007         	str	r0, [sp, #0x1c]
700a8810: e7ff         	b	0x700a8812 <CSL_bcdmaChanOpTeardownChan+0x162> @ imm = #-0x2
700a8812: e7ff         	b	0x700a8814 <CSL_bcdmaChanOpTeardownChan+0x164> @ imm = #-0x2
700a8814: e7ff         	b	0x700a8816 <CSL_bcdmaChanOpTeardownChan+0x166> @ imm = #-0x2
700a8816: 9807         	ldr	r0, [sp, #0x1c]
700a8818: b00c         	add	sp, #0x30
700a881a: bd80         	pop	{r7, pc}
700a881c: 0000         	movs	r0, r0
700a881e: 0000         	movs	r0, r0

700a8820 <CSL_bcdmaChanOp>:
700a8820: b580         	push	{r7, lr}
700a8822: b088         	sub	sp, #0x20
700a8824: f8dd c028    	ldr.w	r12, [sp, #0x28]
700a8828: 9007         	str	r0, [sp, #0x1c]
700a882a: 9106         	str	r1, [sp, #0x18]
700a882c: 9205         	str	r2, [sp, #0x14]
700a882e: 9304         	str	r3, [sp, #0x10]
700a8830: 2000         	movs	r0, #0x0
700a8832: 9003         	str	r0, [sp, #0xc]
700a8834: 9807         	ldr	r0, [sp, #0x1c]
700a8836: b158         	cbz	r0, 0x700a8850 <CSL_bcdmaChanOp+0x30> @ imm = #0x16
700a8838: e7ff         	b	0x700a883a <CSL_bcdmaChanOp+0x1a> @ imm = #-0x2
700a883a: 9805         	ldr	r0, [sp, #0x14]
700a883c: 2802         	cmp	r0, #0x2
700a883e: d807         	bhi	0x700a8850 <CSL_bcdmaChanOp+0x30> @ imm = #0xe
700a8840: e7ff         	b	0x700a8842 <CSL_bcdmaChanOp+0x22> @ imm = #-0x2
700a8842: 9807         	ldr	r0, [sp, #0x1c]
700a8844: 9905         	ldr	r1, [sp, #0x14]
700a8846: 9a04         	ldr	r2, [sp, #0x10]
700a8848: f008 fc42    	bl	0x700b10d0 <CSL_bcdmaChanOpIsValidChanIdx> @ imm = #0x8884
700a884c: b920         	cbnz	r0, 0x700a8858 <CSL_bcdmaChanOp+0x38> @ imm = #0x8
700a884e: e7ff         	b	0x700a8850 <CSL_bcdmaChanOp+0x30> @ imm = #-0x2
700a8850: f06f 0001    	mvn	r0, #0x1
700a8854: 9003         	str	r0, [sp, #0xc]
700a8856: e094         	b	0x700a8982 <CSL_bcdmaChanOp+0x162> @ imm = #0x128
700a8858: 9806         	ldr	r0, [sp, #0x18]
700a885a: 9002         	str	r0, [sp, #0x8]
700a885c: 280e         	cmp	r0, #0xe
700a885e: f200 808b    	bhi.w	0x700a8978 <CSL_bcdmaChanOp+0x158> @ imm = #0x116
700a8862: 9902         	ldr	r1, [sp, #0x8]
700a8864: e8df f001    	tbb	[pc, r1]
700a8868: 08 10 18 20  	.word	0x20181008
700a886c: 28 30 38 3f  	.word	0x3f383028
700a8870: 47 4f 57 5f  	.word	0x5f574f47
700a8874: 6c 79 81 00  	.word	0x0081796c
700a8878: 9807         	ldr	r0, [sp, #0x1c]
700a887a: 9905         	ldr	r1, [sp, #0x14]
700a887c: 9a04         	ldr	r2, [sp, #0x10]
700a887e: 9b0a         	ldr	r3, [sp, #0x28]
700a8880: f7fb fdc6    	bl	0x700a4410 <CSL_bcdmaChanOpCfgChan> @ imm = #-0x4474
700a8884: 9003         	str	r0, [sp, #0xc]
700a8886: e07b         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0xf6
700a8888: 9807         	ldr	r0, [sp, #0x1c]
700a888a: 9905         	ldr	r1, [sp, #0x14]
700a888c: 9a04         	ldr	r2, [sp, #0x10]
700a888e: 2301         	movs	r3, #0x1
700a8890: f007 f9f6    	bl	0x700afc80 <CSL_bcdmaChanOpSetChanEnable> @ imm = #0x73ec
700a8894: 9003         	str	r0, [sp, #0xc]
700a8896: e073         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0xe6
700a8898: 9807         	ldr	r0, [sp, #0x1c]
700a889a: 9905         	ldr	r1, [sp, #0x14]
700a889c: 9a04         	ldr	r2, [sp, #0x10]
700a889e: 2300         	movs	r3, #0x0
700a88a0: f007 f9ee    	bl	0x700afc80 <CSL_bcdmaChanOpSetChanEnable> @ imm = #0x73dc
700a88a4: 9003         	str	r0, [sp, #0xc]
700a88a6: e06b         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0xd6
700a88a8: 9807         	ldr	r0, [sp, #0x1c]
700a88aa: 9905         	ldr	r1, [sp, #0x14]
700a88ac: 9a04         	ldr	r2, [sp, #0x10]
700a88ae: 2301         	movs	r3, #0x1
700a88b0: f006 fa66    	bl	0x700aed80 <CSL_bcdmaChanOpSetChanPause> @ imm = #0x64cc
700a88b4: 9003         	str	r0, [sp, #0xc]
700a88b6: e063         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0xc6
700a88b8: 9807         	ldr	r0, [sp, #0x1c]
700a88ba: 9905         	ldr	r1, [sp, #0x14]
700a88bc: 9a04         	ldr	r2, [sp, #0x10]
700a88be: 2300         	movs	r3, #0x0
700a88c0: f006 fa5e    	bl	0x700aed80 <CSL_bcdmaChanOpSetChanPause> @ imm = #0x64bc
700a88c4: 9003         	str	r0, [sp, #0xc]
700a88c6: e05b         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0xb6
700a88c8: 9807         	ldr	r0, [sp, #0x1c]
700a88ca: 9905         	ldr	r1, [sp, #0x14]
700a88cc: 9a04         	ldr	r2, [sp, #0x10]
700a88ce: 9b0a         	ldr	r3, [sp, #0x28]
700a88d0: f7ff feee    	bl	0x700a86b0 <CSL_bcdmaChanOpTeardownChan> @ imm = #-0x224
700a88d4: 9003         	str	r0, [sp, #0xc]
700a88d6: e053         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0xa6
700a88d8: 9807         	ldr	r0, [sp, #0x1c]
700a88da: 9905         	ldr	r1, [sp, #0x14]
700a88dc: 9a04         	ldr	r2, [sp, #0x10]
700a88de: f008 fff7    	bl	0x700b18d0 <CSL_bcdmaChanOpTriggerChan> @ imm = #0x8fee
700a88e2: 9003         	str	r0, [sp, #0xc]
700a88e4: e04c         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0x98
700a88e6: 9807         	ldr	r0, [sp, #0x1c]
700a88e8: 9905         	ldr	r1, [sp, #0x14]
700a88ea: 9a04         	ldr	r2, [sp, #0x10]
700a88ec: 9b0a         	ldr	r3, [sp, #0x28]
700a88ee: f004 fdd7    	bl	0x700ad4a0 <CSL_bcdmaChanOpGetChanRT> @ imm = #0x4bae
700a88f2: 9003         	str	r0, [sp, #0xc]
700a88f4: e044         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0x88
700a88f6: 9807         	ldr	r0, [sp, #0x1c]
700a88f8: 9905         	ldr	r1, [sp, #0x14]
700a88fa: 9a04         	ldr	r2, [sp, #0x10]
700a88fc: 9b0a         	ldr	r3, [sp, #0x28]
700a88fe: f006 fa97    	bl	0x700aee30 <CSL_bcdmaChanOpSetChanRT> @ imm = #0x652e
700a8902: 9003         	str	r0, [sp, #0xc]
700a8904: e03c         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0x78
700a8906: 9807         	ldr	r0, [sp, #0x1c]
700a8908: 9905         	ldr	r1, [sp, #0x14]
700a890a: 9a04         	ldr	r2, [sp, #0x10]
700a890c: 9b0a         	ldr	r3, [sp, #0x28]
700a890e: f000 fbbf    	bl	0x700a9090 <CSL_bcdmaChanOpGetChanStats> @ imm = #0x77e
700a8912: 9003         	str	r0, [sp, #0xc]
700a8914: e034         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0x68
700a8916: 9807         	ldr	r0, [sp, #0x1c]
700a8918: 9905         	ldr	r1, [sp, #0x14]
700a891a: 9a04         	ldr	r2, [sp, #0x10]
700a891c: 9b0a         	ldr	r3, [sp, #0x28]
700a891e: f003 f917    	bl	0x700abb50 <CSL_bcdmaChanOpDecChanStats> @ imm = #0x322e
700a8922: 9003         	str	r0, [sp, #0xc]
700a8924: e02c         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0x58
700a8926: 9807         	ldr	r0, [sp, #0x1c]
700a8928: 9905         	ldr	r1, [sp, #0x14]
700a892a: 9a04         	ldr	r2, [sp, #0x10]
700a892c: 9b0a         	ldr	r3, [sp, #0x28]
700a892e: 46ee         	mov	lr, sp
700a8930: f04f 0c01    	mov.w	r12, #0x1
700a8934: f8ce c000    	str.w	r12, [lr]
700a8938: f005 fd2a    	bl	0x700ae390 <CSL_bcdmaChanOpAccessRemotePeerReg> @ imm = #0x5a54
700a893c: 9003         	str	r0, [sp, #0xc]
700a893e: e01f         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0x3e
700a8940: 9807         	ldr	r0, [sp, #0x1c]
700a8942: 9905         	ldr	r1, [sp, #0x14]
700a8944: 9a04         	ldr	r2, [sp, #0x10]
700a8946: 9b0a         	ldr	r3, [sp, #0x28]
700a8948: 46ee         	mov	lr, sp
700a894a: f04f 0c00    	mov.w	r12, #0x0
700a894e: f8ce c000    	str.w	r12, [lr]
700a8952: f005 fd1d    	bl	0x700ae390 <CSL_bcdmaChanOpAccessRemotePeerReg> @ imm = #0x5a3a
700a8956: 9003         	str	r0, [sp, #0xc]
700a8958: e012         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0x24
700a895a: 9807         	ldr	r0, [sp, #0x1c]
700a895c: 9905         	ldr	r1, [sp, #0x14]
700a895e: 9a04         	ldr	r2, [sp, #0x10]
700a8960: 9b0a         	ldr	r3, [sp, #0x28]
700a8962: f005 f89d    	bl	0x700adaa0 <CSL_bcdmaChanOpSetBurstSize> @ imm = #0x513a
700a8966: 9003         	str	r0, [sp, #0xc]
700a8968: e00a         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0x14
700a896a: 9807         	ldr	r0, [sp, #0x1c]
700a896c: 9905         	ldr	r1, [sp, #0x14]
700a896e: 9a04         	ldr	r2, [sp, #0x10]
700a8970: f008 fdee    	bl	0x700b1550 <CSL_bcdmaChanOpClearError> @ imm = #0x8bdc
700a8974: 9003         	str	r0, [sp, #0xc]
700a8976: e003         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #0x6
700a8978: f06f 0001    	mvn	r0, #0x1
700a897c: 9003         	str	r0, [sp, #0xc]
700a897e: e7ff         	b	0x700a8980 <CSL_bcdmaChanOp+0x160> @ imm = #-0x2
700a8980: e7ff         	b	0x700a8982 <CSL_bcdmaChanOp+0x162> @ imm = #-0x2
700a8982: 9803         	ldr	r0, [sp, #0xc]
700a8984: b008         	add	sp, #0x20
700a8986: bd80         	pop	{r7, pc}
		...

700a8990 <Udma_chOpen>:
700a8990: b580         	push	{r7, lr}
700a8992: b08a         	sub	sp, #0x28
700a8994: 9009         	str	r0, [sp, #0x24]
700a8996: 9108         	str	r1, [sp, #0x20]
700a8998: 9207         	str	r2, [sp, #0x1c]
700a899a: 9306         	str	r3, [sp, #0x18]
700a899c: 2000         	movs	r0, #0x0
700a899e: 9005         	str	r0, [sp, #0x14]
700a89a0: 9003         	str	r0, [sp, #0xc]
700a89a2: 9809         	ldr	r0, [sp, #0x24]
700a89a4: 9001         	str	r0, [sp, #0x4]
700a89a6: 9801         	ldr	r0, [sp, #0x4]
700a89a8: b130         	cbz	r0, 0x700a89b8 <Udma_chOpen+0x28> @ imm = #0xc
700a89aa: e7ff         	b	0x700a89ac <Udma_chOpen+0x1c> @ imm = #-0x2
700a89ac: 9808         	ldr	r0, [sp, #0x20]
700a89ae: b118         	cbz	r0, 0x700a89b8 <Udma_chOpen+0x28> @ imm = #0x6
700a89b0: e7ff         	b	0x700a89b2 <Udma_chOpen+0x22> @ imm = #-0x2
700a89b2: 9806         	ldr	r0, [sp, #0x18]
700a89b4: b920         	cbnz	r0, 0x700a89c0 <Udma_chOpen+0x30> @ imm = #0x8
700a89b6: e7ff         	b	0x700a89b8 <Udma_chOpen+0x28> @ imm = #-0x2
700a89b8: f06f 0001    	mvn	r0, #0x1
700a89bc: 9005         	str	r0, [sp, #0x14]
700a89be: e7ff         	b	0x700a89c0 <Udma_chOpen+0x30> @ imm = #-0x2
700a89c0: 9805         	ldr	r0, [sp, #0x14]
700a89c2: b978         	cbnz	r0, 0x700a89e4 <Udma_chOpen+0x54> @ imm = #0x1e
700a89c4: e7ff         	b	0x700a89c6 <Udma_chOpen+0x36> @ imm = #-0x2
700a89c6: 9801         	ldr	r0, [sp, #0x4]
700a89c8: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a89cc: f64a 31cd    	movw	r1, #0xabcd
700a89d0: f6ca 31dc    	movt	r1, #0xabdc
700a89d4: 4288         	cmp	r0, r1
700a89d6: d004         	beq	0x700a89e2 <Udma_chOpen+0x52> @ imm = #0x8
700a89d8: e7ff         	b	0x700a89da <Udma_chOpen+0x4a> @ imm = #-0x2
700a89da: f04f 30ff    	mov.w	r0, #0xffffffff
700a89de: 9005         	str	r0, [sp, #0x14]
700a89e0: e7ff         	b	0x700a89e2 <Udma_chOpen+0x52> @ imm = #-0x2
700a89e2: e7ff         	b	0x700a89e4 <Udma_chOpen+0x54> @ imm = #-0x2
700a89e4: 9805         	ldr	r0, [sp, #0x14]
700a89e6: b938         	cbnz	r0, 0x700a89f8 <Udma_chOpen+0x68> @ imm = #0xe
700a89e8: e7ff         	b	0x700a89ea <Udma_chOpen+0x5a> @ imm = #-0x2
700a89ea: 9801         	ldr	r0, [sp, #0x4]
700a89ec: 9907         	ldr	r1, [sp, #0x1c]
700a89ee: 9a06         	ldr	r2, [sp, #0x18]
700a89f0: f005 ff06    	bl	0x700ae800 <Udma_chCheckParams> @ imm = #0x5e0c
700a89f4: 9005         	str	r0, [sp, #0x14]
700a89f6: e7ff         	b	0x700a89f8 <Udma_chOpen+0x68> @ imm = #-0x2
700a89f8: 9805         	ldr	r0, [sp, #0x14]
700a89fa: 2800         	cmp	r0, #0x0
700a89fc: d145         	bne	0x700a8a8a <Udma_chOpen+0xfa> @ imm = #0x8a
700a89fe: e7ff         	b	0x700a8a00 <Udma_chOpen+0x70> @ imm = #-0x2
700a8a00: 9808         	ldr	r0, [sp, #0x20]
700a8a02: 9002         	str	r0, [sp, #0x8]
700a8a04: 9802         	ldr	r0, [sp, #0x8]
700a8a06: f44f 7116    	mov.w	r1, #0x258
700a8a0a: f7f8 ebb4    	blx	0x700a1174 <__aeabi_memclr8> @ imm = #-0x7898
700a8a0e: 9802         	ldr	r0, [sp, #0x8]
700a8a10: 3004         	adds	r0, #0x4
700a8a12: 9906         	ldr	r1, [sp, #0x18]
700a8a14: 2264         	movs	r2, #0x64
700a8a16: f7f9 e9f2    	blx	0x700a1dfc <__aeabi_memcpy8> @ imm = #-0x6c1c
700a8a1a: 9807         	ldr	r0, [sp, #0x1c]
700a8a1c: 9902         	ldr	r1, [sp, #0x8]
700a8a1e: 6008         	str	r0, [r1]
700a8a20: 9801         	ldr	r0, [sp, #0x4]
700a8a22: 9902         	ldr	r1, [sp, #0x8]
700a8a24: 6688         	str	r0, [r1, #0x68]
700a8a26: 9902         	ldr	r1, [sp, #0x8]
700a8a28: 2000         	movs	r0, #0x0
700a8a2a: f6cf 70ff    	movt	r0, #0xffff
700a8a2e: 66c8         	str	r0, [r1, #0x6c]
700a8a30: 9902         	ldr	r1, [sp, #0x8]
700a8a32: 6708         	str	r0, [r1, #0x70]
700a8a34: 9902         	ldr	r1, [sp, #0x8]
700a8a36: 6748         	str	r0, [r1, #0x74]
700a8a38: 9902         	ldr	r1, [sp, #0x8]
700a8a3a: 6788         	str	r0, [r1, #0x78]
700a8a3c: 9902         	ldr	r1, [sp, #0x8]
700a8a3e: 2004         	movs	r0, #0x4
700a8a40: f6cf 70ff    	movt	r0, #0xffff
700a8a44: 67c8         	str	r0, [r1, #0x7c]
700a8a46: 9902         	ldr	r1, [sp, #0x8]
700a8a48: 2000         	movs	r0, #0x0
700a8a4a: 9000         	str	r0, [sp]
700a8a4c: f8c1 0080    	str.w	r0, [r1, #0x80]
700a8a50: 9902         	ldr	r1, [sp, #0x8]
700a8a52: f8c1 0084    	str.w	r0, [r1, #0x84]
700a8a56: 9902         	ldr	r1, [sp, #0x8]
700a8a58: f8c1 0088    	str.w	r0, [r1, #0x88]
700a8a5c: 9802         	ldr	r0, [sp, #0x8]
700a8a5e: f500 70f2    	add.w	r0, r0, #0x1e4
700a8a62: 9907         	ldr	r1, [sp, #0x1c]
700a8a64: f005 ffd4    	bl	0x700aea10 <UdmaChTxPrms_init> @ imm = #0x5fa8
700a8a68: 9802         	ldr	r0, [sp, #0x8]
700a8a6a: f500 70fc    	add.w	r0, r0, #0x1f8
700a8a6e: 9907         	ldr	r1, [sp, #0x1c]
700a8a70: f005 ff76    	bl	0x700ae960 <UdmaChRxPrms_init> @ imm = #0x5eec
700a8a74: 9802         	ldr	r0, [sp, #0x8]
700a8a76: f00a fe6b    	bl	0x700b3750 <Udma_chInitRegs> @ imm = #0xacd6
700a8a7a: 9800         	ldr	r0, [sp]
700a8a7c: 9902         	ldr	r1, [sp, #0x8]
700a8a7e: f8c1 0248    	str.w	r0, [r1, #0x248]
700a8a82: 9902         	ldr	r1, [sp, #0x8]
700a8a84: f8c1 024c    	str.w	r0, [r1, #0x24c]
700a8a88: e7ff         	b	0x700a8a8a <Udma_chOpen+0xfa> @ imm = #-0x2
700a8a8a: 9805         	ldr	r0, [sp, #0x14]
700a8a8c: b960         	cbnz	r0, 0x700a8aa8 <Udma_chOpen+0x118> @ imm = #0x18
700a8a8e: e7ff         	b	0x700a8a90 <Udma_chOpen+0x100> @ imm = #-0x2
700a8a90: 9802         	ldr	r0, [sp, #0x8]
700a8a92: f7f8 ffe5    	bl	0x700a1a60 <Udma_chAllocResource> @ imm = #-0x7036
700a8a96: 9005         	str	r0, [sp, #0x14]
700a8a98: 9805         	ldr	r0, [sp, #0x14]
700a8a9a: b918         	cbnz	r0, 0x700a8aa4 <Udma_chOpen+0x114> @ imm = #0x6
700a8a9c: e7ff         	b	0x700a8a9e <Udma_chOpen+0x10e> @ imm = #-0x2
700a8a9e: 2001         	movs	r0, #0x1
700a8aa0: 9003         	str	r0, [sp, #0xc]
700a8aa2: e000         	b	0x700a8aa6 <Udma_chOpen+0x116> @ imm = #0x0
700a8aa4: e7ff         	b	0x700a8aa6 <Udma_chOpen+0x116> @ imm = #-0x2
700a8aa6: e7ff         	b	0x700a8aa8 <Udma_chOpen+0x118> @ imm = #-0x2
700a8aa8: 9805         	ldr	r0, [sp, #0x14]
700a8aaa: b948         	cbnz	r0, 0x700a8ac0 <Udma_chOpen+0x130> @ imm = #0x12
700a8aac: e7ff         	b	0x700a8aae <Udma_chOpen+0x11e> @ imm = #-0x2
700a8aae: 9802         	ldr	r0, [sp, #0x8]
700a8ab0: f008 f9fe    	bl	0x700b0eb0 <Udma_chPair> @ imm = #0x83fc
700a8ab4: 9005         	str	r0, [sp, #0x14]
700a8ab6: 9805         	ldr	r0, [sp, #0x14]
700a8ab8: b108         	cbz	r0, 0x700a8abe <Udma_chOpen+0x12e> @ imm = #0x2
700a8aba: e7ff         	b	0x700a8abc <Udma_chOpen+0x12c> @ imm = #-0x2
700a8abc: e7ff         	b	0x700a8abe <Udma_chOpen+0x12e> @ imm = #-0x2
700a8abe: e7ff         	b	0x700a8ac0 <Udma_chOpen+0x130> @ imm = #-0x2
700a8ac0: 9805         	ldr	r0, [sp, #0x14]
700a8ac2: b940         	cbnz	r0, 0x700a8ad6 <Udma_chOpen+0x146> @ imm = #0x10
700a8ac4: e7ff         	b	0x700a8ac6 <Udma_chOpen+0x136> @ imm = #-0x2
700a8ac6: 9902         	ldr	r1, [sp, #0x8]
700a8ac8: f64a 30cd    	movw	r0, #0xabcd
700a8acc: f6ca 30dc    	movt	r0, #0xabdc
700a8ad0: f8c1 0244    	str.w	r0, [r1, #0x244]
700a8ad4: e00d         	b	0x700a8af2 <Udma_chOpen+0x162> @ imm = #0x1a
700a8ad6: 9803         	ldr	r0, [sp, #0xc]
700a8ad8: 2801         	cmp	r0, #0x1
700a8ada: d109         	bne	0x700a8af0 <Udma_chOpen+0x160> @ imm = #0x12
700a8adc: e7ff         	b	0x700a8ade <Udma_chOpen+0x14e> @ imm = #-0x2
700a8ade: 9802         	ldr	r0, [sp, #0x8]
700a8ae0: f7fd fcae    	bl	0x700a6440 <Udma_chFreeResource> @ imm = #-0x26a4
700a8ae4: 9004         	str	r0, [sp, #0x10]
700a8ae6: 9804         	ldr	r0, [sp, #0x10]
700a8ae8: b108         	cbz	r0, 0x700a8aee <Udma_chOpen+0x15e> @ imm = #0x2
700a8aea: e7ff         	b	0x700a8aec <Udma_chOpen+0x15c> @ imm = #-0x2
700a8aec: e7ff         	b	0x700a8aee <Udma_chOpen+0x15e> @ imm = #-0x2
700a8aee: e7ff         	b	0x700a8af0 <Udma_chOpen+0x160> @ imm = #-0x2
700a8af0: e7ff         	b	0x700a8af2 <Udma_chOpen+0x162> @ imm = #-0x2
700a8af2: 9805         	ldr	r0, [sp, #0x14]
700a8af4: b00a         	add	sp, #0x28
700a8af6: bd80         	pop	{r7, pc}
		...

700a8b00 <Sciclient_pmQueryModuleClkFreq>:
700a8b00: b580         	push	{r7, lr}
700a8b02: b09c         	sub	sp, #0x70
700a8b04: f8dd c07c    	ldr.w	r12, [sp, #0x7c]
700a8b08: f8dd c078    	ldr.w	r12, [sp, #0x78]
700a8b0c: 901b         	str	r0, [sp, #0x6c]
700a8b0e: 911a         	str	r1, [sp, #0x68]
700a8b10: 9319         	str	r3, [sp, #0x64]
700a8b12: 9218         	str	r2, [sp, #0x60]
700a8b14: 2000         	movs	r0, #0x0
700a8b16: 9017         	str	r0, [sp, #0x5c]
700a8b18: 981b         	ldr	r0, [sp, #0x6c]
700a8b1a: f8cd 003b    	str.w	r0, [sp, #0x3b]
700a8b1e: 9818         	ldr	r0, [sp, #0x60]
700a8b20: 9919         	ldr	r1, [sp, #0x64]
700a8b22: f8cd 1043    	str.w	r1, [sp, #0x43]
700a8b26: f8cd 003f    	str.w	r0, [sp, #0x3f]
700a8b2a: 9818         	ldr	r0, [sp, #0x60]
700a8b2c: 9919         	ldr	r1, [sp, #0x64]
700a8b2e: f8cd 104b    	str.w	r1, [sp, #0x4b]
700a8b32: f8cd 0047    	str.w	r0, [sp, #0x47]
700a8b36: 9818         	ldr	r0, [sp, #0x60]
700a8b38: 9919         	ldr	r1, [sp, #0x64]
700a8b3a: f8cd 1053    	str.w	r1, [sp, #0x53]
700a8b3e: f8cd 004f    	str.w	r0, [sp, #0x4f]
700a8b42: 9b18         	ldr	r3, [sp, #0x60]
700a8b44: 9819         	ldr	r0, [sp, #0x64]
700a8b46: f64c 41cd    	movw	r1, #0xcccd
700a8b4a: f6cc 41cc    	movt	r1, #0xcccc
700a8b4e: fba3 2e01    	umull	r2, lr, r3, r1
700a8b52: f04f 3ccc    	mov.w	r12, #0xcccccccc
700a8b56: fb03 e30c    	mla	r3, r3, r12, lr
700a8b5a: fb00 3101    	mla	r1, r0, r1, r3
700a8b5e: ea4f 70c2    	lsl.w	r0, r2, #0x1f
700a8b62: ea40 0051    	orr.w	r0, r0, r1, lsr #1
700a8b66: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a8b6a: ea41 0152    	orr.w	r1, r1, r2, lsr #1
700a8b6e: f649 129a    	movw	r2, #0x999a
700a8b72: f6c9 1299    	movt	r2, #0x9999
700a8b76: 1a89         	subs	r1, r1, r2
700a8b78: f649 1199    	movw	r1, #0x9999
700a8b7c: f6c1 1199    	movt	r1, #0x1999
700a8b80: 4188         	sbcs	r0, r1
700a8b82: d32b         	blo	0x700a8bdc <Sciclient_pmQueryModuleClkFreq+0xdc> @ imm = #0x56
700a8b84: e7ff         	b	0x700a8b86 <Sciclient_pmQueryModuleClkFreq+0x86> @ imm = #-0x2
700a8b86: 9918         	ldr	r1, [sp, #0x60]
700a8b88: 9819         	ldr	r0, [sp, #0x64]
700a8b8a: 084a         	lsrs	r2, r1, #0x1
700a8b8c: ea42 72c0    	orr.w	r2, r2, r0, lsl #31
700a8b90: eb12 0250    	adds.w	r2, r2, r0, lsr #1
700a8b94: f142 0200    	adc	r2, r2, #0x0
700a8b98: f64c 43cd    	movw	r3, #0xcccd
700a8b9c: f6cc 43cc    	movt	r3, #0xcccc
700a8ba0: fba2 3c03    	umull	r3, r12, r2, r3
700a8ba4: f02c 0303    	bic	r3, r12, #0x3
700a8ba8: eb03 039c    	add.w	r3, r3, r12, lsr #2
700a8bac: 1ad3         	subs	r3, r2, r3
700a8bae: f001 0201    	and	r2, r1, #0x1
700a8bb2: ea42 0243    	orr.w	r2, r2, r3, lsl #1
700a8bb6: 1a89         	subs	r1, r1, r2
700a8bb8: f160 0000    	sbc	r0, r0, #0x0
700a8bbc: f8cd 103f    	str.w	r1, [sp, #0x3f]
700a8bc0: f8cd 0043    	str.w	r0, [sp, #0x43]
700a8bc4: f8dd 103f    	ldr.w	r1, [sp, #0x3f]
700a8bc8: f8dd 0043    	ldr.w	r0, [sp, #0x43]
700a8bcc: 310a         	adds	r1, #0xa
700a8bce: f140 0000    	adc	r0, r0, #0x0
700a8bd2: f8cd 104f    	str.w	r1, [sp, #0x4f]
700a8bd6: f8cd 0053    	str.w	r0, [sp, #0x53]
700a8bda: e7ff         	b	0x700a8bdc <Sciclient_pmQueryModuleClkFreq+0xdc> @ imm = #-0x2
700a8bdc: 981a         	ldr	r0, [sp, #0x68]
700a8bde: 28ff         	cmp	r0, #0xff
700a8be0: d306         	blo	0x700a8bf0 <Sciclient_pmQueryModuleClkFreq+0xf0> @ imm = #0xc
700a8be2: e7ff         	b	0x700a8be4 <Sciclient_pmQueryModuleClkFreq+0xe4> @ imm = #-0x2
700a8be4: 981a         	ldr	r0, [sp, #0x68]
700a8be6: 9016         	str	r0, [sp, #0x58]
700a8be8: 20ff         	movs	r0, #0xff
700a8bea: f88d 0057    	strb.w	r0, [sp, #0x57]
700a8bee: e003         	b	0x700a8bf8 <Sciclient_pmQueryModuleClkFreq+0xf8> @ imm = #0x6
700a8bf0: 981a         	ldr	r0, [sp, #0x68]
700a8bf2: f88d 0057    	strb.w	r0, [sp, #0x57]
700a8bf6: e7ff         	b	0x700a8bf8 <Sciclient_pmQueryModuleClkFreq+0xf8> @ imm = #-0x2
700a8bf8: 2000         	movs	r0, #0x0
700a8bfa: 900b         	str	r0, [sp, #0x2c]
700a8bfc: 900a         	str	r0, [sp, #0x28]
700a8bfe: 9009         	str	r0, [sp, #0x24]
700a8c00: 9008         	str	r0, [sp, #0x20]
700a8c02: f240 110d    	movw	r1, #0x10d
700a8c06: f8ad 100c    	strh.w	r1, [sp, #0xc]
700a8c0a: 2102         	movs	r1, #0x2
700a8c0c: 9104         	str	r1, [sp, #0x10]
700a8c0e: f10d 0133    	add.w	r1, sp, #0x33
700a8c12: 9105         	str	r1, [sp, #0x14]
700a8c14: 2129         	movs	r1, #0x29
700a8c16: 9106         	str	r1, [sp, #0x18]
700a8c18: 991f         	ldr	r1, [sp, #0x7c]
700a8c1a: 9107         	str	r1, [sp, #0x1c]
700a8c1c: 9000         	str	r0, [sp]
700a8c1e: a808         	add	r0, sp, #0x20
700a8c20: 9001         	str	r0, [sp, #0x4]
700a8c22: 2010         	movs	r0, #0x10
700a8c24: 9002         	str	r0, [sp, #0x8]
700a8c26: a803         	add	r0, sp, #0xc
700a8c28: 4669         	mov	r1, sp
700a8c2a: f7fb f921    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0x4dbe
700a8c2e: 9017         	str	r0, [sp, #0x5c]
700a8c30: 9817         	ldr	r0, [sp, #0x5c]
700a8c32: b930         	cbnz	r0, 0x700a8c42 <Sciclient_pmQueryModuleClkFreq+0x142> @ imm = #0xc
700a8c34: e7ff         	b	0x700a8c36 <Sciclient_pmQueryModuleClkFreq+0x136> @ imm = #-0x2
700a8c36: 9800         	ldr	r0, [sp]
700a8c38: f000 0002    	and	r0, r0, #0x2
700a8c3c: 2802         	cmp	r0, #0x2
700a8c3e: d004         	beq	0x700a8c4a <Sciclient_pmQueryModuleClkFreq+0x14a> @ imm = #0x8
700a8c40: e7ff         	b	0x700a8c42 <Sciclient_pmQueryModuleClkFreq+0x142> @ imm = #-0x2
700a8c42: f04f 30ff    	mov.w	r0, #0xffffffff
700a8c46: 9017         	str	r0, [sp, #0x5c]
700a8c48: e7ff         	b	0x700a8c4a <Sciclient_pmQueryModuleClkFreq+0x14a> @ imm = #-0x2
700a8c4a: 9817         	ldr	r0, [sp, #0x5c]
700a8c4c: b930         	cbnz	r0, 0x700a8c5c <Sciclient_pmQueryModuleClkFreq+0x15c> @ imm = #0xc
700a8c4e: e7ff         	b	0x700a8c50 <Sciclient_pmQueryModuleClkFreq+0x150> @ imm = #-0x2
700a8c50: 980a         	ldr	r0, [sp, #0x28]
700a8c52: 9a0b         	ldr	r2, [sp, #0x2c]
700a8c54: 991e         	ldr	r1, [sp, #0x78]
700a8c56: 604a         	str	r2, [r1, #0x4]
700a8c58: 6008         	str	r0, [r1]
700a8c5a: e7ff         	b	0x700a8c5c <Sciclient_pmQueryModuleClkFreq+0x15c> @ imm = #-0x2
700a8c5c: 9817         	ldr	r0, [sp, #0x5c]
700a8c5e: b01c         	add	sp, #0x70
700a8c60: bd80         	pop	{r7, pc}
		...
700a8c6e: 0000         	movs	r0, r0

700a8c70 <_tx_mutex_prioritize>:
700a8c70: b580         	push	{r7, lr}
700a8c72: b08a         	sub	sp, #0x28
700a8c74: 9009         	str	r0, [sp, #0x24]
700a8c76: f7fa ec8e    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x56e4
700a8c7a: 9008         	str	r0, [sp, #0x20]
700a8c7c: 9809         	ldr	r0, [sp, #0x24]
700a8c7e: 69c0         	ldr	r0, [r0, #0x1c]
700a8c80: 9004         	str	r0, [sp, #0x10]
700a8c82: 9804         	ldr	r0, [sp, #0x10]
700a8c84: 2801         	cmp	r0, #0x1
700a8c86: d804         	bhi	0x700a8c92 <_tx_mutex_prioritize+0x22> @ imm = #0x8
700a8c88: e7ff         	b	0x700a8c8a <_tx_mutex_prioritize+0x1a> @ imm = #-0x2
700a8c8a: 9808         	ldr	r0, [sp, #0x20]
700a8c8c: f7f9 edfc    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x6408
700a8c90: e09a         	b	0x700a8dc8 <_tx_mutex_prioritize+0x158> @ imm = #0x134
700a8c92: 9804         	ldr	r0, [sp, #0x10]
700a8c94: 2802         	cmp	r0, #0x2
700a8c96: d115         	bne	0x700a8cc4 <_tx_mutex_prioritize+0x54> @ imm = #0x2a
700a8c98: e7ff         	b	0x700a8c9a <_tx_mutex_prioritize+0x2a> @ imm = #-0x2
700a8c9a: 9809         	ldr	r0, [sp, #0x24]
700a8c9c: 6980         	ldr	r0, [r0, #0x18]
700a8c9e: 9005         	str	r0, [sp, #0x14]
700a8ca0: 9805         	ldr	r0, [sp, #0x14]
700a8ca2: 6f40         	ldr	r0, [r0, #0x74]
700a8ca4: 9003         	str	r0, [sp, #0xc]
700a8ca6: 9803         	ldr	r0, [sp, #0xc]
700a8ca8: 6b00         	ldr	r0, [r0, #0x30]
700a8caa: 9905         	ldr	r1, [sp, #0x14]
700a8cac: 6b09         	ldr	r1, [r1, #0x30]
700a8cae: 4288         	cmp	r0, r1
700a8cb0: d204         	bhs	0x700a8cbc <_tx_mutex_prioritize+0x4c> @ imm = #0x8
700a8cb2: e7ff         	b	0x700a8cb4 <_tx_mutex_prioritize+0x44> @ imm = #-0x2
700a8cb4: 9803         	ldr	r0, [sp, #0xc]
700a8cb6: 9909         	ldr	r1, [sp, #0x24]
700a8cb8: 6188         	str	r0, [r1, #0x18]
700a8cba: e7ff         	b	0x700a8cbc <_tx_mutex_prioritize+0x4c> @ imm = #-0x2
700a8cbc: 9808         	ldr	r0, [sp, #0x20]
700a8cbe: f7f9 ede4    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x6438
700a8cc2: e080         	b	0x700a8dc6 <_tx_mutex_prioritize+0x156> @ imm = #0x100
700a8cc4: 9809         	ldr	r0, [sp, #0x24]
700a8cc6: 6980         	ldr	r0, [r0, #0x18]
700a8cc8: 9005         	str	r0, [sp, #0x14]
700a8cca: 9805         	ldr	r0, [sp, #0x14]
700a8ccc: 9006         	str	r0, [sp, #0x18]
700a8cce: 9806         	ldr	r0, [sp, #0x18]
700a8cd0: 6f40         	ldr	r0, [r0, #0x74]
700a8cd2: 9007         	str	r0, [sp, #0x1c]
700a8cd4: f64a 41fc    	movw	r1, #0xacfc
700a8cd8: f2c7 0108    	movt	r1, #0x7008
700a8cdc: 6808         	ldr	r0, [r1]
700a8cde: 3001         	adds	r0, #0x1
700a8ce0: 6008         	str	r0, [r1]
700a8ce2: 2000         	movs	r0, #0x0
700a8ce4: 9001         	str	r0, [sp, #0x4]
700a8ce6: e7ff         	b	0x700a8ce8 <_tx_mutex_prioritize+0x78> @ imm = #-0x2
700a8ce8: 9807         	ldr	r0, [sp, #0x1c]
700a8cea: 6b00         	ldr	r0, [r0, #0x30]
700a8cec: 9906         	ldr	r1, [sp, #0x18]
700a8cee: 6b09         	ldr	r1, [r1, #0x30]
700a8cf0: 4288         	cmp	r0, r1
700a8cf2: d203         	bhs	0x700a8cfc <_tx_mutex_prioritize+0x8c> @ imm = #0x6
700a8cf4: e7ff         	b	0x700a8cf6 <_tx_mutex_prioritize+0x86> @ imm = #-0x2
700a8cf6: 9807         	ldr	r0, [sp, #0x1c]
700a8cf8: 9006         	str	r0, [sp, #0x18]
700a8cfa: e7ff         	b	0x700a8cfc <_tx_mutex_prioritize+0x8c> @ imm = #-0x2
700a8cfc: 9808         	ldr	r0, [sp, #0x20]
700a8cfe: f7f9 edc4    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x6478
700a8d02: f7fa ec48    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x5770
700a8d06: 9008         	str	r0, [sp, #0x20]
700a8d08: 9805         	ldr	r0, [sp, #0x14]
700a8d0a: 9909         	ldr	r1, [sp, #0x24]
700a8d0c: 6989         	ldr	r1, [r1, #0x18]
700a8d0e: 4288         	cmp	r0, r1
700a8d10: d003         	beq	0x700a8d1a <_tx_mutex_prioritize+0xaa> @ imm = #0x6
700a8d12: e7ff         	b	0x700a8d14 <_tx_mutex_prioritize+0xa4> @ imm = #-0x2
700a8d14: 2001         	movs	r0, #0x1
700a8d16: 9001         	str	r0, [sp, #0x4]
700a8d18: e009         	b	0x700a8d2e <_tx_mutex_prioritize+0xbe> @ imm = #0x12
700a8d1a: 9804         	ldr	r0, [sp, #0x10]
700a8d1c: 9909         	ldr	r1, [sp, #0x24]
700a8d1e: 69c9         	ldr	r1, [r1, #0x1c]
700a8d20: 4288         	cmp	r0, r1
700a8d22: d003         	beq	0x700a8d2c <_tx_mutex_prioritize+0xbc> @ imm = #0x6
700a8d24: e7ff         	b	0x700a8d26 <_tx_mutex_prioritize+0xb6> @ imm = #-0x2
700a8d26: 2001         	movs	r0, #0x1
700a8d28: 9001         	str	r0, [sp, #0x4]
700a8d2a: e7ff         	b	0x700a8d2c <_tx_mutex_prioritize+0xbc> @ imm = #-0x2
700a8d2c: e7ff         	b	0x700a8d2e <_tx_mutex_prioritize+0xbe> @ imm = #-0x2
700a8d2e: 9801         	ldr	r0, [sp, #0x4]
700a8d30: b920         	cbnz	r0, 0x700a8d3c <_tx_mutex_prioritize+0xcc> @ imm = #0x8
700a8d32: e7ff         	b	0x700a8d34 <_tx_mutex_prioritize+0xc4> @ imm = #-0x2
700a8d34: 9807         	ldr	r0, [sp, #0x1c]
700a8d36: 6f40         	ldr	r0, [r0, #0x74]
700a8d38: 9007         	str	r0, [sp, #0x1c]
700a8d3a: e00d         	b	0x700a8d58 <_tx_mutex_prioritize+0xe8> @ imm = #0x1a
700a8d3c: 9809         	ldr	r0, [sp, #0x24]
700a8d3e: 6980         	ldr	r0, [r0, #0x18]
700a8d40: 9005         	str	r0, [sp, #0x14]
700a8d42: 9809         	ldr	r0, [sp, #0x24]
700a8d44: 69c0         	ldr	r0, [r0, #0x1c]
700a8d46: 9004         	str	r0, [sp, #0x10]
700a8d48: 9805         	ldr	r0, [sp, #0x14]
700a8d4a: 9006         	str	r0, [sp, #0x18]
700a8d4c: 9806         	ldr	r0, [sp, #0x18]
700a8d4e: 6f40         	ldr	r0, [r0, #0x74]
700a8d50: 9007         	str	r0, [sp, #0x1c]
700a8d52: 2000         	movs	r0, #0x0
700a8d54: 9001         	str	r0, [sp, #0x4]
700a8d56: e7ff         	b	0x700a8d58 <_tx_mutex_prioritize+0xe8> @ imm = #-0x2
700a8d58: e7ff         	b	0x700a8d5a <_tx_mutex_prioritize+0xea> @ imm = #-0x2
700a8d5a: 9807         	ldr	r0, [sp, #0x1c]
700a8d5c: 9905         	ldr	r1, [sp, #0x14]
700a8d5e: 4288         	cmp	r0, r1
700a8d60: d1c2         	bne	0x700a8ce8 <_tx_mutex_prioritize+0x78> @ imm = #-0x7c
700a8d62: e7ff         	b	0x700a8d64 <_tx_mutex_prioritize+0xf4> @ imm = #-0x2
700a8d64: f64a 41fc    	movw	r1, #0xacfc
700a8d68: f2c7 0108    	movt	r1, #0x7008
700a8d6c: 6808         	ldr	r0, [r1]
700a8d6e: 3801         	subs	r0, #0x1
700a8d70: 6008         	str	r0, [r1]
700a8d72: 9806         	ldr	r0, [sp, #0x18]
700a8d74: 9905         	ldr	r1, [sp, #0x14]
700a8d76: 4288         	cmp	r0, r1
700a8d78: d01f         	beq	0x700a8dba <_tx_mutex_prioritize+0x14a> @ imm = #0x3e
700a8d7a: e7ff         	b	0x700a8d7c <_tx_mutex_prioritize+0x10c> @ imm = #-0x2
700a8d7c: 9806         	ldr	r0, [sp, #0x18]
700a8d7e: 6f40         	ldr	r0, [r0, #0x74]
700a8d80: 9003         	str	r0, [sp, #0xc]
700a8d82: 9806         	ldr	r0, [sp, #0x18]
700a8d84: 6f80         	ldr	r0, [r0, #0x78]
700a8d86: 9002         	str	r0, [sp, #0x8]
700a8d88: 9802         	ldr	r0, [sp, #0x8]
700a8d8a: 9903         	ldr	r1, [sp, #0xc]
700a8d8c: 6788         	str	r0, [r1, #0x78]
700a8d8e: 9803         	ldr	r0, [sp, #0xc]
700a8d90: 9902         	ldr	r1, [sp, #0x8]
700a8d92: 6748         	str	r0, [r1, #0x74]
700a8d94: 9805         	ldr	r0, [sp, #0x14]
700a8d96: 6f80         	ldr	r0, [r0, #0x78]
700a8d98: 9002         	str	r0, [sp, #0x8]
700a8d9a: 9805         	ldr	r0, [sp, #0x14]
700a8d9c: 9906         	ldr	r1, [sp, #0x18]
700a8d9e: 6748         	str	r0, [r1, #0x74]
700a8da0: 9802         	ldr	r0, [sp, #0x8]
700a8da2: 9906         	ldr	r1, [sp, #0x18]
700a8da4: 6788         	str	r0, [r1, #0x78]
700a8da6: 9806         	ldr	r0, [sp, #0x18]
700a8da8: 9902         	ldr	r1, [sp, #0x8]
700a8daa: 6748         	str	r0, [r1, #0x74]
700a8dac: 9806         	ldr	r0, [sp, #0x18]
700a8dae: 9905         	ldr	r1, [sp, #0x14]
700a8db0: 6788         	str	r0, [r1, #0x78]
700a8db2: 9806         	ldr	r0, [sp, #0x18]
700a8db4: 9909         	ldr	r1, [sp, #0x24]
700a8db6: 6188         	str	r0, [r1, #0x18]
700a8db8: e7ff         	b	0x700a8dba <_tx_mutex_prioritize+0x14a> @ imm = #-0x2
700a8dba: 9808         	ldr	r0, [sp, #0x20]
700a8dbc: f7f9 ed64    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x6538
700a8dc0: f00a fc0e    	bl	0x700b35e0 <_tx_thread_system_preempt_check> @ imm = #0xa81c
700a8dc4: e7ff         	b	0x700a8dc6 <_tx_mutex_prioritize+0x156> @ imm = #-0x2
700a8dc6: e7ff         	b	0x700a8dc8 <_tx_mutex_prioritize+0x158> @ imm = #-0x2
700a8dc8: 2000         	movs	r0, #0x0
700a8dca: b00a         	add	sp, #0x28
700a8dcc: bd80         	pop	{r7, pc}
700a8dce: 0000         	movs	r0, r0

700a8dd0 <Udma_rmAllocMappedRxCh>:
700a8dd0: b580         	push	{r7, lr}
700a8dd2: b08a         	sub	sp, #0x28
700a8dd4: 9009         	str	r0, [sp, #0x24]
700a8dd6: 9108         	str	r1, [sp, #0x20]
700a8dd8: 9207         	str	r2, [sp, #0x1c]
700a8dda: 2000         	movs	r0, #0x0
700a8ddc: f6cf 70ff    	movt	r0, #0xffff
700a8de0: 9006         	str	r0, [sp, #0x18]
700a8de2: 9808         	ldr	r0, [sp, #0x20]
700a8de4: f500 70ea    	add.w	r0, r0, #0x1d4
700a8de8: 9001         	str	r0, [sp, #0x4]
700a8dea: 9808         	ldr	r0, [sp, #0x20]
700a8dec: f500 609f    	add.w	r0, r0, #0x4f8
700a8df0: f04f 31ff    	mov.w	r1, #0xffffffff
700a8df4: f009 ff1c    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x9e38
700a8df8: 9809         	ldr	r0, [sp, #0x24]
700a8dfa: 2101         	movs	r1, #0x1
700a8dfc: f6cf 71ff    	movt	r1, #0xffff
700a8e00: 4288         	cmp	r0, r1
700a8e02: d142         	bne	0x700a8e8a <Udma_rmAllocMappedRxCh+0xba> @ imm = #0x84
700a8e04: e7ff         	b	0x700a8e06 <Udma_rmAllocMappedRxCh+0x36> @ imm = #-0x2
700a8e06: 2000         	movs	r0, #0x0
700a8e08: 9005         	str	r0, [sp, #0x14]
700a8e0a: e7ff         	b	0x700a8e0c <Udma_rmAllocMappedRxCh+0x3c> @ imm = #-0x2
700a8e0c: 9805         	ldr	r0, [sp, #0x14]
700a8e0e: 9901         	ldr	r1, [sp, #0x4]
700a8e10: 9a07         	ldr	r2, [sp, #0x1c]
700a8e12: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8e16: 6f89         	ldr	r1, [r1, #0x78]
700a8e18: 4288         	cmp	r0, r1
700a8e1a: d235         	bhs	0x700a8e88 <Udma_rmAllocMappedRxCh+0xb8> @ imm = #0x6a
700a8e1c: e7ff         	b	0x700a8e1e <Udma_rmAllocMappedRxCh+0x4e> @ imm = #-0x2
700a8e1e: 9805         	ldr	r0, [sp, #0x14]
700a8e20: 0940         	lsrs	r0, r0, #0x5
700a8e22: 9004         	str	r0, [sp, #0x10]
700a8e24: 9805         	ldr	r0, [sp, #0x14]
700a8e26: 9904         	ldr	r1, [sp, #0x10]
700a8e28: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8e2c: 9003         	str	r0, [sp, #0xc]
700a8e2e: 9903         	ldr	r1, [sp, #0xc]
700a8e30: 2001         	movs	r0, #0x1
700a8e32: 4088         	lsls	r0, r1
700a8e34: 9002         	str	r0, [sp, #0x8]
700a8e36: 9808         	ldr	r0, [sp, #0x20]
700a8e38: 9907         	ldr	r1, [sp, #0x1c]
700a8e3a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8e3e: 9904         	ldr	r1, [sp, #0x10]
700a8e40: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8e44: f8d0 0334    	ldr.w	r0, [r0, #0x334]
700a8e48: 9902         	ldr	r1, [sp, #0x8]
700a8e4a: 4008         	ands	r0, r1
700a8e4c: 4288         	cmp	r0, r1
700a8e4e: d116         	bne	0x700a8e7e <Udma_rmAllocMappedRxCh+0xae> @ imm = #0x2c
700a8e50: e7ff         	b	0x700a8e52 <Udma_rmAllocMappedRxCh+0x82> @ imm = #-0x2
700a8e52: 9a02         	ldr	r2, [sp, #0x8]
700a8e54: 9808         	ldr	r0, [sp, #0x20]
700a8e56: 9907         	ldr	r1, [sp, #0x1c]
700a8e58: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8e5c: 9904         	ldr	r1, [sp, #0x10]
700a8e5e: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8e62: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700a8e66: 4390         	bics	r0, r2
700a8e68: f8c1 0334    	str.w	r0, [r1, #0x334]
700a8e6c: 9805         	ldr	r0, [sp, #0x14]
700a8e6e: 9901         	ldr	r1, [sp, #0x4]
700a8e70: 9a07         	ldr	r2, [sp, #0x1c]
700a8e72: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8e76: 6e89         	ldr	r1, [r1, #0x68]
700a8e78: 4408         	add	r0, r1
700a8e7a: 9006         	str	r0, [sp, #0x18]
700a8e7c: e004         	b	0x700a8e88 <Udma_rmAllocMappedRxCh+0xb8> @ imm = #0x8
700a8e7e: e7ff         	b	0x700a8e80 <Udma_rmAllocMappedRxCh+0xb0> @ imm = #-0x2
700a8e80: 9805         	ldr	r0, [sp, #0x14]
700a8e82: 3001         	adds	r0, #0x1
700a8e84: 9005         	str	r0, [sp, #0x14]
700a8e86: e7c1         	b	0x700a8e0c <Udma_rmAllocMappedRxCh+0x3c> @ imm = #-0x7e
700a8e88: e047         	b	0x700a8f1a <Udma_rmAllocMappedRxCh+0x14a> @ imm = #0x8e
700a8e8a: 9809         	ldr	r0, [sp, #0x24]
700a8e8c: 9901         	ldr	r1, [sp, #0x4]
700a8e8e: 9a07         	ldr	r2, [sp, #0x1c]
700a8e90: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8e94: 6e89         	ldr	r1, [r1, #0x68]
700a8e96: 4288         	cmp	r0, r1
700a8e98: d33e         	blo	0x700a8f18 <Udma_rmAllocMappedRxCh+0x148> @ imm = #0x7c
700a8e9a: e7ff         	b	0x700a8e9c <Udma_rmAllocMappedRxCh+0xcc> @ imm = #-0x2
700a8e9c: 9809         	ldr	r0, [sp, #0x24]
700a8e9e: 9901         	ldr	r1, [sp, #0x4]
700a8ea0: 9a07         	ldr	r2, [sp, #0x1c]
700a8ea2: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a8ea6: 6e91         	ldr	r1, [r2, #0x68]
700a8ea8: 6f92         	ldr	r2, [r2, #0x78]
700a8eaa: 4411         	add	r1, r2
700a8eac: 4288         	cmp	r0, r1
700a8eae: d233         	bhs	0x700a8f18 <Udma_rmAllocMappedRxCh+0x148> @ imm = #0x66
700a8eb0: e7ff         	b	0x700a8eb2 <Udma_rmAllocMappedRxCh+0xe2> @ imm = #-0x2
700a8eb2: 9809         	ldr	r0, [sp, #0x24]
700a8eb4: 9901         	ldr	r1, [sp, #0x4]
700a8eb6: 9a07         	ldr	r2, [sp, #0x1c]
700a8eb8: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8ebc: 6e89         	ldr	r1, [r1, #0x68]
700a8ebe: 1a40         	subs	r0, r0, r1
700a8ec0: 9005         	str	r0, [sp, #0x14]
700a8ec2: 9805         	ldr	r0, [sp, #0x14]
700a8ec4: 0940         	lsrs	r0, r0, #0x5
700a8ec6: 9004         	str	r0, [sp, #0x10]
700a8ec8: 9805         	ldr	r0, [sp, #0x14]
700a8eca: 9904         	ldr	r1, [sp, #0x10]
700a8ecc: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8ed0: 9003         	str	r0, [sp, #0xc]
700a8ed2: 9903         	ldr	r1, [sp, #0xc]
700a8ed4: 2001         	movs	r0, #0x1
700a8ed6: 4088         	lsls	r0, r1
700a8ed8: 9002         	str	r0, [sp, #0x8]
700a8eda: 9808         	ldr	r0, [sp, #0x20]
700a8edc: 9907         	ldr	r1, [sp, #0x1c]
700a8ede: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8ee2: 9904         	ldr	r1, [sp, #0x10]
700a8ee4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8ee8: f8d0 0334    	ldr.w	r0, [r0, #0x334]
700a8eec: 9902         	ldr	r1, [sp, #0x8]
700a8eee: 4008         	ands	r0, r1
700a8ef0: 4288         	cmp	r0, r1
700a8ef2: d110         	bne	0x700a8f16 <Udma_rmAllocMappedRxCh+0x146> @ imm = #0x20
700a8ef4: e7ff         	b	0x700a8ef6 <Udma_rmAllocMappedRxCh+0x126> @ imm = #-0x2
700a8ef6: 9a02         	ldr	r2, [sp, #0x8]
700a8ef8: 9808         	ldr	r0, [sp, #0x20]
700a8efa: 9907         	ldr	r1, [sp, #0x1c]
700a8efc: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8f00: 9904         	ldr	r1, [sp, #0x10]
700a8f02: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8f06: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700a8f0a: 4390         	bics	r0, r2
700a8f0c: f8c1 0334    	str.w	r0, [r1, #0x334]
700a8f10: 9809         	ldr	r0, [sp, #0x24]
700a8f12: 9006         	str	r0, [sp, #0x18]
700a8f14: e7ff         	b	0x700a8f16 <Udma_rmAllocMappedRxCh+0x146> @ imm = #-0x2
700a8f16: e7ff         	b	0x700a8f18 <Udma_rmAllocMappedRxCh+0x148> @ imm = #-0x2
700a8f18: e7ff         	b	0x700a8f1a <Udma_rmAllocMappedRxCh+0x14a> @ imm = #-0x2
700a8f1a: 9808         	ldr	r0, [sp, #0x20]
700a8f1c: f500 609f    	add.w	r0, r0, #0x4f8
700a8f20: f00a ff16    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0xae2c
700a8f24: 9806         	ldr	r0, [sp, #0x18]
700a8f26: b00a         	add	sp, #0x28
700a8f28: bd80         	pop	{r7, pc}
700a8f2a: 0000         	movs	r0, r0
700a8f2c: 0000         	movs	r0, r0
700a8f2e: 0000         	movs	r0, r0

700a8f30 <Udma_rmAllocMappedTxCh>:
700a8f30: b580         	push	{r7, lr}
700a8f32: b08a         	sub	sp, #0x28
700a8f34: 9009         	str	r0, [sp, #0x24]
700a8f36: 9108         	str	r1, [sp, #0x20]
700a8f38: 9207         	str	r2, [sp, #0x1c]
700a8f3a: 2000         	movs	r0, #0x0
700a8f3c: f6cf 70ff    	movt	r0, #0xffff
700a8f40: 9006         	str	r0, [sp, #0x18]
700a8f42: 9808         	ldr	r0, [sp, #0x20]
700a8f44: f500 70ea    	add.w	r0, r0, #0x1d4
700a8f48: 9001         	str	r0, [sp, #0x4]
700a8f4a: 9808         	ldr	r0, [sp, #0x20]
700a8f4c: f500 609f    	add.w	r0, r0, #0x4f8
700a8f50: f04f 31ff    	mov.w	r1, #0xffffffff
700a8f54: f009 fe6c    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x9cd8
700a8f58: 9809         	ldr	r0, [sp, #0x24]
700a8f5a: 2101         	movs	r1, #0x1
700a8f5c: f6cf 71ff    	movt	r1, #0xffff
700a8f60: 4288         	cmp	r0, r1
700a8f62: d142         	bne	0x700a8fea <Udma_rmAllocMappedTxCh+0xba> @ imm = #0x84
700a8f64: e7ff         	b	0x700a8f66 <Udma_rmAllocMappedTxCh+0x36> @ imm = #-0x2
700a8f66: 2000         	movs	r0, #0x0
700a8f68: 9005         	str	r0, [sp, #0x14]
700a8f6a: e7ff         	b	0x700a8f6c <Udma_rmAllocMappedTxCh+0x3c> @ imm = #-0x2
700a8f6c: 9805         	ldr	r0, [sp, #0x14]
700a8f6e: 9901         	ldr	r1, [sp, #0x4]
700a8f70: 9a07         	ldr	r2, [sp, #0x1c]
700a8f72: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8f76: 6d89         	ldr	r1, [r1, #0x58]
700a8f78: 4288         	cmp	r0, r1
700a8f7a: d235         	bhs	0x700a8fe8 <Udma_rmAllocMappedTxCh+0xb8> @ imm = #0x6a
700a8f7c: e7ff         	b	0x700a8f7e <Udma_rmAllocMappedTxCh+0x4e> @ imm = #-0x2
700a8f7e: 9805         	ldr	r0, [sp, #0x14]
700a8f80: 0940         	lsrs	r0, r0, #0x5
700a8f82: 9004         	str	r0, [sp, #0x10]
700a8f84: 9805         	ldr	r0, [sp, #0x14]
700a8f86: 9904         	ldr	r1, [sp, #0x10]
700a8f88: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8f8c: 9003         	str	r0, [sp, #0xc]
700a8f8e: 9903         	ldr	r1, [sp, #0xc]
700a8f90: 2001         	movs	r0, #0x1
700a8f92: 4088         	lsls	r0, r1
700a8f94: 9002         	str	r0, [sp, #0x8]
700a8f96: 9808         	ldr	r0, [sp, #0x20]
700a8f98: 9907         	ldr	r1, [sp, #0x1c]
700a8f9a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8f9e: 9904         	ldr	r1, [sp, #0x10]
700a8fa0: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8fa4: f8d0 0324    	ldr.w	r0, [r0, #0x324]
700a8fa8: 9902         	ldr	r1, [sp, #0x8]
700a8faa: 4008         	ands	r0, r1
700a8fac: 4288         	cmp	r0, r1
700a8fae: d116         	bne	0x700a8fde <Udma_rmAllocMappedTxCh+0xae> @ imm = #0x2c
700a8fb0: e7ff         	b	0x700a8fb2 <Udma_rmAllocMappedTxCh+0x82> @ imm = #-0x2
700a8fb2: 9a02         	ldr	r2, [sp, #0x8]
700a8fb4: 9808         	ldr	r0, [sp, #0x20]
700a8fb6: 9907         	ldr	r1, [sp, #0x1c]
700a8fb8: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8fbc: 9904         	ldr	r1, [sp, #0x10]
700a8fbe: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8fc2: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700a8fc6: 4390         	bics	r0, r2
700a8fc8: f8c1 0324    	str.w	r0, [r1, #0x324]
700a8fcc: 9805         	ldr	r0, [sp, #0x14]
700a8fce: 9901         	ldr	r1, [sp, #0x4]
700a8fd0: 9a07         	ldr	r2, [sp, #0x1c]
700a8fd2: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8fd6: 6c89         	ldr	r1, [r1, #0x48]
700a8fd8: 4408         	add	r0, r1
700a8fda: 9006         	str	r0, [sp, #0x18]
700a8fdc: e004         	b	0x700a8fe8 <Udma_rmAllocMappedTxCh+0xb8> @ imm = #0x8
700a8fde: e7ff         	b	0x700a8fe0 <Udma_rmAllocMappedTxCh+0xb0> @ imm = #-0x2
700a8fe0: 9805         	ldr	r0, [sp, #0x14]
700a8fe2: 3001         	adds	r0, #0x1
700a8fe4: 9005         	str	r0, [sp, #0x14]
700a8fe6: e7c1         	b	0x700a8f6c <Udma_rmAllocMappedTxCh+0x3c> @ imm = #-0x7e
700a8fe8: e047         	b	0x700a907a <Udma_rmAllocMappedTxCh+0x14a> @ imm = #0x8e
700a8fea: 9809         	ldr	r0, [sp, #0x24]
700a8fec: 9901         	ldr	r1, [sp, #0x4]
700a8fee: 9a07         	ldr	r2, [sp, #0x1c]
700a8ff0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8ff4: 6c89         	ldr	r1, [r1, #0x48]
700a8ff6: 4288         	cmp	r0, r1
700a8ff8: d33e         	blo	0x700a9078 <Udma_rmAllocMappedTxCh+0x148> @ imm = #0x7c
700a8ffa: e7ff         	b	0x700a8ffc <Udma_rmAllocMappedTxCh+0xcc> @ imm = #-0x2
700a8ffc: 9809         	ldr	r0, [sp, #0x24]
700a8ffe: 9901         	ldr	r1, [sp, #0x4]
700a9000: 9a07         	ldr	r2, [sp, #0x1c]
700a9002: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a9006: 6c91         	ldr	r1, [r2, #0x48]
700a9008: 6d92         	ldr	r2, [r2, #0x58]
700a900a: 4411         	add	r1, r2
700a900c: 4288         	cmp	r0, r1
700a900e: d233         	bhs	0x700a9078 <Udma_rmAllocMappedTxCh+0x148> @ imm = #0x66
700a9010: e7ff         	b	0x700a9012 <Udma_rmAllocMappedTxCh+0xe2> @ imm = #-0x2
700a9012: 9809         	ldr	r0, [sp, #0x24]
700a9014: 9901         	ldr	r1, [sp, #0x4]
700a9016: 9a07         	ldr	r2, [sp, #0x1c]
700a9018: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a901c: 6c89         	ldr	r1, [r1, #0x48]
700a901e: 1a40         	subs	r0, r0, r1
700a9020: 9005         	str	r0, [sp, #0x14]
700a9022: 9805         	ldr	r0, [sp, #0x14]
700a9024: 0940         	lsrs	r0, r0, #0x5
700a9026: 9004         	str	r0, [sp, #0x10]
700a9028: 9805         	ldr	r0, [sp, #0x14]
700a902a: 9904         	ldr	r1, [sp, #0x10]
700a902c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9030: 9003         	str	r0, [sp, #0xc]
700a9032: 9903         	ldr	r1, [sp, #0xc]
700a9034: 2001         	movs	r0, #0x1
700a9036: 4088         	lsls	r0, r1
700a9038: 9002         	str	r0, [sp, #0x8]
700a903a: 9808         	ldr	r0, [sp, #0x20]
700a903c: 9907         	ldr	r1, [sp, #0x1c]
700a903e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9042: 9904         	ldr	r1, [sp, #0x10]
700a9044: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9048: f8d0 0324    	ldr.w	r0, [r0, #0x324]
700a904c: 9902         	ldr	r1, [sp, #0x8]
700a904e: 4008         	ands	r0, r1
700a9050: 4288         	cmp	r0, r1
700a9052: d110         	bne	0x700a9076 <Udma_rmAllocMappedTxCh+0x146> @ imm = #0x20
700a9054: e7ff         	b	0x700a9056 <Udma_rmAllocMappedTxCh+0x126> @ imm = #-0x2
700a9056: 9a02         	ldr	r2, [sp, #0x8]
700a9058: 9808         	ldr	r0, [sp, #0x20]
700a905a: 9907         	ldr	r1, [sp, #0x1c]
700a905c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9060: 9904         	ldr	r1, [sp, #0x10]
700a9062: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a9066: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700a906a: 4390         	bics	r0, r2
700a906c: f8c1 0324    	str.w	r0, [r1, #0x324]
700a9070: 9809         	ldr	r0, [sp, #0x24]
700a9072: 9006         	str	r0, [sp, #0x18]
700a9074: e7ff         	b	0x700a9076 <Udma_rmAllocMappedTxCh+0x146> @ imm = #-0x2
700a9076: e7ff         	b	0x700a9078 <Udma_rmAllocMappedTxCh+0x148> @ imm = #-0x2
700a9078: e7ff         	b	0x700a907a <Udma_rmAllocMappedTxCh+0x14a> @ imm = #-0x2
700a907a: 9808         	ldr	r0, [sp, #0x20]
700a907c: f500 609f    	add.w	r0, r0, #0x4f8
700a9080: f00a fe66    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0xaccc
700a9084: 9806         	ldr	r0, [sp, #0x18]
700a9086: b00a         	add	sp, #0x28
700a9088: bd80         	pop	{r7, pc}
700a908a: 0000         	movs	r0, r0
700a908c: 0000         	movs	r0, r0
700a908e: 0000         	movs	r0, r0

700a9090 <CSL_bcdmaChanOpGetChanStats>:
700a9090: b580         	push	{r7, lr}
700a9092: b088         	sub	sp, #0x20
700a9094: 9007         	str	r0, [sp, #0x1c]
700a9096: 9106         	str	r1, [sp, #0x18]
700a9098: 9205         	str	r2, [sp, #0x14]
700a909a: 9304         	str	r3, [sp, #0x10]
700a909c: 2000         	movs	r0, #0x0
700a909e: 9003         	str	r0, [sp, #0xc]
700a90a0: 9804         	ldr	r0, [sp, #0x10]
700a90a2: b920         	cbnz	r0, 0x700a90ae <CSL_bcdmaChanOpGetChanStats+0x1e> @ imm = #0x8
700a90a4: e7ff         	b	0x700a90a6 <CSL_bcdmaChanOpGetChanStats+0x16> @ imm = #-0x2
700a90a6: f06f 0001    	mvn	r0, #0x1
700a90aa: 9003         	str	r0, [sp, #0xc]
700a90ac: e099         	b	0x700a91e2 <CSL_bcdmaChanOpGetChanStats+0x152> @ imm = #0x132
700a90ae: 9804         	ldr	r0, [sp, #0x10]
700a90b0: 9002         	str	r0, [sp, #0x8]
700a90b2: 9806         	ldr	r0, [sp, #0x18]
700a90b4: 9001         	str	r0, [sp, #0x4]
700a90b6: b140         	cbz	r0, 0x700a90ca <CSL_bcdmaChanOpGetChanStats+0x3a> @ imm = #0x10
700a90b8: e7ff         	b	0x700a90ba <CSL_bcdmaChanOpGetChanStats+0x2a> @ imm = #-0x2
700a90ba: 9801         	ldr	r0, [sp, #0x4]
700a90bc: 2801         	cmp	r0, #0x1
700a90be: d031         	beq	0x700a9124 <CSL_bcdmaChanOpGetChanStats+0x94> @ imm = #0x62
700a90c0: e7ff         	b	0x700a90c2 <CSL_bcdmaChanOpGetChanStats+0x32> @ imm = #-0x2
700a90c2: 9801         	ldr	r0, [sp, #0x4]
700a90c4: 2802         	cmp	r0, #0x2
700a90c6: d05a         	beq	0x700a917e <CSL_bcdmaChanOpGetChanStats+0xee> @ imm = #0xb4
700a90c8: e086         	b	0x700a91d8 <CSL_bcdmaChanOpGetChanStats+0x148> @ imm = #0x10c
700a90ca: 9807         	ldr	r0, [sp, #0x1c]
700a90cc: 6880         	ldr	r0, [r0, #0x8]
700a90ce: 9905         	ldr	r1, [sp, #0x14]
700a90d0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a90d4: f500 6080    	add.w	r0, r0, #0x400
700a90d8: f00c fd22    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xca44
700a90dc: 9902         	ldr	r1, [sp, #0x8]
700a90de: 6008         	str	r0, [r1]
700a90e0: 9807         	ldr	r0, [sp, #0x1c]
700a90e2: 6880         	ldr	r0, [r0, #0x8]
700a90e4: 9905         	ldr	r1, [sp, #0x14]
700a90e6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a90ea: f500 6081    	add.w	r0, r0, #0x408
700a90ee: f00c fd17    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xca2e
700a90f2: 9902         	ldr	r1, [sp, #0x8]
700a90f4: 6048         	str	r0, [r1, #0x4]
700a90f6: 9807         	ldr	r0, [sp, #0x1c]
700a90f8: 6880         	ldr	r0, [r0, #0x8]
700a90fa: 9905         	ldr	r1, [sp, #0x14]
700a90fc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9100: f500 6082    	add.w	r0, r0, #0x410
700a9104: f00c fd0c    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xca18
700a9108: 9902         	ldr	r1, [sp, #0x8]
700a910a: 6088         	str	r0, [r1, #0x8]
700a910c: 9902         	ldr	r1, [sp, #0x8]
700a910e: 2000         	movs	r0, #0x0
700a9110: 60c8         	str	r0, [r1, #0xc]
700a9112: 9902         	ldr	r1, [sp, #0x8]
700a9114: 6108         	str	r0, [r1, #0x10]
700a9116: 9902         	ldr	r1, [sp, #0x8]
700a9118: 6848         	ldr	r0, [r1, #0x4]
700a911a: 6148         	str	r0, [r1, #0x14]
700a911c: 9902         	ldr	r1, [sp, #0x8]
700a911e: 6888         	ldr	r0, [r1, #0x8]
700a9120: 6188         	str	r0, [r1, #0x18]
700a9122: e05d         	b	0x700a91e0 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0xba
700a9124: 9807         	ldr	r0, [sp, #0x1c]
700a9126: 6900         	ldr	r0, [r0, #0x10]
700a9128: 9905         	ldr	r1, [sp, #0x14]
700a912a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a912e: f500 6080    	add.w	r0, r0, #0x400
700a9132: f00c fcf5    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xc9ea
700a9136: 9902         	ldr	r1, [sp, #0x8]
700a9138: 6008         	str	r0, [r1]
700a913a: 9807         	ldr	r0, [sp, #0x1c]
700a913c: 6900         	ldr	r0, [r0, #0x10]
700a913e: 9905         	ldr	r1, [sp, #0x14]
700a9140: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9144: f500 6081    	add.w	r0, r0, #0x408
700a9148: f00c fcea    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xc9d4
700a914c: 9902         	ldr	r1, [sp, #0x8]
700a914e: 6048         	str	r0, [r1, #0x4]
700a9150: 9807         	ldr	r0, [sp, #0x1c]
700a9152: 6900         	ldr	r0, [r0, #0x10]
700a9154: 9905         	ldr	r1, [sp, #0x14]
700a9156: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a915a: f500 6082    	add.w	r0, r0, #0x410
700a915e: f00c fcdf    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xc9be
700a9162: 9902         	ldr	r1, [sp, #0x8]
700a9164: 6088         	str	r0, [r1, #0x8]
700a9166: 9902         	ldr	r1, [sp, #0x8]
700a9168: 2000         	movs	r0, #0x0
700a916a: 60c8         	str	r0, [r1, #0xc]
700a916c: 9902         	ldr	r1, [sp, #0x8]
700a916e: 6108         	str	r0, [r1, #0x10]
700a9170: 9902         	ldr	r1, [sp, #0x8]
700a9172: 6848         	ldr	r0, [r1, #0x4]
700a9174: 6148         	str	r0, [r1, #0x14]
700a9176: 9902         	ldr	r1, [sp, #0x8]
700a9178: 6888         	ldr	r0, [r1, #0x8]
700a917a: 6188         	str	r0, [r1, #0x18]
700a917c: e030         	b	0x700a91e0 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0x60
700a917e: 9807         	ldr	r0, [sp, #0x1c]
700a9180: 6980         	ldr	r0, [r0, #0x18]
700a9182: 9905         	ldr	r1, [sp, #0x14]
700a9184: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9188: f500 6080    	add.w	r0, r0, #0x400
700a918c: f00c fcc8    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xc990
700a9190: 9902         	ldr	r1, [sp, #0x8]
700a9192: 6008         	str	r0, [r1]
700a9194: 9902         	ldr	r1, [sp, #0x8]
700a9196: 2000         	movs	r0, #0x0
700a9198: 6048         	str	r0, [r1, #0x4]
700a919a: 9902         	ldr	r1, [sp, #0x8]
700a919c: 6088         	str	r0, [r1, #0x8]
700a919e: 9807         	ldr	r0, [sp, #0x1c]
700a91a0: 6980         	ldr	r0, [r0, #0x18]
700a91a2: 9905         	ldr	r1, [sp, #0x14]
700a91a4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a91a8: f500 6081    	add.w	r0, r0, #0x408
700a91ac: f00c fcb8    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xc970
700a91b0: 9902         	ldr	r1, [sp, #0x8]
700a91b2: 60c8         	str	r0, [r1, #0xc]
700a91b4: 9807         	ldr	r0, [sp, #0x1c]
700a91b6: 6980         	ldr	r0, [r0, #0x18]
700a91b8: 9905         	ldr	r1, [sp, #0x14]
700a91ba: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a91be: f500 6082    	add.w	r0, r0, #0x410
700a91c2: f00c fcad    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xc95a
700a91c6: 9902         	ldr	r1, [sp, #0x8]
700a91c8: 6108         	str	r0, [r1, #0x10]
700a91ca: 9902         	ldr	r1, [sp, #0x8]
700a91cc: 68c8         	ldr	r0, [r1, #0xc]
700a91ce: 6148         	str	r0, [r1, #0x14]
700a91d0: 9902         	ldr	r1, [sp, #0x8]
700a91d2: 6908         	ldr	r0, [r1, #0x10]
700a91d4: 6188         	str	r0, [r1, #0x18]
700a91d6: e003         	b	0x700a91e0 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0x6
700a91d8: f06f 0001    	mvn	r0, #0x1
700a91dc: 9003         	str	r0, [sp, #0xc]
700a91de: e7ff         	b	0x700a91e0 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #-0x2
700a91e0: e7ff         	b	0x700a91e2 <CSL_bcdmaChanOpGetChanStats+0x152> @ imm = #-0x2
700a91e2: 9803         	ldr	r0, [sp, #0xc]
700a91e4: b008         	add	sp, #0x20
700a91e6: bd80         	pop	{r7, pc}
		...

700a91f0 <_tx_mutex_priority_change>:
700a91f0: b580         	push	{r7, lr}
700a91f2: b086         	sub	sp, #0x18
700a91f4: 9005         	str	r0, [sp, #0x14]
700a91f6: 9104         	str	r1, [sp, #0x10]
700a91f8: 9805         	ldr	r0, [sp, #0x14]
700a91fa: 6b40         	ldr	r0, [r0, #0x34]
700a91fc: b1a0         	cbz	r0, 0x700a9228 <_tx_mutex_priority_change+0x38> @ imm = #0x28
700a91fe: e7ff         	b	0x700a9200 <_tx_mutex_priority_change+0x10> @ imm = #-0x2
700a9200: 9804         	ldr	r0, [sp, #0x10]
700a9202: 9905         	ldr	r1, [sp, #0x14]
700a9204: 6308         	str	r0, [r1, #0x30]
700a9206: 9805         	ldr	r0, [sp, #0x14]
700a9208: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700a920c: 9904         	ldr	r1, [sp, #0x10]
700a920e: 4288         	cmp	r0, r1
700a9210: d205         	bhs	0x700a921e <_tx_mutex_priority_change+0x2e> @ imm = #0xa
700a9212: e7ff         	b	0x700a9214 <_tx_mutex_priority_change+0x24> @ imm = #-0x2
700a9214: 9905         	ldr	r1, [sp, #0x14]
700a9216: f8d1 009c    	ldr.w	r0, [r1, #0x9c]
700a921a: 6408         	str	r0, [r1, #0x40]
700a921c: e003         	b	0x700a9226 <_tx_mutex_priority_change+0x36> @ imm = #0x6
700a921e: 9804         	ldr	r0, [sp, #0x10]
700a9220: 9905         	ldr	r1, [sp, #0x14]
700a9222: 6408         	str	r0, [r1, #0x40]
700a9224: e7ff         	b	0x700a9226 <_tx_mutex_priority_change+0x36> @ imm = #-0x2
700a9226: e08c         	b	0x700a9342 <_tx_mutex_priority_change+0x152> @ imm = #0x118
700a9228: f64a 40f0    	movw	r0, #0xacf0
700a922c: f2c7 0008    	movt	r0, #0x7008
700a9230: 6800         	ldr	r0, [r0]
700a9232: 9003         	str	r0, [sp, #0xc]
700a9234: 9805         	ldr	r0, [sp, #0x14]
700a9236: 6b00         	ldr	r0, [r0, #0x30]
700a9238: 9001         	str	r0, [sp, #0x4]
700a923a: f64a 41fc    	movw	r1, #0xacfc
700a923e: f2c7 0108    	movt	r1, #0x7008
700a9242: 6808         	ldr	r0, [r1]
700a9244: 3001         	adds	r0, #0x1
700a9246: 6008         	str	r0, [r1]
700a9248: 9905         	ldr	r1, [sp, #0x14]
700a924a: 200e         	movs	r0, #0xe
700a924c: 6348         	str	r0, [r1, #0x34]
700a924e: 9805         	ldr	r0, [sp, #0x14]
700a9250: 2100         	movs	r1, #0x0
700a9252: f7fa fb25    	bl	0x700a38a0 <_tx_thread_system_ni_suspend> @ imm = #-0x59b6
700a9256: 9804         	ldr	r0, [sp, #0x10]
700a9258: 9905         	ldr	r1, [sp, #0x14]
700a925a: 6308         	str	r0, [r1, #0x30]
700a925c: 9805         	ldr	r0, [sp, #0x14]
700a925e: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700a9262: 9904         	ldr	r1, [sp, #0x10]
700a9264: 4288         	cmp	r0, r1
700a9266: d205         	bhs	0x700a9274 <_tx_mutex_priority_change+0x84> @ imm = #0xa
700a9268: e7ff         	b	0x700a926a <_tx_mutex_priority_change+0x7a> @ imm = #-0x2
700a926a: 9905         	ldr	r1, [sp, #0x14]
700a926c: f8d1 009c    	ldr.w	r0, [r1, #0x9c]
700a9270: 6408         	str	r0, [r1, #0x40]
700a9272: e003         	b	0x700a927c <_tx_mutex_priority_change+0x8c> @ imm = #0x6
700a9274: 9804         	ldr	r0, [sp, #0x10]
700a9276: 9905         	ldr	r1, [sp, #0x14]
700a9278: 6408         	str	r0, [r1, #0x40]
700a927a: e7ff         	b	0x700a927c <_tx_mutex_priority_change+0x8c> @ imm = #-0x2
700a927c: 9805         	ldr	r0, [sp, #0x14]
700a927e: f7fe ffc7    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #-0x1072
700a9282: f64a 41fc    	movw	r1, #0xacfc
700a9286: f2c7 0108    	movt	r1, #0x7008
700a928a: 6808         	ldr	r0, [r1]
700a928c: 3801         	subs	r0, #0x1
700a928e: 6008         	str	r0, [r1]
700a9290: f64a 40f0    	movw	r0, #0xacf0
700a9294: f2c7 0008    	movt	r0, #0x7008
700a9298: 6800         	ldr	r0, [r0]
700a929a: 9002         	str	r0, [sp, #0x8]
700a929c: 9805         	ldr	r0, [sp, #0x14]
700a929e: 9902         	ldr	r1, [sp, #0x8]
700a92a0: 4288         	cmp	r0, r1
700a92a2: d04d         	beq	0x700a9340 <_tx_mutex_priority_change+0x150> @ imm = #0x9a
700a92a4: e7ff         	b	0x700a92a6 <_tx_mutex_priority_change+0xb6> @ imm = #-0x2
700a92a6: 9805         	ldr	r0, [sp, #0x14]
700a92a8: 6b40         	ldr	r0, [r0, #0x34]
700a92aa: 2800         	cmp	r0, #0x0
700a92ac: d147         	bne	0x700a933e <_tx_mutex_priority_change+0x14e> @ imm = #0x8e
700a92ae: e7ff         	b	0x700a92b0 <_tx_mutex_priority_change+0xc0> @ imm = #-0x2
700a92b0: 9805         	ldr	r0, [sp, #0x14]
700a92b2: 6b00         	ldr	r0, [r0, #0x30]
700a92b4: 9902         	ldr	r1, [sp, #0x8]
700a92b6: 6b09         	ldr	r1, [r1, #0x30]
700a92b8: 4288         	cmp	r0, r1
700a92ba: d81b         	bhi	0x700a92f4 <_tx_mutex_priority_change+0x104> @ imm = #0x36
700a92bc: e7ff         	b	0x700a92be <_tx_mutex_priority_change+0xce> @ imm = #-0x2
700a92be: 9805         	ldr	r0, [sp, #0x14]
700a92c0: 9903         	ldr	r1, [sp, #0xc]
700a92c2: 4288         	cmp	r0, r1
700a92c4: d115         	bne	0x700a92f2 <_tx_mutex_priority_change+0x102> @ imm = #0x2a
700a92c6: e7ff         	b	0x700a92c8 <_tx_mutex_priority_change+0xd8> @ imm = #-0x2
700a92c8: 9805         	ldr	r0, [sp, #0x14]
700a92ca: f64a 41f0    	movw	r1, #0xacf0
700a92ce: f2c7 0108    	movt	r1, #0x7008
700a92d2: 6008         	str	r0, [r1]
700a92d4: 9801         	ldr	r0, [sp, #0x4]
700a92d6: 9904         	ldr	r1, [sp, #0x10]
700a92d8: 4288         	cmp	r0, r1
700a92da: d209         	bhs	0x700a92f0 <_tx_mutex_priority_change+0x100> @ imm = #0x12
700a92dc: e7ff         	b	0x700a92de <_tx_mutex_priority_change+0xee> @ imm = #-0x2
700a92de: 9805         	ldr	r0, [sp, #0x14]
700a92e0: 6b02         	ldr	r2, [r0, #0x30]
700a92e2: f64a 2134    	movw	r1, #0xaa34
700a92e6: f2c7 0108    	movt	r1, #0x7008
700a92ea: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a92ee: e7ff         	b	0x700a92f0 <_tx_mutex_priority_change+0x100> @ imm = #-0x2
700a92f0: e7ff         	b	0x700a92f2 <_tx_mutex_priority_change+0x102> @ imm = #-0x2
700a92f2: e023         	b	0x700a933c <_tx_mutex_priority_change+0x14c> @ imm = #0x46
700a92f4: 9805         	ldr	r0, [sp, #0x14]
700a92f6: 6b01         	ldr	r1, [r0, #0x30]
700a92f8: 6c00         	ldr	r0, [r0, #0x40]
700a92fa: 4288         	cmp	r0, r1
700a92fc: d21d         	bhs	0x700a933a <_tx_mutex_priority_change+0x14a> @ imm = #0x3a
700a92fe: e7ff         	b	0x700a9300 <_tx_mutex_priority_change+0x110> @ imm = #-0x2
700a9300: 9805         	ldr	r0, [sp, #0x14]
700a9302: 6c00         	ldr	r0, [r0, #0x40]
700a9304: 9902         	ldr	r1, [sp, #0x8]
700a9306: 6b09         	ldr	r1, [r1, #0x30]
700a9308: 4288         	cmp	r0, r1
700a930a: d815         	bhi	0x700a9338 <_tx_mutex_priority_change+0x148> @ imm = #0x2a
700a930c: e7ff         	b	0x700a930e <_tx_mutex_priority_change+0x11e> @ imm = #-0x2
700a930e: 9805         	ldr	r0, [sp, #0x14]
700a9310: f64a 41f0    	movw	r1, #0xacf0
700a9314: f2c7 0108    	movt	r1, #0x7008
700a9318: 6008         	str	r0, [r1]
700a931a: 9801         	ldr	r0, [sp, #0x4]
700a931c: 9904         	ldr	r1, [sp, #0x10]
700a931e: 4288         	cmp	r0, r1
700a9320: d209         	bhs	0x700a9336 <_tx_mutex_priority_change+0x146> @ imm = #0x12
700a9322: e7ff         	b	0x700a9324 <_tx_mutex_priority_change+0x134> @ imm = #-0x2
700a9324: 9805         	ldr	r0, [sp, #0x14]
700a9326: 6b02         	ldr	r2, [r0, #0x30]
700a9328: f64a 2134    	movw	r1, #0xaa34
700a932c: f2c7 0108    	movt	r1, #0x7008
700a9330: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a9334: e7ff         	b	0x700a9336 <_tx_mutex_priority_change+0x146> @ imm = #-0x2
700a9336: e7ff         	b	0x700a9338 <_tx_mutex_priority_change+0x148> @ imm = #-0x2
700a9338: e7ff         	b	0x700a933a <_tx_mutex_priority_change+0x14a> @ imm = #-0x2
700a933a: e7ff         	b	0x700a933c <_tx_mutex_priority_change+0x14c> @ imm = #-0x2
700a933c: e7ff         	b	0x700a933e <_tx_mutex_priority_change+0x14e> @ imm = #-0x2
700a933e: e7ff         	b	0x700a9340 <_tx_mutex_priority_change+0x150> @ imm = #-0x2
700a9340: e7ff         	b	0x700a9342 <_tx_mutex_priority_change+0x152> @ imm = #-0x2
700a9342: b006         	add	sp, #0x18
700a9344: bd80         	pop	{r7, pc}
		...
700a934e: 0000         	movs	r0, r0

700a9350 <UART_lld_initDma>:
700a9350: b580         	push	{r7, lr}
700a9352: b084         	sub	sp, #0x10
700a9354: 9003         	str	r0, [sp, #0xc]
700a9356: 2000         	movs	r0, #0x0
700a9358: 9002         	str	r0, [sp, #0x8]
700a935a: 9803         	ldr	r0, [sp, #0xc]
700a935c: b168         	cbz	r0, 0x700a937a <UART_lld_initDma+0x2a> @ imm = #0x1a
700a935e: e7ff         	b	0x700a9360 <UART_lld_initDma+0x10> @ imm = #-0x2
700a9360: 9803         	ldr	r0, [sp, #0xc]
700a9362: 6840         	ldr	r0, [r0, #0x4]
700a9364: b148         	cbz	r0, 0x700a937a <UART_lld_initDma+0x2a> @ imm = #0x12
700a9366: e7ff         	b	0x700a9368 <UART_lld_initDma+0x18> @ imm = #-0x2
700a9368: 9803         	ldr	r0, [sp, #0xc]
700a936a: 6d40         	ldr	r0, [r0, #0x54]
700a936c: b120         	cbz	r0, 0x700a9378 <UART_lld_initDma+0x28> @ imm = #0x8
700a936e: e7ff         	b	0x700a9370 <UART_lld_initDma+0x20> @ imm = #-0x2
700a9370: f06f 0004    	mvn	r0, #0x4
700a9374: 9002         	str	r0, [sp, #0x8]
700a9376: e7ff         	b	0x700a9378 <UART_lld_initDma+0x28> @ imm = #-0x2
700a9378: e003         	b	0x700a9382 <UART_lld_initDma+0x32> @ imm = #0x6
700a937a: f06f 0002    	mvn	r0, #0x2
700a937e: 9002         	str	r0, [sp, #0x8]
700a9380: e7ff         	b	0x700a9382 <UART_lld_initDma+0x32> @ imm = #-0x2
700a9382: 9802         	ldr	r0, [sp, #0x8]
700a9384: 2800         	cmp	r0, #0x0
700a9386: d170         	bne	0x700a946a <UART_lld_initDma+0x11a> @ imm = #0xe0
700a9388: e7ff         	b	0x700a938a <UART_lld_initDma+0x3a> @ imm = #-0x2
700a938a: 9903         	ldr	r1, [sp, #0xc]
700a938c: 2002         	movs	r0, #0x2
700a938e: 6548         	str	r0, [r1, #0x54]
700a9390: 9803         	ldr	r0, [sp, #0xc]
700a9392: 6840         	ldr	r0, [r0, #0x4]
700a9394: 9001         	str	r0, [sp, #0x4]
700a9396: 9801         	ldr	r0, [sp, #0x4]
700a9398: 6d82         	ldr	r2, [r0, #0x58]
700a939a: f244 2040    	movw	r0, #0x4240
700a939e: f2c0 000f    	movt	r0, #0xf
700a93a2: 2100         	movs	r1, #0x0
700a93a4: 9100         	str	r1, [sp]
700a93a6: 4790         	blx	r2
700a93a8: 9a00         	ldr	r2, [sp]
700a93aa: 9903         	ldr	r1, [sp, #0xc]
700a93ac: 66ca         	str	r2, [r1, #0x6c]
700a93ae: 6688         	str	r0, [r1, #0x68]
700a93b0: 9803         	ldr	r0, [sp, #0xc]
700a93b2: 6800         	ldr	r0, [r0]
700a93b4: f005 ffa4    	bl	0x700af300 <UART_IsBaseAddrValid> @ imm = #0x5f48
700a93b8: 4601         	mov	r1, r0
700a93ba: 9802         	ldr	r0, [sp, #0x8]
700a93bc: 4408         	add	r0, r1
700a93be: 9002         	str	r0, [sp, #0x8]
700a93c0: 9801         	ldr	r0, [sp, #0x4]
700a93c2: 6800         	ldr	r0, [r0]
700a93c4: f00c f8b4    	bl	0x700b5530 <UART_IsParameter> @ imm = #0xc168
700a93c8: 4601         	mov	r1, r0
700a93ca: 9802         	ldr	r0, [sp, #0x8]
700a93cc: 4408         	add	r0, r1
700a93ce: 9002         	str	r0, [sp, #0x8]
700a93d0: 9801         	ldr	r0, [sp, #0x4]
700a93d2: 6840         	ldr	r0, [r0, #0x4]
700a93d4: f00c f8ac    	bl	0x700b5530 <UART_IsParameter> @ imm = #0xc158
700a93d8: 4601         	mov	r1, r0
700a93da: 9802         	ldr	r0, [sp, #0x8]
700a93dc: 4408         	add	r0, r1
700a93de: 9002         	str	r0, [sp, #0x8]
700a93e0: 9801         	ldr	r0, [sp, #0x4]
700a93e2: 6880         	ldr	r0, [r0, #0x8]
700a93e4: f00b fa5c    	bl	0x700b48a0 <UART_IsDataLengthValid> @ imm = #0xb4b8
700a93e8: 4601         	mov	r1, r0
700a93ea: 9802         	ldr	r0, [sp, #0x8]
700a93ec: 4408         	add	r0, r1
700a93ee: 9002         	str	r0, [sp, #0x8]
700a93f0: 9801         	ldr	r0, [sp, #0x4]
700a93f2: 68c0         	ldr	r0, [r0, #0xc]
700a93f4: f00b febc    	bl	0x700b5170 <UART_IsStopBitsValid> @ imm = #0xbd78
700a93f8: 4601         	mov	r1, r0
700a93fa: 9802         	ldr	r0, [sp, #0x8]
700a93fc: 4408         	add	r0, r1
700a93fe: 9002         	str	r0, [sp, #0x8]
700a9400: 9801         	ldr	r0, [sp, #0x4]
700a9402: 6900         	ldr	r0, [r0, #0x10]
700a9404: f00b f80c    	bl	0x700b4420 <UART_IsParityTypeValid> @ imm = #0xb018
700a9408: 4601         	mov	r1, r0
700a940a: 9802         	ldr	r0, [sp, #0x8]
700a940c: 4408         	add	r0, r1
700a940e: 9002         	str	r0, [sp, #0x8]
700a9410: 9801         	ldr	r0, [sp, #0x4]
700a9412: 69c0         	ldr	r0, [r0, #0x1c]
700a9414: f00a fec4    	bl	0x700b41a0 <UART_IsHWFlowCtrlValid> @ imm = #0xad88
700a9418: 4601         	mov	r1, r0
700a941a: 9802         	ldr	r0, [sp, #0x8]
700a941c: 4408         	add	r0, r1
700a941e: 9002         	str	r0, [sp, #0x8]
700a9420: 9801         	ldr	r0, [sp, #0x4]
700a9422: 6ac0         	ldr	r0, [r0, #0x2c]
700a9424: f00a f84c    	bl	0x700b34c0 <UART_OperModeValid> @ imm = #0xa098
700a9428: 4601         	mov	r1, r0
700a942a: 9802         	ldr	r0, [sp, #0x8]
700a942c: 4408         	add	r0, r1
700a942e: 9002         	str	r0, [sp, #0x8]
700a9430: 9801         	ldr	r0, [sp, #0x4]
700a9432: 6b80         	ldr	r0, [r0, #0x38]
700a9434: f00a fed4    	bl	0x700b41e0 <UART_IsRxTrigLvlValid> @ imm = #0xada8
700a9438: 4601         	mov	r1, r0
700a943a: 9802         	ldr	r0, [sp, #0x8]
700a943c: 4408         	add	r0, r1
700a943e: 9002         	str	r0, [sp, #0x8]
700a9440: 9801         	ldr	r0, [sp, #0x4]
700a9442: 6bc0         	ldr	r0, [r0, #0x3c]
700a9444: f00a feec    	bl	0x700b4220 <UART_IsTxTrigLvlValid> @ imm = #0xadd8
700a9448: 4601         	mov	r1, r0
700a944a: 9802         	ldr	r0, [sp, #0x8]
700a944c: 4408         	add	r0, r1
700a944e: 9002         	str	r0, [sp, #0x8]
700a9450: 9801         	ldr	r0, [sp, #0x4]
700a9452: 6c80         	ldr	r0, [r0, #0x48]
700a9454: b120         	cbz	r0, 0x700a9460 <UART_lld_initDma+0x110> @ imm = #0x8
700a9456: e7ff         	b	0x700a9458 <UART_lld_initDma+0x108> @ imm = #-0x2
700a9458: 9801         	ldr	r0, [sp, #0x4]
700a945a: 6cc0         	ldr	r0, [r0, #0x4c]
700a945c: b920         	cbnz	r0, 0x700a9468 <UART_lld_initDma+0x118> @ imm = #0x8
700a945e: e7ff         	b	0x700a9460 <UART_lld_initDma+0x110> @ imm = #-0x2
700a9460: 9802         	ldr	r0, [sp, #0x8]
700a9462: 3803         	subs	r0, #0x3
700a9464: 9002         	str	r0, [sp, #0x8]
700a9466: e7ff         	b	0x700a9468 <UART_lld_initDma+0x118> @ imm = #-0x2
700a9468: e7ff         	b	0x700a946a <UART_lld_initDma+0x11a> @ imm = #-0x2
700a946a: 9802         	ldr	r0, [sp, #0x8]
700a946c: b950         	cbnz	r0, 0x700a9484 <UART_lld_initDma+0x134> @ imm = #0x14
700a946e: e7ff         	b	0x700a9470 <UART_lld_initDma+0x120> @ imm = #-0x2
700a9470: 9803         	ldr	r0, [sp, #0xc]
700a9472: f002 ff35    	bl	0x700ac2e0 <UART_configInstance> @ imm = #0x2e6a
700a9476: 9803         	ldr	r0, [sp, #0xc]
700a9478: 6841         	ldr	r1, [r0, #0x4]
700a947a: 6cc9         	ldr	r1, [r1, #0x4c]
700a947c: f00a fba0    	bl	0x700b3bc0 <UART_lld_dmaInit> @ imm = #0xa740
700a9480: 9002         	str	r0, [sp, #0x8]
700a9482: e7ff         	b	0x700a9484 <UART_lld_initDma+0x134> @ imm = #-0x2
700a9484: 9802         	ldr	r0, [sp, #0x8]
700a9486: b920         	cbnz	r0, 0x700a9492 <UART_lld_initDma+0x142> @ imm = #0x8
700a9488: e7ff         	b	0x700a948a <UART_lld_initDma+0x13a> @ imm = #-0x2
700a948a: 9903         	ldr	r1, [sp, #0xc]
700a948c: 2001         	movs	r0, #0x1
700a948e: 6548         	str	r0, [r1, #0x54]
700a9490: e004         	b	0x700a949c <UART_lld_initDma+0x14c> @ imm = #0x8
700a9492: 9803         	ldr	r0, [sp, #0xc]
700a9494: f008 ff64    	bl	0x700b2360 <UART_lld_deInitDma> @ imm = #0x8ec8
700a9498: 9002         	str	r0, [sp, #0x8]
700a949a: e7ff         	b	0x700a949c <UART_lld_initDma+0x14c> @ imm = #-0x2
700a949c: 9802         	ldr	r0, [sp, #0x8]
700a949e: b004         	add	sp, #0x10
700a94a0: bd80         	pop	{r7, pc}
700a94a2: 0000         	movs	r0, r0

700a94a4 <CSL_armR5PmuSelectCntr>:
700a94a4: e200001f     	and	r0, r0, #31
700a94a8: ee090fbc     	mcr	p15, #0x0, r0, c9, c12, #0x5
700a94ac: e12fff1e     	bx	lr

700a94b0 <CSL_armR5PmuCfg>:
700a94b0: ee193f1c     	mrc	p15, #0x0, r3, c9, c12, #0x0
700a94b4: e3c33018     	bic	r3, r3, #24
700a94b8: e3500000     	cmp	r0, #0
700a94bc: 0a000000     	beq	0x700a94c4 <armR5PmuCfg_00> @ imm = #0x0
700a94c0: e3833008     	orr	r3, r3, #8

700a94c4 <armR5PmuCfg_00>:
700a94c4: e3510000     	cmp	r1, #0
700a94c8: 0a000000     	beq	0x700a94d0 <armR5PmuCfg_01> @ imm = #0x0
700a94cc: e3833010     	orr	r3, r3, #16

700a94d0 <armR5PmuCfg_01>:
700a94d0: ee093f1c     	mcr	p15, #0x0, r3, c9, c12, #0x0
700a94d4: e0233003     	eor	r3, r3, r3
700a94d8: e3520000     	cmp	r2, #0
700a94dc: 0a000000     	beq	0x700a94e4 <armR5PmuCfg_02> @ imm = #0x0
700a94e0: e3833001     	orr	r3, r3, #1

700a94e4 <armR5PmuCfg_02>:
700a94e4: ee093f1e     	mcr	p15, #0x0, r3, c9, c14, #0x0
700a94e8: e12fff1e     	bx	lr

700a94ec <CSL_armR5PmuEnableAllCntrs>:
700a94ec: ee191f1c     	mrc	p15, #0x0, r1, c9, c12, #0x0
700a94f0: e3500000     	cmp	r0, #0
700a94f4: 0a000001     	beq	0x700a9500 <armR5PmuEnableAllCntrs_disable> @ imm = #0x4
700a94f8: e3811001     	orr	r1, r1, #1
700a94fc: ea000000     	b	0x700a9504 <armR5PmuEnableAllCntrs_00> @ imm = #0x0

700a9500 <armR5PmuEnableAllCntrs_disable>:
700a9500: e3c11001     	bic	r1, r1, #1

700a9504 <armR5PmuEnableAllCntrs_00>:
700a9504: ee091f1c     	mcr	p15, #0x0, r1, c9, c12, #0x0
700a9508: e12fff1e     	bx	lr

700a950c <CSL_armR5PmuGetNumCntrs>:
700a950c: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a9510: e1a005a0     	lsr	r0, r0, #11
700a9514: e200001f     	and	r0, r0, #31
700a9518: e12fff1e     	bx	lr

700a951c <CSL_armR5PmuCfgCntr>:
700a951c: e52de004     	str	lr, [sp, #-0x4]!
700a9520: ebffffdf     	bl	0x700a94a4 <CSL_armR5PmuSelectCntr> @ imm = #-0x84
700a9524: e20110ff     	and	r1, r1, #255
700a9528: ee091f3d     	mcr	p15, #0x0, r1, c9, c13, #0x1
700a952c: e49de004     	ldr	lr, [sp], #4
700a9530: e12fff1e     	bx	lr

700a9534 <CSL_armR5PmuEnableCntrOverflowIntr>:
700a9534: e200001f     	and	r0, r0, #31
700a9538: e3a02001     	mov	r2, #1
700a953c: e1a00012     	lsl	r0, r2, r0
700a9540: e3510000     	cmp	r1, #0
700a9544: 0a000001     	beq	0x700a9550 <armR5PmuEnableCntrOverflowIntr_clear> @ imm = #0x4
700a9548: ee090f3e     	mcr	p15, #0x0, r0, c9, c14, #0x1
700a954c: ea000000     	b	0x700a9554 <armR5PmuEnableCntrOverflowIntr_00> @ imm = #0x0

700a9550 <armR5PmuEnableCntrOverflowIntr_clear>:
700a9550: ee090f5e     	mcr	p15, #0x0, r0, c9, c14, #0x2

700a9554 <armR5PmuEnableCntrOverflowIntr_00>:
700a9554: e12fff1e     	bx	lr

700a9558 <CSL_armR5PmuEnableCntr>:
700a9558: e200001f     	and	r0, r0, #31
700a955c: e3a02001     	mov	r2, #1
700a9560: e1a00012     	lsl	r0, r2, r0
700a9564: e3510000     	cmp	r1, #0
700a9568: 0a000001     	beq	0x700a9574 <armR5PmuEnableCntrs_clear> @ imm = #0x4
700a956c: ee090f3c     	mcr	p15, #0x0, r0, c9, c12, #0x1
700a9570: ea000000     	b	0x700a9578 <armR5PmuEnableCntrs_00> @ imm = #0x0

700a9574 <armR5PmuEnableCntrs_clear>:
700a9574: ee090f5c     	mcr	p15, #0x0, r0, c9, c12, #0x2

700a9578 <armR5PmuEnableCntrs_00>:
700a9578: e12fff1e     	bx	lr

700a957c <CSL_armR5PmuReadCntr>:
700a957c: e52de004     	str	lr, [sp, #-0x4]!
700a9580: e350001f     	cmp	r0, #31
700a9584: 0a000002     	beq	0x700a9594 <armR5PmuReadCntr_cycles> @ imm = #0x8
700a9588: ebffffc5     	bl	0x700a94a4 <CSL_armR5PmuSelectCntr> @ imm = #-0xec
700a958c: ee190f5d     	mrc	p15, #0x0, r0, c9, c13, #0x2
700a9590: ea000000     	b	0x700a9598 <armR5PmuReadCntr_00> @ imm = #0x0

700a9594 <armR5PmuReadCntr_cycles>:
700a9594: ee190f1d     	mrc	p15, #0x0, r0, c9, c13, #0x0

700a9598 <armR5PmuReadCntr_00>:
700a9598: e49de004     	ldr	lr, [sp], #4
700a959c: e12fff1e     	bx	lr

700a95a0 <CSL_armR5PmuSetCntr>:
700a95a0: e52de004     	str	lr, [sp, #-0x4]!
700a95a4: e350001f     	cmp	r0, #31
700a95a8: 0a000002     	beq	0x700a95b8 <armR5PmuSetCntr_cycles> @ imm = #0x8
700a95ac: ebffffbc     	bl	0x700a94a4 <CSL_armR5PmuSelectCntr> @ imm = #-0x110
700a95b0: ee091f5d     	mcr	p15, #0x0, r1, c9, c13, #0x2
700a95b4: ea000000     	b	0x700a95bc <armR5PmuSetCntr_00> @ imm = #0x0

700a95b8 <armR5PmuSetCntr_cycles>:
700a95b8: ee091f1d     	mcr	p15, #0x0, r1, c9, c13, #0x0

700a95bc <armR5PmuSetCntr_00>:
700a95bc: e49de004     	ldr	lr, [sp], #4
700a95c0: e12fff1e     	bx	lr

700a95c4 <CSL_armR5PmuReadCntrOverflowStatus>:
700a95c4: ee190f7c     	mrc	p15, #0x0, r0, c9, c12, #0x3
700a95c8: e12fff1e     	bx	lr

700a95cc <CSL_armR5PmuClearCntrOverflowStatus>:
700a95cc: ee090f7c     	mcr	p15, #0x0, r0, c9, c12, #0x3
700a95d0: e12fff1e     	bx	lr

700a95d4 <CSL_armR5PmuResetCycleCnt>:
700a95d4: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a95d8: e3800004     	orr	r0, r0, #4
700a95dc: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700a95e0: e12fff1e     	bx	lr

700a95e4 <CSL_armR5PmuResetCntrs>:
700a95e4: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a95e8: e3800002     	orr	r0, r0, #2
700a95ec: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700a95f0: e12fff1e     	bx	lr
		...

700a9600 <Sciclient_pmSetModuleClkFreq>:
700a9600: b580         	push	{r7, lr}
700a9602: b098         	sub	sp, #0x60
700a9604: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a9608: f8dd c068    	ldr.w	r12, [sp, #0x68]
700a960c: 9017         	str	r0, [sp, #0x5c]
700a960e: 9116         	str	r1, [sp, #0x58]
700a9610: 9315         	str	r3, [sp, #0x54]
700a9612: 9214         	str	r2, [sp, #0x50]
700a9614: 2000         	movs	r0, #0x0
700a9616: 9013         	str	r0, [sp, #0x4c]
700a9618: 9817         	ldr	r0, [sp, #0x5c]
700a961a: f8cd 002b    	str.w	r0, [sp, #0x2b]
700a961e: 9814         	ldr	r0, [sp, #0x50]
700a9620: 9915         	ldr	r1, [sp, #0x54]
700a9622: f8cd 1033    	str.w	r1, [sp, #0x33]
700a9626: f8cd 002f    	str.w	r0, [sp, #0x2f]
700a962a: 9814         	ldr	r0, [sp, #0x50]
700a962c: 9915         	ldr	r1, [sp, #0x54]
700a962e: f8cd 103b    	str.w	r1, [sp, #0x3b]
700a9632: f8cd 0037    	str.w	r0, [sp, #0x37]
700a9636: 9814         	ldr	r0, [sp, #0x50]
700a9638: 9915         	ldr	r1, [sp, #0x54]
700a963a: f8cd 1043    	str.w	r1, [sp, #0x43]
700a963e: f8cd 003f    	str.w	r0, [sp, #0x3f]
700a9642: 9b14         	ldr	r3, [sp, #0x50]
700a9644: 9815         	ldr	r0, [sp, #0x54]
700a9646: f64c 41cd    	movw	r1, #0xcccd
700a964a: f6cc 41cc    	movt	r1, #0xcccc
700a964e: fba3 2e01    	umull	r2, lr, r3, r1
700a9652: f04f 3ccc    	mov.w	r12, #0xcccccccc
700a9656: fb03 e30c    	mla	r3, r3, r12, lr
700a965a: fb00 3101    	mla	r1, r0, r1, r3
700a965e: ea4f 70c2    	lsl.w	r0, r2, #0x1f
700a9662: ea40 0051    	orr.w	r0, r0, r1, lsr #1
700a9666: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a966a: ea41 0152    	orr.w	r1, r1, r2, lsr #1
700a966e: f649 129a    	movw	r2, #0x999a
700a9672: f6c9 1299    	movt	r2, #0x9999
700a9676: 1a89         	subs	r1, r1, r2
700a9678: f649 1199    	movw	r1, #0x9999
700a967c: f6c1 1199    	movt	r1, #0x1999
700a9680: 4188         	sbcs	r0, r1
700a9682: d32b         	blo	0x700a96dc <Sciclient_pmSetModuleClkFreq+0xdc> @ imm = #0x56
700a9684: e7ff         	b	0x700a9686 <Sciclient_pmSetModuleClkFreq+0x86> @ imm = #-0x2
700a9686: 9914         	ldr	r1, [sp, #0x50]
700a9688: 9815         	ldr	r0, [sp, #0x54]
700a968a: 084a         	lsrs	r2, r1, #0x1
700a968c: ea42 72c0    	orr.w	r2, r2, r0, lsl #31
700a9690: eb12 0250    	adds.w	r2, r2, r0, lsr #1
700a9694: f142 0200    	adc	r2, r2, #0x0
700a9698: f64c 43cd    	movw	r3, #0xcccd
700a969c: f6cc 43cc    	movt	r3, #0xcccc
700a96a0: fba2 3c03    	umull	r3, r12, r2, r3
700a96a4: f02c 0303    	bic	r3, r12, #0x3
700a96a8: eb03 039c    	add.w	r3, r3, r12, lsr #2
700a96ac: 1ad3         	subs	r3, r2, r3
700a96ae: f001 0201    	and	r2, r1, #0x1
700a96b2: ea42 0243    	orr.w	r2, r2, r3, lsl #1
700a96b6: 1a89         	subs	r1, r1, r2
700a96b8: f160 0000    	sbc	r0, r0, #0x0
700a96bc: f8cd 102f    	str.w	r1, [sp, #0x2f]
700a96c0: f8cd 0033    	str.w	r0, [sp, #0x33]
700a96c4: f8dd 102f    	ldr.w	r1, [sp, #0x2f]
700a96c8: f8dd 0033    	ldr.w	r0, [sp, #0x33]
700a96cc: 310a         	adds	r1, #0xa
700a96ce: f140 0000    	adc	r0, r0, #0x0
700a96d2: f8cd 103f    	str.w	r1, [sp, #0x3f]
700a96d6: f8cd 0043    	str.w	r0, [sp, #0x43]
700a96da: e7ff         	b	0x700a96dc <Sciclient_pmSetModuleClkFreq+0xdc> @ imm = #-0x2
700a96dc: 9816         	ldr	r0, [sp, #0x58]
700a96de: 28ff         	cmp	r0, #0xff
700a96e0: d306         	blo	0x700a96f0 <Sciclient_pmSetModuleClkFreq+0xf0> @ imm = #0xc
700a96e2: e7ff         	b	0x700a96e4 <Sciclient_pmSetModuleClkFreq+0xe4> @ imm = #-0x2
700a96e4: 9816         	ldr	r0, [sp, #0x58]
700a96e6: 9012         	str	r0, [sp, #0x48]
700a96e8: 20ff         	movs	r0, #0xff
700a96ea: f88d 0047    	strb.w	r0, [sp, #0x47]
700a96ee: e003         	b	0x700a96f8 <Sciclient_pmSetModuleClkFreq+0xf8> @ imm = #0x6
700a96f0: 9816         	ldr	r0, [sp, #0x58]
700a96f2: f88d 0047    	strb.w	r0, [sp, #0x47]
700a96f6: e7ff         	b	0x700a96f8 <Sciclient_pmSetModuleClkFreq+0xf8> @ imm = #-0x2
700a96f8: f44f 7086    	mov.w	r0, #0x10c
700a96fc: f8ad 000c    	strh.w	r0, [sp, #0xc]
700a9700: 981a         	ldr	r0, [sp, #0x68]
700a9702: f040 0002    	orr	r0, r0, #0x2
700a9706: 9004         	str	r0, [sp, #0x10]
700a9708: f10d 0023    	add.w	r0, sp, #0x23
700a970c: 9005         	str	r0, [sp, #0x14]
700a970e: 2029         	movs	r0, #0x29
700a9710: 9006         	str	r0, [sp, #0x18]
700a9712: 981b         	ldr	r0, [sp, #0x6c]
700a9714: 9007         	str	r0, [sp, #0x1c]
700a9716: 2000         	movs	r0, #0x0
700a9718: 9000         	str	r0, [sp]
700a971a: 9001         	str	r0, [sp, #0x4]
700a971c: 9002         	str	r0, [sp, #0x8]
700a971e: a803         	add	r0, sp, #0xc
700a9720: 4669         	mov	r1, sp
700a9722: f7fa fba5    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0x58b6
700a9726: 9013         	str	r0, [sp, #0x4c]
700a9728: 9813         	ldr	r0, [sp, #0x4c]
700a972a: b930         	cbnz	r0, 0x700a973a <Sciclient_pmSetModuleClkFreq+0x13a> @ imm = #0xc
700a972c: e7ff         	b	0x700a972e <Sciclient_pmSetModuleClkFreq+0x12e> @ imm = #-0x2
700a972e: 9800         	ldr	r0, [sp]
700a9730: f000 0002    	and	r0, r0, #0x2
700a9734: 2802         	cmp	r0, #0x2
700a9736: d004         	beq	0x700a9742 <Sciclient_pmSetModuleClkFreq+0x142> @ imm = #0x8
700a9738: e7ff         	b	0x700a973a <Sciclient_pmSetModuleClkFreq+0x13a> @ imm = #-0x2
700a973a: f04f 30ff    	mov.w	r0, #0xffffffff
700a973e: 9013         	str	r0, [sp, #0x4c]
700a9740: e7ff         	b	0x700a9742 <Sciclient_pmSetModuleClkFreq+0x142> @ imm = #-0x2
700a9742: 9813         	ldr	r0, [sp, #0x4c]
700a9744: b018         	add	sp, #0x60
700a9746: bd80         	pop	{r7, pc}
		...

700a9750 <Udma_chAssignRegOverlay>:
700a9750: b082         	sub	sp, #0x8
700a9752: 9001         	str	r0, [sp, #0x4]
700a9754: 9100         	str	r1, [sp]
700a9756: 9801         	ldr	r0, [sp, #0x4]
700a9758: 6800         	ldr	r0, [r0]
700a975a: 2801         	cmp	r0, #0x1
700a975c: d147         	bne	0x700a97ee <Udma_chAssignRegOverlay+0x9e> @ imm = #0x8e
700a975e: e7ff         	b	0x700a9760 <Udma_chAssignRegOverlay+0x10> @ imm = #-0x2
700a9760: 9800         	ldr	r0, [sp]
700a9762: 6ec0         	ldr	r0, [r0, #0x6c]
700a9764: f510 3f80    	cmn.w	r0, #0x10000
700a9768: d029         	beq	0x700a97be <Udma_chAssignRegOverlay+0x6e> @ imm = #0x52
700a976a: e7ff         	b	0x700a976c <Udma_chAssignRegOverlay+0x1c> @ imm = #-0x2
700a976c: 9800         	ldr	r0, [sp]
700a976e: 7800         	ldrb	r0, [r0]
700a9770: 0740         	lsls	r0, r0, #0x1d
700a9772: 2800         	cmp	r0, #0x0
700a9774: d511         	bpl	0x700a979a <Udma_chAssignRegOverlay+0x4a> @ imm = #0x22
700a9776: e7ff         	b	0x700a9778 <Udma_chAssignRegOverlay+0x28> @ imm = #-0x2
700a9778: 9801         	ldr	r0, [sp, #0x4]
700a977a: 68c0         	ldr	r0, [r0, #0xc]
700a977c: 9900         	ldr	r1, [sp]
700a977e: 6eca         	ldr	r2, [r1, #0x6c]
700a9780: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a9784: f8c1 0214    	str.w	r0, [r1, #0x214]
700a9788: 9801         	ldr	r0, [sp, #0x4]
700a978a: 6900         	ldr	r0, [r0, #0x10]
700a978c: 9900         	ldr	r1, [sp]
700a978e: 6eca         	ldr	r2, [r1, #0x6c]
700a9790: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a9794: f8c1 0218    	str.w	r0, [r1, #0x218]
700a9798: e010         	b	0x700a97bc <Udma_chAssignRegOverlay+0x6c> @ imm = #0x20
700a979a: 9801         	ldr	r0, [sp, #0x4]
700a979c: 6940         	ldr	r0, [r0, #0x14]
700a979e: 9900         	ldr	r1, [sp]
700a97a0: 6eca         	ldr	r2, [r1, #0x6c]
700a97a2: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a97a6: f8c1 021c    	str.w	r0, [r1, #0x21c]
700a97aa: 9801         	ldr	r0, [sp, #0x4]
700a97ac: 6980         	ldr	r0, [r0, #0x18]
700a97ae: 9900         	ldr	r1, [sp]
700a97b0: 6eca         	ldr	r2, [r1, #0x6c]
700a97b2: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a97b6: f8c1 0220    	str.w	r0, [r1, #0x220]
700a97ba: e7ff         	b	0x700a97bc <Udma_chAssignRegOverlay+0x6c> @ imm = #-0x2
700a97bc: e7ff         	b	0x700a97be <Udma_chAssignRegOverlay+0x6e> @ imm = #-0x2
700a97be: 9800         	ldr	r0, [sp]
700a97c0: 6f00         	ldr	r0, [r0, #0x70]
700a97c2: f510 3f80    	cmn.w	r0, #0x10000
700a97c6: d011         	beq	0x700a97ec <Udma_chAssignRegOverlay+0x9c> @ imm = #0x22
700a97c8: e7ff         	b	0x700a97ca <Udma_chAssignRegOverlay+0x7a> @ imm = #-0x2
700a97ca: 9801         	ldr	r0, [sp, #0x4]
700a97cc: 69c0         	ldr	r0, [r0, #0x1c]
700a97ce: 9900         	ldr	r1, [sp]
700a97d0: 6f0a         	ldr	r2, [r1, #0x70]
700a97d2: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a97d6: f8c1 0224    	str.w	r0, [r1, #0x224]
700a97da: 9801         	ldr	r0, [sp, #0x4]
700a97dc: 6a00         	ldr	r0, [r0, #0x20]
700a97de: 9900         	ldr	r1, [sp]
700a97e0: 6f0a         	ldr	r2, [r1, #0x70]
700a97e2: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a97e6: f8c1 0228    	str.w	r0, [r1, #0x228]
700a97ea: e7ff         	b	0x700a97ec <Udma_chAssignRegOverlay+0x9c> @ imm = #-0x2
700a97ec: e051         	b	0x700a9892 <Udma_chAssignRegOverlay+0x142> @ imm = #0xa2
700a97ee: 9801         	ldr	r0, [sp, #0x4]
700a97f0: 6800         	ldr	r0, [r0]
700a97f2: 2802         	cmp	r0, #0x2
700a97f4: d14c         	bne	0x700a9890 <Udma_chAssignRegOverlay+0x140> @ imm = #0x98
700a97f6: e7ff         	b	0x700a97f8 <Udma_chAssignRegOverlay+0xa8> @ imm = #-0x2
700a97f8: 9800         	ldr	r0, [sp]
700a97fa: 6ec0         	ldr	r0, [r0, #0x6c]
700a97fc: f510 3f80    	cmn.w	r0, #0x10000
700a9800: d011         	beq	0x700a9826 <Udma_chAssignRegOverlay+0xd6> @ imm = #0x22
700a9802: e7ff         	b	0x700a9804 <Udma_chAssignRegOverlay+0xb4> @ imm = #-0x2
700a9804: 9801         	ldr	r0, [sp, #0x4]
700a9806: 6dc0         	ldr	r0, [r0, #0x5c]
700a9808: 9900         	ldr	r1, [sp]
700a980a: 6eca         	ldr	r2, [r1, #0x6c]
700a980c: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a9810: f8c1 022c    	str.w	r0, [r1, #0x22c]
700a9814: 9801         	ldr	r0, [sp, #0x4]
700a9816: 6e40         	ldr	r0, [r0, #0x64]
700a9818: 9900         	ldr	r1, [sp]
700a981a: 6eca         	ldr	r2, [r1, #0x6c]
700a981c: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a9820: f8c1 0230    	str.w	r0, [r1, #0x230]
700a9824: e7ff         	b	0x700a9826 <Udma_chAssignRegOverlay+0xd6> @ imm = #-0x2
700a9826: 9800         	ldr	r0, [sp]
700a9828: 6f00         	ldr	r0, [r0, #0x70]
700a982a: f510 3f80    	cmn.w	r0, #0x10000
700a982e: d011         	beq	0x700a9854 <Udma_chAssignRegOverlay+0x104> @ imm = #0x22
700a9830: e7ff         	b	0x700a9832 <Udma_chAssignRegOverlay+0xe2> @ imm = #-0x2
700a9832: 9801         	ldr	r0, [sp, #0x4]
700a9834: 6e00         	ldr	r0, [r0, #0x60]
700a9836: 9900         	ldr	r1, [sp]
700a9838: 6f0a         	ldr	r2, [r1, #0x70]
700a983a: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a983e: f8c1 0234    	str.w	r0, [r1, #0x234]
700a9842: 9801         	ldr	r0, [sp, #0x4]
700a9844: 6e80         	ldr	r0, [r0, #0x68]
700a9846: 9900         	ldr	r1, [sp]
700a9848: 6f0a         	ldr	r2, [r1, #0x70]
700a984a: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a984e: f8c1 0238    	str.w	r0, [r1, #0x238]
700a9852: e7ff         	b	0x700a9854 <Udma_chAssignRegOverlay+0x104> @ imm = #-0x2
700a9854: 9800         	ldr	r0, [sp]
700a9856: 6f40         	ldr	r0, [r0, #0x74]
700a9858: f510 3f80    	cmn.w	r0, #0x10000
700a985c: d017         	beq	0x700a988e <Udma_chAssignRegOverlay+0x13e> @ imm = #0x2e
700a985e: e7ff         	b	0x700a9860 <Udma_chAssignRegOverlay+0x110> @ imm = #-0x2
700a9860: 9b01         	ldr	r3, [sp, #0x4]
700a9862: 9900         	ldr	r1, [sp]
700a9864: 6f4a         	ldr	r2, [r1, #0x74]
700a9866: 6dd8         	ldr	r0, [r3, #0x5c]
700a9868: f8d3 3110    	ldr.w	r3, [r3, #0x110]
700a986c: 441a         	add	r2, r3
700a986e: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a9872: f8c1 023c    	str.w	r0, [r1, #0x23c]
700a9876: 9b01         	ldr	r3, [sp, #0x4]
700a9878: 9900         	ldr	r1, [sp]
700a987a: 6f4a         	ldr	r2, [r1, #0x74]
700a987c: 6e58         	ldr	r0, [r3, #0x64]
700a987e: f8d3 3110    	ldr.w	r3, [r3, #0x110]
700a9882: 441a         	add	r2, r3
700a9884: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a9888: f8c1 0240    	str.w	r0, [r1, #0x240]
700a988c: e7ff         	b	0x700a988e <Udma_chAssignRegOverlay+0x13e> @ imm = #-0x2
700a988e: e7ff         	b	0x700a9890 <Udma_chAssignRegOverlay+0x140> @ imm = #-0x2
700a9890: e7ff         	b	0x700a9892 <Udma_chAssignRegOverlay+0x142> @ imm = #-0x2
700a9892: b002         	add	sp, #0x8
700a9894: 4770         	bx	lr
		...
700a989e: 0000         	movs	r0, r0

700a98a0 <DebugP_memLogWriterPutChar>:
700a98a0: b580         	push	{r7, lr}
700a98a2: b088         	sub	sp, #0x20
700a98a4: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a98a8: f648 106c    	movw	r0, #0x896c
700a98ac: f2c7 000b    	movt	r0, #0x700b
700a98b0: 6800         	ldr	r0, [r0]
700a98b2: bb40         	cbnz	r0, 0x700a9906 <DebugP_memLogWriterPutChar+0x66> @ imm = #0x50
700a98b4: e7ff         	b	0x700a98b6 <DebugP_memLogWriterPutChar+0x16> @ imm = #-0x2
700a98b6: f007 fc8b    	bl	0x700b11d0 <ClockP_getTimeUsec> @ imm = #0x7916
700a98ba: 9105         	str	r1, [sp, #0x14]
700a98bc: 9004         	str	r0, [sp, #0x10]
700a98be: f648 2080    	movw	r0, #0x8a80
700a98c2: f2c7 000b    	movt	r0, #0x700b
700a98c6: 6800         	ldr	r0, [r0]
700a98c8: 9003         	str	r0, [sp, #0xc]
700a98ca: 9804         	ldr	r0, [sp, #0x10]
700a98cc: 9905         	ldr	r1, [sp, #0x14]
700a98ce: f244 2240    	movw	r2, #0x4240
700a98d2: f2c0 020f    	movt	r2, #0xf
700a98d6: 2300         	movs	r3, #0x0
700a98d8: f00b ec5c    	blx	0x700b5194 <__aeabi_uldivmod> @ imm = #0xb8b8
700a98dc: 9b03         	ldr	r3, [sp, #0xc]
700a98de: 4669         	mov	r1, sp
700a98e0: 604a         	str	r2, [r1, #0x4]
700a98e2: 6008         	str	r0, [r1]
700a98e4: f64a 30b4    	movw	r0, #0xabb4
700a98e8: f2c7 0008    	movt	r0, #0x7008
700a98ec: f248 0267    	movw	r2, #0x8067
700a98f0: f2c7 020b    	movt	r2, #0x700b
700a98f4: 2178         	movs	r1, #0x78
700a98f6: f00a feb3    	bl	0x700b4660 <snprintf_>  @ imm = #0xad66
700a98fa: f648 116c    	movw	r1, #0x896c
700a98fe: f2c7 010b    	movt	r1, #0x700b
700a9902: 6008         	str	r0, [r1]
700a9904: e7ff         	b	0x700a9906 <DebugP_memLogWriterPutChar+0x66> @ imm = #-0x2
700a9906: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a990a: f648 116c    	movw	r1, #0x896c
700a990e: f2c7 010b    	movt	r1, #0x700b
700a9912: 680b         	ldr	r3, [r1]
700a9914: f64a 32b4    	movw	r2, #0xabb4
700a9918: f2c7 0208    	movt	r2, #0x7008
700a991c: 54d0         	strb	r0, [r2, r3]
700a991e: 6808         	ldr	r0, [r1]
700a9920: 3001         	adds	r0, #0x1
700a9922: 6008         	str	r0, [r1]
700a9924: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a9928: 280a         	cmp	r0, #0xa
700a992a: d008         	beq	0x700a993e <DebugP_memLogWriterPutChar+0x9e> @ imm = #0x10
700a992c: e7ff         	b	0x700a992e <DebugP_memLogWriterPutChar+0x8e> @ imm = #-0x2
700a992e: f648 106c    	movw	r0, #0x896c
700a9932: f2c7 000b    	movt	r0, #0x700b
700a9936: 6800         	ldr	r0, [r0]
700a9938: 2878         	cmp	r0, #0x78
700a993a: d350         	blo	0x700a99de <DebugP_memLogWriterPutChar+0x13e> @ imm = #0xa0
700a993c: e7ff         	b	0x700a993e <DebugP_memLogWriterPutChar+0x9e> @ imm = #-0x2
700a993e: f648 106c    	movw	r0, #0x896c
700a9942: f2c7 000b    	movt	r0, #0x700b
700a9946: 6800         	ldr	r0, [r0]
700a9948: 2878         	cmp	r0, #0x78
700a994a: d315         	blo	0x700a9978 <DebugP_memLogWriterPutChar+0xd8> @ imm = #0x2a
700a994c: e7ff         	b	0x700a994e <DebugP_memLogWriterPutChar+0xae> @ imm = #-0x2
700a994e: f648 116c    	movw	r1, #0x896c
700a9952: f2c7 010b    	movt	r1, #0x700b
700a9956: 680b         	ldr	r3, [r1]
700a9958: f64a 32b4    	movw	r2, #0xabb4
700a995c: f2c7 0208    	movt	r2, #0x7008
700a9960: 200d         	movs	r0, #0xd
700a9962: 54d0         	strb	r0, [r2, r3]
700a9964: 6808         	ldr	r0, [r1]
700a9966: 3001         	adds	r0, #0x1
700a9968: 6008         	str	r0, [r1]
700a996a: 680b         	ldr	r3, [r1]
700a996c: 200a         	movs	r0, #0xa
700a996e: 54d0         	strb	r0, [r2, r3]
700a9970: 6808         	ldr	r0, [r1]
700a9972: 3001         	adds	r0, #0x1
700a9974: 6008         	str	r0, [r1]
700a9976: e7ff         	b	0x700a9978 <DebugP_memLogWriterPutChar+0xd8> @ imm = #-0x2
700a9978: f648 106c    	movw	r0, #0x896c
700a997c: f2c7 000b    	movt	r0, #0x700b
700a9980: 6800         	ldr	r0, [r0]
700a9982: f64a 31b4    	movw	r1, #0xabb4
700a9986: f2c7 0108    	movt	r1, #0x7008
700a998a: 4408         	add	r0, r1
700a998c: f810 0c02    	ldrb	r0, [r0, #-2]
700a9990: 280d         	cmp	r0, #0xd
700a9992: d014         	beq	0x700a99be <DebugP_memLogWriterPutChar+0x11e> @ imm = #0x28
700a9994: e7ff         	b	0x700a9996 <DebugP_memLogWriterPutChar+0xf6> @ imm = #-0x2
700a9996: f648 116c    	movw	r1, #0x896c
700a999a: f2c7 010b    	movt	r1, #0x700b
700a999e: 6808         	ldr	r0, [r1]
700a99a0: f64a 32b4    	movw	r2, #0xabb4
700a99a4: f2c7 0208    	movt	r2, #0x7008
700a99a8: 1883         	adds	r3, r0, r2
700a99aa: 200d         	movs	r0, #0xd
700a99ac: f803 0c01    	strb	r0, [r3, #-1]
700a99b0: 680b         	ldr	r3, [r1]
700a99b2: 200a         	movs	r0, #0xa
700a99b4: 54d0         	strb	r0, [r2, r3]
700a99b6: 6808         	ldr	r0, [r1]
700a99b8: 3001         	adds	r0, #0x1
700a99ba: 6008         	str	r0, [r1]
700a99bc: e7ff         	b	0x700a99be <DebugP_memLogWriterPutChar+0x11e> @ imm = #-0x2
700a99be: f648 106c    	movw	r0, #0x896c
700a99c2: f2c7 000b    	movt	r0, #0x700b
700a99c6: 9002         	str	r0, [sp, #0x8]
700a99c8: 8801         	ldrh	r1, [r0]
700a99ca: f64a 30b4    	movw	r0, #0xabb4
700a99ce: f2c7 0008    	movt	r0, #0x7008
700a99d2: f003 f8ed    	bl	0x700acbb0 <DebugP_memTraceLogWriterPutLine> @ imm = #0x31da
700a99d6: 9902         	ldr	r1, [sp, #0x8]
700a99d8: 2000         	movs	r0, #0x0
700a99da: 6008         	str	r0, [r1]
700a99dc: e7ff         	b	0x700a99de <DebugP_memLogWriterPutChar+0x13e> @ imm = #-0x2
700a99de: b008         	add	sp, #0x20
700a99e0: bd80         	pop	{r7, pc}
		...
700a99ee: 0000         	movs	r0, r0

700a99f0 <Sciclient_sendMessage>:
700a99f0: b580         	push	{r7, lr}
700a99f2: b08a         	sub	sp, #0x28
700a99f4: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a99f8: 9009         	str	r0, [sp, #0x24]
700a99fa: 9108         	str	r1, [sp, #0x20]
700a99fc: 9207         	str	r2, [sp, #0x1c]
700a99fe: 9306         	str	r3, [sp, #0x18]
700a9a00: 2200         	movs	r2, #0x0
700a9a02: 9205         	str	r2, [sp, #0x14]
700a9a04: 9808         	ldr	r0, [sp, #0x20]
700a9a06: 9004         	str	r0, [sp, #0x10]
700a9a08: 9203         	str	r2, [sp, #0xc]
700a9a0a: 9202         	str	r2, [sp, #0x8]
700a9a0c: 9909         	ldr	r1, [sp, #0x24]
700a9a0e: f648 1070    	movw	r0, #0x8970
700a9a12: f2c7 000b    	movt	r0, #0x700b
700a9a16: f00b fd7b    	bl	0x700b5510 <CSL_secProxyGetDataAddr> @ imm = #0xbaf6
700a9a1a: 9001         	str	r0, [sp, #0x4]
700a9a1c: 9808         	ldr	r0, [sp, #0x20]
700a9a1e: b1f8         	cbz	r0, 0x700a9a60 <Sciclient_sendMessage+0x70> @ imm = #0x3e
700a9a20: e7ff         	b	0x700a9a22 <Sciclient_sendMessage+0x32> @ imm = #-0x2
700a9a22: 2000         	movs	r0, #0x0
700a9a24: 9005         	str	r0, [sp, #0x14]
700a9a26: e7ff         	b	0x700a9a28 <Sciclient_sendMessage+0x38> @ imm = #-0x2
700a9a28: 9805         	ldr	r0, [sp, #0x14]
700a9a2a: f648 21a4    	movw	r1, #0x8aa4
700a9a2e: f2c7 010b    	movt	r1, #0x700b
700a9a32: 7809         	ldrb	r1, [r1]
700a9a34: 4288         	cmp	r0, r1
700a9a36: d212         	bhs	0x700a9a5e <Sciclient_sendMessage+0x6e> @ imm = #0x24
700a9a38: e7ff         	b	0x700a9a3a <Sciclient_sendMessage+0x4a> @ imm = #-0x2
700a9a3a: 9804         	ldr	r0, [sp, #0x10]
700a9a3c: 6800         	ldr	r0, [r0]
700a9a3e: 9002         	str	r0, [sp, #0x8]
700a9a40: 9801         	ldr	r0, [sp, #0x4]
700a9a42: 9902         	ldr	r1, [sp, #0x8]
700a9a44: f00c f804    	bl	0x700b5a50 <CSL_REG32_WR_RAW> @ imm = #0xc008
700a9a48: 9804         	ldr	r0, [sp, #0x10]
700a9a4a: 3004         	adds	r0, #0x4
700a9a4c: 9004         	str	r0, [sp, #0x10]
700a9a4e: 9801         	ldr	r0, [sp, #0x4]
700a9a50: 3004         	adds	r0, #0x4
700a9a52: 9001         	str	r0, [sp, #0x4]
700a9a54: e7ff         	b	0x700a9a56 <Sciclient_sendMessage+0x66> @ imm = #-0x2
700a9a56: 9805         	ldr	r0, [sp, #0x14]
700a9a58: 3001         	adds	r0, #0x1
700a9a5a: 9005         	str	r0, [sp, #0x14]
700a9a5c: e7e4         	b	0x700a9a28 <Sciclient_sendMessage+0x38> @ imm = #-0x38
700a9a5e: e7ff         	b	0x700a9a60 <Sciclient_sendMessage+0x70> @ imm = #-0x2
700a9a60: 9807         	ldr	r0, [sp, #0x1c]
700a9a62: 9004         	str	r0, [sp, #0x10]
700a9a64: 2000         	movs	r0, #0x0
700a9a66: 9005         	str	r0, [sp, #0x14]
700a9a68: e7ff         	b	0x700a9a6a <Sciclient_sendMessage+0x7a> @ imm = #-0x2
700a9a6a: 9805         	ldr	r0, [sp, #0x14]
700a9a6c: 2801         	cmp	r0, #0x1
700a9a6e: d812         	bhi	0x700a9a96 <Sciclient_sendMessage+0xa6> @ imm = #0x24
700a9a70: e7ff         	b	0x700a9a72 <Sciclient_sendMessage+0x82> @ imm = #-0x2
700a9a72: 9804         	ldr	r0, [sp, #0x10]
700a9a74: 6800         	ldr	r0, [r0]
700a9a76: 9002         	str	r0, [sp, #0x8]
700a9a78: 9801         	ldr	r0, [sp, #0x4]
700a9a7a: 9902         	ldr	r1, [sp, #0x8]
700a9a7c: f00b ffe8    	bl	0x700b5a50 <CSL_REG32_WR_RAW> @ imm = #0xbfd0
700a9a80: 9804         	ldr	r0, [sp, #0x10]
700a9a82: 3004         	adds	r0, #0x4
700a9a84: 9004         	str	r0, [sp, #0x10]
700a9a86: 9801         	ldr	r0, [sp, #0x4]
700a9a88: 3004         	adds	r0, #0x4
700a9a8a: 9001         	str	r0, [sp, #0x4]
700a9a8c: e7ff         	b	0x700a9a8e <Sciclient_sendMessage+0x9e> @ imm = #-0x2
700a9a8e: 9805         	ldr	r0, [sp, #0x14]
700a9a90: 3001         	adds	r0, #0x1
700a9a92: 9005         	str	r0, [sp, #0x14]
700a9a94: e7e9         	b	0x700a9a6a <Sciclient_sendMessage+0x7a> @ imm = #-0x2e
700a9a96: 980c         	ldr	r0, [sp, #0x30]
700a9a98: b300         	cbz	r0, 0x700a9adc <Sciclient_sendMessage+0xec> @ imm = #0x40
700a9a9a: e7ff         	b	0x700a9a9c <Sciclient_sendMessage+0xac> @ imm = #-0x2
700a9a9c: 980c         	ldr	r0, [sp, #0x30]
700a9a9e: 3003         	adds	r0, #0x3
700a9aa0: 0880         	lsrs	r0, r0, #0x2
700a9aa2: 9003         	str	r0, [sp, #0xc]
700a9aa4: 9806         	ldr	r0, [sp, #0x18]
700a9aa6: 9004         	str	r0, [sp, #0x10]
700a9aa8: e7ff         	b	0x700a9aaa <Sciclient_sendMessage+0xba> @ imm = #-0x2
700a9aaa: 9805         	ldr	r0, [sp, #0x14]
700a9aac: 9903         	ldr	r1, [sp, #0xc]
700a9aae: 3102         	adds	r1, #0x2
700a9ab0: 4288         	cmp	r0, r1
700a9ab2: d212         	bhs	0x700a9ada <Sciclient_sendMessage+0xea> @ imm = #0x24
700a9ab4: e7ff         	b	0x700a9ab6 <Sciclient_sendMessage+0xc6> @ imm = #-0x2
700a9ab6: 9804         	ldr	r0, [sp, #0x10]
700a9ab8: 6800         	ldr	r0, [r0]
700a9aba: 9002         	str	r0, [sp, #0x8]
700a9abc: 9801         	ldr	r0, [sp, #0x4]
700a9abe: 9902         	ldr	r1, [sp, #0x8]
700a9ac0: f00b ffc6    	bl	0x700b5a50 <CSL_REG32_WR_RAW> @ imm = #0xbf8c
700a9ac4: 9804         	ldr	r0, [sp, #0x10]
700a9ac6: 3004         	adds	r0, #0x4
700a9ac8: 9004         	str	r0, [sp, #0x10]
700a9aca: 9801         	ldr	r0, [sp, #0x4]
700a9acc: 3004         	adds	r0, #0x4
700a9ace: 9001         	str	r0, [sp, #0x4]
700a9ad0: e7ff         	b	0x700a9ad2 <Sciclient_sendMessage+0xe2> @ imm = #-0x2
700a9ad2: 9805         	ldr	r0, [sp, #0x14]
700a9ad4: 3001         	adds	r0, #0x1
700a9ad6: 9005         	str	r0, [sp, #0x14]
700a9ad8: e7e7         	b	0x700a9aaa <Sciclient_sendMessage+0xba> @ imm = #-0x32
700a9ada: e7ff         	b	0x700a9adc <Sciclient_sendMessage+0xec> @ imm = #-0x2
700a9adc: f648 20a4    	movw	r0, #0x8aa4
700a9ae0: f2c7 000b    	movt	r0, #0x700b
700a9ae4: 7801         	ldrb	r1, [r0]
700a9ae6: 980c         	ldr	r0, [sp, #0x30]
700a9ae8: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9aec: 3008         	adds	r0, #0x8
700a9aee: f648 11f8    	movw	r1, #0x89f8
700a9af2: f2c7 010b    	movt	r1, #0x700b
700a9af6: 6949         	ldr	r1, [r1, #0x14]
700a9af8: 3904         	subs	r1, #0x4
700a9afa: 4288         	cmp	r0, r1
700a9afc: d817         	bhi	0x700a9b2e <Sciclient_sendMessage+0x13e> @ imm = #0x2e
700a9afe: e7ff         	b	0x700a9b00 <Sciclient_sendMessage+0x110> @ imm = #-0x2
700a9b00: 9909         	ldr	r1, [sp, #0x24]
700a9b02: f648 1070    	movw	r0, #0x8970
700a9b06: f2c7 000b    	movt	r0, #0x700b
700a9b0a: 2200         	movs	r2, #0x0
700a9b0c: 9200         	str	r2, [sp]
700a9b0e: f00b fcff    	bl	0x700b5510 <CSL_secProxyGetDataAddr> @ imm = #0xb9fe
700a9b12: 9900         	ldr	r1, [sp]
700a9b14: 4602         	mov	r2, r0
700a9b16: f648 10f8    	movw	r0, #0x89f8
700a9b1a: f2c7 000b    	movt	r0, #0x700b
700a9b1e: 6940         	ldr	r0, [r0, #0x14]
700a9b20: 4410         	add	r0, r2
700a9b22: 3804         	subs	r0, #0x4
700a9b24: 9001         	str	r0, [sp, #0x4]
700a9b26: 9801         	ldr	r0, [sp, #0x4]
700a9b28: f00b ff92    	bl	0x700b5a50 <CSL_REG32_WR_RAW> @ imm = #0xbf24
700a9b2c: e7ff         	b	0x700a9b2e <Sciclient_sendMessage+0x13e> @ imm = #-0x2
700a9b2e: b00a         	add	sp, #0x28
700a9b30: bd80         	pop	{r7, pc}
		...
700a9b3e: 0000         	movs	r0, r0

700a9b40 <Sciclient_rmIaValidateMapping>:
700a9b40: b580         	push	{r7, lr}
700a9b42: b088         	sub	sp, #0x20
700a9b44: 4684         	mov	r12, r0
700a9b46: 980a         	ldr	r0, [sp, #0x28]
700a9b48: f88d c01f    	strb.w	r12, [sp, #0x1f]
700a9b4c: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700a9b50: f8ad 201a    	strh.w	r2, [sp, #0x1a]
700a9b54: f8ad 3018    	strh.w	r3, [sp, #0x18]
700a9b58: f88d 0017    	strb.w	r0, [sp, #0x17]
700a9b5c: 2000         	movs	r0, #0x0
700a9b5e: 9004         	str	r0, [sp, #0x10]
700a9b60: 9003         	str	r0, [sp, #0xc]
700a9b62: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a9b66: f009 f803    	bl	0x700b2b70 <Sciclient_rmIaGetInst> @ imm = #0x9006
700a9b6a: 9003         	str	r0, [sp, #0xc]
700a9b6c: 9803         	ldr	r0, [sp, #0xc]
700a9b6e: b920         	cbnz	r0, 0x700a9b7a <Sciclient_rmIaValidateMapping+0x3a> @ imm = #0x8
700a9b70: e7ff         	b	0x700a9b72 <Sciclient_rmIaValidateMapping+0x32> @ imm = #-0x2
700a9b72: f06f 0001    	mvn	r0, #0x1
700a9b76: 9004         	str	r0, [sp, #0x10]
700a9b78: e00b         	b	0x700a9b92 <Sciclient_rmIaValidateMapping+0x52> @ imm = #0x16
700a9b7a: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a9b7e: 9903         	ldr	r1, [sp, #0xc]
700a9b80: 8989         	ldrh	r1, [r1, #0xc]
700a9b82: 4288         	cmp	r0, r1
700a9b84: db04         	blt	0x700a9b90 <Sciclient_rmIaValidateMapping+0x50> @ imm = #0x8
700a9b86: e7ff         	b	0x700a9b88 <Sciclient_rmIaValidateMapping+0x48> @ imm = #-0x2
700a9b88: f06f 0001    	mvn	r0, #0x1
700a9b8c: 9004         	str	r0, [sp, #0x10]
700a9b8e: e7ff         	b	0x700a9b90 <Sciclient_rmIaValidateMapping+0x50> @ imm = #-0x2
700a9b90: e7ff         	b	0x700a9b92 <Sciclient_rmIaValidateMapping+0x52> @ imm = #-0x2
700a9b92: 9804         	ldr	r0, [sp, #0x10]
700a9b94: b948         	cbnz	r0, 0x700a9baa <Sciclient_rmIaValidateMapping+0x6a> @ imm = #0x12
700a9b96: e7ff         	b	0x700a9b98 <Sciclient_rmIaValidateMapping+0x58> @ imm = #-0x2
700a9b98: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a9b9c: 2840         	cmp	r0, #0x40
700a9b9e: d304         	blo	0x700a9baa <Sciclient_rmIaValidateMapping+0x6a> @ imm = #0x8
700a9ba0: e7ff         	b	0x700a9ba2 <Sciclient_rmIaValidateMapping+0x62> @ imm = #-0x2
700a9ba2: f06f 0001    	mvn	r0, #0x1
700a9ba6: 9004         	str	r0, [sp, #0x10]
700a9ba8: e7ff         	b	0x700a9baa <Sciclient_rmIaValidateMapping+0x6a> @ imm = #-0x2
700a9baa: 9804         	ldr	r0, [sp, #0x10]
700a9bac: b998         	cbnz	r0, 0x700a9bd6 <Sciclient_rmIaValidateMapping+0x96> @ imm = #0x26
700a9bae: e7ff         	b	0x700a9bb0 <Sciclient_rmIaValidateMapping+0x70> @ imm = #-0x2
700a9bb0: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700a9bb4: 9903         	ldr	r1, [sp, #0xc]
700a9bb6: 8909         	ldrh	r1, [r1, #0x8]
700a9bb8: 1a40         	subs	r0, r0, r1
700a9bba: f8ad 000a    	strh.w	r0, [sp, #0xa]
700a9bbe: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700a9bc2: 9903         	ldr	r1, [sp, #0xc]
700a9bc4: 8949         	ldrh	r1, [r1, #0xa]
700a9bc6: 4288         	cmp	r0, r1
700a9bc8: db04         	blt	0x700a9bd4 <Sciclient_rmIaValidateMapping+0x94> @ imm = #0x8
700a9bca: e7ff         	b	0x700a9bcc <Sciclient_rmIaValidateMapping+0x8c> @ imm = #-0x2
700a9bcc: f06f 0001    	mvn	r0, #0x1
700a9bd0: 9004         	str	r0, [sp, #0x10]
700a9bd2: e7ff         	b	0x700a9bd4 <Sciclient_rmIaValidateMapping+0x94> @ imm = #-0x2
700a9bd4: e7ff         	b	0x700a9bd6 <Sciclient_rmIaValidateMapping+0x96> @ imm = #-0x2
700a9bd6: 9804         	ldr	r0, [sp, #0x10]
700a9bd8: 2800         	cmp	r0, #0x0
700a9bda: d14e         	bne	0x700a9c7a <Sciclient_rmIaValidateMapping+0x13a> @ imm = #0x9c
700a9bdc: e7ff         	b	0x700a9bde <Sciclient_rmIaValidateMapping+0x9e> @ imm = #-0x2
700a9bde: 9803         	ldr	r0, [sp, #0xc]
700a9be0: 6840         	ldr	r0, [r0, #0x4]
700a9be2: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700a9be6: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a9bea: 9001         	str	r0, [sp, #0x4]
700a9bec: 9801         	ldr	r0, [sp, #0x4]
700a9bee: f64f 7100    	movw	r1, #0xff00
700a9bf2: f2c0 0101    	movt	r1, #0x1
700a9bf6: 2208         	movs	r2, #0x8
700a9bf8: f00b fa8a    	bl	0x700b5110 <CSL_REG32_FEXT_RAW> @ imm = #0xb514
700a9bfc: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a9c00: 9801         	ldr	r0, [sp, #0x4]
700a9c02: 213f         	movs	r1, #0x3f
700a9c04: 2200         	movs	r2, #0x0
700a9c06: f00b fa83    	bl	0x700b5110 <CSL_REG32_FEXT_RAW> @ imm = #0xb506
700a9c0a: f8ad 0000    	strh.w	r0, [sp]
700a9c0e: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a9c12: b9f0         	cbnz	r0, 0x700a9c52 <Sciclient_rmIaValidateMapping+0x112> @ imm = #0x3c
700a9c14: e7ff         	b	0x700a9c16 <Sciclient_rmIaValidateMapping+0xd6> @ imm = #-0x2
700a9c16: f8bd 0000    	ldrh.w	r0, [sp]
700a9c1a: b9d0         	cbnz	r0, 0x700a9c52 <Sciclient_rmIaValidateMapping+0x112> @ imm = #0x34
700a9c1c: e7ff         	b	0x700a9c1e <Sciclient_rmIaValidateMapping+0xde> @ imm = #-0x2
700a9c1e: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a9c22: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a9c26: 4288         	cmp	r0, r1
700a9c28: d012         	beq	0x700a9c50 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x24
700a9c2a: e7ff         	b	0x700a9c2c <Sciclient_rmIaValidateMapping+0xec> @ imm = #-0x2
700a9c2c: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a9c30: f8bd 1000    	ldrh.w	r1, [sp]
700a9c34: 4288         	cmp	r0, r1
700a9c36: d00b         	beq	0x700a9c50 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x16
700a9c38: e7ff         	b	0x700a9c3a <Sciclient_rmIaValidateMapping+0xfa> @ imm = #-0x2
700a9c3a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700a9c3e: 9903         	ldr	r1, [sp, #0xc]
700a9c40: 8a89         	ldrh	r1, [r1, #0x14]
700a9c42: 4288         	cmp	r0, r1
700a9c44: d004         	beq	0x700a9c50 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x8
700a9c46: e7ff         	b	0x700a9c48 <Sciclient_rmIaValidateMapping+0x108> @ imm = #-0x2
700a9c48: f06f 0001    	mvn	r0, #0x1
700a9c4c: 9004         	str	r0, [sp, #0x10]
700a9c4e: e7ff         	b	0x700a9c50 <Sciclient_rmIaValidateMapping+0x110> @ imm = #-0x2
700a9c50: e012         	b	0x700a9c78 <Sciclient_rmIaValidateMapping+0x138> @ imm = #0x24
700a9c52: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a9c56: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a9c5a: 4288         	cmp	r0, r1
700a9c5c: d00b         	beq	0x700a9c76 <Sciclient_rmIaValidateMapping+0x136> @ imm = #0x16
700a9c5e: e7ff         	b	0x700a9c60 <Sciclient_rmIaValidateMapping+0x120> @ imm = #-0x2
700a9c60: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a9c64: f8bd 1000    	ldrh.w	r1, [sp]
700a9c68: 4288         	cmp	r0, r1
700a9c6a: d004         	beq	0x700a9c76 <Sciclient_rmIaValidateMapping+0x136> @ imm = #0x8
700a9c6c: e7ff         	b	0x700a9c6e <Sciclient_rmIaValidateMapping+0x12e> @ imm = #-0x2
700a9c6e: f06f 0001    	mvn	r0, #0x1
700a9c72: 9004         	str	r0, [sp, #0x10]
700a9c74: e7ff         	b	0x700a9c76 <Sciclient_rmIaValidateMapping+0x136> @ imm = #-0x2
700a9c76: e7ff         	b	0x700a9c78 <Sciclient_rmIaValidateMapping+0x138> @ imm = #-0x2
700a9c78: e7ff         	b	0x700a9c7a <Sciclient_rmIaValidateMapping+0x13a> @ imm = #-0x2
700a9c7a: 9804         	ldr	r0, [sp, #0x10]
700a9c7c: b008         	add	sp, #0x20
700a9c7e: bd80         	pop	{r7, pc}

700a9c80 <Udma_rmAllocMappedRing>:
700a9c80: b580         	push	{r7, lr}
700a9c82: b090         	sub	sp, #0x40
700a9c84: 900f         	str	r0, [sp, #0x3c]
700a9c86: 910e         	str	r1, [sp, #0x38]
700a9c88: 920d         	str	r2, [sp, #0x34]
700a9c8a: f64f 70ff    	movw	r0, #0xffff
700a9c8e: 900c         	str	r0, [sp, #0x30]
700a9c90: 2000         	movs	r0, #0x0
700a9c92: 9005         	str	r0, [sp, #0x14]
700a9c94: 980f         	ldr	r0, [sp, #0x3c]
700a9c96: f500 70ea    	add.w	r0, r0, #0x1d4
700a9c9a: 9004         	str	r0, [sp, #0x10]
700a9c9c: 980f         	ldr	r0, [sp, #0x3c]
700a9c9e: 990e         	ldr	r1, [sp, #0x38]
700a9ca0: 9a0d         	ldr	r2, [sp, #0x34]
700a9ca2: ab01         	add	r3, sp, #0x4
700a9ca4: f004 fe04    	bl	0x700ae8b0 <Udma_getMappedChRingAttributes> @ imm = #0x4c08
700a9ca8: 9005         	str	r0, [sp, #0x14]
700a9caa: 9805         	ldr	r0, [sp, #0x14]
700a9cac: 2800         	cmp	r0, #0x0
700a9cae: f040 8084    	bne.w	0x700a9dba <Udma_rmAllocMappedRing+0x13a> @ imm = #0x108
700a9cb2: e7ff         	b	0x700a9cb4 <Udma_rmAllocMappedRing+0x34> @ imm = #-0x2
700a9cb4: 2000         	movs	r0, #0x0
700a9cb6: 9007         	str	r0, [sp, #0x1c]
700a9cb8: 9804         	ldr	r0, [sp, #0x10]
700a9cba: 990e         	ldr	r1, [sp, #0x38]
700a9cbc: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9cc0: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a9cc4: 9006         	str	r0, [sp, #0x18]
700a9cc6: 9802         	ldr	r0, [sp, #0x8]
700a9cc8: 9904         	ldr	r1, [sp, #0x10]
700a9cca: 9a0e         	ldr	r2, [sp, #0x38]
700a9ccc: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9cd0: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9cd4: 4288         	cmp	r0, r1
700a9cd6: d90a         	bls	0x700a9cee <Udma_rmAllocMappedRing+0x6e> @ imm = #0x14
700a9cd8: e7ff         	b	0x700a9cda <Udma_rmAllocMappedRing+0x5a> @ imm = #-0x2
700a9cda: 9802         	ldr	r0, [sp, #0x8]
700a9cdc: 9904         	ldr	r1, [sp, #0x10]
700a9cde: 9a0e         	ldr	r2, [sp, #0x38]
700a9ce0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9ce4: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9ce8: 1a40         	subs	r0, r0, r1
700a9cea: 9007         	str	r0, [sp, #0x1c]
700a9cec: e7ff         	b	0x700a9cee <Udma_rmAllocMappedRing+0x6e> @ imm = #-0x2
700a9cee: 9802         	ldr	r0, [sp, #0x8]
700a9cf0: 9903         	ldr	r1, [sp, #0xc]
700a9cf2: 4408         	add	r0, r1
700a9cf4: 9904         	ldr	r1, [sp, #0x10]
700a9cf6: 9a0e         	ldr	r2, [sp, #0x38]
700a9cf8: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a9cfc: f8d2 1088    	ldr.w	r1, [r2, #0x88]
700a9d00: f8d2 20a8    	ldr.w	r2, [r2, #0xa8]
700a9d04: 4411         	add	r1, r2
700a9d06: 4288         	cmp	r0, r1
700a9d08: d20c         	bhs	0x700a9d24 <Udma_rmAllocMappedRing+0xa4> @ imm = #0x18
700a9d0a: e7ff         	b	0x700a9d0c <Udma_rmAllocMappedRing+0x8c> @ imm = #-0x2
700a9d0c: 9802         	ldr	r0, [sp, #0x8]
700a9d0e: 9903         	ldr	r1, [sp, #0xc]
700a9d10: 4408         	add	r0, r1
700a9d12: 9904         	ldr	r1, [sp, #0x10]
700a9d14: 9a0e         	ldr	r2, [sp, #0x38]
700a9d16: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9d1a: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9d1e: 1a40         	subs	r0, r0, r1
700a9d20: 9006         	str	r0, [sp, #0x18]
700a9d22: e7ff         	b	0x700a9d24 <Udma_rmAllocMappedRing+0xa4> @ imm = #-0x2
700a9d24: 980f         	ldr	r0, [sp, #0x3c]
700a9d26: f500 609f    	add.w	r0, r0, #0x4f8
700a9d2a: f04f 31ff    	mov.w	r1, #0xffffffff
700a9d2e: f008 ff7f    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x8efe
700a9d32: 9807         	ldr	r0, [sp, #0x1c]
700a9d34: 900b         	str	r0, [sp, #0x2c]
700a9d36: e7ff         	b	0x700a9d38 <Udma_rmAllocMappedRing+0xb8> @ imm = #-0x2
700a9d38: 980b         	ldr	r0, [sp, #0x2c]
700a9d3a: 9906         	ldr	r1, [sp, #0x18]
700a9d3c: 4288         	cmp	r0, r1
700a9d3e: d236         	bhs	0x700a9dae <Udma_rmAllocMappedRing+0x12e> @ imm = #0x6c
700a9d40: e7ff         	b	0x700a9d42 <Udma_rmAllocMappedRing+0xc2> @ imm = #-0x2
700a9d42: 980b         	ldr	r0, [sp, #0x2c]
700a9d44: 0940         	lsrs	r0, r0, #0x5
700a9d46: 900a         	str	r0, [sp, #0x28]
700a9d48: 980b         	ldr	r0, [sp, #0x2c]
700a9d4a: 990a         	ldr	r1, [sp, #0x28]
700a9d4c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9d50: 9009         	str	r0, [sp, #0x24]
700a9d52: 9909         	ldr	r1, [sp, #0x24]
700a9d54: 2001         	movs	r0, #0x1
700a9d56: 4088         	lsls	r0, r1
700a9d58: 9008         	str	r0, [sp, #0x20]
700a9d5a: 980f         	ldr	r0, [sp, #0x3c]
700a9d5c: 990e         	ldr	r1, [sp, #0x38]
700a9d5e: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a9d62: 990a         	ldr	r1, [sp, #0x28]
700a9d64: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9d68: f8d0 0344    	ldr.w	r0, [r0, #0x344]
700a9d6c: 9908         	ldr	r1, [sp, #0x20]
700a9d6e: 4008         	ands	r0, r1
700a9d70: 4288         	cmp	r0, r1
700a9d72: d117         	bne	0x700a9da4 <Udma_rmAllocMappedRing+0x124> @ imm = #0x2e
700a9d74: e7ff         	b	0x700a9d76 <Udma_rmAllocMappedRing+0xf6> @ imm = #-0x2
700a9d76: 9a08         	ldr	r2, [sp, #0x20]
700a9d78: 980f         	ldr	r0, [sp, #0x3c]
700a9d7a: 990e         	ldr	r1, [sp, #0x38]
700a9d7c: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a9d80: 990a         	ldr	r1, [sp, #0x28]
700a9d82: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a9d86: f8d1 0344    	ldr.w	r0, [r1, #0x344]
700a9d8a: 4390         	bics	r0, r2
700a9d8c: f8c1 0344    	str.w	r0, [r1, #0x344]
700a9d90: 980b         	ldr	r0, [sp, #0x2c]
700a9d92: 9904         	ldr	r1, [sp, #0x10]
700a9d94: 9a0e         	ldr	r2, [sp, #0x38]
700a9d96: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9d9a: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9d9e: 4408         	add	r0, r1
700a9da0: 900c         	str	r0, [sp, #0x30]
700a9da2: e004         	b	0x700a9dae <Udma_rmAllocMappedRing+0x12e> @ imm = #0x8
700a9da4: e7ff         	b	0x700a9da6 <Udma_rmAllocMappedRing+0x126> @ imm = #-0x2
700a9da6: 980b         	ldr	r0, [sp, #0x2c]
700a9da8: 3001         	adds	r0, #0x1
700a9daa: 900b         	str	r0, [sp, #0x2c]
700a9dac: e7c4         	b	0x700a9d38 <Udma_rmAllocMappedRing+0xb8> @ imm = #-0x78
700a9dae: 980f         	ldr	r0, [sp, #0x3c]
700a9db0: f500 609f    	add.w	r0, r0, #0x4f8
700a9db4: f009 ffcc    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x9f98
700a9db8: e7ff         	b	0x700a9dba <Udma_rmAllocMappedRing+0x13a> @ imm = #-0x2
700a9dba: 980c         	ldr	r0, [sp, #0x30]
700a9dbc: b010         	add	sp, #0x40
700a9dbe: bd80         	pop	{r7, pc}

700a9dc0 <UART_procLineStatusErr>:
700a9dc0: b580         	push	{r7, lr}
700a9dc2: b086         	sub	sp, #0x18
700a9dc4: 9005         	str	r0, [sp, #0x14]
700a9dc6: 2000         	movs	r0, #0x0
700a9dc8: 9004         	str	r0, [sp, #0x10]
700a9dca: 9002         	str	r0, [sp, #0x8]
700a9dcc: 9805         	ldr	r0, [sp, #0x14]
700a9dce: b920         	cbnz	r0, 0x700a9dda <UART_procLineStatusErr+0x1a> @ imm = #0x8
700a9dd0: e7ff         	b	0x700a9dd2 <UART_procLineStatusErr+0x12> @ imm = #-0x2
700a9dd2: f06f 0002    	mvn	r0, #0x2
700a9dd6: 9004         	str	r0, [sp, #0x10]
700a9dd8: e7ff         	b	0x700a9dda <UART_procLineStatusErr+0x1a> @ imm = #-0x2
700a9dda: 9804         	ldr	r0, [sp, #0x10]
700a9ddc: 2800         	cmp	r0, #0x0
700a9dde: f040 808b    	bne.w	0x700a9ef8 <UART_procLineStatusErr+0x138> @ imm = #0x116
700a9de2: e7ff         	b	0x700a9de4 <UART_procLineStatusErr+0x24> @ imm = #-0x2
700a9de4: 9805         	ldr	r0, [sp, #0x14]
700a9de6: 6800         	ldr	r0, [r0]
700a9de8: f009 ffda    	bl	0x700b3da0 <UART_readLineStatus> @ imm = #0x9fb4
700a9dec: 9003         	str	r0, [sp, #0xc]
700a9dee: 9803         	ldr	r0, [sp, #0xc]
700a9df0: f000 0080    	and	r0, r0, #0x80
700a9df4: 2880         	cmp	r0, #0x80
700a9df6: d006         	beq	0x700a9e06 <UART_procLineStatusErr+0x46> @ imm = #0xc
700a9df8: e7ff         	b	0x700a9dfa <UART_procLineStatusErr+0x3a> @ imm = #-0x2
700a9dfa: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a9dfe: 0780         	lsls	r0, r0, #0x1e
700a9e00: 2800         	cmp	r0, #0x0
700a9e02: d578         	bpl	0x700a9ef6 <UART_procLineStatusErr+0x136> @ imm = #0xf0
700a9e04: e7ff         	b	0x700a9e06 <UART_procLineStatusErr+0x46> @ imm = #-0x2
700a9e06: 9805         	ldr	r0, [sp, #0x14]
700a9e08: 6a80         	ldr	r0, [r0, #0x28]
700a9e0a: b120         	cbz	r0, 0x700a9e16 <UART_procLineStatusErr+0x56> @ imm = #0x8
700a9e0c: e7ff         	b	0x700a9e0e <UART_procLineStatusErr+0x4e> @ imm = #-0x2
700a9e0e: 9905         	ldr	r1, [sp, #0x14]
700a9e10: 6988         	ldr	r0, [r1, #0x18]
700a9e12: 62c8         	str	r0, [r1, #0x2c]
700a9e14: e7ff         	b	0x700a9e16 <UART_procLineStatusErr+0x56> @ imm = #-0x2
700a9e16: 2040         	movs	r0, #0x40
700a9e18: 9002         	str	r0, [sp, #0x8]
700a9e1a: e7ff         	b	0x700a9e1c <UART_procLineStatusErr+0x5c> @ imm = #-0x2
700a9e1c: 9805         	ldr	r0, [sp, #0x14]
700a9e1e: 6800         	ldr	r0, [r0]
700a9e20: f00b fbe6    	bl	0x700b55f0 <UART_fifoCharGet> @ imm = #0xb7cc
700a9e24: 9802         	ldr	r0, [sp, #0x8]
700a9e26: 3801         	subs	r0, #0x1
700a9e28: 9002         	str	r0, [sp, #0x8]
700a9e2a: 9805         	ldr	r0, [sp, #0x14]
700a9e2c: 6800         	ldr	r0, [r0]
700a9e2e: f009 ffb7    	bl	0x700b3da0 <UART_readLineStatus> @ imm = #0x9f6e
700a9e32: 9003         	str	r0, [sp, #0xc]
700a9e34: 9803         	ldr	r0, [sp, #0xc]
700a9e36: f000 009f    	and	r0, r0, #0x9f
700a9e3a: 9003         	str	r0, [sp, #0xc]
700a9e3c: e7ff         	b	0x700a9e3e <UART_procLineStatusErr+0x7e> @ imm = #-0x2
700a9e3e: 9903         	ldr	r1, [sp, #0xc]
700a9e40: 2000         	movs	r0, #0x0
700a9e42: 9001         	str	r0, [sp, #0x4]
700a9e44: b131         	cbz	r1, 0x700a9e54 <UART_procLineStatusErr+0x94> @ imm = #0xc
700a9e46: e7ff         	b	0x700a9e48 <UART_procLineStatusErr+0x88> @ imm = #-0x2
700a9e48: 9802         	ldr	r0, [sp, #0x8]
700a9e4a: 2800         	cmp	r0, #0x0
700a9e4c: bf18         	it	ne
700a9e4e: 2001         	movne	r0, #0x1
700a9e50: 9001         	str	r0, [sp, #0x4]
700a9e52: e7ff         	b	0x700a9e54 <UART_procLineStatusErr+0x94> @ imm = #-0x2
700a9e54: 9801         	ldr	r0, [sp, #0x4]
700a9e56: 07c0         	lsls	r0, r0, #0x1f
700a9e58: 2800         	cmp	r0, #0x0
700a9e5a: d1df         	bne	0x700a9e1c <UART_procLineStatusErr+0x5c> @ imm = #-0x42
700a9e5c: e7ff         	b	0x700a9e5e <UART_procLineStatusErr+0x9e> @ imm = #-0x2
700a9e5e: 9805         	ldr	r0, [sp, #0x14]
700a9e60: 6800         	ldr	r0, [r0]
700a9e62: 2105         	movs	r1, #0x5
700a9e64: f003 fa3c    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #0x3478
700a9e68: 9905         	ldr	r1, [sp, #0x14]
700a9e6a: 6948         	ldr	r0, [r1, #0x14]
700a9e6c: 698a         	ldr	r2, [r1, #0x18]
700a9e6e: 1a80         	subs	r0, r0, r2
700a9e70: 6148         	str	r0, [r1, #0x14]
700a9e72: 9805         	ldr	r0, [sp, #0x14]
700a9e74: 6a80         	ldr	r0, [r0, #0x28]
700a9e76: b3a8         	cbz	r0, 0x700a9ee4 <UART_procLineStatusErr+0x124> @ imm = #0x6a
700a9e78: e7ff         	b	0x700a9e7a <UART_procLineStatusErr+0xba> @ imm = #-0x2
700a9e7a: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a9e7e: 06c0         	lsls	r0, r0, #0x1b
700a9e80: 2800         	cmp	r0, #0x0
700a9e82: d508         	bpl	0x700a9e96 <UART_procLineStatusErr+0xd6> @ imm = #0x10
700a9e84: e7ff         	b	0x700a9e86 <UART_procLineStatusErr+0xc6> @ imm = #-0x2
700a9e86: 9905         	ldr	r1, [sp, #0x14]
700a9e88: 2002         	movs	r0, #0x2
700a9e8a: 6348         	str	r0, [r1, #0x34]
700a9e8c: 9905         	ldr	r1, [sp, #0x14]
700a9e8e: 6a48         	ldr	r0, [r1, #0x24]
700a9e90: 3001         	adds	r0, #0x1
700a9e92: 6248         	str	r0, [r1, #0x24]
700a9e94: e025         	b	0x700a9ee2 <UART_procLineStatusErr+0x122> @ imm = #0x4a
700a9e96: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a9e9a: 0700         	lsls	r0, r0, #0x1c
700a9e9c: 2800         	cmp	r0, #0x0
700a9e9e: d508         	bpl	0x700a9eb2 <UART_procLineStatusErr+0xf2> @ imm = #0x10
700a9ea0: e7ff         	b	0x700a9ea2 <UART_procLineStatusErr+0xe2> @ imm = #-0x2
700a9ea2: 9905         	ldr	r1, [sp, #0x14]
700a9ea4: 2003         	movs	r0, #0x3
700a9ea6: 6348         	str	r0, [r1, #0x34]
700a9ea8: 9905         	ldr	r1, [sp, #0x14]
700a9eaa: 6a48         	ldr	r0, [r1, #0x24]
700a9eac: 3001         	adds	r0, #0x1
700a9eae: 6248         	str	r0, [r1, #0x24]
700a9eb0: e016         	b	0x700a9ee0 <UART_procLineStatusErr+0x120> @ imm = #0x2c
700a9eb2: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a9eb6: 0740         	lsls	r0, r0, #0x1d
700a9eb8: 2800         	cmp	r0, #0x0
700a9eba: d508         	bpl	0x700a9ece <UART_procLineStatusErr+0x10e> @ imm = #0x10
700a9ebc: e7ff         	b	0x700a9ebe <UART_procLineStatusErr+0xfe> @ imm = #-0x2
700a9ebe: 9905         	ldr	r1, [sp, #0x14]
700a9ec0: 2004         	movs	r0, #0x4
700a9ec2: 6348         	str	r0, [r1, #0x34]
700a9ec4: 9905         	ldr	r1, [sp, #0x14]
700a9ec6: 6a48         	ldr	r0, [r1, #0x24]
700a9ec8: 3001         	adds	r0, #0x1
700a9eca: 6248         	str	r0, [r1, #0x24]
700a9ecc: e007         	b	0x700a9ede <UART_procLineStatusErr+0x11e> @ imm = #0xe
700a9ece: 9905         	ldr	r1, [sp, #0x14]
700a9ed0: 2005         	movs	r0, #0x5
700a9ed2: 6348         	str	r0, [r1, #0x34]
700a9ed4: 9905         	ldr	r1, [sp, #0x14]
700a9ed6: 6a48         	ldr	r0, [r1, #0x24]
700a9ed8: 3001         	adds	r0, #0x1
700a9eda: 6248         	str	r0, [r1, #0x24]
700a9edc: e7ff         	b	0x700a9ede <UART_procLineStatusErr+0x11e> @ imm = #-0x2
700a9ede: e7ff         	b	0x700a9ee0 <UART_procLineStatusErr+0x120> @ imm = #-0x2
700a9ee0: e7ff         	b	0x700a9ee2 <UART_procLineStatusErr+0x122> @ imm = #-0x2
700a9ee2: e7ff         	b	0x700a9ee4 <UART_procLineStatusErr+0x124> @ imm = #-0x2
700a9ee4: 9805         	ldr	r0, [sp, #0x14]
700a9ee6: 6841         	ldr	r1, [r0, #0x4]
700a9ee8: 6e49         	ldr	r1, [r1, #0x64]
700a9eea: 4788         	blx	r1
700a9eec: 9805         	ldr	r0, [sp, #0x14]
700a9eee: 3028         	adds	r0, #0x28
700a9ef0: f00b fade    	bl	0x700b54b0 <UART_lld_Transaction_deInit> @ imm = #0xb5bc
700a9ef4: e7ff         	b	0x700a9ef6 <UART_procLineStatusErr+0x136> @ imm = #-0x2
700a9ef6: e7ff         	b	0x700a9ef8 <UART_procLineStatusErr+0x138> @ imm = #-0x2
700a9ef8: 9804         	ldr	r0, [sp, #0x10]
700a9efa: b006         	add	sp, #0x18
700a9efc: bd80         	pop	{r7, pc}
700a9efe: 0000         	movs	r0, r0

700a9f00 <ClockP_init>:
700a9f00: b580         	push	{r7, lr}
700a9f02: b094         	sub	sp, #0x50
700a9f04: f648 10b0    	movw	r0, #0x89b0
700a9f08: f2c7 000b    	movt	r0, #0x700b
700a9f0c: 9005         	str	r0, [sp, #0x14]
700a9f0e: 68c0         	ldr	r0, [r0, #0xc]
700a9f10: 2800         	cmp	r0, #0x0
700a9f12: bf18         	it	ne
700a9f14: 2001         	movne	r0, #0x1
700a9f16: f647 41d5    	movw	r1, #0x7cd5
700a9f1a: f2c7 010b    	movt	r1, #0x700b
700a9f1e: 466a         	mov	r2, sp
700a9f20: 6011         	str	r1, [r2]
700a9f22: f647 11aa    	movw	r1, #0x79aa
700a9f26: f2c7 010b    	movt	r1, #0x700b
700a9f2a: 9101         	str	r1, [sp, #0x4]
700a9f2c: f248 12f3    	movw	r2, #0x81f3
700a9f30: f2c7 020b    	movt	r2, #0x700b
700a9f34: 9202         	str	r2, [sp, #0x8]
700a9f36: 2334         	movs	r3, #0x34
700a9f38: f007 f9ca    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x7394
700a9f3c: 9901         	ldr	r1, [sp, #0x4]
700a9f3e: 9a02         	ldr	r2, [sp, #0x8]
700a9f40: 9805         	ldr	r0, [sp, #0x14]
700a9f42: 6880         	ldr	r0, [r0, #0x8]
700a9f44: 2800         	cmp	r0, #0x0
700a9f46: bf18         	it	ne
700a9f48: 2001         	movne	r0, #0x1
700a9f4a: f647 5348    	movw	r3, #0x7d48
700a9f4e: f2c7 030b    	movt	r3, #0x700b
700a9f52: 46ec         	mov	r12, sp
700a9f54: f8cc 3000    	str.w	r3, [r12]
700a9f58: 2335         	movs	r3, #0x35
700a9f5a: f007 f9b9    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x7372
700a9f5e: 9901         	ldr	r1, [sp, #0x4]
700a9f60: 9a02         	ldr	r2, [sp, #0x8]
700a9f62: 9805         	ldr	r0, [sp, #0x14]
700a9f64: 6900         	ldr	r0, [r0, #0x10]
700a9f66: 2800         	cmp	r0, #0x0
700a9f68: bf18         	it	ne
700a9f6a: 2001         	movne	r0, #0x1
700a9f6c: f647 6373    	movw	r3, #0x7e73
700a9f70: f2c7 030b    	movt	r3, #0x700b
700a9f74: 46ec         	mov	r12, sp
700a9f76: f8cc 3000    	str.w	r3, [r12]
700a9f7a: 2336         	movs	r3, #0x36
700a9f7c: f007 f9a8    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x7350
700a9f80: 9901         	ldr	r1, [sp, #0x4]
700a9f82: 9a02         	ldr	r2, [sp, #0x8]
700a9f84: 9805         	ldr	r0, [sp, #0x14]
700a9f86: 6800         	ldr	r0, [r0]
700a9f88: 2800         	cmp	r0, #0x0
700a9f8a: bf18         	it	ne
700a9f8c: 2001         	movne	r0, #0x1
700a9f8e: f647 53af    	movw	r3, #0x7daf
700a9f92: f2c7 030b    	movt	r3, #0x700b
700a9f96: 46ec         	mov	r12, sp
700a9f98: f8cc 3000    	str.w	r3, [r12]
700a9f9c: 2337         	movs	r3, #0x37
700a9f9e: f007 f997    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x732e
700a9fa2: 9805         	ldr	r0, [sp, #0x14]
700a9fa4: f64a 4130    	movw	r1, #0xac30
700a9fa8: f2c7 0108    	movt	r1, #0x7008
700a9fac: 9107         	str	r1, [sp, #0x1c]
700a9fae: 2200         	movs	r2, #0x0
700a9fb0: 9204         	str	r2, [sp, #0x10]
700a9fb2: 604a         	str	r2, [r1, #0x4]
700a9fb4: 600a         	str	r2, [r1]
700a9fb6: 6902         	ldr	r2, [r0, #0x10]
700a9fb8: 608a         	str	r2, [r1, #0x8]
700a9fba: 6800         	ldr	r0, [r0]
700a9fbc: 62c8         	str	r0, [r1, #0x2c]
700a9fbe: a80d         	add	r0, sp, #0x34
700a9fc0: 9003         	str	r0, [sp, #0xc]
700a9fc2: f00a fc4d    	bl	0x700b4860 <TimerP_Params_init> @ imm = #0xa89a
700a9fc6: 9903         	ldr	r1, [sp, #0xc]
700a9fc8: 9a04         	ldr	r2, [sp, #0x10]
700a9fca: 9b05         	ldr	r3, [sp, #0x14]
700a9fcc: 9807         	ldr	r0, [sp, #0x1c]
700a9fce: f8d3 c00c    	ldr.w	r12, [r3, #0xc]
700a9fd2: f8cd c034    	str.w	r12, [sp, #0x34]
700a9fd6: f8d3 c008    	ldr.w	r12, [r3, #0x8]
700a9fda: f8cd c038    	str.w	r12, [sp, #0x38]
700a9fde: 691b         	ldr	r3, [r3, #0x10]
700a9fe0: 930f         	str	r3, [sp, #0x3c]
700a9fe2: 9211         	str	r2, [sp, #0x44]
700a9fe4: 2201         	movs	r2, #0x1
700a9fe6: 9212         	str	r2, [sp, #0x48]
700a9fe8: 6ac0         	ldr	r0, [r0, #0x2c]
700a9fea: f7fa fb61    	bl	0x700a46b0 <TimerP_setup> @ imm = #-0x593e
700a9fee: 9807         	ldr	r0, [sp, #0x1c]
700a9ff0: 6ac0         	ldr	r0, [r0, #0x2c]
700a9ff2: f00b fcc5    	bl	0x700b5980 <TimerP_getReloadCount> @ imm = #0xb98a
700a9ff6: 9907         	ldr	r1, [sp, #0x1c]
700a9ff8: 6308         	str	r0, [r1, #0x30]
700a9ffa: a808         	add	r0, sp, #0x20
700a9ffc: 9006         	str	r0, [sp, #0x18]
700a9ffe: f00b ff27    	bl	0x700b5e50 <HwiP_Params_init> @ imm = #0xbe4e
700aa002: 9b04         	ldr	r3, [sp, #0x10]
700aa004: 9a05         	ldr	r2, [sp, #0x14]
700aa006: 9906         	ldr	r1, [sp, #0x18]
700aa008: 9807         	ldr	r0, [sp, #0x1c]
700aa00a: f8d2 c004    	ldr.w	r12, [r2, #0x4]
700aa00e: f8cd c020    	str.w	r12, [sp, #0x20]
700aa012: f644 1c21    	movw	r12, #0x4921
700aa016: f2c7 0c0b    	movt	r12, #0x700b
700aa01a: f8cd c024    	str.w	r12, [sp, #0x24]
700aa01e: f88d 3030    	strb.w	r3, [sp, #0x30]
700aa022: 7d12         	ldrb	r2, [r2, #0x14]
700aa024: f88d 202e    	strb.w	r2, [sp, #0x2e]
700aa028: 300c         	adds	r0, #0xc
700aa02a: f00b ff29    	bl	0x700b5e80 <HwiP_construct> @ imm = #0xbe52
700aa02e: 9807         	ldr	r0, [sp, #0x1c]
700aa030: 6ac0         	ldr	r0, [r0, #0x2c]
700aa032: f00b fb3d    	bl	0x700b56b0 <TimerP_start> @ imm = #0xb67a
700aa036: b014         	add	sp, #0x50
700aa038: bd80         	pop	{r7, pc}
700aa03a: 0000         	movs	r0, r0
700aa03c: 0000         	movs	r0, r0
700aa03e: 0000         	movs	r0, r0

700aa040 <_ntoa_long_long>:
700aa040: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700aa044: b09e         	sub	sp, #0x78
700aa046: 469e         	mov	lr, r3
700aa048: 4614         	mov	r4, r2
700aa04a: 460d         	mov	r5, r1
700aa04c: 4606         	mov	r6, r0
700aa04e: 9929         	ldr	r1, [sp, #0xa4]
700aa050: 9828         	ldr	r0, [sp, #0xa0]
700aa052: f8dd c094    	ldr.w	r12, [sp, #0x94]
700aa056: 9b24         	ldr	r3, [sp, #0x90]
700aa058: 9a2c         	ldr	r2, [sp, #0xb0]
700aa05a: 9a2b         	ldr	r2, [sp, #0xac]
700aa05c: 9a2a         	ldr	r2, [sp, #0xa8]
700aa05e: 9a26         	ldr	r2, [sp, #0x98]
700aa060: 961d         	str	r6, [sp, #0x74]
700aa062: 951c         	str	r5, [sp, #0x70]
700aa064: 941b         	str	r4, [sp, #0x6c]
700aa066: f8cd e068    	str.w	lr, [sp, #0x68]
700aa06a: f8cd c064    	str.w	r12, [sp, #0x64]
700aa06e: 9318         	str	r3, [sp, #0x60]
700aa070: f88d 205f    	strb.w	r2, [sp, #0x5f]
700aa074: 9115         	str	r1, [sp, #0x54]
700aa076: 9014         	str	r0, [sp, #0x50]
700aa078: 2000         	movs	r0, #0x0
700aa07a: 900b         	str	r0, [sp, #0x2c]
700aa07c: 9818         	ldr	r0, [sp, #0x60]
700aa07e: 9919         	ldr	r1, [sp, #0x64]
700aa080: 4308         	orrs	r0, r1
700aa082: b928         	cbnz	r0, 0x700aa090 <_ntoa_long_long+0x50> @ imm = #0xa
700aa084: e7ff         	b	0x700aa086 <_ntoa_long_long+0x46> @ imm = #-0x2
700aa086: 982c         	ldr	r0, [sp, #0xb0]
700aa088: f020 0010    	bic	r0, r0, #0x10
700aa08c: 902c         	str	r0, [sp, #0xb0]
700aa08e: e7ff         	b	0x700aa090 <_ntoa_long_long+0x50> @ imm = #-0x2
700aa090: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700aa094: 0740         	lsls	r0, r0, #0x1d
700aa096: 2800         	cmp	r0, #0x0
700aa098: d506         	bpl	0x700aa0a8 <_ntoa_long_long+0x68> @ imm = #0xc
700aa09a: e7ff         	b	0x700aa09c <_ntoa_long_long+0x5c> @ imm = #-0x2
700aa09c: 9818         	ldr	r0, [sp, #0x60]
700aa09e: 9919         	ldr	r1, [sp, #0x64]
700aa0a0: 4308         	orrs	r0, r1
700aa0a2: 2800         	cmp	r0, #0x0
700aa0a4: d043         	beq	0x700aa12e <_ntoa_long_long+0xee> @ imm = #0x86
700aa0a6: e7ff         	b	0x700aa0a8 <_ntoa_long_long+0x68> @ imm = #-0x2
700aa0a8: e7ff         	b	0x700aa0aa <_ntoa_long_long+0x6a> @ imm = #-0x2
700aa0aa: 9818         	ldr	r0, [sp, #0x60]
700aa0ac: 9919         	ldr	r1, [sp, #0x64]
700aa0ae: 9a14         	ldr	r2, [sp, #0x50]
700aa0b0: 9b15         	ldr	r3, [sp, #0x54]
700aa0b2: f00b e870    	blx	0x700b5194 <__aeabi_uldivmod> @ imm = #0xb0e0
700aa0b6: f88d 202b    	strb.w	r2, [sp, #0x2b]
700aa0ba: f89d 002b    	ldrb.w	r0, [sp, #0x2b]
700aa0be: 2809         	cmp	r0, #0x9
700aa0c0: dc05         	bgt	0x700aa0ce <_ntoa_long_long+0x8e> @ imm = #0xa
700aa0c2: e7ff         	b	0x700aa0c4 <_ntoa_long_long+0x84> @ imm = #-0x2
700aa0c4: f89d 002b    	ldrb.w	r0, [sp, #0x2b]
700aa0c8: 3030         	adds	r0, #0x30
700aa0ca: 9009         	str	r0, [sp, #0x24]
700aa0cc: e00c         	b	0x700aa0e8 <_ntoa_long_long+0xa8> @ imm = #0x18
700aa0ce: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700aa0d2: 0681         	lsls	r1, r0, #0x1a
700aa0d4: 2061         	movs	r0, #0x61
700aa0d6: 2900         	cmp	r1, #0x0
700aa0d8: bf48         	it	mi
700aa0da: 2041         	movmi	r0, #0x41
700aa0dc: f89d 102b    	ldrb.w	r1, [sp, #0x2b]
700aa0e0: 4408         	add	r0, r1
700aa0e2: 380a         	subs	r0, #0xa
700aa0e4: 9009         	str	r0, [sp, #0x24]
700aa0e6: e7ff         	b	0x700aa0e8 <_ntoa_long_long+0xa8> @ imm = #-0x2
700aa0e8: 9809         	ldr	r0, [sp, #0x24]
700aa0ea: 9a0b         	ldr	r2, [sp, #0x2c]
700aa0ec: 1c51         	adds	r1, r2, #0x1
700aa0ee: 910b         	str	r1, [sp, #0x2c]
700aa0f0: a90c         	add	r1, sp, #0x30
700aa0f2: 5488         	strb	r0, [r1, r2]
700aa0f4: 9a14         	ldr	r2, [sp, #0x50]
700aa0f6: 9b15         	ldr	r3, [sp, #0x54]
700aa0f8: 9818         	ldr	r0, [sp, #0x60]
700aa0fa: 9919         	ldr	r1, [sp, #0x64]
700aa0fc: f00b e84a    	blx	0x700b5194 <__aeabi_uldivmod> @ imm = #0xb094
700aa100: 9119         	str	r1, [sp, #0x64]
700aa102: 9018         	str	r0, [sp, #0x60]
700aa104: e7ff         	b	0x700aa106 <_ntoa_long_long+0xc6> @ imm = #-0x2
700aa106: 9818         	ldr	r0, [sp, #0x60]
700aa108: 9919         	ldr	r1, [sp, #0x64]
700aa10a: 4301         	orrs	r1, r0
700aa10c: 2000         	movs	r0, #0x0
700aa10e: 9008         	str	r0, [sp, #0x20]
700aa110: b139         	cbz	r1, 0x700aa122 <_ntoa_long_long+0xe2> @ imm = #0xe
700aa112: e7ff         	b	0x700aa114 <_ntoa_long_long+0xd4> @ imm = #-0x2
700aa114: 990b         	ldr	r1, [sp, #0x2c]
700aa116: 2000         	movs	r0, #0x0
700aa118: 2920         	cmp	r1, #0x20
700aa11a: bf38         	it	lo
700aa11c: 2001         	movlo	r0, #0x1
700aa11e: 9008         	str	r0, [sp, #0x20]
700aa120: e7ff         	b	0x700aa122 <_ntoa_long_long+0xe2> @ imm = #-0x2
700aa122: 9808         	ldr	r0, [sp, #0x20]
700aa124: 07c0         	lsls	r0, r0, #0x1f
700aa126: 2800         	cmp	r0, #0x0
700aa128: d1bf         	bne	0x700aa0aa <_ntoa_long_long+0x6a> @ imm = #-0x82
700aa12a: e7ff         	b	0x700aa12c <_ntoa_long_long+0xec> @ imm = #-0x2
700aa12c: e7ff         	b	0x700aa12e <_ntoa_long_long+0xee> @ imm = #-0x2
700aa12e: 981d         	ldr	r0, [sp, #0x74]
700aa130: 991c         	ldr	r1, [sp, #0x70]
700aa132: 9a1b         	ldr	r2, [sp, #0x6c]
700aa134: 9b1a         	ldr	r3, [sp, #0x68]
700aa136: f8dd c02c    	ldr.w	r12, [sp, #0x2c]
700aa13a: 9d14         	ldr	r5, [sp, #0x50]
700aa13c: 9e2a         	ldr	r6, [sp, #0xa8]
700aa13e: 9f2b         	ldr	r7, [sp, #0xac]
700aa140: f8dd 80b0    	ldr.w	r8, [sp, #0xb0]
700aa144: f89d 405f    	ldrb.w	r4, [sp, #0x5f]
700aa148: 46ee         	mov	lr, sp
700aa14a: f8ce 8018    	str.w	r8, [lr, #0x18]
700aa14e: f8ce 7014    	str.w	r7, [lr, #0x14]
700aa152: f8ce 6010    	str.w	r6, [lr, #0x10]
700aa156: f8ce 500c    	str.w	r5, [lr, #0xc]
700aa15a: f004 0401    	and	r4, r4, #0x1
700aa15e: f8ce 4008    	str.w	r4, [lr, #0x8]
700aa162: f8ce c004    	str.w	r12, [lr, #0x4]
700aa166: f10d 0c30    	add.w	r12, sp, #0x30
700aa16a: f8ce c000    	str.w	r12, [lr]
700aa16e: f7fb faef    	bl	0x700a5750 <_ntoa_format> @ imm = #-0x4a22
700aa172: b01e         	add	sp, #0x78
700aa174: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...

700aa180 <Sciclient_rmIrqVintDelete>:
700aa180: b580         	push	{r7, lr}
700aa182: b08c         	sub	sp, #0x30
700aa184: 900b         	str	r0, [sp, #0x2c]
700aa186: 2000         	movs	r0, #0x0
700aa188: 900a         	str	r0, [sp, #0x28]
700aa18a: f88d 0026    	strb.w	r0, [sp, #0x26]
700aa18e: f88d 0025    	strb.w	r0, [sp, #0x25]
700aa192: 9008         	str	r0, [sp, #0x20]
700aa194: 980a         	ldr	r0, [sp, #0x28]
700aa196: b948         	cbnz	r0, 0x700aa1ac <Sciclient_rmIrqVintDelete+0x2c> @ imm = #0x12
700aa198: e7ff         	b	0x700aa19a <Sciclient_rmIrqVintDelete+0x1a> @ imm = #-0x2
700aa19a: 990b         	ldr	r1, [sp, #0x2c]
700aa19c: 8a08         	ldrh	r0, [r1, #0x10]
700aa19e: 8a49         	ldrh	r1, [r1, #0x12]
700aa1a0: f10d 0227    	add.w	r2, sp, #0x27
700aa1a4: f007 fd64    	bl	0x700b1c70 <Sciclient_rmIaVintGetInfo> @ imm = #0x7ac8
700aa1a8: 900a         	str	r0, [sp, #0x28]
700aa1aa: e7ff         	b	0x700aa1ac <Sciclient_rmIrqVintDelete+0x2c> @ imm = #-0x2
700aa1ac: 980a         	ldr	r0, [sp, #0x28]
700aa1ae: b9e8         	cbnz	r0, 0x700aa1ec <Sciclient_rmIrqVintDelete+0x6c> @ imm = #0x3a
700aa1b0: e7ff         	b	0x700aa1b2 <Sciclient_rmIrqVintDelete+0x32> @ imm = #-0x2
700aa1b2: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700aa1b6: b920         	cbnz	r0, 0x700aa1c2 <Sciclient_rmIrqVintDelete+0x42> @ imm = #0x8
700aa1b8: e7ff         	b	0x700aa1ba <Sciclient_rmIrqVintDelete+0x3a> @ imm = #-0x2
700aa1ba: f06f 0001    	mvn	r0, #0x1
700aa1be: 900a         	str	r0, [sp, #0x28]
700aa1c0: e013         	b	0x700aa1ea <Sciclient_rmIrqVintDelete+0x6a> @ imm = #0x26
700aa1c2: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700aa1c6: 2801         	cmp	r0, #0x1
700aa1c8: d806         	bhi	0x700aa1d8 <Sciclient_rmIrqVintDelete+0x58> @ imm = #0xc
700aa1ca: e7ff         	b	0x700aa1cc <Sciclient_rmIrqVintDelete+0x4c> @ imm = #-0x2
700aa1cc: 980b         	ldr	r0, [sp, #0x2c]
700aa1ce: 6800         	ldr	r0, [r0]
700aa1d0: f007 fed6    	bl	0x700b1f80 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x7dac
700aa1d4: b120         	cbz	r0, 0x700aa1e0 <Sciclient_rmIrqVintDelete+0x60> @ imm = #0x8
700aa1d6: e7ff         	b	0x700aa1d8 <Sciclient_rmIrqVintDelete+0x58> @ imm = #-0x2
700aa1d8: 2001         	movs	r0, #0x1
700aa1da: f88d 0026    	strb.w	r0, [sp, #0x26]
700aa1de: e003         	b	0x700aa1e8 <Sciclient_rmIrqVintDelete+0x68> @ imm = #0x6
700aa1e0: 2001         	movs	r0, #0x1
700aa1e2: f88d 0025    	strb.w	r0, [sp, #0x25]
700aa1e6: e7ff         	b	0x700aa1e8 <Sciclient_rmIrqVintDelete+0x68> @ imm = #-0x2
700aa1e8: e7ff         	b	0x700aa1ea <Sciclient_rmIrqVintDelete+0x6a> @ imm = #-0x2
700aa1ea: e7ff         	b	0x700aa1ec <Sciclient_rmIrqVintDelete+0x6c> @ imm = #-0x2
700aa1ec: f89d 0026    	ldrb.w	r0, [sp, #0x26]
700aa1f0: 07c0         	lsls	r0, r0, #0x1f
700aa1f2: 2800         	cmp	r0, #0x0
700aa1f4: d049         	beq	0x700aa28a <Sciclient_rmIrqVintDelete+0x10a> @ imm = #0x92
700aa1f6: e7ff         	b	0x700aa1f8 <Sciclient_rmIrqVintDelete+0x78> @ imm = #-0x2
700aa1f8: 203c         	movs	r0, #0x3c
700aa1fa: f2c8 0000    	movt	r0, #0x8000
700aa1fe: 9003         	str	r0, [sp, #0xc]
700aa200: 980b         	ldr	r0, [sp, #0x2c]
700aa202: 7900         	ldrb	r0, [r0, #0x4]
700aa204: f88d 001f    	strb.w	r0, [sp, #0x1f]
700aa208: 980b         	ldr	r0, [sp, #0x2c]
700aa20a: 88c0         	ldrh	r0, [r0, #0x6]
700aa20c: f8ad 0010    	strh.w	r0, [sp, #0x10]
700aa210: 980b         	ldr	r0, [sp, #0x2c]
700aa212: 8900         	ldrh	r0, [r0, #0x8]
700aa214: f8ad 0012    	strh.w	r0, [sp, #0x12]
700aa218: 980b         	ldr	r0, [sp, #0x2c]
700aa21a: 8a00         	ldrh	r0, [r0, #0x10]
700aa21c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700aa220: 980b         	ldr	r0, [sp, #0x2c]
700aa222: 8a40         	ldrh	r0, [r0, #0x12]
700aa224: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700aa228: 980b         	ldr	r0, [sp, #0x2c]
700aa22a: 89c0         	ldrh	r0, [r0, #0xe]
700aa22c: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700aa230: 980b         	ldr	r0, [sp, #0x2c]
700aa232: 7d00         	ldrb	r0, [r0, #0x14]
700aa234: f88d 001e    	strb.w	r0, [sp, #0x1e]
700aa238: a801         	add	r0, sp, #0x4
700aa23a: f04f 31ff    	mov.w	r1, #0xffffffff
700aa23e: f008 ffef    	bl	0x700b3220 <Sciclient_rmIrqReleaseRaw> @ imm = #0x8fde
700aa242: 900a         	str	r0, [sp, #0x28]
700aa244: 980a         	ldr	r0, [sp, #0x28]
700aa246: b9f8         	cbnz	r0, 0x700aa288 <Sciclient_rmIrqVintDelete+0x108> @ imm = #0x3e
700aa248: e7ff         	b	0x700aa24a <Sciclient_rmIrqVintDelete+0xca> @ imm = #-0x2
700aa24a: 980b         	ldr	r0, [sp, #0x2c]
700aa24c: 8a00         	ldrh	r0, [r0, #0x10]
700aa24e: f008 fc8f    	bl	0x700b2b70 <Sciclient_rmIaGetInst> @ imm = #0x891e
700aa252: 9008         	str	r0, [sp, #0x20]
700aa254: 9808         	ldr	r0, [sp, #0x20]
700aa256: b1b0         	cbz	r0, 0x700aa286 <Sciclient_rmIrqVintDelete+0x106> @ imm = #0x2c
700aa258: e7ff         	b	0x700aa25a <Sciclient_rmIrqVintDelete+0xda> @ imm = #-0x2
700aa25a: 9808         	ldr	r0, [sp, #0x20]
700aa25c: 6901         	ldr	r1, [r0, #0x10]
700aa25e: 980b         	ldr	r0, [sp, #0x2c]
700aa260: 8a42         	ldrh	r2, [r0, #0x12]
700aa262: 5c88         	ldrb	r0, [r1, r2]
700aa264: 3801         	subs	r0, #0x1
700aa266: 5488         	strb	r0, [r1, r2]
700aa268: 9a08         	ldr	r2, [sp, #0x20]
700aa26a: 8a90         	ldrh	r0, [r2, #0x14]
700aa26c: 990b         	ldr	r1, [sp, #0x2c]
700aa26e: 89c9         	ldrh	r1, [r1, #0xe]
700aa270: 8912         	ldrh	r2, [r2, #0x8]
700aa272: 1a89         	subs	r1, r1, r2
700aa274: 4288         	cmp	r0, r1
700aa276: d105         	bne	0x700aa284 <Sciclient_rmIrqVintDelete+0x104> @ imm = #0xa
700aa278: e7ff         	b	0x700aa27a <Sciclient_rmIrqVintDelete+0xfa> @ imm = #-0x2
700aa27a: 9908         	ldr	r1, [sp, #0x20]
700aa27c: f64f 70ff    	movw	r0, #0xffff
700aa280: 8288         	strh	r0, [r1, #0x14]
700aa282: e7ff         	b	0x700aa284 <Sciclient_rmIrqVintDelete+0x104> @ imm = #-0x2
700aa284: e7ff         	b	0x700aa286 <Sciclient_rmIrqVintDelete+0x106> @ imm = #-0x2
700aa286: e7ff         	b	0x700aa288 <Sciclient_rmIrqVintDelete+0x108> @ imm = #-0x2
700aa288: e7ff         	b	0x700aa28a <Sciclient_rmIrqVintDelete+0x10a> @ imm = #-0x2
700aa28a: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700aa28e: 07c0         	lsls	r0, r0, #0x1f
700aa290: b170         	cbz	r0, 0x700aa2b0 <Sciclient_rmIrqVintDelete+0x130> @ imm = #0x1c
700aa292: e7ff         	b	0x700aa294 <Sciclient_rmIrqVintDelete+0x114> @ imm = #-0x2
700aa294: 980b         	ldr	r0, [sp, #0x2c]
700aa296: f7f8 fffb    	bl	0x700a3290 <Sciclient_rmIrqGetRoute> @ imm = #-0x700a
700aa29a: 900a         	str	r0, [sp, #0x28]
700aa29c: 980a         	ldr	r0, [sp, #0x28]
700aa29e: b930         	cbnz	r0, 0x700aa2ae <Sciclient_rmIrqVintDelete+0x12e> @ imm = #0xc
700aa2a0: e7ff         	b	0x700aa2a2 <Sciclient_rmIrqVintDelete+0x122> @ imm = #-0x2
700aa2a2: 980b         	ldr	r0, [sp, #0x2c]
700aa2a4: 2101         	movs	r1, #0x1
700aa2a6: f7fd fc93    	bl	0x700a7bd0 <Sciclient_rmIrqDeleteRoute> @ imm = #-0x26da
700aa2aa: 900a         	str	r0, [sp, #0x28]
700aa2ac: e7ff         	b	0x700aa2ae <Sciclient_rmIrqVintDelete+0x12e> @ imm = #-0x2
700aa2ae: e7ff         	b	0x700aa2b0 <Sciclient_rmIrqVintDelete+0x130> @ imm = #-0x2
700aa2b0: 980a         	ldr	r0, [sp, #0x28]
700aa2b2: b00c         	add	sp, #0x30
700aa2b4: bd80         	pop	{r7, pc}
		...
700aa2be: 0000         	movs	r0, r0

700aa2c0 <UART_writePolling>:
700aa2c0: b580         	push	{r7, lr}
700aa2c2: b08c         	sub	sp, #0x30
700aa2c4: 900b         	str	r0, [sp, #0x2c]
700aa2c6: 910a         	str	r1, [sp, #0x28]
700aa2c8: 2000         	movs	r0, #0x0
700aa2ca: 9007         	str	r0, [sp, #0x1c]
700aa2cc: 9006         	str	r0, [sp, #0x18]
700aa2ce: 990b         	ldr	r1, [sp, #0x2c]
700aa2d0: 6809         	ldr	r1, [r1]
700aa2d2: 9105         	str	r1, [sp, #0x14]
700aa2d4: 9004         	str	r0, [sp, #0x10]
700aa2d6: 980b         	ldr	r0, [sp, #0x2c]
700aa2d8: 6840         	ldr	r0, [r0, #0x4]
700aa2da: 9003         	str	r0, [sp, #0xc]
700aa2dc: 980a         	ldr	r0, [sp, #0x28]
700aa2de: 6840         	ldr	r0, [r0, #0x4]
700aa2e0: 990b         	ldr	r1, [sp, #0x2c]
700aa2e2: 6108         	str	r0, [r1, #0x10]
700aa2e4: 9803         	ldr	r0, [sp, #0xc]
700aa2e6: 6d40         	ldr	r0, [r0, #0x54]
700aa2e8: 4780         	blx	r0
700aa2ea: 9009         	str	r0, [sp, #0x24]
700aa2ec: e7ff         	b	0x700aa2ee <UART_writePolling+0x2e> @ imm = #-0x2
700aa2ee: 9906         	ldr	r1, [sp, #0x18]
700aa2f0: 2000         	movs	r0, #0x0
700aa2f2: 9002         	str	r0, [sp, #0x8]
700aa2f4: b939         	cbnz	r1, 0x700aa306 <UART_writePolling+0x46> @ imm = #0xe
700aa2f6: e7ff         	b	0x700aa2f8 <UART_writePolling+0x38> @ imm = #-0x2
700aa2f8: 980b         	ldr	r0, [sp, #0x2c]
700aa2fa: 6900         	ldr	r0, [r0, #0x10]
700aa2fc: 2800         	cmp	r0, #0x0
700aa2fe: bf18         	it	ne
700aa300: 2001         	movne	r0, #0x1
700aa302: 9002         	str	r0, [sp, #0x8]
700aa304: e7ff         	b	0x700aa306 <UART_writePolling+0x46> @ imm = #-0x2
700aa306: 9802         	ldr	r0, [sp, #0x8]
700aa308: 07c0         	lsls	r0, r0, #0x1f
700aa30a: b198         	cbz	r0, 0x700aa334 <UART_writePolling+0x74> @ imm = #0x26
700aa30c: e7ff         	b	0x700aa30e <UART_writePolling+0x4e> @ imm = #-0x2
700aa30e: 980b         	ldr	r0, [sp, #0x2c]
700aa310: f00a fa26    	bl	0x700b4760 <UART_writeDataPolling> @ imm = #0xa44c
700aa314: 9803         	ldr	r0, [sp, #0xc]
700aa316: 6d40         	ldr	r0, [r0, #0x54]
700aa318: 4780         	blx	r0
700aa31a: 9909         	ldr	r1, [sp, #0x24]
700aa31c: 1a40         	subs	r0, r0, r1
700aa31e: 9008         	str	r0, [sp, #0x20]
700aa320: 9808         	ldr	r0, [sp, #0x20]
700aa322: 990a         	ldr	r1, [sp, #0x28]
700aa324: 6889         	ldr	r1, [r1, #0x8]
700aa326: 4288         	cmp	r0, r1
700aa328: d303         	blo	0x700aa332 <UART_writePolling+0x72> @ imm = #0x6
700aa32a: e7ff         	b	0x700aa32c <UART_writePolling+0x6c> @ imm = #-0x2
700aa32c: 2001         	movs	r0, #0x1
700aa32e: 9006         	str	r0, [sp, #0x18]
700aa330: e7ff         	b	0x700aa332 <UART_writePolling+0x72> @ imm = #-0x2
700aa332: e7dc         	b	0x700aa2ee <UART_writePolling+0x2e> @ imm = #-0x48
700aa334: 980b         	ldr	r0, [sp, #0x2c]
700aa336: 6900         	ldr	r0, [r0, #0x10]
700aa338: 2800         	cmp	r0, #0x0
700aa33a: d149         	bne	0x700aa3d0 <UART_writePolling+0x110> @ imm = #0x92
700aa33c: e7ff         	b	0x700aa33e <UART_writePolling+0x7e> @ imm = #-0x2
700aa33e: e7ff         	b	0x700aa340 <UART_writePolling+0x80> @ imm = #-0x2
700aa340: 9805         	ldr	r0, [sp, #0x14]
700aa342: f009 fd2d    	bl	0x700b3da0 <UART_readLineStatus> @ imm = #0x9a5a
700aa346: 9004         	str	r0, [sp, #0x10]
700aa348: 9803         	ldr	r0, [sp, #0xc]
700aa34a: 6d40         	ldr	r0, [r0, #0x54]
700aa34c: 4780         	blx	r0
700aa34e: 9909         	ldr	r1, [sp, #0x24]
700aa350: 1a40         	subs	r0, r0, r1
700aa352: 9008         	str	r0, [sp, #0x20]
700aa354: e7ff         	b	0x700aa356 <UART_writePolling+0x96> @ imm = #-0x2
700aa356: 9804         	ldr	r0, [sp, #0x10]
700aa358: f000 0160    	and	r1, r0, #0x60
700aa35c: 2000         	movs	r0, #0x0
700aa35e: 2960         	cmp	r1, #0x60
700aa360: 9001         	str	r0, [sp, #0x4]
700aa362: d00d         	beq	0x700aa380 <UART_writePolling+0xc0> @ imm = #0x1a
700aa364: e7ff         	b	0x700aa366 <UART_writePolling+0xa6> @ imm = #-0x2
700aa366: 9808         	ldr	r0, [sp, #0x20]
700aa368: 990b         	ldr	r1, [sp, #0x2c]
700aa36a: 6e8a         	ldr	r2, [r1, #0x68]
700aa36c: 6ec9         	ldr	r1, [r1, #0x6c]
700aa36e: 1a80         	subs	r0, r0, r2
700aa370: f04f 0000    	mov.w	r0, #0x0
700aa374: eb70 0101    	sbcs.w	r1, r0, r1
700aa378: bf38         	it	lo
700aa37a: 2001         	movlo	r0, #0x1
700aa37c: 9001         	str	r0, [sp, #0x4]
700aa37e: e7ff         	b	0x700aa380 <UART_writePolling+0xc0> @ imm = #-0x2
700aa380: 9801         	ldr	r0, [sp, #0x4]
700aa382: 07c0         	lsls	r0, r0, #0x1f
700aa384: 2800         	cmp	r0, #0x0
700aa386: d1db         	bne	0x700aa340 <UART_writePolling+0x80> @ imm = #-0x4a
700aa388: e7ff         	b	0x700aa38a <UART_writePolling+0xca> @ imm = #-0x2
700aa38a: 9808         	ldr	r0, [sp, #0x20]
700aa38c: 990b         	ldr	r1, [sp, #0x2c]
700aa38e: 6e8a         	ldr	r2, [r1, #0x68]
700aa390: 6ec9         	ldr	r1, [r1, #0x6c]
700aa392: 1a80         	subs	r0, r0, r2
700aa394: f04f 0000    	mov.w	r0, #0x0
700aa398: 4188         	sbcs	r0, r1
700aa39a: d30f         	blo	0x700aa3bc <UART_writePolling+0xfc> @ imm = #0x1e
700aa39c: e7ff         	b	0x700aa39e <UART_writePolling+0xde> @ imm = #-0x2
700aa39e: f06f 0001    	mvn	r0, #0x1
700aa3a2: 9007         	str	r0, [sp, #0x1c]
700aa3a4: 990a         	ldr	r1, [sp, #0x28]
700aa3a6: 2001         	movs	r0, #0x1
700aa3a8: 60c8         	str	r0, [r1, #0xc]
700aa3aa: 980b         	ldr	r0, [sp, #0x2c]
700aa3ac: 68c0         	ldr	r0, [r0, #0xc]
700aa3ae: 990a         	ldr	r1, [sp, #0x28]
700aa3b0: 6048         	str	r0, [r1, #0x4]
700aa3b2: 980b         	ldr	r0, [sp, #0x2c]
700aa3b4: 303c         	adds	r0, #0x3c
700aa3b6: f00b f87b    	bl	0x700b54b0 <UART_lld_Transaction_deInit> @ imm = #0xb0f6
700aa3ba: e008         	b	0x700aa3ce <UART_writePolling+0x10e> @ imm = #0x10
700aa3bc: 2000         	movs	r0, #0x0
700aa3be: 9007         	str	r0, [sp, #0x1c]
700aa3c0: 990a         	ldr	r1, [sp, #0x28]
700aa3c2: 60c8         	str	r0, [r1, #0xc]
700aa3c4: 980b         	ldr	r0, [sp, #0x2c]
700aa3c6: 303c         	adds	r0, #0x3c
700aa3c8: f00b f872    	bl	0x700b54b0 <UART_lld_Transaction_deInit> @ imm = #0xb0e4
700aa3cc: e7ff         	b	0x700aa3ce <UART_writePolling+0x10e> @ imm = #-0x2
700aa3ce: e00e         	b	0x700aa3ee <UART_writePolling+0x12e> @ imm = #0x1c
700aa3d0: f06f 0001    	mvn	r0, #0x1
700aa3d4: 9007         	str	r0, [sp, #0x1c]
700aa3d6: 990a         	ldr	r1, [sp, #0x28]
700aa3d8: 2001         	movs	r0, #0x1
700aa3da: 60c8         	str	r0, [r1, #0xc]
700aa3dc: 980b         	ldr	r0, [sp, #0x2c]
700aa3de: 68c0         	ldr	r0, [r0, #0xc]
700aa3e0: 990a         	ldr	r1, [sp, #0x28]
700aa3e2: 6048         	str	r0, [r1, #0x4]
700aa3e4: 980b         	ldr	r0, [sp, #0x2c]
700aa3e6: 303c         	adds	r0, #0x3c
700aa3e8: f00b f862    	bl	0x700b54b0 <UART_lld_Transaction_deInit> @ imm = #0xb0c4
700aa3ec: e7ff         	b	0x700aa3ee <UART_writePolling+0x12e> @ imm = #-0x2
700aa3ee: 9807         	ldr	r0, [sp, #0x1c]
700aa3f0: b00c         	add	sp, #0x30
700aa3f2: bd80         	pop	{r7, pc}
		...

700aa400 <Sciclient_recvMessage>:
700aa400: b580         	push	{r7, lr}
700aa402: b08e         	sub	sp, #0x38
700aa404: 900d         	str	r0, [sp, #0x34]
700aa406: 910c         	str	r1, [sp, #0x30]
700aa408: 920b         	str	r2, [sp, #0x2c]
700aa40a: 2000         	movs	r0, #0x0
700aa40c: f88d 0023    	strb.w	r0, [sp, #0x23]
700aa410: 990b         	ldr	r1, [sp, #0x2c]
700aa412: ea4f 0191    	lsr.w	r1, r1, #0x2
700aa416: 910a         	str	r1, [sp, #0x28]
700aa418: 990b         	ldr	r1, [sp, #0x2c]
700aa41a: 9a0a         	ldr	r2, [sp, #0x28]
700aa41c: eba1 0182    	sub.w	r1, r1, r2, lsl #2
700aa420: f88d 1023    	strb.w	r1, [sp, #0x23]
700aa424: 9009         	str	r0, [sp, #0x24]
700aa426: e7ff         	b	0x700aa428 <Sciclient_recvMessage+0x28> @ imm = #-0x2
700aa428: 9809         	ldr	r0, [sp, #0x24]
700aa42a: 990a         	ldr	r1, [sp, #0x28]
700aa42c: 4288         	cmp	r0, r1
700aa42e: d22c         	bhs	0x700aa48a <Sciclient_recvMessage+0x8a> @ imm = #0x58
700aa430: e7ff         	b	0x700aa432 <Sciclient_recvMessage+0x32> @ imm = #-0x2
700aa432: 980d         	ldr	r0, [sp, #0x34]
700aa434: 9909         	ldr	r1, [sp, #0x24]
700aa436: f648 22a4    	movw	r2, #0x8aa4
700aa43a: f2c7 020b    	movt	r2, #0x700b
700aa43e: 7812         	ldrb	r2, [r2]
700aa440: 4411         	add	r1, r2
700aa442: 3102         	adds	r1, #0x2
700aa444: b2c9         	uxtb	r1, r1
700aa446: f00a fbab    	bl	0x700b4ba0 <Sciclient_secProxyReadThread32> @ imm = #0xa756
700aa44a: 9007         	str	r0, [sp, #0x1c]
700aa44c: a807         	add	r0, sp, #0x1c
700aa44e: 9006         	str	r0, [sp, #0x18]
700aa450: 2000         	movs	r0, #0x0
700aa452: 9005         	str	r0, [sp, #0x14]
700aa454: 9005         	str	r0, [sp, #0x14]
700aa456: e7ff         	b	0x700aa458 <Sciclient_recvMessage+0x58> @ imm = #-0x2
700aa458: 9805         	ldr	r0, [sp, #0x14]
700aa45a: 2803         	cmp	r0, #0x3
700aa45c: d810         	bhi	0x700aa480 <Sciclient_recvMessage+0x80> @ imm = #0x20
700aa45e: e7ff         	b	0x700aa460 <Sciclient_recvMessage+0x60> @ imm = #-0x2
700aa460: 9806         	ldr	r0, [sp, #0x18]
700aa462: 7800         	ldrb	r0, [r0]
700aa464: 990c         	ldr	r1, [sp, #0x30]
700aa466: 9a09         	ldr	r2, [sp, #0x24]
700aa468: eb01 0182    	add.w	r1, r1, r2, lsl #2
700aa46c: 9a05         	ldr	r2, [sp, #0x14]
700aa46e: 5488         	strb	r0, [r1, r2]
700aa470: 9806         	ldr	r0, [sp, #0x18]
700aa472: 3001         	adds	r0, #0x1
700aa474: 9006         	str	r0, [sp, #0x18]
700aa476: e7ff         	b	0x700aa478 <Sciclient_recvMessage+0x78> @ imm = #-0x2
700aa478: 9805         	ldr	r0, [sp, #0x14]
700aa47a: 3001         	adds	r0, #0x1
700aa47c: 9005         	str	r0, [sp, #0x14]
700aa47e: e7eb         	b	0x700aa458 <Sciclient_recvMessage+0x58> @ imm = #-0x2a
700aa480: e7ff         	b	0x700aa482 <Sciclient_recvMessage+0x82> @ imm = #-0x2
700aa482: 9809         	ldr	r0, [sp, #0x24]
700aa484: 3001         	adds	r0, #0x1
700aa486: 9009         	str	r0, [sp, #0x24]
700aa488: e7ce         	b	0x700aa428 <Sciclient_recvMessage+0x28> @ imm = #-0x64
700aa48a: f89d 0023    	ldrb.w	r0, [sp, #0x23]
700aa48e: b368         	cbz	r0, 0x700aa4ec <Sciclient_recvMessage+0xec> @ imm = #0x5a
700aa490: e7ff         	b	0x700aa492 <Sciclient_recvMessage+0x92> @ imm = #-0x2
700aa492: 980d         	ldr	r0, [sp, #0x34]
700aa494: 9909         	ldr	r1, [sp, #0x24]
700aa496: f648 22a4    	movw	r2, #0x8aa4
700aa49a: f2c7 020b    	movt	r2, #0x700b
700aa49e: 7812         	ldrb	r2, [r2]
700aa4a0: 4411         	add	r1, r2
700aa4a2: 3102         	adds	r1, #0x2
700aa4a4: b2c9         	uxtb	r1, r1
700aa4a6: f00a fb7b    	bl	0x700b4ba0 <Sciclient_secProxyReadThread32> @ imm = #0xa6f6
700aa4aa: 9004         	str	r0, [sp, #0x10]
700aa4ac: a804         	add	r0, sp, #0x10
700aa4ae: 9003         	str	r0, [sp, #0xc]
700aa4b0: 2000         	movs	r0, #0x0
700aa4b2: 9002         	str	r0, [sp, #0x8]
700aa4b4: e7ff         	b	0x700aa4b6 <Sciclient_recvMessage+0xb6> @ imm = #-0x2
700aa4b6: 9802         	ldr	r0, [sp, #0x8]
700aa4b8: f89d 1023    	ldrb.w	r1, [sp, #0x23]
700aa4bc: 4288         	cmp	r0, r1
700aa4be: d214         	bhs	0x700aa4ea <Sciclient_recvMessage+0xea> @ imm = #0x28
700aa4c0: e7ff         	b	0x700aa4c2 <Sciclient_recvMessage+0xc2> @ imm = #-0x2
700aa4c2: 980c         	ldr	r0, [sp, #0x30]
700aa4c4: 9001         	str	r0, [sp, #0x4]
700aa4c6: 9803         	ldr	r0, [sp, #0xc]
700aa4c8: 9902         	ldr	r1, [sp, #0x8]
700aa4ca: 5c40         	ldrb	r0, [r0, r1]
700aa4cc: f88d 0003    	strb.w	r0, [sp, #0x3]
700aa4d0: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700aa4d4: 9901         	ldr	r1, [sp, #0x4]
700aa4d6: 9a09         	ldr	r2, [sp, #0x24]
700aa4d8: eb01 0182    	add.w	r1, r1, r2, lsl #2
700aa4dc: 9a02         	ldr	r2, [sp, #0x8]
700aa4de: 5488         	strb	r0, [r1, r2]
700aa4e0: e7ff         	b	0x700aa4e2 <Sciclient_recvMessage+0xe2> @ imm = #-0x2
700aa4e2: 9802         	ldr	r0, [sp, #0x8]
700aa4e4: 3001         	adds	r0, #0x1
700aa4e6: 9002         	str	r0, [sp, #0x8]
700aa4e8: e7e5         	b	0x700aa4b6 <Sciclient_recvMessage+0xb6> @ imm = #-0x36
700aa4ea: e7ff         	b	0x700aa4ec <Sciclient_recvMessage+0xec> @ imm = #-0x2
700aa4ec: f648 20a4    	movw	r0, #0x8aa4
700aa4f0: f2c7 000b    	movt	r0, #0x700b
700aa4f4: 7801         	ldrb	r1, [r0]
700aa4f6: 980b         	ldr	r0, [sp, #0x2c]
700aa4f8: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa4fc: 3008         	adds	r0, #0x8
700aa4fe: f648 11f8    	movw	r1, #0x89f8
700aa502: f2c7 010b    	movt	r1, #0x700b
700aa506: 6949         	ldr	r1, [r1, #0x14]
700aa508: 3904         	subs	r1, #0x4
700aa50a: 4288         	cmp	r0, r1
700aa50c: d80e         	bhi	0x700aa52c <Sciclient_recvMessage+0x12c> @ imm = #0x1c
700aa50e: e7ff         	b	0x700aa510 <Sciclient_recvMessage+0x110> @ imm = #-0x2
700aa510: 980d         	ldr	r0, [sp, #0x34]
700aa512: f648 11f8    	movw	r1, #0x89f8
700aa516: f2c7 010b    	movt	r1, #0x700b
700aa51a: 694a         	ldr	r2, [r1, #0x14]
700aa51c: f04f 31ff    	mov.w	r1, #0xffffffff
700aa520: eb01 0192    	add.w	r1, r1, r2, lsr #2
700aa524: b2c9         	uxtb	r1, r1
700aa526: f00a fb3b    	bl	0x700b4ba0 <Sciclient_secProxyReadThread32> @ imm = #0xa676
700aa52a: e7ff         	b	0x700aa52c <Sciclient_recvMessage+0x12c> @ imm = #-0x2
700aa52c: b00e         	add	sp, #0x38
700aa52e: bd80         	pop	{r7, pc}

700aa530 <Udma_rmAllocIrIntr>:
700aa530: b580         	push	{r7, lr}
700aa532: b088         	sub	sp, #0x20
700aa534: 9007         	str	r0, [sp, #0x1c]
700aa536: 9106         	str	r1, [sp, #0x18]
700aa538: 2000         	movs	r0, #0x0
700aa53a: f6cf 70ff    	movt	r0, #0xffff
700aa53e: 9001         	str	r0, [sp, #0x4]
700aa540: 9806         	ldr	r0, [sp, #0x18]
700aa542: f500 70ea    	add.w	r0, r0, #0x1d4
700aa546: 9000         	str	r0, [sp]
700aa548: 9806         	ldr	r0, [sp, #0x18]
700aa54a: f500 609f    	add.w	r0, r0, #0x4f8
700aa54e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa552: f008 fb6d    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x86da
700aa556: 9807         	ldr	r0, [sp, #0x1c]
700aa558: 2101         	movs	r1, #0x1
700aa55a: f6cf 71ff    	movt	r1, #0xffff
700aa55e: 4288         	cmp	r0, r1
700aa560: d138         	bne	0x700aa5d4 <Udma_rmAllocIrIntr+0xa4> @ imm = #0x70
700aa562: e7ff         	b	0x700aa564 <Udma_rmAllocIrIntr+0x34> @ imm = #-0x2
700aa564: 2000         	movs	r0, #0x0
700aa566: 9005         	str	r0, [sp, #0x14]
700aa568: e7ff         	b	0x700aa56a <Udma_rmAllocIrIntr+0x3a> @ imm = #-0x2
700aa56a: 9805         	ldr	r0, [sp, #0x14]
700aa56c: 9900         	ldr	r1, [sp]
700aa56e: f8d1 10ec    	ldr.w	r1, [r1, #0xec]
700aa572: 4288         	cmp	r0, r1
700aa574: d22d         	bhs	0x700aa5d2 <Udma_rmAllocIrIntr+0xa2> @ imm = #0x5a
700aa576: e7ff         	b	0x700aa578 <Udma_rmAllocIrIntr+0x48> @ imm = #-0x2
700aa578: 9805         	ldr	r0, [sp, #0x14]
700aa57a: 0940         	lsrs	r0, r0, #0x5
700aa57c: 9004         	str	r0, [sp, #0x10]
700aa57e: 9805         	ldr	r0, [sp, #0x14]
700aa580: 9904         	ldr	r1, [sp, #0x10]
700aa582: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa586: 9003         	str	r0, [sp, #0xc]
700aa588: 9903         	ldr	r1, [sp, #0xc]
700aa58a: 2001         	movs	r0, #0x1
700aa58c: 4088         	lsls	r0, r1
700aa58e: 9002         	str	r0, [sp, #0x8]
700aa590: 9806         	ldr	r0, [sp, #0x18]
700aa592: 9904         	ldr	r1, [sp, #0x10]
700aa594: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa598: f8d0 04e4    	ldr.w	r0, [r0, #0x4e4]
700aa59c: 9902         	ldr	r1, [sp, #0x8]
700aa59e: 4008         	ands	r0, r1
700aa5a0: 4288         	cmp	r0, r1
700aa5a2: d111         	bne	0x700aa5c8 <Udma_rmAllocIrIntr+0x98> @ imm = #0x22
700aa5a4: e7ff         	b	0x700aa5a6 <Udma_rmAllocIrIntr+0x76> @ imm = #-0x2
700aa5a6: 9a02         	ldr	r2, [sp, #0x8]
700aa5a8: 9806         	ldr	r0, [sp, #0x18]
700aa5aa: 9904         	ldr	r1, [sp, #0x10]
700aa5ac: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa5b0: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700aa5b4: 4390         	bics	r0, r2
700aa5b6: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700aa5ba: 9805         	ldr	r0, [sp, #0x14]
700aa5bc: 9900         	ldr	r1, [sp]
700aa5be: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700aa5c2: 4408         	add	r0, r1
700aa5c4: 9001         	str	r0, [sp, #0x4]
700aa5c6: e004         	b	0x700aa5d2 <Udma_rmAllocIrIntr+0xa2> @ imm = #0x8
700aa5c8: e7ff         	b	0x700aa5ca <Udma_rmAllocIrIntr+0x9a> @ imm = #-0x2
700aa5ca: 9805         	ldr	r0, [sp, #0x14]
700aa5cc: 3001         	adds	r0, #0x1
700aa5ce: 9005         	str	r0, [sp, #0x14]
700aa5d0: e7cb         	b	0x700aa56a <Udma_rmAllocIrIntr+0x3a> @ imm = #-0x6a
700aa5d2: e03c         	b	0x700aa64e <Udma_rmAllocIrIntr+0x11e> @ imm = #0x78
700aa5d4: 9807         	ldr	r0, [sp, #0x1c]
700aa5d6: 9900         	ldr	r1, [sp]
700aa5d8: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700aa5dc: 4288         	cmp	r0, r1
700aa5de: d335         	blo	0x700aa64c <Udma_rmAllocIrIntr+0x11c> @ imm = #0x6a
700aa5e0: e7ff         	b	0x700aa5e2 <Udma_rmAllocIrIntr+0xb2> @ imm = #-0x2
700aa5e2: 9807         	ldr	r0, [sp, #0x1c]
700aa5e4: 9a00         	ldr	r2, [sp]
700aa5e6: f8d2 10e8    	ldr.w	r1, [r2, #0xe8]
700aa5ea: f8d2 20ec    	ldr.w	r2, [r2, #0xec]
700aa5ee: 4411         	add	r1, r2
700aa5f0: 4288         	cmp	r0, r1
700aa5f2: d22b         	bhs	0x700aa64c <Udma_rmAllocIrIntr+0x11c> @ imm = #0x56
700aa5f4: e7ff         	b	0x700aa5f6 <Udma_rmAllocIrIntr+0xc6> @ imm = #-0x2
700aa5f6: 9807         	ldr	r0, [sp, #0x1c]
700aa5f8: 9900         	ldr	r1, [sp]
700aa5fa: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700aa5fe: 1a40         	subs	r0, r0, r1
700aa600: 9005         	str	r0, [sp, #0x14]
700aa602: 9805         	ldr	r0, [sp, #0x14]
700aa604: 0940         	lsrs	r0, r0, #0x5
700aa606: 9004         	str	r0, [sp, #0x10]
700aa608: 9805         	ldr	r0, [sp, #0x14]
700aa60a: 9904         	ldr	r1, [sp, #0x10]
700aa60c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa610: 9003         	str	r0, [sp, #0xc]
700aa612: 9903         	ldr	r1, [sp, #0xc]
700aa614: 2001         	movs	r0, #0x1
700aa616: 4088         	lsls	r0, r1
700aa618: 9002         	str	r0, [sp, #0x8]
700aa61a: 9806         	ldr	r0, [sp, #0x18]
700aa61c: 9904         	ldr	r1, [sp, #0x10]
700aa61e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa622: f8d0 04e4    	ldr.w	r0, [r0, #0x4e4]
700aa626: 9902         	ldr	r1, [sp, #0x8]
700aa628: 4008         	ands	r0, r1
700aa62a: 4288         	cmp	r0, r1
700aa62c: d10d         	bne	0x700aa64a <Udma_rmAllocIrIntr+0x11a> @ imm = #0x1a
700aa62e: e7ff         	b	0x700aa630 <Udma_rmAllocIrIntr+0x100> @ imm = #-0x2
700aa630: 9a02         	ldr	r2, [sp, #0x8]
700aa632: 9806         	ldr	r0, [sp, #0x18]
700aa634: 9904         	ldr	r1, [sp, #0x10]
700aa636: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa63a: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700aa63e: 4390         	bics	r0, r2
700aa640: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700aa644: 9807         	ldr	r0, [sp, #0x1c]
700aa646: 9001         	str	r0, [sp, #0x4]
700aa648: e7ff         	b	0x700aa64a <Udma_rmAllocIrIntr+0x11a> @ imm = #-0x2
700aa64a: e7ff         	b	0x700aa64c <Udma_rmAllocIrIntr+0x11c> @ imm = #-0x2
700aa64c: e7ff         	b	0x700aa64e <Udma_rmAllocIrIntr+0x11e> @ imm = #-0x2
700aa64e: 9806         	ldr	r0, [sp, #0x18]
700aa650: f500 609f    	add.w	r0, r0, #0x4f8
700aa654: f009 fb7c    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x96f8
700aa658: 9801         	ldr	r0, [sp, #0x4]
700aa65a: b008         	add	sp, #0x20
700aa65c: bd80         	pop	{r7, pc}
700aa65e: 0000         	movs	r0, r0

700aa660 <UART_lld_init>:
700aa660: b580         	push	{r7, lr}
700aa662: b084         	sub	sp, #0x10
700aa664: 9003         	str	r0, [sp, #0xc]
700aa666: 2000         	movs	r0, #0x0
700aa668: 9002         	str	r0, [sp, #0x8]
700aa66a: 9803         	ldr	r0, [sp, #0xc]
700aa66c: b168         	cbz	r0, 0x700aa68a <UART_lld_init+0x2a> @ imm = #0x1a
700aa66e: e7ff         	b	0x700aa670 <UART_lld_init+0x10> @ imm = #-0x2
700aa670: 9803         	ldr	r0, [sp, #0xc]
700aa672: 6840         	ldr	r0, [r0, #0x4]
700aa674: b148         	cbz	r0, 0x700aa68a <UART_lld_init+0x2a> @ imm = #0x12
700aa676: e7ff         	b	0x700aa678 <UART_lld_init+0x18> @ imm = #-0x2
700aa678: 9803         	ldr	r0, [sp, #0xc]
700aa67a: 6d40         	ldr	r0, [r0, #0x54]
700aa67c: b120         	cbz	r0, 0x700aa688 <UART_lld_init+0x28> @ imm = #0x8
700aa67e: e7ff         	b	0x700aa680 <UART_lld_init+0x20> @ imm = #-0x2
700aa680: f06f 0004    	mvn	r0, #0x4
700aa684: 9002         	str	r0, [sp, #0x8]
700aa686: e7ff         	b	0x700aa688 <UART_lld_init+0x28> @ imm = #-0x2
700aa688: e003         	b	0x700aa692 <UART_lld_init+0x32> @ imm = #0x6
700aa68a: f06f 0002    	mvn	r0, #0x2
700aa68e: 9002         	str	r0, [sp, #0x8]
700aa690: e7ff         	b	0x700aa692 <UART_lld_init+0x32> @ imm = #-0x2
700aa692: 9802         	ldr	r0, [sp, #0x8]
700aa694: 2800         	cmp	r0, #0x0
700aa696: d176         	bne	0x700aa786 <UART_lld_init+0x126> @ imm = #0xec
700aa698: e7ff         	b	0x700aa69a <UART_lld_init+0x3a> @ imm = #-0x2
700aa69a: 9903         	ldr	r1, [sp, #0xc]
700aa69c: 2002         	movs	r0, #0x2
700aa69e: 6548         	str	r0, [r1, #0x54]
700aa6a0: 9803         	ldr	r0, [sp, #0xc]
700aa6a2: 6840         	ldr	r0, [r0, #0x4]
700aa6a4: 9001         	str	r0, [sp, #0x4]
700aa6a6: 9801         	ldr	r0, [sp, #0x4]
700aa6a8: 6d82         	ldr	r2, [r0, #0x58]
700aa6aa: f244 2040    	movw	r0, #0x4240
700aa6ae: f2c0 000f    	movt	r0, #0xf
700aa6b2: 2100         	movs	r1, #0x0
700aa6b4: 9100         	str	r1, [sp]
700aa6b6: 4790         	blx	r2
700aa6b8: 9a00         	ldr	r2, [sp]
700aa6ba: 9903         	ldr	r1, [sp, #0xc]
700aa6bc: 66ca         	str	r2, [r1, #0x6c]
700aa6be: 6688         	str	r0, [r1, #0x68]
700aa6c0: 9803         	ldr	r0, [sp, #0xc]
700aa6c2: 6800         	ldr	r0, [r0]
700aa6c4: f004 fe1c    	bl	0x700af300 <UART_IsBaseAddrValid> @ imm = #0x4c38
700aa6c8: 4601         	mov	r1, r0
700aa6ca: 9802         	ldr	r0, [sp, #0x8]
700aa6cc: 4408         	add	r0, r1
700aa6ce: 9002         	str	r0, [sp, #0x8]
700aa6d0: 9801         	ldr	r0, [sp, #0x4]
700aa6d2: 6800         	ldr	r0, [r0]
700aa6d4: f00a ff2c    	bl	0x700b5530 <UART_IsParameter> @ imm = #0xae58
700aa6d8: 4601         	mov	r1, r0
700aa6da: 9802         	ldr	r0, [sp, #0x8]
700aa6dc: 4408         	add	r0, r1
700aa6de: 9002         	str	r0, [sp, #0x8]
700aa6e0: 9801         	ldr	r0, [sp, #0x4]
700aa6e2: 6840         	ldr	r0, [r0, #0x4]
700aa6e4: f00a ff24    	bl	0x700b5530 <UART_IsParameter> @ imm = #0xae48
700aa6e8: 4601         	mov	r1, r0
700aa6ea: 9802         	ldr	r0, [sp, #0x8]
700aa6ec: 4408         	add	r0, r1
700aa6ee: 9002         	str	r0, [sp, #0x8]
700aa6f0: 9801         	ldr	r0, [sp, #0x4]
700aa6f2: 6880         	ldr	r0, [r0, #0x8]
700aa6f4: f00a f8d4    	bl	0x700b48a0 <UART_IsDataLengthValid> @ imm = #0xa1a8
700aa6f8: 4601         	mov	r1, r0
700aa6fa: 9802         	ldr	r0, [sp, #0x8]
700aa6fc: 4408         	add	r0, r1
700aa6fe: 9002         	str	r0, [sp, #0x8]
700aa700: 9801         	ldr	r0, [sp, #0x4]
700aa702: 68c0         	ldr	r0, [r0, #0xc]
700aa704: f00a fd34    	bl	0x700b5170 <UART_IsStopBitsValid> @ imm = #0xaa68
700aa708: 4601         	mov	r1, r0
700aa70a: 9802         	ldr	r0, [sp, #0x8]
700aa70c: 4408         	add	r0, r1
700aa70e: 9002         	str	r0, [sp, #0x8]
700aa710: 9801         	ldr	r0, [sp, #0x4]
700aa712: 6900         	ldr	r0, [r0, #0x10]
700aa714: f009 fe84    	bl	0x700b4420 <UART_IsParityTypeValid> @ imm = #0x9d08
700aa718: 4601         	mov	r1, r0
700aa71a: 9802         	ldr	r0, [sp, #0x8]
700aa71c: 4408         	add	r0, r1
700aa71e: 9002         	str	r0, [sp, #0x8]
700aa720: 9801         	ldr	r0, [sp, #0x4]
700aa722: 69c0         	ldr	r0, [r0, #0x1c]
700aa724: f009 fd3c    	bl	0x700b41a0 <UART_IsHWFlowCtrlValid> @ imm = #0x9a78
700aa728: 4601         	mov	r1, r0
700aa72a: 9802         	ldr	r0, [sp, #0x8]
700aa72c: 4408         	add	r0, r1
700aa72e: 9002         	str	r0, [sp, #0x8]
700aa730: 9801         	ldr	r0, [sp, #0x4]
700aa732: 6ac0         	ldr	r0, [r0, #0x2c]
700aa734: f008 fec4    	bl	0x700b34c0 <UART_OperModeValid> @ imm = #0x8d88
700aa738: 4601         	mov	r1, r0
700aa73a: 9802         	ldr	r0, [sp, #0x8]
700aa73c: 4408         	add	r0, r1
700aa73e: 9002         	str	r0, [sp, #0x8]
700aa740: 9801         	ldr	r0, [sp, #0x4]
700aa742: 6b80         	ldr	r0, [r0, #0x38]
700aa744: f009 fd4c    	bl	0x700b41e0 <UART_IsRxTrigLvlValid> @ imm = #0x9a98
700aa748: 4601         	mov	r1, r0
700aa74a: 9802         	ldr	r0, [sp, #0x8]
700aa74c: 4408         	add	r0, r1
700aa74e: 9002         	str	r0, [sp, #0x8]
700aa750: 9801         	ldr	r0, [sp, #0x4]
700aa752: 6bc0         	ldr	r0, [r0, #0x3c]
700aa754: f009 fd64    	bl	0x700b4220 <UART_IsTxTrigLvlValid> @ imm = #0x9ac8
700aa758: 4601         	mov	r1, r0
700aa75a: 9802         	ldr	r0, [sp, #0x8]
700aa75c: 4408         	add	r0, r1
700aa75e: 9002         	str	r0, [sp, #0x8]
700aa760: 9802         	ldr	r0, [sp, #0x8]
700aa762: b938         	cbnz	r0, 0x700aa774 <UART_lld_init+0x114> @ imm = #0xe
700aa764: e7ff         	b	0x700aa766 <UART_lld_init+0x106> @ imm = #-0x2
700aa766: 9803         	ldr	r0, [sp, #0xc]
700aa768: f001 fdba    	bl	0x700ac2e0 <UART_configInstance> @ imm = #0x1b74
700aa76c: 9903         	ldr	r1, [sp, #0xc]
700aa76e: 2001         	movs	r0, #0x1
700aa770: 6548         	str	r0, [r1, #0x54]
700aa772: e007         	b	0x700aa784 <UART_lld_init+0x124> @ imm = #0xe
700aa774: 9803         	ldr	r0, [sp, #0xc]
700aa776: f008 fa8b    	bl	0x700b2c90 <UART_lld_deInit> @ imm = #0x8516
700aa77a: 4601         	mov	r1, r0
700aa77c: 9802         	ldr	r0, [sp, #0x8]
700aa77e: 4408         	add	r0, r1
700aa780: 9002         	str	r0, [sp, #0x8]
700aa782: e7ff         	b	0x700aa784 <UART_lld_init+0x124> @ imm = #-0x2
700aa784: e7ff         	b	0x700aa786 <UART_lld_init+0x126> @ imm = #-0x2
700aa786: 9802         	ldr	r0, [sp, #0x8]
700aa788: b004         	add	sp, #0x10
700aa78a: bd80         	pop	{r7, pc}
700aa78c: 0000         	movs	r0, r0
700aa78e: 0000         	movs	r0, r0

700aa790 <UART_udmaInitTxCh>:
700aa790: b580         	push	{r7, lr}
700aa792: b0bc         	sub	sp, #0xf0
700aa794: 903b         	str	r0, [sp, #0xec]
700aa796: 913a         	str	r1, [sp, #0xe8]
700aa798: 2009         	movs	r0, #0x9
700aa79a: 9038         	str	r0, [sp, #0xe0]
700aa79c: 9938         	ldr	r1, [sp, #0xe0]
700aa79e: a81f         	add	r0, sp, #0x7c
700aa7a0: f007 fb0e    	bl	0x700b1dc0 <UdmaChPrms_init> @ imm = #0x761c
700aa7a4: 983b         	ldr	r0, [sp, #0xec]
700aa7a6: 6840         	ldr	r0, [r0, #0x4]
700aa7a8: 6c40         	ldr	r0, [r0, #0x44]
700aa7aa: 9020         	str	r0, [sp, #0x80]
700aa7ac: 983a         	ldr	r0, [sp, #0xe8]
700aa7ae: 6a00         	ldr	r0, [r0, #0x20]
700aa7b0: 9023         	str	r0, [sp, #0x8c]
700aa7b2: 983a         	ldr	r0, [sp, #0xe8]
700aa7b4: 6b00         	ldr	r0, [r0, #0x30]
700aa7b6: 9024         	str	r0, [sp, #0x90]
700aa7b8: 983a         	ldr	r0, [sp, #0xe8]
700aa7ba: 6b40         	ldr	r0, [r0, #0x34]
700aa7bc: 9026         	str	r0, [sp, #0x98]
700aa7be: 983a         	ldr	r0, [sp, #0xe8]
700aa7c0: 6bc0         	ldr	r0, [r0, #0x3c]
700aa7c2: 2801         	cmp	r0, #0x1
700aa7c4: d10a         	bne	0x700aa7dc <UART_udmaInitTxCh+0x4c> @ imm = #0x14
700aa7c6: e7ff         	b	0x700aa7c8 <UART_udmaInitTxCh+0x38> @ imm = #-0x2
700aa7c8: 983a         	ldr	r0, [sp, #0xe8]
700aa7ca: 6a40         	ldr	r0, [r0, #0x24]
700aa7cc: 902a         	str	r0, [sp, #0xa8]
700aa7ce: 983a         	ldr	r0, [sp, #0xe8]
700aa7d0: 6b00         	ldr	r0, [r0, #0x30]
700aa7d2: 902b         	str	r0, [sp, #0xac]
700aa7d4: 983a         	ldr	r0, [sp, #0xe8]
700aa7d6: 6b40         	ldr	r0, [r0, #0x34]
700aa7d8: 902d         	str	r0, [sp, #0xb4]
700aa7da: e7ff         	b	0x700aa7dc <UART_udmaInitTxCh+0x4c> @ imm = #-0x2
700aa7dc: 983a         	ldr	r0, [sp, #0xe8]
700aa7de: 6840         	ldr	r0, [r0, #0x4]
700aa7e0: 9006         	str	r0, [sp, #0x18]
700aa7e2: 983a         	ldr	r0, [sp, #0xe8]
700aa7e4: 6800         	ldr	r0, [r0]
700aa7e6: 9007         	str	r0, [sp, #0x1c]
700aa7e8: 9807         	ldr	r0, [sp, #0x1c]
700aa7ea: 9906         	ldr	r1, [sp, #0x18]
700aa7ec: 9a38         	ldr	r2, [sp, #0xe0]
700aa7ee: ab1f         	add	r3, sp, #0x7c
700aa7f0: f7fe f8ce    	bl	0x700a8990 <Udma_chOpen> @ imm = #-0x1e64
700aa7f4: 9039         	str	r0, [sp, #0xe4]
700aa7f6: 9839         	ldr	r0, [sp, #0xe4]
700aa7f8: fab0 f080    	clz	r0, r0
700aa7fc: 0940         	lsrs	r0, r0, #0x5
700aa7fe: f248 01a0    	movw	r1, #0x80a0
700aa802: f2c7 010b    	movt	r1, #0x700b
700aa806: 9103         	str	r1, [sp, #0xc]
700aa808: 466a         	mov	r2, sp
700aa80a: 6011         	str	r1, [r2]
700aa80c: f647 41fc    	movw	r1, #0x7cfc
700aa810: f2c7 010b    	movt	r1, #0x700b
700aa814: 9104         	str	r1, [sp, #0x10]
700aa816: f248 02d8    	movw	r2, #0x80d8
700aa81a: f2c7 020b    	movt	r2, #0x700b
700aa81e: 9205         	str	r2, [sp, #0x14]
700aa820: 2398         	movs	r3, #0x98
700aa822: f006 fd55    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x6aaa
700aa826: 9938         	ldr	r1, [sp, #0xe0]
700aa828: f10d 006a    	add.w	r0, sp, #0x6a
700aa82c: 9001         	str	r0, [sp, #0x4]
700aa82e: f004 f8ef    	bl	0x700aea10 <UdmaChTxPrms_init> @ imm = #0x41de
700aa832: 9901         	ldr	r1, [sp, #0x4]
700aa834: 9806         	ldr	r0, [sp, #0x18]
700aa836: f7fd f8fb    	bl	0x700a7a30 <Udma_chConfigTx> @ imm = #-0x2e0a
700aa83a: 9b03         	ldr	r3, [sp, #0xc]
700aa83c: 9904         	ldr	r1, [sp, #0x10]
700aa83e: 9a05         	ldr	r2, [sp, #0x14]
700aa840: 9039         	str	r0, [sp, #0xe4]
700aa842: 9839         	ldr	r0, [sp, #0xe4]
700aa844: fab0 f080    	clz	r0, r0
700aa848: 0940         	lsrs	r0, r0, #0x5
700aa84a: 46ec         	mov	r12, sp
700aa84c: f8cc 3000    	str.w	r3, [r12]
700aa850: 239d         	movs	r3, #0x9d
700aa852: f006 fd3d    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x6a7a
700aa856: 983a         	ldr	r0, [sp, #0xe8]
700aa858: 68c0         	ldr	r0, [r0, #0xc]
700aa85a: 9019         	str	r0, [sp, #0x64]
700aa85c: a808         	add	r0, sp, #0x20
700aa85e: 9002         	str	r0, [sp, #0x8]
700aa860: f007 fe5e    	bl	0x700b2520 <UdmaEventPrms_init> @ imm = #0x7cbc
700aa864: 2001         	movs	r0, #0x1
700aa866: 9008         	str	r0, [sp, #0x20]
700aa868: 2002         	movs	r0, #0x2
700aa86a: 9009         	str	r0, [sp, #0x24]
700aa86c: 9806         	ldr	r0, [sp, #0x18]
700aa86e: 900a         	str	r0, [sp, #0x28]
700aa870: 9807         	ldr	r0, [sp, #0x1c]
700aa872: f008 fd95    	bl	0x700b33a0 <Udma_eventGetGlobalHandle> @ imm = #0x8b2a
700aa876: 9a02         	ldr	r2, [sp, #0x8]
700aa878: 900c         	str	r0, [sp, #0x30]
700aa87a: f24b 60d1    	movw	r0, #0xb6d1
700aa87e: f2c7 000a    	movt	r0, #0x700a
700aa882: 900d         	str	r0, [sp, #0x34]
700aa884: 983b         	ldr	r0, [sp, #0xec]
700aa886: 900f         	str	r0, [sp, #0x3c]
700aa888: 9807         	ldr	r0, [sp, #0x1c]
700aa88a: 9919         	ldr	r1, [sp, #0x64]
700aa88c: f7fb f880    	bl	0x700a5990 <Udma_eventRegister> @ imm = #-0x4f00
700aa890: 9b03         	ldr	r3, [sp, #0xc]
700aa892: 9904         	ldr	r1, [sp, #0x10]
700aa894: 9a05         	ldr	r2, [sp, #0x14]
700aa896: 9039         	str	r0, [sp, #0xe4]
700aa898: 9839         	ldr	r0, [sp, #0xe4]
700aa89a: fab0 f080    	clz	r0, r0
700aa89e: 0940         	lsrs	r0, r0, #0x5
700aa8a0: 46ec         	mov	r12, sp
700aa8a2: f8cc 3000    	str.w	r3, [r12]
700aa8a6: 23a9         	movs	r3, #0xa9
700aa8a8: f006 fd12    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x6a24
700aa8ac: 9839         	ldr	r0, [sp, #0xe4]
700aa8ae: b03c         	add	sp, #0xf0
700aa8b0: bd80         	pop	{r7, pc}
		...
700aa8be: 0000         	movs	r0, r0

700aa8c0 <Udma_rmAllocBlkCopyCh>:
700aa8c0: b580         	push	{r7, lr}
700aa8c2: b088         	sub	sp, #0x20
700aa8c4: 9007         	str	r0, [sp, #0x1c]
700aa8c6: 9106         	str	r1, [sp, #0x18]
700aa8c8: 2000         	movs	r0, #0x0
700aa8ca: f6cf 70ff    	movt	r0, #0xffff
700aa8ce: 9001         	str	r0, [sp, #0x4]
700aa8d0: 9806         	ldr	r0, [sp, #0x18]
700aa8d2: f500 70ea    	add.w	r0, r0, #0x1d4
700aa8d6: 9000         	str	r0, [sp]
700aa8d8: 9806         	ldr	r0, [sp, #0x18]
700aa8da: f500 609f    	add.w	r0, r0, #0x4f8
700aa8de: f04f 31ff    	mov.w	r1, #0xffffffff
700aa8e2: f008 f9a5    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x834a
700aa8e6: 9807         	ldr	r0, [sp, #0x1c]
700aa8e8: 2101         	movs	r1, #0x1
700aa8ea: f6cf 71ff    	movt	r1, #0xffff
700aa8ee: 4288         	cmp	r0, r1
700aa8f0: d136         	bne	0x700aa960 <Udma_rmAllocBlkCopyCh+0xa0> @ imm = #0x6c
700aa8f2: e7ff         	b	0x700aa8f4 <Udma_rmAllocBlkCopyCh+0x34> @ imm = #-0x2
700aa8f4: 2000         	movs	r0, #0x0
700aa8f6: 9005         	str	r0, [sp, #0x14]
700aa8f8: e7ff         	b	0x700aa8fa <Udma_rmAllocBlkCopyCh+0x3a> @ imm = #-0x2
700aa8fa: 9805         	ldr	r0, [sp, #0x14]
700aa8fc: 9900         	ldr	r1, [sp]
700aa8fe: 6949         	ldr	r1, [r1, #0x14]
700aa900: 4288         	cmp	r0, r1
700aa902: d22c         	bhs	0x700aa95e <Udma_rmAllocBlkCopyCh+0x9e> @ imm = #0x58
700aa904: e7ff         	b	0x700aa906 <Udma_rmAllocBlkCopyCh+0x46> @ imm = #-0x2
700aa906: 9805         	ldr	r0, [sp, #0x14]
700aa908: 0940         	lsrs	r0, r0, #0x5
700aa90a: 9004         	str	r0, [sp, #0x10]
700aa90c: 9805         	ldr	r0, [sp, #0x14]
700aa90e: 9904         	ldr	r1, [sp, #0x10]
700aa910: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa914: 9003         	str	r0, [sp, #0xc]
700aa916: 9903         	ldr	r1, [sp, #0xc]
700aa918: 2001         	movs	r0, #0x1
700aa91a: 4088         	lsls	r0, r1
700aa91c: 9002         	str	r0, [sp, #0x8]
700aa91e: 9806         	ldr	r0, [sp, #0x18]
700aa920: 9904         	ldr	r1, [sp, #0x10]
700aa922: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa926: f8d0 02c8    	ldr.w	r0, [r0, #0x2c8]
700aa92a: 9902         	ldr	r1, [sp, #0x8]
700aa92c: 4008         	ands	r0, r1
700aa92e: 4288         	cmp	r0, r1
700aa930: d110         	bne	0x700aa954 <Udma_rmAllocBlkCopyCh+0x94> @ imm = #0x20
700aa932: e7ff         	b	0x700aa934 <Udma_rmAllocBlkCopyCh+0x74> @ imm = #-0x2
700aa934: 9a02         	ldr	r2, [sp, #0x8]
700aa936: 9806         	ldr	r0, [sp, #0x18]
700aa938: 9904         	ldr	r1, [sp, #0x10]
700aa93a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa93e: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700aa942: 4390         	bics	r0, r2
700aa944: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700aa948: 9805         	ldr	r0, [sp, #0x14]
700aa94a: 9900         	ldr	r1, [sp]
700aa94c: 6909         	ldr	r1, [r1, #0x10]
700aa94e: 4408         	add	r0, r1
700aa950: 9001         	str	r0, [sp, #0x4]
700aa952: e004         	b	0x700aa95e <Udma_rmAllocBlkCopyCh+0x9e> @ imm = #0x8
700aa954: e7ff         	b	0x700aa956 <Udma_rmAllocBlkCopyCh+0x96> @ imm = #-0x2
700aa956: 9805         	ldr	r0, [sp, #0x14]
700aa958: 3001         	adds	r0, #0x1
700aa95a: 9005         	str	r0, [sp, #0x14]
700aa95c: e7cd         	b	0x700aa8fa <Udma_rmAllocBlkCopyCh+0x3a> @ imm = #-0x66
700aa95e: e038         	b	0x700aa9d2 <Udma_rmAllocBlkCopyCh+0x112> @ imm = #0x70
700aa960: 9807         	ldr	r0, [sp, #0x1c]
700aa962: 9900         	ldr	r1, [sp]
700aa964: 6909         	ldr	r1, [r1, #0x10]
700aa966: 4288         	cmp	r0, r1
700aa968: d332         	blo	0x700aa9d0 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #0x64
700aa96a: e7ff         	b	0x700aa96c <Udma_rmAllocBlkCopyCh+0xac> @ imm = #-0x2
700aa96c: 9807         	ldr	r0, [sp, #0x1c]
700aa96e: 9a00         	ldr	r2, [sp]
700aa970: 6911         	ldr	r1, [r2, #0x10]
700aa972: 6952         	ldr	r2, [r2, #0x14]
700aa974: 4411         	add	r1, r2
700aa976: 4288         	cmp	r0, r1
700aa978: d22a         	bhs	0x700aa9d0 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #0x54
700aa97a: e7ff         	b	0x700aa97c <Udma_rmAllocBlkCopyCh+0xbc> @ imm = #-0x2
700aa97c: 9807         	ldr	r0, [sp, #0x1c]
700aa97e: 9900         	ldr	r1, [sp]
700aa980: 6909         	ldr	r1, [r1, #0x10]
700aa982: 1a40         	subs	r0, r0, r1
700aa984: 9005         	str	r0, [sp, #0x14]
700aa986: 9805         	ldr	r0, [sp, #0x14]
700aa988: 0940         	lsrs	r0, r0, #0x5
700aa98a: 9004         	str	r0, [sp, #0x10]
700aa98c: 9805         	ldr	r0, [sp, #0x14]
700aa98e: 9904         	ldr	r1, [sp, #0x10]
700aa990: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa994: 9003         	str	r0, [sp, #0xc]
700aa996: 9903         	ldr	r1, [sp, #0xc]
700aa998: 2001         	movs	r0, #0x1
700aa99a: 4088         	lsls	r0, r1
700aa99c: 9002         	str	r0, [sp, #0x8]
700aa99e: 9806         	ldr	r0, [sp, #0x18]
700aa9a0: 9904         	ldr	r1, [sp, #0x10]
700aa9a2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa9a6: f8d0 02c8    	ldr.w	r0, [r0, #0x2c8]
700aa9aa: 9902         	ldr	r1, [sp, #0x8]
700aa9ac: 4008         	ands	r0, r1
700aa9ae: 4288         	cmp	r0, r1
700aa9b0: d10d         	bne	0x700aa9ce <Udma_rmAllocBlkCopyCh+0x10e> @ imm = #0x1a
700aa9b2: e7ff         	b	0x700aa9b4 <Udma_rmAllocBlkCopyCh+0xf4> @ imm = #-0x2
700aa9b4: 9a02         	ldr	r2, [sp, #0x8]
700aa9b6: 9806         	ldr	r0, [sp, #0x18]
700aa9b8: 9904         	ldr	r1, [sp, #0x10]
700aa9ba: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa9be: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700aa9c2: 4390         	bics	r0, r2
700aa9c4: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700aa9c8: 9807         	ldr	r0, [sp, #0x1c]
700aa9ca: 9001         	str	r0, [sp, #0x4]
700aa9cc: e7ff         	b	0x700aa9ce <Udma_rmAllocBlkCopyCh+0x10e> @ imm = #-0x2
700aa9ce: e7ff         	b	0x700aa9d0 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #-0x2
700aa9d0: e7ff         	b	0x700aa9d2 <Udma_rmAllocBlkCopyCh+0x112> @ imm = #-0x2
700aa9d2: 9806         	ldr	r0, [sp, #0x18]
700aa9d4: f500 609f    	add.w	r0, r0, #0x4f8
700aa9d8: f009 f9ba    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x9374
700aa9dc: 9801         	ldr	r0, [sp, #0x4]
700aa9de: b008         	add	sp, #0x20
700aa9e0: bd80         	pop	{r7, pc}
		...
700aa9ee: 0000         	movs	r0, r0

700aa9f0 <Udma_rmAllocBlkCopyHcCh>:
700aa9f0: b580         	push	{r7, lr}
700aa9f2: b088         	sub	sp, #0x20
700aa9f4: 9007         	str	r0, [sp, #0x1c]
700aa9f6: 9106         	str	r1, [sp, #0x18]
700aa9f8: 2000         	movs	r0, #0x0
700aa9fa: f6cf 70ff    	movt	r0, #0xffff
700aa9fe: 9001         	str	r0, [sp, #0x4]
700aaa00: 9806         	ldr	r0, [sp, #0x18]
700aaa02: f500 70ea    	add.w	r0, r0, #0x1d4
700aaa06: 9000         	str	r0, [sp]
700aaa08: 9806         	ldr	r0, [sp, #0x18]
700aaa0a: f500 609f    	add.w	r0, r0, #0x4f8
700aaa0e: f04f 31ff    	mov.w	r1, #0xffffffff
700aaa12: f008 f90d    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x821a
700aaa16: 9807         	ldr	r0, [sp, #0x1c]
700aaa18: 2101         	movs	r1, #0x1
700aaa1a: f6cf 71ff    	movt	r1, #0xffff
700aaa1e: 4288         	cmp	r0, r1
700aaa20: d136         	bne	0x700aaa90 <Udma_rmAllocBlkCopyHcCh+0xa0> @ imm = #0x6c
700aaa22: e7ff         	b	0x700aaa24 <Udma_rmAllocBlkCopyHcCh+0x34> @ imm = #-0x2
700aaa24: 2000         	movs	r0, #0x0
700aaa26: 9005         	str	r0, [sp, #0x14]
700aaa28: e7ff         	b	0x700aaa2a <Udma_rmAllocBlkCopyHcCh+0x3a> @ imm = #-0x2
700aaa2a: 9805         	ldr	r0, [sp, #0x14]
700aaa2c: 9900         	ldr	r1, [sp]
700aaa2e: 68c9         	ldr	r1, [r1, #0xc]
700aaa30: 4288         	cmp	r0, r1
700aaa32: d22c         	bhs	0x700aaa8e <Udma_rmAllocBlkCopyHcCh+0x9e> @ imm = #0x58
700aaa34: e7ff         	b	0x700aaa36 <Udma_rmAllocBlkCopyHcCh+0x46> @ imm = #-0x2
700aaa36: 9805         	ldr	r0, [sp, #0x14]
700aaa38: 0940         	lsrs	r0, r0, #0x5
700aaa3a: 9004         	str	r0, [sp, #0x10]
700aaa3c: 9805         	ldr	r0, [sp, #0x14]
700aaa3e: 9904         	ldr	r1, [sp, #0x10]
700aaa40: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaa44: 9003         	str	r0, [sp, #0xc]
700aaa46: 9903         	ldr	r1, [sp, #0xc]
700aaa48: 2001         	movs	r0, #0x1
700aaa4a: 4088         	lsls	r0, r1
700aaa4c: 9002         	str	r0, [sp, #0x8]
700aaa4e: 9806         	ldr	r0, [sp, #0x18]
700aaa50: 9904         	ldr	r1, [sp, #0x10]
700aaa52: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aaa56: f8d0 02cc    	ldr.w	r0, [r0, #0x2cc]
700aaa5a: 9902         	ldr	r1, [sp, #0x8]
700aaa5c: 4008         	ands	r0, r1
700aaa5e: 4288         	cmp	r0, r1
700aaa60: d110         	bne	0x700aaa84 <Udma_rmAllocBlkCopyHcCh+0x94> @ imm = #0x20
700aaa62: e7ff         	b	0x700aaa64 <Udma_rmAllocBlkCopyHcCh+0x74> @ imm = #-0x2
700aaa64: 9a02         	ldr	r2, [sp, #0x8]
700aaa66: 9806         	ldr	r0, [sp, #0x18]
700aaa68: 9904         	ldr	r1, [sp, #0x10]
700aaa6a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aaa6e: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700aaa72: 4390         	bics	r0, r2
700aaa74: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700aaa78: 9805         	ldr	r0, [sp, #0x14]
700aaa7a: 9900         	ldr	r1, [sp]
700aaa7c: 6889         	ldr	r1, [r1, #0x8]
700aaa7e: 4408         	add	r0, r1
700aaa80: 9001         	str	r0, [sp, #0x4]
700aaa82: e004         	b	0x700aaa8e <Udma_rmAllocBlkCopyHcCh+0x9e> @ imm = #0x8
700aaa84: e7ff         	b	0x700aaa86 <Udma_rmAllocBlkCopyHcCh+0x96> @ imm = #-0x2
700aaa86: 9805         	ldr	r0, [sp, #0x14]
700aaa88: 3001         	adds	r0, #0x1
700aaa8a: 9005         	str	r0, [sp, #0x14]
700aaa8c: e7cd         	b	0x700aaa2a <Udma_rmAllocBlkCopyHcCh+0x3a> @ imm = #-0x66
700aaa8e: e038         	b	0x700aab02 <Udma_rmAllocBlkCopyHcCh+0x112> @ imm = #0x70
700aaa90: 9807         	ldr	r0, [sp, #0x1c]
700aaa92: 9900         	ldr	r1, [sp]
700aaa94: 6889         	ldr	r1, [r1, #0x8]
700aaa96: 4288         	cmp	r0, r1
700aaa98: d332         	blo	0x700aab00 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #0x64
700aaa9a: e7ff         	b	0x700aaa9c <Udma_rmAllocBlkCopyHcCh+0xac> @ imm = #-0x2
700aaa9c: 9807         	ldr	r0, [sp, #0x1c]
700aaa9e: 9a00         	ldr	r2, [sp]
700aaaa0: 6891         	ldr	r1, [r2, #0x8]
700aaaa2: 68d2         	ldr	r2, [r2, #0xc]
700aaaa4: 4411         	add	r1, r2
700aaaa6: 4288         	cmp	r0, r1
700aaaa8: d22a         	bhs	0x700aab00 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #0x54
700aaaaa: e7ff         	b	0x700aaaac <Udma_rmAllocBlkCopyHcCh+0xbc> @ imm = #-0x2
700aaaac: 9807         	ldr	r0, [sp, #0x1c]
700aaaae: 9900         	ldr	r1, [sp]
700aaab0: 6889         	ldr	r1, [r1, #0x8]
700aaab2: 1a40         	subs	r0, r0, r1
700aaab4: 9005         	str	r0, [sp, #0x14]
700aaab6: 9805         	ldr	r0, [sp, #0x14]
700aaab8: 0940         	lsrs	r0, r0, #0x5
700aaaba: 9004         	str	r0, [sp, #0x10]
700aaabc: 9805         	ldr	r0, [sp, #0x14]
700aaabe: 9904         	ldr	r1, [sp, #0x10]
700aaac0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaac4: 9003         	str	r0, [sp, #0xc]
700aaac6: 9903         	ldr	r1, [sp, #0xc]
700aaac8: 2001         	movs	r0, #0x1
700aaaca: 4088         	lsls	r0, r1
700aaacc: 9002         	str	r0, [sp, #0x8]
700aaace: 9806         	ldr	r0, [sp, #0x18]
700aaad0: 9904         	ldr	r1, [sp, #0x10]
700aaad2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aaad6: f8d0 02cc    	ldr.w	r0, [r0, #0x2cc]
700aaada: 9902         	ldr	r1, [sp, #0x8]
700aaadc: 4008         	ands	r0, r1
700aaade: 4288         	cmp	r0, r1
700aaae0: d10d         	bne	0x700aaafe <Udma_rmAllocBlkCopyHcCh+0x10e> @ imm = #0x1a
700aaae2: e7ff         	b	0x700aaae4 <Udma_rmAllocBlkCopyHcCh+0xf4> @ imm = #-0x2
700aaae4: 9a02         	ldr	r2, [sp, #0x8]
700aaae6: 9806         	ldr	r0, [sp, #0x18]
700aaae8: 9904         	ldr	r1, [sp, #0x10]
700aaaea: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aaaee: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700aaaf2: 4390         	bics	r0, r2
700aaaf4: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700aaaf8: 9807         	ldr	r0, [sp, #0x1c]
700aaafa: 9001         	str	r0, [sp, #0x4]
700aaafc: e7ff         	b	0x700aaafe <Udma_rmAllocBlkCopyHcCh+0x10e> @ imm = #-0x2
700aaafe: e7ff         	b	0x700aab00 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #-0x2
700aab00: e7ff         	b	0x700aab02 <Udma_rmAllocBlkCopyHcCh+0x112> @ imm = #-0x2
700aab02: 9806         	ldr	r0, [sp, #0x18]
700aab04: f500 609f    	add.w	r0, r0, #0x4f8
700aab08: f009 f922    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x9244
700aab0c: 9801         	ldr	r0, [sp, #0x4]
700aab0e: b008         	add	sp, #0x20
700aab10: bd80         	pop	{r7, pc}
		...
700aab1e: 0000         	movs	r0, r0

700aab20 <Udma_rmAllocBlkCopyUhcCh>:
700aab20: b580         	push	{r7, lr}
700aab22: b088         	sub	sp, #0x20
700aab24: 9007         	str	r0, [sp, #0x1c]
700aab26: 9106         	str	r1, [sp, #0x18]
700aab28: 2000         	movs	r0, #0x0
700aab2a: f6cf 70ff    	movt	r0, #0xffff
700aab2e: 9001         	str	r0, [sp, #0x4]
700aab30: 9806         	ldr	r0, [sp, #0x18]
700aab32: f500 70ea    	add.w	r0, r0, #0x1d4
700aab36: 9000         	str	r0, [sp]
700aab38: 9806         	ldr	r0, [sp, #0x18]
700aab3a: f500 609f    	add.w	r0, r0, #0x4f8
700aab3e: f04f 31ff    	mov.w	r1, #0xffffffff
700aab42: f008 f875    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x80ea
700aab46: 9807         	ldr	r0, [sp, #0x1c]
700aab48: 2101         	movs	r1, #0x1
700aab4a: f6cf 71ff    	movt	r1, #0xffff
700aab4e: 4288         	cmp	r0, r1
700aab50: d136         	bne	0x700aabc0 <Udma_rmAllocBlkCopyUhcCh+0xa0> @ imm = #0x6c
700aab52: e7ff         	b	0x700aab54 <Udma_rmAllocBlkCopyUhcCh+0x34> @ imm = #-0x2
700aab54: 2000         	movs	r0, #0x0
700aab56: 9005         	str	r0, [sp, #0x14]
700aab58: e7ff         	b	0x700aab5a <Udma_rmAllocBlkCopyUhcCh+0x3a> @ imm = #-0x2
700aab5a: 9805         	ldr	r0, [sp, #0x14]
700aab5c: 9900         	ldr	r1, [sp]
700aab5e: 6849         	ldr	r1, [r1, #0x4]
700aab60: 4288         	cmp	r0, r1
700aab62: d22c         	bhs	0x700aabbe <Udma_rmAllocBlkCopyUhcCh+0x9e> @ imm = #0x58
700aab64: e7ff         	b	0x700aab66 <Udma_rmAllocBlkCopyUhcCh+0x46> @ imm = #-0x2
700aab66: 9805         	ldr	r0, [sp, #0x14]
700aab68: 0940         	lsrs	r0, r0, #0x5
700aab6a: 9004         	str	r0, [sp, #0x10]
700aab6c: 9805         	ldr	r0, [sp, #0x14]
700aab6e: 9904         	ldr	r1, [sp, #0x10]
700aab70: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aab74: 9003         	str	r0, [sp, #0xc]
700aab76: 9903         	ldr	r1, [sp, #0xc]
700aab78: 2001         	movs	r0, #0x1
700aab7a: 4088         	lsls	r0, r1
700aab7c: 9002         	str	r0, [sp, #0x8]
700aab7e: 9806         	ldr	r0, [sp, #0x18]
700aab80: 9904         	ldr	r1, [sp, #0x10]
700aab82: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aab86: f8d0 02d0    	ldr.w	r0, [r0, #0x2d0]
700aab8a: 9902         	ldr	r1, [sp, #0x8]
700aab8c: 4008         	ands	r0, r1
700aab8e: 4288         	cmp	r0, r1
700aab90: d110         	bne	0x700aabb4 <Udma_rmAllocBlkCopyUhcCh+0x94> @ imm = #0x20
700aab92: e7ff         	b	0x700aab94 <Udma_rmAllocBlkCopyUhcCh+0x74> @ imm = #-0x2
700aab94: 9a02         	ldr	r2, [sp, #0x8]
700aab96: 9806         	ldr	r0, [sp, #0x18]
700aab98: 9904         	ldr	r1, [sp, #0x10]
700aab9a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aab9e: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700aaba2: 4390         	bics	r0, r2
700aaba4: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700aaba8: 9805         	ldr	r0, [sp, #0x14]
700aabaa: 9900         	ldr	r1, [sp]
700aabac: 6809         	ldr	r1, [r1]
700aabae: 4408         	add	r0, r1
700aabb0: 9001         	str	r0, [sp, #0x4]
700aabb2: e004         	b	0x700aabbe <Udma_rmAllocBlkCopyUhcCh+0x9e> @ imm = #0x8
700aabb4: e7ff         	b	0x700aabb6 <Udma_rmAllocBlkCopyUhcCh+0x96> @ imm = #-0x2
700aabb6: 9805         	ldr	r0, [sp, #0x14]
700aabb8: 3001         	adds	r0, #0x1
700aabba: 9005         	str	r0, [sp, #0x14]
700aabbc: e7cd         	b	0x700aab5a <Udma_rmAllocBlkCopyUhcCh+0x3a> @ imm = #-0x66
700aabbe: e038         	b	0x700aac32 <Udma_rmAllocBlkCopyUhcCh+0x112> @ imm = #0x70
700aabc0: 9807         	ldr	r0, [sp, #0x1c]
700aabc2: 9900         	ldr	r1, [sp]
700aabc4: 6809         	ldr	r1, [r1]
700aabc6: 4288         	cmp	r0, r1
700aabc8: d332         	blo	0x700aac30 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #0x64
700aabca: e7ff         	b	0x700aabcc <Udma_rmAllocBlkCopyUhcCh+0xac> @ imm = #-0x2
700aabcc: 9807         	ldr	r0, [sp, #0x1c]
700aabce: 9a00         	ldr	r2, [sp]
700aabd0: 6811         	ldr	r1, [r2]
700aabd2: 6852         	ldr	r2, [r2, #0x4]
700aabd4: 4411         	add	r1, r2
700aabd6: 4288         	cmp	r0, r1
700aabd8: d22a         	bhs	0x700aac30 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #0x54
700aabda: e7ff         	b	0x700aabdc <Udma_rmAllocBlkCopyUhcCh+0xbc> @ imm = #-0x2
700aabdc: 9807         	ldr	r0, [sp, #0x1c]
700aabde: 9900         	ldr	r1, [sp]
700aabe0: 6809         	ldr	r1, [r1]
700aabe2: 1a40         	subs	r0, r0, r1
700aabe4: 9005         	str	r0, [sp, #0x14]
700aabe6: 9805         	ldr	r0, [sp, #0x14]
700aabe8: 0940         	lsrs	r0, r0, #0x5
700aabea: 9004         	str	r0, [sp, #0x10]
700aabec: 9805         	ldr	r0, [sp, #0x14]
700aabee: 9904         	ldr	r1, [sp, #0x10]
700aabf0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aabf4: 9003         	str	r0, [sp, #0xc]
700aabf6: 9903         	ldr	r1, [sp, #0xc]
700aabf8: 2001         	movs	r0, #0x1
700aabfa: 4088         	lsls	r0, r1
700aabfc: 9002         	str	r0, [sp, #0x8]
700aabfe: 9806         	ldr	r0, [sp, #0x18]
700aac00: 9904         	ldr	r1, [sp, #0x10]
700aac02: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aac06: f8d0 02d0    	ldr.w	r0, [r0, #0x2d0]
700aac0a: 9902         	ldr	r1, [sp, #0x8]
700aac0c: 4008         	ands	r0, r1
700aac0e: 4288         	cmp	r0, r1
700aac10: d10d         	bne	0x700aac2e <Udma_rmAllocBlkCopyUhcCh+0x10e> @ imm = #0x1a
700aac12: e7ff         	b	0x700aac14 <Udma_rmAllocBlkCopyUhcCh+0xf4> @ imm = #-0x2
700aac14: 9a02         	ldr	r2, [sp, #0x8]
700aac16: 9806         	ldr	r0, [sp, #0x18]
700aac18: 9904         	ldr	r1, [sp, #0x10]
700aac1a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aac1e: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700aac22: 4390         	bics	r0, r2
700aac24: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700aac28: 9807         	ldr	r0, [sp, #0x1c]
700aac2a: 9001         	str	r0, [sp, #0x4]
700aac2c: e7ff         	b	0x700aac2e <Udma_rmAllocBlkCopyUhcCh+0x10e> @ imm = #-0x2
700aac2e: e7ff         	b	0x700aac30 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #-0x2
700aac30: e7ff         	b	0x700aac32 <Udma_rmAllocBlkCopyUhcCh+0x112> @ imm = #-0x2
700aac32: 9806         	ldr	r0, [sp, #0x18]
700aac34: f500 609f    	add.w	r0, r0, #0x4f8
700aac38: f009 f88a    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x9114
700aac3c: 9801         	ldr	r0, [sp, #0x4]
700aac3e: b008         	add	sp, #0x20
700aac40: bd80         	pop	{r7, pc}
		...
700aac4e: 0000         	movs	r0, r0

700aac50 <Udma_rmAllocRxCh>:
700aac50: b580         	push	{r7, lr}
700aac52: b088         	sub	sp, #0x20
700aac54: 9007         	str	r0, [sp, #0x1c]
700aac56: 9106         	str	r1, [sp, #0x18]
700aac58: 2000         	movs	r0, #0x0
700aac5a: f6cf 70ff    	movt	r0, #0xffff
700aac5e: 9001         	str	r0, [sp, #0x4]
700aac60: 9806         	ldr	r0, [sp, #0x18]
700aac62: f500 70ea    	add.w	r0, r0, #0x1d4
700aac66: 9000         	str	r0, [sp]
700aac68: 9806         	ldr	r0, [sp, #0x18]
700aac6a: f500 609f    	add.w	r0, r0, #0x4f8
700aac6e: f04f 31ff    	mov.w	r1, #0xffffffff
700aac72: f007 ffdd    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x7fba
700aac76: 9807         	ldr	r0, [sp, #0x1c]
700aac78: 2101         	movs	r1, #0x1
700aac7a: f6cf 71ff    	movt	r1, #0xffff
700aac7e: 4288         	cmp	r0, r1
700aac80: d136         	bne	0x700aacf0 <Udma_rmAllocRxCh+0xa0> @ imm = #0x6c
700aac82: e7ff         	b	0x700aac84 <Udma_rmAllocRxCh+0x34> @ imm = #-0x2
700aac84: 2000         	movs	r0, #0x0
700aac86: 9005         	str	r0, [sp, #0x14]
700aac88: e7ff         	b	0x700aac8a <Udma_rmAllocRxCh+0x3a> @ imm = #-0x2
700aac8a: 9805         	ldr	r0, [sp, #0x14]
700aac8c: 9900         	ldr	r1, [sp]
700aac8e: 6c49         	ldr	r1, [r1, #0x44]
700aac90: 4288         	cmp	r0, r1
700aac92: d22c         	bhs	0x700aacee <Udma_rmAllocRxCh+0x9e> @ imm = #0x58
700aac94: e7ff         	b	0x700aac96 <Udma_rmAllocRxCh+0x46> @ imm = #-0x2
700aac96: 9805         	ldr	r0, [sp, #0x14]
700aac98: 0940         	lsrs	r0, r0, #0x5
700aac9a: 9004         	str	r0, [sp, #0x10]
700aac9c: 9805         	ldr	r0, [sp, #0x14]
700aac9e: 9904         	ldr	r1, [sp, #0x10]
700aaca0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaca4: 9003         	str	r0, [sp, #0xc]
700aaca6: 9903         	ldr	r1, [sp, #0xc]
700aaca8: 2001         	movs	r0, #0x1
700aacaa: 4088         	lsls	r0, r1
700aacac: 9002         	str	r0, [sp, #0x8]
700aacae: 9806         	ldr	r0, [sp, #0x18]
700aacb0: 9904         	ldr	r1, [sp, #0x10]
700aacb2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aacb6: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700aacba: 9902         	ldr	r1, [sp, #0x8]
700aacbc: 4008         	ands	r0, r1
700aacbe: 4288         	cmp	r0, r1
700aacc0: d110         	bne	0x700aace4 <Udma_rmAllocRxCh+0x94> @ imm = #0x20
700aacc2: e7ff         	b	0x700aacc4 <Udma_rmAllocRxCh+0x74> @ imm = #-0x2
700aacc4: 9a02         	ldr	r2, [sp, #0x8]
700aacc6: 9806         	ldr	r0, [sp, #0x18]
700aacc8: 9904         	ldr	r1, [sp, #0x10]
700aacca: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aacce: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700aacd2: 4390         	bics	r0, r2
700aacd4: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700aacd8: 9805         	ldr	r0, [sp, #0x14]
700aacda: 9900         	ldr	r1, [sp]
700aacdc: 6c09         	ldr	r1, [r1, #0x40]
700aacde: 4408         	add	r0, r1
700aace0: 9001         	str	r0, [sp, #0x4]
700aace2: e004         	b	0x700aacee <Udma_rmAllocRxCh+0x9e> @ imm = #0x8
700aace4: e7ff         	b	0x700aace6 <Udma_rmAllocRxCh+0x96> @ imm = #-0x2
700aace6: 9805         	ldr	r0, [sp, #0x14]
700aace8: 3001         	adds	r0, #0x1
700aacea: 9005         	str	r0, [sp, #0x14]
700aacec: e7cd         	b	0x700aac8a <Udma_rmAllocRxCh+0x3a> @ imm = #-0x66
700aacee: e038         	b	0x700aad62 <Udma_rmAllocRxCh+0x112> @ imm = #0x70
700aacf0: 9807         	ldr	r0, [sp, #0x1c]
700aacf2: 9900         	ldr	r1, [sp]
700aacf4: 6c09         	ldr	r1, [r1, #0x40]
700aacf6: 4288         	cmp	r0, r1
700aacf8: d332         	blo	0x700aad60 <Udma_rmAllocRxCh+0x110> @ imm = #0x64
700aacfa: e7ff         	b	0x700aacfc <Udma_rmAllocRxCh+0xac> @ imm = #-0x2
700aacfc: 9807         	ldr	r0, [sp, #0x1c]
700aacfe: 9a00         	ldr	r2, [sp]
700aad00: 6c11         	ldr	r1, [r2, #0x40]
700aad02: 6c52         	ldr	r2, [r2, #0x44]
700aad04: 4411         	add	r1, r2
700aad06: 4288         	cmp	r0, r1
700aad08: d22a         	bhs	0x700aad60 <Udma_rmAllocRxCh+0x110> @ imm = #0x54
700aad0a: e7ff         	b	0x700aad0c <Udma_rmAllocRxCh+0xbc> @ imm = #-0x2
700aad0c: 9807         	ldr	r0, [sp, #0x1c]
700aad0e: 9900         	ldr	r1, [sp]
700aad10: 6c09         	ldr	r1, [r1, #0x40]
700aad12: 1a40         	subs	r0, r0, r1
700aad14: 9005         	str	r0, [sp, #0x14]
700aad16: 9805         	ldr	r0, [sp, #0x14]
700aad18: 0940         	lsrs	r0, r0, #0x5
700aad1a: 9004         	str	r0, [sp, #0x10]
700aad1c: 9805         	ldr	r0, [sp, #0x14]
700aad1e: 9904         	ldr	r1, [sp, #0x10]
700aad20: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aad24: 9003         	str	r0, [sp, #0xc]
700aad26: 9903         	ldr	r1, [sp, #0xc]
700aad28: 2001         	movs	r0, #0x1
700aad2a: 4088         	lsls	r0, r1
700aad2c: 9002         	str	r0, [sp, #0x8]
700aad2e: 9806         	ldr	r0, [sp, #0x18]
700aad30: 9904         	ldr	r1, [sp, #0x10]
700aad32: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aad36: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700aad3a: 9902         	ldr	r1, [sp, #0x8]
700aad3c: 4008         	ands	r0, r1
700aad3e: 4288         	cmp	r0, r1
700aad40: d10d         	bne	0x700aad5e <Udma_rmAllocRxCh+0x10e> @ imm = #0x1a
700aad42: e7ff         	b	0x700aad44 <Udma_rmAllocRxCh+0xf4> @ imm = #-0x2
700aad44: 9a02         	ldr	r2, [sp, #0x8]
700aad46: 9806         	ldr	r0, [sp, #0x18]
700aad48: 9904         	ldr	r1, [sp, #0x10]
700aad4a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aad4e: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700aad52: 4390         	bics	r0, r2
700aad54: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700aad58: 9807         	ldr	r0, [sp, #0x1c]
700aad5a: 9001         	str	r0, [sp, #0x4]
700aad5c: e7ff         	b	0x700aad5e <Udma_rmAllocRxCh+0x10e> @ imm = #-0x2
700aad5e: e7ff         	b	0x700aad60 <Udma_rmAllocRxCh+0x110> @ imm = #-0x2
700aad60: e7ff         	b	0x700aad62 <Udma_rmAllocRxCh+0x112> @ imm = #-0x2
700aad62: 9806         	ldr	r0, [sp, #0x18]
700aad64: f500 609f    	add.w	r0, r0, #0x4f8
700aad68: f008 fff2    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x8fe4
700aad6c: 9801         	ldr	r0, [sp, #0x4]
700aad6e: b008         	add	sp, #0x20
700aad70: bd80         	pop	{r7, pc}
		...
700aad7e: 0000         	movs	r0, r0

700aad80 <Udma_rmAllocRxHcCh>:
700aad80: b580         	push	{r7, lr}
700aad82: b088         	sub	sp, #0x20
700aad84: 9007         	str	r0, [sp, #0x1c]
700aad86: 9106         	str	r1, [sp, #0x18]
700aad88: 2000         	movs	r0, #0x0
700aad8a: f6cf 70ff    	movt	r0, #0xffff
700aad8e: 9001         	str	r0, [sp, #0x4]
700aad90: 9806         	ldr	r0, [sp, #0x18]
700aad92: f500 70ea    	add.w	r0, r0, #0x1d4
700aad96: 9000         	str	r0, [sp]
700aad98: 9806         	ldr	r0, [sp, #0x18]
700aad9a: f500 609f    	add.w	r0, r0, #0x4f8
700aad9e: f04f 31ff    	mov.w	r1, #0xffffffff
700aada2: f007 ff45    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x7e8a
700aada6: 9807         	ldr	r0, [sp, #0x1c]
700aada8: 2101         	movs	r1, #0x1
700aadaa: f6cf 71ff    	movt	r1, #0xffff
700aadae: 4288         	cmp	r0, r1
700aadb0: d136         	bne	0x700aae20 <Udma_rmAllocRxHcCh+0xa0> @ imm = #0x6c
700aadb2: e7ff         	b	0x700aadb4 <Udma_rmAllocRxHcCh+0x34> @ imm = #-0x2
700aadb4: 2000         	movs	r0, #0x0
700aadb6: 9005         	str	r0, [sp, #0x14]
700aadb8: e7ff         	b	0x700aadba <Udma_rmAllocRxHcCh+0x3a> @ imm = #-0x2
700aadba: 9805         	ldr	r0, [sp, #0x14]
700aadbc: 9900         	ldr	r1, [sp]
700aadbe: 6bc9         	ldr	r1, [r1, #0x3c]
700aadc0: 4288         	cmp	r0, r1
700aadc2: d22c         	bhs	0x700aae1e <Udma_rmAllocRxHcCh+0x9e> @ imm = #0x58
700aadc4: e7ff         	b	0x700aadc6 <Udma_rmAllocRxHcCh+0x46> @ imm = #-0x2
700aadc6: 9805         	ldr	r0, [sp, #0x14]
700aadc8: 0940         	lsrs	r0, r0, #0x5
700aadca: 9004         	str	r0, [sp, #0x10]
700aadcc: 9805         	ldr	r0, [sp, #0x14]
700aadce: 9904         	ldr	r1, [sp, #0x10]
700aadd0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aadd4: 9003         	str	r0, [sp, #0xc]
700aadd6: 9903         	ldr	r1, [sp, #0xc]
700aadd8: 2001         	movs	r0, #0x1
700aadda: 4088         	lsls	r0, r1
700aaddc: 9002         	str	r0, [sp, #0x8]
700aadde: 9806         	ldr	r0, [sp, #0x18]
700aade0: 9904         	ldr	r1, [sp, #0x10]
700aade2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aade6: f8d0 031c    	ldr.w	r0, [r0, #0x31c]
700aadea: 9902         	ldr	r1, [sp, #0x8]
700aadec: 4008         	ands	r0, r1
700aadee: 4288         	cmp	r0, r1
700aadf0: d110         	bne	0x700aae14 <Udma_rmAllocRxHcCh+0x94> @ imm = #0x20
700aadf2: e7ff         	b	0x700aadf4 <Udma_rmAllocRxHcCh+0x74> @ imm = #-0x2
700aadf4: 9a02         	ldr	r2, [sp, #0x8]
700aadf6: 9806         	ldr	r0, [sp, #0x18]
700aadf8: 9904         	ldr	r1, [sp, #0x10]
700aadfa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aadfe: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700aae02: 4390         	bics	r0, r2
700aae04: f8c1 031c    	str.w	r0, [r1, #0x31c]
700aae08: 9805         	ldr	r0, [sp, #0x14]
700aae0a: 9900         	ldr	r1, [sp]
700aae0c: 6b89         	ldr	r1, [r1, #0x38]
700aae0e: 4408         	add	r0, r1
700aae10: 9001         	str	r0, [sp, #0x4]
700aae12: e004         	b	0x700aae1e <Udma_rmAllocRxHcCh+0x9e> @ imm = #0x8
700aae14: e7ff         	b	0x700aae16 <Udma_rmAllocRxHcCh+0x96> @ imm = #-0x2
700aae16: 9805         	ldr	r0, [sp, #0x14]
700aae18: 3001         	adds	r0, #0x1
700aae1a: 9005         	str	r0, [sp, #0x14]
700aae1c: e7cd         	b	0x700aadba <Udma_rmAllocRxHcCh+0x3a> @ imm = #-0x66
700aae1e: e038         	b	0x700aae92 <Udma_rmAllocRxHcCh+0x112> @ imm = #0x70
700aae20: 9807         	ldr	r0, [sp, #0x1c]
700aae22: 9900         	ldr	r1, [sp]
700aae24: 6b89         	ldr	r1, [r1, #0x38]
700aae26: 4288         	cmp	r0, r1
700aae28: d332         	blo	0x700aae90 <Udma_rmAllocRxHcCh+0x110> @ imm = #0x64
700aae2a: e7ff         	b	0x700aae2c <Udma_rmAllocRxHcCh+0xac> @ imm = #-0x2
700aae2c: 9807         	ldr	r0, [sp, #0x1c]
700aae2e: 9a00         	ldr	r2, [sp]
700aae30: 6b91         	ldr	r1, [r2, #0x38]
700aae32: 6bd2         	ldr	r2, [r2, #0x3c]
700aae34: 4411         	add	r1, r2
700aae36: 4288         	cmp	r0, r1
700aae38: d22a         	bhs	0x700aae90 <Udma_rmAllocRxHcCh+0x110> @ imm = #0x54
700aae3a: e7ff         	b	0x700aae3c <Udma_rmAllocRxHcCh+0xbc> @ imm = #-0x2
700aae3c: 9807         	ldr	r0, [sp, #0x1c]
700aae3e: 9900         	ldr	r1, [sp]
700aae40: 6b89         	ldr	r1, [r1, #0x38]
700aae42: 1a40         	subs	r0, r0, r1
700aae44: 9005         	str	r0, [sp, #0x14]
700aae46: 9805         	ldr	r0, [sp, #0x14]
700aae48: 0940         	lsrs	r0, r0, #0x5
700aae4a: 9004         	str	r0, [sp, #0x10]
700aae4c: 9805         	ldr	r0, [sp, #0x14]
700aae4e: 9904         	ldr	r1, [sp, #0x10]
700aae50: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aae54: 9003         	str	r0, [sp, #0xc]
700aae56: 9903         	ldr	r1, [sp, #0xc]
700aae58: 2001         	movs	r0, #0x1
700aae5a: 4088         	lsls	r0, r1
700aae5c: 9002         	str	r0, [sp, #0x8]
700aae5e: 9806         	ldr	r0, [sp, #0x18]
700aae60: 9904         	ldr	r1, [sp, #0x10]
700aae62: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aae66: f8d0 031c    	ldr.w	r0, [r0, #0x31c]
700aae6a: 9902         	ldr	r1, [sp, #0x8]
700aae6c: 4008         	ands	r0, r1
700aae6e: 4288         	cmp	r0, r1
700aae70: d10d         	bne	0x700aae8e <Udma_rmAllocRxHcCh+0x10e> @ imm = #0x1a
700aae72: e7ff         	b	0x700aae74 <Udma_rmAllocRxHcCh+0xf4> @ imm = #-0x2
700aae74: 9a02         	ldr	r2, [sp, #0x8]
700aae76: 9806         	ldr	r0, [sp, #0x18]
700aae78: 9904         	ldr	r1, [sp, #0x10]
700aae7a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aae7e: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700aae82: 4390         	bics	r0, r2
700aae84: f8c1 031c    	str.w	r0, [r1, #0x31c]
700aae88: 9807         	ldr	r0, [sp, #0x1c]
700aae8a: 9001         	str	r0, [sp, #0x4]
700aae8c: e7ff         	b	0x700aae8e <Udma_rmAllocRxHcCh+0x10e> @ imm = #-0x2
700aae8e: e7ff         	b	0x700aae90 <Udma_rmAllocRxHcCh+0x110> @ imm = #-0x2
700aae90: e7ff         	b	0x700aae92 <Udma_rmAllocRxHcCh+0x112> @ imm = #-0x2
700aae92: 9806         	ldr	r0, [sp, #0x18]
700aae94: f500 609f    	add.w	r0, r0, #0x4f8
700aae98: f008 ff5a    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x8eb4
700aae9c: 9801         	ldr	r0, [sp, #0x4]
700aae9e: b008         	add	sp, #0x20
700aaea0: bd80         	pop	{r7, pc}
		...
700aaeae: 0000         	movs	r0, r0

700aaeb0 <Udma_rmAllocRxUhcCh>:
700aaeb0: b580         	push	{r7, lr}
700aaeb2: b088         	sub	sp, #0x20
700aaeb4: 9007         	str	r0, [sp, #0x1c]
700aaeb6: 9106         	str	r1, [sp, #0x18]
700aaeb8: 2000         	movs	r0, #0x0
700aaeba: f6cf 70ff    	movt	r0, #0xffff
700aaebe: 9001         	str	r0, [sp, #0x4]
700aaec0: 9806         	ldr	r0, [sp, #0x18]
700aaec2: f500 70ea    	add.w	r0, r0, #0x1d4
700aaec6: 9000         	str	r0, [sp]
700aaec8: 9806         	ldr	r0, [sp, #0x18]
700aaeca: f500 609f    	add.w	r0, r0, #0x4f8
700aaece: f04f 31ff    	mov.w	r1, #0xffffffff
700aaed2: f007 fead    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x7d5a
700aaed6: 9807         	ldr	r0, [sp, #0x1c]
700aaed8: 2101         	movs	r1, #0x1
700aaeda: f6cf 71ff    	movt	r1, #0xffff
700aaede: 4288         	cmp	r0, r1
700aaee0: d136         	bne	0x700aaf50 <Udma_rmAllocRxUhcCh+0xa0> @ imm = #0x6c
700aaee2: e7ff         	b	0x700aaee4 <Udma_rmAllocRxUhcCh+0x34> @ imm = #-0x2
700aaee4: 2000         	movs	r0, #0x0
700aaee6: 9005         	str	r0, [sp, #0x14]
700aaee8: e7ff         	b	0x700aaeea <Udma_rmAllocRxUhcCh+0x3a> @ imm = #-0x2
700aaeea: 9805         	ldr	r0, [sp, #0x14]
700aaeec: 9900         	ldr	r1, [sp]
700aaeee: 6b49         	ldr	r1, [r1, #0x34]
700aaef0: 4288         	cmp	r0, r1
700aaef2: d22c         	bhs	0x700aaf4e <Udma_rmAllocRxUhcCh+0x9e> @ imm = #0x58
700aaef4: e7ff         	b	0x700aaef6 <Udma_rmAllocRxUhcCh+0x46> @ imm = #-0x2
700aaef6: 9805         	ldr	r0, [sp, #0x14]
700aaef8: 0940         	lsrs	r0, r0, #0x5
700aaefa: 9004         	str	r0, [sp, #0x10]
700aaefc: 9805         	ldr	r0, [sp, #0x14]
700aaefe: 9904         	ldr	r1, [sp, #0x10]
700aaf00: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaf04: 9003         	str	r0, [sp, #0xc]
700aaf06: 9903         	ldr	r1, [sp, #0xc]
700aaf08: 2001         	movs	r0, #0x1
700aaf0a: 4088         	lsls	r0, r1
700aaf0c: 9002         	str	r0, [sp, #0x8]
700aaf0e: 9806         	ldr	r0, [sp, #0x18]
700aaf10: 9904         	ldr	r1, [sp, #0x10]
700aaf12: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aaf16: f8d0 0320    	ldr.w	r0, [r0, #0x320]
700aaf1a: 9902         	ldr	r1, [sp, #0x8]
700aaf1c: 4008         	ands	r0, r1
700aaf1e: 4288         	cmp	r0, r1
700aaf20: d110         	bne	0x700aaf44 <Udma_rmAllocRxUhcCh+0x94> @ imm = #0x20
700aaf22: e7ff         	b	0x700aaf24 <Udma_rmAllocRxUhcCh+0x74> @ imm = #-0x2
700aaf24: 9a02         	ldr	r2, [sp, #0x8]
700aaf26: 9806         	ldr	r0, [sp, #0x18]
700aaf28: 9904         	ldr	r1, [sp, #0x10]
700aaf2a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aaf2e: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700aaf32: 4390         	bics	r0, r2
700aaf34: f8c1 0320    	str.w	r0, [r1, #0x320]
700aaf38: 9805         	ldr	r0, [sp, #0x14]
700aaf3a: 9900         	ldr	r1, [sp]
700aaf3c: 6b09         	ldr	r1, [r1, #0x30]
700aaf3e: 4408         	add	r0, r1
700aaf40: 9001         	str	r0, [sp, #0x4]
700aaf42: e004         	b	0x700aaf4e <Udma_rmAllocRxUhcCh+0x9e> @ imm = #0x8
700aaf44: e7ff         	b	0x700aaf46 <Udma_rmAllocRxUhcCh+0x96> @ imm = #-0x2
700aaf46: 9805         	ldr	r0, [sp, #0x14]
700aaf48: 3001         	adds	r0, #0x1
700aaf4a: 9005         	str	r0, [sp, #0x14]
700aaf4c: e7cd         	b	0x700aaeea <Udma_rmAllocRxUhcCh+0x3a> @ imm = #-0x66
700aaf4e: e038         	b	0x700aafc2 <Udma_rmAllocRxUhcCh+0x112> @ imm = #0x70
700aaf50: 9807         	ldr	r0, [sp, #0x1c]
700aaf52: 9900         	ldr	r1, [sp]
700aaf54: 6b09         	ldr	r1, [r1, #0x30]
700aaf56: 4288         	cmp	r0, r1
700aaf58: d332         	blo	0x700aafc0 <Udma_rmAllocRxUhcCh+0x110> @ imm = #0x64
700aaf5a: e7ff         	b	0x700aaf5c <Udma_rmAllocRxUhcCh+0xac> @ imm = #-0x2
700aaf5c: 9807         	ldr	r0, [sp, #0x1c]
700aaf5e: 9a00         	ldr	r2, [sp]
700aaf60: 6b11         	ldr	r1, [r2, #0x30]
700aaf62: 6b52         	ldr	r2, [r2, #0x34]
700aaf64: 4411         	add	r1, r2
700aaf66: 4288         	cmp	r0, r1
700aaf68: d22a         	bhs	0x700aafc0 <Udma_rmAllocRxUhcCh+0x110> @ imm = #0x54
700aaf6a: e7ff         	b	0x700aaf6c <Udma_rmAllocRxUhcCh+0xbc> @ imm = #-0x2
700aaf6c: 9807         	ldr	r0, [sp, #0x1c]
700aaf6e: 9900         	ldr	r1, [sp]
700aaf70: 6b09         	ldr	r1, [r1, #0x30]
700aaf72: 1a40         	subs	r0, r0, r1
700aaf74: 9005         	str	r0, [sp, #0x14]
700aaf76: 9805         	ldr	r0, [sp, #0x14]
700aaf78: 0940         	lsrs	r0, r0, #0x5
700aaf7a: 9004         	str	r0, [sp, #0x10]
700aaf7c: 9805         	ldr	r0, [sp, #0x14]
700aaf7e: 9904         	ldr	r1, [sp, #0x10]
700aaf80: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaf84: 9003         	str	r0, [sp, #0xc]
700aaf86: 9903         	ldr	r1, [sp, #0xc]
700aaf88: 2001         	movs	r0, #0x1
700aaf8a: 4088         	lsls	r0, r1
700aaf8c: 9002         	str	r0, [sp, #0x8]
700aaf8e: 9806         	ldr	r0, [sp, #0x18]
700aaf90: 9904         	ldr	r1, [sp, #0x10]
700aaf92: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aaf96: f8d0 0320    	ldr.w	r0, [r0, #0x320]
700aaf9a: 9902         	ldr	r1, [sp, #0x8]
700aaf9c: 4008         	ands	r0, r1
700aaf9e: 4288         	cmp	r0, r1
700aafa0: d10d         	bne	0x700aafbe <Udma_rmAllocRxUhcCh+0x10e> @ imm = #0x1a
700aafa2: e7ff         	b	0x700aafa4 <Udma_rmAllocRxUhcCh+0xf4> @ imm = #-0x2
700aafa4: 9a02         	ldr	r2, [sp, #0x8]
700aafa6: 9806         	ldr	r0, [sp, #0x18]
700aafa8: 9904         	ldr	r1, [sp, #0x10]
700aafaa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aafae: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700aafb2: 4390         	bics	r0, r2
700aafb4: f8c1 0320    	str.w	r0, [r1, #0x320]
700aafb8: 9807         	ldr	r0, [sp, #0x1c]
700aafba: 9001         	str	r0, [sp, #0x4]
700aafbc: e7ff         	b	0x700aafbe <Udma_rmAllocRxUhcCh+0x10e> @ imm = #-0x2
700aafbe: e7ff         	b	0x700aafc0 <Udma_rmAllocRxUhcCh+0x110> @ imm = #-0x2
700aafc0: e7ff         	b	0x700aafc2 <Udma_rmAllocRxUhcCh+0x112> @ imm = #-0x2
700aafc2: 9806         	ldr	r0, [sp, #0x18]
700aafc4: f500 609f    	add.w	r0, r0, #0x4f8
700aafc8: f008 fec2    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x8d84
700aafcc: 9801         	ldr	r0, [sp, #0x4]
700aafce: b008         	add	sp, #0x20
700aafd0: bd80         	pop	{r7, pc}
		...
700aafde: 0000         	movs	r0, r0

700aafe0 <Udma_rmAllocTxCh>:
700aafe0: b580         	push	{r7, lr}
700aafe2: b088         	sub	sp, #0x20
700aafe4: 9007         	str	r0, [sp, #0x1c]
700aafe6: 9106         	str	r1, [sp, #0x18]
700aafe8: 2000         	movs	r0, #0x0
700aafea: f6cf 70ff    	movt	r0, #0xffff
700aafee: 9001         	str	r0, [sp, #0x4]
700aaff0: 9806         	ldr	r0, [sp, #0x18]
700aaff2: f500 70ea    	add.w	r0, r0, #0x1d4
700aaff6: 9000         	str	r0, [sp]
700aaff8: 9806         	ldr	r0, [sp, #0x18]
700aaffa: f500 609f    	add.w	r0, r0, #0x4f8
700aaffe: f04f 31ff    	mov.w	r1, #0xffffffff
700ab002: f007 fe15    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x7c2a
700ab006: 9807         	ldr	r0, [sp, #0x1c]
700ab008: 2101         	movs	r1, #0x1
700ab00a: f6cf 71ff    	movt	r1, #0xffff
700ab00e: 4288         	cmp	r0, r1
700ab010: d136         	bne	0x700ab080 <Udma_rmAllocTxCh+0xa0> @ imm = #0x6c
700ab012: e7ff         	b	0x700ab014 <Udma_rmAllocTxCh+0x34> @ imm = #-0x2
700ab014: 2000         	movs	r0, #0x0
700ab016: 9005         	str	r0, [sp, #0x14]
700ab018: e7ff         	b	0x700ab01a <Udma_rmAllocTxCh+0x3a> @ imm = #-0x2
700ab01a: 9805         	ldr	r0, [sp, #0x14]
700ab01c: 9900         	ldr	r1, [sp]
700ab01e: 6ac9         	ldr	r1, [r1, #0x2c]
700ab020: 4288         	cmp	r0, r1
700ab022: d22c         	bhs	0x700ab07e <Udma_rmAllocTxCh+0x9e> @ imm = #0x58
700ab024: e7ff         	b	0x700ab026 <Udma_rmAllocTxCh+0x46> @ imm = #-0x2
700ab026: 9805         	ldr	r0, [sp, #0x14]
700ab028: 0940         	lsrs	r0, r0, #0x5
700ab02a: 9004         	str	r0, [sp, #0x10]
700ab02c: 9805         	ldr	r0, [sp, #0x14]
700ab02e: 9904         	ldr	r1, [sp, #0x10]
700ab030: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ab034: 9003         	str	r0, [sp, #0xc]
700ab036: 9903         	ldr	r1, [sp, #0xc]
700ab038: 2001         	movs	r0, #0x1
700ab03a: 4088         	lsls	r0, r1
700ab03c: 9002         	str	r0, [sp, #0x8]
700ab03e: 9806         	ldr	r0, [sp, #0x18]
700ab040: 9904         	ldr	r1, [sp, #0x10]
700ab042: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ab046: f8d0 02d4    	ldr.w	r0, [r0, #0x2d4]
700ab04a: 9902         	ldr	r1, [sp, #0x8]
700ab04c: 4008         	ands	r0, r1
700ab04e: 4288         	cmp	r0, r1
700ab050: d110         	bne	0x700ab074 <Udma_rmAllocTxCh+0x94> @ imm = #0x20
700ab052: e7ff         	b	0x700ab054 <Udma_rmAllocTxCh+0x74> @ imm = #-0x2
700ab054: 9a02         	ldr	r2, [sp, #0x8]
700ab056: 9806         	ldr	r0, [sp, #0x18]
700ab058: 9904         	ldr	r1, [sp, #0x10]
700ab05a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ab05e: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700ab062: 4390         	bics	r0, r2
700ab064: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700ab068: 9805         	ldr	r0, [sp, #0x14]
700ab06a: 9900         	ldr	r1, [sp]
700ab06c: 6a89         	ldr	r1, [r1, #0x28]
700ab06e: 4408         	add	r0, r1
700ab070: 9001         	str	r0, [sp, #0x4]
700ab072: e004         	b	0x700ab07e <Udma_rmAllocTxCh+0x9e> @ imm = #0x8
700ab074: e7ff         	b	0x700ab076 <Udma_rmAllocTxCh+0x96> @ imm = #-0x2
700ab076: 9805         	ldr	r0, [sp, #0x14]
700ab078: 3001         	adds	r0, #0x1
700ab07a: 9005         	str	r0, [sp, #0x14]
700ab07c: e7cd         	b	0x700ab01a <Udma_rmAllocTxCh+0x3a> @ imm = #-0x66
700ab07e: e038         	b	0x700ab0f2 <Udma_rmAllocTxCh+0x112> @ imm = #0x70
700ab080: 9807         	ldr	r0, [sp, #0x1c]
700ab082: 9900         	ldr	r1, [sp]
700ab084: 6a89         	ldr	r1, [r1, #0x28]
700ab086: 4288         	cmp	r0, r1
700ab088: d332         	blo	0x700ab0f0 <Udma_rmAllocTxCh+0x110> @ imm = #0x64
700ab08a: e7ff         	b	0x700ab08c <Udma_rmAllocTxCh+0xac> @ imm = #-0x2
700ab08c: 9807         	ldr	r0, [sp, #0x1c]
700ab08e: 9a00         	ldr	r2, [sp]
700ab090: 6a91         	ldr	r1, [r2, #0x28]
700ab092: 6ad2         	ldr	r2, [r2, #0x2c]
700ab094: 4411         	add	r1, r2
700ab096: 4288         	cmp	r0, r1
700ab098: d22a         	bhs	0x700ab0f0 <Udma_rmAllocTxCh+0x110> @ imm = #0x54
700ab09a: e7ff         	b	0x700ab09c <Udma_rmAllocTxCh+0xbc> @ imm = #-0x2
700ab09c: 9807         	ldr	r0, [sp, #0x1c]
700ab09e: 9900         	ldr	r1, [sp]
700ab0a0: 6a89         	ldr	r1, [r1, #0x28]
700ab0a2: 1a40         	subs	r0, r0, r1
700ab0a4: 9005         	str	r0, [sp, #0x14]
700ab0a6: 9805         	ldr	r0, [sp, #0x14]
700ab0a8: 0940         	lsrs	r0, r0, #0x5
700ab0aa: 9004         	str	r0, [sp, #0x10]
700ab0ac: 9805         	ldr	r0, [sp, #0x14]
700ab0ae: 9904         	ldr	r1, [sp, #0x10]
700ab0b0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ab0b4: 9003         	str	r0, [sp, #0xc]
700ab0b6: 9903         	ldr	r1, [sp, #0xc]
700ab0b8: 2001         	movs	r0, #0x1
700ab0ba: 4088         	lsls	r0, r1
700ab0bc: 9002         	str	r0, [sp, #0x8]
700ab0be: 9806         	ldr	r0, [sp, #0x18]
700ab0c0: 9904         	ldr	r1, [sp, #0x10]
700ab0c2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ab0c6: f8d0 02d4    	ldr.w	r0, [r0, #0x2d4]
700ab0ca: 9902         	ldr	r1, [sp, #0x8]
700ab0cc: 4008         	ands	r0, r1
700ab0ce: 4288         	cmp	r0, r1
700ab0d0: d10d         	bne	0x700ab0ee <Udma_rmAllocTxCh+0x10e> @ imm = #0x1a
700ab0d2: e7ff         	b	0x700ab0d4 <Udma_rmAllocTxCh+0xf4> @ imm = #-0x2
700ab0d4: 9a02         	ldr	r2, [sp, #0x8]
700ab0d6: 9806         	ldr	r0, [sp, #0x18]
700ab0d8: 9904         	ldr	r1, [sp, #0x10]
700ab0da: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ab0de: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700ab0e2: 4390         	bics	r0, r2
700ab0e4: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700ab0e8: 9807         	ldr	r0, [sp, #0x1c]
700ab0ea: 9001         	str	r0, [sp, #0x4]
700ab0ec: e7ff         	b	0x700ab0ee <Udma_rmAllocTxCh+0x10e> @ imm = #-0x2
700ab0ee: e7ff         	b	0x700ab0f0 <Udma_rmAllocTxCh+0x110> @ imm = #-0x2
700ab0f0: e7ff         	b	0x700ab0f2 <Udma_rmAllocTxCh+0x112> @ imm = #-0x2
700ab0f2: 9806         	ldr	r0, [sp, #0x18]
700ab0f4: f500 609f    	add.w	r0, r0, #0x4f8
700ab0f8: f008 fe2a    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x8c54
700ab0fc: 9801         	ldr	r0, [sp, #0x4]
700ab0fe: b008         	add	sp, #0x20
700ab100: bd80         	pop	{r7, pc}
		...
700ab10e: 0000         	movs	r0, r0

700ab110 <Udma_rmAllocTxHcCh>:
700ab110: b580         	push	{r7, lr}
700ab112: b088         	sub	sp, #0x20
700ab114: 9007         	str	r0, [sp, #0x1c]
700ab116: 9106         	str	r1, [sp, #0x18]
700ab118: 2000         	movs	r0, #0x0
700ab11a: f6cf 70ff    	movt	r0, #0xffff
700ab11e: 9001         	str	r0, [sp, #0x4]
700ab120: 9806         	ldr	r0, [sp, #0x18]
700ab122: f500 70ea    	add.w	r0, r0, #0x1d4
700ab126: 9000         	str	r0, [sp]
700ab128: 9806         	ldr	r0, [sp, #0x18]
700ab12a: f500 609f    	add.w	r0, r0, #0x4f8
700ab12e: f04f 31ff    	mov.w	r1, #0xffffffff
700ab132: f007 fd7d    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x7afa
700ab136: 9807         	ldr	r0, [sp, #0x1c]
700ab138: 2101         	movs	r1, #0x1
700ab13a: f6cf 71ff    	movt	r1, #0xffff
700ab13e: 4288         	cmp	r0, r1
700ab140: d136         	bne	0x700ab1b0 <Udma_rmAllocTxHcCh+0xa0> @ imm = #0x6c
700ab142: e7ff         	b	0x700ab144 <Udma_rmAllocTxHcCh+0x34> @ imm = #-0x2
700ab144: 2000         	movs	r0, #0x0
700ab146: 9005         	str	r0, [sp, #0x14]
700ab148: e7ff         	b	0x700ab14a <Udma_rmAllocTxHcCh+0x3a> @ imm = #-0x2
700ab14a: 9805         	ldr	r0, [sp, #0x14]
700ab14c: 9900         	ldr	r1, [sp]
700ab14e: 6a49         	ldr	r1, [r1, #0x24]
700ab150: 4288         	cmp	r0, r1
700ab152: d22c         	bhs	0x700ab1ae <Udma_rmAllocTxHcCh+0x9e> @ imm = #0x58
700ab154: e7ff         	b	0x700ab156 <Udma_rmAllocTxHcCh+0x46> @ imm = #-0x2
700ab156: 9805         	ldr	r0, [sp, #0x14]
700ab158: 0940         	lsrs	r0, r0, #0x5
700ab15a: 9004         	str	r0, [sp, #0x10]
700ab15c: 9805         	ldr	r0, [sp, #0x14]
700ab15e: 9904         	ldr	r1, [sp, #0x10]
700ab160: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ab164: 9003         	str	r0, [sp, #0xc]
700ab166: 9903         	ldr	r1, [sp, #0xc]
700ab168: 2001         	movs	r0, #0x1
700ab16a: 4088         	lsls	r0, r1
700ab16c: 9002         	str	r0, [sp, #0x8]
700ab16e: 9806         	ldr	r0, [sp, #0x18]
700ab170: 9904         	ldr	r1, [sp, #0x10]
700ab172: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ab176: f8d0 02f4    	ldr.w	r0, [r0, #0x2f4]
700ab17a: 9902         	ldr	r1, [sp, #0x8]
700ab17c: 4008         	ands	r0, r1
700ab17e: 4288         	cmp	r0, r1
700ab180: d110         	bne	0x700ab1a4 <Udma_rmAllocTxHcCh+0x94> @ imm = #0x20
700ab182: e7ff         	b	0x700ab184 <Udma_rmAllocTxHcCh+0x74> @ imm = #-0x2
700ab184: 9a02         	ldr	r2, [sp, #0x8]
700ab186: 9806         	ldr	r0, [sp, #0x18]
700ab188: 9904         	ldr	r1, [sp, #0x10]
700ab18a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ab18e: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700ab192: 4390         	bics	r0, r2
700ab194: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700ab198: 9805         	ldr	r0, [sp, #0x14]
700ab19a: 9900         	ldr	r1, [sp]
700ab19c: 6a09         	ldr	r1, [r1, #0x20]
700ab19e: 4408         	add	r0, r1
700ab1a0: 9001         	str	r0, [sp, #0x4]
700ab1a2: e004         	b	0x700ab1ae <Udma_rmAllocTxHcCh+0x9e> @ imm = #0x8
700ab1a4: e7ff         	b	0x700ab1a6 <Udma_rmAllocTxHcCh+0x96> @ imm = #-0x2
700ab1a6: 9805         	ldr	r0, [sp, #0x14]
700ab1a8: 3001         	adds	r0, #0x1
700ab1aa: 9005         	str	r0, [sp, #0x14]
700ab1ac: e7cd         	b	0x700ab14a <Udma_rmAllocTxHcCh+0x3a> @ imm = #-0x66
700ab1ae: e038         	b	0x700ab222 <Udma_rmAllocTxHcCh+0x112> @ imm = #0x70
700ab1b0: 9807         	ldr	r0, [sp, #0x1c]
700ab1b2: 9900         	ldr	r1, [sp]
700ab1b4: 6a09         	ldr	r1, [r1, #0x20]
700ab1b6: 4288         	cmp	r0, r1
700ab1b8: d332         	blo	0x700ab220 <Udma_rmAllocTxHcCh+0x110> @ imm = #0x64
700ab1ba: e7ff         	b	0x700ab1bc <Udma_rmAllocTxHcCh+0xac> @ imm = #-0x2
700ab1bc: 9807         	ldr	r0, [sp, #0x1c]
700ab1be: 9a00         	ldr	r2, [sp]
700ab1c0: 6a11         	ldr	r1, [r2, #0x20]
700ab1c2: 6a52         	ldr	r2, [r2, #0x24]
700ab1c4: 4411         	add	r1, r2
700ab1c6: 4288         	cmp	r0, r1
700ab1c8: d22a         	bhs	0x700ab220 <Udma_rmAllocTxHcCh+0x110> @ imm = #0x54
700ab1ca: e7ff         	b	0x700ab1cc <Udma_rmAllocTxHcCh+0xbc> @ imm = #-0x2
700ab1cc: 9807         	ldr	r0, [sp, #0x1c]
700ab1ce: 9900         	ldr	r1, [sp]
700ab1d0: 6a09         	ldr	r1, [r1, #0x20]
700ab1d2: 1a40         	subs	r0, r0, r1
700ab1d4: 9005         	str	r0, [sp, #0x14]
700ab1d6: 9805         	ldr	r0, [sp, #0x14]
700ab1d8: 0940         	lsrs	r0, r0, #0x5
700ab1da: 9004         	str	r0, [sp, #0x10]
700ab1dc: 9805         	ldr	r0, [sp, #0x14]
700ab1de: 9904         	ldr	r1, [sp, #0x10]
700ab1e0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ab1e4: 9003         	str	r0, [sp, #0xc]
700ab1e6: 9903         	ldr	r1, [sp, #0xc]
700ab1e8: 2001         	movs	r0, #0x1
700ab1ea: 4088         	lsls	r0, r1
700ab1ec: 9002         	str	r0, [sp, #0x8]
700ab1ee: 9806         	ldr	r0, [sp, #0x18]
700ab1f0: 9904         	ldr	r1, [sp, #0x10]
700ab1f2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ab1f6: f8d0 02f4    	ldr.w	r0, [r0, #0x2f4]
700ab1fa: 9902         	ldr	r1, [sp, #0x8]
700ab1fc: 4008         	ands	r0, r1
700ab1fe: 4288         	cmp	r0, r1
700ab200: d10d         	bne	0x700ab21e <Udma_rmAllocTxHcCh+0x10e> @ imm = #0x1a
700ab202: e7ff         	b	0x700ab204 <Udma_rmAllocTxHcCh+0xf4> @ imm = #-0x2
700ab204: 9a02         	ldr	r2, [sp, #0x8]
700ab206: 9806         	ldr	r0, [sp, #0x18]
700ab208: 9904         	ldr	r1, [sp, #0x10]
700ab20a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ab20e: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700ab212: 4390         	bics	r0, r2
700ab214: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700ab218: 9807         	ldr	r0, [sp, #0x1c]
700ab21a: 9001         	str	r0, [sp, #0x4]
700ab21c: e7ff         	b	0x700ab21e <Udma_rmAllocTxHcCh+0x10e> @ imm = #-0x2
700ab21e: e7ff         	b	0x700ab220 <Udma_rmAllocTxHcCh+0x110> @ imm = #-0x2
700ab220: e7ff         	b	0x700ab222 <Udma_rmAllocTxHcCh+0x112> @ imm = #-0x2
700ab222: 9806         	ldr	r0, [sp, #0x18]
700ab224: f500 609f    	add.w	r0, r0, #0x4f8
700ab228: f008 fd92    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x8b24
700ab22c: 9801         	ldr	r0, [sp, #0x4]
700ab22e: b008         	add	sp, #0x20
700ab230: bd80         	pop	{r7, pc}
		...
700ab23e: 0000         	movs	r0, r0

700ab240 <Udma_rmAllocTxUhcCh>:
700ab240: b580         	push	{r7, lr}
700ab242: b088         	sub	sp, #0x20
700ab244: 9007         	str	r0, [sp, #0x1c]
700ab246: 9106         	str	r1, [sp, #0x18]
700ab248: 2000         	movs	r0, #0x0
700ab24a: f6cf 70ff    	movt	r0, #0xffff
700ab24e: 9001         	str	r0, [sp, #0x4]
700ab250: 9806         	ldr	r0, [sp, #0x18]
700ab252: f500 70ea    	add.w	r0, r0, #0x1d4
700ab256: 9000         	str	r0, [sp]
700ab258: 9806         	ldr	r0, [sp, #0x18]
700ab25a: f500 609f    	add.w	r0, r0, #0x4f8
700ab25e: f04f 31ff    	mov.w	r1, #0xffffffff
700ab262: f007 fce5    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x79ca
700ab266: 9807         	ldr	r0, [sp, #0x1c]
700ab268: 2101         	movs	r1, #0x1
700ab26a: f6cf 71ff    	movt	r1, #0xffff
700ab26e: 4288         	cmp	r0, r1
700ab270: d136         	bne	0x700ab2e0 <Udma_rmAllocTxUhcCh+0xa0> @ imm = #0x6c
700ab272: e7ff         	b	0x700ab274 <Udma_rmAllocTxUhcCh+0x34> @ imm = #-0x2
700ab274: 2000         	movs	r0, #0x0
700ab276: 9005         	str	r0, [sp, #0x14]
700ab278: e7ff         	b	0x700ab27a <Udma_rmAllocTxUhcCh+0x3a> @ imm = #-0x2
700ab27a: 9805         	ldr	r0, [sp, #0x14]
700ab27c: 9900         	ldr	r1, [sp]
700ab27e: 69c9         	ldr	r1, [r1, #0x1c]
700ab280: 4288         	cmp	r0, r1
700ab282: d22c         	bhs	0x700ab2de <Udma_rmAllocTxUhcCh+0x9e> @ imm = #0x58
700ab284: e7ff         	b	0x700ab286 <Udma_rmAllocTxUhcCh+0x46> @ imm = #-0x2
700ab286: 9805         	ldr	r0, [sp, #0x14]
700ab288: 0940         	lsrs	r0, r0, #0x5
700ab28a: 9004         	str	r0, [sp, #0x10]
700ab28c: 9805         	ldr	r0, [sp, #0x14]
700ab28e: 9904         	ldr	r1, [sp, #0x10]
700ab290: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ab294: 9003         	str	r0, [sp, #0xc]
700ab296: 9903         	ldr	r1, [sp, #0xc]
700ab298: 2001         	movs	r0, #0x1
700ab29a: 4088         	lsls	r0, r1
700ab29c: 9002         	str	r0, [sp, #0x8]
700ab29e: 9806         	ldr	r0, [sp, #0x18]
700ab2a0: 9904         	ldr	r1, [sp, #0x10]
700ab2a2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ab2a6: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700ab2aa: 9902         	ldr	r1, [sp, #0x8]
700ab2ac: 4008         	ands	r0, r1
700ab2ae: 4288         	cmp	r0, r1
700ab2b0: d110         	bne	0x700ab2d4 <Udma_rmAllocTxUhcCh+0x94> @ imm = #0x20
700ab2b2: e7ff         	b	0x700ab2b4 <Udma_rmAllocTxUhcCh+0x74> @ imm = #-0x2
700ab2b4: 9a02         	ldr	r2, [sp, #0x8]
700ab2b6: 9806         	ldr	r0, [sp, #0x18]
700ab2b8: 9904         	ldr	r1, [sp, #0x10]
700ab2ba: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ab2be: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700ab2c2: 4390         	bics	r0, r2
700ab2c4: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700ab2c8: 9805         	ldr	r0, [sp, #0x14]
700ab2ca: 9900         	ldr	r1, [sp]
700ab2cc: 6989         	ldr	r1, [r1, #0x18]
700ab2ce: 4408         	add	r0, r1
700ab2d0: 9001         	str	r0, [sp, #0x4]
700ab2d2: e004         	b	0x700ab2de <Udma_rmAllocTxUhcCh+0x9e> @ imm = #0x8
700ab2d4: e7ff         	b	0x700ab2d6 <Udma_rmAllocTxUhcCh+0x96> @ imm = #-0x2
700ab2d6: 9805         	ldr	r0, [sp, #0x14]
700ab2d8: 3001         	adds	r0, #0x1
700ab2da: 9005         	str	r0, [sp, #0x14]
700ab2dc: e7cd         	b	0x700ab27a <Udma_rmAllocTxUhcCh+0x3a> @ imm = #-0x66
700ab2de: e038         	b	0x700ab352 <Udma_rmAllocTxUhcCh+0x112> @ imm = #0x70
700ab2e0: 9807         	ldr	r0, [sp, #0x1c]
700ab2e2: 9900         	ldr	r1, [sp]
700ab2e4: 6989         	ldr	r1, [r1, #0x18]
700ab2e6: 4288         	cmp	r0, r1
700ab2e8: d332         	blo	0x700ab350 <Udma_rmAllocTxUhcCh+0x110> @ imm = #0x64
700ab2ea: e7ff         	b	0x700ab2ec <Udma_rmAllocTxUhcCh+0xac> @ imm = #-0x2
700ab2ec: 9807         	ldr	r0, [sp, #0x1c]
700ab2ee: 9a00         	ldr	r2, [sp]
700ab2f0: 6991         	ldr	r1, [r2, #0x18]
700ab2f2: 69d2         	ldr	r2, [r2, #0x1c]
700ab2f4: 4411         	add	r1, r2
700ab2f6: 4288         	cmp	r0, r1
700ab2f8: d22a         	bhs	0x700ab350 <Udma_rmAllocTxUhcCh+0x110> @ imm = #0x54
700ab2fa: e7ff         	b	0x700ab2fc <Udma_rmAllocTxUhcCh+0xbc> @ imm = #-0x2
700ab2fc: 9807         	ldr	r0, [sp, #0x1c]
700ab2fe: 9900         	ldr	r1, [sp]
700ab300: 6989         	ldr	r1, [r1, #0x18]
700ab302: 1a40         	subs	r0, r0, r1
700ab304: 9005         	str	r0, [sp, #0x14]
700ab306: 9805         	ldr	r0, [sp, #0x14]
700ab308: 0940         	lsrs	r0, r0, #0x5
700ab30a: 9004         	str	r0, [sp, #0x10]
700ab30c: 9805         	ldr	r0, [sp, #0x14]
700ab30e: 9904         	ldr	r1, [sp, #0x10]
700ab310: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ab314: 9003         	str	r0, [sp, #0xc]
700ab316: 9903         	ldr	r1, [sp, #0xc]
700ab318: 2001         	movs	r0, #0x1
700ab31a: 4088         	lsls	r0, r1
700ab31c: 9002         	str	r0, [sp, #0x8]
700ab31e: 9806         	ldr	r0, [sp, #0x18]
700ab320: 9904         	ldr	r1, [sp, #0x10]
700ab322: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ab326: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700ab32a: 9902         	ldr	r1, [sp, #0x8]
700ab32c: 4008         	ands	r0, r1
700ab32e: 4288         	cmp	r0, r1
700ab330: d10d         	bne	0x700ab34e <Udma_rmAllocTxUhcCh+0x10e> @ imm = #0x1a
700ab332: e7ff         	b	0x700ab334 <Udma_rmAllocTxUhcCh+0xf4> @ imm = #-0x2
700ab334: 9a02         	ldr	r2, [sp, #0x8]
700ab336: 9806         	ldr	r0, [sp, #0x18]
700ab338: 9904         	ldr	r1, [sp, #0x10]
700ab33a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ab33e: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700ab342: 4390         	bics	r0, r2
700ab344: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700ab348: 9807         	ldr	r0, [sp, #0x1c]
700ab34a: 9001         	str	r0, [sp, #0x4]
700ab34c: e7ff         	b	0x700ab34e <Udma_rmAllocTxUhcCh+0x10e> @ imm = #-0x2
700ab34e: e7ff         	b	0x700ab350 <Udma_rmAllocTxUhcCh+0x110> @ imm = #-0x2
700ab350: e7ff         	b	0x700ab352 <Udma_rmAllocTxUhcCh+0x112> @ imm = #-0x2
700ab352: 9806         	ldr	r0, [sp, #0x18]
700ab354: f500 609f    	add.w	r0, r0, #0x4f8
700ab358: f008 fcfa    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x89f4
700ab35c: 9801         	ldr	r0, [sp, #0x4]
700ab35e: b008         	add	sp, #0x20
700ab360: bd80         	pop	{r7, pc}
		...
700ab36e: 0000         	movs	r0, r0

700ab370 <UART_udmaInitRxCh>:
700ab370: b580         	push	{r7, lr}
700ab372: b0be         	sub	sp, #0xf8
700ab374: 903d         	str	r0, [sp, #0xf4]
700ab376: 913c         	str	r1, [sp, #0xf0]
700ab378: 200a         	movs	r0, #0xa
700ab37a: 903a         	str	r0, [sp, #0xe8]
700ab37c: 993a         	ldr	r1, [sp, #0xe8]
700ab37e: a821         	add	r0, sp, #0x84
700ab380: f006 fd1e    	bl	0x700b1dc0 <UdmaChPrms_init> @ imm = #0x6a3c
700ab384: 983d         	ldr	r0, [sp, #0xf4]
700ab386: 6840         	ldr	r0, [r0, #0x4]
700ab388: 6c00         	ldr	r0, [r0, #0x40]
700ab38a: 9022         	str	r0, [sp, #0x88]
700ab38c: 983c         	ldr	r0, [sp, #0xf0]
700ab38e: 6a80         	ldr	r0, [r0, #0x28]
700ab390: 9025         	str	r0, [sp, #0x94]
700ab392: 983c         	ldr	r0, [sp, #0xf0]
700ab394: 6b00         	ldr	r0, [r0, #0x30]
700ab396: 9026         	str	r0, [sp, #0x98]
700ab398: 983c         	ldr	r0, [sp, #0xf0]
700ab39a: 6b40         	ldr	r0, [r0, #0x34]
700ab39c: 9028         	str	r0, [sp, #0xa0]
700ab39e: 983c         	ldr	r0, [sp, #0xf0]
700ab3a0: 6bc0         	ldr	r0, [r0, #0x3c]
700ab3a2: 2801         	cmp	r0, #0x1
700ab3a4: d10a         	bne	0x700ab3bc <UART_udmaInitRxCh+0x4c> @ imm = #0x14
700ab3a6: e7ff         	b	0x700ab3a8 <UART_udmaInitRxCh+0x38> @ imm = #-0x2
700ab3a8: 983c         	ldr	r0, [sp, #0xf0]
700ab3aa: 6ac0         	ldr	r0, [r0, #0x2c]
700ab3ac: 902c         	str	r0, [sp, #0xb0]
700ab3ae: 983c         	ldr	r0, [sp, #0xf0]
700ab3b0: 6b00         	ldr	r0, [r0, #0x30]
700ab3b2: 902d         	str	r0, [sp, #0xb4]
700ab3b4: 983c         	ldr	r0, [sp, #0xf0]
700ab3b6: 6b40         	ldr	r0, [r0, #0x34]
700ab3b8: 902f         	str	r0, [sp, #0xbc]
700ab3ba: e7ff         	b	0x700ab3bc <UART_udmaInitRxCh+0x4c> @ imm = #-0x2
700ab3bc: 983c         	ldr	r0, [sp, #0xf0]
700ab3be: 6880         	ldr	r0, [r0, #0x8]
700ab3c0: 9006         	str	r0, [sp, #0x18]
700ab3c2: 983c         	ldr	r0, [sp, #0xf0]
700ab3c4: 6800         	ldr	r0, [r0]
700ab3c6: 9007         	str	r0, [sp, #0x1c]
700ab3c8: 9807         	ldr	r0, [sp, #0x1c]
700ab3ca: 9906         	ldr	r1, [sp, #0x18]
700ab3cc: 9a3a         	ldr	r2, [sp, #0xe8]
700ab3ce: ab21         	add	r3, sp, #0x84
700ab3d0: f7fd fade    	bl	0x700a8990 <Udma_chOpen> @ imm = #-0x2a44
700ab3d4: 903b         	str	r0, [sp, #0xec]
700ab3d6: 983b         	ldr	r0, [sp, #0xec]
700ab3d8: fab0 f080    	clz	r0, r0
700ab3dc: 0940         	lsrs	r0, r0, #0x5
700ab3de: f248 01a0    	movw	r1, #0x80a0
700ab3e2: f2c7 010b    	movt	r1, #0x700b
700ab3e6: 9103         	str	r1, [sp, #0xc]
700ab3e8: 466a         	mov	r2, sp
700ab3ea: 6011         	str	r1, [r2]
700ab3ec: f647 41fc    	movw	r1, #0x7cfc
700ab3f0: f2c7 010b    	movt	r1, #0x700b
700ab3f4: 9104         	str	r1, [sp, #0x10]
700ab3f6: f248 02ea    	movw	r2, #0x80ea
700ab3fa: f2c7 020b    	movt	r2, #0x700b
700ab3fe: 9205         	str	r2, [sp, #0x14]
700ab400: 2366         	movs	r3, #0x66
700ab402: f005 ff65    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x5eca
700ab406: 993a         	ldr	r1, [sp, #0xe8]
700ab408: a81a         	add	r0, sp, #0x68
700ab40a: 9001         	str	r0, [sp, #0x4]
700ab40c: f003 faa8    	bl	0x700ae960 <UdmaChRxPrms_init> @ imm = #0x3550
700ab410: 9901         	ldr	r1, [sp, #0x4]
700ab412: 9806         	ldr	r0, [sp, #0x18]
700ab414: f7f9 fbc4    	bl	0x700a4ba0 <Udma_chConfigRx> @ imm = #-0x6878
700ab418: 9b03         	ldr	r3, [sp, #0xc]
700ab41a: 9904         	ldr	r1, [sp, #0x10]
700ab41c: 9a05         	ldr	r2, [sp, #0x14]
700ab41e: 903b         	str	r0, [sp, #0xec]
700ab420: 983b         	ldr	r0, [sp, #0xec]
700ab422: fab0 f080    	clz	r0, r0
700ab426: 0940         	lsrs	r0, r0, #0x5
700ab428: 46ec         	mov	r12, sp
700ab42a: f8cc 3000    	str.w	r3, [r12]
700ab42e: 236b         	movs	r3, #0x6b
700ab430: f005 ff4e    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x5e9c
700ab434: 983c         	ldr	r0, [sp, #0xf0]
700ab436: 6900         	ldr	r0, [r0, #0x10]
700ab438: 9019         	str	r0, [sp, #0x64]
700ab43a: a808         	add	r0, sp, #0x20
700ab43c: 9002         	str	r0, [sp, #0x8]
700ab43e: f007 f86f    	bl	0x700b2520 <UdmaEventPrms_init> @ imm = #0x70de
700ab442: 2001         	movs	r0, #0x1
700ab444: 9008         	str	r0, [sp, #0x20]
700ab446: 2002         	movs	r0, #0x2
700ab448: 9009         	str	r0, [sp, #0x24]
700ab44a: 9806         	ldr	r0, [sp, #0x18]
700ab44c: 900a         	str	r0, [sp, #0x28]
700ab44e: 9807         	ldr	r0, [sp, #0x1c]
700ab450: f007 ffa6    	bl	0x700b33a0 <Udma_eventGetGlobalHandle> @ imm = #0x7f4c
700ab454: 9a02         	ldr	r2, [sp, #0x8]
700ab456: 900c         	str	r0, [sp, #0x30]
700ab458: f64f 7001    	movw	r0, #0xff01
700ab45c: f2c7 000a    	movt	r0, #0x700a
700ab460: 900d         	str	r0, [sp, #0x34]
700ab462: 983d         	ldr	r0, [sp, #0xf4]
700ab464: 900f         	str	r0, [sp, #0x3c]
700ab466: 9807         	ldr	r0, [sp, #0x1c]
700ab468: 9919         	ldr	r1, [sp, #0x64]
700ab46a: f7fa fa91    	bl	0x700a5990 <Udma_eventRegister> @ imm = #-0x5ade
700ab46e: 9b03         	ldr	r3, [sp, #0xc]
700ab470: 9904         	ldr	r1, [sp, #0x10]
700ab472: 9a05         	ldr	r2, [sp, #0x14]
700ab474: 903b         	str	r0, [sp, #0xec]
700ab476: 983b         	ldr	r0, [sp, #0xec]
700ab478: fab0 f080    	clz	r0, r0
700ab47c: 0940         	lsrs	r0, r0, #0x5
700ab47e: 46ec         	mov	r12, sp
700ab480: f8cc 3000    	str.w	r3, [r12]
700ab484: 2377         	movs	r3, #0x77
700ab486: f005 ff23    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x5e46
700ab48a: 983b         	ldr	r0, [sp, #0xec]
700ab48c: b03e         	add	sp, #0xf8
700ab48e: bd80         	pop	{r7, pc}

700ab490 <Sciclient_rmIaValidateEvt>:
700ab490: b580         	push	{r7, lr}
700ab492: b086         	sub	sp, #0x18
700ab494: 4684         	mov	r12, r0
700ab496: 9808         	ldr	r0, [sp, #0x20]
700ab498: f8cd c014    	str.w	r12, [sp, #0x14]
700ab49c: f8ad 1012    	strh.w	r1, [sp, #0x12]
700ab4a0: f8ad 2010    	strh.w	r2, [sp, #0x10]
700ab4a4: f88d 300f    	strb.w	r3, [sp, #0xf]
700ab4a8: f88d 000e    	strb.w	r0, [sp, #0xe]
700ab4ac: 2000         	movs	r0, #0x0
700ab4ae: 9002         	str	r0, [sp, #0x8]
700ab4b0: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ab4b4: 9905         	ldr	r1, [sp, #0x14]
700ab4b6: 8949         	ldrh	r1, [r1, #0xa]
700ab4b8: 4288         	cmp	r0, r1
700ab4ba: db04         	blt	0x700ab4c6 <Sciclient_rmIaValidateEvt+0x36> @ imm = #0x8
700ab4bc: e7ff         	b	0x700ab4be <Sciclient_rmIaValidateEvt+0x2e> @ imm = #-0x2
700ab4be: f06f 0001    	mvn	r0, #0x1
700ab4c2: 9002         	str	r0, [sp, #0x8]
700ab4c4: e7ff         	b	0x700ab4c6 <Sciclient_rmIaValidateEvt+0x36> @ imm = #-0x2
700ab4c6: 9802         	ldr	r0, [sp, #0x8]
700ab4c8: 2800         	cmp	r0, #0x0
700ab4ca: d16d         	bne	0x700ab5a8 <Sciclient_rmIaValidateEvt+0x118> @ imm = #0xda
700ab4cc: e7ff         	b	0x700ab4ce <Sciclient_rmIaValidateEvt+0x3e> @ imm = #-0x2
700ab4ce: 9805         	ldr	r0, [sp, #0x14]
700ab4d0: 6840         	ldr	r0, [r0, #0x4]
700ab4d2: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700ab4d6: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ab4da: 9001         	str	r0, [sp, #0x4]
700ab4dc: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700ab4e0: 07c0         	lsls	r0, r0, #0x1f
700ab4e2: 2800         	cmp	r0, #0x0
700ab4e4: d047         	beq	0x700ab576 <Sciclient_rmIaValidateEvt+0xe6> @ imm = #0x8e
700ab4e6: e7ff         	b	0x700ab4e8 <Sciclient_rmIaValidateEvt+0x58> @ imm = #-0x2
700ab4e8: 9801         	ldr	r0, [sp, #0x4]
700ab4ea: f64f 7100    	movw	r1, #0xff00
700ab4ee: f2c0 0101    	movt	r1, #0x1
700ab4f2: 2208         	movs	r2, #0x8
700ab4f4: f009 fe0c    	bl	0x700b5110 <CSL_REG32_FEXT_RAW> @ imm = #0x9c18
700ab4f8: f8ad 0002    	strh.w	r0, [sp, #0x2]
700ab4fc: 9801         	ldr	r0, [sp, #0x4]
700ab4fe: 213f         	movs	r1, #0x3f
700ab500: 2200         	movs	r2, #0x0
700ab502: f009 fe05    	bl	0x700b5110 <CSL_REG32_FEXT_RAW> @ imm = #0x9c0a
700ab506: f8ad 0000    	strh.w	r0, [sp]
700ab50a: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ab50e: b9f0         	cbnz	r0, 0x700ab54e <Sciclient_rmIaValidateEvt+0xbe> @ imm = #0x3c
700ab510: e7ff         	b	0x700ab512 <Sciclient_rmIaValidateEvt+0x82> @ imm = #-0x2
700ab512: f8bd 0000    	ldrh.w	r0, [sp]
700ab516: b9d0         	cbnz	r0, 0x700ab54e <Sciclient_rmIaValidateEvt+0xbe> @ imm = #0x34
700ab518: e7ff         	b	0x700ab51a <Sciclient_rmIaValidateEvt+0x8a> @ imm = #-0x2
700ab51a: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700ab51e: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700ab522: 4288         	cmp	r0, r1
700ab524: d012         	beq	0x700ab54c <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x24
700ab526: e7ff         	b	0x700ab528 <Sciclient_rmIaValidateEvt+0x98> @ imm = #-0x2
700ab528: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700ab52c: f8bd 1000    	ldrh.w	r1, [sp]
700ab530: 4288         	cmp	r0, r1
700ab532: d00b         	beq	0x700ab54c <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x16
700ab534: e7ff         	b	0x700ab536 <Sciclient_rmIaValidateEvt+0xa6> @ imm = #-0x2
700ab536: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ab53a: 9905         	ldr	r1, [sp, #0x14]
700ab53c: 8a89         	ldrh	r1, [r1, #0x14]
700ab53e: 4288         	cmp	r0, r1
700ab540: d004         	beq	0x700ab54c <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x8
700ab542: e7ff         	b	0x700ab544 <Sciclient_rmIaValidateEvt+0xb4> @ imm = #-0x2
700ab544: f06f 0001    	mvn	r0, #0x1
700ab548: 9002         	str	r0, [sp, #0x8]
700ab54a: e7ff         	b	0x700ab54c <Sciclient_rmIaValidateEvt+0xbc> @ imm = #-0x2
700ab54c: e012         	b	0x700ab574 <Sciclient_rmIaValidateEvt+0xe4> @ imm = #0x24
700ab54e: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700ab552: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700ab556: 4288         	cmp	r0, r1
700ab558: d00b         	beq	0x700ab572 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #0x16
700ab55a: e7ff         	b	0x700ab55c <Sciclient_rmIaValidateEvt+0xcc> @ imm = #-0x2
700ab55c: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700ab560: f8bd 1000    	ldrh.w	r1, [sp]
700ab564: 4288         	cmp	r0, r1
700ab566: d004         	beq	0x700ab572 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #0x8
700ab568: e7ff         	b	0x700ab56a <Sciclient_rmIaValidateEvt+0xda> @ imm = #-0x2
700ab56a: f06f 0001    	mvn	r0, #0x1
700ab56e: 9002         	str	r0, [sp, #0x8]
700ab570: e7ff         	b	0x700ab572 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #-0x2
700ab572: e7ff         	b	0x700ab574 <Sciclient_rmIaValidateEvt+0xe4> @ imm = #-0x2
700ab574: e017         	b	0x700ab5a6 <Sciclient_rmIaValidateEvt+0x116> @ imm = #0x2e
700ab576: 9801         	ldr	r0, [sp, #0x4]
700ab578: f00a faf2    	bl	0x700b5b60 <CSL_REG32_RD_RAW> @ imm = #0xa5e4
700ab57c: b138         	cbz	r0, 0x700ab58e <Sciclient_rmIaValidateEvt+0xfe> @ imm = #0xe
700ab57e: e7ff         	b	0x700ab580 <Sciclient_rmIaValidateEvt+0xf0> @ imm = #-0x2
700ab580: 9805         	ldr	r0, [sp, #0x14]
700ab582: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700ab586: f005 f8ab    	bl	0x700b06e0 <Sciclient_rmIaEvtRomMapped> @ imm = #0x5156
700ab58a: b138         	cbz	r0, 0x700ab59c <Sciclient_rmIaValidateEvt+0x10c> @ imm = #0xe
700ab58c: e7ff         	b	0x700ab58e <Sciclient_rmIaValidateEvt+0xfe> @ imm = #-0x2
700ab58e: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ab592: 9905         	ldr	r1, [sp, #0x14]
700ab594: 8a89         	ldrh	r1, [r1, #0x14]
700ab596: 4288         	cmp	r0, r1
700ab598: d104         	bne	0x700ab5a4 <Sciclient_rmIaValidateEvt+0x114> @ imm = #0x8
700ab59a: e7ff         	b	0x700ab59c <Sciclient_rmIaValidateEvt+0x10c> @ imm = #-0x2
700ab59c: f06f 0001    	mvn	r0, #0x1
700ab5a0: 9002         	str	r0, [sp, #0x8]
700ab5a2: e7ff         	b	0x700ab5a4 <Sciclient_rmIaValidateEvt+0x114> @ imm = #-0x2
700ab5a4: e7ff         	b	0x700ab5a6 <Sciclient_rmIaValidateEvt+0x116> @ imm = #-0x2
700ab5a6: e7ff         	b	0x700ab5a8 <Sciclient_rmIaValidateEvt+0x118> @ imm = #-0x2
700ab5a8: 9802         	ldr	r0, [sp, #0x8]
700ab5aa: b006         	add	sp, #0x18
700ab5ac: bd80         	pop	{r7, pc}
700ab5ae: 0000         	movs	r0, r0

700ab5b0 <Sciclient_rmIrqVintAdd>:
700ab5b0: b580         	push	{r7, lr}
700ab5b2: b08c         	sub	sp, #0x30
700ab5b4: 900b         	str	r0, [sp, #0x2c]
700ab5b6: 2000         	movs	r0, #0x0
700ab5b8: 900a         	str	r0, [sp, #0x28]
700ab5ba: f88d 0026    	strb.w	r0, [sp, #0x26]
700ab5be: f88d 0025    	strb.w	r0, [sp, #0x25]
700ab5c2: 9008         	str	r0, [sp, #0x20]
700ab5c4: 980b         	ldr	r0, [sp, #0x2c]
700ab5c6: f10d 0127    	add.w	r1, sp, #0x27
700ab5ca: f002 fda9    	bl	0x700ae120 <Sciclient_rmIrqIsVintRouteSet> @ imm = #0x2b52
700ab5ce: 900a         	str	r0, [sp, #0x28]
700ab5d0: 980a         	ldr	r0, [sp, #0x28]
700ab5d2: b9a0         	cbnz	r0, 0x700ab5fe <Sciclient_rmIrqVintAdd+0x4e> @ imm = #0x28
700ab5d4: e7ff         	b	0x700ab5d6 <Sciclient_rmIrqVintAdd+0x26> @ imm = #-0x2
700ab5d6: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700ab5da: 07c0         	lsls	r0, r0, #0x1f
700ab5dc: b930         	cbnz	r0, 0x700ab5ec <Sciclient_rmIrqVintAdd+0x3c> @ imm = #0xc
700ab5de: e7ff         	b	0x700ab5e0 <Sciclient_rmIrqVintAdd+0x30> @ imm = #-0x2
700ab5e0: 980b         	ldr	r0, [sp, #0x2c]
700ab5e2: 6800         	ldr	r0, [r0]
700ab5e4: f006 fccc    	bl	0x700b1f80 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x6998
700ab5e8: b120         	cbz	r0, 0x700ab5f4 <Sciclient_rmIrqVintAdd+0x44> @ imm = #0x8
700ab5ea: e7ff         	b	0x700ab5ec <Sciclient_rmIrqVintAdd+0x3c> @ imm = #-0x2
700ab5ec: 2001         	movs	r0, #0x1
700ab5ee: f88d 0026    	strb.w	r0, [sp, #0x26]
700ab5f2: e003         	b	0x700ab5fc <Sciclient_rmIrqVintAdd+0x4c> @ imm = #0x6
700ab5f4: 2001         	movs	r0, #0x1
700ab5f6: f88d 0025    	strb.w	r0, [sp, #0x25]
700ab5fa: e7ff         	b	0x700ab5fc <Sciclient_rmIrqVintAdd+0x4c> @ imm = #-0x2
700ab5fc: e7ff         	b	0x700ab5fe <Sciclient_rmIrqVintAdd+0x4e> @ imm = #-0x2
700ab5fe: f89d 0026    	ldrb.w	r0, [sp, #0x26]
700ab602: 07c0         	lsls	r0, r0, #0x1f
700ab604: 2800         	cmp	r0, #0x0
700ab606: d04c         	beq	0x700ab6a2 <Sciclient_rmIrqVintAdd+0xf2> @ imm = #0x98
700ab608: e7ff         	b	0x700ab60a <Sciclient_rmIrqVintAdd+0x5a> @ imm = #-0x2
700ab60a: 203c         	movs	r0, #0x3c
700ab60c: f2c8 0000    	movt	r0, #0x8000
700ab610: 9003         	str	r0, [sp, #0xc]
700ab612: 980b         	ldr	r0, [sp, #0x2c]
700ab614: 7900         	ldrb	r0, [r0, #0x4]
700ab616: f88d 001f    	strb.w	r0, [sp, #0x1f]
700ab61a: 980b         	ldr	r0, [sp, #0x2c]
700ab61c: 88c0         	ldrh	r0, [r0, #0x6]
700ab61e: f8ad 0010    	strh.w	r0, [sp, #0x10]
700ab622: 980b         	ldr	r0, [sp, #0x2c]
700ab624: 8900         	ldrh	r0, [r0, #0x8]
700ab626: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ab62a: 980b         	ldr	r0, [sp, #0x2c]
700ab62c: 8a00         	ldrh	r0, [r0, #0x10]
700ab62e: f8ad 0018    	strh.w	r0, [sp, #0x18]
700ab632: 980b         	ldr	r0, [sp, #0x2c]
700ab634: 8a40         	ldrh	r0, [r0, #0x12]
700ab636: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700ab63a: 980b         	ldr	r0, [sp, #0x2c]
700ab63c: 89c0         	ldrh	r0, [r0, #0xe]
700ab63e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700ab642: 980b         	ldr	r0, [sp, #0x2c]
700ab644: 7d00         	ldrb	r0, [r0, #0x14]
700ab646: f88d 001e    	strb.w	r0, [sp, #0x1e]
700ab64a: 980b         	ldr	r0, [sp, #0x2c]
700ab64c: 6981         	ldr	r1, [r0, #0x18]
700ab64e: a801         	add	r0, sp, #0x4
700ab650: f04f 32ff    	mov.w	r2, #0xffffffff
700ab654: f007 fc3c    	bl	0x700b2ed0 <Sciclient_rmIrqSetRaw> @ imm = #0x7878
700ab658: 900a         	str	r0, [sp, #0x28]
700ab65a: 980a         	ldr	r0, [sp, #0x28]
700ab65c: bb00         	cbnz	r0, 0x700ab6a0 <Sciclient_rmIrqVintAdd+0xf0> @ imm = #0x40
700ab65e: e7ff         	b	0x700ab660 <Sciclient_rmIrqVintAdd+0xb0> @ imm = #-0x2
700ab660: 980b         	ldr	r0, [sp, #0x2c]
700ab662: 8a00         	ldrh	r0, [r0, #0x10]
700ab664: f007 fa84    	bl	0x700b2b70 <Sciclient_rmIaGetInst> @ imm = #0x7508
700ab668: 9008         	str	r0, [sp, #0x20]
700ab66a: 9808         	ldr	r0, [sp, #0x20]
700ab66c: b1b8         	cbz	r0, 0x700ab69e <Sciclient_rmIrqVintAdd+0xee> @ imm = #0x2e
700ab66e: e7ff         	b	0x700ab670 <Sciclient_rmIrqVintAdd+0xc0> @ imm = #-0x2
700ab670: 9808         	ldr	r0, [sp, #0x20]
700ab672: 6901         	ldr	r1, [r0, #0x10]
700ab674: 980b         	ldr	r0, [sp, #0x2c]
700ab676: 8a42         	ldrh	r2, [r0, #0x12]
700ab678: 5c88         	ldrb	r0, [r1, r2]
700ab67a: 3001         	adds	r0, #0x1
700ab67c: 5488         	strb	r0, [r1, r2]
700ab67e: 980b         	ldr	r0, [sp, #0x2c]
700ab680: 8a40         	ldrh	r0, [r0, #0x12]
700ab682: b958         	cbnz	r0, 0x700ab69c <Sciclient_rmIrqVintAdd+0xec> @ imm = #0x16
700ab684: e7ff         	b	0x700ab686 <Sciclient_rmIrqVintAdd+0xd6> @ imm = #-0x2
700ab686: 980b         	ldr	r0, [sp, #0x2c]
700ab688: 7d00         	ldrb	r0, [r0, #0x14]
700ab68a: b938         	cbnz	r0, 0x700ab69c <Sciclient_rmIrqVintAdd+0xec> @ imm = #0xe
700ab68c: e7ff         	b	0x700ab68e <Sciclient_rmIrqVintAdd+0xde> @ imm = #-0x2
700ab68e: 980b         	ldr	r0, [sp, #0x2c]
700ab690: 89c0         	ldrh	r0, [r0, #0xe]
700ab692: 9908         	ldr	r1, [sp, #0x20]
700ab694: 890a         	ldrh	r2, [r1, #0x8]
700ab696: 1a80         	subs	r0, r0, r2
700ab698: 8288         	strh	r0, [r1, #0x14]
700ab69a: e7ff         	b	0x700ab69c <Sciclient_rmIrqVintAdd+0xec> @ imm = #-0x2
700ab69c: e7ff         	b	0x700ab69e <Sciclient_rmIrqVintAdd+0xee> @ imm = #-0x2
700ab69e: e7ff         	b	0x700ab6a0 <Sciclient_rmIrqVintAdd+0xf0> @ imm = #-0x2
700ab6a0: e7ff         	b	0x700ab6a2 <Sciclient_rmIrqVintAdd+0xf2> @ imm = #-0x2
700ab6a2: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700ab6a6: 07c0         	lsls	r0, r0, #0x1f
700ab6a8: b170         	cbz	r0, 0x700ab6c8 <Sciclient_rmIrqVintAdd+0x118> @ imm = #0x1c
700ab6aa: e7ff         	b	0x700ab6ac <Sciclient_rmIrqVintAdd+0xfc> @ imm = #-0x2
700ab6ac: 980b         	ldr	r0, [sp, #0x2c]
700ab6ae: f7f9 fcdf    	bl	0x700a5070 <Sciclient_rmIrqFindRoute> @ imm = #-0x6642
700ab6b2: 900a         	str	r0, [sp, #0x28]
700ab6b4: 980a         	ldr	r0, [sp, #0x28]
700ab6b6: b930         	cbnz	r0, 0x700ab6c6 <Sciclient_rmIrqVintAdd+0x116> @ imm = #0xc
700ab6b8: e7ff         	b	0x700ab6ba <Sciclient_rmIrqVintAdd+0x10a> @ imm = #-0x2
700ab6ba: 980b         	ldr	r0, [sp, #0x2c]
700ab6bc: 2101         	movs	r1, #0x1
700ab6be: f7fc fcdf    	bl	0x700a8080 <Sciclient_rmIrqProgramRoute> @ imm = #-0x3642
700ab6c2: 900a         	str	r0, [sp, #0x28]
700ab6c4: e7ff         	b	0x700ab6c6 <Sciclient_rmIrqVintAdd+0x116> @ imm = #-0x2
700ab6c6: e7ff         	b	0x700ab6c8 <Sciclient_rmIrqVintAdd+0x118> @ imm = #-0x2
700ab6c8: 980a         	ldr	r0, [sp, #0x28]
700ab6ca: b00c         	add	sp, #0x30
700ab6cc: bd80         	pop	{r7, pc}
700ab6ce: 0000         	movs	r0, r0

700ab6d0 <UART_udmaIsrTx>:
700ab6d0: b580         	push	{r7, lr}
700ab6d2: b090         	sub	sp, #0x40
700ab6d4: 900f         	str	r0, [sp, #0x3c]
700ab6d6: 910e         	str	r1, [sp, #0x38]
700ab6d8: 920d         	str	r2, [sp, #0x34]
700ab6da: 2000         	movs	r0, #0x0
700ab6dc: 9004         	str	r0, [sp, #0x10]
700ab6de: 980d         	ldr	r0, [sp, #0x34]
700ab6e0: 2800         	cmp	r0, #0x0
700ab6e2: f000 8081    	beq.w	0x700ab7e8 <UART_udmaIsrTx+0x118> @ imm = #0x102
700ab6e6: e7ff         	b	0x700ab6e8 <UART_udmaIsrTx+0x18> @ imm = #-0x2
700ab6e8: 980d         	ldr	r0, [sp, #0x34]
700ab6ea: 9006         	str	r0, [sp, #0x18]
700ab6ec: 9806         	ldr	r0, [sp, #0x18]
700ab6ee: 6840         	ldr	r0, [r0, #0x4]
700ab6f0: 9005         	str	r0, [sp, #0x14]
700ab6f2: 9806         	ldr	r0, [sp, #0x18]
700ab6f4: 6840         	ldr	r0, [r0, #0x4]
700ab6f6: 6cc0         	ldr	r0, [r0, #0x4c]
700ab6f8: 9007         	str	r0, [sp, #0x1c]
700ab6fa: 9807         	ldr	r0, [sp, #0x1c]
700ab6fc: 6840         	ldr	r0, [r0, #0x4]
700ab6fe: 9008         	str	r0, [sp, #0x20]
700ab700: 980e         	ldr	r0, [sp, #0x38]
700ab702: 2801         	cmp	r0, #0x1
700ab704: d16b         	bne	0x700ab7de <UART_udmaIsrTx+0x10e> @ imm = #0xd6
700ab706: e7ff         	b	0x700ab708 <UART_udmaIsrTx+0x38> @ imm = #-0x2
700ab708: 9907         	ldr	r1, [sp, #0x1c]
700ab70a: 6948         	ldr	r0, [r1, #0x14]
700ab70c: 69c9         	ldr	r1, [r1, #0x1c]
700ab70e: 220a         	movs	r2, #0xa
700ab710: f00b fc26    	bl	0x700b6f60 <CacheP_inv> @ imm = #0xb84c
700ab714: 9808         	ldr	r0, [sp, #0x20]
700ab716: f005 ff9b    	bl	0x700b1650 <Udma_chGetCqRingHandle> @ imm = #0x5f36
700ab71a: a90a         	add	r1, sp, #0x28
700ab71c: f004 fc90    	bl	0x700b0040 <Udma_ringDequeueRaw> @ imm = #0x4920
700ab720: 900c         	str	r0, [sp, #0x30]
700ab722: 980c         	ldr	r0, [sp, #0x30]
700ab724: b988         	cbnz	r0, 0x700ab74a <UART_udmaIsrTx+0x7a> @ imm = #0x22
700ab726: e7ff         	b	0x700ab728 <UART_udmaIsrTx+0x58> @ imm = #-0x2
700ab728: 980a         	ldr	r0, [sp, #0x28]
700ab72a: 990b         	ldr	r1, [sp, #0x2c]
700ab72c: 4308         	orrs	r0, r1
700ab72e: b160         	cbz	r0, 0x700ab74a <UART_udmaIsrTx+0x7a> @ imm = #0x18
700ab730: e7ff         	b	0x700ab732 <UART_udmaIsrTx+0x62> @ imm = #-0x2
700ab732: 980a         	ldr	r0, [sp, #0x28]
700ab734: 9009         	str	r0, [sp, #0x24]
700ab736: 9906         	ldr	r1, [sp, #0x18]
700ab738: 2000         	movs	r0, #0x0
700ab73a: 6488         	str	r0, [r1, #0x48]
700ab73c: 9809         	ldr	r0, [sp, #0x24]
700ab73e: 6800         	ldr	r0, [r0]
700ab740: f36f 509f    	bfc	r0, #22, #10
700ab744: 9906         	ldr	r1, [sp, #0x18]
700ab746: 6408         	str	r0, [r1, #0x40]
700ab748: e003         	b	0x700ab752 <UART_udmaIsrTx+0x82> @ imm = #0x6
700ab74a: 9906         	ldr	r1, [sp, #0x18]
700ab74c: 200a         	movs	r0, #0xa
700ab74e: 6488         	str	r0, [r1, #0x48]
700ab750: e7ff         	b	0x700ab752 <UART_udmaIsrTx+0x82> @ imm = #-0x2
700ab752: 9805         	ldr	r0, [sp, #0x14]
700ab754: 6d40         	ldr	r0, [r0, #0x54]
700ab756: 4780         	blx	r0
700ab758: 9003         	str	r0, [sp, #0xc]
700ab75a: e7ff         	b	0x700ab75c <UART_udmaIsrTx+0x8c> @ imm = #-0x2
700ab75c: 9806         	ldr	r0, [sp, #0x18]
700ab75e: 6800         	ldr	r0, [r0]
700ab760: f008 fb1e    	bl	0x700b3da0 <UART_readLineStatus> @ imm = #0x863c
700ab764: 9004         	str	r0, [sp, #0x10]
700ab766: 9805         	ldr	r0, [sp, #0x14]
700ab768: 6d40         	ldr	r0, [r0, #0x54]
700ab76a: 4780         	blx	r0
700ab76c: 9903         	ldr	r1, [sp, #0xc]
700ab76e: 1a40         	subs	r0, r0, r1
700ab770: 9002         	str	r0, [sp, #0x8]
700ab772: e7ff         	b	0x700ab774 <UART_udmaIsrTx+0xa4> @ imm = #-0x2
700ab774: 9804         	ldr	r0, [sp, #0x10]
700ab776: f000 0160    	and	r1, r0, #0x60
700ab77a: 2000         	movs	r0, #0x0
700ab77c: 2960         	cmp	r1, #0x60
700ab77e: 9001         	str	r0, [sp, #0x4]
700ab780: d00d         	beq	0x700ab79e <UART_udmaIsrTx+0xce> @ imm = #0x1a
700ab782: e7ff         	b	0x700ab784 <UART_udmaIsrTx+0xb4> @ imm = #-0x2
700ab784: 9802         	ldr	r0, [sp, #0x8]
700ab786: 9906         	ldr	r1, [sp, #0x18]
700ab788: 6e8a         	ldr	r2, [r1, #0x68]
700ab78a: 6ec9         	ldr	r1, [r1, #0x6c]
700ab78c: 1a80         	subs	r0, r0, r2
700ab78e: f04f 0000    	mov.w	r0, #0x0
700ab792: eb70 0101    	sbcs.w	r1, r0, r1
700ab796: bf38         	it	lo
700ab798: 2001         	movlo	r0, #0x1
700ab79a: 9001         	str	r0, [sp, #0x4]
700ab79c: e7ff         	b	0x700ab79e <UART_udmaIsrTx+0xce> @ imm = #-0x2
700ab79e: 9801         	ldr	r0, [sp, #0x4]
700ab7a0: 07c0         	lsls	r0, r0, #0x1f
700ab7a2: 2800         	cmp	r0, #0x0
700ab7a4: d1da         	bne	0x700ab75c <UART_udmaIsrTx+0x8c> @ imm = #-0x4c
700ab7a6: e7ff         	b	0x700ab7a8 <UART_udmaIsrTx+0xd8> @ imm = #-0x2
700ab7a8: 9802         	ldr	r0, [sp, #0x8]
700ab7aa: 9906         	ldr	r1, [sp, #0x18]
700ab7ac: 6e8a         	ldr	r2, [r1, #0x68]
700ab7ae: 6ec9         	ldr	r1, [r1, #0x6c]
700ab7b0: 1a80         	subs	r0, r0, r2
700ab7b2: f04f 0000    	mov.w	r0, #0x0
700ab7b6: 4188         	sbcs	r0, r1
700ab7b8: d307         	blo	0x700ab7ca <UART_udmaIsrTx+0xfa> @ imm = #0xe
700ab7ba: e7ff         	b	0x700ab7bc <UART_udmaIsrTx+0xec> @ imm = #-0x2
700ab7bc: 9906         	ldr	r1, [sp, #0x18]
700ab7be: 2001         	movs	r0, #0x1
700ab7c0: 6488         	str	r0, [r1, #0x48]
700ab7c2: 9906         	ldr	r1, [sp, #0x18]
700ab7c4: 68c8         	ldr	r0, [r1, #0xc]
700ab7c6: 6408         	str	r0, [r1, #0x40]
700ab7c8: e008         	b	0x700ab7dc <UART_udmaIsrTx+0x10c> @ imm = #0x10
700ab7ca: 9806         	ldr	r0, [sp, #0x18]
700ab7cc: 6841         	ldr	r1, [r0, #0x4]
700ab7ce: 6e09         	ldr	r1, [r1, #0x60]
700ab7d0: 4788         	blx	r1
700ab7d2: 9806         	ldr	r0, [sp, #0x18]
700ab7d4: 303c         	adds	r0, #0x3c
700ab7d6: f009 fe6b    	bl	0x700b54b0 <UART_lld_Transaction_deInit> @ imm = #0x9cd6
700ab7da: e7ff         	b	0x700ab7dc <UART_udmaIsrTx+0x10c> @ imm = #-0x2
700ab7dc: e003         	b	0x700ab7e6 <UART_udmaIsrTx+0x116> @ imm = #0x6
700ab7de: 9906         	ldr	r1, [sp, #0x18]
700ab7e0: 200a         	movs	r0, #0xa
700ab7e2: 6488         	str	r0, [r1, #0x48]
700ab7e4: e7ff         	b	0x700ab7e6 <UART_udmaIsrTx+0x116> @ imm = #-0x2
700ab7e6: e7ff         	b	0x700ab7e8 <UART_udmaIsrTx+0x118> @ imm = #-0x2
700ab7e8: b010         	add	sp, #0x40
700ab7ea: bd80         	pop	{r7, pc}
700ab7ec: 0000         	movs	r0, r0
700ab7ee: 0000         	movs	r0, r0

700ab7f0 <_tx_mutex_delete>:
700ab7f0: b580         	push	{r7, lr}
700ab7f2: b088         	sub	sp, #0x20
700ab7f4: 9007         	str	r0, [sp, #0x1c]
700ab7f6: f7f7 eece    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x8264
700ab7fa: 9006         	str	r0, [sp, #0x18]
700ab7fc: 9907         	ldr	r1, [sp, #0x1c]
700ab7fe: 2000         	movs	r0, #0x0
700ab800: 6008         	str	r0, [r1]
700ab802: f247 10f0    	movw	r0, #0x71f0
700ab806: f2c7 0008    	movt	r0, #0x7008
700ab80a: 6801         	ldr	r1, [r0]
700ab80c: 3901         	subs	r1, #0x1
700ab80e: 6001         	str	r1, [r0]
700ab810: 6800         	ldr	r0, [r0]
700ab812: b938         	cbnz	r0, 0x700ab824 <_tx_mutex_delete+0x34> @ imm = #0xe
700ab814: e7ff         	b	0x700ab816 <_tx_mutex_delete+0x26> @ imm = #-0x2
700ab816: f247 11f4    	movw	r1, #0x71f4
700ab81a: f2c7 0108    	movt	r1, #0x7008
700ab81e: 2000         	movs	r0, #0x0
700ab820: 6008         	str	r0, [r1]
700ab822: e01c         	b	0x700ab85e <_tx_mutex_delete+0x6e> @ imm = #0x38
700ab824: 9807         	ldr	r0, [sp, #0x1c]
700ab826: 6a00         	ldr	r0, [r0, #0x20]
700ab828: 9001         	str	r0, [sp, #0x4]
700ab82a: 9807         	ldr	r0, [sp, #0x1c]
700ab82c: 6a40         	ldr	r0, [r0, #0x24]
700ab82e: 9000         	str	r0, [sp]
700ab830: 9800         	ldr	r0, [sp]
700ab832: 9901         	ldr	r1, [sp, #0x4]
700ab834: 6248         	str	r0, [r1, #0x24]
700ab836: 9801         	ldr	r0, [sp, #0x4]
700ab838: 9900         	ldr	r1, [sp]
700ab83a: 6208         	str	r0, [r1, #0x20]
700ab83c: f247 10f4    	movw	r0, #0x71f4
700ab840: f2c7 0008    	movt	r0, #0x7008
700ab844: 6800         	ldr	r0, [r0]
700ab846: 9907         	ldr	r1, [sp, #0x1c]
700ab848: 4288         	cmp	r0, r1
700ab84a: d107         	bne	0x700ab85c <_tx_mutex_delete+0x6c> @ imm = #0xe
700ab84c: e7ff         	b	0x700ab84e <_tx_mutex_delete+0x5e> @ imm = #-0x2
700ab84e: 9801         	ldr	r0, [sp, #0x4]
700ab850: f247 11f4    	movw	r1, #0x71f4
700ab854: f2c7 0108    	movt	r1, #0x7008
700ab858: 6008         	str	r0, [r1]
700ab85a: e7ff         	b	0x700ab85c <_tx_mutex_delete+0x6c> @ imm = #-0x2
700ab85c: e7ff         	b	0x700ab85e <_tx_mutex_delete+0x6e> @ imm = #-0x2
700ab85e: f64a 41fc    	movw	r1, #0xacfc
700ab862: f2c7 0108    	movt	r1, #0x7008
700ab866: 6808         	ldr	r0, [r1]
700ab868: 3001         	adds	r0, #0x1
700ab86a: 6008         	str	r0, [r1]
700ab86c: 9807         	ldr	r0, [sp, #0x1c]
700ab86e: 6980         	ldr	r0, [r0, #0x18]
700ab870: 9005         	str	r0, [sp, #0x14]
700ab872: 9907         	ldr	r1, [sp, #0x1c]
700ab874: 2000         	movs	r0, #0x0
700ab876: 6188         	str	r0, [r1, #0x18]
700ab878: 9907         	ldr	r1, [sp, #0x1c]
700ab87a: 69c9         	ldr	r1, [r1, #0x1c]
700ab87c: 9102         	str	r1, [sp, #0x8]
700ab87e: 9907         	ldr	r1, [sp, #0x1c]
700ab880: 61c8         	str	r0, [r1, #0x1c]
700ab882: 9807         	ldr	r0, [sp, #0x1c]
700ab884: 68c0         	ldr	r0, [r0, #0xc]
700ab886: 9003         	str	r0, [sp, #0xc]
700ab888: 9803         	ldr	r0, [sp, #0xc]
700ab88a: b168         	cbz	r0, 0x700ab8a8 <_tx_mutex_delete+0xb8> @ imm = #0x1a
700ab88c: e7ff         	b	0x700ab88e <_tx_mutex_delete+0x9e> @ imm = #-0x2
700ab88e: 9907         	ldr	r1, [sp, #0x1c]
700ab890: 2001         	movs	r0, #0x1
700ab892: 6088         	str	r0, [r1, #0x8]
700ab894: 9806         	ldr	r0, [sp, #0x18]
700ab896: f7f6 eff8    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9010
700ab89a: 9807         	ldr	r0, [sp, #0x1c]
700ab89c: f7f7 fb58    	bl	0x700a2f50 <_tx_mutex_put> @ imm = #-0x8950
700ab8a0: f7f7 ee78    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x8310
700ab8a4: 9006         	str	r0, [sp, #0x18]
700ab8a6: e7ff         	b	0x700ab8a8 <_tx_mutex_delete+0xb8> @ imm = #-0x2
700ab8a8: 9806         	ldr	r0, [sp, #0x18]
700ab8aa: f7f6 efee    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9024
700ab8ae: e7ff         	b	0x700ab8b0 <_tx_mutex_delete+0xc0> @ imm = #-0x2
700ab8b0: 9802         	ldr	r0, [sp, #0x8]
700ab8b2: b1c8         	cbz	r0, 0x700ab8e8 <_tx_mutex_delete+0xf8> @ imm = #0x32
700ab8b4: e7ff         	b	0x700ab8b6 <_tx_mutex_delete+0xc6> @ imm = #-0x2
700ab8b6: 9802         	ldr	r0, [sp, #0x8]
700ab8b8: 3801         	subs	r0, #0x1
700ab8ba: 9002         	str	r0, [sp, #0x8]
700ab8bc: f7f7 ee6a    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x832c
700ab8c0: 9006         	str	r0, [sp, #0x18]
700ab8c2: 9905         	ldr	r1, [sp, #0x14]
700ab8c4: 2000         	movs	r0, #0x0
700ab8c6: 66c8         	str	r0, [r1, #0x6c]
700ab8c8: 9905         	ldr	r1, [sp, #0x14]
700ab8ca: 2001         	movs	r0, #0x1
700ab8cc: f8c1 0088    	str.w	r0, [r1, #0x88]
700ab8d0: 9805         	ldr	r0, [sp, #0x14]
700ab8d2: 6f40         	ldr	r0, [r0, #0x74]
700ab8d4: 9004         	str	r0, [sp, #0x10]
700ab8d6: 9805         	ldr	r0, [sp, #0x14]
700ab8d8: f7fc fc9a    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #-0x36cc
700ab8dc: 9806         	ldr	r0, [sp, #0x18]
700ab8de: f7f6 efd4    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9058
700ab8e2: 9804         	ldr	r0, [sp, #0x10]
700ab8e4: 9005         	str	r0, [sp, #0x14]
700ab8e6: e7e3         	b	0x700ab8b0 <_tx_mutex_delete+0xc0> @ imm = #-0x3a
700ab8e8: f7f7 ee54    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x8358
700ab8ec: 9006         	str	r0, [sp, #0x18]
700ab8ee: f64a 41fc    	movw	r1, #0xacfc
700ab8f2: f2c7 0108    	movt	r1, #0x7008
700ab8f6: 6808         	ldr	r0, [r1]
700ab8f8: 3801         	subs	r0, #0x1
700ab8fa: 6008         	str	r0, [r1]
700ab8fc: 9806         	ldr	r0, [sp, #0x18]
700ab8fe: f7f6 efc4    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9078
700ab902: f007 fe6d    	bl	0x700b35e0 <_tx_thread_system_preempt_check> @ imm = #0x7cda
700ab906: 2000         	movs	r0, #0x0
700ab908: b008         	add	sp, #0x20
700ab90a: bd80         	pop	{r7, pc}
700ab90c: 0000         	movs	r0, r0
700ab90e: 0000         	movs	r0, r0

700ab910 <_txe_mutex_create>:
700ab910: b580         	push	{r7, lr}
700ab912: b088         	sub	sp, #0x20
700ab914: 9007         	str	r0, [sp, #0x1c]
700ab916: 9106         	str	r1, [sp, #0x18]
700ab918: 9205         	str	r2, [sp, #0x14]
700ab91a: 9304         	str	r3, [sp, #0x10]
700ab91c: 2000         	movs	r0, #0x0
700ab91e: 9002         	str	r0, [sp, #0x8]
700ab920: 9807         	ldr	r0, [sp, #0x1c]
700ab922: b918         	cbnz	r0, 0x700ab92c <_txe_mutex_create+0x1c> @ imm = #0x6
700ab924: e7ff         	b	0x700ab926 <_txe_mutex_create+0x16> @ imm = #-0x2
700ab926: 201c         	movs	r0, #0x1c
700ab928: 9002         	str	r0, [sp, #0x8]
700ab92a: e059         	b	0x700ab9e0 <_txe_mutex_create+0xd0> @ imm = #0xb2
700ab92c: 9804         	ldr	r0, [sp, #0x10]
700ab92e: 2834         	cmp	r0, #0x34
700ab930: d003         	beq	0x700ab93a <_txe_mutex_create+0x2a> @ imm = #0x6
700ab932: e7ff         	b	0x700ab934 <_txe_mutex_create+0x24> @ imm = #-0x2
700ab934: 201c         	movs	r0, #0x1c
700ab936: 9002         	str	r0, [sp, #0x8]
700ab938: e051         	b	0x700ab9de <_txe_mutex_create+0xce> @ imm = #0xa2
700ab93a: f7f7 ee2c    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x83a8
700ab93e: 9003         	str	r0, [sp, #0xc]
700ab940: f64a 41fc    	movw	r1, #0xacfc
700ab944: f2c7 0108    	movt	r1, #0x7008
700ab948: 6808         	ldr	r0, [r1]
700ab94a: 3001         	adds	r0, #0x1
700ab94c: 6008         	str	r0, [r1]
700ab94e: 9803         	ldr	r0, [sp, #0xc]
700ab950: f7f6 ef9a    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x90cc
700ab954: f247 10f4    	movw	r0, #0x71f4
700ab958: f2c7 0008    	movt	r0, #0x7008
700ab95c: 6800         	ldr	r0, [r0]
700ab95e: 9000         	str	r0, [sp]
700ab960: 2000         	movs	r0, #0x0
700ab962: 9001         	str	r0, [sp, #0x4]
700ab964: e7ff         	b	0x700ab966 <_txe_mutex_create+0x56> @ imm = #-0x2
700ab966: 9801         	ldr	r0, [sp, #0x4]
700ab968: f247 11f0    	movw	r1, #0x71f0
700ab96c: f2c7 0108    	movt	r1, #0x7008
700ab970: 6809         	ldr	r1, [r1]
700ab972: 4288         	cmp	r0, r1
700ab974: d20f         	bhs	0x700ab996 <_txe_mutex_create+0x86> @ imm = #0x1e
700ab976: e7ff         	b	0x700ab978 <_txe_mutex_create+0x68> @ imm = #-0x2
700ab978: 9807         	ldr	r0, [sp, #0x1c]
700ab97a: 9900         	ldr	r1, [sp]
700ab97c: 4288         	cmp	r0, r1
700ab97e: d101         	bne	0x700ab984 <_txe_mutex_create+0x74> @ imm = #0x2
700ab980: e7ff         	b	0x700ab982 <_txe_mutex_create+0x72> @ imm = #-0x2
700ab982: e008         	b	0x700ab996 <_txe_mutex_create+0x86> @ imm = #0x10
700ab984: 9800         	ldr	r0, [sp]
700ab986: 6a00         	ldr	r0, [r0, #0x20]
700ab988: 9000         	str	r0, [sp]
700ab98a: e7ff         	b	0x700ab98c <_txe_mutex_create+0x7c> @ imm = #-0x2
700ab98c: e7ff         	b	0x700ab98e <_txe_mutex_create+0x7e> @ imm = #-0x2
700ab98e: 9801         	ldr	r0, [sp, #0x4]
700ab990: 3001         	adds	r0, #0x1
700ab992: 9001         	str	r0, [sp, #0x4]
700ab994: e7e7         	b	0x700ab966 <_txe_mutex_create+0x56> @ imm = #-0x32
700ab996: f7f7 edfe    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x8404
700ab99a: 9003         	str	r0, [sp, #0xc]
700ab99c: f64a 41fc    	movw	r1, #0xacfc
700ab9a0: f2c7 0108    	movt	r1, #0x7008
700ab9a4: 6808         	ldr	r0, [r1]
700ab9a6: 3801         	subs	r0, #0x1
700ab9a8: 6008         	str	r0, [r1]
700ab9aa: 9803         	ldr	r0, [sp, #0xc]
700ab9ac: f7f6 ef6c    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9128
700ab9b0: f007 fe16    	bl	0x700b35e0 <_tx_thread_system_preempt_check> @ imm = #0x7c2c
700ab9b4: 9807         	ldr	r0, [sp, #0x1c]
700ab9b6: 9900         	ldr	r1, [sp]
700ab9b8: 4288         	cmp	r0, r1
700ab9ba: d103         	bne	0x700ab9c4 <_txe_mutex_create+0xb4> @ imm = #0x6
700ab9bc: e7ff         	b	0x700ab9be <_txe_mutex_create+0xae> @ imm = #-0x2
700ab9be: 201c         	movs	r0, #0x1c
700ab9c0: 9002         	str	r0, [sp, #0x8]
700ab9c2: e00b         	b	0x700ab9dc <_txe_mutex_create+0xcc> @ imm = #0x16
700ab9c4: 9805         	ldr	r0, [sp, #0x14]
700ab9c6: 2801         	cmp	r0, #0x1
700ab9c8: d007         	beq	0x700ab9da <_txe_mutex_create+0xca> @ imm = #0xe
700ab9ca: e7ff         	b	0x700ab9cc <_txe_mutex_create+0xbc> @ imm = #-0x2
700ab9cc: 9805         	ldr	r0, [sp, #0x14]
700ab9ce: b118         	cbz	r0, 0x700ab9d8 <_txe_mutex_create+0xc8> @ imm = #0x6
700ab9d0: e7ff         	b	0x700ab9d2 <_txe_mutex_create+0xc2> @ imm = #-0x2
700ab9d2: 201f         	movs	r0, #0x1f
700ab9d4: 9002         	str	r0, [sp, #0x8]
700ab9d6: e7ff         	b	0x700ab9d8 <_txe_mutex_create+0xc8> @ imm = #-0x2
700ab9d8: e7ff         	b	0x700ab9da <_txe_mutex_create+0xca> @ imm = #-0x2
700ab9da: e7ff         	b	0x700ab9dc <_txe_mutex_create+0xcc> @ imm = #-0x2
700ab9dc: e7ff         	b	0x700ab9de <_txe_mutex_create+0xce> @ imm = #-0x2
700ab9de: e7ff         	b	0x700ab9e0 <_txe_mutex_create+0xd0> @ imm = #-0x2
700ab9e0: 9802         	ldr	r0, [sp, #0x8]
700ab9e2: b9b0         	cbnz	r0, 0x700aba12 <_txe_mutex_create+0x102> @ imm = #0x2c
700ab9e4: e7ff         	b	0x700ab9e6 <_txe_mutex_create+0xd6> @ imm = #-0x2
700ab9e6: f648 2068    	movw	r0, #0x8a68
700ab9ea: f2c7 000b    	movt	r0, #0x700b
700ab9ee: 6800         	ldr	r0, [r0]
700ab9f0: b170         	cbz	r0, 0x700aba10 <_txe_mutex_create+0x100> @ imm = #0x1c
700ab9f2: e7ff         	b	0x700ab9f4 <_txe_mutex_create+0xe4> @ imm = #-0x2
700ab9f4: f648 2068    	movw	r0, #0x8a68
700ab9f8: f2c7 000b    	movt	r0, #0x700b
700ab9fc: 6800         	ldr	r0, [r0]
700ab9fe: 0900         	lsrs	r0, r0, #0x4
700aba00: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700aba04: d203         	bhs	0x700aba0e <_txe_mutex_create+0xfe> @ imm = #0x6
700aba06: e7ff         	b	0x700aba08 <_txe_mutex_create+0xf8> @ imm = #-0x2
700aba08: 2013         	movs	r0, #0x13
700aba0a: 9002         	str	r0, [sp, #0x8]
700aba0c: e7ff         	b	0x700aba0e <_txe_mutex_create+0xfe> @ imm = #-0x2
700aba0e: e7ff         	b	0x700aba10 <_txe_mutex_create+0x100> @ imm = #-0x2
700aba10: e7ff         	b	0x700aba12 <_txe_mutex_create+0x102> @ imm = #-0x2
700aba12: 9802         	ldr	r0, [sp, #0x8]
700aba14: b938         	cbnz	r0, 0x700aba26 <_txe_mutex_create+0x116> @ imm = #0xe
700aba16: e7ff         	b	0x700aba18 <_txe_mutex_create+0x108> @ imm = #-0x2
700aba18: 9807         	ldr	r0, [sp, #0x1c]
700aba1a: 9906         	ldr	r1, [sp, #0x18]
700aba1c: 9a05         	ldr	r2, [sp, #0x14]
700aba1e: f003 f8a7    	bl	0x700aeb70 <_tx_mutex_create> @ imm = #0x314e
700aba22: 9002         	str	r0, [sp, #0x8]
700aba24: e7ff         	b	0x700aba26 <_txe_mutex_create+0x116> @ imm = #-0x2
700aba26: 9802         	ldr	r0, [sp, #0x8]
700aba28: b008         	add	sp, #0x20
700aba2a: bd80         	pop	{r7, pc}

700aba2c <__udivmoddi4>:
700aba2c: e1530001     	cmp	r3, r1
700aba30: 01520000     	cmpeq	r2, r0
700aba34: 9a000007     	bls	0x700aba58 <__udivmoddi4+0x2c> @ imm = #0x1c
700aba38: e59d2000     	ldr	r2, [sp]
700aba3c: e3520000     	cmp	r2, #0
700aba40: 0a000001     	beq	0x700aba4c <__udivmoddi4+0x20> @ imm = #0x4
700aba44: e5820000     	str	r0, [r2]
700aba48: e5821004     	str	r1, [r2, #0x4]
700aba4c: e3b01000     	movs	r1, #0
700aba50: e3b00000     	movs	r0, #0
700aba54: e12fff1e     	bx	lr
700aba58: e3530000     	cmp	r3, #0
700aba5c: 03520000     	cmpeq	r2, #0
700aba60: 1a00000d     	bne	0x700aba9c <__udivmoddi4+0x70> @ imm = #0x34
700aba64: e59d2000     	ldr	r2, [sp]
700aba68: e3520000     	cmp	r2, #0
700aba6c: 0a000001     	beq	0x700aba78 <__udivmoddi4+0x4c> @ imm = #0x4
700aba70: e5820000     	str	r0, [r2]
700aba74: e5821004     	str	r1, [r2, #0x4]
700aba78: e1b02000     	movs	r2, r0
700aba7c: e1b03001     	movs	r3, r1
700aba80: e3b01000     	movs	r1, #0
700aba84: e3b00000     	movs	r0, #0
700aba88: e3530000     	cmp	r3, #0
700aba8c: 03520000     	cmpeq	r2, #0
700aba90: 11e01001     	mvnne	r1, r1
700aba94: 11e00000     	mvnne	r0, r0
700aba98: eaffd7ef     	b	0x700a1a5c <__aeabi_ldiv0> @ imm = #-0xa044
700aba9c: e92d40f0     	push	{r4, r5, r6, r7, lr}
700abaa0: e1a04003     	mov	r4, r3
700abaa4: e1a05002     	mov	r5, r2
700abaa8: e1a03001     	mov	r3, r1
700abaac: e1a02000     	mov	r2, r0
700abab0: e3b00000     	movs	r0, #0
700abab4: e3b01000     	movs	r1, #0
700abab8: e16f6f14     	clz	r6, r4
700ababc: e3560020     	cmp	r6, #32
700abac0: 016f6f15     	clzeq	r6, r5
700abac4: 02866020     	addeq	r6, r6, #32
700abac8: e16f7f13     	clz	r7, r3
700abacc: e3570020     	cmp	r7, #32
700abad0: 016f7f12     	clzeq	r7, r2
700abad4: 02877020     	addeq	r7, r7, #32
700abad8: e0566007     	subs	r6, r6, r7
700abadc: e2567020     	subs	r7, r6, #32
700abae0: 21a04715     	lslhs	r4, r5, r7
700abae4: 23a05000     	movhs	r5, #0
700abae8: 32677000     	rsblo	r7, r7, #0
700abaec: 31a04614     	lsllo	r4, r4, r6
700abaf0: 31a07735     	lsrlo	r7, r5, r7
700abaf4: 31844007     	orrlo	r4, r4, r7
700abaf8: 31a05615     	lsllo	r5, r5, r6
700abafc: e1530004     	cmp	r3, r4
700abb00: 01520005     	cmpeq	r2, r5
700abb04: 3a000001     	blo	0x700abb10 <__udivmoddi4+0xe4> @ imm = #0x4
700abb08: e0522005     	subs	r2, r2, r5
700abb0c: e0d33004     	sbcs	r3, r3, r4
700abb10: e0b00000     	adcs	r0, r0, r0
700abb14: e0b11001     	adcs	r1, r1, r1
700abb18: e1b050a5     	lsrs	r5, r5, #1
700abb1c: e1855f84     	orr	r5, r5, r4, lsl #31
700abb20: e1b040a4     	lsrs	r4, r4, #1
700abb24: e2566001     	subs	r6, r6, #1
700abb28: 5afffff3     	bpl	0x700abafc <__udivmoddi4+0xd0> @ imm = #-0x34
700abb2c: e59d7014     	ldr	r7, [sp, #0x14]
700abb30: e3570000     	cmp	r7, #0
700abb34: 0a000001     	beq	0x700abb40 <__udivmoddi4+0x114> @ imm = #0x4
700abb38: e5872000     	str	r2, [r7]
700abb3c: e5873004     	str	r3, [r7, #0x4]
700abb40: e8bd80f0     	pop	{r4, r5, r6, r7, pc}
		...

700abb50 <CSL_bcdmaChanOpDecChanStats>:
700abb50: b580         	push	{r7, lr}
700abb52: b088         	sub	sp, #0x20
700abb54: 9007         	str	r0, [sp, #0x1c]
700abb56: 9106         	str	r1, [sp, #0x18]
700abb58: 9205         	str	r2, [sp, #0x14]
700abb5a: 9304         	str	r3, [sp, #0x10]
700abb5c: 2000         	movs	r0, #0x0
700abb5e: 9003         	str	r0, [sp, #0xc]
700abb60: 9804         	ldr	r0, [sp, #0x10]
700abb62: b920         	cbnz	r0, 0x700abb6e <CSL_bcdmaChanOpDecChanStats+0x1e> @ imm = #0x8
700abb64: e7ff         	b	0x700abb66 <CSL_bcdmaChanOpDecChanStats+0x16> @ imm = #-0x2
700abb66: f06f 0001    	mvn	r0, #0x1
700abb6a: 9003         	str	r0, [sp, #0xc]
700abb6c: e078         	b	0x700abc60 <CSL_bcdmaChanOpDecChanStats+0x110> @ imm = #0xf0
700abb6e: 9804         	ldr	r0, [sp, #0x10]
700abb70: 9002         	str	r0, [sp, #0x8]
700abb72: 9806         	ldr	r0, [sp, #0x18]
700abb74: 9001         	str	r0, [sp, #0x4]
700abb76: b140         	cbz	r0, 0x700abb8a <CSL_bcdmaChanOpDecChanStats+0x3a> @ imm = #0x10
700abb78: e7ff         	b	0x700abb7a <CSL_bcdmaChanOpDecChanStats+0x2a> @ imm = #-0x2
700abb7a: 9801         	ldr	r0, [sp, #0x4]
700abb7c: 2801         	cmp	r0, #0x1
700abb7e: d026         	beq	0x700abbce <CSL_bcdmaChanOpDecChanStats+0x7e> @ imm = #0x4c
700abb80: e7ff         	b	0x700abb82 <CSL_bcdmaChanOpDecChanStats+0x32> @ imm = #-0x2
700abb82: 9801         	ldr	r0, [sp, #0x4]
700abb84: 2802         	cmp	r0, #0x2
700abb86: d044         	beq	0x700abc12 <CSL_bcdmaChanOpDecChanStats+0xc2> @ imm = #0x88
700abb88: e065         	b	0x700abc56 <CSL_bcdmaChanOpDecChanStats+0x106> @ imm = #0xca
700abb8a: 9807         	ldr	r0, [sp, #0x1c]
700abb8c: 6880         	ldr	r0, [r0, #0x8]
700abb8e: 9905         	ldr	r1, [sp, #0x14]
700abb90: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abb94: f500 6080    	add.w	r0, r0, #0x400
700abb98: 9902         	ldr	r1, [sp, #0x8]
700abb9a: 6809         	ldr	r1, [r1]
700abb9c: f009 ff40    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x9e80
700abba0: 9807         	ldr	r0, [sp, #0x1c]
700abba2: 6880         	ldr	r0, [r0, #0x8]
700abba4: 9905         	ldr	r1, [sp, #0x14]
700abba6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abbaa: f500 6081    	add.w	r0, r0, #0x408
700abbae: 9902         	ldr	r1, [sp, #0x8]
700abbb0: 6849         	ldr	r1, [r1, #0x4]
700abbb2: f009 ff35    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x9e6a
700abbb6: 9807         	ldr	r0, [sp, #0x1c]
700abbb8: 6880         	ldr	r0, [r0, #0x8]
700abbba: 9905         	ldr	r1, [sp, #0x14]
700abbbc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abbc0: f500 6082    	add.w	r0, r0, #0x410
700abbc4: 9902         	ldr	r1, [sp, #0x8]
700abbc6: 6889         	ldr	r1, [r1, #0x8]
700abbc8: f009 ff2a    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x9e54
700abbcc: e047         	b	0x700abc5e <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x8e
700abbce: 9807         	ldr	r0, [sp, #0x1c]
700abbd0: 6900         	ldr	r0, [r0, #0x10]
700abbd2: 9905         	ldr	r1, [sp, #0x14]
700abbd4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abbd8: f500 6080    	add.w	r0, r0, #0x400
700abbdc: 9902         	ldr	r1, [sp, #0x8]
700abbde: 6809         	ldr	r1, [r1]
700abbe0: f009 ff1e    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x9e3c
700abbe4: 9807         	ldr	r0, [sp, #0x1c]
700abbe6: 6900         	ldr	r0, [r0, #0x10]
700abbe8: 9905         	ldr	r1, [sp, #0x14]
700abbea: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abbee: f500 6081    	add.w	r0, r0, #0x408
700abbf2: 9902         	ldr	r1, [sp, #0x8]
700abbf4: 6849         	ldr	r1, [r1, #0x4]
700abbf6: f009 ff13    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x9e26
700abbfa: 9807         	ldr	r0, [sp, #0x1c]
700abbfc: 6900         	ldr	r0, [r0, #0x10]
700abbfe: 9905         	ldr	r1, [sp, #0x14]
700abc00: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abc04: f500 6082    	add.w	r0, r0, #0x410
700abc08: 9902         	ldr	r1, [sp, #0x8]
700abc0a: 6889         	ldr	r1, [r1, #0x8]
700abc0c: f009 ff08    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x9e10
700abc10: e025         	b	0x700abc5e <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x4a
700abc12: 9807         	ldr	r0, [sp, #0x1c]
700abc14: 6980         	ldr	r0, [r0, #0x18]
700abc16: 9905         	ldr	r1, [sp, #0x14]
700abc18: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abc1c: f500 6080    	add.w	r0, r0, #0x400
700abc20: 9902         	ldr	r1, [sp, #0x8]
700abc22: 6809         	ldr	r1, [r1]
700abc24: f009 fefc    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x9df8
700abc28: 9807         	ldr	r0, [sp, #0x1c]
700abc2a: 6980         	ldr	r0, [r0, #0x18]
700abc2c: 9905         	ldr	r1, [sp, #0x14]
700abc2e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abc32: f500 6081    	add.w	r0, r0, #0x408
700abc36: 9902         	ldr	r1, [sp, #0x8]
700abc38: 68c9         	ldr	r1, [r1, #0xc]
700abc3a: f009 fef1    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x9de2
700abc3e: 9807         	ldr	r0, [sp, #0x1c]
700abc40: 6980         	ldr	r0, [r0, #0x18]
700abc42: 9905         	ldr	r1, [sp, #0x14]
700abc44: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abc48: f500 6082    	add.w	r0, r0, #0x410
700abc4c: 9902         	ldr	r1, [sp, #0x8]
700abc4e: 6909         	ldr	r1, [r1, #0x10]
700abc50: f009 fee6    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x9dcc
700abc54: e003         	b	0x700abc5e <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x6
700abc56: f06f 0001    	mvn	r0, #0x1
700abc5a: 9003         	str	r0, [sp, #0xc]
700abc5c: e7ff         	b	0x700abc5e <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #-0x2
700abc5e: e7ff         	b	0x700abc60 <CSL_bcdmaChanOpDecChanStats+0x110> @ imm = #-0x2
700abc60: 9803         	ldr	r0, [sp, #0xc]
700abc62: b008         	add	sp, #0x20
700abc64: bd80         	pop	{r7, pc}
		...
700abc6e: 0000         	movs	r0, r0

700abc70 <UART_divisorLatchWrite>:
700abc70: b580         	push	{r7, lr}
700abc72: b08c         	sub	sp, #0x30
700abc74: 900b         	str	r0, [sp, #0x2c]
700abc76: 910a         	str	r1, [sp, #0x28]
700abc78: 980b         	ldr	r0, [sp, #0x2c]
700abc7a: 21bf         	movs	r1, #0xbf
700abc7c: 9102         	str	r1, [sp, #0x8]
700abc7e: f007 f8c7    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x718e
700abc82: 9007         	str	r0, [sp, #0x1c]
700abc84: 980b         	ldr	r0, [sp, #0x2c]
700abc86: 3008         	adds	r0, #0x8
700abc88: 2110         	movs	r1, #0x10
700abc8a: 9103         	str	r1, [sp, #0xc]
700abc8c: 2204         	movs	r2, #0x4
700abc8e: 9204         	str	r2, [sp, #0x10]
700abc90: f009 fb7e    	bl	0x700b5390 <HW_RD_FIELD32_RAW> @ imm = #0x96fc
700abc94: 9903         	ldr	r1, [sp, #0xc]
700abc96: 9a04         	ldr	r2, [sp, #0x10]
700abc98: 9009         	str	r0, [sp, #0x24]
700abc9a: 980b         	ldr	r0, [sp, #0x2c]
700abc9c: 3008         	adds	r0, #0x8
700abc9e: 2301         	movs	r3, #0x1
700abca0: f008 fe5e    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x8cbc
700abca4: 980b         	ldr	r0, [sp, #0x2c]
700abca6: 300c         	adds	r0, #0xc
700abca8: 9907         	ldr	r1, [sp, #0x1c]
700abcaa: f009 ff19    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x9e32
700abcae: 980b         	ldr	r0, [sp, #0x2c]
700abcb0: 217f         	movs	r1, #0x7f
700abcb2: 9101         	str	r1, [sp, #0x4]
700abcb4: f007 f8ac    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x7158
700abcb8: 9903         	ldr	r1, [sp, #0xc]
700abcba: 9a04         	ldr	r2, [sp, #0x10]
700abcbc: 9007         	str	r0, [sp, #0x1c]
700abcbe: 980b         	ldr	r0, [sp, #0x2c]
700abcc0: 3004         	adds	r0, #0x4
700abcc2: f009 fb65    	bl	0x700b5390 <HW_RD_FIELD32_RAW> @ imm = #0x96ca
700abcc6: 9903         	ldr	r1, [sp, #0xc]
700abcc8: 9a04         	ldr	r2, [sp, #0x10]
700abcca: 9008         	str	r0, [sp, #0x20]
700abccc: 980b         	ldr	r0, [sp, #0x2c]
700abcce: 3004         	adds	r0, #0x4
700abcd0: 2300         	movs	r3, #0x0
700abcd2: f008 fe45    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x8c8a
700abcd6: 980b         	ldr	r0, [sp, #0x2c]
700abcd8: 300c         	adds	r0, #0xc
700abcda: 9907         	ldr	r1, [sp, #0x1c]
700abcdc: f009 ff00    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x9e00
700abce0: 9902         	ldr	r1, [sp, #0x8]
700abce2: 980b         	ldr	r0, [sp, #0x2c]
700abce4: f007 f894    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x7128
700abce8: 9007         	str	r0, [sp, #0x1c]
700abcea: 980b         	ldr	r0, [sp, #0x2c]
700abcec: f009 fef0    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x9de0
700abcf0: b2c0         	uxtb	r0, r0
700abcf2: 9005         	str	r0, [sp, #0x14]
700abcf4: 980b         	ldr	r0, [sp, #0x2c]
700abcf6: 3004         	adds	r0, #0x4
700abcf8: f009 feea    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x9dd4
700abcfc: f000 013f    	and	r1, r0, #0x3f
700abd00: 9805         	ldr	r0, [sp, #0x14]
700abd02: ea40 2001    	orr.w	r0, r0, r1, lsl #8
700abd06: 9005         	str	r0, [sp, #0x14]
700abd08: 980b         	ldr	r0, [sp, #0x2c]
700abd0a: 2107         	movs	r1, #0x7
700abd0c: f009 f8c8    	bl	0x700b4ea0 <UART_operatingModeSelect> @ imm = #0x9190
700abd10: 9006         	str	r0, [sp, #0x18]
700abd12: 980b         	ldr	r0, [sp, #0x2c]
700abd14: f89d 1028    	ldrb.w	r1, [sp, #0x28]
700abd18: f009 fee2    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x9dc4
700abd1c: 980b         	ldr	r0, [sp, #0x2c]
700abd1e: 3004         	adds	r0, #0x4
700abd20: 990a         	ldr	r1, [sp, #0x28]
700abd22: f3c1 2105    	ubfx	r1, r1, #0x8, #0x6
700abd26: f009 fedb    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x9db6
700abd2a: 980b         	ldr	r0, [sp, #0x2c]
700abd2c: 9906         	ldr	r1, [sp, #0x18]
700abd2e: f009 f8b7    	bl	0x700b4ea0 <UART_operatingModeSelect> @ imm = #0x916e
700abd32: 980b         	ldr	r0, [sp, #0x2c]
700abd34: 300c         	adds	r0, #0xc
700abd36: 9907         	ldr	r1, [sp, #0x1c]
700abd38: f009 fed2    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x9da4
700abd3c: 9901         	ldr	r1, [sp, #0x4]
700abd3e: 980b         	ldr	r0, [sp, #0x2c]
700abd40: f007 f866    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x70cc
700abd44: 9903         	ldr	r1, [sp, #0xc]
700abd46: 9a04         	ldr	r2, [sp, #0x10]
700abd48: 9007         	str	r0, [sp, #0x1c]
700abd4a: 980b         	ldr	r0, [sp, #0x2c]
700abd4c: 3004         	adds	r0, #0x4
700abd4e: 9b08         	ldr	r3, [sp, #0x20]
700abd50: f008 fe06    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x8c0c
700abd54: 980b         	ldr	r0, [sp, #0x2c]
700abd56: 300c         	adds	r0, #0xc
700abd58: 9907         	ldr	r1, [sp, #0x1c]
700abd5a: f009 fec1    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x9d82
700abd5e: 9902         	ldr	r1, [sp, #0x8]
700abd60: 980b         	ldr	r0, [sp, #0x2c]
700abd62: f007 f855    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x70aa
700abd66: 9903         	ldr	r1, [sp, #0xc]
700abd68: 9a04         	ldr	r2, [sp, #0x10]
700abd6a: 9007         	str	r0, [sp, #0x1c]
700abd6c: 980b         	ldr	r0, [sp, #0x2c]
700abd6e: 3008         	adds	r0, #0x8
700abd70: 9b09         	ldr	r3, [sp, #0x24]
700abd72: f008 fdf5    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x8bea
700abd76: 980b         	ldr	r0, [sp, #0x2c]
700abd78: 300c         	adds	r0, #0xc
700abd7a: 9907         	ldr	r1, [sp, #0x1c]
700abd7c: f009 feb0    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x9d60
700abd80: 9805         	ldr	r0, [sp, #0x14]
700abd82: b00c         	add	sp, #0x30
700abd84: bd80         	pop	{r7, pc}
		...
700abd8e: 0000         	movs	r0, r0

700abd90 <_ntoa_long>:
700abd90: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700abd94: b098         	sub	sp, #0x60
700abd96: 4684         	mov	r12, r0
700abd98: 9823         	ldr	r0, [sp, #0x8c]
700abd9a: 9822         	ldr	r0, [sp, #0x88]
700abd9c: 9821         	ldr	r0, [sp, #0x84]
700abd9e: 9820         	ldr	r0, [sp, #0x80]
700abda0: 981f         	ldr	r0, [sp, #0x7c]
700abda2: f8dd e078    	ldr.w	lr, [sp, #0x78]
700abda6: f8cd c05c    	str.w	r12, [sp, #0x5c]
700abdaa: 9116         	str	r1, [sp, #0x58]
700abdac: 9215         	str	r2, [sp, #0x54]
700abdae: 9314         	str	r3, [sp, #0x50]
700abdb0: f88d 004f    	strb.w	r0, [sp, #0x4f]
700abdb4: 2000         	movs	r0, #0x0
700abdb6: 900a         	str	r0, [sp, #0x28]
700abdb8: 981e         	ldr	r0, [sp, #0x78]
700abdba: b928         	cbnz	r0, 0x700abdc8 <_ntoa_long+0x38> @ imm = #0xa
700abdbc: e7ff         	b	0x700abdbe <_ntoa_long+0x2e> @ imm = #-0x2
700abdbe: 9823         	ldr	r0, [sp, #0x8c]
700abdc0: f020 0010    	bic	r0, r0, #0x10
700abdc4: 9023         	str	r0, [sp, #0x8c]
700abdc6: e7ff         	b	0x700abdc8 <_ntoa_long+0x38> @ imm = #-0x2
700abdc8: f89d 008d    	ldrb.w	r0, [sp, #0x8d]
700abdcc: 0740         	lsls	r0, r0, #0x1d
700abdce: 2800         	cmp	r0, #0x0
700abdd0: d504         	bpl	0x700abddc <_ntoa_long+0x4c> @ imm = #0x8
700abdd2: e7ff         	b	0x700abdd4 <_ntoa_long+0x44> @ imm = #-0x2
700abdd4: 981e         	ldr	r0, [sp, #0x78]
700abdd6: 2800         	cmp	r0, #0x0
700abdd8: d03f         	beq	0x700abe5a <_ntoa_long+0xca> @ imm = #0x7e
700abdda: e7ff         	b	0x700abddc <_ntoa_long+0x4c> @ imm = #-0x2
700abddc: e7ff         	b	0x700abdde <_ntoa_long+0x4e> @ imm = #-0x2
700abdde: 9a1e         	ldr	r2, [sp, #0x78]
700abde0: 9920         	ldr	r1, [sp, #0x80]
700abde2: fbb2 f0f1    	udiv	r0, r2, r1
700abde6: fb00 2011    	mls	r0, r0, r1, r2
700abdea: f88d 0027    	strb.w	r0, [sp, #0x27]
700abdee: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700abdf2: 2809         	cmp	r0, #0x9
700abdf4: dc05         	bgt	0x700abe02 <_ntoa_long+0x72> @ imm = #0xa
700abdf6: e7ff         	b	0x700abdf8 <_ntoa_long+0x68> @ imm = #-0x2
700abdf8: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700abdfc: 3030         	adds	r0, #0x30
700abdfe: 9008         	str	r0, [sp, #0x20]
700abe00: e00c         	b	0x700abe1c <_ntoa_long+0x8c> @ imm = #0x18
700abe02: f89d 008c    	ldrb.w	r0, [sp, #0x8c]
700abe06: 0681         	lsls	r1, r0, #0x1a
700abe08: 2061         	movs	r0, #0x61
700abe0a: 2900         	cmp	r1, #0x0
700abe0c: bf48         	it	mi
700abe0e: 2041         	movmi	r0, #0x41
700abe10: f89d 1027    	ldrb.w	r1, [sp, #0x27]
700abe14: 4408         	add	r0, r1
700abe16: 380a         	subs	r0, #0xa
700abe18: 9008         	str	r0, [sp, #0x20]
700abe1a: e7ff         	b	0x700abe1c <_ntoa_long+0x8c> @ imm = #-0x2
700abe1c: 9808         	ldr	r0, [sp, #0x20]
700abe1e: 9a0a         	ldr	r2, [sp, #0x28]
700abe20: 1c51         	adds	r1, r2, #0x1
700abe22: 910a         	str	r1, [sp, #0x28]
700abe24: f10d 012f    	add.w	r1, sp, #0x2f
700abe28: 5488         	strb	r0, [r1, r2]
700abe2a: 9920         	ldr	r1, [sp, #0x80]
700abe2c: 981e         	ldr	r0, [sp, #0x78]
700abe2e: fbb0 f0f1    	udiv	r0, r0, r1
700abe32: 901e         	str	r0, [sp, #0x78]
700abe34: e7ff         	b	0x700abe36 <_ntoa_long+0xa6> @ imm = #-0x2
700abe36: 991e         	ldr	r1, [sp, #0x78]
700abe38: 2000         	movs	r0, #0x0
700abe3a: 9007         	str	r0, [sp, #0x1c]
700abe3c: b139         	cbz	r1, 0x700abe4e <_ntoa_long+0xbe> @ imm = #0xe
700abe3e: e7ff         	b	0x700abe40 <_ntoa_long+0xb0> @ imm = #-0x2
700abe40: 990a         	ldr	r1, [sp, #0x28]
700abe42: 2000         	movs	r0, #0x0
700abe44: 2920         	cmp	r1, #0x20
700abe46: bf38         	it	lo
700abe48: 2001         	movlo	r0, #0x1
700abe4a: 9007         	str	r0, [sp, #0x1c]
700abe4c: e7ff         	b	0x700abe4e <_ntoa_long+0xbe> @ imm = #-0x2
700abe4e: 9807         	ldr	r0, [sp, #0x1c]
700abe50: 07c0         	lsls	r0, r0, #0x1f
700abe52: 2800         	cmp	r0, #0x0
700abe54: d1c3         	bne	0x700abdde <_ntoa_long+0x4e> @ imm = #-0x7a
700abe56: e7ff         	b	0x700abe58 <_ntoa_long+0xc8> @ imm = #-0x2
700abe58: e7ff         	b	0x700abe5a <_ntoa_long+0xca> @ imm = #-0x2
700abe5a: 9817         	ldr	r0, [sp, #0x5c]
700abe5c: 9916         	ldr	r1, [sp, #0x58]
700abe5e: 9a15         	ldr	r2, [sp, #0x54]
700abe60: 9b14         	ldr	r3, [sp, #0x50]
700abe62: f8dd c028    	ldr.w	r12, [sp, #0x28]
700abe66: 9d20         	ldr	r5, [sp, #0x80]
700abe68: 9e21         	ldr	r6, [sp, #0x84]
700abe6a: 9f22         	ldr	r7, [sp, #0x88]
700abe6c: f8dd 808c    	ldr.w	r8, [sp, #0x8c]
700abe70: f89d 404f    	ldrb.w	r4, [sp, #0x4f]
700abe74: 46ee         	mov	lr, sp
700abe76: f8ce 8018    	str.w	r8, [lr, #0x18]
700abe7a: f8ce 7014    	str.w	r7, [lr, #0x14]
700abe7e: f8ce 6010    	str.w	r6, [lr, #0x10]
700abe82: f8ce 500c    	str.w	r5, [lr, #0xc]
700abe86: f004 0401    	and	r4, r4, #0x1
700abe8a: f8ce 4008    	str.w	r4, [lr, #0x8]
700abe8e: f8ce c004    	str.w	r12, [lr, #0x4]
700abe92: f10d 0c2f    	add.w	r12, sp, #0x2f
700abe96: f8ce c000    	str.w	r12, [lr]
700abe9a: f7f9 fc59    	bl	0x700a5750 <_ntoa_format> @ imm = #-0x674e
700abe9e: b018         	add	sp, #0x60
700abea0: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}

700abea4 <_tx_thread_context_restore>:
700abea4: f10c0080     	cpsid	i
700abea8: e59f30ec     	ldr	r3, [pc, #0xec]         @ 0x700abf9c <__tx_thread_idle_system_restore+0xc>
700abeac: e5932000     	ldr	r2, [r3]
700abeb0: e2422001     	sub	r2, r2, #1
700abeb4: e5832000     	str	r2, [r3]
700abeb8: e3520000     	cmp	r2, #0
700abebc: 0a000003     	beq	0x700abed0 <__tx_thread_not_nested_restore> @ imm = #0xc
700abec0: e8bd5401     	pop	{r0, r10, r12, lr}
700abec4: e16ff000     	msr	SPSR_fsxc, r0
700abec8: e8bd000f     	pop	{r0, r1, r2, r3}
700abecc: e1b0f00e     	movs	pc, lr

700abed0 <__tx_thread_not_nested_restore>:
700abed0: e59f10c8     	ldr	r1, [pc, #0xc8]         @ 0x700abfa0 <__tx_thread_idle_system_restore+0x10>
700abed4: e5910000     	ldr	r0, [r1]
700abed8: e3500000     	cmp	r0, #0
700abedc: 0a00002b     	beq	0x700abf90 <__tx_thread_idle_system_restore> @ imm = #0xac
700abee0: e59f30bc     	ldr	r3, [pc, #0xbc]         @ 0x700abfa4 <__tx_thread_idle_system_restore+0x14>
700abee4: e5932000     	ldr	r2, [r3]
700abee8: e3520000     	cmp	r2, #0
700abeec: 1a000003     	bne	0x700abf00 <__tx_thread_no_preempt_restore> @ imm = #0xc
700abef0: e59f30b0     	ldr	r3, [pc, #0xb0]         @ 0x700abfa8 <__tx_thread_idle_system_restore+0x18>
700abef4: e5932000     	ldr	r2, [r3]
700abef8: e1500002     	cmp	r0, r2
700abefc: 1a000003     	bne	0x700abf10 <__tx_thread_preempt_restore> @ imm = #0xc

700abf00 <__tx_thread_no_preempt_restore>:
700abf00: e8bd5401     	pop	{r0, r10, r12, lr}
700abf04: e16ff000     	msr	SPSR_fsxc, r0
700abf08: e8bd000f     	pop	{r0, r1, r2, r3}
700abf0c: e1b0f00e     	movs	pc, lr

700abf10 <__tx_thread_preempt_restore>:
700abf10: e8bd5408     	pop	{r3, r10, r12, lr}
700abf14: e1a0100e     	mov	r1, lr
700abf18: e3a0209f     	mov	r2, #159
700abf1c: e121f002     	msr	CPSR_c, r2
700abf20: e92d0008     	stmdb	sp!, {r3}
700abf24: e92d0002     	stmdb	sp!, {r1}
700abf28: e92d5ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, r12, lr}
700abf2c: e1a04003     	mov	r4, r3
700abf30: e3a02092     	mov	r2, #146
700abf34: e121f002     	msr	CPSR_c, r2
700abf38: e8bd000f     	pop	{r0, r1, r2, r3}
700abf3c: e3a0509f     	mov	r5, #159
700abf40: e121f005     	msr	CPSR_c, r5
700abf44: e92d000f     	push	{r0, r1, r2, r3}
700abf48: e59f1050     	ldr	r1, [pc, #0x50]         @ 0x700abfa0 <__tx_thread_idle_system_restore+0x10>
700abf4c: e5910000     	ldr	r0, [r1]
700abf50: eef12a10     	vmrs	r2, fpscr
700abf54: e52d2004     	str	r2, [sp, #-0x4]!
700abf58: ed2d0b20     	vpush	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700abf5c: e3a03001     	mov	r3, #1
700abf60: e92d0008     	stmdb	sp!, {r3}
700abf64: e580d008     	str	sp, [r0, #0x8]
700abf68: e59f303c     	ldr	r3, [pc, #0x3c]         @ 0x700abfac <__tx_thread_idle_system_restore+0x1c>
700abf6c: e5932000     	ldr	r2, [r3]
700abf70: e3520000     	cmp	r2, #0
700abf74: 0a000002     	beq	0x700abf84 <__tx_thread_dont_save_ts> @ imm = #0x8
700abf78: e5802018     	str	r2, [r0, #0x18]
700abf7c: e3a02000     	mov	r2, #0
700abf80: e5832000     	str	r2, [r3]

700abf84 <__tx_thread_dont_save_ts>:
700abf84: e3a00000     	mov	r0, #0
700abf88: e5810000     	str	r0, [r1]
700abf8c: ea001380     	b	0x700b0d94 <_tx_thread_schedule> @ imm = #0x4e00

700abf90 <__tx_thread_idle_system_restore>:
700abf90: e3a0009f     	mov	r0, #159
700abf94: e121f000     	msr	CPSR_c, r0
700abf98: ea00137d     	b	0x700b0d94 <_tx_thread_schedule> @ imm = #0x4df4
700abf9c: 68 8a 0b 70  	.word	0x700b8a68
700abfa0: ec ac 08 70  	.word	0x7008acec
700abfa4: fc ac 08 70  	.word	0x7008acfc
700abfa8: f0 ac 08 70  	.word	0x7008acf0
700abfac: 24 ad 08 70  	.word	0x7008ad24

700abfb0 <tm_isr_message_handler>:
; {
700abfb0: b570         	push	{r4, r5, r6, lr}
;    tm_isr_counter++;
700abfb2: f648 209c    	movw	r0, #0x8a9c
;    message[1] = isr_message_counter;
700abfb6: f648 2594    	movw	r5, #0x8a94
;    tm_isr_counter++;
700abfba: f2c7 000b    	movt	r0, #0x700b
;    message[1] = isr_message_counter;
700abfbe: f2c7 050b    	movt	r5, #0x700b
;    message[0] = 1;
700abfc2: f64a 16b4    	movw	r6, #0xa9b4
700abfc6: f2c7 0608    	movt	r6, #0x7008
;    tm_isr_counter++;
700abfca: 6801         	ldr	r1, [r0]
700abfcc: 3101         	adds	r1, #0x1
700abfce: 6001         	str	r1, [r0]
700abfd0: 2101         	movs	r1, #0x1
;    message[1] = isr_message_counter;
700abfd2: 682a         	ldr	r2, [r5]
700abfd4: 2000         	movs	r0, #0x0
;    message[0] = 1;
700abfd6: e9c6 1200    	strd	r1, r2, [r6]
700abfda: bf00         	nop
700abfdc: bf00         	nop
700abfde: bf00         	nop
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700abfe0: 6829         	ldr	r1, [r5]
700abfe2: f200 33eb    	addw	r3, r0, #0x3eb
700abfe6: 682a         	ldr	r2, [r5]
;    for (i = 2; i < MESSAGE_SIZE - 1; i++)
700abfe8: 281b         	cmp	r0, #0x1b
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700abfea: eb01 0181    	add.w	r1, r1, r1, lsl #2
700abfee: eb02 0282    	add.w	r2, r2, r2, lsl #2
700abff2: eb03 0141    	add.w	r1, r3, r1, lsl #1
700abff6: f1a1 0401    	sub.w	r4, r1, #0x1
700abffa: eb06 0180    	add.w	r1, r6, r0, lsl #2
700abffe: eb03 0242    	add.w	r2, r3, r2, lsl #1
700ac002: e9c1 4202    	strd	r4, r2, [r1, #8]
;    for (i = 2; i < MESSAGE_SIZE - 1; i++)
700ac006: d009         	beq	0x700ac01c <tm_isr_message_handler+0x6c> @ imm = #0x12
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700ac008: 682a         	ldr	r2, [r5]
700ac00a: eb02 0282    	add.w	r2, r2, r2, lsl #2
700ac00e: eb00 0242    	add.w	r2, r0, r2, lsl #1
700ac012: 3003         	adds	r0, #0x3
700ac014: f502 727b    	add.w	r2, r2, #0x3ec
700ac018: 610a         	str	r2, [r1, #0x10]
700ac01a: e7e1         	b	0x700abfe0 <tm_isr_message_handler+0x30> @ imm = #-0x3e
;       checksum += msg[i];
700ac01c: e896 0007    	ldm.w	r6, {r0, r1, r2}
700ac020: 4408         	add	r0, r1
700ac022: 68f1         	ldr	r1, [r6, #0xc]
700ac024: 4410         	add	r0, r2
700ac026: 6932         	ldr	r2, [r6, #0x10]
700ac028: 4408         	add	r0, r1
700ac02a: 6971         	ldr	r1, [r6, #0x14]
700ac02c: 4410         	add	r0, r2
700ac02e: 69b2         	ldr	r2, [r6, #0x18]
700ac030: 4408         	add	r0, r1
700ac032: 69f1         	ldr	r1, [r6, #0x1c]
700ac034: 4410         	add	r0, r2
700ac036: 6a32         	ldr	r2, [r6, #0x20]
700ac038: 4408         	add	r0, r1
700ac03a: 6a71         	ldr	r1, [r6, #0x24]
700ac03c: 4410         	add	r0, r2
700ac03e: 6ab2         	ldr	r2, [r6, #0x28]
700ac040: 4408         	add	r0, r1
700ac042: 6af1         	ldr	r1, [r6, #0x2c]
700ac044: 4410         	add	r0, r2
700ac046: 6b32         	ldr	r2, [r6, #0x30]
700ac048: 4408         	add	r0, r1
700ac04a: 6b71         	ldr	r1, [r6, #0x34]
700ac04c: 4410         	add	r0, r2
700ac04e: 6bb2         	ldr	r2, [r6, #0x38]
700ac050: 4408         	add	r0, r1
700ac052: 6bf1         	ldr	r1, [r6, #0x3c]
700ac054: 4410         	add	r0, r2
700ac056: 6c32         	ldr	r2, [r6, #0x40]
700ac058: 4408         	add	r0, r1
700ac05a: 6c71         	ldr	r1, [r6, #0x44]
700ac05c: 4410         	add	r0, r2
700ac05e: 6cb2         	ldr	r2, [r6, #0x48]
700ac060: 4408         	add	r0, r1
700ac062: 6cf1         	ldr	r1, [r6, #0x4c]
700ac064: 4410         	add	r0, r2
700ac066: 6d32         	ldr	r2, [r6, #0x50]
700ac068: 4408         	add	r0, r1
700ac06a: 6d71         	ldr	r1, [r6, #0x54]
700ac06c: 4410         	add	r0, r2
700ac06e: 6db2         	ldr	r2, [r6, #0x58]
700ac070: 4408         	add	r0, r1
700ac072: 6df1         	ldr	r1, [r6, #0x5c]
700ac074: 4410         	add	r0, r2
700ac076: 6e32         	ldr	r2, [r6, #0x60]
700ac078: 4408         	add	r0, r1
700ac07a: 6e71         	ldr	r1, [r6, #0x64]
700ac07c: 4410         	add	r0, r2
700ac07e: 6eb2         	ldr	r2, [r6, #0x68]
700ac080: 4408         	add	r0, r1
700ac082: 6ef1         	ldr	r1, [r6, #0x6c]
700ac084: 4410         	add	r0, r2
700ac086: 6f32         	ldr	r2, [r6, #0x70]
700ac088: 4408         	add	r0, r1
700ac08a: 6f71         	ldr	r1, [r6, #0x74]
700ac08c: 4410         	add	r0, r2
700ac08e: 6fb2         	ldr	r2, [r6, #0x78]
700ac090: 4408         	add	r0, r1
;    tm_pmu_profile_start(pmu_send_names[isr_message_counter]);
700ac092: f24a 3188    	movw	r1, #0xa388
700ac096: f2c7 0108    	movt	r1, #0x7008
;       checksum += msg[i];
700ac09a: 4410         	add	r0, r2
;    message[MESSAGE_SIZE - 1] = compute_checksum(message, MESSAGE_SIZE - 1);
700ac09c: 67f0         	str	r0, [r6, #0x7c]
;    tm_pmu_profile_start(pmu_send_names[isr_message_counter]);
700ac09e: 6828         	ldr	r0, [r5]
700ac0a0: eb01 1000    	add.w	r0, r1, r0, lsl #4
700ac0a4: f009 fdfc    	bl	0x700b5ca0 <tm_pmu_profile_start> @ imm = #0x9bf8
;    tm_queue_send_from_isr(0, message);
700ac0a8: 4631         	mov	r1, r6
700ac0aa: 2000         	movs	r0, #0x0
700ac0ac: f009 f948    	bl	0x700b5340 <tm_queue_send_from_isr> @ imm = #0x9290
;    isr_message_counter++; /* Prepare for next iteration */
700ac0b0: 6828         	ldr	r0, [r5]
700ac0b2: 3001         	adds	r0, #0x1
700ac0b4: 6028         	str	r0, [r5]
; }
700ac0b6: bd70         	pop	{r4, r5, r6, pc}
		...

700ac0c0 <Udma_eventCheckParams>:
700ac0c0: b084         	sub	sp, #0x10
700ac0c2: 9003         	str	r0, [sp, #0xc]
700ac0c4: 9102         	str	r1, [sp, #0x8]
700ac0c6: 2000         	movs	r0, #0x0
700ac0c8: 9001         	str	r0, [sp, #0x4]
700ac0ca: 9802         	ldr	r0, [sp, #0x8]
700ac0cc: 6840         	ldr	r0, [r0, #0x4]
700ac0ce: 2801         	cmp	r0, #0x1
700ac0d0: d109         	bne	0x700ac0e6 <Udma_eventCheckParams+0x26> @ imm = #0x12
700ac0d2: e7ff         	b	0x700ac0d4 <Udma_eventCheckParams+0x14> @ imm = #-0x2
700ac0d4: 9802         	ldr	r0, [sp, #0x8]
700ac0d6: 6900         	ldr	r0, [r0, #0x10]
700ac0d8: b120         	cbz	r0, 0x700ac0e4 <Udma_eventCheckParams+0x24> @ imm = #0x8
700ac0da: e7ff         	b	0x700ac0dc <Udma_eventCheckParams+0x1c> @ imm = #-0x2
700ac0dc: f06f 0002    	mvn	r0, #0x2
700ac0e0: 9001         	str	r0, [sp, #0x4]
700ac0e2: e7ff         	b	0x700ac0e4 <Udma_eventCheckParams+0x24> @ imm = #-0x2
700ac0e4: e7ff         	b	0x700ac0e6 <Udma_eventCheckParams+0x26> @ imm = #-0x2
700ac0e6: 9802         	ldr	r0, [sp, #0x8]
700ac0e8: 6840         	ldr	r0, [r0, #0x4]
700ac0ea: 2802         	cmp	r0, #0x2
700ac0ec: d126         	bne	0x700ac13c <Udma_eventCheckParams+0x7c> @ imm = #0x4c
700ac0ee: e7ff         	b	0x700ac0f0 <Udma_eventCheckParams+0x30> @ imm = #-0x2
700ac0f0: 9802         	ldr	r0, [sp, #0x8]
700ac0f2: 6900         	ldr	r0, [r0, #0x10]
700ac0f4: b308         	cbz	r0, 0x700ac13a <Udma_eventCheckParams+0x7a> @ imm = #0x42
700ac0f6: e7ff         	b	0x700ac0f8 <Udma_eventCheckParams+0x38> @ imm = #-0x2
700ac0f8: 9802         	ldr	r0, [sp, #0x8]
700ac0fa: 6900         	ldr	r0, [r0, #0x10]
700ac0fc: 9000         	str	r0, [sp]
700ac0fe: 9800         	ldr	r0, [sp]
700ac100: 69c0         	ldr	r0, [r0, #0x1c]
700ac102: b140         	cbz	r0, 0x700ac116 <Udma_eventCheckParams+0x56> @ imm = #0x10
700ac104: e7ff         	b	0x700ac106 <Udma_eventCheckParams+0x46> @ imm = #-0x2
700ac106: 9802         	ldr	r0, [sp, #0x8]
700ac108: 6940         	ldr	r0, [r0, #0x14]
700ac10a: b920         	cbnz	r0, 0x700ac116 <Udma_eventCheckParams+0x56> @ imm = #0x8
700ac10c: e7ff         	b	0x700ac10e <Udma_eventCheckParams+0x4e> @ imm = #-0x2
700ac10e: f06f 0002    	mvn	r0, #0x2
700ac112: 9001         	str	r0, [sp, #0x4]
700ac114: e7ff         	b	0x700ac116 <Udma_eventCheckParams+0x56> @ imm = #-0x2
700ac116: 9800         	ldr	r0, [sp]
700ac118: 69c0         	ldr	r0, [r0, #0x1c]
700ac11a: b968         	cbnz	r0, 0x700ac138 <Udma_eventCheckParams+0x78> @ imm = #0x1a
700ac11c: e7ff         	b	0x700ac11e <Udma_eventCheckParams+0x5e> @ imm = #-0x2
700ac11e: 9802         	ldr	r0, [sp, #0x8]
700ac120: 6940         	ldr	r0, [r0, #0x14]
700ac122: b148         	cbz	r0, 0x700ac138 <Udma_eventCheckParams+0x78> @ imm = #0x12
700ac124: e7ff         	b	0x700ac126 <Udma_eventCheckParams+0x66> @ imm = #-0x2
700ac126: 9800         	ldr	r0, [sp]
700ac128: 6880         	ldr	r0, [r0, #0x8]
700ac12a: 2805         	cmp	r0, #0x5
700ac12c: d004         	beq	0x700ac138 <Udma_eventCheckParams+0x78> @ imm = #0x8
700ac12e: e7ff         	b	0x700ac130 <Udma_eventCheckParams+0x70> @ imm = #-0x2
700ac130: f06f 0002    	mvn	r0, #0x2
700ac134: 9001         	str	r0, [sp, #0x4]
700ac136: e7ff         	b	0x700ac138 <Udma_eventCheckParams+0x78> @ imm = #-0x2
700ac138: e7ff         	b	0x700ac13a <Udma_eventCheckParams+0x7a> @ imm = #-0x2
700ac13a: e7ff         	b	0x700ac13c <Udma_eventCheckParams+0x7c> @ imm = #-0x2
700ac13c: 9802         	ldr	r0, [sp, #0x8]
700ac13e: 6800         	ldr	r0, [r0]
700ac140: 2801         	cmp	r0, #0x1
700ac142: d00f         	beq	0x700ac164 <Udma_eventCheckParams+0xa4> @ imm = #0x1e
700ac144: e7ff         	b	0x700ac146 <Udma_eventCheckParams+0x86> @ imm = #-0x2
700ac146: 9802         	ldr	r0, [sp, #0x8]
700ac148: 6800         	ldr	r0, [r0]
700ac14a: 2806         	cmp	r0, #0x6
700ac14c: d00a         	beq	0x700ac164 <Udma_eventCheckParams+0xa4> @ imm = #0x14
700ac14e: e7ff         	b	0x700ac150 <Udma_eventCheckParams+0x90> @ imm = #-0x2
700ac150: 9802         	ldr	r0, [sp, #0x8]
700ac152: 6800         	ldr	r0, [r0]
700ac154: 2802         	cmp	r0, #0x2
700ac156: d005         	beq	0x700ac164 <Udma_eventCheckParams+0xa4> @ imm = #0xa
700ac158: e7ff         	b	0x700ac15a <Udma_eventCheckParams+0x9a> @ imm = #-0x2
700ac15a: 9802         	ldr	r0, [sp, #0x8]
700ac15c: 6800         	ldr	r0, [r0]
700ac15e: 2803         	cmp	r0, #0x3
700ac160: d109         	bne	0x700ac176 <Udma_eventCheckParams+0xb6> @ imm = #0x12
700ac162: e7ff         	b	0x700ac164 <Udma_eventCheckParams+0xa4> @ imm = #-0x2
700ac164: 9802         	ldr	r0, [sp, #0x8]
700ac166: 6880         	ldr	r0, [r0, #0x8]
700ac168: b920         	cbnz	r0, 0x700ac174 <Udma_eventCheckParams+0xb4> @ imm = #0x8
700ac16a: e7ff         	b	0x700ac16c <Udma_eventCheckParams+0xac> @ imm = #-0x2
700ac16c: f06f 0002    	mvn	r0, #0x2
700ac170: 9001         	str	r0, [sp, #0x4]
700ac172: e7ff         	b	0x700ac174 <Udma_eventCheckParams+0xb4> @ imm = #-0x2
700ac174: e7ff         	b	0x700ac176 <Udma_eventCheckParams+0xb6> @ imm = #-0x2
700ac176: 9802         	ldr	r0, [sp, #0x8]
700ac178: 6800         	ldr	r0, [r0]
700ac17a: 2804         	cmp	r0, #0x4
700ac17c: d109         	bne	0x700ac192 <Udma_eventCheckParams+0xd2> @ imm = #0x12
700ac17e: e7ff         	b	0x700ac180 <Udma_eventCheckParams+0xc0> @ imm = #-0x2
700ac180: 9802         	ldr	r0, [sp, #0x8]
700ac182: 68c0         	ldr	r0, [r0, #0xc]
700ac184: b920         	cbnz	r0, 0x700ac190 <Udma_eventCheckParams+0xd0> @ imm = #0x8
700ac186: e7ff         	b	0x700ac188 <Udma_eventCheckParams+0xc8> @ imm = #-0x2
700ac188: f06f 0002    	mvn	r0, #0x2
700ac18c: 9001         	str	r0, [sp, #0x4]
700ac18e: e7ff         	b	0x700ac190 <Udma_eventCheckParams+0xd0> @ imm = #-0x2
700ac190: e7ff         	b	0x700ac192 <Udma_eventCheckParams+0xd2> @ imm = #-0x2
700ac192: 9802         	ldr	r0, [sp, #0x8]
700ac194: 6800         	ldr	r0, [r0]
700ac196: 2805         	cmp	r0, #0x5
700ac198: d112         	bne	0x700ac1c0 <Udma_eventCheckParams+0x100> @ imm = #0x24
700ac19a: e7ff         	b	0x700ac19c <Udma_eventCheckParams+0xdc> @ imm = #-0x2
700ac19c: 9802         	ldr	r0, [sp, #0x8]
700ac19e: 6840         	ldr	r0, [r0, #0x4]
700ac1a0: 2802         	cmp	r0, #0x2
700ac1a2: d004         	beq	0x700ac1ae <Udma_eventCheckParams+0xee> @ imm = #0x8
700ac1a4: e7ff         	b	0x700ac1a6 <Udma_eventCheckParams+0xe6> @ imm = #-0x2
700ac1a6: f06f 0002    	mvn	r0, #0x2
700ac1aa: 9001         	str	r0, [sp, #0x4]
700ac1ac: e7ff         	b	0x700ac1ae <Udma_eventCheckParams+0xee> @ imm = #-0x2
700ac1ae: 9802         	ldr	r0, [sp, #0x8]
700ac1b0: 6900         	ldr	r0, [r0, #0x10]
700ac1b2: b120         	cbz	r0, 0x700ac1be <Udma_eventCheckParams+0xfe> @ imm = #0x8
700ac1b4: e7ff         	b	0x700ac1b6 <Udma_eventCheckParams+0xf6> @ imm = #-0x2
700ac1b6: f06f 0002    	mvn	r0, #0x2
700ac1ba: 9001         	str	r0, [sp, #0x4]
700ac1bc: e7ff         	b	0x700ac1be <Udma_eventCheckParams+0xfe> @ imm = #-0x2
700ac1be: e7ff         	b	0x700ac1c0 <Udma_eventCheckParams+0x100> @ imm = #-0x2
700ac1c0: 9801         	ldr	r0, [sp, #0x4]
700ac1c2: b004         	add	sp, #0x10
700ac1c4: 4770         	bx	lr
		...
700ac1ce: 0000         	movs	r0, r0

700ac1d0 <CSL_pktdmaTeardownChan>:
700ac1d0: b580         	push	{r7, lr}
700ac1d2: b088         	sub	sp, #0x20
700ac1d4: 4684         	mov	r12, r0
700ac1d6: 980a         	ldr	r0, [sp, #0x28]
700ac1d8: f8cd c01c    	str.w	r12, [sp, #0x1c]
700ac1dc: 9106         	str	r1, [sp, #0x18]
700ac1de: 9205         	str	r2, [sp, #0x14]
700ac1e0: f88d 3013    	strb.w	r3, [sp, #0x13]
700ac1e4: f88d 0012    	strb.w	r0, [sp, #0x12]
700ac1e8: 2000         	movs	r0, #0x0
700ac1ea: 9003         	str	r0, [sp, #0xc]
700ac1ec: 9807         	ldr	r0, [sp, #0x1c]
700ac1ee: b138         	cbz	r0, 0x700ac200 <CSL_pktdmaTeardownChan+0x30> @ imm = #0xe
700ac1f0: e7ff         	b	0x700ac1f2 <CSL_pktdmaTeardownChan+0x22> @ imm = #-0x2
700ac1f2: 9807         	ldr	r0, [sp, #0x1c]
700ac1f4: 9906         	ldr	r1, [sp, #0x18]
700ac1f6: 9a05         	ldr	r2, [sp, #0x14]
700ac1f8: f007 f902    	bl	0x700b3400 <CSL_pktdmaIsValidChanIdx> @ imm = #0x7204
700ac1fc: b920         	cbnz	r0, 0x700ac208 <CSL_pktdmaTeardownChan+0x38> @ imm = #0x8
700ac1fe: e7ff         	b	0x700ac200 <CSL_pktdmaTeardownChan+0x30> @ imm = #-0x2
700ac200: f04f 30ff    	mov.w	r0, #0xffffffff
700ac204: 9003         	str	r0, [sp, #0xc]
700ac206: e062         	b	0x700ac2ce <CSL_pktdmaTeardownChan+0xfe> @ imm = #0xc4
700ac208: 9807         	ldr	r0, [sp, #0x1c]
700ac20a: 9906         	ldr	r1, [sp, #0x18]
700ac20c: 9a05         	ldr	r2, [sp, #0x14]
700ac20e: f007 faf7    	bl	0x700b3800 <CSL_pktdmaIsChanEnabled> @ imm = #0x75ee
700ac212: 2800         	cmp	r0, #0x0
700ac214: d056         	beq	0x700ac2c4 <CSL_pktdmaTeardownChan+0xf4> @ imm = #0xac
700ac216: e7ff         	b	0x700ac218 <CSL_pktdmaTeardownChan+0x48> @ imm = #-0x2
700ac218: 9805         	ldr	r0, [sp, #0x14]
700ac21a: b9a8         	cbnz	r0, 0x700ac248 <CSL_pktdmaTeardownChan+0x78> @ imm = #0x2a
700ac21c: e7ff         	b	0x700ac21e <CSL_pktdmaTeardownChan+0x4e> @ imm = #-0x2
700ac21e: 9807         	ldr	r0, [sp, #0x1c]
700ac220: 6900         	ldr	r0, [r0, #0x10]
700ac222: 9906         	ldr	r1, [sp, #0x18]
700ac224: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ac228: f009 fc8a    	bl	0x700b5b40 <CSL_REG32_RD_RAW> @ imm = #0x9914
700ac22c: 9002         	str	r0, [sp, #0x8]
700ac22e: 9802         	ldr	r0, [sp, #0x8]
700ac230: f040 4080    	orr	r0, r0, #0x40000000
700ac234: 9002         	str	r0, [sp, #0x8]
700ac236: 9807         	ldr	r0, [sp, #0x1c]
700ac238: 6900         	ldr	r0, [r0, #0x10]
700ac23a: 9906         	ldr	r1, [sp, #0x18]
700ac23c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ac240: 9902         	ldr	r1, [sp, #0x8]
700ac242: f009 fbf5    	bl	0x700b5a30 <CSL_REG32_WR_RAW> @ imm = #0x97ea
700ac246: e014         	b	0x700ac272 <CSL_pktdmaTeardownChan+0xa2> @ imm = #0x28
700ac248: 9807         	ldr	r0, [sp, #0x1c]
700ac24a: 6940         	ldr	r0, [r0, #0x14]
700ac24c: 9906         	ldr	r1, [sp, #0x18]
700ac24e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ac252: f009 fc75    	bl	0x700b5b40 <CSL_REG32_RD_RAW> @ imm = #0x98ea
700ac256: 9002         	str	r0, [sp, #0x8]
700ac258: 9802         	ldr	r0, [sp, #0x8]
700ac25a: f040 4080    	orr	r0, r0, #0x40000000
700ac25e: 9002         	str	r0, [sp, #0x8]
700ac260: 9807         	ldr	r0, [sp, #0x1c]
700ac262: 6940         	ldr	r0, [r0, #0x14]
700ac264: 9906         	ldr	r1, [sp, #0x18]
700ac266: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ac26a: 9902         	ldr	r1, [sp, #0x8]
700ac26c: f009 fbe0    	bl	0x700b5a30 <CSL_REG32_WR_RAW> @ imm = #0x97c0
700ac270: e7ff         	b	0x700ac272 <CSL_pktdmaTeardownChan+0xa2> @ imm = #-0x2
700ac272: f89d 0012    	ldrb.w	r0, [sp, #0x12]
700ac276: 07c0         	lsls	r0, r0, #0x1f
700ac278: b318         	cbz	r0, 0x700ac2c2 <CSL_pktdmaTeardownChan+0xf2> @ imm = #0x46
700ac27a: e7ff         	b	0x700ac27c <CSL_pktdmaTeardownChan+0xac> @ imm = #-0x2
700ac27c: 2080         	movs	r0, #0x80
700ac27e: 9001         	str	r0, [sp, #0x4]
700ac280: e7ff         	b	0x700ac282 <CSL_pktdmaTeardownChan+0xb2> @ imm = #-0x2
700ac282: 9807         	ldr	r0, [sp, #0x1c]
700ac284: 9906         	ldr	r1, [sp, #0x18]
700ac286: 9a05         	ldr	r2, [sp, #0x14]
700ac288: f007 faba    	bl	0x700b3800 <CSL_pktdmaIsChanEnabled> @ imm = #0x7574
700ac28c: 4601         	mov	r1, r0
700ac28e: 2000         	movs	r0, #0x0
700ac290: 9000         	str	r0, [sp]
700ac292: b131         	cbz	r1, 0x700ac2a2 <CSL_pktdmaTeardownChan+0xd2> @ imm = #0xc
700ac294: e7ff         	b	0x700ac296 <CSL_pktdmaTeardownChan+0xc6> @ imm = #-0x2
700ac296: 9801         	ldr	r0, [sp, #0x4]
700ac298: 2800         	cmp	r0, #0x0
700ac29a: bf18         	it	ne
700ac29c: 2001         	movne	r0, #0x1
700ac29e: 9000         	str	r0, [sp]
700ac2a0: e7ff         	b	0x700ac2a2 <CSL_pktdmaTeardownChan+0xd2> @ imm = #-0x2
700ac2a2: 9800         	ldr	r0, [sp]
700ac2a4: 07c0         	lsls	r0, r0, #0x1f
700ac2a6: b120         	cbz	r0, 0x700ac2b2 <CSL_pktdmaTeardownChan+0xe2> @ imm = #0x8
700ac2a8: e7ff         	b	0x700ac2aa <CSL_pktdmaTeardownChan+0xda> @ imm = #-0x2
700ac2aa: 9801         	ldr	r0, [sp, #0x4]
700ac2ac: 3801         	subs	r0, #0x1
700ac2ae: 9001         	str	r0, [sp, #0x4]
700ac2b0: e7e7         	b	0x700ac282 <CSL_pktdmaTeardownChan+0xb2> @ imm = #-0x32
700ac2b2: 9801         	ldr	r0, [sp, #0x4]
700ac2b4: b920         	cbnz	r0, 0x700ac2c0 <CSL_pktdmaTeardownChan+0xf0> @ imm = #0x8
700ac2b6: e7ff         	b	0x700ac2b8 <CSL_pktdmaTeardownChan+0xe8> @ imm = #-0x2
700ac2b8: f04f 30ff    	mov.w	r0, #0xffffffff
700ac2bc: 9003         	str	r0, [sp, #0xc]
700ac2be: e7ff         	b	0x700ac2c0 <CSL_pktdmaTeardownChan+0xf0> @ imm = #-0x2
700ac2c0: e7ff         	b	0x700ac2c2 <CSL_pktdmaTeardownChan+0xf2> @ imm = #-0x2
700ac2c2: e003         	b	0x700ac2cc <CSL_pktdmaTeardownChan+0xfc> @ imm = #0x6
700ac2c4: f04f 30ff    	mov.w	r0, #0xffffffff
700ac2c8: 9003         	str	r0, [sp, #0xc]
700ac2ca: e7ff         	b	0x700ac2cc <CSL_pktdmaTeardownChan+0xfc> @ imm = #-0x2
700ac2cc: e7ff         	b	0x700ac2ce <CSL_pktdmaTeardownChan+0xfe> @ imm = #-0x2
700ac2ce: 9803         	ldr	r0, [sp, #0xc]
700ac2d0: b008         	add	sp, #0x20
700ac2d2: bd80         	pop	{r7, pc}
		...

700ac2e0 <UART_configInstance>:
700ac2e0: b580         	push	{r7, lr}
700ac2e2: b088         	sub	sp, #0x20
700ac2e4: 9007         	str	r0, [sp, #0x1c]
700ac2e6: 9807         	ldr	r0, [sp, #0x1c]
700ac2e8: 6800         	ldr	r0, [r0]
700ac2ea: 9006         	str	r0, [sp, #0x18]
700ac2ec: 9807         	ldr	r0, [sp, #0x1c]
700ac2ee: 6840         	ldr	r0, [r0, #0x4]
700ac2f0: 9001         	str	r0, [sp, #0x4]
700ac2f2: 9807         	ldr	r0, [sp, #0x1c]
700ac2f4: f007 fc8c    	bl	0x700b3c10 <UART_resetModule> @ imm = #0x7918
700ac2f8: 9801         	ldr	r0, [sp, #0x4]
700ac2fa: 6a00         	ldr	r0, [r0, #0x20]
700ac2fc: 2803         	cmp	r0, #0x3
700ac2fe: d10e         	bne	0x700ac31e <UART_configInstance+0x3e> @ imm = #0x1c
700ac300: e7ff         	b	0x700ac302 <UART_configInstance+0x22> @ imm = #-0x2
700ac302: 9801         	ldr	r0, [sp, #0x4]
700ac304: f890 1038    	ldrb.w	r1, [r0, #0x38]
700ac308: f890 003c    	ldrb.w	r0, [r0, #0x3c]
700ac30c: 0380         	lsls	r0, r0, #0xe
700ac30e: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700ac312: 2131         	movs	r1, #0x31
700ac314: f2c0 4140    	movt	r1, #0x440
700ac318: 4308         	orrs	r0, r1
700ac31a: 9005         	str	r0, [sp, #0x14]
700ac31c: e00d         	b	0x700ac33a <UART_configInstance+0x5a> @ imm = #0x1a
700ac31e: 9801         	ldr	r0, [sp, #0x4]
700ac320: f890 1038    	ldrb.w	r1, [r0, #0x38]
700ac324: f890 003c    	ldrb.w	r0, [r0, #0x3c]
700ac328: 0380         	lsls	r0, r0, #0xe
700ac32a: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700ac32e: 2130         	movs	r1, #0x30
700ac330: f2c0 4140    	movt	r1, #0x440
700ac334: 4308         	orrs	r0, r1
700ac336: 9005         	str	r0, [sp, #0x14]
700ac338: e7ff         	b	0x700ac33a <UART_configInstance+0x5a> @ imm = #-0x2
700ac33a: 9806         	ldr	r0, [sp, #0x18]
700ac33c: 9905         	ldr	r1, [sp, #0x14]
700ac33e: f7f8 ffbf    	bl	0x700a52c0 <UART_fifoConfig> @ imm = #-0x7082
700ac342: 9806         	ldr	r0, [sp, #0x18]
700ac344: 9901         	ldr	r1, [sp, #0x4]
700ac346: 6d09         	ldr	r1, [r1, #0x50]
700ac348: f009 f962    	bl	0x700b5610 <UART_timeGuardConfig> @ imm = #0x92c4
700ac34c: 9a01         	ldr	r2, [sp, #0x4]
700ac34e: 6810         	ldr	r0, [r2]
700ac350: 6851         	ldr	r1, [r2, #0x4]
700ac352: 6ad2         	ldr	r2, [r2, #0x2c]
700ac354: 232a         	movs	r3, #0x2a
700ac356: f005 febb    	bl	0x700b20d0 <UART_divisorValCompute> @ imm = #0x5d76
700ac35a: 9004         	str	r0, [sp, #0x10]
700ac35c: 9806         	ldr	r0, [sp, #0x18]
700ac35e: 9904         	ldr	r1, [sp, #0x10]
700ac360: f7ff fc86    	bl	0x700abc70 <UART_divisorLatchWrite> @ imm = #-0x6f4
700ac364: 9806         	ldr	r0, [sp, #0x18]
700ac366: 21bf         	movs	r1, #0xbf
700ac368: f006 fd52    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x6aa4
700ac36c: 9801         	ldr	r0, [sp, #0x4]
700ac36e: 6880         	ldr	r0, [r0, #0x8]
700ac370: 9003         	str	r0, [sp, #0xc]
700ac372: 9801         	ldr	r0, [sp, #0x4]
700ac374: 68c1         	ldr	r1, [r0, #0xc]
700ac376: 9803         	ldr	r0, [sp, #0xc]
700ac378: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700ac37c: 9003         	str	r0, [sp, #0xc]
700ac37e: 9801         	ldr	r0, [sp, #0x4]
700ac380: 6900         	ldr	r0, [r0, #0x10]
700ac382: 00c0         	lsls	r0, r0, #0x3
700ac384: 9002         	str	r0, [sp, #0x8]
700ac386: 9806         	ldr	r0, [sp, #0x18]
700ac388: 9903         	ldr	r1, [sp, #0xc]
700ac38a: 9a02         	ldr	r2, [sp, #0x8]
700ac38c: f007 fbf0    	bl	0x700b3b70 <UART_lineCharConfig> @ imm = #0x77e0
700ac390: 9806         	ldr	r0, [sp, #0x18]
700ac392: f009 f9ad    	bl	0x700b56f0 <UART_divisorLatchDisable> @ imm = #0x935a
700ac396: 9806         	ldr	r0, [sp, #0x18]
700ac398: 2100         	movs	r1, #0x0
700ac39a: f009 f879    	bl	0x700b5490 <UART_breakCtl> @ imm = #0x90f2
700ac39e: 9806         	ldr	r0, [sp, #0x18]
700ac3a0: 9901         	ldr	r1, [sp, #0x4]
700ac3a2: 6ac9         	ldr	r1, [r1, #0x2c]
700ac3a4: f008 fd7c    	bl	0x700b4ea0 <UART_operatingModeSelect> @ imm = #0x8af8
700ac3a8: 9801         	ldr	r0, [sp, #0x4]
700ac3aa: 6980         	ldr	r0, [r0, #0x18]
700ac3ac: 2801         	cmp	r0, #0x1
700ac3ae: d112         	bne	0x700ac3d6 <UART_configInstance+0xf6> @ imm = #0x24
700ac3b0: e7ff         	b	0x700ac3b2 <UART_configInstance+0xd2> @ imm = #-0x2
700ac3b2: 9806         	ldr	r0, [sp, #0x18]
700ac3b4: 2103         	movs	r1, #0x3
700ac3b6: f008 fb13    	bl	0x700b49e0 <UART_hardwareFlowCtrlOptSet> @ imm = #0x8626
700ac3ba: 9901         	ldr	r1, [sp, #0x4]
700ac3bc: 69c8         	ldr	r0, [r1, #0x1c]
700ac3be: 6b89         	ldr	r1, [r1, #0x38]
700ac3c0: 4288         	cmp	r0, r1
700ac3c2: d307         	blo	0x700ac3d4 <UART_configInstance+0xf4> @ imm = #0xe
700ac3c4: e7ff         	b	0x700ac3c6 <UART_configInstance+0xe6> @ imm = #-0x2
700ac3c6: 9806         	ldr	r0, [sp, #0x18]
700ac3c8: 9a01         	ldr	r2, [sp, #0x4]
700ac3ca: 69d1         	ldr	r1, [r2, #0x1c]
700ac3cc: 6b92         	ldr	r2, [r2, #0x38]
700ac3ce: f008 fb57    	bl	0x700b4a80 <UART_flowCtrlTrigLvlConfig> @ imm = #0x86ae
700ac3d2: e7ff         	b	0x700ac3d4 <UART_configInstance+0xf4> @ imm = #-0x2
700ac3d4: e004         	b	0x700ac3e0 <UART_configInstance+0x100> @ imm = #0x8
700ac3d6: 9806         	ldr	r0, [sp, #0x18]
700ac3d8: 2100         	movs	r1, #0x0
700ac3da: f008 fb01    	bl	0x700b49e0 <UART_hardwareFlowCtrlOptSet> @ imm = #0x8602
700ac3de: e7ff         	b	0x700ac3e0 <UART_configInstance+0x100> @ imm = #-0x2
700ac3e0: b008         	add	sp, #0x20
700ac3e2: bd80         	pop	{r7, pc}
		...

700ac3f0 <_txe_semaphore_create>:
700ac3f0: b580         	push	{r7, lr}
700ac3f2: b088         	sub	sp, #0x20
700ac3f4: 9007         	str	r0, [sp, #0x1c]
700ac3f6: 9106         	str	r1, [sp, #0x18]
700ac3f8: 9205         	str	r2, [sp, #0x14]
700ac3fa: 9304         	str	r3, [sp, #0x10]
700ac3fc: 2000         	movs	r0, #0x0
700ac3fe: 9002         	str	r0, [sp, #0x8]
700ac400: 9807         	ldr	r0, [sp, #0x1c]
700ac402: b918         	cbnz	r0, 0x700ac40c <_txe_semaphore_create+0x1c> @ imm = #0x6
700ac404: e7ff         	b	0x700ac406 <_txe_semaphore_create+0x16> @ imm = #-0x2
700ac406: 200c         	movs	r0, #0xc
700ac408: 9002         	str	r0, [sp, #0x8]
700ac40a: e04d         	b	0x700ac4a8 <_txe_semaphore_create+0xb8> @ imm = #0x9a
700ac40c: 9804         	ldr	r0, [sp, #0x10]
700ac40e: 281c         	cmp	r0, #0x1c
700ac410: d003         	beq	0x700ac41a <_txe_semaphore_create+0x2a> @ imm = #0x6
700ac412: e7ff         	b	0x700ac414 <_txe_semaphore_create+0x24> @ imm = #-0x2
700ac414: 200c         	movs	r0, #0xc
700ac416: 9002         	str	r0, [sp, #0x8]
700ac418: e045         	b	0x700ac4a6 <_txe_semaphore_create+0xb6> @ imm = #0x8a
700ac41a: f7f7 e8bc    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x8e88
700ac41e: 9003         	str	r0, [sp, #0xc]
700ac420: f64a 41fc    	movw	r1, #0xacfc
700ac424: f2c7 0108    	movt	r1, #0x7008
700ac428: 6808         	ldr	r0, [r1]
700ac42a: 3001         	adds	r0, #0x1
700ac42c: 6008         	str	r0, [r1]
700ac42e: 9803         	ldr	r0, [sp, #0xc]
700ac430: f7f6 ea2a    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9bac
700ac434: f64a 40e0    	movw	r0, #0xace0
700ac438: f2c7 0008    	movt	r0, #0x7008
700ac43c: 6800         	ldr	r0, [r0]
700ac43e: 9000         	str	r0, [sp]
700ac440: 2000         	movs	r0, #0x0
700ac442: 9001         	str	r0, [sp, #0x4]
700ac444: e7ff         	b	0x700ac446 <_txe_semaphore_create+0x56> @ imm = #-0x2
700ac446: 9801         	ldr	r0, [sp, #0x4]
700ac448: f649 611c    	movw	r1, #0x9e1c
700ac44c: f2c7 0108    	movt	r1, #0x7008
700ac450: 6809         	ldr	r1, [r1]
700ac452: 4288         	cmp	r0, r1
700ac454: d20f         	bhs	0x700ac476 <_txe_semaphore_create+0x86> @ imm = #0x1e
700ac456: e7ff         	b	0x700ac458 <_txe_semaphore_create+0x68> @ imm = #-0x2
700ac458: 9807         	ldr	r0, [sp, #0x1c]
700ac45a: 9900         	ldr	r1, [sp]
700ac45c: 4288         	cmp	r0, r1
700ac45e: d101         	bne	0x700ac464 <_txe_semaphore_create+0x74> @ imm = #0x2
700ac460: e7ff         	b	0x700ac462 <_txe_semaphore_create+0x72> @ imm = #-0x2
700ac462: e008         	b	0x700ac476 <_txe_semaphore_create+0x86> @ imm = #0x10
700ac464: 9800         	ldr	r0, [sp]
700ac466: 6940         	ldr	r0, [r0, #0x14]
700ac468: 9000         	str	r0, [sp]
700ac46a: e7ff         	b	0x700ac46c <_txe_semaphore_create+0x7c> @ imm = #-0x2
700ac46c: e7ff         	b	0x700ac46e <_txe_semaphore_create+0x7e> @ imm = #-0x2
700ac46e: 9801         	ldr	r0, [sp, #0x4]
700ac470: 3001         	adds	r0, #0x1
700ac472: 9001         	str	r0, [sp, #0x4]
700ac474: e7e7         	b	0x700ac446 <_txe_semaphore_create+0x56> @ imm = #-0x32
700ac476: f7f7 e88e    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x8ee4
700ac47a: 9003         	str	r0, [sp, #0xc]
700ac47c: f64a 41fc    	movw	r1, #0xacfc
700ac480: f2c7 0108    	movt	r1, #0x7008
700ac484: 6808         	ldr	r0, [r1]
700ac486: 3801         	subs	r0, #0x1
700ac488: 6008         	str	r0, [r1]
700ac48a: 9803         	ldr	r0, [sp, #0xc]
700ac48c: f7f6 e9fc    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9c08
700ac490: f007 f8a6    	bl	0x700b35e0 <_tx_thread_system_preempt_check> @ imm = #0x714c
700ac494: 9807         	ldr	r0, [sp, #0x1c]
700ac496: 9900         	ldr	r1, [sp]
700ac498: 4288         	cmp	r0, r1
700ac49a: d103         	bne	0x700ac4a4 <_txe_semaphore_create+0xb4> @ imm = #0x6
700ac49c: e7ff         	b	0x700ac49e <_txe_semaphore_create+0xae> @ imm = #-0x2
700ac49e: 200c         	movs	r0, #0xc
700ac4a0: 9002         	str	r0, [sp, #0x8]
700ac4a2: e7ff         	b	0x700ac4a4 <_txe_semaphore_create+0xb4> @ imm = #-0x2
700ac4a4: e7ff         	b	0x700ac4a6 <_txe_semaphore_create+0xb6> @ imm = #-0x2
700ac4a6: e7ff         	b	0x700ac4a8 <_txe_semaphore_create+0xb8> @ imm = #-0x2
700ac4a8: 9802         	ldr	r0, [sp, #0x8]
700ac4aa: b9b0         	cbnz	r0, 0x700ac4da <_txe_semaphore_create+0xea> @ imm = #0x2c
700ac4ac: e7ff         	b	0x700ac4ae <_txe_semaphore_create+0xbe> @ imm = #-0x2
700ac4ae: f648 2068    	movw	r0, #0x8a68
700ac4b2: f2c7 000b    	movt	r0, #0x700b
700ac4b6: 6800         	ldr	r0, [r0]
700ac4b8: b170         	cbz	r0, 0x700ac4d8 <_txe_semaphore_create+0xe8> @ imm = #0x1c
700ac4ba: e7ff         	b	0x700ac4bc <_txe_semaphore_create+0xcc> @ imm = #-0x2
700ac4bc: f648 2068    	movw	r0, #0x8a68
700ac4c0: f2c7 000b    	movt	r0, #0x700b
700ac4c4: 6800         	ldr	r0, [r0]
700ac4c6: 0900         	lsrs	r0, r0, #0x4
700ac4c8: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700ac4cc: d203         	bhs	0x700ac4d6 <_txe_semaphore_create+0xe6> @ imm = #0x6
700ac4ce: e7ff         	b	0x700ac4d0 <_txe_semaphore_create+0xe0> @ imm = #-0x2
700ac4d0: 2013         	movs	r0, #0x13
700ac4d2: 9002         	str	r0, [sp, #0x8]
700ac4d4: e7ff         	b	0x700ac4d6 <_txe_semaphore_create+0xe6> @ imm = #-0x2
700ac4d6: e7ff         	b	0x700ac4d8 <_txe_semaphore_create+0xe8> @ imm = #-0x2
700ac4d8: e7ff         	b	0x700ac4da <_txe_semaphore_create+0xea> @ imm = #-0x2
700ac4da: 9802         	ldr	r0, [sp, #0x8]
700ac4dc: b938         	cbnz	r0, 0x700ac4ee <_txe_semaphore_create+0xfe> @ imm = #0xe
700ac4de: e7ff         	b	0x700ac4e0 <_txe_semaphore_create+0xf0> @ imm = #-0x2
700ac4e0: 9807         	ldr	r0, [sp, #0x1c]
700ac4e2: 9906         	ldr	r1, [sp, #0x18]
700ac4e4: 9a05         	ldr	r2, [sp, #0x14]
700ac4e6: f002 ff63    	bl	0x700af3b0 <_tx_semaphore_create> @ imm = #0x2ec6
700ac4ea: 9002         	str	r0, [sp, #0x8]
700ac4ec: e7ff         	b	0x700ac4ee <_txe_semaphore_create+0xfe> @ imm = #-0x2
700ac4ee: 9802         	ldr	r0, [sp, #0x8]
700ac4f0: b008         	add	sp, #0x20
700ac4f2: bd80         	pop	{r7, pc}
		...

700ac500 <Sciclient_rmIrGetOutp>:
700ac500: b580         	push	{r7, lr}
700ac502: b088         	sub	sp, #0x20
700ac504: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700ac508: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700ac50c: 9206         	str	r2, [sp, #0x18]
700ac50e: 2000         	movs	r0, #0x0
700ac510: 9005         	str	r0, [sp, #0x14]
700ac512: 9004         	str	r0, [sp, #0x10]
700ac514: 9806         	ldr	r0, [sp, #0x18]
700ac516: b920         	cbnz	r0, 0x700ac522 <Sciclient_rmIrGetOutp+0x22> @ imm = #0x8
700ac518: e7ff         	b	0x700ac51a <Sciclient_rmIrGetOutp+0x1a> @ imm = #-0x2
700ac51a: f06f 0001    	mvn	r0, #0x1
700ac51e: 9005         	str	r0, [sp, #0x14]
700ac520: e018         	b	0x700ac554 <Sciclient_rmIrGetOutp+0x54> @ imm = #0x30
700ac522: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700ac526: f005 feab    	bl	0x700b2280 <Sciclient_rmIrGetInst> @ imm = #0x5d56
700ac52a: 9004         	str	r0, [sp, #0x10]
700ac52c: 9804         	ldr	r0, [sp, #0x10]
700ac52e: b920         	cbnz	r0, 0x700ac53a <Sciclient_rmIrGetOutp+0x3a> @ imm = #0x8
700ac530: e7ff         	b	0x700ac532 <Sciclient_rmIrGetOutp+0x32> @ imm = #-0x2
700ac532: f06f 0001    	mvn	r0, #0x1
700ac536: 9005         	str	r0, [sp, #0x14]
700ac538: e00b         	b	0x700ac552 <Sciclient_rmIrGetOutp+0x52> @ imm = #0x16
700ac53a: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700ac53e: 9904         	ldr	r1, [sp, #0x10]
700ac540: 8909         	ldrh	r1, [r1, #0x8]
700ac542: 4288         	cmp	r0, r1
700ac544: db04         	blt	0x700ac550 <Sciclient_rmIrGetOutp+0x50> @ imm = #0x8
700ac546: e7ff         	b	0x700ac548 <Sciclient_rmIrGetOutp+0x48> @ imm = #-0x2
700ac548: f06f 0001    	mvn	r0, #0x1
700ac54c: 9005         	str	r0, [sp, #0x14]
700ac54e: e7ff         	b	0x700ac550 <Sciclient_rmIrGetOutp+0x50> @ imm = #-0x2
700ac550: e7ff         	b	0x700ac552 <Sciclient_rmIrGetOutp+0x52> @ imm = #-0x2
700ac552: e7ff         	b	0x700ac554 <Sciclient_rmIrGetOutp+0x54> @ imm = #-0x2
700ac554: 9805         	ldr	r0, [sp, #0x14]
700ac556: b9a8         	cbnz	r0, 0x700ac584 <Sciclient_rmIrGetOutp+0x84> @ imm = #0x2a
700ac558: e7ff         	b	0x700ac55a <Sciclient_rmIrGetOutp+0x5a> @ imm = #-0x2
700ac55a: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700ac55e: b988         	cbnz	r0, 0x700ac584 <Sciclient_rmIrGetOutp+0x84> @ imm = #0x22
700ac560: e7ff         	b	0x700ac562 <Sciclient_rmIrGetOutp+0x62> @ imm = #-0x2
700ac562: 9804         	ldr	r0, [sp, #0x10]
700ac564: 8980         	ldrh	r0, [r0, #0xc]
700ac566: f64f 71ff    	movw	r1, #0xffff
700ac56a: 4288         	cmp	r0, r1
700ac56c: d005         	beq	0x700ac57a <Sciclient_rmIrGetOutp+0x7a> @ imm = #0xa
700ac56e: e7ff         	b	0x700ac570 <Sciclient_rmIrGetOutp+0x70> @ imm = #-0x2
700ac570: 9804         	ldr	r0, [sp, #0x10]
700ac572: 8980         	ldrh	r0, [r0, #0xc]
700ac574: 9906         	ldr	r1, [sp, #0x18]
700ac576: 8008         	strh	r0, [r1]
700ac578: e003         	b	0x700ac582 <Sciclient_rmIrGetOutp+0x82> @ imm = #0x6
700ac57a: f04f 30ff    	mov.w	r0, #0xffffffff
700ac57e: 9005         	str	r0, [sp, #0x14]
700ac580: e7ff         	b	0x700ac582 <Sciclient_rmIrGetOutp+0x82> @ imm = #-0x2
700ac582: e7ff         	b	0x700ac584 <Sciclient_rmIrGetOutp+0x84> @ imm = #-0x2
700ac584: 9805         	ldr	r0, [sp, #0x14]
700ac586: bbb8         	cbnz	r0, 0x700ac5f8 <Sciclient_rmIrGetOutp+0xf8> @ imm = #0x6e
700ac588: e7ff         	b	0x700ac58a <Sciclient_rmIrGetOutp+0x8a> @ imm = #-0x2
700ac58a: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700ac58e: b398         	cbz	r0, 0x700ac5f8 <Sciclient_rmIrGetOutp+0xf8> @ imm = #0x66
700ac590: e7ff         	b	0x700ac592 <Sciclient_rmIrGetOutp+0x92> @ imm = #-0x2
700ac592: f04f 30ff    	mov.w	r0, #0xffffffff
700ac596: 9005         	str	r0, [sp, #0x14]
700ac598: 2000         	movs	r0, #0x0
700ac59a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700ac59e: e7ff         	b	0x700ac5a0 <Sciclient_rmIrGetOutp+0xa0> @ imm = #-0x2
700ac5a0: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700ac5a4: 9904         	ldr	r1, [sp, #0x10]
700ac5a6: 8949         	ldrh	r1, [r1, #0xa]
700ac5a8: 4288         	cmp	r0, r1
700ac5aa: da24         	bge	0x700ac5f6 <Sciclient_rmIrGetOutp+0xf6> @ imm = #0x48
700ac5ac: e7ff         	b	0x700ac5ae <Sciclient_rmIrGetOutp+0xae> @ imm = #-0x2
700ac5ae: 9804         	ldr	r0, [sp, #0x10]
700ac5b0: 6840         	ldr	r0, [r0, #0x4]
700ac5b2: f8bd 100e    	ldrh.w	r1, [sp, #0xe]
700ac5b6: f008 fb9b    	bl	0x700b4cf0 <Sciclient_getIrAddr> @ imm = #0x8736
700ac5ba: 9002         	str	r0, [sp, #0x8]
700ac5bc: 9802         	ldr	r0, [sp, #0x8]
700ac5be: f240 31ff    	movw	r1, #0x3ff
700ac5c2: 2200         	movs	r2, #0x0
700ac5c4: f008 fda4    	bl	0x700b5110 <CSL_REG32_FEXT_RAW> @ imm = #0x8b48
700ac5c8: f8ad 0006    	strh.w	r0, [sp, #0x6]
700ac5cc: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700ac5d0: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700ac5d4: 4288         	cmp	r0, r1
700ac5d6: d107         	bne	0x700ac5e8 <Sciclient_rmIrGetOutp+0xe8> @ imm = #0xe
700ac5d8: e7ff         	b	0x700ac5da <Sciclient_rmIrGetOutp+0xda> @ imm = #-0x2
700ac5da: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700ac5de: 9906         	ldr	r1, [sp, #0x18]
700ac5e0: 8008         	strh	r0, [r1]
700ac5e2: 2000         	movs	r0, #0x0
700ac5e4: 9005         	str	r0, [sp, #0x14]
700ac5e6: e006         	b	0x700ac5f6 <Sciclient_rmIrGetOutp+0xf6> @ imm = #0xc
700ac5e8: e7ff         	b	0x700ac5ea <Sciclient_rmIrGetOutp+0xea> @ imm = #-0x2
700ac5ea: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700ac5ee: 3001         	adds	r0, #0x1
700ac5f0: f8ad 000e    	strh.w	r0, [sp, #0xe]
700ac5f4: e7d4         	b	0x700ac5a0 <Sciclient_rmIrGetOutp+0xa0> @ imm = #-0x58
700ac5f6: e7ff         	b	0x700ac5f8 <Sciclient_rmIrGetOutp+0xf8> @ imm = #-0x2
700ac5f8: 9805         	ldr	r0, [sp, #0x14]
700ac5fa: b008         	add	sp, #0x20
700ac5fc: bd80         	pop	{r7, pc}
700ac5fe: 0000         	movs	r0, r0

700ac600 <_tx_semaphore_delete>:
700ac600: b580         	push	{r7, lr}
700ac602: b088         	sub	sp, #0x20
700ac604: 9007         	str	r0, [sp, #0x1c]
700ac606: f7f6 efc6    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x9074
700ac60a: 9006         	str	r0, [sp, #0x18]
700ac60c: 9907         	ldr	r1, [sp, #0x1c]
700ac60e: 2000         	movs	r0, #0x0
700ac610: 6008         	str	r0, [r1]
700ac612: f649 601c    	movw	r0, #0x9e1c
700ac616: f2c7 0008    	movt	r0, #0x7008
700ac61a: 6801         	ldr	r1, [r0]
700ac61c: 3901         	subs	r1, #0x1
700ac61e: 6001         	str	r1, [r0]
700ac620: 6800         	ldr	r0, [r0]
700ac622: b938         	cbnz	r0, 0x700ac634 <_tx_semaphore_delete+0x34> @ imm = #0xe
700ac624: e7ff         	b	0x700ac626 <_tx_semaphore_delete+0x26> @ imm = #-0x2
700ac626: f64a 41e0    	movw	r1, #0xace0
700ac62a: f2c7 0108    	movt	r1, #0x7008
700ac62e: 2000         	movs	r0, #0x0
700ac630: 6008         	str	r0, [r1]
700ac632: e01c         	b	0x700ac66e <_tx_semaphore_delete+0x6e> @ imm = #0x38
700ac634: 9807         	ldr	r0, [sp, #0x1c]
700ac636: 6940         	ldr	r0, [r0, #0x14]
700ac638: 9002         	str	r0, [sp, #0x8]
700ac63a: 9807         	ldr	r0, [sp, #0x1c]
700ac63c: 6980         	ldr	r0, [r0, #0x18]
700ac63e: 9001         	str	r0, [sp, #0x4]
700ac640: 9801         	ldr	r0, [sp, #0x4]
700ac642: 9902         	ldr	r1, [sp, #0x8]
700ac644: 6188         	str	r0, [r1, #0x18]
700ac646: 9802         	ldr	r0, [sp, #0x8]
700ac648: 9901         	ldr	r1, [sp, #0x4]
700ac64a: 6148         	str	r0, [r1, #0x14]
700ac64c: f64a 40e0    	movw	r0, #0xace0
700ac650: f2c7 0008    	movt	r0, #0x7008
700ac654: 6800         	ldr	r0, [r0]
700ac656: 9907         	ldr	r1, [sp, #0x1c]
700ac658: 4288         	cmp	r0, r1
700ac65a: d107         	bne	0x700ac66c <_tx_semaphore_delete+0x6c> @ imm = #0xe
700ac65c: e7ff         	b	0x700ac65e <_tx_semaphore_delete+0x5e> @ imm = #-0x2
700ac65e: 9802         	ldr	r0, [sp, #0x8]
700ac660: f64a 41e0    	movw	r1, #0xace0
700ac664: f2c7 0108    	movt	r1, #0x7008
700ac668: 6008         	str	r0, [r1]
700ac66a: e7ff         	b	0x700ac66c <_tx_semaphore_delete+0x6c> @ imm = #-0x2
700ac66c: e7ff         	b	0x700ac66e <_tx_semaphore_delete+0x6e> @ imm = #-0x2
700ac66e: f64a 41fc    	movw	r1, #0xacfc
700ac672: f2c7 0108    	movt	r1, #0x7008
700ac676: 6808         	ldr	r0, [r1]
700ac678: 3001         	adds	r0, #0x1
700ac67a: 6008         	str	r0, [r1]
700ac67c: 9807         	ldr	r0, [sp, #0x1c]
700ac67e: 68c0         	ldr	r0, [r0, #0xc]
700ac680: 9005         	str	r0, [sp, #0x14]
700ac682: 9907         	ldr	r1, [sp, #0x1c]
700ac684: 2000         	movs	r0, #0x0
700ac686: 60c8         	str	r0, [r1, #0xc]
700ac688: 9907         	ldr	r1, [sp, #0x1c]
700ac68a: 6909         	ldr	r1, [r1, #0x10]
700ac68c: 9103         	str	r1, [sp, #0xc]
700ac68e: 9907         	ldr	r1, [sp, #0x1c]
700ac690: 6108         	str	r0, [r1, #0x10]
700ac692: 9806         	ldr	r0, [sp, #0x18]
700ac694: f7f6 e8f8    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9e10
700ac698: e7ff         	b	0x700ac69a <_tx_semaphore_delete+0x9a> @ imm = #-0x2
700ac69a: 9803         	ldr	r0, [sp, #0xc]
700ac69c: b1c8         	cbz	r0, 0x700ac6d2 <_tx_semaphore_delete+0xd2> @ imm = #0x32
700ac69e: e7ff         	b	0x700ac6a0 <_tx_semaphore_delete+0xa0> @ imm = #-0x2
700ac6a0: 9803         	ldr	r0, [sp, #0xc]
700ac6a2: 3801         	subs	r0, #0x1
700ac6a4: 9003         	str	r0, [sp, #0xc]
700ac6a6: f7f6 ef76    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x9114
700ac6aa: 9006         	str	r0, [sp, #0x18]
700ac6ac: 9905         	ldr	r1, [sp, #0x14]
700ac6ae: 2000         	movs	r0, #0x0
700ac6b0: 66c8         	str	r0, [r1, #0x6c]
700ac6b2: 9905         	ldr	r1, [sp, #0x14]
700ac6b4: 2001         	movs	r0, #0x1
700ac6b6: f8c1 0088    	str.w	r0, [r1, #0x88]
700ac6ba: 9805         	ldr	r0, [sp, #0x14]
700ac6bc: 6f40         	ldr	r0, [r0, #0x74]
700ac6be: 9004         	str	r0, [sp, #0x10]
700ac6c0: 9805         	ldr	r0, [sp, #0x14]
700ac6c2: f7fb fda5    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #-0x44b6
700ac6c6: 9806         	ldr	r0, [sp, #0x18]
700ac6c8: f7f6 e8de    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9e44
700ac6cc: 9804         	ldr	r0, [sp, #0x10]
700ac6ce: 9005         	str	r0, [sp, #0x14]
700ac6d0: e7e3         	b	0x700ac69a <_tx_semaphore_delete+0x9a> @ imm = #-0x3a
700ac6d2: f7f6 ef60    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x9140
700ac6d6: 9006         	str	r0, [sp, #0x18]
700ac6d8: f64a 41fc    	movw	r1, #0xacfc
700ac6dc: f2c7 0108    	movt	r1, #0x7008
700ac6e0: 6808         	ldr	r0, [r1]
700ac6e2: 3801         	subs	r0, #0x1
700ac6e4: 6008         	str	r0, [r1]
700ac6e6: 9806         	ldr	r0, [sp, #0x18]
700ac6e8: f7f6 e8ce    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x9e64
700ac6ec: f006 ff78    	bl	0x700b35e0 <_tx_thread_system_preempt_check> @ imm = #0x6ef0
700ac6f0: 2000         	movs	r0, #0x0
700ac6f2: b008         	add	sp, #0x20
700ac6f4: bd80         	pop	{r7, pc}
700ac6f6: 0000         	movs	r0, r0

700ac6f8 <_tx_timer_interrupt>:
700ac6f8: e59f10cc     	ldr	r1, [pc, #0xcc]         @ 0x700ac7cc <__tx_timer_nothing_expired+0x4>
700ac6fc: e5910000     	ldr	r0, [r1]
700ac700: e2800001     	add	r0, r0, #1
700ac704: e5810000     	str	r0, [r1]
700ac708: e59f30c0     	ldr	r3, [pc, #0xc0]         @ 0x700ac7d0 <__tx_timer_nothing_expired+0x8>
700ac70c: e5932000     	ldr	r2, [r3]
700ac710: e3520000     	cmp	r2, #0
700ac714: 0a000006     	beq	0x700ac734 <__tx_timer_no_time_slice> @ imm = #0x18
700ac718: e2422001     	sub	r2, r2, #1
700ac71c: e5832000     	str	r2, [r3]
700ac720: e3520000     	cmp	r2, #0
700ac724: 1a000002     	bne	0x700ac734 <__tx_timer_no_time_slice> @ imm = #0x8
700ac728: e59f30a4     	ldr	r3, [pc, #0xa4]         @ 0x700ac7d4 <__tx_timer_nothing_expired+0xc>
700ac72c: e3a00001     	mov	r0, #1
700ac730: e5830000     	str	r0, [r3]

700ac734 <__tx_timer_no_time_slice>:
700ac734: e59f109c     	ldr	r1, [pc, #0x9c]         @ 0x700ac7d8 <__tx_timer_nothing_expired+0x10>
700ac738: e5910000     	ldr	r0, [r1]
700ac73c: e5902000     	ldr	r2, [r0]
700ac740: e3520000     	cmp	r2, #0
700ac744: 0a000003     	beq	0x700ac758 <__tx_timer_no_timer> @ imm = #0xc
700ac748: e59f308c     	ldr	r3, [pc, #0x8c]         @ 0x700ac7dc <__tx_timer_nothing_expired+0x14>
700ac74c: e3a02001     	mov	r2, #1
700ac750: e5832000     	str	r2, [r3]
700ac754: ea000007     	b	0x700ac778 <__tx_timer_done> @ imm = #0x1c

700ac758 <__tx_timer_no_timer>:
700ac758: e2800004     	add	r0, r0, #4
700ac75c: e59f307c     	ldr	r3, [pc, #0x7c]         @ 0x700ac7e0 <__tx_timer_nothing_expired+0x18>
700ac760: e5932000     	ldr	r2, [r3]
700ac764: e1500002     	cmp	r0, r2
700ac768: 1a000001     	bne	0x700ac774 <__tx_timer_skip_wrap> @ imm = #0x4
700ac76c: e59f3070     	ldr	r3, [pc, #0x70]         @ 0x700ac7e4 <__tx_timer_nothing_expired+0x1c>
700ac770: e5930000     	ldr	r0, [r3]

700ac774 <__tx_timer_skip_wrap>:
700ac774: e5810000     	str	r0, [r1]

700ac778 <__tx_timer_done>:
700ac778: e59f3054     	ldr	r3, [pc, #0x54]         @ 0x700ac7d4 <__tx_timer_nothing_expired+0xc>
700ac77c: e5932000     	ldr	r2, [r3]
700ac780: e3520000     	cmp	r2, #0
700ac784: 1a000003     	bne	0x700ac798 <__tx_something_expired> @ imm = #0xc
700ac788: e59f104c     	ldr	r1, [pc, #0x4c]         @ 0x700ac7dc <__tx_timer_nothing_expired+0x14>
700ac78c: e5910000     	ldr	r0, [r1]
700ac790: e3500000     	cmp	r0, #0
700ac794: 0a00000b     	beq	0x700ac7c8 <__tx_timer_nothing_expired> @ imm = #0x2c

700ac798 <__tx_something_expired>:
700ac798: e92d4001     	push	{r0, lr}
700ac79c: e59f1038     	ldr	r1, [pc, #0x38]         @ 0x700ac7dc <__tx_timer_nothing_expired+0x14>
700ac7a0: e5910000     	ldr	r0, [r1]
700ac7a4: e3500000     	cmp	r0, #0
700ac7a8: 0a000000     	beq	0x700ac7b0 <__tx_timer_dont_activate> @ imm = #0x0
700ac7ac: faffe05f     	blx	0x700a4930 <_tx_timer_expiration_process> @ imm = #-0x7e84

700ac7b0 <__tx_timer_dont_activate>:
700ac7b0: e59f301c     	ldr	r3, [pc, #0x1c]         @ 0x700ac7d4 <__tx_timer_nothing_expired+0xc>
700ac7b4: e5932000     	ldr	r2, [r3]
700ac7b8: e3520000     	cmp	r2, #0
700ac7bc: 0a000000     	beq	0x700ac7c4 <__tx_timer_not_ts_expiration> @ imm = #0x0
700ac7c0: fa000e46     	blx	0x700b00e0 <_tx_thread_time_slice> @ imm = #0x3918

700ac7c4 <__tx_timer_not_ts_expiration>:
700ac7c4: e8bd4001     	pop	{r0, lr}

700ac7c8 <__tx_timer_nothing_expired>:
700ac7c8: e12fff1e     	bx	lr
700ac7cc: 20 ad 08 70  	.word	0x7008ad20
700ac7d0: 24 ad 08 70  	.word	0x7008ad24
700ac7d4: 0c ad 08 70  	.word	0x7008ad0c
700ac7d8: 04 ad 08 70  	.word	0x7008ad04
700ac7dc: 08 ad 08 70  	.word	0x7008ad08
700ac7e0: 14 ad 08 70  	.word	0x7008ad14
700ac7e4: 18 ad 08 70  	.word	0x7008ad18
700ac7e8: 00 00 00 00  	.word	0x00000000
700ac7ec: 00 00 00 00  	.word	0x00000000

700ac7f0 <PMU_profileEnd>:
700ac7f0: b580         	push	{r7, lr}
700ac7f2: b090         	sub	sp, #0x40
700ac7f4: 900e         	str	r0, [sp, #0x38]
700ac7f6: 2000         	movs	r0, #0x0
700ac7f8: 900d         	str	r0, [sp, #0x34]
700ac7fa: f248 2000    	movw	r0, #0x8200
700ac7fe: f2c7 0008    	movt	r0, #0x7008
700ac802: 6800         	ldr	r0, [r0]
700ac804: 2840         	cmp	r0, #0x40
700ac806: d304         	blo	0x700ac812 <PMU_profileEnd+0x22> @ imm = #0x8
700ac808: e7ff         	b	0x700ac80a <PMU_profileEnd+0x1a> @ imm = #-0x2
700ac80a: f04f 30ff    	mov.w	r0, #0xffffffff
700ac80e: 900f         	str	r0, [sp, #0x3c]
700ac810: e061         	b	0x700ac8d6 <PMU_profileEnd+0xe6> @ imm = #0xc2
700ac812: 201f         	movs	r0, #0x1f
700ac814: f7fc eeb2    	blx	0x700a957c <CSL_armR5PmuReadCntr> @ imm = #-0x329c
700ac818: 900c         	str	r0, [sp, #0x30]
700ac81a: 2000         	movs	r0, #0x0
700ac81c: f7fc eeae    	blx	0x700a957c <CSL_armR5PmuReadCntr> @ imm = #-0x32a4
700ac820: 900b         	str	r0, [sp, #0x2c]
700ac822: 2001         	movs	r0, #0x1
700ac824: f7fc eeaa    	blx	0x700a957c <CSL_armR5PmuReadCntr> @ imm = #-0x32ac
700ac828: 900a         	str	r0, [sp, #0x28]
700ac82a: 2002         	movs	r0, #0x2
700ac82c: f7fc eea6    	blx	0x700a957c <CSL_armR5PmuReadCntr> @ imm = #-0x32b4
700ac830: 9009         	str	r0, [sp, #0x24]
700ac832: 980b         	ldr	r0, [sp, #0x2c]
700ac834: 9006         	str	r0, [sp, #0x18]
700ac836: 980a         	ldr	r0, [sp, #0x28]
700ac838: 9007         	str	r0, [sp, #0x1c]
700ac83a: 9809         	ldr	r0, [sp, #0x24]
700ac83c: 9008         	str	r0, [sp, #0x20]
700ac83e: f248 2200    	movw	r2, #0x8200
700ac842: f2c7 0208    	movt	r2, #0x7008
700ac846: 6810         	ldr	r0, [r2]
700ac848: 9005         	str	r0, [sp, #0x14]
700ac84a: 6890         	ldr	r0, [r2, #0x8]
700ac84c: 9003         	str	r0, [sp, #0xc]
700ac84e: 6850         	ldr	r0, [r2, #0x4]
700ac850: 9002         	str	r0, [sp, #0x8]
700ac852: 9805         	ldr	r0, [sp, #0x14]
700ac854: 2134         	movs	r1, #0x34
700ac856: fb00 2001    	mla	r0, r0, r1, r2
700ac85a: 300c         	adds	r0, #0xc
700ac85c: 9001         	str	r0, [sp, #0x4]
700ac85e: 980e         	ldr	r0, [sp, #0x38]
700ac860: 9901         	ldr	r1, [sp, #0x4]
700ac862: 6b09         	ldr	r1, [r1, #0x30]
700ac864: f7f5 eacc    	blx	0x700a1e00 <strcmp>     @ imm = #-0xaa68
700ac868: b120         	cbz	r0, 0x700ac874 <PMU_profileEnd+0x84> @ imm = #0x8
700ac86a: e7ff         	b	0x700ac86c <PMU_profileEnd+0x7c> @ imm = #-0x2
700ac86c: f04f 30ff    	mov.w	r0, #0xffffffff
700ac870: 900d         	str	r0, [sp, #0x34]
700ac872: e7ff         	b	0x700ac874 <PMU_profileEnd+0x84> @ imm = #-0x2
700ac874: 980d         	ldr	r0, [sp, #0x34]
700ac876: bb58         	cbnz	r0, 0x700ac8d0 <PMU_profileEnd+0xe0> @ imm = #0x56
700ac878: e7ff         	b	0x700ac87a <PMU_profileEnd+0x8a> @ imm = #-0x2
700ac87a: 9802         	ldr	r0, [sp, #0x8]
700ac87c: 2801         	cmp	r0, #0x1
700ac87e: d106         	bne	0x700ac88e <PMU_profileEnd+0x9e> @ imm = #0xc
700ac880: e7ff         	b	0x700ac882 <PMU_profileEnd+0x92> @ imm = #-0x2
700ac882: 980c         	ldr	r0, [sp, #0x30]
700ac884: 9901         	ldr	r1, [sp, #0x4]
700ac886: 6aca         	ldr	r2, [r1, #0x2c]
700ac888: 1a80         	subs	r0, r0, r2
700ac88a: 62c8         	str	r0, [r1, #0x2c]
700ac88c: e7ff         	b	0x700ac88e <PMU_profileEnd+0x9e> @ imm = #-0x2
700ac88e: 2000         	movs	r0, #0x0
700ac890: 9004         	str	r0, [sp, #0x10]
700ac892: e7ff         	b	0x700ac894 <PMU_profileEnd+0xa4> @ imm = #-0x2
700ac894: 9804         	ldr	r0, [sp, #0x10]
700ac896: 9903         	ldr	r1, [sp, #0xc]
700ac898: 4288         	cmp	r0, r1
700ac89a: d211         	bhs	0x700ac8c0 <PMU_profileEnd+0xd0> @ imm = #0x22
700ac89c: e7ff         	b	0x700ac89e <PMU_profileEnd+0xae> @ imm = #-0x2
700ac89e: 9a04         	ldr	r2, [sp, #0x10]
700ac8a0: a806         	add	r0, sp, #0x18
700ac8a2: f850 0022    	ldr.w	r0, [r0, r2, lsl #2]
700ac8a6: 9901         	ldr	r1, [sp, #0x4]
700ac8a8: eb02 0242    	add.w	r2, r2, r2, lsl #1
700ac8ac: eb01 0182    	add.w	r1, r1, r2, lsl #2
700ac8b0: 688a         	ldr	r2, [r1, #0x8]
700ac8b2: 1a80         	subs	r0, r0, r2
700ac8b4: 6088         	str	r0, [r1, #0x8]
700ac8b6: e7ff         	b	0x700ac8b8 <PMU_profileEnd+0xc8> @ imm = #-0x2
700ac8b8: 9804         	ldr	r0, [sp, #0x10]
700ac8ba: 3001         	adds	r0, #0x1
700ac8bc: 9004         	str	r0, [sp, #0x10]
700ac8be: e7e9         	b	0x700ac894 <PMU_profileEnd+0xa4> @ imm = #-0x2e
700ac8c0: f248 2100    	movw	r1, #0x8200
700ac8c4: f2c7 0108    	movt	r1, #0x7008
700ac8c8: 6808         	ldr	r0, [r1]
700ac8ca: 3001         	adds	r0, #0x1
700ac8cc: 6008         	str	r0, [r1]
700ac8ce: e7ff         	b	0x700ac8d0 <PMU_profileEnd+0xe0> @ imm = #-0x2
700ac8d0: 980d         	ldr	r0, [sp, #0x34]
700ac8d2: 900f         	str	r0, [sp, #0x3c]
700ac8d4: e7ff         	b	0x700ac8d6 <PMU_profileEnd+0xe6> @ imm = #-0x2
700ac8d6: 980f         	ldr	r0, [sp, #0x3c]
700ac8d8: b010         	add	sp, #0x40
700ac8da: bd80         	pop	{r7, pc}
700ac8dc: 0000         	movs	r0, r0
700ac8de: 0000         	movs	r0, r0

700ac8e0 <Udma_eventIsrFxn>:
700ac8e0: b580         	push	{r7, lr}
700ac8e2: b088         	sub	sp, #0x20
700ac8e4: 9007         	str	r0, [sp, #0x1c]
700ac8e6: 9807         	ldr	r0, [sp, #0x1c]
700ac8e8: 9003         	str	r0, [sp, #0xc]
700ac8ea: 2001         	movs	r0, #0x1
700ac8ec: 9004         	str	r0, [sp, #0x10]
700ac8ee: 2000         	movs	r0, #0x0
700ac8f0: 9000         	str	r0, [sp]
700ac8f2: 9803         	ldr	r0, [sp, #0xc]
700ac8f4: 6800         	ldr	r0, [r0]
700ac8f6: 9002         	str	r0, [sp, #0x8]
700ac8f8: 9803         	ldr	r0, [sp, #0xc]
700ac8fa: 6cc0         	ldr	r0, [r0, #0x4c]
700ac8fc: 9005         	str	r0, [sp, #0x14]
700ac8fe: e7ff         	b	0x700ac900 <Udma_eventIsrFxn+0x20> @ imm = #-0x2
700ac900: 9803         	ldr	r0, [sp, #0xc]
700ac902: 2800         	cmp	r0, #0x0
700ac904: d060         	beq	0x700ac9c8 <Udma_eventIsrFxn+0xe8> @ imm = #0xc0
700ac906: e7ff         	b	0x700ac908 <Udma_eventIsrFxn+0x28> @ imm = #-0x2
700ac908: 9803         	ldr	r0, [sp, #0xc]
700ac90a: 6880         	ldr	r0, [r0, #0x8]
700ac90c: 2805         	cmp	r0, #0x5
700ac90e: d057         	beq	0x700ac9c0 <Udma_eventIsrFxn+0xe0> @ imm = #0xae
700ac910: e7ff         	b	0x700ac912 <Udma_eventIsrFxn+0x32> @ imm = #-0x2
700ac912: 9805         	ldr	r0, [sp, #0x14]
700ac914: 0180         	lsls	r0, r0, #0x6
700ac916: 9006         	str	r0, [sp, #0x18]
700ac918: 9803         	ldr	r0, [sp, #0xc]
700ac91a: 6d01         	ldr	r1, [r0, #0x50]
700ac91c: 9806         	ldr	r0, [sp, #0x18]
700ac91e: 4408         	add	r0, r1
700ac920: 9006         	str	r0, [sp, #0x18]
700ac922: 9802         	ldr	r0, [sp, #0x8]
700ac924: 309c         	adds	r0, #0x9c
700ac926: 9906         	ldr	r1, [sp, #0x18]
700ac928: 2201         	movs	r2, #0x1
700ac92a: f002 fc39    	bl	0x700af1a0 <CSL_intaggrIsIntrPending> @ imm = #0x2872
700ac92e: 2800         	cmp	r0, #0x0
700ac930: d045         	beq	0x700ac9be <Udma_eventIsrFxn+0xde> @ imm = #0x8a
700ac932: e7ff         	b	0x700ac934 <Udma_eventIsrFxn+0x54> @ imm = #-0x2
700ac934: 9802         	ldr	r0, [sp, #0x8]
700ac936: 309c         	adds	r0, #0x9c
700ac938: 9906         	ldr	r1, [sp, #0x18]
700ac93a: f005 f849    	bl	0x700b19d0 <CSL_intaggrClrIntr> @ imm = #0x5092
700ac93e: 9803         	ldr	r0, [sp, #0xc]
700ac940: 3008         	adds	r0, #0x8
700ac942: 9001         	str	r0, [sp, #0x4]
700ac944: 9801         	ldr	r0, [sp, #0x4]
700ac946: 6800         	ldr	r0, [r0]
700ac948: 2801         	cmp	r0, #0x1
700ac94a: d005         	beq	0x700ac958 <Udma_eventIsrFxn+0x78> @ imm = #0xa
700ac94c: e7ff         	b	0x700ac94e <Udma_eventIsrFxn+0x6e> @ imm = #-0x2
700ac94e: 9801         	ldr	r0, [sp, #0x4]
700ac950: 6800         	ldr	r0, [r0]
700ac952: 2806         	cmp	r0, #0x6
700ac954: d114         	bne	0x700ac980 <Udma_eventIsrFxn+0xa0> @ imm = #0x28
700ac956: e7ff         	b	0x700ac958 <Udma_eventIsrFxn+0x78> @ imm = #-0x2
700ac958: 9801         	ldr	r0, [sp, #0x4]
700ac95a: 6880         	ldr	r0, [r0, #0x8]
700ac95c: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700ac960: 9000         	str	r0, [sp]
700ac962: 9900         	ldr	r1, [sp]
700ac964: 6808         	ldr	r0, [r1]
700ac966: 308c         	adds	r0, #0x8c
700ac968: 8889         	ldrh	r1, [r1, #0x4]
700ac96a: f007 fb59    	bl	0x700b4020 <CSL_lcdma_ringaccIsTeardownComplete> @ imm = #0x76b2
700ac96e: b118         	cbz	r0, 0x700ac978 <Udma_eventIsrFxn+0x98> @ imm = #0x6
700ac970: e7ff         	b	0x700ac972 <Udma_eventIsrFxn+0x92> @ imm = #-0x2
700ac972: 2002         	movs	r0, #0x2
700ac974: 9004         	str	r0, [sp, #0x10]
700ac976: e002         	b	0x700ac97e <Udma_eventIsrFxn+0x9e> @ imm = #0x4
700ac978: 2003         	movs	r0, #0x3
700ac97a: 9004         	str	r0, [sp, #0x10]
700ac97c: e7ff         	b	0x700ac97e <Udma_eventIsrFxn+0x9e> @ imm = #-0x2
700ac97e: e7ff         	b	0x700ac980 <Udma_eventIsrFxn+0xa0> @ imm = #-0x2
700ac980: 9803         	ldr	r0, [sp, #0xc]
700ac982: 6880         	ldr	r0, [r0, #0x8]
700ac984: 2801         	cmp	r0, #0x1
700ac986: d104         	bne	0x700ac992 <Udma_eventIsrFxn+0xb2> @ imm = #0x8
700ac988: e7ff         	b	0x700ac98a <Udma_eventIsrFxn+0xaa> @ imm = #-0x2
700ac98a: 9804         	ldr	r0, [sp, #0x10]
700ac98c: 2802         	cmp	r0, #0x2
700ac98e: d015         	beq	0x700ac9bc <Udma_eventIsrFxn+0xdc> @ imm = #0x2a
700ac990: e7ff         	b	0x700ac992 <Udma_eventIsrFxn+0xb2> @ imm = #-0x2
700ac992: 9803         	ldr	r0, [sp, #0xc]
700ac994: 6880         	ldr	r0, [r0, #0x8]
700ac996: 2806         	cmp	r0, #0x6
700ac998: d104         	bne	0x700ac9a4 <Udma_eventIsrFxn+0xc4> @ imm = #0x8
700ac99a: e7ff         	b	0x700ac99c <Udma_eventIsrFxn+0xbc> @ imm = #-0x2
700ac99c: 9804         	ldr	r0, [sp, #0x10]
700ac99e: 2803         	cmp	r0, #0x3
700ac9a0: d00c         	beq	0x700ac9bc <Udma_eventIsrFxn+0xdc> @ imm = #0x18
700ac9a2: e7ff         	b	0x700ac9a4 <Udma_eventIsrFxn+0xc4> @ imm = #-0x2
700ac9a4: 9801         	ldr	r0, [sp, #0x4]
700ac9a6: 6940         	ldr	r0, [r0, #0x14]
700ac9a8: b138         	cbz	r0, 0x700ac9ba <Udma_eventIsrFxn+0xda> @ imm = #0xe
700ac9aa: e7ff         	b	0x700ac9ac <Udma_eventIsrFxn+0xcc> @ imm = #-0x2
700ac9ac: 9a01         	ldr	r2, [sp, #0x4]
700ac9ae: 9803         	ldr	r0, [sp, #0xc]
700ac9b0: 6811         	ldr	r1, [r2]
700ac9b2: 6953         	ldr	r3, [r2, #0x14]
700ac9b4: 69d2         	ldr	r2, [r2, #0x1c]
700ac9b6: 4798         	blx	r3
700ac9b8: e7ff         	b	0x700ac9ba <Udma_eventIsrFxn+0xda> @ imm = #-0x2
700ac9ba: e7ff         	b	0x700ac9bc <Udma_eventIsrFxn+0xdc> @ imm = #-0x2
700ac9bc: e7ff         	b	0x700ac9be <Udma_eventIsrFxn+0xde> @ imm = #-0x2
700ac9be: e7ff         	b	0x700ac9c0 <Udma_eventIsrFxn+0xe0> @ imm = #-0x2
700ac9c0: 9803         	ldr	r0, [sp, #0xc]
700ac9c2: 6dc0         	ldr	r0, [r0, #0x5c]
700ac9c4: 9003         	str	r0, [sp, #0xc]
700ac9c6: e79b         	b	0x700ac900 <Udma_eventIsrFxn+0x20> @ imm = #-0xca
700ac9c8: b008         	add	sp, #0x20
700ac9ca: bd80         	pop	{r7, pc}
700ac9cc: 0000         	movs	r0, r0
700ac9ce: 0000         	movs	r0, r0

700ac9d0 <AddrTranslateP_getLocalAddr>:
700ac9d0: b580         	push	{r7, lr}
700ac9d2: b08e         	sub	sp, #0x38
700ac9d4: 910d         	str	r1, [sp, #0x34]
700ac9d6: 900c         	str	r0, [sp, #0x30]
700ac9d8: f648 2024    	movw	r0, #0x8a24
700ac9dc: f2c7 000b    	movt	r0, #0x700b
700ac9e0: 6801         	ldr	r1, [r0]
700ac9e2: 2000         	movs	r0, #0x0
700ac9e4: 9001         	str	r0, [sp, #0x4]
700ac9e6: 2910         	cmp	r1, #0x10
700ac9e8: bf38         	it	lo
700ac9ea: 2001         	movlo	r0, #0x1
700ac9ec: f00a fce8    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0xa9d0
700ac9f0: 9801         	ldr	r0, [sp, #0x4]
700ac9f2: 900b         	str	r0, [sp, #0x2c]
700ac9f4: 900a         	str	r0, [sp, #0x28]
700ac9f6: e7ff         	b	0x700ac9f8 <AddrTranslateP_getLocalAddr+0x28> @ imm = #-0x2
700ac9f8: 980a         	ldr	r0, [sp, #0x28]
700ac9fa: f648 2124    	movw	r1, #0x8a24
700ac9fe: f2c7 010b    	movt	r1, #0x700b
700aca02: 6809         	ldr	r1, [r1]
700aca04: 4288         	cmp	r0, r1
700aca06: d23b         	bhs	0x700aca80 <AddrTranslateP_getLocalAddr+0xb0> @ imm = #0x76
700aca08: e7ff         	b	0x700aca0a <AddrTranslateP_getLocalAddr+0x3a> @ imm = #-0x2
700aca0a: f648 2024    	movw	r0, #0x8a24
700aca0e: f2c7 000b    	movt	r0, #0x700b
700aca12: 6881         	ldr	r1, [r0, #0x8]
700aca14: 9a0a         	ldr	r2, [sp, #0x28]
700aca16: eb01 1102    	add.w	r1, r1, r2, lsl #4
700aca1a: 68ca         	ldr	r2, [r1, #0xc]
700aca1c: 2101         	movs	r1, #0x1
700aca1e: 4091         	lsls	r1, r2
700aca20: 3a20         	subs	r2, #0x20
700aca22: 2a00         	cmp	r2, #0x0
700aca24: bf58         	it	pl
700aca26: 2100         	movpl	r1, #0x0
700aca28: 3901         	subs	r1, #0x1
700aca2a: 9103         	str	r1, [sp, #0xc]
700aca2c: 6880         	ldr	r0, [r0, #0x8]
700aca2e: 9a0a         	ldr	r2, [sp, #0x28]
700aca30: eb00 1102    	add.w	r1, r0, r2, lsl #4
700aca34: ea4f 1202    	lsl.w	r2, r2, #0x4
700aca38: 5880         	ldr	r0, [r0, r2]
700aca3a: 6849         	ldr	r1, [r1, #0x4]
700aca3c: 9107         	str	r1, [sp, #0x1c]
700aca3e: 9006         	str	r0, [sp, #0x18]
700aca40: 9906         	ldr	r1, [sp, #0x18]
700aca42: 9807         	ldr	r0, [sp, #0x1c]
700aca44: 9a03         	ldr	r2, [sp, #0xc]
700aca46: 1889         	adds	r1, r1, r2
700aca48: f140 0000    	adc	r0, r0, #0x0
700aca4c: 9104         	str	r1, [sp, #0x10]
700aca4e: 9005         	str	r0, [sp, #0x14]
700aca50: 9a0c         	ldr	r2, [sp, #0x30]
700aca52: 980d         	ldr	r0, [sp, #0x34]
700aca54: 9b06         	ldr	r3, [sp, #0x18]
700aca56: 9907         	ldr	r1, [sp, #0x1c]
700aca58: 1ad2         	subs	r2, r2, r3
700aca5a: 4188         	sbcs	r0, r1
700aca5c: d30b         	blo	0x700aca76 <AddrTranslateP_getLocalAddr+0xa6> @ imm = #0x16
700aca5e: e7ff         	b	0x700aca60 <AddrTranslateP_getLocalAddr+0x90> @ imm = #-0x2
700aca60: 9b0c         	ldr	r3, [sp, #0x30]
700aca62: 990d         	ldr	r1, [sp, #0x34]
700aca64: 9a04         	ldr	r2, [sp, #0x10]
700aca66: 9805         	ldr	r0, [sp, #0x14]
700aca68: 1ad2         	subs	r2, r2, r3
700aca6a: 4188         	sbcs	r0, r1
700aca6c: d303         	blo	0x700aca76 <AddrTranslateP_getLocalAddr+0xa6> @ imm = #0x6
700aca6e: e7ff         	b	0x700aca70 <AddrTranslateP_getLocalAddr+0xa0> @ imm = #-0x2
700aca70: 2001         	movs	r0, #0x1
700aca72: 900b         	str	r0, [sp, #0x2c]
700aca74: e004         	b	0x700aca80 <AddrTranslateP_getLocalAddr+0xb0> @ imm = #0x8
700aca76: e7ff         	b	0x700aca78 <AddrTranslateP_getLocalAddr+0xa8> @ imm = #-0x2
700aca78: 980a         	ldr	r0, [sp, #0x28]
700aca7a: 3001         	adds	r0, #0x1
700aca7c: 900a         	str	r0, [sp, #0x28]
700aca7e: e7bb         	b	0x700ac9f8 <AddrTranslateP_getLocalAddr+0x28> @ imm = #-0x8a
700aca80: 980b         	ldr	r0, [sp, #0x2c]
700aca82: b1a0         	cbz	r0, 0x700acaae <AddrTranslateP_getLocalAddr+0xde> @ imm = #0x28
700aca84: e7ff         	b	0x700aca86 <AddrTranslateP_getLocalAddr+0xb6> @ imm = #-0x2
700aca86: 990c         	ldr	r1, [sp, #0x30]
700aca88: f648 2024    	movw	r0, #0x8a24
700aca8c: f2c7 000b    	movt	r0, #0x700b
700aca90: 6882         	ldr	r2, [r0, #0x8]
700aca92: 9b0a         	ldr	r3, [sp, #0x28]
700aca94: 011b         	lsls	r3, r3, #0x4
700aca96: 58d2         	ldr	r2, [r2, r3]
700aca98: 1a89         	subs	r1, r1, r2
700aca9a: 9102         	str	r1, [sp, #0x8]
700aca9c: 6880         	ldr	r0, [r0, #0x8]
700aca9e: 990a         	ldr	r1, [sp, #0x28]
700acaa0: eb00 1001    	add.w	r0, r0, r1, lsl #4
700acaa4: 6880         	ldr	r0, [r0, #0x8]
700acaa6: 9902         	ldr	r1, [sp, #0x8]
700acaa8: 4408         	add	r0, r1
700acaaa: 9009         	str	r0, [sp, #0x24]
700acaac: e002         	b	0x700acab4 <AddrTranslateP_getLocalAddr+0xe4> @ imm = #0x4
700acaae: 980c         	ldr	r0, [sp, #0x30]
700acab0: 9009         	str	r0, [sp, #0x24]
700acab2: e7ff         	b	0x700acab4 <AddrTranslateP_getLocalAddr+0xe4> @ imm = #-0x2
700acab4: 9809         	ldr	r0, [sp, #0x24]
700acab6: b00e         	add	sp, #0x38
700acab8: bd80         	pop	{r7, pc}
700acaba: 0000         	movs	r0, r0
700acabc: 0000         	movs	r0, r0
700acabe: 0000         	movs	r0, r0

700acac0 <Udma_eventFreeResource>:
700acac0: b580         	push	{r7, lr}
700acac2: b084         	sub	sp, #0x10
700acac4: 9003         	str	r0, [sp, #0xc]
700acac6: 9102         	str	r1, [sp, #0x8]
700acac8: f009 edd4    	blx	0x700b6674 <HwiP_disable> @ imm = #0x9ba8
700acacc: 9001         	str	r0, [sp, #0x4]
700acace: 9802         	ldr	r0, [sp, #0x8]
700acad0: 6e00         	ldr	r0, [r0, #0x60]
700acad2: b128         	cbz	r0, 0x700acae0 <Udma_eventFreeResource+0x20> @ imm = #0xa
700acad4: e7ff         	b	0x700acad6 <Udma_eventFreeResource+0x16> @ imm = #-0x2
700acad6: 9902         	ldr	r1, [sp, #0x8]
700acad8: 6dc8         	ldr	r0, [r1, #0x5c]
700acada: 6e09         	ldr	r1, [r1, #0x60]
700acadc: 65c8         	str	r0, [r1, #0x5c]
700acade: e7ff         	b	0x700acae0 <Udma_eventFreeResource+0x20> @ imm = #-0x2
700acae0: 9802         	ldr	r0, [sp, #0x8]
700acae2: 6dc0         	ldr	r0, [r0, #0x5c]
700acae4: b128         	cbz	r0, 0x700acaf2 <Udma_eventFreeResource+0x32> @ imm = #0xa
700acae6: e7ff         	b	0x700acae8 <Udma_eventFreeResource+0x28> @ imm = #-0x2
700acae8: 9802         	ldr	r0, [sp, #0x8]
700acaea: 6dc1         	ldr	r1, [r0, #0x5c]
700acaec: 6e00         	ldr	r0, [r0, #0x60]
700acaee: 6608         	str	r0, [r1, #0x60]
700acaf0: e7ff         	b	0x700acaf2 <Udma_eventFreeResource+0x32> @ imm = #-0x2
700acaf2: 9801         	ldr	r0, [sp, #0x4]
700acaf4: f009 edde    	blx	0x700b66b4 <HwiP_restore> @ imm = #0x9bbc
700acaf8: 9802         	ldr	r0, [sp, #0x8]
700acafa: 6e40         	ldr	r0, [r0, #0x64]
700acafc: b140         	cbz	r0, 0x700acb10 <Udma_eventFreeResource+0x50> @ imm = #0x10
700acafe: e7ff         	b	0x700acb00 <Udma_eventFreeResource+0x40> @ imm = #-0x2
700acb00: 9802         	ldr	r0, [sp, #0x8]
700acb02: 3068         	adds	r0, #0x68
700acb04: f009 fabc    	bl	0x700b6080 <HwiP_destruct> @ imm = #0x9578
700acb08: 9902         	ldr	r1, [sp, #0x8]
700acb0a: 2000         	movs	r0, #0x0
700acb0c: 6648         	str	r0, [r1, #0x64]
700acb0e: e7ff         	b	0x700acb10 <Udma_eventFreeResource+0x50> @ imm = #-0x2
700acb10: 9802         	ldr	r0, [sp, #0x8]
700acb12: 6d40         	ldr	r0, [r0, #0x54]
700acb14: f510 3f80    	cmn.w	r0, #0x10000
700acb18: d00d         	beq	0x700acb36 <Udma_eventFreeResource+0x76> @ imm = #0x1a
700acb1a: e7ff         	b	0x700acb1c <Udma_eventFreeResource+0x5c> @ imm = #-0x2
700acb1c: 9802         	ldr	r0, [sp, #0x8]
700acb1e: 6d40         	ldr	r0, [r0, #0x54]
700acb20: 9903         	ldr	r1, [sp, #0xc]
700acb22: f005 fc8d    	bl	0x700b2440 <Udma_rmFreeIrIntr> @ imm = #0x591a
700acb26: 9902         	ldr	r1, [sp, #0x8]
700acb28: 2000         	movs	r0, #0x0
700acb2a: f6cf 70ff    	movt	r0, #0xffff
700acb2e: 6548         	str	r0, [r1, #0x54]
700acb30: 9902         	ldr	r1, [sp, #0x8]
700acb32: 6588         	str	r0, [r1, #0x58]
700acb34: e7ff         	b	0x700acb36 <Udma_eventFreeResource+0x76> @ imm = #-0x2
700acb36: 9802         	ldr	r0, [sp, #0x8]
700acb38: 6c80         	ldr	r0, [r0, #0x48]
700acb3a: f64f 71ff    	movw	r1, #0xffff
700acb3e: 4288         	cmp	r0, r1
700acb40: d00e         	beq	0x700acb60 <Udma_eventFreeResource+0xa0> @ imm = #0x1c
700acb42: e7ff         	b	0x700acb44 <Udma_eventFreeResource+0x84> @ imm = #-0x2
700acb44: 9803         	ldr	r0, [sp, #0xc]
700acb46: 9902         	ldr	r1, [sp, #0x8]
700acb48: f008 f9da    	bl	0x700b4f00 <Udma_eventResetSteering> @ imm = #0x83b4
700acb4c: 9802         	ldr	r0, [sp, #0x8]
700acb4e: 6c80         	ldr	r0, [r0, #0x48]
700acb50: 9903         	ldr	r1, [sp, #0xc]
700acb52: f005 fc3d    	bl	0x700b23d0 <Udma_rmFreeEvent> @ imm = #0x587a
700acb56: 9902         	ldr	r1, [sp, #0x8]
700acb58: f64f 70ff    	movw	r0, #0xffff
700acb5c: 6488         	str	r0, [r1, #0x48]
700acb5e: e7ff         	b	0x700acb60 <Udma_eventFreeResource+0xa0> @ imm = #-0x2
700acb60: 9802         	ldr	r0, [sp, #0x8]
700acb62: 6d00         	ldr	r0, [r0, #0x50]
700acb64: f64f 71ff    	movw	r1, #0xffff
700acb68: 4288         	cmp	r0, r1
700acb6a: d00a         	beq	0x700acb82 <Udma_eventFreeResource+0xc2> @ imm = #0x14
700acb6c: e7ff         	b	0x700acb6e <Udma_eventFreeResource+0xae> @ imm = #-0x2
700acb6e: 9a02         	ldr	r2, [sp, #0x8]
700acb70: 6d10         	ldr	r0, [r2, #0x50]
700acb72: 9903         	ldr	r1, [sp, #0xc]
700acb74: f003 ff64    	bl	0x700b0a40 <Udma_rmFreeVintrBit> @ imm = #0x3ec8
700acb78: 9902         	ldr	r1, [sp, #0x8]
700acb7a: f64f 70ff    	movw	r0, #0xffff
700acb7e: 6508         	str	r0, [r1, #0x50]
700acb80: e7ff         	b	0x700acb82 <Udma_eventFreeResource+0xc2> @ imm = #-0x2
700acb82: 9802         	ldr	r0, [sp, #0x8]
700acb84: 6cc0         	ldr	r0, [r0, #0x4c]
700acb86: f64f 71ff    	movw	r1, #0xffff
700acb8a: 4288         	cmp	r0, r1
700acb8c: d00a         	beq	0x700acba4 <Udma_eventFreeResource+0xe4> @ imm = #0x14
700acb8e: e7ff         	b	0x700acb90 <Udma_eventFreeResource+0xd0> @ imm = #-0x2
700acb90: 9802         	ldr	r0, [sp, #0x8]
700acb92: 6cc0         	ldr	r0, [r0, #0x4c]
700acb94: 9903         	ldr	r1, [sp, #0xc]
700acb96: f005 fc8b    	bl	0x700b24b0 <Udma_rmFreeVintr> @ imm = #0x5916
700acb9a: 9902         	ldr	r1, [sp, #0x8]
700acb9c: f64f 70ff    	movw	r0, #0xffff
700acba0: 64c8         	str	r0, [r1, #0x4c]
700acba2: e7ff         	b	0x700acba4 <Udma_eventFreeResource+0xe4> @ imm = #-0x2
700acba4: b004         	add	sp, #0x10
700acba6: bd80         	pop	{r7, pc}
		...

700acbb0 <DebugP_memTraceLogWriterPutLine>:
700acbb0: b580         	push	{r7, lr}
700acbb2: b08a         	sub	sp, #0x28
700acbb4: 9009         	str	r0, [sp, #0x24]
700acbb6: f8ad 1022    	strh.w	r1, [sp, #0x22]
700acbba: 2000         	movs	r0, #0x0
700acbbc: 9007         	str	r0, [sp, #0x1c]
700acbbe: f648 2078    	movw	r0, #0x8a78
700acbc2: f2c7 000b    	movt	r0, #0x700b
700acbc6: 6800         	ldr	r0, [r0]
700acbc8: b920         	cbnz	r0, 0x700acbd4 <DebugP_memTraceLogWriterPutLine+0x24> @ imm = #0x8
700acbca: e7ff         	b	0x700acbcc <DebugP_memTraceLogWriterPutLine+0x1c> @ imm = #-0x2
700acbcc: f04f 30ff    	mov.w	r0, #0xffffffff
700acbd0: 9007         	str	r0, [sp, #0x1c]
700acbd2: e7ff         	b	0x700acbd4 <DebugP_memTraceLogWriterPutLine+0x24> @ imm = #-0x2
700acbd4: 9807         	ldr	r0, [sp, #0x1c]
700acbd6: 2800         	cmp	r0, #0x0
700acbd8: d15a         	bne	0x700acc90 <DebugP_memTraceLogWriterPutLine+0xe0> @ imm = #0xb4
700acbda: e7ff         	b	0x700acbdc <DebugP_memTraceLogWriterPutLine+0x2c> @ imm = #-0x2
700acbdc: f648 207c    	movw	r0, #0x8a7c
700acbe0: f2c7 000b    	movt	r0, #0x700b
700acbe4: 6800         	ldr	r0, [r0]
700acbe6: 9006         	str	r0, [sp, #0x18]
700acbe8: f247 2000    	movw	r0, #0x7200
700acbec: f2c7 0008    	movt	r0, #0x7008
700acbf0: 9003         	str	r0, [sp, #0xc]
700acbf2: 2000         	movs	r0, #0x0
700acbf4: 9004         	str	r0, [sp, #0x10]
700acbf6: 9005         	str	r0, [sp, #0x14]
700acbf8: e7ff         	b	0x700acbfa <DebugP_memTraceLogWriterPutLine+0x4a> @ imm = #-0x2
700acbfa: 9805         	ldr	r0, [sp, #0x14]
700acbfc: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700acc00: 4288         	cmp	r0, r1
700acc02: d233         	bhs	0x700acc6c <DebugP_memTraceLogWriterPutLine+0xbc> @ imm = #0x66
700acc04: e7ff         	b	0x700acc06 <DebugP_memTraceLogWriterPutLine+0x56> @ imm = #-0x2
700acc06: 9809         	ldr	r0, [sp, #0x24]
700acc08: 9904         	ldr	r1, [sp, #0x10]
700acc0a: 5c40         	ldrb	r0, [r0, r1]
700acc0c: 9903         	ldr	r1, [sp, #0xc]
700acc0e: 9a06         	ldr	r2, [sp, #0x18]
700acc10: 5488         	strb	r0, [r1, r2]
700acc12: 9806         	ldr	r0, [sp, #0x18]
700acc14: 3001         	adds	r0, #0x1
700acc16: 9006         	str	r0, [sp, #0x18]
700acc18: 9806         	ldr	r0, [sp, #0x18]
700acc1a: f648 2178    	movw	r1, #0x8a78
700acc1e: f2c7 010b    	movt	r1, #0x700b
700acc22: 6809         	ldr	r1, [r1]
700acc24: 4288         	cmp	r0, r1
700acc26: d319         	blo	0x700acc5c <DebugP_memTraceLogWriterPutLine+0xac> @ imm = #0x32
700acc28: e7ff         	b	0x700acc2a <DebugP_memTraceLogWriterPutLine+0x7a> @ imm = #-0x2
700acc2a: 9803         	ldr	r0, [sp, #0xc]
700acc2c: f648 227c    	movw	r2, #0x8a7c
700acc30: f2c7 020b    	movt	r2, #0x700b
700acc34: 9202         	str	r2, [sp, #0x8]
700acc36: 6811         	ldr	r1, [r2]
700acc38: 4408         	add	r0, r1
700acc3a: 9906         	ldr	r1, [sp, #0x18]
700acc3c: 6812         	ldr	r2, [r2]
700acc3e: 1a89         	subs	r1, r1, r2
700acc40: 220f         	movs	r2, #0xf
700acc42: f009 eff6    	blx	0x700b6c30 <CacheP_wbInv> @ imm = #0x9fec
700acc46: 9902         	ldr	r1, [sp, #0x8]
700acc48: 2000         	movs	r0, #0x0
700acc4a: 9006         	str	r0, [sp, #0x18]
700acc4c: 6008         	str	r0, [r1]
700acc4e: f648 2174    	movw	r1, #0x8a74
700acc52: f2c7 010b    	movt	r1, #0x700b
700acc56: 2001         	movs	r0, #0x1
700acc58: 6008         	str	r0, [r1]
700acc5a: e7ff         	b	0x700acc5c <DebugP_memTraceLogWriterPutLine+0xac> @ imm = #-0x2
700acc5c: 9804         	ldr	r0, [sp, #0x10]
700acc5e: 3001         	adds	r0, #0x1
700acc60: 9004         	str	r0, [sp, #0x10]
700acc62: e7ff         	b	0x700acc64 <DebugP_memTraceLogWriterPutLine+0xb4> @ imm = #-0x2
700acc64: 9805         	ldr	r0, [sp, #0x14]
700acc66: 3001         	adds	r0, #0x1
700acc68: 9005         	str	r0, [sp, #0x14]
700acc6a: e7c6         	b	0x700acbfa <DebugP_memTraceLogWriterPutLine+0x4a> @ imm = #-0x74
700acc6c: 9803         	ldr	r0, [sp, #0xc]
700acc6e: f648 227c    	movw	r2, #0x8a7c
700acc72: f2c7 020b    	movt	r2, #0x700b
700acc76: 9201         	str	r2, [sp, #0x4]
700acc78: 6811         	ldr	r1, [r2]
700acc7a: 4408         	add	r0, r1
700acc7c: 9906         	ldr	r1, [sp, #0x18]
700acc7e: 6812         	ldr	r2, [r2]
700acc80: 1a89         	subs	r1, r1, r2
700acc82: 220f         	movs	r2, #0xf
700acc84: f009 efd4    	blx	0x700b6c30 <CacheP_wbInv> @ imm = #0x9fa8
700acc88: 9901         	ldr	r1, [sp, #0x4]
700acc8a: 9806         	ldr	r0, [sp, #0x18]
700acc8c: 6008         	str	r0, [r1]
700acc8e: e7ff         	b	0x700acc90 <DebugP_memTraceLogWriterPutLine+0xe0> @ imm = #-0x2
700acc90: b00a         	add	sp, #0x28
700acc92: bd80         	pop	{r7, pc}
		...

700acca0 <_tx_semaphore_get>:
700acca0: b580         	push	{r7, lr}
700acca2: b088         	sub	sp, #0x20
700acca4: 9007         	str	r0, [sp, #0x1c]
700acca6: 9106         	str	r1, [sp, #0x18]
700acca8: 2000         	movs	r0, #0x0
700accaa: 9001         	str	r0, [sp, #0x4]
700accac: f7f6 ec72    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x971c
700accb0: 9005         	str	r0, [sp, #0x14]
700accb2: 9807         	ldr	r0, [sp, #0x1c]
700accb4: 6880         	ldr	r0, [r0, #0x8]
700accb6: b140         	cbz	r0, 0x700accca <_tx_semaphore_get+0x2a> @ imm = #0x10
700accb8: e7ff         	b	0x700accba <_tx_semaphore_get+0x1a> @ imm = #-0x2
700accba: 9907         	ldr	r1, [sp, #0x1c]
700accbc: 6888         	ldr	r0, [r1, #0x8]
700accbe: 3801         	subs	r0, #0x1
700accc0: 6088         	str	r0, [r1, #0x8]
700accc2: 9805         	ldr	r0, [sp, #0x14]
700accc4: f7f5 ede0    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xa440
700accc8: e059         	b	0x700acd7e <_tx_semaphore_get+0xde> @ imm = #0xb2
700accca: 9806         	ldr	r0, [sp, #0x18]
700acccc: 2800         	cmp	r0, #0x0
700accce: d04f         	beq	0x700acd70 <_tx_semaphore_get+0xd0> @ imm = #0x9e
700accd0: e7ff         	b	0x700accd2 <_tx_semaphore_get+0x32> @ imm = #-0x2
700accd2: f64a 40fc    	movw	r0, #0xacfc
700accd6: f2c7 0008    	movt	r0, #0x7008
700accda: 6800         	ldr	r0, [r0]
700accdc: b130         	cbz	r0, 0x700accec <_tx_semaphore_get+0x4c> @ imm = #0xc
700accde: e7ff         	b	0x700acce0 <_tx_semaphore_get+0x40> @ imm = #-0x2
700acce0: 9805         	ldr	r0, [sp, #0x14]
700acce2: f7f5 edd2    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xa45c
700acce6: 200d         	movs	r0, #0xd
700acce8: 9001         	str	r0, [sp, #0x4]
700accea: e040         	b	0x700acd6e <_tx_semaphore_get+0xce> @ imm = #0x80
700accec: f64a 40ec    	movw	r0, #0xacec
700accf0: f2c7 0008    	movt	r0, #0x7008
700accf4: 6800         	ldr	r0, [r0]
700accf6: 9004         	str	r0, [sp, #0x10]
700accf8: 9904         	ldr	r1, [sp, #0x10]
700accfa: f241 30d1    	movw	r0, #0x13d1
700accfe: f2c7 000b    	movt	r0, #0x700b
700acd02: 66c8         	str	r0, [r1, #0x6c]
700acd04: 9807         	ldr	r0, [sp, #0x1c]
700acd06: 9904         	ldr	r1, [sp, #0x10]
700acd08: 6708         	str	r0, [r1, #0x70]
700acd0a: 9807         	ldr	r0, [sp, #0x1c]
700acd0c: 6900         	ldr	r0, [r0, #0x10]
700acd0e: b940         	cbnz	r0, 0x700acd22 <_tx_semaphore_get+0x82> @ imm = #0x10
700acd10: e7ff         	b	0x700acd12 <_tx_semaphore_get+0x72> @ imm = #-0x2
700acd12: 9804         	ldr	r0, [sp, #0x10]
700acd14: 9907         	ldr	r1, [sp, #0x1c]
700acd16: 60c8         	str	r0, [r1, #0xc]
700acd18: 9804         	ldr	r0, [sp, #0x10]
700acd1a: 6740         	str	r0, [r0, #0x74]
700acd1c: 9804         	ldr	r0, [sp, #0x10]
700acd1e: 6780         	str	r0, [r0, #0x78]
700acd20: e012         	b	0x700acd48 <_tx_semaphore_get+0xa8> @ imm = #0x24
700acd22: 9807         	ldr	r0, [sp, #0x1c]
700acd24: 68c0         	ldr	r0, [r0, #0xc]
700acd26: 9003         	str	r0, [sp, #0xc]
700acd28: 9803         	ldr	r0, [sp, #0xc]
700acd2a: 9904         	ldr	r1, [sp, #0x10]
700acd2c: 6748         	str	r0, [r1, #0x74]
700acd2e: 9803         	ldr	r0, [sp, #0xc]
700acd30: 6f80         	ldr	r0, [r0, #0x78]
700acd32: 9002         	str	r0, [sp, #0x8]
700acd34: 9802         	ldr	r0, [sp, #0x8]
700acd36: 9904         	ldr	r1, [sp, #0x10]
700acd38: 6788         	str	r0, [r1, #0x78]
700acd3a: 9804         	ldr	r0, [sp, #0x10]
700acd3c: 9902         	ldr	r1, [sp, #0x8]
700acd3e: 6748         	str	r0, [r1, #0x74]
700acd40: 9804         	ldr	r0, [sp, #0x10]
700acd42: 9903         	ldr	r1, [sp, #0xc]
700acd44: 6788         	str	r0, [r1, #0x78]
700acd46: e7ff         	b	0x700acd48 <_tx_semaphore_get+0xa8> @ imm = #-0x2
700acd48: 9907         	ldr	r1, [sp, #0x1c]
700acd4a: 6908         	ldr	r0, [r1, #0x10]
700acd4c: 3001         	adds	r0, #0x1
700acd4e: 6108         	str	r0, [r1, #0x10]
700acd50: 9904         	ldr	r1, [sp, #0x10]
700acd52: 2006         	movs	r0, #0x6
700acd54: 6348         	str	r0, [r1, #0x34]
700acd56: 9804         	ldr	r0, [sp, #0x10]
700acd58: 9906         	ldr	r1, [sp, #0x18]
700acd5a: f7f6 fda1    	bl	0x700a38a0 <_tx_thread_system_ni_suspend> @ imm = #-0x94be
700acd5e: 9805         	ldr	r0, [sp, #0x14]
700acd60: f7f5 ed92    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xa4dc
700acd64: 9804         	ldr	r0, [sp, #0x10]
700acd66: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700acd6a: 9001         	str	r0, [sp, #0x4]
700acd6c: e7ff         	b	0x700acd6e <_tx_semaphore_get+0xce> @ imm = #-0x2
700acd6e: e005         	b	0x700acd7c <_tx_semaphore_get+0xdc> @ imm = #0xa
700acd70: 9805         	ldr	r0, [sp, #0x14]
700acd72: f7f5 ed8a    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xa4ec
700acd76: 200d         	movs	r0, #0xd
700acd78: 9001         	str	r0, [sp, #0x4]
700acd7a: e7ff         	b	0x700acd7c <_tx_semaphore_get+0xdc> @ imm = #-0x2
700acd7c: e7ff         	b	0x700acd7e <_tx_semaphore_get+0xde> @ imm = #-0x2
700acd7e: 9801         	ldr	r0, [sp, #0x4]
700acd80: b008         	add	sp, #0x20
700acd82: bd80         	pop	{r7, pc}
		...

700acd90 <Sciclient_rmIrqGetNode>:
700acd90: b089         	sub	sp, #0x24
700acd92: f8ad 0022    	strh.w	r0, [sp, #0x22]
700acd96: 9107         	str	r1, [sp, #0x1c]
700acd98: f06f 0001    	mvn	r0, #0x1
700acd9c: 9006         	str	r0, [sp, #0x18]
700acd9e: 2000         	movs	r0, #0x0
700acda0: 9004         	str	r0, [sp, #0x10]
700acda2: f248 61f0    	movw	r1, #0x86f0
700acda6: f2c7 010b    	movt	r1, #0x700b
700acdaa: 680a         	ldr	r2, [r1]
700acdac: 3a01         	subs	r2, #0x1
700acdae: 9203         	str	r2, [sp, #0xc]
700acdb0: 6809         	ldr	r1, [r1]
700acdb2: f8ad 1006    	strh.w	r1, [sp, #0x6]
700acdb6: 9907         	ldr	r1, [sp, #0x1c]
700acdb8: 6008         	str	r0, [r1]
700acdba: e7ff         	b	0x700acdbc <Sciclient_rmIrqGetNode+0x2c> @ imm = #-0x2
700acdbc: 9904         	ldr	r1, [sp, #0x10]
700acdbe: 9a03         	ldr	r2, [sp, #0xc]
700acdc0: 2000         	movs	r0, #0x0
700acdc2: 4291         	cmp	r1, r2
700acdc4: 9000         	str	r0, [sp]
700acdc6: d81d         	bhi	0x700ace04 <Sciclient_rmIrqGetNode+0x74> @ imm = #0x3a
700acdc8: e7ff         	b	0x700acdca <Sciclient_rmIrqGetNode+0x3a> @ imm = #-0x2
700acdca: 9904         	ldr	r1, [sp, #0x10]
700acdcc: f248 60f0    	movw	r0, #0x86f0
700acdd0: f2c7 000b    	movt	r0, #0x700b
700acdd4: 6802         	ldr	r2, [r0]
700acdd6: 2000         	movs	r0, #0x0
700acdd8: 4291         	cmp	r1, r2
700acdda: 9000         	str	r0, [sp]
700acddc: d212         	bhs	0x700ace04 <Sciclient_rmIrqGetNode+0x74> @ imm = #0x24
700acdde: e7ff         	b	0x700acde0 <Sciclient_rmIrqGetNode+0x50> @ imm = #-0x2
700acde0: 9903         	ldr	r1, [sp, #0xc]
700acde2: f248 60f0    	movw	r0, #0x86f0
700acde6: f2c7 000b    	movt	r0, #0x700b
700acdea: 6802         	ldr	r2, [r0]
700acdec: 2000         	movs	r0, #0x0
700acdee: 4291         	cmp	r1, r2
700acdf0: 9000         	str	r0, [sp]
700acdf2: d207         	bhs	0x700ace04 <Sciclient_rmIrqGetNode+0x74> @ imm = #0xe
700acdf4: e7ff         	b	0x700acdf6 <Sciclient_rmIrqGetNode+0x66> @ imm = #-0x2
700acdf6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acdfa: 2800         	cmp	r0, #0x0
700acdfc: bf18         	it	ne
700acdfe: 2001         	movne	r0, #0x1
700ace00: 9000         	str	r0, [sp]
700ace02: e7ff         	b	0x700ace04 <Sciclient_rmIrqGetNode+0x74> @ imm = #-0x2
700ace04: 9800         	ldr	r0, [sp]
700ace06: 07c0         	lsls	r0, r0, #0x1f
700ace08: b380         	cbz	r0, 0x700ace6c <Sciclient_rmIrqGetNode+0xdc> @ imm = #0x60
700ace0a: e7ff         	b	0x700ace0c <Sciclient_rmIrqGetNode+0x7c> @ imm = #-0x2
700ace0c: 9804         	ldr	r0, [sp, #0x10]
700ace0e: 9903         	ldr	r1, [sp, #0xc]
700ace10: 4408         	add	r0, r1
700ace12: 0840         	lsrs	r0, r0, #0x1
700ace14: 9002         	str	r0, [sp, #0x8]
700ace16: 9902         	ldr	r1, [sp, #0x8]
700ace18: f647 2004    	movw	r0, #0x7a04
700ace1c: f2c7 000b    	movt	r0, #0x700b
700ace20: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700ace24: 9005         	str	r0, [sp, #0x14]
700ace26: 9805         	ldr	r0, [sp, #0x14]
700ace28: 8800         	ldrh	r0, [r0]
700ace2a: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700ace2e: 4288         	cmp	r0, r1
700ace30: d106         	bne	0x700ace40 <Sciclient_rmIrqGetNode+0xb0> @ imm = #0xc
700ace32: e7ff         	b	0x700ace34 <Sciclient_rmIrqGetNode+0xa4> @ imm = #-0x2
700ace34: 9805         	ldr	r0, [sp, #0x14]
700ace36: 9907         	ldr	r1, [sp, #0x1c]
700ace38: 6008         	str	r0, [r1]
700ace3a: 2000         	movs	r0, #0x0
700ace3c: 9006         	str	r0, [sp, #0x18]
700ace3e: e015         	b	0x700ace6c <Sciclient_rmIrqGetNode+0xdc> @ imm = #0x2a
700ace40: 9805         	ldr	r0, [sp, #0x14]
700ace42: 8800         	ldrh	r0, [r0]
700ace44: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700ace48: 4288         	cmp	r0, r1
700ace4a: da04         	bge	0x700ace56 <Sciclient_rmIrqGetNode+0xc6> @ imm = #0x8
700ace4c: e7ff         	b	0x700ace4e <Sciclient_rmIrqGetNode+0xbe> @ imm = #-0x2
700ace4e: 9802         	ldr	r0, [sp, #0x8]
700ace50: 3001         	adds	r0, #0x1
700ace52: 9004         	str	r0, [sp, #0x10]
700ace54: e003         	b	0x700ace5e <Sciclient_rmIrqGetNode+0xce> @ imm = #0x6
700ace56: 9802         	ldr	r0, [sp, #0x8]
700ace58: 3801         	subs	r0, #0x1
700ace5a: 9003         	str	r0, [sp, #0xc]
700ace5c: e7ff         	b	0x700ace5e <Sciclient_rmIrqGetNode+0xce> @ imm = #-0x2
700ace5e: e7ff         	b	0x700ace60 <Sciclient_rmIrqGetNode+0xd0> @ imm = #-0x2
700ace60: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ace64: 3801         	subs	r0, #0x1
700ace66: f8ad 0006    	strh.w	r0, [sp, #0x6]
700ace6a: e7a7         	b	0x700acdbc <Sciclient_rmIrqGetNode+0x2c> @ imm = #-0xb2
700ace6c: 9806         	ldr	r0, [sp, #0x18]
700ace6e: b009         	add	sp, #0x24
700ace70: 4770         	bx	lr
		...
700ace7e: 0000         	movs	r0, r0

700ace80 <Sciclient_waitForMessage>:
700ace80: b580         	push	{r7, lr}
700ace82: b088         	sub	sp, #0x20
700ace84: 9007         	str	r0, [sp, #0x1c]
700ace86: 9106         	str	r1, [sp, #0x18]
700ace88: 9205         	str	r2, [sp, #0x14]
700ace8a: f88d 3013    	strb.w	r3, [sp, #0x13]
700ace8e: 9806         	ldr	r0, [sp, #0x18]
700ace90: 9002         	str	r0, [sp, #0x8]
700ace92: 2200         	movs	r2, #0x0
700ace94: 9201         	str	r2, [sp, #0x4]
700ace96: 9907         	ldr	r1, [sp, #0x1c]
700ace98: f648 1070    	movw	r0, #0x8970
700ace9c: f2c7 000b    	movt	r0, #0x700b
700acea0: f008 fb36    	bl	0x700b5510 <CSL_secProxyGetDataAddr> @ imm = #0x866c
700acea4: f648 21a4    	movw	r1, #0x8aa4
700acea8: f2c7 010b    	movt	r1, #0x700b
700aceac: 7809         	ldrb	r1, [r1]
700aceae: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aceb2: 9003         	str	r0, [sp, #0xc]
700aceb4: e7ff         	b	0x700aceb6 <Sciclient_waitForMessage+0x36> @ imm = #-0x2
700aceb6: 9807         	ldr	r0, [sp, #0x1c]
700aceb8: f008 fbea    	bl	0x700b5690 <Sciclient_secProxyThreadStatusReg> @ imm = #0x87d4
700acebc: f008 fe48    	bl	0x700b5b50 <CSL_REG32_RD_RAW> @ imm = #0x8c90
700acec0: b2c0         	uxtb	r0, r0
700acec2: 9905         	ldr	r1, [sp, #0x14]
700acec4: 1a40         	subs	r0, r0, r1
700acec6: b960         	cbnz	r0, 0x700acee2 <Sciclient_waitForMessage+0x62> @ imm = #0x18
700acec8: e7ff         	b	0x700aceca <Sciclient_waitForMessage+0x4a> @ imm = #-0x2
700aceca: 9802         	ldr	r0, [sp, #0x8]
700acecc: b120         	cbz	r0, 0x700aced8 <Sciclient_waitForMessage+0x58> @ imm = #0x8
700acece: e7ff         	b	0x700aced0 <Sciclient_waitForMessage+0x50> @ imm = #-0x2
700aced0: 9802         	ldr	r0, [sp, #0x8]
700aced2: 3801         	subs	r0, #0x1
700aced4: 9002         	str	r0, [sp, #0x8]
700aced6: e003         	b	0x700acee0 <Sciclient_waitForMessage+0x60> @ imm = #0x6
700aced8: f06f 0001    	mvn	r0, #0x1
700acedc: 9001         	str	r0, [sp, #0x4]
700acede: e000         	b	0x700acee2 <Sciclient_waitForMessage+0x62> @ imm = #0x0
700acee0: e7e9         	b	0x700aceb6 <Sciclient_waitForMessage+0x36> @ imm = #-0x2e
700acee2: 9801         	ldr	r0, [sp, #0x4]
700acee4: bbc0         	cbnz	r0, 0x700acf58 <Sciclient_waitForMessage+0xd8> @ imm = #0x70
700acee6: e7ff         	b	0x700acee8 <Sciclient_waitForMessage+0x68> @ imm = #-0x2
700acee8: f06f 0001    	mvn	r0, #0x1
700aceec: 9001         	str	r0, [sp, #0x4]
700aceee: 9806         	ldr	r0, [sp, #0x18]
700acef0: 9002         	str	r0, [sp, #0x8]
700acef2: e7ff         	b	0x700acef4 <Sciclient_waitForMessage+0x74> @ imm = #-0x2
700acef4: 9807         	ldr	r0, [sp, #0x1c]
700acef6: f008 fbcb    	bl	0x700b5690 <Sciclient_secProxyThreadStatusReg> @ imm = #0x8796
700acefa: f008 fe29    	bl	0x700b5b50 <CSL_REG32_RD_RAW> @ imm = #0x8c52
700acefe: b2c0         	uxtb	r0, r0
700acf00: 9905         	ldr	r1, [sp, #0x14]
700acf02: 1a40         	subs	r0, r0, r1
700acf04: 9000         	str	r0, [sp]
700acf06: 9803         	ldr	r0, [sp, #0xc]
700acf08: 78c0         	ldrb	r0, [r0, #0x3]
700acf0a: f89d 1013    	ldrb.w	r1, [sp, #0x13]
700acf0e: 4288         	cmp	r0, r1
700acf10: d103         	bne	0x700acf1a <Sciclient_waitForMessage+0x9a> @ imm = #0x6
700acf12: e7ff         	b	0x700acf14 <Sciclient_waitForMessage+0x94> @ imm = #-0x2
700acf14: 2000         	movs	r0, #0x0
700acf16: 9001         	str	r0, [sp, #0x4]
700acf18: e01d         	b	0x700acf56 <Sciclient_waitForMessage+0xd6> @ imm = #0x3a
700acf1a: 9800         	ldr	r0, [sp]
700acf1c: 2802         	cmp	r0, #0x2
700acf1e: d30e         	blo	0x700acf3e <Sciclient_waitForMessage+0xbe> @ imm = #0x1c
700acf20: e7ff         	b	0x700acf22 <Sciclient_waitForMessage+0xa2> @ imm = #-0x2
700acf22: 9807         	ldr	r0, [sp, #0x1c]
700acf24: f648 11f8    	movw	r1, #0x89f8
700acf28: f2c7 010b    	movt	r1, #0x700b
700acf2c: 694a         	ldr	r2, [r1, #0x14]
700acf2e: f04f 31ff    	mov.w	r1, #0xffffffff
700acf32: eb01 0192    	add.w	r1, r1, r2, lsr #2
700acf36: b2c9         	uxtb	r1, r1
700acf38: f007 fe32    	bl	0x700b4ba0 <Sciclient_secProxyReadThread32> @ imm = #0x7c64
700acf3c: e7ff         	b	0x700acf3e <Sciclient_waitForMessage+0xbe> @ imm = #-0x2
700acf3e: 9802         	ldr	r0, [sp, #0x8]
700acf40: b120         	cbz	r0, 0x700acf4c <Sciclient_waitForMessage+0xcc> @ imm = #0x8
700acf42: e7ff         	b	0x700acf44 <Sciclient_waitForMessage+0xc4> @ imm = #-0x2
700acf44: 9802         	ldr	r0, [sp, #0x8]
700acf46: 3801         	subs	r0, #0x1
700acf48: 9002         	str	r0, [sp, #0x8]
700acf4a: e003         	b	0x700acf54 <Sciclient_waitForMessage+0xd4> @ imm = #0x6
700acf4c: f06f 0001    	mvn	r0, #0x1
700acf50: 9001         	str	r0, [sp, #0x4]
700acf52: e000         	b	0x700acf56 <Sciclient_waitForMessage+0xd6> @ imm = #0x0
700acf54: e7ce         	b	0x700acef4 <Sciclient_waitForMessage+0x74> @ imm = #-0x64
700acf56: e7ff         	b	0x700acf58 <Sciclient_waitForMessage+0xd8> @ imm = #-0x2
700acf58: 9801         	ldr	r0, [sp, #0x4]
700acf5a: b008         	add	sp, #0x20
700acf5c: bd80         	pop	{r7, pc}
700acf5e: 0000         	movs	r0, r0

700acf60 <UART_intrEnable>:
700acf60: b580         	push	{r7, lr}
700acf62: b08a         	sub	sp, #0x28
700acf64: 9009         	str	r0, [sp, #0x24]
700acf66: 9108         	str	r1, [sp, #0x20]
700acf68: 2000         	movs	r0, #0x0
700acf6a: 9007         	str	r0, [sp, #0x1c]
700acf6c: 9006         	str	r0, [sp, #0x18]
700acf6e: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700acf72: f010 0ff0    	tst.w	r0, #0xf0
700acf76: d053         	beq	0x700ad020 <UART_intrEnable+0xc0> @ imm = #0xa6
700acf78: e7ff         	b	0x700acf7a <UART_intrEnable+0x1a> @ imm = #-0x2
700acf7a: 9809         	ldr	r0, [sp, #0x24]
700acf7c: 300c         	adds	r0, #0xc
700acf7e: f008 fda7    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x8b4e
700acf82: 9006         	str	r0, [sp, #0x18]
700acf84: 9809         	ldr	r0, [sp, #0x24]
700acf86: 300c         	adds	r0, #0xc
700acf88: 21bf         	movs	r1, #0xbf
700acf8a: 9103         	str	r1, [sp, #0xc]
700acf8c: f008 fda8    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x8b50
700acf90: 9809         	ldr	r0, [sp, #0x24]
700acf92: 3008         	adds	r0, #0x8
700acf94: 2110         	movs	r1, #0x10
700acf96: 9104         	str	r1, [sp, #0x10]
700acf98: 2204         	movs	r2, #0x4
700acf9a: 9205         	str	r2, [sp, #0x14]
700acf9c: f008 f9f8    	bl	0x700b5390 <HW_RD_FIELD32_RAW> @ imm = #0x83f0
700acfa0: 9904         	ldr	r1, [sp, #0x10]
700acfa2: 9a05         	ldr	r2, [sp, #0x14]
700acfa4: 9007         	str	r0, [sp, #0x1c]
700acfa6: 9809         	ldr	r0, [sp, #0x24]
700acfa8: 3008         	adds	r0, #0x8
700acfaa: 2301         	movs	r3, #0x1
700acfac: f007 fcd8    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x79b0
700acfb0: 9809         	ldr	r0, [sp, #0x24]
700acfb2: 300c         	adds	r0, #0xc
700acfb4: 9906         	ldr	r1, [sp, #0x18]
700acfb6: f008 fd93    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x8b26
700acfba: 9809         	ldr	r0, [sp, #0x24]
700acfbc: 300c         	adds	r0, #0xc
700acfbe: f008 fd87    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x8b0e
700acfc2: 9006         	str	r0, [sp, #0x18]
700acfc4: 9809         	ldr	r0, [sp, #0x24]
700acfc6: 300c         	adds	r0, #0xc
700acfc8: 9002         	str	r0, [sp, #0x8]
700acfca: f008 fd81    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x8b02
700acfce: 4601         	mov	r1, r0
700acfd0: 9802         	ldr	r0, [sp, #0x8]
700acfd2: f001 017f    	and	r1, r1, #0x7f
700acfd6: f008 fd83    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x8b06
700acfda: 9809         	ldr	r0, [sp, #0x24]
700acfdc: 3004         	adds	r0, #0x4
700acfde: 9908         	ldr	r1, [sp, #0x20]
700acfe0: f001 01f0    	and	r1, r1, #0xf0
700acfe4: f008 fd7c    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x8af8
700acfe8: 9809         	ldr	r0, [sp, #0x24]
700acfea: 300c         	adds	r0, #0xc
700acfec: 9906         	ldr	r1, [sp, #0x18]
700acfee: f008 fd77    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x8aee
700acff2: 9809         	ldr	r0, [sp, #0x24]
700acff4: 300c         	adds	r0, #0xc
700acff6: f008 fd6b    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x8ad6
700acffa: 9903         	ldr	r1, [sp, #0xc]
700acffc: 9006         	str	r0, [sp, #0x18]
700acffe: 9809         	ldr	r0, [sp, #0x24]
700ad000: 300c         	adds	r0, #0xc
700ad002: f008 fd6d    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x8ada
700ad006: 9904         	ldr	r1, [sp, #0x10]
700ad008: 9a05         	ldr	r2, [sp, #0x14]
700ad00a: 9809         	ldr	r0, [sp, #0x24]
700ad00c: 3008         	adds	r0, #0x8
700ad00e: 9b07         	ldr	r3, [sp, #0x1c]
700ad010: f007 fca6    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x794c
700ad014: 9809         	ldr	r0, [sp, #0x24]
700ad016: 300c         	adds	r0, #0xc
700ad018: 9906         	ldr	r1, [sp, #0x18]
700ad01a: f008 fd61    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x8ac2
700ad01e: e7ff         	b	0x700ad020 <UART_intrEnable+0xc0> @ imm = #-0x2
700ad020: 9809         	ldr	r0, [sp, #0x24]
700ad022: 3004         	adds	r0, #0x4
700ad024: 9001         	str	r0, [sp, #0x4]
700ad026: f008 fd53    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x8aa6
700ad02a: 4601         	mov	r1, r0
700ad02c: 9801         	ldr	r0, [sp, #0x4]
700ad02e: 9a08         	ldr	r2, [sp, #0x20]
700ad030: f002 020f    	and	r2, r2, #0xf
700ad034: 4311         	orrs	r1, r2
700ad036: f008 fd53    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x8aa6
700ad03a: b00a         	add	sp, #0x28
700ad03c: bd80         	pop	{r7, pc}
700ad03e: 0000         	movs	r0, r0

700ad040 <_tx_queue_create>:
700ad040: b580         	push	{r7, lr}
700ad042: b08a         	sub	sp, #0x28
700ad044: f8dd c030    	ldr.w	r12, [sp, #0x30]
700ad048: 9009         	str	r0, [sp, #0x24]
700ad04a: 9108         	str	r1, [sp, #0x20]
700ad04c: 9207         	str	r2, [sp, #0x1c]
700ad04e: 9306         	str	r3, [sp, #0x18]
700ad050: 9809         	ldr	r0, [sp, #0x24]
700ad052: 2138         	movs	r1, #0x38
700ad054: f7f4 e88e    	blx	0x700a1174 <__aeabi_memclr8> @ imm = #-0xbee4
700ad058: 9808         	ldr	r0, [sp, #0x20]
700ad05a: 9909         	ldr	r1, [sp, #0x24]
700ad05c: 6048         	str	r0, [r1, #0x4]
700ad05e: 9807         	ldr	r0, [sp, #0x1c]
700ad060: 9909         	ldr	r1, [sp, #0x24]
700ad062: 6088         	str	r0, [r1, #0x8]
700ad064: 980c         	ldr	r0, [sp, #0x30]
700ad066: 9907         	ldr	r1, [sp, #0x1c]
700ad068: 0089         	lsls	r1, r1, #0x2
700ad06a: fbb0 f0f1    	udiv	r0, r0, r1
700ad06e: 9004         	str	r0, [sp, #0x10]
700ad070: 9804         	ldr	r0, [sp, #0x10]
700ad072: 9907         	ldr	r1, [sp, #0x1c]
700ad074: 4348         	muls	r0, r1, r0
700ad076: 9003         	str	r0, [sp, #0xc]
700ad078: 9806         	ldr	r0, [sp, #0x18]
700ad07a: 9909         	ldr	r1, [sp, #0x24]
700ad07c: 6188         	str	r0, [r1, #0x18]
700ad07e: 9909         	ldr	r1, [sp, #0x24]
700ad080: 6988         	ldr	r0, [r1, #0x18]
700ad082: 9a03         	ldr	r2, [sp, #0xc]
700ad084: eb00 0082    	add.w	r0, r0, r2, lsl #2
700ad088: 61c8         	str	r0, [r1, #0x1c]
700ad08a: 9806         	ldr	r0, [sp, #0x18]
700ad08c: 9909         	ldr	r1, [sp, #0x24]
700ad08e: 6208         	str	r0, [r1, #0x20]
700ad090: 9806         	ldr	r0, [sp, #0x18]
700ad092: 9909         	ldr	r1, [sp, #0x24]
700ad094: 6248         	str	r0, [r1, #0x24]
700ad096: 9804         	ldr	r0, [sp, #0x10]
700ad098: 9909         	ldr	r1, [sp, #0x24]
700ad09a: 6148         	str	r0, [r1, #0x14]
700ad09c: 9804         	ldr	r0, [sp, #0x10]
700ad09e: 9909         	ldr	r1, [sp, #0x24]
700ad0a0: 60c8         	str	r0, [r1, #0xc]
700ad0a2: f7f6 ea78    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x9b10
700ad0a6: 9005         	str	r0, [sp, #0x14]
700ad0a8: 9909         	ldr	r1, [sp, #0x24]
700ad0aa: f244 5055    	movw	r0, #0x4555
700ad0ae: f2c5 1055    	movt	r0, #0x5155
700ad0b2: 6008         	str	r0, [r1]
700ad0b4: f247 10f8    	movw	r0, #0x71f8
700ad0b8: f2c7 0008    	movt	r0, #0x7008
700ad0bc: 6800         	ldr	r0, [r0]
700ad0be: b958         	cbnz	r0, 0x700ad0d8 <_tx_queue_create+0x98> @ imm = #0x16
700ad0c0: e7ff         	b	0x700ad0c2 <_tx_queue_create+0x82> @ imm = #-0x2
700ad0c2: 9809         	ldr	r0, [sp, #0x24]
700ad0c4: f247 11fc    	movw	r1, #0x71fc
700ad0c8: f2c7 0108    	movt	r1, #0x7008
700ad0cc: 6008         	str	r0, [r1]
700ad0ce: 9809         	ldr	r0, [sp, #0x24]
700ad0d0: 6300         	str	r0, [r0, #0x30]
700ad0d2: 9809         	ldr	r0, [sp, #0x24]
700ad0d4: 6340         	str	r0, [r0, #0x34]
700ad0d6: e015         	b	0x700ad104 <_tx_queue_create+0xc4> @ imm = #0x2a
700ad0d8: f247 10fc    	movw	r0, #0x71fc
700ad0dc: f2c7 0008    	movt	r0, #0x7008
700ad0e0: 6800         	ldr	r0, [r0]
700ad0e2: 9002         	str	r0, [sp, #0x8]
700ad0e4: 9802         	ldr	r0, [sp, #0x8]
700ad0e6: 6b40         	ldr	r0, [r0, #0x34]
700ad0e8: 9001         	str	r0, [sp, #0x4]
700ad0ea: 9809         	ldr	r0, [sp, #0x24]
700ad0ec: 9902         	ldr	r1, [sp, #0x8]
700ad0ee: 6348         	str	r0, [r1, #0x34]
700ad0f0: 9809         	ldr	r0, [sp, #0x24]
700ad0f2: 9901         	ldr	r1, [sp, #0x4]
700ad0f4: 6308         	str	r0, [r1, #0x30]
700ad0f6: 9801         	ldr	r0, [sp, #0x4]
700ad0f8: 9909         	ldr	r1, [sp, #0x24]
700ad0fa: 6348         	str	r0, [r1, #0x34]
700ad0fc: 9802         	ldr	r0, [sp, #0x8]
700ad0fe: 9909         	ldr	r1, [sp, #0x24]
700ad100: 6308         	str	r0, [r1, #0x30]
700ad102: e7ff         	b	0x700ad104 <_tx_queue_create+0xc4> @ imm = #-0x2
700ad104: f247 11f8    	movw	r1, #0x71f8
700ad108: f2c7 0108    	movt	r1, #0x7008
700ad10c: 6808         	ldr	r0, [r1]
700ad10e: 3001         	adds	r0, #0x1
700ad110: 6008         	str	r0, [r1]
700ad112: 9805         	ldr	r0, [sp, #0x14]
700ad114: f7f5 ebb8    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xa890
700ad118: 2000         	movs	r0, #0x0
700ad11a: b00a         	add	sp, #0x28
700ad11c: bd80         	pop	{r7, pc}
700ad11e: 0000         	movs	r0, r0

700ad120 <_tx_thread_stack_build>:
700ad120: e92d00f0     	push	{r4, r5, r6, r7}
700ad124: e92d400f     	push	{r0, r1, r2, r3, lr}
700ad128: fa0021dc     	blx	0x700b58a0 <tx_threadx_stack_build_cpsr_get> @ imm = #0x8770
700ad12c: e1a04000     	mov	r4, r0
700ad130: e8bd400f     	pop	{r0, r1, r2, r3, lr}
700ad134: e5902010     	ldr	r2, [r0, #0x10]
700ad138: e3c22007     	bic	r2, r2, #7
700ad13c: e24220cc     	sub	r2, r2, #204
700ad140: e3a03001     	mov	r3, #1
700ad144: e5823000     	str	r3, [r2]
700ad148: e3a06000     	mov	r6, #0
700ad14c: e3a07000     	mov	r7, #0
700ad150: e1c260f4     	strd	r6, r7, [r2, #4]
700ad154: e1c260fc     	strd	r6, r7, [r2, #12]
700ad158: e1c261f4     	strd	r6, r7, [r2, #20]
700ad15c: e1c261fc     	strd	r6, r7, [r2, #28]
700ad160: e1c262f4     	strd	r6, r7, [r2, #36]
700ad164: e1c262fc     	strd	r6, r7, [r2, #44]
700ad168: e1c263f4     	strd	r6, r7, [r2, #52]
700ad16c: e1c263fc     	strd	r6, r7, [r2, #60]
700ad170: e1c264f4     	strd	r6, r7, [r2, #68]
700ad174: e1c264fc     	strd	r6, r7, [r2, #76]
700ad178: e1c265f4     	strd	r6, r7, [r2, #84]
700ad17c: e1c265fc     	strd	r6, r7, [r2, #92]
700ad180: e1c266f4     	strd	r6, r7, [r2, #100]
700ad184: e1c266fc     	strd	r6, r7, [r2, #108]
700ad188: e1c267f4     	strd	r6, r7, [r2, #116]
700ad18c: e1c267fc     	strd	r6, r7, [r2, #124]
700ad190: e5826084     	str	r6, [r2, #0x84]
700ad194: e3a03000     	mov	r3, #0
700ad198: e5823088     	str	r3, [r2, #0x88]
700ad19c: e582308c     	str	r3, [r2, #0x8c]
700ad1a0: e5823090     	str	r3, [r2, #0x90]
700ad1a4: e5823094     	str	r3, [r2, #0x94]
700ad1a8: e5823098     	str	r3, [r2, #0x98]
700ad1ac: e582309c     	str	r3, [r2, #0x9c]
700ad1b0: e58230a0     	str	r3, [r2, #0xa0]
700ad1b4: e58230a4     	str	r3, [r2, #0xa4]
700ad1b8: e58230a8     	str	r3, [r2, #0xa8]
700ad1bc: e58230ac     	str	r3, [r2, #0xac]
700ad1c0: e590300c     	ldr	r3, [r0, #0xc]
700ad1c4: e58230b0     	str	r3, [r2, #0xb0]
700ad1c8: e58230b4     	str	r3, [r2, #0xb4]
700ad1cc: e58230b8     	str	r3, [r2, #0xb8]
700ad1d0: e59f3020     	ldr	r3, [pc, #0x20]         @ 0x700ad1f8 <_tx_thread_stack_build+0xd8>
700ad1d4: e58230bc     	str	r3, [r2, #0xbc]
700ad1d8: e58210c0     	str	r1, [r2, #0xc0]
700ad1dc: e3c4109f     	bic	r1, r4, #159
700ad1e0: e381301f     	orr	r3, r1, #31
700ad1e4: e58230c4     	str	r3, [r2, #0xc4]
700ad1e8: e58230c8     	str	r3, [r2, #0xc8]
700ad1ec: e5802008     	str	r2, [r0, #0x8]
700ad1f0: e8bd00f0     	pop	{r4, r5, r6, r7}
700ad1f4: e12fff1e     	bx	lr
700ad1f8: 94 0d 0b 70  	.word	0x700b0d94
700ad1fc: 00 00 00 00  	.word	0x00000000

700ad200 <Sciclient_rmIrInpIsFree>:
700ad200: b580         	push	{r7, lr}
700ad202: b086         	sub	sp, #0x18
700ad204: f8ad 0016    	strh.w	r0, [sp, #0x16]
700ad208: f8ad 1014    	strh.w	r1, [sp, #0x14]
700ad20c: 2000         	movs	r0, #0x0
700ad20e: 9004         	str	r0, [sp, #0x10]
700ad210: 9003         	str	r0, [sp, #0xc]
700ad212: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700ad216: f005 f833    	bl	0x700b2280 <Sciclient_rmIrGetInst> @ imm = #0x5066
700ad21a: 9003         	str	r0, [sp, #0xc]
700ad21c: 9803         	ldr	r0, [sp, #0xc]
700ad21e: b920         	cbnz	r0, 0x700ad22a <Sciclient_rmIrInpIsFree+0x2a> @ imm = #0x8
700ad220: e7ff         	b	0x700ad222 <Sciclient_rmIrInpIsFree+0x22> @ imm = #-0x2
700ad222: f06f 0001    	mvn	r0, #0x1
700ad226: 9004         	str	r0, [sp, #0x10]
700ad228: e00b         	b	0x700ad242 <Sciclient_rmIrInpIsFree+0x42> @ imm = #0x16
700ad22a: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700ad22e: 9903         	ldr	r1, [sp, #0xc]
700ad230: 8909         	ldrh	r1, [r1, #0x8]
700ad232: 4288         	cmp	r0, r1
700ad234: db04         	blt	0x700ad240 <Sciclient_rmIrInpIsFree+0x40> @ imm = #0x8
700ad236: e7ff         	b	0x700ad238 <Sciclient_rmIrInpIsFree+0x38> @ imm = #-0x2
700ad238: f06f 0001    	mvn	r0, #0x1
700ad23c: 9004         	str	r0, [sp, #0x10]
700ad23e: e7ff         	b	0x700ad240 <Sciclient_rmIrInpIsFree+0x40> @ imm = #-0x2
700ad240: e7ff         	b	0x700ad242 <Sciclient_rmIrInpIsFree+0x42> @ imm = #-0x2
700ad242: 9804         	ldr	r0, [sp, #0x10]
700ad244: 2800         	cmp	r0, #0x0
700ad246: d145         	bne	0x700ad2d4 <Sciclient_rmIrInpIsFree+0xd4> @ imm = #0x8a
700ad248: e7ff         	b	0x700ad24a <Sciclient_rmIrInpIsFree+0x4a> @ imm = #-0x2
700ad24a: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700ad24e: b960         	cbnz	r0, 0x700ad26a <Sciclient_rmIrInpIsFree+0x6a> @ imm = #0x18
700ad250: e7ff         	b	0x700ad252 <Sciclient_rmIrInpIsFree+0x52> @ imm = #-0x2
700ad252: 9803         	ldr	r0, [sp, #0xc]
700ad254: 8980         	ldrh	r0, [r0, #0xc]
700ad256: f64f 71ff    	movw	r1, #0xffff
700ad25a: 4288         	cmp	r0, r1
700ad25c: d004         	beq	0x700ad268 <Sciclient_rmIrInpIsFree+0x68> @ imm = #0x8
700ad25e: e7ff         	b	0x700ad260 <Sciclient_rmIrInpIsFree+0x60> @ imm = #-0x2
700ad260: f04f 30ff    	mov.w	r0, #0xffffffff
700ad264: 9004         	str	r0, [sp, #0x10]
700ad266: e7ff         	b	0x700ad268 <Sciclient_rmIrInpIsFree+0x68> @ imm = #-0x2
700ad268: e033         	b	0x700ad2d2 <Sciclient_rmIrInpIsFree+0xd2> @ imm = #0x66
700ad26a: 2000         	movs	r0, #0x0
700ad26c: f8ad 000a    	strh.w	r0, [sp, #0xa]
700ad270: e7ff         	b	0x700ad272 <Sciclient_rmIrInpIsFree+0x72> @ imm = #-0x2
700ad272: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700ad276: 9903         	ldr	r1, [sp, #0xc]
700ad278: 8949         	ldrh	r1, [r1, #0xa]
700ad27a: 4288         	cmp	r0, r1
700ad27c: da28         	bge	0x700ad2d0 <Sciclient_rmIrInpIsFree+0xd0> @ imm = #0x50
700ad27e: e7ff         	b	0x700ad280 <Sciclient_rmIrInpIsFree+0x80> @ imm = #-0x2
700ad280: 9803         	ldr	r0, [sp, #0xc]
700ad282: 6840         	ldr	r0, [r0, #0x4]
700ad284: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700ad288: f007 fd32    	bl	0x700b4cf0 <Sciclient_getIrAddr> @ imm = #0x7a64
700ad28c: 9001         	str	r0, [sp, #0x4]
700ad28e: 9801         	ldr	r0, [sp, #0x4]
700ad290: f240 31ff    	movw	r1, #0x3ff
700ad294: 2200         	movs	r2, #0x0
700ad296: f007 ff3b    	bl	0x700b5110 <CSL_REG32_FEXT_RAW> @ imm = #0x7e76
700ad29a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700ad29e: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ad2a2: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700ad2a6: 4288         	cmp	r0, r1
700ad2a8: d10b         	bne	0x700ad2c2 <Sciclient_rmIrInpIsFree+0xc2> @ imm = #0x16
700ad2aa: e7ff         	b	0x700ad2ac <Sciclient_rmIrInpIsFree+0xac> @ imm = #-0x2
700ad2ac: 9803         	ldr	r0, [sp, #0xc]
700ad2ae: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700ad2b2: f001 fe15    	bl	0x700aeee0 <Sciclient_rmIrInpRomMapped> @ imm = #0x1c2a
700ad2b6: b920         	cbnz	r0, 0x700ad2c2 <Sciclient_rmIrInpIsFree+0xc2> @ imm = #0x8
700ad2b8: e7ff         	b	0x700ad2ba <Sciclient_rmIrInpIsFree+0xba> @ imm = #-0x2
700ad2ba: f04f 30ff    	mov.w	r0, #0xffffffff
700ad2be: 9004         	str	r0, [sp, #0x10]
700ad2c0: e006         	b	0x700ad2d0 <Sciclient_rmIrInpIsFree+0xd0> @ imm = #0xc
700ad2c2: e7ff         	b	0x700ad2c4 <Sciclient_rmIrInpIsFree+0xc4> @ imm = #-0x2
700ad2c4: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700ad2c8: 3001         	adds	r0, #0x1
700ad2ca: f8ad 000a    	strh.w	r0, [sp, #0xa]
700ad2ce: e7d0         	b	0x700ad272 <Sciclient_rmIrInpIsFree+0x72> @ imm = #-0x60
700ad2d0: e7ff         	b	0x700ad2d2 <Sciclient_rmIrInpIsFree+0xd2> @ imm = #-0x2
700ad2d2: e7ff         	b	0x700ad2d4 <Sciclient_rmIrInpIsFree+0xd4> @ imm = #-0x2
700ad2d4: 9804         	ldr	r0, [sp, #0x10]
700ad2d6: b006         	add	sp, #0x18
700ad2d8: bd80         	pop	{r7, pc}
700ad2da: 0000         	movs	r0, r0
700ad2dc: 0000         	movs	r0, r0
700ad2de: 0000         	movs	r0, r0

700ad2e0 <UART_intrDisable>:
700ad2e0: b580         	push	{r7, lr}
700ad2e2: b088         	sub	sp, #0x20
700ad2e4: 9007         	str	r0, [sp, #0x1c]
700ad2e6: 9106         	str	r1, [sp, #0x18]
700ad2e8: f89d 0018    	ldrb.w	r0, [sp, #0x18]
700ad2ec: f010 0ff0    	tst.w	r0, #0xf0
700ad2f0: d020         	beq	0x700ad334 <UART_intrDisable+0x54> @ imm = #0x40
700ad2f2: e7ff         	b	0x700ad2f4 <UART_intrDisable+0x14> @ imm = #-0x2
700ad2f4: 9807         	ldr	r0, [sp, #0x1c]
700ad2f6: 300c         	adds	r0, #0xc
700ad2f8: f008 fbea    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x87d4
700ad2fc: 9004         	str	r0, [sp, #0x10]
700ad2fe: 9807         	ldr	r0, [sp, #0x1c]
700ad300: 300c         	adds	r0, #0xc
700ad302: 21bf         	movs	r1, #0xbf
700ad304: f008 fbec    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x87d8
700ad308: 9807         	ldr	r0, [sp, #0x1c]
700ad30a: 3008         	adds	r0, #0x8
700ad30c: 2110         	movs	r1, #0x10
700ad30e: 9102         	str	r1, [sp, #0x8]
700ad310: 2204         	movs	r2, #0x4
700ad312: 9203         	str	r2, [sp, #0xc]
700ad314: f008 f83c    	bl	0x700b5390 <HW_RD_FIELD32_RAW> @ imm = #0x8078
700ad318: 9902         	ldr	r1, [sp, #0x8]
700ad31a: 9a03         	ldr	r2, [sp, #0xc]
700ad31c: 9005         	str	r0, [sp, #0x14]
700ad31e: 9807         	ldr	r0, [sp, #0x1c]
700ad320: 3008         	adds	r0, #0x8
700ad322: 2301         	movs	r3, #0x1
700ad324: f007 fb1c    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x7638
700ad328: 9807         	ldr	r0, [sp, #0x1c]
700ad32a: 300c         	adds	r0, #0xc
700ad32c: 9904         	ldr	r1, [sp, #0x10]
700ad32e: f008 fbd7    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x87ae
700ad332: e7ff         	b	0x700ad334 <UART_intrDisable+0x54> @ imm = #-0x2
700ad334: 9807         	ldr	r0, [sp, #0x1c]
700ad336: 300c         	adds	r0, #0xc
700ad338: f008 fbca    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x8794
700ad33c: 9004         	str	r0, [sp, #0x10]
700ad33e: 9807         	ldr	r0, [sp, #0x1c]
700ad340: 300c         	adds	r0, #0xc
700ad342: 9000         	str	r0, [sp]
700ad344: f008 fbc4    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x8788
700ad348: 4601         	mov	r1, r0
700ad34a: 9800         	ldr	r0, [sp]
700ad34c: f001 017f    	and	r1, r1, #0x7f
700ad350: f008 fbc6    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x878c
700ad354: 9807         	ldr	r0, [sp, #0x1c]
700ad356: 3004         	adds	r0, #0x4
700ad358: 9001         	str	r0, [sp, #0x4]
700ad35a: f008 fbb9    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x8772
700ad35e: 4601         	mov	r1, r0
700ad360: 9801         	ldr	r0, [sp, #0x4]
700ad362: 9b06         	ldr	r3, [sp, #0x18]
700ad364: f06f 02ff    	mvn	r2, #0xff
700ad368: ea62 0203    	orn	r2, r2, r3
700ad36c: 4011         	ands	r1, r2
700ad36e: f008 fbb7    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x876e
700ad372: 9807         	ldr	r0, [sp, #0x1c]
700ad374: 300c         	adds	r0, #0xc
700ad376: 9904         	ldr	r1, [sp, #0x10]
700ad378: f008 fbb2    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x8764
700ad37c: f89d 0018    	ldrb.w	r0, [sp, #0x18]
700ad380: f010 0ff0    	tst.w	r0, #0xf0
700ad384: d017         	beq	0x700ad3b6 <UART_intrDisable+0xd6> @ imm = #0x2e
700ad386: e7ff         	b	0x700ad388 <UART_intrDisable+0xa8> @ imm = #-0x2
700ad388: 9807         	ldr	r0, [sp, #0x1c]
700ad38a: 300c         	adds	r0, #0xc
700ad38c: f008 fba0    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x8740
700ad390: 9004         	str	r0, [sp, #0x10]
700ad392: 9807         	ldr	r0, [sp, #0x1c]
700ad394: 300c         	adds	r0, #0xc
700ad396: 21bf         	movs	r1, #0xbf
700ad398: f008 fba2    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x8744
700ad39c: 9807         	ldr	r0, [sp, #0x1c]
700ad39e: 3008         	adds	r0, #0x8
700ad3a0: 9b05         	ldr	r3, [sp, #0x14]
700ad3a2: 2110         	movs	r1, #0x10
700ad3a4: 2204         	movs	r2, #0x4
700ad3a6: f007 fadb    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x75b6
700ad3aa: 9807         	ldr	r0, [sp, #0x1c]
700ad3ac: 300c         	adds	r0, #0xc
700ad3ae: 9904         	ldr	r1, [sp, #0x10]
700ad3b0: f008 fb96    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x872c
700ad3b4: e7ff         	b	0x700ad3b6 <UART_intrDisable+0xd6> @ imm = #-0x2
700ad3b6: b008         	add	sp, #0x20
700ad3b8: bd80         	pop	{r7, pc}
700ad3ba: 0000         	movs	r0, r0
700ad3bc: 0000         	movs	r0, r0
700ad3be: 0000         	movs	r0, r0

700ad3c0 <UART_udmaConfigPdmaTx>:
700ad3c0: b580         	push	{r7, lr}
700ad3c2: b090         	sub	sp, #0x40
700ad3c4: 900f         	str	r0, [sp, #0x3c]
700ad3c6: 910e         	str	r1, [sp, #0x38]
700ad3c8: 980f         	ldr	r0, [sp, #0x3c]
700ad3ca: 6840         	ldr	r0, [r0, #0x4]
700ad3cc: 6cc0         	ldr	r0, [r0, #0x4c]
700ad3ce: 9008         	str	r0, [sp, #0x20]
700ad3d0: 9808         	ldr	r0, [sp, #0x20]
700ad3d2: 6840         	ldr	r0, [r0, #0x4]
700ad3d4: 9009         	str	r0, [sp, #0x24]
700ad3d6: a80a         	add	r0, sp, #0x28
700ad3d8: 9002         	str	r0, [sp, #0x8]
700ad3da: f008 f889    	bl	0x700b54f0 <UdmaChPdmaPrms_init> @ imm = #0x8112
700ad3de: 9902         	ldr	r1, [sp, #0x8]
700ad3e0: 2000         	movs	r0, #0x0
700ad3e2: 9003         	str	r0, [sp, #0xc]
700ad3e4: 900a         	str	r0, [sp, #0x28]
700ad3e6: 2201         	movs	r2, #0x1
700ad3e8: 920b         	str	r2, [sp, #0x2c]
700ad3ea: 900c         	str	r0, [sp, #0x30]
700ad3ec: 9809         	ldr	r0, [sp, #0x24]
700ad3ee: f7fb f89f    	bl	0x700a8530 <Udma_chConfigPdma> @ imm = #-0x4ec2
700ad3f2: 900d         	str	r0, [sp, #0x34]
700ad3f4: 980d         	ldr	r0, [sp, #0x34]
700ad3f6: fab0 f080    	clz	r0, r0
700ad3fa: 0940         	lsrs	r0, r0, #0x5
700ad3fc: f248 01a0    	movw	r1, #0x80a0
700ad400: f2c7 010b    	movt	r1, #0x700b
700ad404: 9105         	str	r1, [sp, #0x14]
700ad406: 466a         	mov	r2, sp
700ad408: 6011         	str	r1, [r2]
700ad40a: f647 41fc    	movw	r1, #0x7cfc
700ad40e: f2c7 010b    	movt	r1, #0x700b
700ad412: 9106         	str	r1, [sp, #0x18]
700ad414: f248 0227    	movw	r2, #0x8027
700ad418: f2c7 020b    	movt	r2, #0x700b
700ad41c: 9207         	str	r2, [sp, #0x1c]
700ad41e: 23ee         	movs	r3, #0xee
700ad420: f003 ff56    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x3eac
700ad424: 9809         	ldr	r0, [sp, #0x24]
700ad426: f004 fa13    	bl	0x700b1850 <Udma_chEnable> @ imm = #0x4426
700ad42a: 9b05         	ldr	r3, [sp, #0x14]
700ad42c: 9906         	ldr	r1, [sp, #0x18]
700ad42e: 9a07         	ldr	r2, [sp, #0x1c]
700ad430: 900d         	str	r0, [sp, #0x34]
700ad432: 980d         	ldr	r0, [sp, #0x34]
700ad434: fab0 f080    	clz	r0, r0
700ad438: 0940         	lsrs	r0, r0, #0x5
700ad43a: 46ec         	mov	r12, sp
700ad43c: f8cc 3000    	str.w	r3, [r12]
700ad440: 23f1         	movs	r3, #0xf1
700ad442: f003 ff45    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x3e8a
700ad446: 9809         	ldr	r0, [sp, #0x24]
700ad448: 9908         	ldr	r1, [sp, #0x20]
700ad44a: 6949         	ldr	r1, [r1, #0x14]
700ad44c: 9a0f         	ldr	r2, [sp, #0x3c]
700ad44e: 6892         	ldr	r2, [r2, #0x8]
700ad450: 9b0e         	ldr	r3, [sp, #0x38]
700ad452: 685b         	ldr	r3, [r3, #0x4]
700ad454: f000 fc5c    	bl	0x700add10 <UART_udmaHpdInit> @ imm = #0x8b8
700ad458: 9809         	ldr	r0, [sp, #0x24]
700ad45a: f004 f939    	bl	0x700b16d0 <Udma_chGetFqRingHandle> @ imm = #0x4272
700ad45e: 9a03         	ldr	r2, [sp, #0xc]
700ad460: 9004         	str	r0, [sp, #0x10]
700ad462: 9808         	ldr	r0, [sp, #0x20]
700ad464: 6940         	ldr	r0, [r0, #0x14]
700ad466: 4611         	mov	r1, r2
700ad468: f008 fa4a    	bl	0x700b5900 <Udma_defaultVirtToPhyFxn> @ imm = #0x8494
700ad46c: 4602         	mov	r2, r0
700ad46e: 9804         	ldr	r0, [sp, #0x10]
700ad470: 460b         	mov	r3, r1
700ad472: f002 fb15    	bl	0x700afaa0 <Udma_ringQueueRaw> @ imm = #0x262a
700ad476: 9b05         	ldr	r3, [sp, #0x14]
700ad478: 9906         	ldr	r1, [sp, #0x18]
700ad47a: 9a07         	ldr	r2, [sp, #0x1c]
700ad47c: 900d         	str	r0, [sp, #0x34]
700ad47e: 980d         	ldr	r0, [sp, #0x34]
700ad480: fab0 f080    	clz	r0, r0
700ad484: 0940         	lsrs	r0, r0, #0x5
700ad486: 46ec         	mov	r12, sp
700ad488: f8cc 3000    	str.w	r3, [r12]
700ad48c: 23f9         	movs	r3, #0xf9
700ad48e: f003 ff1f    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x3e3e
700ad492: 980d         	ldr	r0, [sp, #0x34]
700ad494: b010         	add	sp, #0x40
700ad496: bd80         	pop	{r7, pc}
		...

700ad4a0 <CSL_bcdmaChanOpGetChanRT>:
700ad4a0: b580         	push	{r7, lr}
700ad4a2: b088         	sub	sp, #0x20
700ad4a4: 9007         	str	r0, [sp, #0x1c]
700ad4a6: 9106         	str	r1, [sp, #0x18]
700ad4a8: 9205         	str	r2, [sp, #0x14]
700ad4aa: 9304         	str	r3, [sp, #0x10]
700ad4ac: 2000         	movs	r0, #0x0
700ad4ae: 9003         	str	r0, [sp, #0xc]
700ad4b0: 9804         	ldr	r0, [sp, #0x10]
700ad4b2: b920         	cbnz	r0, 0x700ad4be <CSL_bcdmaChanOpGetChanRT+0x1e> @ imm = #0x8
700ad4b4: e7ff         	b	0x700ad4b6 <CSL_bcdmaChanOpGetChanRT+0x16> @ imm = #-0x2
700ad4b6: f06f 0001    	mvn	r0, #0x1
700ad4ba: 9003         	str	r0, [sp, #0xc]
700ad4bc: e057         	b	0x700ad56e <CSL_bcdmaChanOpGetChanRT+0xce> @ imm = #0xae
700ad4be: 9806         	ldr	r0, [sp, #0x18]
700ad4c0: 9000         	str	r0, [sp]
700ad4c2: b140         	cbz	r0, 0x700ad4d6 <CSL_bcdmaChanOpGetChanRT+0x36> @ imm = #0x10
700ad4c4: e7ff         	b	0x700ad4c6 <CSL_bcdmaChanOpGetChanRT+0x26> @ imm = #-0x2
700ad4c6: 9800         	ldr	r0, [sp]
700ad4c8: 2801         	cmp	r0, #0x1
700ad4ca: d00d         	beq	0x700ad4e8 <CSL_bcdmaChanOpGetChanRT+0x48> @ imm = #0x1a
700ad4cc: e7ff         	b	0x700ad4ce <CSL_bcdmaChanOpGetChanRT+0x2e> @ imm = #-0x2
700ad4ce: 9800         	ldr	r0, [sp]
700ad4d0: 2802         	cmp	r0, #0x2
700ad4d2: d012         	beq	0x700ad4fa <CSL_bcdmaChanOpGetChanRT+0x5a> @ imm = #0x24
700ad4d4: e01a         	b	0x700ad50c <CSL_bcdmaChanOpGetChanRT+0x6c> @ imm = #0x34
700ad4d6: 9807         	ldr	r0, [sp, #0x1c]
700ad4d8: 6880         	ldr	r0, [r0, #0x8]
700ad4da: 9905         	ldr	r1, [sp, #0x14]
700ad4dc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ad4e0: f008 fb1e    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x863c
700ad4e4: 9002         	str	r0, [sp, #0x8]
700ad4e6: e015         	b	0x700ad514 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x2a
700ad4e8: 9807         	ldr	r0, [sp, #0x1c]
700ad4ea: 6900         	ldr	r0, [r0, #0x10]
700ad4ec: 9905         	ldr	r1, [sp, #0x14]
700ad4ee: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ad4f2: f008 fb15    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x862a
700ad4f6: 9002         	str	r0, [sp, #0x8]
700ad4f8: e00c         	b	0x700ad514 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x18
700ad4fa: 9807         	ldr	r0, [sp, #0x1c]
700ad4fc: 6980         	ldr	r0, [r0, #0x18]
700ad4fe: 9905         	ldr	r1, [sp, #0x14]
700ad500: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ad504: f008 fb0c    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x8618
700ad508: 9002         	str	r0, [sp, #0x8]
700ad50a: e003         	b	0x700ad514 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x6
700ad50c: f06f 0001    	mvn	r0, #0x1
700ad510: 9003         	str	r0, [sp, #0xc]
700ad512: e7ff         	b	0x700ad514 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #-0x2
700ad514: 9803         	ldr	r0, [sp, #0xc]
700ad516: bb48         	cbnz	r0, 0x700ad56c <CSL_bcdmaChanOpGetChanRT+0xcc> @ imm = #0x52
700ad518: e7ff         	b	0x700ad51a <CSL_bcdmaChanOpGetChanRT+0x7a> @ imm = #-0x2
700ad51a: 9804         	ldr	r0, [sp, #0x10]
700ad51c: 9001         	str	r0, [sp, #0x4]
700ad51e: 9802         	ldr	r0, [sp, #0x8]
700ad520: 0fc0         	lsrs	r0, r0, #0x1f
700ad522: 9901         	ldr	r1, [sp, #0x4]
700ad524: 6008         	str	r0, [r1]
700ad526: 9802         	ldr	r0, [sp, #0x8]
700ad528: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700ad52c: 9901         	ldr	r1, [sp, #0x4]
700ad52e: 6048         	str	r0, [r1, #0x4]
700ad530: 9802         	ldr	r0, [sp, #0x8]
700ad532: f3c0 7000    	ubfx	r0, r0, #0x1c, #0x1
700ad536: 9901         	ldr	r1, [sp, #0x4]
700ad538: 6108         	str	r0, [r1, #0x10]
700ad53a: 9802         	ldr	r0, [sp, #0x8]
700ad53c: f3c0 7040    	ubfx	r0, r0, #0x1d, #0x1
700ad540: 9901         	ldr	r1, [sp, #0x4]
700ad542: 6088         	str	r0, [r1, #0x8]
700ad544: 9802         	ldr	r0, [sp, #0x8]
700ad546: f000 0001    	and	r0, r0, #0x1
700ad54a: 9901         	ldr	r1, [sp, #0x4]
700ad54c: 60c8         	str	r0, [r1, #0xc]
700ad54e: 9806         	ldr	r0, [sp, #0x18]
700ad550: 2802         	cmp	r0, #0x2
700ad552: d106         	bne	0x700ad562 <CSL_bcdmaChanOpGetChanRT+0xc2> @ imm = #0xc
700ad554: e7ff         	b	0x700ad556 <CSL_bcdmaChanOpGetChanRT+0xb6> @ imm = #-0x2
700ad556: 9802         	ldr	r0, [sp, #0x8]
700ad558: f3c0 0040    	ubfx	r0, r0, #0x1, #0x1
700ad55c: 9901         	ldr	r1, [sp, #0x4]
700ad55e: 6148         	str	r0, [r1, #0x14]
700ad560: e003         	b	0x700ad56a <CSL_bcdmaChanOpGetChanRT+0xca> @ imm = #0x6
700ad562: 9901         	ldr	r1, [sp, #0x4]
700ad564: 2000         	movs	r0, #0x0
700ad566: 6148         	str	r0, [r1, #0x14]
700ad568: e7ff         	b	0x700ad56a <CSL_bcdmaChanOpGetChanRT+0xca> @ imm = #-0x2
700ad56a: e7ff         	b	0x700ad56c <CSL_bcdmaChanOpGetChanRT+0xcc> @ imm = #-0x2
700ad56c: e7ff         	b	0x700ad56e <CSL_bcdmaChanOpGetChanRT+0xce> @ imm = #-0x2
700ad56e: 9803         	ldr	r0, [sp, #0xc]
700ad570: b008         	add	sp, #0x20
700ad572: bd80         	pop	{r7, pc}
		...

700ad580 <Pinmux_unlockMMR>:
700ad580: b580         	push	{r7, lr}
700ad582: b088         	sub	sp, #0x20
700ad584: 9007         	str	r0, [sp, #0x1c]
700ad586: 9807         	ldr	r0, [sp, #0x1c]
700ad588: bb78         	cbnz	r0, 0x700ad5ea <Pinmux_unlockMMR+0x6a> @ imm = #0x5e
700ad58a: e7ff         	b	0x700ad58c <Pinmux_unlockMMR+0xc> @ imm = #-0x2
700ad58c: f44f 2070    	mov.w	r0, #0xf0000
700ad590: 2100         	movs	r1, #0x0
700ad592: f7ff fa1d    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0xbc6
700ad596: 9006         	str	r0, [sp, #0x18]
700ad598: 9806         	ldr	r0, [sp, #0x18]
700ad59a: f241 0108    	movw	r1, #0x1008
700ad59e: 4408         	add	r0, r1
700ad5a0: 9005         	str	r0, [sp, #0x14]
700ad5a2: 9805         	ldr	r0, [sp, #0x14]
700ad5a4: f243 4190    	movw	r1, #0x3490
700ad5a8: f6c6 01ef    	movt	r1, #0x68ef
700ad5ac: 9103         	str	r1, [sp, #0xc]
700ad5ae: f008 fa47    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x848e
700ad5b2: 9805         	ldr	r0, [sp, #0x14]
700ad5b4: 3004         	adds	r0, #0x4
700ad5b6: 9005         	str	r0, [sp, #0x14]
700ad5b8: 9805         	ldr	r0, [sp, #0x14]
700ad5ba: f64b 415a    	movw	r1, #0xbc5a
700ad5be: f2cd 1172    	movt	r1, #0xd172
700ad5c2: 9104         	str	r1, [sp, #0x10]
700ad5c4: f008 fa3c    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x8478
700ad5c8: 9903         	ldr	r1, [sp, #0xc]
700ad5ca: 9806         	ldr	r0, [sp, #0x18]
700ad5cc: f245 0208    	movw	r2, #0x5008
700ad5d0: 4410         	add	r0, r2
700ad5d2: 9005         	str	r0, [sp, #0x14]
700ad5d4: 9805         	ldr	r0, [sp, #0x14]
700ad5d6: f008 fa33    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x8466
700ad5da: 9904         	ldr	r1, [sp, #0x10]
700ad5dc: 9805         	ldr	r0, [sp, #0x14]
700ad5de: 3004         	adds	r0, #0x4
700ad5e0: 9005         	str	r0, [sp, #0x14]
700ad5e2: 9805         	ldr	r0, [sp, #0x14]
700ad5e4: f008 fa2c    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x8458
700ad5e8: e7ff         	b	0x700ad5ea <Pinmux_unlockMMR+0x6a> @ imm = #-0x2
700ad5ea: 9807         	ldr	r0, [sp, #0x1c]
700ad5ec: 2801         	cmp	r0, #0x1
700ad5ee: d12f         	bne	0x700ad650 <Pinmux_unlockMMR+0xd0> @ imm = #0x5e
700ad5f0: e7ff         	b	0x700ad5f2 <Pinmux_unlockMMR+0x72> @ imm = #-0x2
700ad5f2: f04f 6081    	mov.w	r0, #0x4080000
700ad5f6: 2100         	movs	r1, #0x0
700ad5f8: f7ff f9ea    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0xc2c
700ad5fc: 9006         	str	r0, [sp, #0x18]
700ad5fe: 9806         	ldr	r0, [sp, #0x18]
700ad600: f241 0108    	movw	r1, #0x1008
700ad604: 4408         	add	r0, r1
700ad606: 9005         	str	r0, [sp, #0x14]
700ad608: 9805         	ldr	r0, [sp, #0x14]
700ad60a: f243 4190    	movw	r1, #0x3490
700ad60e: f6c6 01ef    	movt	r1, #0x68ef
700ad612: 9101         	str	r1, [sp, #0x4]
700ad614: f008 fa14    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x8428
700ad618: 9805         	ldr	r0, [sp, #0x14]
700ad61a: 3004         	adds	r0, #0x4
700ad61c: 9005         	str	r0, [sp, #0x14]
700ad61e: 9805         	ldr	r0, [sp, #0x14]
700ad620: f64b 415a    	movw	r1, #0xbc5a
700ad624: f2cd 1172    	movt	r1, #0xd172
700ad628: 9102         	str	r1, [sp, #0x8]
700ad62a: f008 fa09    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x8412
700ad62e: 9901         	ldr	r1, [sp, #0x4]
700ad630: 9806         	ldr	r0, [sp, #0x18]
700ad632: f245 0208    	movw	r2, #0x5008
700ad636: 4410         	add	r0, r2
700ad638: 9005         	str	r0, [sp, #0x14]
700ad63a: 9805         	ldr	r0, [sp, #0x14]
700ad63c: f008 fa00    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x8400
700ad640: 9902         	ldr	r1, [sp, #0x8]
700ad642: 9805         	ldr	r0, [sp, #0x14]
700ad644: 3004         	adds	r0, #0x4
700ad646: 9005         	str	r0, [sp, #0x14]
700ad648: 9805         	ldr	r0, [sp, #0x14]
700ad64a: f008 f9f9    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x83f2
700ad64e: e7ff         	b	0x700ad650 <Pinmux_unlockMMR+0xd0> @ imm = #-0x2
700ad650: b008         	add	sp, #0x20
700ad652: bd80         	pop	{r7, pc}
		...

700ad660 <_tx_timer_system_activate>:
700ad660: b087         	sub	sp, #0x1c
700ad662: 9006         	str	r0, [sp, #0x18]
700ad664: 9806         	ldr	r0, [sp, #0x18]
700ad666: 6800         	ldr	r0, [r0]
700ad668: 9001         	str	r0, [sp, #0x4]
700ad66a: 9801         	ldr	r0, [sp, #0x4]
700ad66c: 2800         	cmp	r0, #0x0
700ad66e: d05f         	beq	0x700ad730 <_tx_timer_system_activate+0xd0> @ imm = #0xbe
700ad670: e7ff         	b	0x700ad672 <_tx_timer_system_activate+0x12> @ imm = #-0x2
700ad672: 9801         	ldr	r0, [sp, #0x4]
700ad674: 3001         	adds	r0, #0x1
700ad676: 2800         	cmp	r0, #0x0
700ad678: d059         	beq	0x700ad72e <_tx_timer_system_activate+0xce> @ imm = #0xb2
700ad67a: e7ff         	b	0x700ad67c <_tx_timer_system_activate+0x1c> @ imm = #-0x2
700ad67c: 9806         	ldr	r0, [sp, #0x18]
700ad67e: 6980         	ldr	r0, [r0, #0x18]
700ad680: 2800         	cmp	r0, #0x0
700ad682: d153         	bne	0x700ad72c <_tx_timer_system_activate+0xcc> @ imm = #0xa6
700ad684: e7ff         	b	0x700ad686 <_tx_timer_system_activate+0x26> @ imm = #-0x2
700ad686: 9801         	ldr	r0, [sp, #0x4]
700ad688: 2821         	cmp	r0, #0x21
700ad68a: d303         	blo	0x700ad694 <_tx_timer_system_activate+0x34> @ imm = #0x6
700ad68c: e7ff         	b	0x700ad68e <_tx_timer_system_activate+0x2e> @ imm = #-0x2
700ad68e: 201f         	movs	r0, #0x1f
700ad690: 9000         	str	r0, [sp]
700ad692: e003         	b	0x700ad69c <_tx_timer_system_activate+0x3c> @ imm = #0x6
700ad694: 9801         	ldr	r0, [sp, #0x4]
700ad696: 3801         	subs	r0, #0x1
700ad698: 9000         	str	r0, [sp]
700ad69a: e7ff         	b	0x700ad69c <_tx_timer_system_activate+0x3c> @ imm = #-0x2
700ad69c: f64a 5004    	movw	r0, #0xad04
700ad6a0: f2c7 0008    	movt	r0, #0x7008
700ad6a4: 6800         	ldr	r0, [r0]
700ad6a6: 9900         	ldr	r1, [sp]
700ad6a8: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ad6ac: 9005         	str	r0, [sp, #0x14]
700ad6ae: 9805         	ldr	r0, [sp, #0x14]
700ad6b0: f64a 5114    	movw	r1, #0xad14
700ad6b4: f2c7 0108    	movt	r1, #0x7008
700ad6b8: 6809         	ldr	r1, [r1]
700ad6ba: 4288         	cmp	r0, r1
700ad6bc: d313         	blo	0x700ad6e6 <_tx_timer_system_activate+0x86> @ imm = #0x26
700ad6be: e7ff         	b	0x700ad6c0 <_tx_timer_system_activate+0x60> @ imm = #-0x2
700ad6c0: 9805         	ldr	r0, [sp, #0x14]
700ad6c2: f64a 5114    	movw	r1, #0xad14
700ad6c6: f2c7 0108    	movt	r1, #0x7008
700ad6ca: 6809         	ldr	r1, [r1]
700ad6cc: 1a40         	subs	r0, r0, r1
700ad6ce: 1080         	asrs	r0, r0, #0x2
700ad6d0: 9002         	str	r0, [sp, #0x8]
700ad6d2: f64a 5018    	movw	r0, #0xad18
700ad6d6: f2c7 0008    	movt	r0, #0x7008
700ad6da: 6800         	ldr	r0, [r0]
700ad6dc: 9902         	ldr	r1, [sp, #0x8]
700ad6de: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ad6e2: 9005         	str	r0, [sp, #0x14]
700ad6e4: e7ff         	b	0x700ad6e6 <_tx_timer_system_activate+0x86> @ imm = #-0x2
700ad6e6: 9805         	ldr	r0, [sp, #0x14]
700ad6e8: 6800         	ldr	r0, [r0]
700ad6ea: b940         	cbnz	r0, 0x700ad6fe <_tx_timer_system_activate+0x9e> @ imm = #0x10
700ad6ec: e7ff         	b	0x700ad6ee <_tx_timer_system_activate+0x8e> @ imm = #-0x2
700ad6ee: 9806         	ldr	r0, [sp, #0x18]
700ad6f0: 6100         	str	r0, [r0, #0x10]
700ad6f2: 9806         	ldr	r0, [sp, #0x18]
700ad6f4: 6140         	str	r0, [r0, #0x14]
700ad6f6: 9806         	ldr	r0, [sp, #0x18]
700ad6f8: 9905         	ldr	r1, [sp, #0x14]
700ad6fa: 6008         	str	r0, [r1]
700ad6fc: e012         	b	0x700ad724 <_tx_timer_system_activate+0xc4> @ imm = #0x24
700ad6fe: 9805         	ldr	r0, [sp, #0x14]
700ad700: 6800         	ldr	r0, [r0]
700ad702: 9004         	str	r0, [sp, #0x10]
700ad704: 9804         	ldr	r0, [sp, #0x10]
700ad706: 6940         	ldr	r0, [r0, #0x14]
700ad708: 9003         	str	r0, [sp, #0xc]
700ad70a: 9806         	ldr	r0, [sp, #0x18]
700ad70c: 9903         	ldr	r1, [sp, #0xc]
700ad70e: 6108         	str	r0, [r1, #0x10]
700ad710: 9806         	ldr	r0, [sp, #0x18]
700ad712: 9904         	ldr	r1, [sp, #0x10]
700ad714: 6148         	str	r0, [r1, #0x14]
700ad716: 9804         	ldr	r0, [sp, #0x10]
700ad718: 9906         	ldr	r1, [sp, #0x18]
700ad71a: 6108         	str	r0, [r1, #0x10]
700ad71c: 9803         	ldr	r0, [sp, #0xc]
700ad71e: 9906         	ldr	r1, [sp, #0x18]
700ad720: 6148         	str	r0, [r1, #0x14]
700ad722: e7ff         	b	0x700ad724 <_tx_timer_system_activate+0xc4> @ imm = #-0x2
700ad724: 9805         	ldr	r0, [sp, #0x14]
700ad726: 9906         	ldr	r1, [sp, #0x18]
700ad728: 6188         	str	r0, [r1, #0x18]
700ad72a: e7ff         	b	0x700ad72c <_tx_timer_system_activate+0xcc> @ imm = #-0x2
700ad72c: e7ff         	b	0x700ad72e <_tx_timer_system_activate+0xce> @ imm = #-0x2
700ad72e: e7ff         	b	0x700ad730 <_tx_timer_system_activate+0xd0> @ imm = #-0x2
700ad730: b007         	add	sp, #0x1c
700ad732: 4770         	bx	lr
		...

700ad740 <UART_lld_write>:
700ad740: b580         	push	{r7, lr}
700ad742: b086         	sub	sp, #0x18
700ad744: f8dd c020    	ldr.w	r12, [sp, #0x20]
700ad748: 9005         	str	r0, [sp, #0x14]
700ad74a: 9104         	str	r1, [sp, #0x10]
700ad74c: 9203         	str	r2, [sp, #0xc]
700ad74e: 9302         	str	r3, [sp, #0x8]
700ad750: 2000         	movs	r0, #0x0
700ad752: 9001         	str	r0, [sp, #0x4]
700ad754: 9805         	ldr	r0, [sp, #0x14]
700ad756: 2800         	cmp	r0, #0x0
700ad758: d054         	beq	0x700ad804 <UART_lld_write+0xc4> @ imm = #0xa8
700ad75a: e7ff         	b	0x700ad75c <UART_lld_write+0x1c> @ imm = #-0x2
700ad75c: 9805         	ldr	r0, [sp, #0x14]
700ad75e: 303c         	adds	r0, #0x3c
700ad760: 9000         	str	r0, [sp]
700ad762: 9800         	ldr	r0, [sp]
700ad764: 6800         	ldr	r0, [r0]
700ad766: b138         	cbz	r0, 0x700ad778 <UART_lld_write+0x38> @ imm = #0xe
700ad768: e7ff         	b	0x700ad76a <UART_lld_write+0x2a> @ imm = #-0x2
700ad76a: 9900         	ldr	r1, [sp]
700ad76c: 2009         	movs	r0, #0x9
700ad76e: 60c8         	str	r0, [r1, #0xc]
700ad770: f04f 30ff    	mov.w	r0, #0xffffffff
700ad774: 9001         	str	r0, [sp, #0x4]
700ad776: e044         	b	0x700ad802 <UART_lld_write+0xc2> @ imm = #0x88
700ad778: 9800         	ldr	r0, [sp]
700ad77a: f007 fb61    	bl	0x700b4e40 <UART_lld_Transaction_init> @ imm = #0x76c2
700ad77e: 9808         	ldr	r0, [sp, #0x20]
700ad780: b128         	cbz	r0, 0x700ad78e <UART_lld_write+0x4e> @ imm = #0xa
700ad782: e7ff         	b	0x700ad784 <UART_lld_write+0x44> @ imm = #-0x2
700ad784: 9808         	ldr	r0, [sp, #0x20]
700ad786: 6800         	ldr	r0, [r0]
700ad788: 9900         	ldr	r1, [sp]
700ad78a: 6108         	str	r0, [r1, #0x10]
700ad78c: e003         	b	0x700ad796 <UART_lld_write+0x56> @ imm = #0x6
700ad78e: 9900         	ldr	r1, [sp]
700ad790: 2000         	movs	r0, #0x0
700ad792: 6108         	str	r0, [r1, #0x10]
700ad794: e7ff         	b	0x700ad796 <UART_lld_write+0x56> @ imm = #-0x2
700ad796: 9804         	ldr	r0, [sp, #0x10]
700ad798: 9900         	ldr	r1, [sp]
700ad79a: 6008         	str	r0, [r1]
700ad79c: 9803         	ldr	r0, [sp, #0xc]
700ad79e: 9900         	ldr	r1, [sp]
700ad7a0: 6048         	str	r0, [r1, #0x4]
700ad7a2: 9802         	ldr	r0, [sp, #0x8]
700ad7a4: 9900         	ldr	r1, [sp]
700ad7a6: 6088         	str	r0, [r1, #0x8]
700ad7a8: 9805         	ldr	r0, [sp, #0x14]
700ad7aa: 6d40         	ldr	r0, [r0, #0x54]
700ad7ac: 2801         	cmp	r0, #0x1
700ad7ae: d105         	bne	0x700ad7bc <UART_lld_write+0x7c> @ imm = #0xa
700ad7b0: e7ff         	b	0x700ad7b2 <UART_lld_write+0x72> @ imm = #-0x2
700ad7b2: 9800         	ldr	r0, [sp]
700ad7b4: f007 f894    	bl	0x700b48e0 <UART_checkTransaction> @ imm = #0x7128
700ad7b8: 9001         	str	r0, [sp, #0x4]
700ad7ba: e003         	b	0x700ad7c4 <UART_lld_write+0x84> @ imm = #0x6
700ad7bc: f06f 0003    	mvn	r0, #0x3
700ad7c0: 9001         	str	r0, [sp, #0x4]
700ad7c2: e7ff         	b	0x700ad7c4 <UART_lld_write+0x84> @ imm = #-0x2
700ad7c4: 9801         	ldr	r0, [sp, #0x4]
700ad7c6: b980         	cbnz	r0, 0x700ad7ea <UART_lld_write+0xaa> @ imm = #0x20
700ad7c8: e7ff         	b	0x700ad7ca <UART_lld_write+0x8a> @ imm = #-0x2
700ad7ca: 9800         	ldr	r0, [sp]
700ad7cc: 6800         	ldr	r0, [r0]
700ad7ce: 9905         	ldr	r1, [sp, #0x14]
700ad7d0: 6088         	str	r0, [r1, #0x8]
700ad7d2: 9800         	ldr	r0, [sp]
700ad7d4: 6880         	ldr	r0, [r0, #0x8]
700ad7d6: 9905         	ldr	r1, [sp, #0x14]
700ad7d8: 6448         	str	r0, [r1, #0x44]
700ad7da: 9905         	ldr	r1, [sp, #0x14]
700ad7dc: 2000         	movs	r0, #0x0
700ad7de: 60c8         	str	r0, [r1, #0xc]
700ad7e0: 9800         	ldr	r0, [sp]
700ad7e2: 6840         	ldr	r0, [r0, #0x4]
700ad7e4: 9905         	ldr	r1, [sp, #0x14]
700ad7e6: 6108         	str	r0, [r1, #0x10]
700ad7e8: e7ff         	b	0x700ad7ea <UART_lld_write+0xaa> @ imm = #-0x2
700ad7ea: 9905         	ldr	r1, [sp, #0x14]
700ad7ec: 2002         	movs	r0, #0x2
700ad7ee: 6548         	str	r0, [r1, #0x54]
700ad7f0: 9805         	ldr	r0, [sp, #0x14]
700ad7f2: 9900         	ldr	r1, [sp]
700ad7f4: f7fc fd64    	bl	0x700aa2c0 <UART_writePolling> @ imm = #-0x3538
700ad7f8: 9001         	str	r0, [sp, #0x4]
700ad7fa: 9905         	ldr	r1, [sp, #0x14]
700ad7fc: 2001         	movs	r0, #0x1
700ad7fe: 6548         	str	r0, [r1, #0x54]
700ad800: e7ff         	b	0x700ad802 <UART_lld_write+0xc2> @ imm = #-0x2
700ad802: e003         	b	0x700ad80c <UART_lld_write+0xcc> @ imm = #0x6
700ad804: f06f 0002    	mvn	r0, #0x2
700ad808: 9001         	str	r0, [sp, #0x4]
700ad80a: e7ff         	b	0x700ad80c <UART_lld_write+0xcc> @ imm = #-0x2
700ad80c: 9801         	ldr	r0, [sp, #0x4]
700ad80e: b006         	add	sp, #0x18
700ad810: bd80         	pop	{r7, pc}
		...
700ad81e: 0000         	movs	r0, r0

700ad820 <UART_udmaDeInitCh>:
700ad820: b580         	push	{r7, lr}
700ad822: b08c         	sub	sp, #0x30
700ad824: 900b         	str	r0, [sp, #0x2c]
700ad826: 910a         	str	r1, [sp, #0x28]
700ad828: 2000         	movs	r0, #0x0
700ad82a: 9009         	str	r0, [sp, #0x24]
700ad82c: 2001         	movs	r0, #0x1
700ad82e: 9008         	str	r0, [sp, #0x20]
700ad830: 980b         	ldr	r0, [sp, #0x2c]
700ad832: 2164         	movs	r1, #0x64
700ad834: f001 f944    	bl	0x700aeac0 <Udma_chDisable> @ imm = #0x1288
700ad838: 9009         	str	r0, [sp, #0x24]
700ad83a: 9809         	ldr	r0, [sp, #0x24]
700ad83c: fab0 f080    	clz	r0, r0
700ad840: 0940         	lsrs	r0, r0, #0x5
700ad842: f248 017a    	movw	r1, #0x807a
700ad846: f2c7 010b    	movt	r1, #0x700b
700ad84a: 9102         	str	r1, [sp, #0x8]
700ad84c: 466a         	mov	r2, sp
700ad84e: 6011         	str	r1, [r2]
700ad850: f647 41fc    	movw	r1, #0x7cfc
700ad854: f2c7 010b    	movt	r1, #0x700b
700ad858: 9103         	str	r1, [sp, #0xc]
700ad85a: f248 02c6    	movw	r2, #0x80c6
700ad85e: f2c7 020b    	movt	r2, #0x700b
700ad862: 9204         	str	r2, [sp, #0x10]
700ad864: f240 134b    	movw	r3, #0x14b
700ad868: f003 fd32    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x3a64
700ad86c: 980a         	ldr	r0, [sp, #0x28]
700ad86e: f000 fbef    	bl	0x700ae050 <Udma_eventUnRegister> @ imm = #0x7de
700ad872: 9b02         	ldr	r3, [sp, #0x8]
700ad874: 9903         	ldr	r1, [sp, #0xc]
700ad876: 9a04         	ldr	r2, [sp, #0x10]
700ad878: 9009         	str	r0, [sp, #0x24]
700ad87a: 9809         	ldr	r0, [sp, #0x24]
700ad87c: fab0 f080    	clz	r0, r0
700ad880: 0940         	lsrs	r0, r0, #0x5
700ad882: 46ec         	mov	r12, sp
700ad884: f8cc 3000    	str.w	r3, [r12]
700ad888: f240 134f    	movw	r3, #0x14f
700ad88c: f003 fd20    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x3a40
700ad890: e7ff         	b	0x700ad892 <UART_udmaDeInitCh+0x72> @ imm = #-0x2
700ad892: 9808         	ldr	r0, [sp, #0x20]
700ad894: 2801         	cmp	r0, #0x1
700ad896: d10f         	bne	0x700ad8b8 <UART_udmaDeInitCh+0x98> @ imm = #0x1e
700ad898: e7ff         	b	0x700ad89a <UART_udmaDeInitCh+0x7a> @ imm = #-0x2
700ad89a: 980b         	ldr	r0, [sp, #0x2c]
700ad89c: f003 ff18    	bl	0x700b16d0 <Udma_chGetFqRingHandle> @ imm = #0x3e30
700ad8a0: a906         	add	r1, sp, #0x18
700ad8a2: f003 f83d    	bl	0x700b0920 <Udma_ringFlushRaw> @ imm = #0x307a
700ad8a6: 9005         	str	r0, [sp, #0x14]
700ad8a8: 9805         	ldr	r0, [sp, #0x14]
700ad8aa: 3004         	adds	r0, #0x4
700ad8ac: b918         	cbnz	r0, 0x700ad8b6 <UART_udmaDeInitCh+0x96> @ imm = #0x6
700ad8ae: e7ff         	b	0x700ad8b0 <UART_udmaDeInitCh+0x90> @ imm = #-0x2
700ad8b0: 2000         	movs	r0, #0x0
700ad8b2: 9008         	str	r0, [sp, #0x20]
700ad8b4: e7ff         	b	0x700ad8b6 <UART_udmaDeInitCh+0x96> @ imm = #-0x2
700ad8b6: e7ec         	b	0x700ad892 <UART_udmaDeInitCh+0x72> @ imm = #-0x28
700ad8b8: 980b         	ldr	r0, [sp, #0x2c]
700ad8ba: f000 fd01    	bl	0x700ae2c0 <Udma_chClose> @ imm = #0xa02
700ad8be: 9009         	str	r0, [sp, #0x24]
700ad8c0: 9809         	ldr	r0, [sp, #0x24]
700ad8c2: fab0 f080    	clz	r0, r0
700ad8c6: 0940         	lsrs	r0, r0, #0x5
700ad8c8: f248 017a    	movw	r1, #0x807a
700ad8cc: f2c7 010b    	movt	r1, #0x700b
700ad8d0: 466a         	mov	r2, sp
700ad8d2: 6011         	str	r1, [r2]
700ad8d4: f647 41fc    	movw	r1, #0x7cfc
700ad8d8: f2c7 010b    	movt	r1, #0x700b
700ad8dc: f248 02c6    	movw	r2, #0x80c6
700ad8e0: f2c7 020b    	movt	r2, #0x700b
700ad8e4: f240 1361    	movw	r3, #0x161
700ad8e8: f003 fcf2    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x39e4
700ad8ec: 9809         	ldr	r0, [sp, #0x24]
700ad8ee: b00c         	add	sp, #0x30
700ad8f0: bd80         	pop	{r7, pc}
		...
700ad8fe: 0000         	movs	r0, r0

700ad900 <Sciclient_getCurrentContext>:
700ad900: b082         	sub	sp, #0x8
700ad902: f8ad 0006    	strh.w	r0, [sp, #0x6]
700ad906: 200f         	movs	r0, #0xf
700ad908: 9000         	str	r0, [sp]
700ad90a: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad90e: 280a         	cmp	r0, #0xa
700ad910: d04c         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x98
700ad912: e7ff         	b	0x700ad914 <Sciclient_getCurrentContext+0x14> @ imm = #-0x2
700ad914: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad918: f249 0130    	movw	r1, #0x9030
700ad91c: 4288         	cmp	r0, r1
700ad91e: d045         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x8a
700ad920: e7ff         	b	0x700ad922 <Sciclient_getCurrentContext+0x22> @ imm = #-0x2
700ad922: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad926: 280b         	cmp	r0, #0xb
700ad928: d040         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x80
700ad92a: e7ff         	b	0x700ad92c <Sciclient_getCurrentContext+0x2c> @ imm = #-0x2
700ad92c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad930: 280c         	cmp	r0, #0xc
700ad932: d03b         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x76
700ad934: e7ff         	b	0x700ad936 <Sciclient_getCurrentContext+0x36> @ imm = #-0x2
700ad936: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad93a: 280d         	cmp	r0, #0xd
700ad93c: d036         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x6c
700ad93e: e7ff         	b	0x700ad940 <Sciclient_getCurrentContext+0x40> @ imm = #-0x2
700ad940: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad944: f249 0131    	movw	r1, #0x9031
700ad948: 4288         	cmp	r0, r1
700ad94a: d02f         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x5e
700ad94c: e7ff         	b	0x700ad94e <Sciclient_getCurrentContext+0x4e> @ imm = #-0x2
700ad94e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad952: f249 0122    	movw	r1, #0x9022
700ad956: 4288         	cmp	r0, r1
700ad958: d028         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x50
700ad95a: e7ff         	b	0x700ad95c <Sciclient_getCurrentContext+0x5c> @ imm = #-0x2
700ad95c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad960: f249 0123    	movw	r1, #0x9023
700ad964: 4288         	cmp	r0, r1
700ad966: d021         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x42
700ad968: e7ff         	b	0x700ad96a <Sciclient_getCurrentContext+0x6a> @ imm = #-0x2
700ad96a: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad96e: f249 0133    	movw	r1, #0x9033
700ad972: 4288         	cmp	r0, r1
700ad974: d01a         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x34
700ad976: e7ff         	b	0x700ad978 <Sciclient_getCurrentContext+0x78> @ imm = #-0x2
700ad978: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad97c: f249 0132    	movw	r1, #0x9032
700ad980: 4288         	cmp	r0, r1
700ad982: d013         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x26
700ad984: e7ff         	b	0x700ad986 <Sciclient_getCurrentContext+0x86> @ imm = #-0x2
700ad986: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad98a: f249 0134    	movw	r1, #0x9034
700ad98e: 4288         	cmp	r0, r1
700ad990: d00c         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0x18
700ad992: e7ff         	b	0x700ad994 <Sciclient_getCurrentContext+0x94> @ imm = #-0x2
700ad994: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad998: f249 0135    	movw	r1, #0x9035
700ad99c: 4288         	cmp	r0, r1
700ad99e: d005         	beq	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #0xa
700ad9a0: e7ff         	b	0x700ad9a2 <Sciclient_getCurrentContext+0xa2> @ imm = #-0x2
700ad9a2: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad9a6: 280e         	cmp	r0, #0xe
700ad9a8: d107         	bne	0x700ad9ba <Sciclient_getCurrentContext+0xba> @ imm = #0xe
700ad9aa: e7ff         	b	0x700ad9ac <Sciclient_getCurrentContext+0xac> @ imm = #-0x2
700ad9ac: f648 10f8    	movw	r0, #0x89f8
700ad9b0: f2c7 000b    	movt	r0, #0x700b
700ad9b4: 68c0         	ldr	r0, [r0, #0xc]
700ad9b6: 9000         	str	r0, [sp]
700ad9b8: e006         	b	0x700ad9c8 <Sciclient_getCurrentContext+0xc8> @ imm = #0xc
700ad9ba: f648 10f8    	movw	r0, #0x89f8
700ad9be: f2c7 000b    	movt	r0, #0x700b
700ad9c2: 6900         	ldr	r0, [r0, #0x10]
700ad9c4: 9000         	str	r0, [sp]
700ad9c6: e7ff         	b	0x700ad9c8 <Sciclient_getCurrentContext+0xc8> @ imm = #-0x2
700ad9c8: 9800         	ldr	r0, [sp]
700ad9ca: b002         	add	sp, #0x8
700ad9cc: 4770         	bx	lr
700ad9ce: 0000         	movs	r0, r0

700ad9d0 <Udma_rmAllocVintrBit>:
700ad9d0: b580         	push	{r7, lr}
700ad9d2: b08a         	sub	sp, #0x28
700ad9d4: 9009         	str	r0, [sp, #0x24]
700ad9d6: f64f 70ff    	movw	r0, #0xffff
700ad9da: 9007         	str	r0, [sp, #0x1c]
700ad9dc: 9809         	ldr	r0, [sp, #0x24]
700ad9de: 6800         	ldr	r0, [r0]
700ad9e0: 9001         	str	r0, [sp, #0x4]
700ad9e2: 9809         	ldr	r0, [sp, #0x24]
700ad9e4: 9003         	str	r0, [sp, #0xc]
700ad9e6: 9809         	ldr	r0, [sp, #0x24]
700ad9e8: 3008         	adds	r0, #0x8
700ad9ea: 9002         	str	r0, [sp, #0x8]
700ad9ec: 9802         	ldr	r0, [sp, #0x8]
700ad9ee: 6900         	ldr	r0, [r0, #0x10]
700ad9f0: b120         	cbz	r0, 0x700ad9fc <Udma_rmAllocVintrBit+0x2c> @ imm = #0x8
700ad9f2: e7ff         	b	0x700ad9f4 <Udma_rmAllocVintrBit+0x24> @ imm = #-0x2
700ad9f4: 9802         	ldr	r0, [sp, #0x8]
700ad9f6: 6900         	ldr	r0, [r0, #0x10]
700ad9f8: 9003         	str	r0, [sp, #0xc]
700ad9fa: e7ff         	b	0x700ad9fc <Udma_rmAllocVintrBit+0x2c> @ imm = #-0x2
700ad9fc: 9801         	ldr	r0, [sp, #0x4]
700ad9fe: f500 609f    	add.w	r0, r0, #0x4f8
700ada02: f04f 31ff    	mov.w	r1, #0xffffffff
700ada06: f005 f913    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x5226
700ada0a: 2000         	movs	r0, #0x0
700ada0c: 9008         	str	r0, [sp, #0x20]
700ada0e: e7ff         	b	0x700ada10 <Udma_rmAllocVintrBit+0x40> @ imm = #-0x2
700ada10: 9808         	ldr	r0, [sp, #0x20]
700ada12: 283f         	cmp	r0, #0x3f
700ada14: d83a         	bhi	0x700ada8c <Udma_rmAllocVintrBit+0xbc> @ imm = #0x74
700ada16: e7ff         	b	0x700ada18 <Udma_rmAllocVintrBit+0x48> @ imm = #-0x2
700ada18: 9b08         	ldr	r3, [sp, #0x20]
700ada1a: f1a3 0220    	sub.w	r2, r3, #0x20
700ada1e: 2101         	movs	r1, #0x1
700ada20: fa01 fc02    	lsl.w	r12, r1, r2
700ada24: f1c3 0020    	rsb.w	r0, r3, #0x20
700ada28: fa21 f000    	lsr.w	r0, r1, r0
700ada2c: 2a00         	cmp	r2, #0x0
700ada2e: bf58         	it	pl
700ada30: 4660         	movpl	r0, r12
700ada32: fa01 f103    	lsl.w	r1, r1, r3
700ada36: 2a00         	cmp	r2, #0x0
700ada38: bf58         	it	pl
700ada3a: 2100         	movpl	r1, #0x0
700ada3c: 9104         	str	r1, [sp, #0x10]
700ada3e: 9005         	str	r0, [sp, #0x14]
700ada40: 9903         	ldr	r1, [sp, #0xc]
700ada42: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700ada46: f8d1 108c    	ldr.w	r1, [r1, #0x8c]
700ada4a: 9a04         	ldr	r2, [sp, #0x10]
700ada4c: 9b05         	ldr	r3, [sp, #0x14]
700ada4e: ea01 0103    	and.w	r1, r1, r3
700ada52: ea00 0002    	and.w	r0, r0, r2
700ada56: ea40 0001    	orr.w	r0, r0, r1
700ada5a: b990         	cbnz	r0, 0x700ada82 <Udma_rmAllocVintrBit+0xb2> @ imm = #0x24
700ada5c: e7ff         	b	0x700ada5e <Udma_rmAllocVintrBit+0x8e> @ imm = #-0x2
700ada5e: f8dd c010    	ldr.w	r12, [sp, #0x10]
700ada62: 9b05         	ldr	r3, [sp, #0x14]
700ada64: 9903         	ldr	r1, [sp, #0xc]
700ada66: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700ada6a: f8d1 208c    	ldr.w	r2, [r1, #0x8c]
700ada6e: ea40 000c    	orr.w	r0, r0, r12
700ada72: 431a         	orrs	r2, r3
700ada74: f8c1 208c    	str.w	r2, [r1, #0x8c]
700ada78: f8c1 0088    	str.w	r0, [r1, #0x88]
700ada7c: 9808         	ldr	r0, [sp, #0x20]
700ada7e: 9007         	str	r0, [sp, #0x1c]
700ada80: e004         	b	0x700ada8c <Udma_rmAllocVintrBit+0xbc> @ imm = #0x8
700ada82: e7ff         	b	0x700ada84 <Udma_rmAllocVintrBit+0xb4> @ imm = #-0x2
700ada84: 9808         	ldr	r0, [sp, #0x20]
700ada86: 3001         	adds	r0, #0x1
700ada88: 9008         	str	r0, [sp, #0x20]
700ada8a: e7c1         	b	0x700ada10 <Udma_rmAllocVintrBit+0x40> @ imm = #-0x7e
700ada8c: 9801         	ldr	r0, [sp, #0x4]
700ada8e: f500 609f    	add.w	r0, r0, #0x4f8
700ada92: f006 f95d    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x62ba
700ada96: 9807         	ldr	r0, [sp, #0x1c]
700ada98: b00a         	add	sp, #0x28
700ada9a: bd80         	pop	{r7, pc}
700ada9c: 0000         	movs	r0, r0
700ada9e: 0000         	movs	r0, r0

700adaa0 <CSL_bcdmaChanOpSetBurstSize>:
700adaa0: b580         	push	{r7, lr}
700adaa2: b088         	sub	sp, #0x20
700adaa4: 9007         	str	r0, [sp, #0x1c]
700adaa6: 9106         	str	r1, [sp, #0x18]
700adaa8: 9205         	str	r2, [sp, #0x14]
700adaaa: 9304         	str	r3, [sp, #0x10]
700adaac: 2000         	movs	r0, #0x0
700adaae: 9003         	str	r0, [sp, #0xc]
700adab0: 9804         	ldr	r0, [sp, #0x10]
700adab2: b920         	cbnz	r0, 0x700adabe <CSL_bcdmaChanOpSetBurstSize+0x1e> @ imm = #0x8
700adab4: e7ff         	b	0x700adab6 <CSL_bcdmaChanOpSetBurstSize+0x16> @ imm = #-0x2
700adab6: f06f 0001    	mvn	r0, #0x1
700adaba: 9003         	str	r0, [sp, #0xc]
700adabc: e052         	b	0x700adb64 <CSL_bcdmaChanOpSetBurstSize+0xc4> @ imm = #0xa4
700adabe: 9804         	ldr	r0, [sp, #0x10]
700adac0: 6800         	ldr	r0, [r0]
700adac2: 9002         	str	r0, [sp, #0x8]
700adac4: 9806         	ldr	r0, [sp, #0x18]
700adac6: 9001         	str	r0, [sp, #0x4]
700adac8: b140         	cbz	r0, 0x700adadc <CSL_bcdmaChanOpSetBurstSize+0x3c> @ imm = #0x10
700adaca: e7ff         	b	0x700adacc <CSL_bcdmaChanOpSetBurstSize+0x2c> @ imm = #-0x2
700adacc: 9801         	ldr	r0, [sp, #0x4]
700adace: 2801         	cmp	r0, #0x1
700adad0: d019         	beq	0x700adb06 <CSL_bcdmaChanOpSetBurstSize+0x66> @ imm = #0x32
700adad2: e7ff         	b	0x700adad4 <CSL_bcdmaChanOpSetBurstSize+0x34> @ imm = #-0x2
700adad4: 9801         	ldr	r0, [sp, #0x4]
700adad6: 2802         	cmp	r0, #0x2
700adad8: d02a         	beq	0x700adb30 <CSL_bcdmaChanOpSetBurstSize+0x90> @ imm = #0x54
700adada: e03e         	b	0x700adb5a <CSL_bcdmaChanOpSetBurstSize+0xba> @ imm = #0x7c
700adadc: 9802         	ldr	r0, [sp, #0x8]
700adade: 2803         	cmp	r0, #0x3
700adae0: d304         	blo	0x700adaec <CSL_bcdmaChanOpSetBurstSize+0x4c> @ imm = #0x8
700adae2: e7ff         	b	0x700adae4 <CSL_bcdmaChanOpSetBurstSize+0x44> @ imm = #-0x2
700adae4: f06f 0002    	mvn	r0, #0x2
700adae8: 9003         	str	r0, [sp, #0xc]
700adaea: e00b         	b	0x700adb04 <CSL_bcdmaChanOpSetBurstSize+0x64> @ imm = #0x16
700adaec: 9807         	ldr	r0, [sp, #0x1c]
700adaee: 6840         	ldr	r0, [r0, #0x4]
700adaf0: 9905         	ldr	r1, [sp, #0x14]
700adaf2: eb00 2001    	add.w	r0, r0, r1, lsl #8
700adaf6: 9b02         	ldr	r3, [sp, #0x8]
700adaf8: f44f 6140    	mov.w	r1, #0xc00
700adafc: 220a         	movs	r2, #0xa
700adafe: f006 fdcf    	bl	0x700b46a0 <CSL_REG32_FINS_RAW> @ imm = #0x6b9e
700adb02: e7ff         	b	0x700adb04 <CSL_bcdmaChanOpSetBurstSize+0x64> @ imm = #-0x2
700adb04: e02d         	b	0x700adb62 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x5a
700adb06: 9802         	ldr	r0, [sp, #0x8]
700adb08: 2802         	cmp	r0, #0x2
700adb0a: d304         	blo	0x700adb16 <CSL_bcdmaChanOpSetBurstSize+0x76> @ imm = #0x8
700adb0c: e7ff         	b	0x700adb0e <CSL_bcdmaChanOpSetBurstSize+0x6e> @ imm = #-0x2
700adb0e: f06f 0002    	mvn	r0, #0x2
700adb12: 9003         	str	r0, [sp, #0xc]
700adb14: e00b         	b	0x700adb2e <CSL_bcdmaChanOpSetBurstSize+0x8e> @ imm = #0x16
700adb16: 9807         	ldr	r0, [sp, #0x1c]
700adb18: 68c0         	ldr	r0, [r0, #0xc]
700adb1a: 9905         	ldr	r1, [sp, #0x14]
700adb1c: eb00 2001    	add.w	r0, r0, r1, lsl #8
700adb20: 9b02         	ldr	r3, [sp, #0x8]
700adb22: f44f 6140    	mov.w	r1, #0xc00
700adb26: 220a         	movs	r2, #0xa
700adb28: f006 fdba    	bl	0x700b46a0 <CSL_REG32_FINS_RAW> @ imm = #0x6b74
700adb2c: e7ff         	b	0x700adb2e <CSL_bcdmaChanOpSetBurstSize+0x8e> @ imm = #-0x2
700adb2e: e018         	b	0x700adb62 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x30
700adb30: 9802         	ldr	r0, [sp, #0x8]
700adb32: 2802         	cmp	r0, #0x2
700adb34: d304         	blo	0x700adb40 <CSL_bcdmaChanOpSetBurstSize+0xa0> @ imm = #0x8
700adb36: e7ff         	b	0x700adb38 <CSL_bcdmaChanOpSetBurstSize+0x98> @ imm = #-0x2
700adb38: f06f 0002    	mvn	r0, #0x2
700adb3c: 9003         	str	r0, [sp, #0xc]
700adb3e: e00b         	b	0x700adb58 <CSL_bcdmaChanOpSetBurstSize+0xb8> @ imm = #0x16
700adb40: 9807         	ldr	r0, [sp, #0x1c]
700adb42: 6940         	ldr	r0, [r0, #0x14]
700adb44: 9905         	ldr	r1, [sp, #0x14]
700adb46: eb00 2001    	add.w	r0, r0, r1, lsl #8
700adb4a: 9b02         	ldr	r3, [sp, #0x8]
700adb4c: f44f 6140    	mov.w	r1, #0xc00
700adb50: 220a         	movs	r2, #0xa
700adb52: f006 fda5    	bl	0x700b46a0 <CSL_REG32_FINS_RAW> @ imm = #0x6b4a
700adb56: e7ff         	b	0x700adb58 <CSL_bcdmaChanOpSetBurstSize+0xb8> @ imm = #-0x2
700adb58: e003         	b	0x700adb62 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x6
700adb5a: f06f 0001    	mvn	r0, #0x1
700adb5e: 9003         	str	r0, [sp, #0xc]
700adb60: e7ff         	b	0x700adb62 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #-0x2
700adb62: e7ff         	b	0x700adb64 <CSL_bcdmaChanOpSetBurstSize+0xc4> @ imm = #-0x2
700adb64: 9803         	ldr	r0, [sp, #0xc]
700adb66: b008         	add	sp, #0x20
700adb68: bd80         	pop	{r7, pc}
700adb6a: 0000         	movs	r0, r0
700adb6c: 0000         	movs	r0, r0
700adb6e: 0000         	movs	r0, r0

700adb70 <Udma_ringCheckParams>:
700adb70: b580         	push	{r7, lr}
700adb72: b084         	sub	sp, #0x10
700adb74: 9003         	str	r0, [sp, #0xc]
700adb76: 9102         	str	r1, [sp, #0x8]
700adb78: 2000         	movs	r0, #0x0
700adb7a: 9001         	str	r0, [sp, #0x4]
700adb7c: 9802         	ldr	r0, [sp, #0x8]
700adb7e: 6800         	ldr	r0, [r0]
700adb80: b920         	cbnz	r0, 0x700adb8c <Udma_ringCheckParams+0x1c> @ imm = #0x8
700adb82: e7ff         	b	0x700adb84 <Udma_ringCheckParams+0x14> @ imm = #-0x2
700adb84: f06f 0002    	mvn	r0, #0x2
700adb88: 9001         	str	r0, [sp, #0x4]
700adb8a: e009         	b	0x700adba0 <Udma_ringCheckParams+0x30> @ imm = #0x12
700adb8c: 9802         	ldr	r0, [sp, #0x8]
700adb8e: 7800         	ldrb	r0, [r0]
700adb90: 0640         	lsls	r0, r0, #0x19
700adb92: b120         	cbz	r0, 0x700adb9e <Udma_ringCheckParams+0x2e> @ imm = #0x8
700adb94: e7ff         	b	0x700adb96 <Udma_ringCheckParams+0x26> @ imm = #-0x2
700adb96: f06f 0002    	mvn	r0, #0x2
700adb9a: 9001         	str	r0, [sp, #0x4]
700adb9c: e7ff         	b	0x700adb9e <Udma_ringCheckParams+0x2e> @ imm = #-0x2
700adb9e: e7ff         	b	0x700adba0 <Udma_ringCheckParams+0x30> @ imm = #-0x2
700adba0: 9802         	ldr	r0, [sp, #0x8]
700adba2: 68c0         	ldr	r0, [r0, #0xc]
700adba4: b920         	cbnz	r0, 0x700adbb0 <Udma_ringCheckParams+0x40> @ imm = #0x8
700adba6: e7ff         	b	0x700adba8 <Udma_ringCheckParams+0x38> @ imm = #-0x2
700adba8: f06f 0002    	mvn	r0, #0x2
700adbac: 9001         	str	r0, [sp, #0x4]
700adbae: e7ff         	b	0x700adbb0 <Udma_ringCheckParams+0x40> @ imm = #-0x2
700adbb0: 9803         	ldr	r0, [sp, #0xc]
700adbb2: 6800         	ldr	r0, [r0]
700adbb4: b148         	cbz	r0, 0x700adbca <Udma_ringCheckParams+0x5a> @ imm = #0x12
700adbb6: e7ff         	b	0x700adbb8 <Udma_ringCheckParams+0x48> @ imm = #-0x2
700adbb8: 9802         	ldr	r0, [sp, #0x8]
700adbba: 7a00         	ldrb	r0, [r0, #0x8]
700adbbc: b120         	cbz	r0, 0x700adbc8 <Udma_ringCheckParams+0x58> @ imm = #0x8
700adbbe: e7ff         	b	0x700adbc0 <Udma_ringCheckParams+0x50> @ imm = #-0x2
700adbc0: f06f 0002    	mvn	r0, #0x2
700adbc4: 9001         	str	r0, [sp, #0x4]
700adbc6: e7ff         	b	0x700adbc8 <Udma_ringCheckParams+0x58> @ imm = #-0x2
700adbc8: e7ff         	b	0x700adbca <Udma_ringCheckParams+0x5a> @ imm = #-0x2
700adbca: 9802         	ldr	r0, [sp, #0x8]
700adbcc: 6840         	ldr	r0, [r0, #0x4]
700adbce: f64a 31cd    	movw	r1, #0xabcd
700adbd2: f6ca 31dc    	movt	r1, #0xabdc
700adbd6: 4288         	cmp	r0, r1
700adbd8: d012         	beq	0x700adc00 <Udma_ringCheckParams+0x90> @ imm = #0x24
700adbda: e7ff         	b	0x700adbdc <Udma_ringCheckParams+0x6c> @ imm = #-0x2
700adbdc: 9a02         	ldr	r2, [sp, #0x8]
700adbde: 7a10         	ldrb	r0, [r2, #0x8]
700adbe0: 68d1         	ldr	r1, [r2, #0xc]
700adbe2: 7c12         	ldrb	r2, [r2, #0x10]
700adbe4: f006 f9cc    	bl	0x700b3f80 <UdmaUtils_getRingMemSize> @ imm = #0x6398
700adbe8: 9000         	str	r0, [sp]
700adbea: 9802         	ldr	r0, [sp, #0x8]
700adbec: 6840         	ldr	r0, [r0, #0x4]
700adbee: 9900         	ldr	r1, [sp]
700adbf0: 4288         	cmp	r0, r1
700adbf2: d204         	bhs	0x700adbfe <Udma_ringCheckParams+0x8e> @ imm = #0x8
700adbf4: e7ff         	b	0x700adbf6 <Udma_ringCheckParams+0x86> @ imm = #-0x2
700adbf6: f06f 0004    	mvn	r0, #0x4
700adbfa: 9001         	str	r0, [sp, #0x4]
700adbfc: e7ff         	b	0x700adbfe <Udma_ringCheckParams+0x8e> @ imm = #-0x2
700adbfe: e7ff         	b	0x700adc00 <Udma_ringCheckParams+0x90> @ imm = #-0x2
700adc00: 9802         	ldr	r0, [sp, #0x8]
700adc02: 7c40         	ldrb	r0, [r0, #0x11]
700adc04: 2810         	cmp	r0, #0x10
700adc06: d304         	blo	0x700adc12 <Udma_ringCheckParams+0xa2> @ imm = #0x8
700adc08: e7ff         	b	0x700adc0a <Udma_ringCheckParams+0x9a> @ imm = #-0x2
700adc0a: f06f 0002    	mvn	r0, #0x2
700adc0e: 9001         	str	r0, [sp, #0x4]
700adc10: e7ff         	b	0x700adc12 <Udma_ringCheckParams+0xa2> @ imm = #-0x2
700adc12: 9802         	ldr	r0, [sp, #0x8]
700adc14: 6940         	ldr	r0, [r0, #0x14]
700adc16: 2104         	movs	r1, #0x4
700adc18: f6cf 71ff    	movt	r1, #0xffff
700adc1c: 4288         	cmp	r0, r1
700adc1e: d009         	beq	0x700adc34 <Udma_ringCheckParams+0xc4> @ imm = #0x12
700adc20: e7ff         	b	0x700adc22 <Udma_ringCheckParams+0xb2> @ imm = #-0x2
700adc22: 9802         	ldr	r0, [sp, #0x8]
700adc24: 6940         	ldr	r0, [r0, #0x14]
700adc26: 2808         	cmp	r0, #0x8
700adc28: d304         	blo	0x700adc34 <Udma_ringCheckParams+0xc4> @ imm = #0x8
700adc2a: e7ff         	b	0x700adc2c <Udma_ringCheckParams+0xbc> @ imm = #-0x2
700adc2c: f06f 0002    	mvn	r0, #0x2
700adc30: 9001         	str	r0, [sp, #0x4]
700adc32: e7ff         	b	0x700adc34 <Udma_ringCheckParams+0xc4> @ imm = #-0x2
700adc34: 9801         	ldr	r0, [sp, #0x4]
700adc36: b004         	add	sp, #0x10
700adc38: bd80         	pop	{r7, pc}
700adc3a: 0000         	movs	r0, r0
700adc3c: 0000         	movs	r0, r0
700adc3e: 0000         	movs	r0, r0

700adc40 <UART_lld_writeDma>:
700adc40: b580         	push	{r7, lr}
700adc42: b086         	sub	sp, #0x18
700adc44: 9005         	str	r0, [sp, #0x14]
700adc46: 9104         	str	r1, [sp, #0x10]
700adc48: 9203         	str	r2, [sp, #0xc]
700adc4a: 9302         	str	r3, [sp, #0x8]
700adc4c: 2000         	movs	r0, #0x0
700adc4e: 9001         	str	r0, [sp, #0x4]
700adc50: 9805         	ldr	r0, [sp, #0x14]
700adc52: 2800         	cmp	r0, #0x0
700adc54: d051         	beq	0x700adcfa <UART_lld_writeDma+0xba> @ imm = #0xa2
700adc56: e7ff         	b	0x700adc58 <UART_lld_writeDma+0x18> @ imm = #-0x2
700adc58: 9805         	ldr	r0, [sp, #0x14]
700adc5a: 303c         	adds	r0, #0x3c
700adc5c: 9000         	str	r0, [sp]
700adc5e: 9800         	ldr	r0, [sp]
700adc60: 6800         	ldr	r0, [r0]
700adc62: b138         	cbz	r0, 0x700adc74 <UART_lld_writeDma+0x34> @ imm = #0xe
700adc64: e7ff         	b	0x700adc66 <UART_lld_writeDma+0x26> @ imm = #-0x2
700adc66: 9900         	ldr	r1, [sp]
700adc68: 2009         	movs	r0, #0x9
700adc6a: 60c8         	str	r0, [r1, #0xc]
700adc6c: f04f 30ff    	mov.w	r0, #0xffffffff
700adc70: 9001         	str	r0, [sp, #0x4]
700adc72: e041         	b	0x700adcf8 <UART_lld_writeDma+0xb8> @ imm = #0x82
700adc74: 9800         	ldr	r0, [sp]
700adc76: f007 f8e3    	bl	0x700b4e40 <UART_lld_Transaction_init> @ imm = #0x71c6
700adc7a: 9802         	ldr	r0, [sp, #0x8]
700adc7c: b128         	cbz	r0, 0x700adc8a <UART_lld_writeDma+0x4a> @ imm = #0xa
700adc7e: e7ff         	b	0x700adc80 <UART_lld_writeDma+0x40> @ imm = #-0x2
700adc80: 9802         	ldr	r0, [sp, #0x8]
700adc82: 6800         	ldr	r0, [r0]
700adc84: 9900         	ldr	r1, [sp]
700adc86: 6108         	str	r0, [r1, #0x10]
700adc88: e003         	b	0x700adc92 <UART_lld_writeDma+0x52> @ imm = #0x6
700adc8a: 9900         	ldr	r1, [sp]
700adc8c: 2000         	movs	r0, #0x0
700adc8e: 6108         	str	r0, [r1, #0x10]
700adc90: e7ff         	b	0x700adc92 <UART_lld_writeDma+0x52> @ imm = #-0x2
700adc92: 9804         	ldr	r0, [sp, #0x10]
700adc94: 9900         	ldr	r1, [sp]
700adc96: 6008         	str	r0, [r1]
700adc98: 9803         	ldr	r0, [sp, #0xc]
700adc9a: 9900         	ldr	r1, [sp]
700adc9c: 6048         	str	r0, [r1, #0x4]
700adc9e: 9805         	ldr	r0, [sp, #0x14]
700adca0: 6d40         	ldr	r0, [r0, #0x54]
700adca2: 2801         	cmp	r0, #0x1
700adca4: d105         	bne	0x700adcb2 <UART_lld_writeDma+0x72> @ imm = #0xa
700adca6: e7ff         	b	0x700adca8 <UART_lld_writeDma+0x68> @ imm = #-0x2
700adca8: 9800         	ldr	r0, [sp]
700adcaa: f006 fe19    	bl	0x700b48e0 <UART_checkTransaction> @ imm = #0x6c32
700adcae: 9001         	str	r0, [sp, #0x4]
700adcb0: e003         	b	0x700adcba <UART_lld_writeDma+0x7a> @ imm = #0x6
700adcb2: f06f 0003    	mvn	r0, #0x3
700adcb6: 9001         	str	r0, [sp, #0x4]
700adcb8: e7ff         	b	0x700adcba <UART_lld_writeDma+0x7a> @ imm = #-0x2
700adcba: 9801         	ldr	r0, [sp, #0x4]
700adcbc: b9d8         	cbnz	r0, 0x700adcf6 <UART_lld_writeDma+0xb6> @ imm = #0x36
700adcbe: e7ff         	b	0x700adcc0 <UART_lld_writeDma+0x80> @ imm = #-0x2
700adcc0: 9800         	ldr	r0, [sp]
700adcc2: 6800         	ldr	r0, [r0]
700adcc4: 9905         	ldr	r1, [sp, #0x14]
700adcc6: 6088         	str	r0, [r1, #0x8]
700adcc8: 9800         	ldr	r0, [sp]
700adcca: 6880         	ldr	r0, [r0, #0x8]
700adccc: 9905         	ldr	r1, [sp, #0x14]
700adcce: 6448         	str	r0, [r1, #0x44]
700adcd0: 9905         	ldr	r1, [sp, #0x14]
700adcd2: 2000         	movs	r0, #0x0
700adcd4: 60c8         	str	r0, [r1, #0xc]
700adcd6: 9800         	ldr	r0, [sp]
700adcd8: 6840         	ldr	r0, [r0, #0x4]
700adcda: 9905         	ldr	r1, [sp, #0x14]
700adcdc: 6108         	str	r0, [r1, #0x10]
700adcde: 9905         	ldr	r1, [sp, #0x14]
700adce0: 2002         	movs	r0, #0x2
700adce2: 6548         	str	r0, [r1, #0x54]
700adce4: 9805         	ldr	r0, [sp, #0x14]
700adce6: 9900         	ldr	r1, [sp]
700adce8: f007 f8c2    	bl	0x700b4e70 <UART_lld_dmaWrite> @ imm = #0x7184
700adcec: 9001         	str	r0, [sp, #0x4]
700adcee: 9905         	ldr	r1, [sp, #0x14]
700adcf0: 2001         	movs	r0, #0x1
700adcf2: 6548         	str	r0, [r1, #0x54]
700adcf4: e7ff         	b	0x700adcf6 <UART_lld_writeDma+0xb6> @ imm = #-0x2
700adcf6: e7ff         	b	0x700adcf8 <UART_lld_writeDma+0xb8> @ imm = #-0x2
700adcf8: e003         	b	0x700add02 <UART_lld_writeDma+0xc2> @ imm = #0x6
700adcfa: f06f 0002    	mvn	r0, #0x2
700adcfe: 9001         	str	r0, [sp, #0x4]
700add00: e7ff         	b	0x700add02 <UART_lld_writeDma+0xc2> @ imm = #-0x2
700add02: 9801         	ldr	r0, [sp, #0x4]
700add04: b006         	add	sp, #0x18
700add06: bd80         	pop	{r7, pc}
		...

700add10 <UART_udmaHpdInit>:
700add10: b580         	push	{r7, lr}
700add12: b08a         	sub	sp, #0x28
700add14: 9009         	str	r0, [sp, #0x24]
700add16: 9108         	str	r1, [sp, #0x20]
700add18: 9207         	str	r2, [sp, #0x1c]
700add1a: 9306         	str	r3, [sp, #0x18]
700add1c: 9808         	ldr	r0, [sp, #0x20]
700add1e: 9005         	str	r0, [sp, #0x14]
700add20: 2001         	movs	r0, #0x1
700add22: 9004         	str	r0, [sp, #0x10]
700add24: 9805         	ldr	r0, [sp, #0x14]
700add26: 9904         	ldr	r1, [sp, #0x10]
700add28: f007 fc52    	bl	0x700b55d0 <CSL_udmapCppi5SetDescType> @ imm = #0x78a4
700add2c: 9805         	ldr	r0, [sp, #0x14]
700add2e: 2100         	movs	r1, #0x0
700add30: 9102         	str	r1, [sp, #0x8]
700add32: f007 fa5d    	bl	0x700b51f0 <CSL_udmapCppi5SetEpiDataPresent> @ imm = #0x74ba
700add36: 9902         	ldr	r1, [sp, #0x8]
700add38: 9805         	ldr	r0, [sp, #0x14]
700add3a: f007 fd61    	bl	0x700b5800 <CSL_udmapCppi5SetPsDataLoc> @ imm = #0x7ac2
700add3e: 9902         	ldr	r1, [sp, #0x8]
700add40: 9805         	ldr	r0, [sp, #0x14]
700add42: f007 fc75    	bl	0x700b5630 <CSL_udmapCppi5SetPsDataLen> @ imm = #0x78ea
700add46: 9805         	ldr	r0, [sp, #0x14]
700add48: 9904         	ldr	r1, [sp, #0x10]
700add4a: 9a06         	ldr	r2, [sp, #0x18]
700add4c: f006 f8a0    	bl	0x700b3e90 <CSL_udmapCppi5SetPktLen> @ imm = #0x6140
700add50: 9902         	ldr	r1, [sp, #0x8]
700add52: 9805         	ldr	r0, [sp, #0x14]
700add54: f007 fc7c    	bl	0x700b5650 <CSL_udmapCppi5SetPsFlags> @ imm = #0x78f8
700add58: 9805         	ldr	r0, [sp, #0x14]
700add5a: 9904         	ldr	r1, [sp, #0x10]
700add5c: f240 3221    	movw	r2, #0x321
700add60: f643 73ff    	movw	r3, #0x3fff
700add64: f004 fa54    	bl	0x700b2210 <CSL_udmapCppi5SetIds> @ imm = #0x44a8
700add68: 9902         	ldr	r1, [sp, #0x8]
700add6a: 9805         	ldr	r0, [sp, #0x14]
700add6c: f007 fde8    	bl	0x700b5940 <CSL_udmapCppi5SetSrcTag> @ imm = #0x7bd0
700add70: 9902         	ldr	r1, [sp, #0x8]
700add72: 9805         	ldr	r0, [sp, #0x14]
700add74: f007 fe84    	bl	0x700b5a80 <CSL_udmapCppi5SetDstTag> @ imm = #0x7d08
700add78: 9809         	ldr	r0, [sp, #0x24]
700add7a: 9908         	ldr	r1, [sp, #0x20]
700add7c: f007 f908    	bl	0x700b4f90 <UART_udmapSetReturnPolicy> @ imm = #0x7210
700add80: 9b02         	ldr	r3, [sp, #0x8]
700add82: 9805         	ldr	r0, [sp, #0x14]
700add84: 461a         	mov	r2, r3
700add86: f007 fcfb    	bl	0x700b5780 <CSL_udmapCppi5LinkDesc> @ imm = #0x79f6
700add8a: 9a02         	ldr	r2, [sp, #0x8]
700add8c: 9805         	ldr	r0, [sp, #0x14]
700add8e: 9001         	str	r0, [sp, #0x4]
700add90: 9807         	ldr	r0, [sp, #0x1c]
700add92: 4611         	mov	r1, r2
700add94: f007 fdb4    	bl	0x700b5900 <Udma_defaultVirtToPhyFxn> @ imm = #0x7b68
700add98: 4602         	mov	r2, r0
700add9a: 9801         	ldr	r0, [sp, #0x4]
700add9c: 460b         	mov	r3, r1
700add9e: f007 fcff    	bl	0x700b57a0 <CSL_udmapCppi5SetBufferAddr> @ imm = #0x79fe
700adda2: 9805         	ldr	r0, [sp, #0x14]
700adda4: 9906         	ldr	r1, [sp, #0x18]
700adda6: f007 fd0b    	bl	0x700b57c0 <CSL_udmapCppi5SetBufferLen> @ imm = #0x7a16
700addaa: 9a02         	ldr	r2, [sp, #0x8]
700addac: 9805         	ldr	r0, [sp, #0x14]
700addae: 9003         	str	r0, [sp, #0xc]
700addb0: 9807         	ldr	r0, [sp, #0x1c]
700addb2: 4611         	mov	r1, r2
700addb4: f007 fda4    	bl	0x700b5900 <Udma_defaultVirtToPhyFxn> @ imm = #0x7b48
700addb8: 4602         	mov	r2, r0
700addba: 9803         	ldr	r0, [sp, #0xc]
700addbc: 460b         	mov	r3, r1
700addbe: f007 fd0f    	bl	0x700b57e0 <CSL_udmapCppi5SetOrgBufferAddr> @ imm = #0x7a1e
700addc2: 9805         	ldr	r0, [sp, #0x14]
700addc4: 9906         	ldr	r1, [sp, #0x18]
700addc6: f007 fe63    	bl	0x700b5a90 <CSL_udmapCppi5SetOrgBufferLen> @ imm = #0x7cc6
700addca: 9808         	ldr	r0, [sp, #0x20]
700addcc: 2130         	movs	r1, #0x30
700addce: 220a         	movs	r2, #0xa
700addd0: f008 ef10    	blx	0x700b6bf4 <CacheP_wb>  @ imm = #0x8e20
700addd4: b00a         	add	sp, #0x28
700addd6: bd80         	pop	{r7, pc}
		...

700adde0 <Udma_eventCheckUnRegister>:
700adde0: b580         	push	{r7, lr}
700adde2: b088         	sub	sp, #0x20
700adde4: 9007         	str	r0, [sp, #0x1c]
700adde6: 9106         	str	r1, [sp, #0x18]
700adde8: 2000         	movs	r0, #0x0
700addea: 9005         	str	r0, [sp, #0x14]
700addec: 9806         	ldr	r0, [sp, #0x18]
700addee: 3008         	adds	r0, #0x8
700addf0: 9004         	str	r0, [sp, #0x10]
700addf2: 9806         	ldr	r0, [sp, #0x18]
700addf4: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700addf8: f64a 31cd    	movw	r1, #0xabcd
700addfc: f6ca 31dc    	movt	r1, #0xabdc
700ade00: 4288         	cmp	r0, r1
700ade02: d004         	beq	0x700ade0e <Udma_eventCheckUnRegister+0x2e> @ imm = #0x8
700ade04: e7ff         	b	0x700ade06 <Udma_eventCheckUnRegister+0x26> @ imm = #-0x2
700ade06: f04f 30ff    	mov.w	r0, #0xffffffff
700ade0a: 9005         	str	r0, [sp, #0x14]
700ade0c: e7ff         	b	0x700ade0e <Udma_eventCheckUnRegister+0x2e> @ imm = #-0x2
700ade0e: 9805         	ldr	r0, [sp, #0x14]
700ade10: b968         	cbnz	r0, 0x700ade2e <Udma_eventCheckUnRegister+0x4e> @ imm = #0x1a
700ade12: e7ff         	b	0x700ade14 <Udma_eventCheckUnRegister+0x34> @ imm = #-0x2
700ade14: 9804         	ldr	r0, [sp, #0x10]
700ade16: 6900         	ldr	r0, [r0, #0x10]
700ade18: b940         	cbnz	r0, 0x700ade2c <Udma_eventCheckUnRegister+0x4c> @ imm = #0x10
700ade1a: e7ff         	b	0x700ade1c <Udma_eventCheckUnRegister+0x3c> @ imm = #-0x2
700ade1c: 9806         	ldr	r0, [sp, #0x18]
700ade1e: 6dc0         	ldr	r0, [r0, #0x5c]
700ade20: b120         	cbz	r0, 0x700ade2c <Udma_eventCheckUnRegister+0x4c> @ imm = #0x8
700ade22: e7ff         	b	0x700ade24 <Udma_eventCheckUnRegister+0x44> @ imm = #-0x2
700ade24: f04f 30ff    	mov.w	r0, #0xffffffff
700ade28: 9005         	str	r0, [sp, #0x14]
700ade2a: e7ff         	b	0x700ade2c <Udma_eventCheckUnRegister+0x4c> @ imm = #-0x2
700ade2c: e7ff         	b	0x700ade2e <Udma_eventCheckUnRegister+0x4e> @ imm = #-0x2
700ade2e: 9805         	ldr	r0, [sp, #0x14]
700ade30: bbb8         	cbnz	r0, 0x700adea2 <Udma_eventCheckUnRegister+0xc2> @ imm = #0x6e
700ade32: e7ff         	b	0x700ade34 <Udma_eventCheckUnRegister+0x54> @ imm = #-0x2
700ade34: 9804         	ldr	r0, [sp, #0x10]
700ade36: 6800         	ldr	r0, [r0]
700ade38: 2801         	cmp	r0, #0x1
700ade3a: d00a         	beq	0x700ade52 <Udma_eventCheckUnRegister+0x72> @ imm = #0x14
700ade3c: e7ff         	b	0x700ade3e <Udma_eventCheckUnRegister+0x5e> @ imm = #-0x2
700ade3e: 9804         	ldr	r0, [sp, #0x10]
700ade40: 6800         	ldr	r0, [r0]
700ade42: 2806         	cmp	r0, #0x6
700ade44: d005         	beq	0x700ade52 <Udma_eventCheckUnRegister+0x72> @ imm = #0xa
700ade46: e7ff         	b	0x700ade48 <Udma_eventCheckUnRegister+0x68> @ imm = #-0x2
700ade48: 9804         	ldr	r0, [sp, #0x10]
700ade4a: 6800         	ldr	r0, [r0]
700ade4c: 2804         	cmp	r0, #0x4
700ade4e: d127         	bne	0x700adea0 <Udma_eventCheckUnRegister+0xc0> @ imm = #0x4e
700ade50: e7ff         	b	0x700ade52 <Udma_eventCheckUnRegister+0x72> @ imm = #-0x2
700ade52: 9804         	ldr	r0, [sp, #0x10]
700ade54: 6800         	ldr	r0, [r0]
700ade56: 2801         	cmp	r0, #0x1
700ade58: d005         	beq	0x700ade66 <Udma_eventCheckUnRegister+0x86> @ imm = #0xa
700ade5a: e7ff         	b	0x700ade5c <Udma_eventCheckUnRegister+0x7c> @ imm = #-0x2
700ade5c: 9804         	ldr	r0, [sp, #0x10]
700ade5e: 6800         	ldr	r0, [r0]
700ade60: 2806         	cmp	r0, #0x6
700ade62: d106         	bne	0x700ade72 <Udma_eventCheckUnRegister+0x92> @ imm = #0xc
700ade64: e7ff         	b	0x700ade66 <Udma_eventCheckUnRegister+0x86> @ imm = #-0x2
700ade66: 9804         	ldr	r0, [sp, #0x10]
700ade68: 6880         	ldr	r0, [r0, #0x8]
700ade6a: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700ade6e: 9003         	str	r0, [sp, #0xc]
700ade70: e003         	b	0x700ade7a <Udma_eventCheckUnRegister+0x9a> @ imm = #0x6
700ade72: 9804         	ldr	r0, [sp, #0x10]
700ade74: 68c0         	ldr	r0, [r0, #0xc]
700ade76: 9003         	str	r0, [sp, #0xc]
700ade78: e7ff         	b	0x700ade7a <Udma_eventCheckUnRegister+0x9a> @ imm = #-0x2
700ade7a: 9803         	ldr	r0, [sp, #0xc]
700ade7c: f007 f8a0    	bl	0x700b4fc0 <Udma_ringGetForwardRingOcc> @ imm = #0x7140
700ade80: 9002         	str	r0, [sp, #0x8]
700ade82: 9803         	ldr	r0, [sp, #0xc]
700ade84: f007 f8b4    	bl	0x700b4ff0 <Udma_ringGetReverseRingOcc> @ imm = #0x7168
700ade88: 9001         	str	r0, [sp, #0x4]
700ade8a: 9802         	ldr	r0, [sp, #0x8]
700ade8c: b918         	cbnz	r0, 0x700ade96 <Udma_eventCheckUnRegister+0xb6> @ imm = #0x6
700ade8e: e7ff         	b	0x700ade90 <Udma_eventCheckUnRegister+0xb0> @ imm = #-0x2
700ade90: 9801         	ldr	r0, [sp, #0x4]
700ade92: b120         	cbz	r0, 0x700ade9e <Udma_eventCheckUnRegister+0xbe> @ imm = #0x8
700ade94: e7ff         	b	0x700ade96 <Udma_eventCheckUnRegister+0xb6> @ imm = #-0x2
700ade96: f04f 30ff    	mov.w	r0, #0xffffffff
700ade9a: 9005         	str	r0, [sp, #0x14]
700ade9c: e7ff         	b	0x700ade9e <Udma_eventCheckUnRegister+0xbe> @ imm = #-0x2
700ade9e: e7ff         	b	0x700adea0 <Udma_eventCheckUnRegister+0xc0> @ imm = #-0x2
700adea0: e7ff         	b	0x700adea2 <Udma_eventCheckUnRegister+0xc2> @ imm = #-0x2
700adea2: 9805         	ldr	r0, [sp, #0x14]
700adea4: b008         	add	sp, #0x20
700adea6: bd80         	pop	{r7, pc}
		...

700adeb0 <Udma_ringFree>:
700adeb0: b580         	push	{r7, lr}
700adeb2: b086         	sub	sp, #0x18
700adeb4: 9005         	str	r0, [sp, #0x14]
700adeb6: 2000         	movs	r0, #0x0
700adeb8: 9004         	str	r0, [sp, #0x10]
700adeba: 9805         	ldr	r0, [sp, #0x14]
700adebc: 9002         	str	r0, [sp, #0x8]
700adebe: 9802         	ldr	r0, [sp, #0x8]
700adec0: b920         	cbnz	r0, 0x700adecc <Udma_ringFree+0x1c> @ imm = #0x8
700adec2: e7ff         	b	0x700adec4 <Udma_ringFree+0x14> @ imm = #-0x2
700adec4: f06f 0001    	mvn	r0, #0x1
700adec8: 9004         	str	r0, [sp, #0x10]
700adeca: e7ff         	b	0x700adecc <Udma_ringFree+0x1c> @ imm = #-0x2
700adecc: 9804         	ldr	r0, [sp, #0x10]
700adece: b970         	cbnz	r0, 0x700adeee <Udma_ringFree+0x3e> @ imm = #0x1c
700aded0: e7ff         	b	0x700aded2 <Udma_ringFree+0x22> @ imm = #-0x2
700aded2: 9802         	ldr	r0, [sp, #0x8]
700aded4: 6d80         	ldr	r0, [r0, #0x58]
700aded6: f64a 31cd    	movw	r1, #0xabcd
700adeda: f6ca 31dc    	movt	r1, #0xabdc
700adede: 4288         	cmp	r0, r1
700adee0: d004         	beq	0x700adeec <Udma_ringFree+0x3c> @ imm = #0x8
700adee2: e7ff         	b	0x700adee4 <Udma_ringFree+0x34> @ imm = #-0x2
700adee4: f04f 30ff    	mov.w	r0, #0xffffffff
700adee8: 9004         	str	r0, [sp, #0x10]
700adeea: e7ff         	b	0x700adeec <Udma_ringFree+0x3c> @ imm = #-0x2
700adeec: e7ff         	b	0x700adeee <Udma_ringFree+0x3e> @ imm = #-0x2
700adeee: 9804         	ldr	r0, [sp, #0x10]
700adef0: b9a8         	cbnz	r0, 0x700adf1e <Udma_ringFree+0x6e> @ imm = #0x2a
700adef2: e7ff         	b	0x700adef4 <Udma_ringFree+0x44> @ imm = #-0x2
700adef4: 9802         	ldr	r0, [sp, #0x8]
700adef6: 6800         	ldr	r0, [r0]
700adef8: 9003         	str	r0, [sp, #0xc]
700adefa: 9803         	ldr	r0, [sp, #0xc]
700adefc: b150         	cbz	r0, 0x700adf14 <Udma_ringFree+0x64> @ imm = #0x14
700adefe: e7ff         	b	0x700adf00 <Udma_ringFree+0x50> @ imm = #-0x2
700adf00: 9803         	ldr	r0, [sp, #0xc]
700adf02: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700adf06: f64a 31cd    	movw	r1, #0xabcd
700adf0a: f6ca 31dc    	movt	r1, #0xabdc
700adf0e: 4288         	cmp	r0, r1
700adf10: d004         	beq	0x700adf1c <Udma_ringFree+0x6c> @ imm = #0x8
700adf12: e7ff         	b	0x700adf14 <Udma_ringFree+0x64> @ imm = #-0x2
700adf14: f04f 30ff    	mov.w	r0, #0xffffffff
700adf18: 9004         	str	r0, [sp, #0x10]
700adf1a: e7ff         	b	0x700adf1c <Udma_ringFree+0x6c> @ imm = #-0x2
700adf1c: e7ff         	b	0x700adf1e <Udma_ringFree+0x6e> @ imm = #-0x2
700adf1e: 9804         	ldr	r0, [sp, #0x10]
700adf20: bb38         	cbnz	r0, 0x700adf72 <Udma_ringFree+0xc2> @ imm = #0x4e
700adf22: e7ff         	b	0x700adf24 <Udma_ringFree+0x74> @ imm = #-0x2
700adf24: 9802         	ldr	r0, [sp, #0x8]
700adf26: 6dc0         	ldr	r0, [r0, #0x5c]
700adf28: 2104         	movs	r1, #0x4
700adf2a: f6cf 71ff    	movt	r1, #0xffff
700adf2e: 4288         	cmp	r0, r1
700adf30: d106         	bne	0x700adf40 <Udma_ringFree+0x90> @ imm = #0xc
700adf32: e7ff         	b	0x700adf34 <Udma_ringFree+0x84> @ imm = #-0x2
700adf34: 9802         	ldr	r0, [sp, #0x8]
700adf36: 8880         	ldrh	r0, [r0, #0x4]
700adf38: 9903         	ldr	r1, [sp, #0xc]
700adf3a: f007 fe39    	bl	0x700b5bb0 <Udma_rmFreeFreeRing> @ imm = #0x7c72
700adf3e: e007         	b	0x700adf50 <Udma_ringFree+0xa0> @ imm = #0xe
700adf40: 9b02         	ldr	r3, [sp, #0x8]
700adf42: 8898         	ldrh	r0, [r3, #0x4]
700adf44: 9903         	ldr	r1, [sp, #0xc]
700adf46: 6dda         	ldr	r2, [r3, #0x5c]
700adf48: 6e1b         	ldr	r3, [r3, #0x60]
700adf4a: f002 fb39    	bl	0x700b05c0 <Udma_rmFreeMappedRing> @ imm = #0x2672
700adf4e: e7ff         	b	0x700adf50 <Udma_ringFree+0xa0> @ imm = #-0x2
700adf50: 9902         	ldr	r1, [sp, #0x8]
700adf52: f64f 70ff    	movw	r0, #0xffff
700adf56: 8088         	strh	r0, [r1, #0x4]
700adf58: 9902         	ldr	r1, [sp, #0x8]
700adf5a: 2000         	movs	r0, #0x0
700adf5c: 9001         	str	r0, [sp, #0x4]
700adf5e: 6588         	str	r0, [r1, #0x58]
700adf60: 9803         	ldr	r0, [sp, #0xc]
700adf62: f8d0 15c8    	ldr.w	r1, [r0, #0x5c8]
700adf66: 9802         	ldr	r0, [sp, #0x8]
700adf68: 4788         	blx	r1
700adf6a: 9801         	ldr	r0, [sp, #0x4]
700adf6c: 9902         	ldr	r1, [sp, #0x8]
700adf6e: 6008         	str	r0, [r1]
700adf70: e7ff         	b	0x700adf72 <Udma_ringFree+0xc2> @ imm = #-0x2
700adf72: 9804         	ldr	r0, [sp, #0x10]
700adf74: b006         	add	sp, #0x18
700adf76: bd80         	pop	{r7, pc}
		...

700adf80 <UART_lld_writeIntr>:
700adf80: b580         	push	{r7, lr}
700adf82: b086         	sub	sp, #0x18
700adf84: 9005         	str	r0, [sp, #0x14]
700adf86: 9104         	str	r1, [sp, #0x10]
700adf88: 9203         	str	r2, [sp, #0xc]
700adf8a: 9302         	str	r3, [sp, #0x8]
700adf8c: 2000         	movs	r0, #0x0
700adf8e: 9001         	str	r0, [sp, #0x4]
700adf90: 9805         	ldr	r0, [sp, #0x14]
700adf92: 2800         	cmp	r0, #0x0
700adf94: d050         	beq	0x700ae038 <UART_lld_writeIntr+0xb8> @ imm = #0xa0
700adf96: e7ff         	b	0x700adf98 <UART_lld_writeIntr+0x18> @ imm = #-0x2
700adf98: 9805         	ldr	r0, [sp, #0x14]
700adf9a: 303c         	adds	r0, #0x3c
700adf9c: 9000         	str	r0, [sp]
700adf9e: 9800         	ldr	r0, [sp]
700adfa0: 6800         	ldr	r0, [r0]
700adfa2: b138         	cbz	r0, 0x700adfb4 <UART_lld_writeIntr+0x34> @ imm = #0xe
700adfa4: e7ff         	b	0x700adfa6 <UART_lld_writeIntr+0x26> @ imm = #-0x2
700adfa6: 9900         	ldr	r1, [sp]
700adfa8: 2009         	movs	r0, #0x9
700adfaa: 60c8         	str	r0, [r1, #0xc]
700adfac: f04f 30ff    	mov.w	r0, #0xffffffff
700adfb0: 9001         	str	r0, [sp, #0x4]
700adfb2: e040         	b	0x700ae036 <UART_lld_writeIntr+0xb6> @ imm = #0x80
700adfb4: 9800         	ldr	r0, [sp]
700adfb6: f006 ff43    	bl	0x700b4e40 <UART_lld_Transaction_init> @ imm = #0x6e86
700adfba: 9802         	ldr	r0, [sp, #0x8]
700adfbc: b128         	cbz	r0, 0x700adfca <UART_lld_writeIntr+0x4a> @ imm = #0xa
700adfbe: e7ff         	b	0x700adfc0 <UART_lld_writeIntr+0x40> @ imm = #-0x2
700adfc0: 9802         	ldr	r0, [sp, #0x8]
700adfc2: 6800         	ldr	r0, [r0]
700adfc4: 9900         	ldr	r1, [sp]
700adfc6: 6108         	str	r0, [r1, #0x10]
700adfc8: e003         	b	0x700adfd2 <UART_lld_writeIntr+0x52> @ imm = #0x6
700adfca: 9900         	ldr	r1, [sp]
700adfcc: 2000         	movs	r0, #0x0
700adfce: 6108         	str	r0, [r1, #0x10]
700adfd0: e7ff         	b	0x700adfd2 <UART_lld_writeIntr+0x52> @ imm = #-0x2
700adfd2: 9804         	ldr	r0, [sp, #0x10]
700adfd4: 9900         	ldr	r1, [sp]
700adfd6: 6008         	str	r0, [r1]
700adfd8: 9803         	ldr	r0, [sp, #0xc]
700adfda: 9900         	ldr	r1, [sp]
700adfdc: 6048         	str	r0, [r1, #0x4]
700adfde: 9805         	ldr	r0, [sp, #0x14]
700adfe0: 6d40         	ldr	r0, [r0, #0x54]
700adfe2: 2801         	cmp	r0, #0x1
700adfe4: d105         	bne	0x700adff2 <UART_lld_writeIntr+0x72> @ imm = #0xa
700adfe6: e7ff         	b	0x700adfe8 <UART_lld_writeIntr+0x68> @ imm = #-0x2
700adfe8: 9800         	ldr	r0, [sp]
700adfea: f006 fc79    	bl	0x700b48e0 <UART_checkTransaction> @ imm = #0x68f2
700adfee: 9001         	str	r0, [sp, #0x4]
700adff0: e003         	b	0x700adffa <UART_lld_writeIntr+0x7a> @ imm = #0x6
700adff2: f06f 0003    	mvn	r0, #0x3
700adff6: 9001         	str	r0, [sp, #0x4]
700adff8: e7ff         	b	0x700adffa <UART_lld_writeIntr+0x7a> @ imm = #-0x2
700adffa: 9801         	ldr	r0, [sp, #0x4]
700adffc: b9d0         	cbnz	r0, 0x700ae034 <UART_lld_writeIntr+0xb4> @ imm = #0x34
700adffe: e7ff         	b	0x700ae000 <UART_lld_writeIntr+0x80> @ imm = #-0x2
700ae000: 9800         	ldr	r0, [sp]
700ae002: 6800         	ldr	r0, [r0]
700ae004: 9905         	ldr	r1, [sp, #0x14]
700ae006: 6088         	str	r0, [r1, #0x8]
700ae008: 9800         	ldr	r0, [sp]
700ae00a: 6880         	ldr	r0, [r0, #0x8]
700ae00c: 9905         	ldr	r1, [sp, #0x14]
700ae00e: 6448         	str	r0, [r1, #0x44]
700ae010: 9905         	ldr	r1, [sp, #0x14]
700ae012: 2000         	movs	r0, #0x0
700ae014: 60c8         	str	r0, [r1, #0xc]
700ae016: 9800         	ldr	r0, [sp]
700ae018: 6840         	ldr	r0, [r0, #0x4]
700ae01a: 9905         	ldr	r1, [sp, #0x14]
700ae01c: 6108         	str	r0, [r1, #0x10]
700ae01e: 9905         	ldr	r1, [sp, #0x14]
700ae020: 2002         	movs	r0, #0x2
700ae022: 6548         	str	r0, [r1, #0x54]
700ae024: 9805         	ldr	r0, [sp, #0x14]
700ae026: f007 fa53    	bl	0x700b54d0 <UART_writeInterrupt> @ imm = #0x74a6
700ae02a: 9001         	str	r0, [sp, #0x4]
700ae02c: 9905         	ldr	r1, [sp, #0x14]
700ae02e: 2001         	movs	r0, #0x1
700ae030: 6548         	str	r0, [r1, #0x54]
700ae032: e7ff         	b	0x700ae034 <UART_lld_writeIntr+0xb4> @ imm = #-0x2
700ae034: e7ff         	b	0x700ae036 <UART_lld_writeIntr+0xb6> @ imm = #-0x2
700ae036: e003         	b	0x700ae040 <UART_lld_writeIntr+0xc0> @ imm = #0x6
700ae038: f06f 0002    	mvn	r0, #0x2
700ae03c: 9001         	str	r0, [sp, #0x4]
700ae03e: e7ff         	b	0x700ae040 <UART_lld_writeIntr+0xc0> @ imm = #-0x2
700ae040: 9801         	ldr	r0, [sp, #0x4]
700ae042: b006         	add	sp, #0x18
700ae044: bd80         	pop	{r7, pc}
		...
700ae04e: 0000         	movs	r0, r0

700ae050 <Udma_eventUnRegister>:
700ae050: b580         	push	{r7, lr}
700ae052: b084         	sub	sp, #0x10
700ae054: 9003         	str	r0, [sp, #0xc]
700ae056: 2000         	movs	r0, #0x0
700ae058: 9002         	str	r0, [sp, #0x8]
700ae05a: 9803         	ldr	r0, [sp, #0xc]
700ae05c: b920         	cbnz	r0, 0x700ae068 <Udma_eventUnRegister+0x18> @ imm = #0x8
700ae05e: e7ff         	b	0x700ae060 <Udma_eventUnRegister+0x10> @ imm = #-0x2
700ae060: f06f 0001    	mvn	r0, #0x1
700ae064: 9002         	str	r0, [sp, #0x8]
700ae066: e7ff         	b	0x700ae068 <Udma_eventUnRegister+0x18> @ imm = #-0x2
700ae068: 9802         	ldr	r0, [sp, #0x8]
700ae06a: b9b8         	cbnz	r0, 0x700ae09c <Udma_eventUnRegister+0x4c> @ imm = #0x2e
700ae06c: e7ff         	b	0x700ae06e <Udma_eventUnRegister+0x1e> @ imm = #-0x2
700ae06e: 9803         	ldr	r0, [sp, #0xc]
700ae070: 9000         	str	r0, [sp]
700ae072: 9800         	ldr	r0, [sp]
700ae074: 6800         	ldr	r0, [r0]
700ae076: 9001         	str	r0, [sp, #0x4]
700ae078: 9801         	ldr	r0, [sp, #0x4]
700ae07a: b150         	cbz	r0, 0x700ae092 <Udma_eventUnRegister+0x42> @ imm = #0x14
700ae07c: e7ff         	b	0x700ae07e <Udma_eventUnRegister+0x2e> @ imm = #-0x2
700ae07e: 9801         	ldr	r0, [sp, #0x4]
700ae080: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ae084: f64a 31cd    	movw	r1, #0xabcd
700ae088: f6ca 31dc    	movt	r1, #0xabdc
700ae08c: 4288         	cmp	r0, r1
700ae08e: d004         	beq	0x700ae09a <Udma_eventUnRegister+0x4a> @ imm = #0x8
700ae090: e7ff         	b	0x700ae092 <Udma_eventUnRegister+0x42> @ imm = #-0x2
700ae092: f04f 30ff    	mov.w	r0, #0xffffffff
700ae096: 9002         	str	r0, [sp, #0x8]
700ae098: e7ff         	b	0x700ae09a <Udma_eventUnRegister+0x4a> @ imm = #-0x2
700ae09a: e7ff         	b	0x700ae09c <Udma_eventUnRegister+0x4c> @ imm = #-0x2
700ae09c: 9802         	ldr	r0, [sp, #0x8]
700ae09e: bbb8         	cbnz	r0, 0x700ae110 <Udma_eventUnRegister+0xc0> @ imm = #0x6e
700ae0a0: e7ff         	b	0x700ae0a2 <Udma_eventUnRegister+0x52> @ imm = #-0x2
700ae0a2: 9801         	ldr	r0, [sp, #0x4]
700ae0a4: 6800         	ldr	r0, [r0]
700ae0a6: b130         	cbz	r0, 0x700ae0b6 <Udma_eventUnRegister+0x66> @ imm = #0xc
700ae0a8: e7ff         	b	0x700ae0aa <Udma_eventUnRegister+0x5a> @ imm = #-0x2
700ae0aa: 9800         	ldr	r0, [sp]
700ae0ac: 6880         	ldr	r0, [r0, #0x8]
700ae0ae: 2802         	cmp	r0, #0x2
700ae0b0: d101         	bne	0x700ae0b6 <Udma_eventUnRegister+0x66> @ imm = #0x2
700ae0b2: e7ff         	b	0x700ae0b4 <Udma_eventUnRegister+0x64> @ imm = #-0x2
700ae0b4: e02b         	b	0x700ae10e <Udma_eventUnRegister+0xbe> @ imm = #0x56
700ae0b6: 9801         	ldr	r0, [sp, #0x4]
700ae0b8: 9900         	ldr	r1, [sp]
700ae0ba: f7ff fe91    	bl	0x700adde0 <Udma_eventCheckUnRegister> @ imm = #-0x2de
700ae0be: 9002         	str	r0, [sp, #0x8]
700ae0c0: 9802         	ldr	r0, [sp, #0x8]
700ae0c2: bb18         	cbnz	r0, 0x700ae10c <Udma_eventUnRegister+0xbc> @ imm = #0x46
700ae0c4: e7ff         	b	0x700ae0c6 <Udma_eventUnRegister+0x76> @ imm = #-0x2
700ae0c6: 9800         	ldr	r0, [sp]
700ae0c8: 6e40         	ldr	r0, [r0, #0x64]
700ae0ca: b128         	cbz	r0, 0x700ae0d8 <Udma_eventUnRegister+0x88> @ imm = #0xa
700ae0cc: e7ff         	b	0x700ae0ce <Udma_eventUnRegister+0x7e> @ imm = #-0x2
700ae0ce: 9800         	ldr	r0, [sp]
700ae0d0: 6d80         	ldr	r0, [r0, #0x58]
700ae0d2: f007 fe35    	bl	0x700b5d40 <HwiP_disableInt> @ imm = #0x7c6a
700ae0d6: e7ff         	b	0x700ae0d8 <Udma_eventUnRegister+0x88> @ imm = #-0x2
700ae0d8: 9801         	ldr	r0, [sp, #0x4]
700ae0da: 9900         	ldr	r1, [sp]
700ae0dc: f7f5 fa60    	bl	0x700a35a0 <Udma_eventReset> @ imm = #-0xab40
700ae0e0: 9002         	str	r0, [sp, #0x8]
700ae0e2: 9802         	ldr	r0, [sp, #0x8]
700ae0e4: b108         	cbz	r0, 0x700ae0ea <Udma_eventUnRegister+0x9a> @ imm = #0x2
700ae0e6: e7ff         	b	0x700ae0e8 <Udma_eventUnRegister+0x98> @ imm = #-0x2
700ae0e8: e7ff         	b	0x700ae0ea <Udma_eventUnRegister+0x9a> @ imm = #-0x2
700ae0ea: 9801         	ldr	r0, [sp, #0x4]
700ae0ec: 9900         	ldr	r1, [sp]
700ae0ee: f7fe fce7    	bl	0x700acac0 <Udma_eventFreeResource> @ imm = #-0x1632
700ae0f2: 9900         	ldr	r1, [sp]
700ae0f4: 2000         	movs	r0, #0x0
700ae0f6: f8c1 0098    	str.w	r0, [r1, #0x98]
700ae0fa: 9900         	ldr	r1, [sp]
700ae0fc: f8c1 0090    	str.w	r0, [r1, #0x90]
700ae100: 9900         	ldr	r1, [sp]
700ae102: f8c1 0094    	str.w	r0, [r1, #0x94]
700ae106: 9900         	ldr	r1, [sp]
700ae108: 6008         	str	r0, [r1]
700ae10a: e7ff         	b	0x700ae10c <Udma_eventUnRegister+0xbc> @ imm = #-0x2
700ae10c: e7ff         	b	0x700ae10e <Udma_eventUnRegister+0xbe> @ imm = #-0x2
700ae10e: e7ff         	b	0x700ae110 <Udma_eventUnRegister+0xc0> @ imm = #-0x2
700ae110: 9802         	ldr	r0, [sp, #0x8]
700ae112: b004         	add	sp, #0x10
700ae114: bd80         	pop	{r7, pc}
		...
700ae11e: 0000         	movs	r0, r0

700ae120 <Sciclient_rmIrqIsVintRouteSet>:
700ae120: b580         	push	{r7, lr}
700ae122: b088         	sub	sp, #0x20
700ae124: 9007         	str	r0, [sp, #0x1c]
700ae126: 9106         	str	r1, [sp, #0x18]
700ae128: 2000         	movs	r0, #0x0
700ae12a: f88d 0007    	strb.w	r0, [sp, #0x7]
700ae12e: 9906         	ldr	r1, [sp, #0x18]
700ae130: 7008         	strb	r0, [r1]
700ae132: 9807         	ldr	r0, [sp, #0x1c]
700ae134: 8a00         	ldrh	r0, [r0, #0x10]
700ae136: a903         	add	r1, sp, #0xc
700ae138: f7fe fe2a    	bl	0x700acd90 <Sciclient_rmIrqGetNode> @ imm = #-0x13ac
700ae13c: 9005         	str	r0, [sp, #0x14]
700ae13e: 9805         	ldr	r0, [sp, #0x14]
700ae140: bb90         	cbnz	r0, 0x700ae1a8 <Sciclient_rmIrqIsVintRouteSet+0x88> @ imm = #0x64
700ae142: e7ff         	b	0x700ae144 <Sciclient_rmIrqIsVintRouteSet+0x24> @ imm = #-0x2
700ae144: 2000         	movs	r0, #0x0
700ae146: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ae14a: e7ff         	b	0x700ae14c <Sciclient_rmIrqIsVintRouteSet+0x2c> @ imm = #-0x2
700ae14c: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ae150: 9903         	ldr	r1, [sp, #0xc]
700ae152: 8849         	ldrh	r1, [r1, #0x2]
700ae154: 4288         	cmp	r0, r1
700ae156: da26         	bge	0x700ae1a6 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0x4c
700ae158: e7ff         	b	0x700ae15a <Sciclient_rmIrqIsVintRouteSet+0x3a> @ imm = #-0x2
700ae15a: 9803         	ldr	r0, [sp, #0xc]
700ae15c: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700ae160: aa02         	add	r2, sp, #0x8
700ae162: f005 febd    	bl	0x700b3ee0 <Sciclient_rmIrqGetNodeItf> @ imm = #0x5d7a
700ae166: 9005         	str	r0, [sp, #0x14]
700ae168: 9805         	ldr	r0, [sp, #0x14]
700ae16a: b108         	cbz	r0, 0x700ae170 <Sciclient_rmIrqIsVintRouteSet+0x50> @ imm = #0x2
700ae16c: e7ff         	b	0x700ae16e <Sciclient_rmIrqIsVintRouteSet+0x4e> @ imm = #-0x2
700ae16e: e01a         	b	0x700ae1a6 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0x34
700ae170: 9807         	ldr	r0, [sp, #0x1c]
700ae172: 8a40         	ldrh	r0, [r0, #0x12]
700ae174: 9902         	ldr	r1, [sp, #0x8]
700ae176: 8809         	ldrh	r1, [r1]
700ae178: 4288         	cmp	r0, r1
700ae17a: db0d         	blt	0x700ae198 <Sciclient_rmIrqIsVintRouteSet+0x78> @ imm = #0x1a
700ae17c: e7ff         	b	0x700ae17e <Sciclient_rmIrqIsVintRouteSet+0x5e> @ imm = #-0x2
700ae17e: 9807         	ldr	r0, [sp, #0x1c]
700ae180: 8a40         	ldrh	r0, [r0, #0x12]
700ae182: 9a02         	ldr	r2, [sp, #0x8]
700ae184: 8811         	ldrh	r1, [r2]
700ae186: 8892         	ldrh	r2, [r2, #0x4]
700ae188: 4411         	add	r1, r2
700ae18a: 4288         	cmp	r0, r1
700ae18c: da04         	bge	0x700ae198 <Sciclient_rmIrqIsVintRouteSet+0x78> @ imm = #0x8
700ae18e: e7ff         	b	0x700ae190 <Sciclient_rmIrqIsVintRouteSet+0x70> @ imm = #-0x2
700ae190: 2001         	movs	r0, #0x1
700ae192: f88d 0007    	strb.w	r0, [sp, #0x7]
700ae196: e006         	b	0x700ae1a6 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0xc
700ae198: e7ff         	b	0x700ae19a <Sciclient_rmIrqIsVintRouteSet+0x7a> @ imm = #-0x2
700ae19a: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ae19e: 3001         	adds	r0, #0x1
700ae1a0: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ae1a4: e7d2         	b	0x700ae14c <Sciclient_rmIrqIsVintRouteSet+0x2c> @ imm = #-0x5c
700ae1a6: e7ff         	b	0x700ae1a8 <Sciclient_rmIrqIsVintRouteSet+0x88> @ imm = #-0x2
700ae1a8: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700ae1ac: 07c0         	lsls	r0, r0, #0x1f
700ae1ae: b1b0         	cbz	r0, 0x700ae1de <Sciclient_rmIrqIsVintRouteSet+0xbe> @ imm = #0x2c
700ae1b0: e7ff         	b	0x700ae1b2 <Sciclient_rmIrqIsVintRouteSet+0x92> @ imm = #-0x2
700ae1b2: 9a02         	ldr	r2, [sp, #0x8]
700ae1b4: 8850         	ldrh	r0, [r2, #0x2]
700ae1b6: 9907         	ldr	r1, [sp, #0x1c]
700ae1b8: 8a49         	ldrh	r1, [r1, #0x12]
700ae1ba: 8812         	ldrh	r2, [r2]
700ae1bc: 1a89         	subs	r1, r1, r2
700ae1be: 4408         	add	r0, r1
700ae1c0: f8ad 0004    	strh.w	r0, [sp, #0x4]
700ae1c4: 9802         	ldr	r0, [sp, #0x8]
700ae1c6: 88c0         	ldrh	r0, [r0, #0x6]
700ae1c8: f8bd 1004    	ldrh.w	r1, [sp, #0x4]
700ae1cc: f7ff f818    	bl	0x700ad200 <Sciclient_rmIrInpIsFree> @ imm = #-0xfd0
700ae1d0: b120         	cbz	r0, 0x700ae1dc <Sciclient_rmIrqIsVintRouteSet+0xbc> @ imm = #0x8
700ae1d2: e7ff         	b	0x700ae1d4 <Sciclient_rmIrqIsVintRouteSet+0xb4> @ imm = #-0x2
700ae1d4: 9906         	ldr	r1, [sp, #0x18]
700ae1d6: 2001         	movs	r0, #0x1
700ae1d8: 7008         	strb	r0, [r1]
700ae1da: e7ff         	b	0x700ae1dc <Sciclient_rmIrqIsVintRouteSet+0xbc> @ imm = #-0x2
700ae1dc: e7ff         	b	0x700ae1de <Sciclient_rmIrqIsVintRouteSet+0xbe> @ imm = #-0x2
700ae1de: 9805         	ldr	r0, [sp, #0x14]
700ae1e0: b008         	add	sp, #0x20
700ae1e2: bd80         	pop	{r7, pc}
		...

700ae1f0 <UART_flushTxFifo>:
700ae1f0: b580         	push	{r7, lr}
700ae1f2: b08a         	sub	sp, #0x28
700ae1f4: 9009         	str	r0, [sp, #0x24]
700ae1f6: f640 30b8    	movw	r0, #0xbb8
700ae1fa: 9003         	str	r0, [sp, #0xc]
700ae1fc: 2000         	movs	r0, #0x0
700ae1fe: 9002         	str	r0, [sp, #0x8]
700ae200: 9809         	ldr	r0, [sp, #0x24]
700ae202: 9008         	str	r0, [sp, #0x20]
700ae204: 9808         	ldr	r0, [sp, #0x20]
700ae206: 2800         	cmp	r0, #0x0
700ae208: d052         	beq	0x700ae2b0 <UART_flushTxFifo+0xc0> @ imm = #0xa4
700ae20a: e7ff         	b	0x700ae20c <UART_flushTxFifo+0x1c> @ imm = #-0x2
700ae20c: 9808         	ldr	r0, [sp, #0x20]
700ae20e: 6800         	ldr	r0, [r0]
700ae210: 9007         	str	r0, [sp, #0x1c]
700ae212: 9807         	ldr	r0, [sp, #0x1c]
700ae214: 2800         	cmp	r0, #0x0
700ae216: bf18         	it	ne
700ae218: 2001         	movne	r0, #0x1
700ae21a: f248 01fc    	movw	r1, #0x80fc
700ae21e: f2c7 010b    	movt	r1, #0x700b
700ae222: 466a         	mov	r2, sp
700ae224: 6011         	str	r1, [r2]
700ae226: f248 110e    	movw	r1, #0x810e
700ae22a: f2c7 010b    	movt	r1, #0x700b
700ae22e: f248 1242    	movw	r2, #0x8142
700ae232: f2c7 020b    	movt	r2, #0x700b
700ae236: f240 3357    	movw	r3, #0x357
700ae23a: f003 f849    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x3092
700ae23e: f007 fcd7    	bl	0x700b5bf0 <ClockP_getTicks> @ imm = #0x79ae
700ae242: 9005         	str	r0, [sp, #0x14]
700ae244: e7ff         	b	0x700ae246 <UART_flushTxFifo+0x56> @ imm = #-0x2
700ae246: 9802         	ldr	r0, [sp, #0x8]
700ae248: b9d8         	cbnz	r0, 0x700ae282 <UART_flushTxFifo+0x92> @ imm = #0x36
700ae24a: e7ff         	b	0x700ae24c <UART_flushTxFifo+0x5c> @ imm = #-0x2
700ae24c: 9807         	ldr	r0, [sp, #0x1c]
700ae24e: 6800         	ldr	r0, [r0]
700ae250: f006 f826    	bl	0x700b42a0 <UART_spaceAvail> @ imm = #0x604c
700ae254: 9006         	str	r0, [sp, #0x18]
700ae256: 9806         	ldr	r0, [sp, #0x18]
700ae258: 2801         	cmp	r0, #0x1
700ae25a: d101         	bne	0x700ae260 <UART_flushTxFifo+0x70> @ imm = #0x2
700ae25c: e7ff         	b	0x700ae25e <UART_flushTxFifo+0x6e> @ imm = #-0x2
700ae25e: e010         	b	0x700ae282 <UART_flushTxFifo+0x92> @ imm = #0x20
700ae260: f007 fcc6    	bl	0x700b5bf0 <ClockP_getTicks> @ imm = #0x798c
700ae264: 9905         	ldr	r1, [sp, #0x14]
700ae266: 1a40         	subs	r0, r0, r1
700ae268: 9004         	str	r0, [sp, #0x10]
700ae26a: 9804         	ldr	r0, [sp, #0x10]
700ae26c: 9903         	ldr	r1, [sp, #0xc]
700ae26e: 4288         	cmp	r0, r1
700ae270: d303         	blo	0x700ae27a <UART_flushTxFifo+0x8a> @ imm = #0x6
700ae272: e7ff         	b	0x700ae274 <UART_flushTxFifo+0x84> @ imm = #-0x2
700ae274: 2001         	movs	r0, #0x1
700ae276: 9002         	str	r0, [sp, #0x8]
700ae278: e002         	b	0x700ae280 <UART_flushTxFifo+0x90> @ imm = #0x4
700ae27a: f007 fcc1    	bl	0x700b5c00 <TaskP_yield> @ imm = #0x7982
700ae27e: e7ff         	b	0x700ae280 <UART_flushTxFifo+0x90> @ imm = #-0x2
700ae280: e7e1         	b	0x700ae246 <UART_flushTxFifo+0x56> @ imm = #-0x3e
700ae282: 9802         	ldr	r0, [sp, #0x8]
700ae284: fab0 f080    	clz	r0, r0
700ae288: 0940         	lsrs	r0, r0, #0x5
700ae28a: f647 71dd    	movw	r1, #0x7fdd
700ae28e: f2c7 010b    	movt	r1, #0x700b
700ae292: 466a         	mov	r2, sp
700ae294: 6011         	str	r1, [r2]
700ae296: f248 110e    	movw	r1, #0x810e
700ae29a: f2c7 010b    	movt	r1, #0x700b
700ae29e: f248 1242    	movw	r2, #0x8142
700ae2a2: f2c7 020b    	movt	r2, #0x700b
700ae2a6: f240 3371    	movw	r3, #0x371
700ae2aa: f003 f811    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x3022
700ae2ae: e7ff         	b	0x700ae2b0 <UART_flushTxFifo+0xc0> @ imm = #-0x2
700ae2b0: b00a         	add	sp, #0x28
700ae2b2: bd80         	pop	{r7, pc}
		...

700ae2c0 <Udma_chClose>:
700ae2c0: b580         	push	{r7, lr}
700ae2c2: b084         	sub	sp, #0x10
700ae2c4: 9003         	str	r0, [sp, #0xc]
700ae2c6: 2000         	movs	r0, #0x0
700ae2c8: 9002         	str	r0, [sp, #0x8]
700ae2ca: 9803         	ldr	r0, [sp, #0xc]
700ae2cc: 9000         	str	r0, [sp]
700ae2ce: 9800         	ldr	r0, [sp]
700ae2d0: b150         	cbz	r0, 0x700ae2e8 <Udma_chClose+0x28> @ imm = #0x14
700ae2d2: e7ff         	b	0x700ae2d4 <Udma_chClose+0x14> @ imm = #-0x2
700ae2d4: 9800         	ldr	r0, [sp]
700ae2d6: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700ae2da: f64a 31cd    	movw	r1, #0xabcd
700ae2de: f6ca 31dc    	movt	r1, #0xabdc
700ae2e2: 4288         	cmp	r0, r1
700ae2e4: d004         	beq	0x700ae2f0 <Udma_chClose+0x30> @ imm = #0x8
700ae2e6: e7ff         	b	0x700ae2e8 <Udma_chClose+0x28> @ imm = #-0x2
700ae2e8: f06f 0001    	mvn	r0, #0x1
700ae2ec: 9002         	str	r0, [sp, #0x8]
700ae2ee: e7ff         	b	0x700ae2f0 <Udma_chClose+0x30> @ imm = #-0x2
700ae2f0: 9802         	ldr	r0, [sp, #0x8]
700ae2f2: b9a8         	cbnz	r0, 0x700ae320 <Udma_chClose+0x60> @ imm = #0x2a
700ae2f4: e7ff         	b	0x700ae2f6 <Udma_chClose+0x36> @ imm = #-0x2
700ae2f6: 9800         	ldr	r0, [sp]
700ae2f8: 6e80         	ldr	r0, [r0, #0x68]
700ae2fa: 9001         	str	r0, [sp, #0x4]
700ae2fc: 9801         	ldr	r0, [sp, #0x4]
700ae2fe: b150         	cbz	r0, 0x700ae316 <Udma_chClose+0x56> @ imm = #0x14
700ae300: e7ff         	b	0x700ae302 <Udma_chClose+0x42> @ imm = #-0x2
700ae302: 9801         	ldr	r0, [sp, #0x4]
700ae304: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ae308: f64a 31cd    	movw	r1, #0xabcd
700ae30c: f6ca 31dc    	movt	r1, #0xabdc
700ae310: 4288         	cmp	r0, r1
700ae312: d004         	beq	0x700ae31e <Udma_chClose+0x5e> @ imm = #0x8
700ae314: e7ff         	b	0x700ae316 <Udma_chClose+0x56> @ imm = #-0x2
700ae316: f04f 30ff    	mov.w	r0, #0xffffffff
700ae31a: 9002         	str	r0, [sp, #0x8]
700ae31c: e7ff         	b	0x700ae31e <Udma_chClose+0x5e> @ imm = #-0x2
700ae31e: e7ff         	b	0x700ae320 <Udma_chClose+0x60> @ imm = #-0x2
700ae320: 9802         	ldr	r0, [sp, #0x8]
700ae322: b958         	cbnz	r0, 0x700ae33c <Udma_chClose+0x7c> @ imm = #0x16
700ae324: e7ff         	b	0x700ae326 <Udma_chClose+0x66> @ imm = #-0x2
700ae326: 9800         	ldr	r0, [sp]
700ae328: f8d0 0248    	ldr.w	r0, [r0, #0x248]
700ae32c: 2801         	cmp	r0, #0x1
700ae32e: d104         	bne	0x700ae33a <Udma_chClose+0x7a> @ imm = #0x8
700ae330: e7ff         	b	0x700ae332 <Udma_chClose+0x72> @ imm = #-0x2
700ae332: f04f 30ff    	mov.w	r0, #0xffffffff
700ae336: 9002         	str	r0, [sp, #0x8]
700ae338: e7ff         	b	0x700ae33a <Udma_chClose+0x7a> @ imm = #-0x2
700ae33a: e7ff         	b	0x700ae33c <Udma_chClose+0x7c> @ imm = #-0x2
700ae33c: 9802         	ldr	r0, [sp, #0x8]
700ae33e: b9e8         	cbnz	r0, 0x700ae37c <Udma_chClose+0xbc> @ imm = #0x3a
700ae340: e7ff         	b	0x700ae342 <Udma_chClose+0x82> @ imm = #-0x2
700ae342: 9800         	ldr	r0, [sp]
700ae344: f002 fdfc    	bl	0x700b0f40 <Udma_chUnpair> @ imm = #0x2bf8
700ae348: 9002         	str	r0, [sp, #0x8]
700ae34a: 9802         	ldr	r0, [sp, #0x8]
700ae34c: b108         	cbz	r0, 0x700ae352 <Udma_chClose+0x92> @ imm = #0x2
700ae34e: e7ff         	b	0x700ae350 <Udma_chClose+0x90> @ imm = #-0x2
700ae350: e7ff         	b	0x700ae352 <Udma_chClose+0x92> @ imm = #-0x2
700ae352: 9800         	ldr	r0, [sp]
700ae354: f7f8 f874    	bl	0x700a6440 <Udma_chFreeResource> @ imm = #-0x7f18
700ae358: 4601         	mov	r1, r0
700ae35a: 9802         	ldr	r0, [sp, #0x8]
700ae35c: 4408         	add	r0, r1
700ae35e: 9002         	str	r0, [sp, #0x8]
700ae360: 9802         	ldr	r0, [sp, #0x8]
700ae362: b108         	cbz	r0, 0x700ae368 <Udma_chClose+0xa8> @ imm = #0x2
700ae364: e7ff         	b	0x700ae366 <Udma_chClose+0xa6> @ imm = #-0x2
700ae366: e7ff         	b	0x700ae368 <Udma_chClose+0xa8> @ imm = #-0x2
700ae368: 9800         	ldr	r0, [sp]
700ae36a: f44f 7114    	mov.w	r1, #0x250
700ae36e: f7f2 ef02    	blx	0x700a1174 <__aeabi_memclr8> @ imm = #-0xd1fc
700ae372: 9900         	ldr	r1, [sp]
700ae374: 2000         	movs	r0, #0x0
700ae376: f8c1 0244    	str.w	r0, [r1, #0x244]
700ae37a: e7ff         	b	0x700ae37c <Udma_chClose+0xbc> @ imm = #-0x2
700ae37c: 9802         	ldr	r0, [sp, #0x8]
700ae37e: b004         	add	sp, #0x10
700ae380: bd80         	pop	{r7, pc}
		...
700ae38e: 0000         	movs	r0, r0

700ae390 <CSL_bcdmaChanOpAccessRemotePeerReg>:
700ae390: b580         	push	{r7, lr}
700ae392: b08a         	sub	sp, #0x28
700ae394: 4684         	mov	r12, r0
700ae396: 980c         	ldr	r0, [sp, #0x30]
700ae398: f8cd c024    	str.w	r12, [sp, #0x24]
700ae39c: 9108         	str	r1, [sp, #0x20]
700ae39e: 9207         	str	r2, [sp, #0x1c]
700ae3a0: 9306         	str	r3, [sp, #0x18]
700ae3a2: f88d 0017    	strb.w	r0, [sp, #0x17]
700ae3a6: 2000         	movs	r0, #0x0
700ae3a8: 9004         	str	r0, [sp, #0x10]
700ae3aa: 9806         	ldr	r0, [sp, #0x18]
700ae3ac: b920         	cbnz	r0, 0x700ae3b8 <CSL_bcdmaChanOpAccessRemotePeerReg+0x28> @ imm = #0x8
700ae3ae: e7ff         	b	0x700ae3b0 <CSL_bcdmaChanOpAccessRemotePeerReg+0x20> @ imm = #-0x2
700ae3b0: f06f 0001    	mvn	r0, #0x1
700ae3b4: 9004         	str	r0, [sp, #0x10]
700ae3b6: e048         	b	0x700ae44a <CSL_bcdmaChanOpAccessRemotePeerReg+0xba> @ imm = #0x90
700ae3b8: 2000         	movs	r0, #0x0
700ae3ba: 9003         	str	r0, [sp, #0xc]
700ae3bc: 9808         	ldr	r0, [sp, #0x20]
700ae3be: 9001         	str	r0, [sp, #0x4]
700ae3c0: 2801         	cmp	r0, #0x1
700ae3c2: d004         	beq	0x700ae3ce <CSL_bcdmaChanOpAccessRemotePeerReg+0x3e> @ imm = #0x8
700ae3c4: e7ff         	b	0x700ae3c6 <CSL_bcdmaChanOpAccessRemotePeerReg+0x36> @ imm = #-0x2
700ae3c6: 9801         	ldr	r0, [sp, #0x4]
700ae3c8: 2802         	cmp	r0, #0x2
700ae3ca: d009         	beq	0x700ae3e0 <CSL_bcdmaChanOpAccessRemotePeerReg+0x50> @ imm = #0x12
700ae3cc: e011         	b	0x700ae3f2 <CSL_bcdmaChanOpAccessRemotePeerReg+0x62> @ imm = #0x22
700ae3ce: 9809         	ldr	r0, [sp, #0x24]
700ae3d0: 6900         	ldr	r0, [r0, #0x10]
700ae3d2: 9907         	ldr	r1, [sp, #0x1c]
700ae3d4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae3d8: f500 7000    	add.w	r0, r0, #0x200
700ae3dc: 9003         	str	r0, [sp, #0xc]
700ae3de: e00c         	b	0x700ae3fa <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #0x18
700ae3e0: 9809         	ldr	r0, [sp, #0x24]
700ae3e2: 6980         	ldr	r0, [r0, #0x18]
700ae3e4: 9907         	ldr	r1, [sp, #0x1c]
700ae3e6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae3ea: f500 7000    	add.w	r0, r0, #0x200
700ae3ee: 9003         	str	r0, [sp, #0xc]
700ae3f0: e003         	b	0x700ae3fa <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #0x6
700ae3f2: f06f 0001    	mvn	r0, #0x1
700ae3f6: 9004         	str	r0, [sp, #0x10]
700ae3f8: e7ff         	b	0x700ae3fa <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #-0x2
700ae3fa: 9803         	ldr	r0, [sp, #0xc]
700ae3fc: b320         	cbz	r0, 0x700ae448 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb8> @ imm = #0x48
700ae3fe: e7ff         	b	0x700ae400 <CSL_bcdmaChanOpAccessRemotePeerReg+0x70> @ imm = #-0x2
700ae400: 9806         	ldr	r0, [sp, #0x18]
700ae402: 9002         	str	r0, [sp, #0x8]
700ae404: 9802         	ldr	r0, [sp, #0x8]
700ae406: 6800         	ldr	r0, [r0]
700ae408: 2810         	cmp	r0, #0x10
700ae40a: d304         	blo	0x700ae416 <CSL_bcdmaChanOpAccessRemotePeerReg+0x86> @ imm = #0x8
700ae40c: e7ff         	b	0x700ae40e <CSL_bcdmaChanOpAccessRemotePeerReg+0x7e> @ imm = #-0x2
700ae40e: f06f 0002    	mvn	r0, #0x2
700ae412: 9004         	str	r0, [sp, #0x10]
700ae414: e017         	b	0x700ae446 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb6> @ imm = #0x2e
700ae416: 9802         	ldr	r0, [sp, #0x8]
700ae418: 6801         	ldr	r1, [r0]
700ae41a: 9803         	ldr	r0, [sp, #0xc]
700ae41c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae420: 9003         	str	r0, [sp, #0xc]
700ae422: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700ae426: 07c0         	lsls	r0, r0, #0x1f
700ae428: b130         	cbz	r0, 0x700ae438 <CSL_bcdmaChanOpAccessRemotePeerReg+0xa8> @ imm = #0xc
700ae42a: e7ff         	b	0x700ae42c <CSL_bcdmaChanOpAccessRemotePeerReg+0x9c> @ imm = #-0x2
700ae42c: 9803         	ldr	r0, [sp, #0xc]
700ae42e: f007 fb77    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x76ee
700ae432: 9902         	ldr	r1, [sp, #0x8]
700ae434: 6048         	str	r0, [r1, #0x4]
700ae436: e005         	b	0x700ae444 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb4> @ imm = #0xa
700ae438: 9803         	ldr	r0, [sp, #0xc]
700ae43a: 9902         	ldr	r1, [sp, #0x8]
700ae43c: 6849         	ldr	r1, [r1, #0x4]
700ae43e: f007 faef    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x75de
700ae442: e7ff         	b	0x700ae444 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb4> @ imm = #-0x2
700ae444: e7ff         	b	0x700ae446 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb6> @ imm = #-0x2
700ae446: e7ff         	b	0x700ae448 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb8> @ imm = #-0x2
700ae448: e7ff         	b	0x700ae44a <CSL_bcdmaChanOpAccessRemotePeerReg+0xba> @ imm = #-0x2
700ae44a: 9804         	ldr	r0, [sp, #0x10]
700ae44c: b00a         	add	sp, #0x28
700ae44e: bd80         	pop	{r7, pc}

700ae450 <_out_rev>:
700ae450: b580         	push	{r7, lr}
700ae452: b086         	sub	sp, #0x18
700ae454: f8dd c02c    	ldr.w	r12, [sp, #0x2c]
700ae458: f8dd c028    	ldr.w	r12, [sp, #0x28]
700ae45c: f8dd c024    	ldr.w	r12, [sp, #0x24]
700ae460: f8dd c020    	ldr.w	r12, [sp, #0x20]
700ae464: 9005         	str	r0, [sp, #0x14]
700ae466: 9104         	str	r1, [sp, #0x10]
700ae468: 9203         	str	r2, [sp, #0xc]
700ae46a: 9302         	str	r3, [sp, #0x8]
700ae46c: 9803         	ldr	r0, [sp, #0xc]
700ae46e: 9001         	str	r0, [sp, #0x4]
700ae470: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700ae474: 0780         	lsls	r0, r0, #0x1e
700ae476: 2800         	cmp	r0, #0x0
700ae478: d41c         	bmi	0x700ae4b4 <_out_rev+0x64> @ imm = #0x38
700ae47a: e7ff         	b	0x700ae47c <_out_rev+0x2c> @ imm = #-0x2
700ae47c: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700ae480: 07c0         	lsls	r0, r0, #0x1f
700ae482: b9b8         	cbnz	r0, 0x700ae4b4 <_out_rev+0x64> @ imm = #0x2e
700ae484: e7ff         	b	0x700ae486 <_out_rev+0x36> @ imm = #-0x2
700ae486: 9809         	ldr	r0, [sp, #0x24]
700ae488: 9000         	str	r0, [sp]
700ae48a: e7ff         	b	0x700ae48c <_out_rev+0x3c> @ imm = #-0x2
700ae48c: 9800         	ldr	r0, [sp]
700ae48e: 990a         	ldr	r1, [sp, #0x28]
700ae490: 4288         	cmp	r0, r1
700ae492: d20e         	bhs	0x700ae4b2 <_out_rev+0x62> @ imm = #0x1c
700ae494: e7ff         	b	0x700ae496 <_out_rev+0x46> @ imm = #-0x2
700ae496: f8dd c014    	ldr.w	r12, [sp, #0x14]
700ae49a: 9904         	ldr	r1, [sp, #0x10]
700ae49c: 9a03         	ldr	r2, [sp, #0xc]
700ae49e: 1c50         	adds	r0, r2, #0x1
700ae4a0: 9003         	str	r0, [sp, #0xc]
700ae4a2: 9b02         	ldr	r3, [sp, #0x8]
700ae4a4: 2020         	movs	r0, #0x20
700ae4a6: 47e0         	blx	r12
700ae4a8: e7ff         	b	0x700ae4aa <_out_rev+0x5a> @ imm = #-0x2
700ae4aa: 9800         	ldr	r0, [sp]
700ae4ac: 3001         	adds	r0, #0x1
700ae4ae: 9000         	str	r0, [sp]
700ae4b0: e7ec         	b	0x700ae48c <_out_rev+0x3c> @ imm = #-0x28
700ae4b2: e7ff         	b	0x700ae4b4 <_out_rev+0x64> @ imm = #-0x2
700ae4b4: e7ff         	b	0x700ae4b6 <_out_rev+0x66> @ imm = #-0x2
700ae4b6: 9809         	ldr	r0, [sp, #0x24]
700ae4b8: b170         	cbz	r0, 0x700ae4d8 <_out_rev+0x88> @ imm = #0x1c
700ae4ba: e7ff         	b	0x700ae4bc <_out_rev+0x6c> @ imm = #-0x2
700ae4bc: f8dd c014    	ldr.w	r12, [sp, #0x14]
700ae4c0: 9808         	ldr	r0, [sp, #0x20]
700ae4c2: 9909         	ldr	r1, [sp, #0x24]
700ae4c4: 3901         	subs	r1, #0x1
700ae4c6: 9109         	str	r1, [sp, #0x24]
700ae4c8: 5c40         	ldrb	r0, [r0, r1]
700ae4ca: 9904         	ldr	r1, [sp, #0x10]
700ae4cc: 9a03         	ldr	r2, [sp, #0xc]
700ae4ce: 1c53         	adds	r3, r2, #0x1
700ae4d0: 9303         	str	r3, [sp, #0xc]
700ae4d2: 9b02         	ldr	r3, [sp, #0x8]
700ae4d4: 47e0         	blx	r12
700ae4d6: e7ee         	b	0x700ae4b6 <_out_rev+0x66> @ imm = #-0x24
700ae4d8: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700ae4dc: 0780         	lsls	r0, r0, #0x1e
700ae4de: 2800         	cmp	r0, #0x0
700ae4e0: d513         	bpl	0x700ae50a <_out_rev+0xba> @ imm = #0x26
700ae4e2: e7ff         	b	0x700ae4e4 <_out_rev+0x94> @ imm = #-0x2
700ae4e4: e7ff         	b	0x700ae4e6 <_out_rev+0x96> @ imm = #-0x2
700ae4e6: 9803         	ldr	r0, [sp, #0xc]
700ae4e8: 9901         	ldr	r1, [sp, #0x4]
700ae4ea: 1a40         	subs	r0, r0, r1
700ae4ec: 990a         	ldr	r1, [sp, #0x28]
700ae4ee: 4288         	cmp	r0, r1
700ae4f0: d20a         	bhs	0x700ae508 <_out_rev+0xb8> @ imm = #0x14
700ae4f2: e7ff         	b	0x700ae4f4 <_out_rev+0xa4> @ imm = #-0x2
700ae4f4: f8dd c014    	ldr.w	r12, [sp, #0x14]
700ae4f8: 9904         	ldr	r1, [sp, #0x10]
700ae4fa: 9a03         	ldr	r2, [sp, #0xc]
700ae4fc: 1c50         	adds	r0, r2, #0x1
700ae4fe: 9003         	str	r0, [sp, #0xc]
700ae500: 9b02         	ldr	r3, [sp, #0x8]
700ae502: 2020         	movs	r0, #0x20
700ae504: 47e0         	blx	r12
700ae506: e7ee         	b	0x700ae4e6 <_out_rev+0x96> @ imm = #-0x24
700ae508: e7ff         	b	0x700ae50a <_out_rev+0xba> @ imm = #-0x2
700ae50a: 9803         	ldr	r0, [sp, #0xc]
700ae50c: b006         	add	sp, #0x18
700ae50e: bd80         	pop	{r7, pc}

700ae510 <PMU_profilePrintEntry>:
700ae510: b580         	push	{r7, lr}
700ae512: b086         	sub	sp, #0x18
700ae514: 9005         	str	r0, [sp, #0x14]
700ae516: 2000         	movs	r0, #0x0
700ae518: 9004         	str	r0, [sp, #0x10]
700ae51a: e7ff         	b	0x700ae51c <PMU_profilePrintEntry+0xc> @ imm = #-0x2
700ae51c: 9804         	ldr	r0, [sp, #0x10]
700ae51e: f248 2100    	movw	r1, #0x8200
700ae522: f2c7 0108    	movt	r1, #0x7008
700ae526: 6809         	ldr	r1, [r1]
700ae528: 4288         	cmp	r0, r1
700ae52a: d24d         	bhs	0x700ae5c8 <PMU_profilePrintEntry+0xb8> @ imm = #0x9a
700ae52c: e7ff         	b	0x700ae52e <PMU_profilePrintEntry+0x1e> @ imm = #-0x2
700ae52e: 9804         	ldr	r0, [sp, #0x10]
700ae530: f248 2200    	movw	r2, #0x8200
700ae534: f2c7 0208    	movt	r2, #0x7008
700ae538: 2134         	movs	r1, #0x34
700ae53a: fb00 2001    	mla	r0, r0, r1, r2
700ae53e: 300c         	adds	r0, #0xc
700ae540: 9002         	str	r0, [sp, #0x8]
700ae542: 9805         	ldr	r0, [sp, #0x14]
700ae544: 9902         	ldr	r1, [sp, #0x8]
700ae546: 6b09         	ldr	r1, [r1, #0x30]
700ae548: f7f3 ec5a    	blx	0x700a1e00 <strcmp>     @ imm = #-0xc74c
700ae54c: bbb8         	cbnz	r0, 0x700ae5be <PMU_profilePrintEntry+0xae> @ imm = #0x6e
700ae54e: e7ff         	b	0x700ae550 <PMU_profilePrintEntry+0x40> @ imm = #-0x2
700ae550: 9802         	ldr	r0, [sp, #0x8]
700ae552: 6b02         	ldr	r2, [r0, #0x30]
700ae554: f248 0110    	movw	r1, #0x8010
700ae558: f2c7 010b    	movt	r1, #0x700b
700ae55c: 2001         	movs	r0, #0x1
700ae55e: 9001         	str	r0, [sp, #0x4]
700ae560: f001 ff4e    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0x1e9c
700ae564: 9801         	ldr	r0, [sp, #0x4]
700ae566: 9902         	ldr	r1, [sp, #0x8]
700ae568: 6aca         	ldr	r2, [r1, #0x2c]
700ae56a: f248 018d    	movw	r1, #0x808d
700ae56e: f2c7 010b    	movt	r1, #0x700b
700ae572: f001 ff45    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0x1e8a
700ae576: 2000         	movs	r0, #0x0
700ae578: 9003         	str	r0, [sp, #0xc]
700ae57a: e7ff         	b	0x700ae57c <PMU_profilePrintEntry+0x6c> @ imm = #-0x2
700ae57c: 9803         	ldr	r0, [sp, #0xc]
700ae57e: 2802         	cmp	r0, #0x2
700ae580: d815         	bhi	0x700ae5ae <PMU_profilePrintEntry+0x9e> @ imm = #0x2a
700ae582: e7ff         	b	0x700ae584 <PMU_profilePrintEntry+0x74> @ imm = #-0x2
700ae584: 9902         	ldr	r1, [sp, #0x8]
700ae586: 9803         	ldr	r0, [sp, #0xc]
700ae588: eb00 0240    	add.w	r2, r0, r0, lsl #1
700ae58c: eb01 0082    	add.w	r0, r1, r2, lsl #2
700ae590: f851 2022    	ldr.w	r2, [r1, r2, lsl #2]
700ae594: 6883         	ldr	r3, [r0, #0x8]
700ae596: f248 1175    	movw	r1, #0x8175
700ae59a: f2c7 010b    	movt	r1, #0x700b
700ae59e: 2001         	movs	r0, #0x1
700ae5a0: f001 ff2e    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0x1e5c
700ae5a4: e7ff         	b	0x700ae5a6 <PMU_profilePrintEntry+0x96> @ imm = #-0x2
700ae5a6: 9803         	ldr	r0, [sp, #0xc]
700ae5a8: 3001         	adds	r0, #0x1
700ae5aa: 9003         	str	r0, [sp, #0xc]
700ae5ac: e7e6         	b	0x700ae57c <PMU_profilePrintEntry+0x6c> @ imm = #-0x34
700ae5ae: f247 71e1    	movw	r1, #0x77e1
700ae5b2: f2c7 010b    	movt	r1, #0x700b
700ae5b6: 2001         	movs	r0, #0x1
700ae5b8: f001 ff22    	bl	0x700b0400 <_DebugP_logZone> @ imm = #0x1e44
700ae5bc: e004         	b	0x700ae5c8 <PMU_profilePrintEntry+0xb8> @ imm = #0x8
700ae5be: e7ff         	b	0x700ae5c0 <PMU_profilePrintEntry+0xb0> @ imm = #-0x2
700ae5c0: 9804         	ldr	r0, [sp, #0x10]
700ae5c2: 3001         	adds	r0, #0x1
700ae5c4: 9004         	str	r0, [sp, #0x10]
700ae5c6: e7a9         	b	0x700ae51c <PMU_profilePrintEntry+0xc> @ imm = #-0xae
700ae5c8: b006         	add	sp, #0x18
700ae5ca: bd80         	pop	{r7, pc}
700ae5cc: 0000         	movs	r0, r0
700ae5ce: 0000         	movs	r0, r0

700ae5d0 <CSL_pktdmaAccessChanPeerReg>:
700ae5d0: b580         	push	{r7, lr}
700ae5d2: b088         	sub	sp, #0x20
700ae5d4: 4684         	mov	r12, r0
700ae5d6: 980b         	ldr	r0, [sp, #0x2c]
700ae5d8: f8dd e028    	ldr.w	lr, [sp, #0x28]
700ae5dc: f8cd c01c    	str.w	r12, [sp, #0x1c]
700ae5e0: 9106         	str	r1, [sp, #0x18]
700ae5e2: 9205         	str	r2, [sp, #0x14]
700ae5e4: 9304         	str	r3, [sp, #0x10]
700ae5e6: f88d 000f    	strb.w	r0, [sp, #0xf]
700ae5ea: 2000         	movs	r0, #0x0
700ae5ec: 9002         	str	r0, [sp, #0x8]
700ae5ee: 9807         	ldr	r0, [sp, #0x1c]
700ae5f0: b150         	cbz	r0, 0x700ae608 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #0x14
700ae5f2: e7ff         	b	0x700ae5f4 <CSL_pktdmaAccessChanPeerReg+0x24> @ imm = #-0x2
700ae5f4: 9804         	ldr	r0, [sp, #0x10]
700ae5f6: b138         	cbz	r0, 0x700ae608 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #0xe
700ae5f8: e7ff         	b	0x700ae5fa <CSL_pktdmaAccessChanPeerReg+0x2a> @ imm = #-0x2
700ae5fa: 9807         	ldr	r0, [sp, #0x1c]
700ae5fc: 9906         	ldr	r1, [sp, #0x18]
700ae5fe: 9a0a         	ldr	r2, [sp, #0x28]
700ae600: f004 fefe    	bl	0x700b3400 <CSL_pktdmaIsValidChanIdx> @ imm = #0x4dfc
700ae604: b920         	cbnz	r0, 0x700ae610 <CSL_pktdmaAccessChanPeerReg+0x40> @ imm = #0x8
700ae606: e7ff         	b	0x700ae608 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #-0x2
700ae608: f04f 30ff    	mov.w	r0, #0xffffffff
700ae60c: 9002         	str	r0, [sp, #0x8]
700ae60e: e037         	b	0x700ae680 <CSL_pktdmaAccessChanPeerReg+0xb0> @ imm = #0x6e
700ae610: 9805         	ldr	r0, [sp, #0x14]
700ae612: 280f         	cmp	r0, #0xf
700ae614: d82f         	bhi	0x700ae676 <CSL_pktdmaAccessChanPeerReg+0xa6> @ imm = #0x5e
700ae616: e7ff         	b	0x700ae618 <CSL_pktdmaAccessChanPeerReg+0x48> @ imm = #-0x2
700ae618: 980a         	ldr	r0, [sp, #0x28]
700ae61a: b960         	cbnz	r0, 0x700ae636 <CSL_pktdmaAccessChanPeerReg+0x66> @ imm = #0x18
700ae61c: e7ff         	b	0x700ae61e <CSL_pktdmaAccessChanPeerReg+0x4e> @ imm = #-0x2
700ae61e: 9807         	ldr	r0, [sp, #0x1c]
700ae620: 6900         	ldr	r0, [r0, #0x10]
700ae622: 9906         	ldr	r1, [sp, #0x18]
700ae624: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae628: 9905         	ldr	r1, [sp, #0x14]
700ae62a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae62e: f500 7000    	add.w	r0, r0, #0x200
700ae632: 9001         	str	r0, [sp, #0x4]
700ae634: e00b         	b	0x700ae64e <CSL_pktdmaAccessChanPeerReg+0x7e> @ imm = #0x16
700ae636: 9807         	ldr	r0, [sp, #0x1c]
700ae638: 6940         	ldr	r0, [r0, #0x14]
700ae63a: 9906         	ldr	r1, [sp, #0x18]
700ae63c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae640: 9905         	ldr	r1, [sp, #0x14]
700ae642: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae646: f500 7000    	add.w	r0, r0, #0x200
700ae64a: 9001         	str	r0, [sp, #0x4]
700ae64c: e7ff         	b	0x700ae64e <CSL_pktdmaAccessChanPeerReg+0x7e> @ imm = #-0x2
700ae64e: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700ae652: 07c0         	lsls	r0, r0, #0x1f
700ae654: b130         	cbz	r0, 0x700ae664 <CSL_pktdmaAccessChanPeerReg+0x94> @ imm = #0xc
700ae656: e7ff         	b	0x700ae658 <CSL_pktdmaAccessChanPeerReg+0x88> @ imm = #-0x2
700ae658: 9801         	ldr	r0, [sp, #0x4]
700ae65a: f007 fa71    	bl	0x700b5b40 <CSL_REG32_RD_RAW> @ imm = #0x74e2
700ae65e: 9904         	ldr	r1, [sp, #0x10]
700ae660: 6008         	str	r0, [r1]
700ae662: e005         	b	0x700ae670 <CSL_pktdmaAccessChanPeerReg+0xa0> @ imm = #0xa
700ae664: 9801         	ldr	r0, [sp, #0x4]
700ae666: 9904         	ldr	r1, [sp, #0x10]
700ae668: 6809         	ldr	r1, [r1]
700ae66a: f007 f9e1    	bl	0x700b5a30 <CSL_REG32_WR_RAW> @ imm = #0x73c2
700ae66e: e7ff         	b	0x700ae670 <CSL_pktdmaAccessChanPeerReg+0xa0> @ imm = #-0x2
700ae670: 2000         	movs	r0, #0x0
700ae672: 9002         	str	r0, [sp, #0x8]
700ae674: e003         	b	0x700ae67e <CSL_pktdmaAccessChanPeerReg+0xae> @ imm = #0x6
700ae676: f04f 30ff    	mov.w	r0, #0xffffffff
700ae67a: 9002         	str	r0, [sp, #0x8]
700ae67c: e7ff         	b	0x700ae67e <CSL_pktdmaAccessChanPeerReg+0xae> @ imm = #-0x2
700ae67e: e7ff         	b	0x700ae680 <CSL_pktdmaAccessChanPeerReg+0xb0> @ imm = #-0x2
700ae680: 9802         	ldr	r0, [sp, #0x8]
700ae682: b008         	add	sp, #0x20
700ae684: bd80         	pop	{r7, pc}
		...
700ae68e: 0000         	movs	r0, r0

700ae690 <UART_fifoWrite>:
700ae690: b580         	push	{r7, lr}
700ae692: b08c         	sub	sp, #0x30
700ae694: 900b         	str	r0, [sp, #0x2c]
700ae696: 910a         	str	r1, [sp, #0x28]
700ae698: 9209         	str	r2, [sp, #0x24]
700ae69a: 9809         	ldr	r0, [sp, #0x24]
700ae69c: 9008         	str	r0, [sp, #0x20]
700ae69e: 9808         	ldr	r0, [sp, #0x20]
700ae6a0: 9007         	str	r0, [sp, #0x1c]
700ae6a2: 980a         	ldr	r0, [sp, #0x28]
700ae6a4: 9006         	str	r0, [sp, #0x18]
700ae6a6: 2000         	movs	r0, #0x0
700ae6a8: 9005         	str	r0, [sp, #0x14]
700ae6aa: 9004         	str	r0, [sp, #0x10]
700ae6ac: f640 30b8    	movw	r0, #0xbb8
700ae6b0: 9003         	str	r0, [sp, #0xc]
700ae6b2: 2040         	movs	r0, #0x40
700ae6b4: 9004         	str	r0, [sp, #0x10]
700ae6b6: e7ff         	b	0x700ae6b8 <UART_fifoWrite+0x28> @ imm = #-0x2
700ae6b8: 980b         	ldr	r0, [sp, #0x2c]
700ae6ba: 6800         	ldr	r0, [r0]
700ae6bc: f005 fb70    	bl	0x700b3da0 <UART_readLineStatus> @ imm = #0x56e0
700ae6c0: 9005         	str	r0, [sp, #0x14]
700ae6c2: 9803         	ldr	r0, [sp, #0xc]
700ae6c4: 3801         	subs	r0, #0x1
700ae6c6: 9003         	str	r0, [sp, #0xc]
700ae6c8: e7ff         	b	0x700ae6ca <UART_fifoWrite+0x3a> @ imm = #-0x2
700ae6ca: 9805         	ldr	r0, [sp, #0x14]
700ae6cc: f000 0160    	and	r1, r0, #0x60
700ae6d0: 2000         	movs	r0, #0x0
700ae6d2: 2960         	cmp	r1, #0x60
700ae6d4: 9002         	str	r0, [sp, #0x8]
700ae6d6: d007         	beq	0x700ae6e8 <UART_fifoWrite+0x58> @ imm = #0xe
700ae6d8: e7ff         	b	0x700ae6da <UART_fifoWrite+0x4a> @ imm = #-0x2
700ae6da: 9903         	ldr	r1, [sp, #0xc]
700ae6dc: 2000         	movs	r0, #0x0
700ae6de: 2900         	cmp	r1, #0x0
700ae6e0: bfc8         	it	gt
700ae6e2: 2001         	movgt	r0, #0x1
700ae6e4: 9002         	str	r0, [sp, #0x8]
700ae6e6: e7ff         	b	0x700ae6e8 <UART_fifoWrite+0x58> @ imm = #-0x2
700ae6e8: 9802         	ldr	r0, [sp, #0x8]
700ae6ea: 07c0         	lsls	r0, r0, #0x1f
700ae6ec: 2800         	cmp	r0, #0x0
700ae6ee: d1e3         	bne	0x700ae6b8 <UART_fifoWrite+0x28> @ imm = #-0x3a
700ae6f0: e7ff         	b	0x700ae6f2 <UART_fifoWrite+0x62> @ imm = #-0x2
700ae6f2: 9803         	ldr	r0, [sp, #0xc]
700ae6f4: 2801         	cmp	r0, #0x1
700ae6f6: db21         	blt	0x700ae73c <UART_fifoWrite+0xac> @ imm = #0x42
700ae6f8: e7ff         	b	0x700ae6fa <UART_fifoWrite+0x6a> @ imm = #-0x2
700ae6fa: e7ff         	b	0x700ae6fc <UART_fifoWrite+0x6c> @ imm = #-0x2
700ae6fc: 9904         	ldr	r1, [sp, #0x10]
700ae6fe: 2000         	movs	r0, #0x0
700ae700: 9001         	str	r0, [sp, #0x4]
700ae702: b131         	cbz	r1, 0x700ae712 <UART_fifoWrite+0x82> @ imm = #0xc
700ae704: e7ff         	b	0x700ae706 <UART_fifoWrite+0x76> @ imm = #-0x2
700ae706: 9808         	ldr	r0, [sp, #0x20]
700ae708: 2800         	cmp	r0, #0x0
700ae70a: bf18         	it	ne
700ae70c: 2001         	movne	r0, #0x1
700ae70e: 9001         	str	r0, [sp, #0x4]
700ae710: e7ff         	b	0x700ae712 <UART_fifoWrite+0x82> @ imm = #-0x2
700ae712: 9801         	ldr	r0, [sp, #0x4]
700ae714: 07c0         	lsls	r0, r0, #0x1f
700ae716: b180         	cbz	r0, 0x700ae73a <UART_fifoWrite+0xaa> @ imm = #0x20
700ae718: e7ff         	b	0x700ae71a <UART_fifoWrite+0x8a> @ imm = #-0x2
700ae71a: 980b         	ldr	r0, [sp, #0x2c]
700ae71c: 6800         	ldr	r0, [r0]
700ae71e: 9906         	ldr	r1, [sp, #0x18]
700ae720: 7809         	ldrb	r1, [r1]
700ae722: f007 f805    	bl	0x700b5730 <UART_putChar> @ imm = #0x700a
700ae726: 9806         	ldr	r0, [sp, #0x18]
700ae728: 3001         	adds	r0, #0x1
700ae72a: 9006         	str	r0, [sp, #0x18]
700ae72c: 9808         	ldr	r0, [sp, #0x20]
700ae72e: 3801         	subs	r0, #0x1
700ae730: 9008         	str	r0, [sp, #0x20]
700ae732: 9804         	ldr	r0, [sp, #0x10]
700ae734: 3801         	subs	r0, #0x1
700ae736: 9004         	str	r0, [sp, #0x10]
700ae738: e7e0         	b	0x700ae6fc <UART_fifoWrite+0x6c> @ imm = #-0x40
700ae73a: e7ff         	b	0x700ae73c <UART_fifoWrite+0xac> @ imm = #-0x2
700ae73c: 9807         	ldr	r0, [sp, #0x1c]
700ae73e: 9908         	ldr	r1, [sp, #0x20]
700ae740: 1a40         	subs	r0, r0, r1
700ae742: b00c         	add	sp, #0x30
700ae744: bd80         	pop	{r7, pc}
		...
700ae74e: 0000         	movs	r0, r0

700ae750 <UART_init>:
700ae750: b580         	push	{r7, lr}
700ae752: b086         	sub	sp, #0x18
700ae754: 2000         	movs	r0, #0x0
700ae756: 9004         	str	r0, [sp, #0x10]
700ae758: e7ff         	b	0x700ae75a <UART_init+0xa> @ imm = #-0x2
700ae75a: 9804         	ldr	r0, [sp, #0x10]
700ae75c: f648 218c    	movw	r1, #0x8a8c
700ae760: f2c7 010b    	movt	r1, #0x700b
700ae764: 6809         	ldr	r1, [r1]
700ae766: 4288         	cmp	r0, r1
700ae768: d236         	bhs	0x700ae7d8 <UART_init+0x88> @ imm = #0x6c
700ae76a: e7ff         	b	0x700ae76c <UART_init+0x1c> @ imm = #-0x2
700ae76c: 9904         	ldr	r1, [sp, #0x10]
700ae76e: f648 2054    	movw	r0, #0x8a54
700ae772: f2c7 000b    	movt	r0, #0x700b
700ae776: 9002         	str	r0, [sp, #0x8]
700ae778: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ae77c: 6840         	ldr	r0, [r0, #0x4]
700ae77e: 9003         	str	r0, [sp, #0xc]
700ae780: 9803         	ldr	r0, [sp, #0xc]
700ae782: 2800         	cmp	r0, #0x0
700ae784: bf18         	it	ne
700ae786: 2001         	movne	r0, #0x1
700ae788: f248 01b3    	movw	r1, #0x80b3
700ae78c: f2c7 010b    	movt	r1, #0x700b
700ae790: 466a         	mov	r2, sp
700ae792: 6011         	str	r1, [r2]
700ae794: f248 110e    	movw	r1, #0x810e
700ae798: f2c7 010b    	movt	r1, #0x700b
700ae79c: f248 2235    	movw	r2, #0x8235
700ae7a0: f2c7 020b    	movt	r2, #0x700b
700ae7a4: 23bf         	movs	r3, #0xbf
700ae7a6: f002 fd93    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x2b26
700ae7aa: 9803         	ldr	r0, [sp, #0xc]
700ae7ac: f44f 715a    	mov.w	r1, #0x368
700ae7b0: f7f2 ece0    	blx	0x700a1174 <__aeabi_memclr8> @ imm = #-0xd640
700ae7b4: 9802         	ldr	r0, [sp, #0x8]
700ae7b6: 9904         	ldr	r1, [sp, #0x10]
700ae7b8: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700ae7bc: 6800         	ldr	r0, [r0]
700ae7be: 2100         	movs	r1, #0x0
700ae7c0: f7fe f906    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x1df4
700ae7c4: 9902         	ldr	r1, [sp, #0x8]
700ae7c6: 9a04         	ldr	r2, [sp, #0x10]
700ae7c8: f851 1032    	ldr.w	r1, [r1, r2, lsl #3]
700ae7cc: 6008         	str	r0, [r1]
700ae7ce: e7ff         	b	0x700ae7d0 <UART_init+0x80> @ imm = #-0x2
700ae7d0: 9804         	ldr	r0, [sp, #0x10]
700ae7d2: 3001         	adds	r0, #0x1
700ae7d4: 9004         	str	r0, [sp, #0x10]
700ae7d6: e7c0         	b	0x700ae75a <UART_init+0xa> @ imm = #-0x80
700ae7d8: f248 70d8    	movw	r0, #0x87d8
700ae7dc: f2c7 000b    	movt	r0, #0x700b
700ae7e0: 3004         	adds	r0, #0x4
700ae7e2: f002 f855    	bl	0x700b0890 <SemaphoreP_constructMutex> @ imm = #0x20aa
700ae7e6: 9005         	str	r0, [sp, #0x14]
700ae7e8: 9805         	ldr	r0, [sp, #0x14]
700ae7ea: b938         	cbnz	r0, 0x700ae7fc <UART_init+0xac> @ imm = #0xe
700ae7ec: e7ff         	b	0x700ae7ee <UART_init+0x9e> @ imm = #-0x2
700ae7ee: f248 71d8    	movw	r1, #0x87d8
700ae7f2: f2c7 010b    	movt	r1, #0x700b
700ae7f6: 1d08         	adds	r0, r1, #0x4
700ae7f8: 6008         	str	r0, [r1]
700ae7fa: e7ff         	b	0x700ae7fc <UART_init+0xac> @ imm = #-0x2
700ae7fc: b006         	add	sp, #0x18
700ae7fe: bd80         	pop	{r7, pc}

700ae800 <Udma_chCheckParams>:
700ae800: b084         	sub	sp, #0x10
700ae802: 9003         	str	r0, [sp, #0xc]
700ae804: 9102         	str	r1, [sp, #0x8]
700ae806: 9201         	str	r2, [sp, #0x4]
700ae808: 2000         	movs	r0, #0x0
700ae80a: 9000         	str	r0, [sp]
700ae80c: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ae810: 0700         	lsls	r0, r0, #0x1c
700ae812: 2800         	cmp	r0, #0x0
700ae814: d513         	bpl	0x700ae83e <Udma_chCheckParams+0x3e> @ imm = #0x26
700ae816: e7ff         	b	0x700ae818 <Udma_chCheckParams+0x18> @ imm = #-0x2
700ae818: 9801         	ldr	r0, [sp, #0x4]
700ae81a: 6840         	ldr	r0, [r0, #0x4]
700ae81c: f510 3f80    	cmn.w	r0, #0x10000
700ae820: d008         	beq	0x700ae834 <Udma_chCheckParams+0x34> @ imm = #0x10
700ae822: e7ff         	b	0x700ae824 <Udma_chCheckParams+0x24> @ imm = #-0x2
700ae824: 9801         	ldr	r0, [sp, #0x4]
700ae826: 6840         	ldr	r0, [r0, #0x4]
700ae828: 2102         	movs	r1, #0x2
700ae82a: f6cf 71ff    	movt	r1, #0xffff
700ae82e: 4288         	cmp	r0, r1
700ae830: d104         	bne	0x700ae83c <Udma_chCheckParams+0x3c> @ imm = #0x8
700ae832: e7ff         	b	0x700ae834 <Udma_chCheckParams+0x34> @ imm = #-0x2
700ae834: f06f 0002    	mvn	r0, #0x2
700ae838: 9000         	str	r0, [sp]
700ae83a: e7ff         	b	0x700ae83c <Udma_chCheckParams+0x3c> @ imm = #-0x2
700ae83c: e7ff         	b	0x700ae83e <Udma_chCheckParams+0x3e> @ imm = #-0x2
700ae83e: f89d 0009    	ldrb.w	r0, [sp, #0x9]
700ae842: 07c0         	lsls	r0, r0, #0x1f
700ae844: b388         	cbz	r0, 0x700ae8aa <Udma_chCheckParams+0xaa> @ imm = #0x62
700ae846: e7ff         	b	0x700ae848 <Udma_chCheckParams+0x48> @ imm = #-0x2
700ae848: 9801         	ldr	r0, [sp, #0x4]
700ae84a: 6880         	ldr	r0, [r0, #0x8]
700ae84c: 2104         	movs	r1, #0x4
700ae84e: f6cf 71ff    	movt	r1, #0xffff
700ae852: 4288         	cmp	r0, r1
700ae854: d104         	bne	0x700ae860 <Udma_chCheckParams+0x60> @ imm = #0x8
700ae856: e7ff         	b	0x700ae858 <Udma_chCheckParams+0x58> @ imm = #-0x2
700ae858: f06f 0002    	mvn	r0, #0x2
700ae85c: 9000         	str	r0, [sp]
700ae85e: e7ff         	b	0x700ae860 <Udma_chCheckParams+0x60> @ imm = #-0x2
700ae860: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ae864: 07c0         	lsls	r0, r0, #0x1f
700ae866: b150         	cbz	r0, 0x700ae87e <Udma_chCheckParams+0x7e> @ imm = #0x14
700ae868: e7ff         	b	0x700ae86a <Udma_chCheckParams+0x6a> @ imm = #-0x2
700ae86a: 9801         	ldr	r0, [sp, #0x4]
700ae86c: 6880         	ldr	r0, [r0, #0x8]
700ae86e: 2804         	cmp	r0, #0x4
700ae870: d304         	blo	0x700ae87c <Udma_chCheckParams+0x7c> @ imm = #0x8
700ae872: e7ff         	b	0x700ae874 <Udma_chCheckParams+0x74> @ imm = #-0x2
700ae874: f06f 0002    	mvn	r0, #0x2
700ae878: 9000         	str	r0, [sp]
700ae87a: e7ff         	b	0x700ae87c <Udma_chCheckParams+0x7c> @ imm = #-0x2
700ae87c: e7ff         	b	0x700ae87e <Udma_chCheckParams+0x7e> @ imm = #-0x2
700ae87e: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ae882: 0780         	lsls	r0, r0, #0x1e
700ae884: 2800         	cmp	r0, #0x0
700ae886: d50f         	bpl	0x700ae8a8 <Udma_chCheckParams+0xa8> @ imm = #0x1e
700ae888: e7ff         	b	0x700ae88a <Udma_chCheckParams+0x8a> @ imm = #-0x2
700ae88a: 9801         	ldr	r0, [sp, #0x4]
700ae88c: 6880         	ldr	r0, [r0, #0x8]
700ae88e: 2804         	cmp	r0, #0x4
700ae890: d305         	blo	0x700ae89e <Udma_chCheckParams+0x9e> @ imm = #0xa
700ae892: e7ff         	b	0x700ae894 <Udma_chCheckParams+0x94> @ imm = #-0x2
700ae894: 9801         	ldr	r0, [sp, #0x4]
700ae896: 6880         	ldr	r0, [r0, #0x8]
700ae898: 2808         	cmp	r0, #0x8
700ae89a: d304         	blo	0x700ae8a6 <Udma_chCheckParams+0xa6> @ imm = #0x8
700ae89c: e7ff         	b	0x700ae89e <Udma_chCheckParams+0x9e> @ imm = #-0x2
700ae89e: f06f 0002    	mvn	r0, #0x2
700ae8a2: 9000         	str	r0, [sp]
700ae8a4: e7ff         	b	0x700ae8a6 <Udma_chCheckParams+0xa6> @ imm = #-0x2
700ae8a6: e7ff         	b	0x700ae8a8 <Udma_chCheckParams+0xa8> @ imm = #-0x2
700ae8a8: e7ff         	b	0x700ae8aa <Udma_chCheckParams+0xaa> @ imm = #-0x2
700ae8aa: 9800         	ldr	r0, [sp]
700ae8ac: b004         	add	sp, #0x10
700ae8ae: 4770         	bx	lr

700ae8b0 <Udma_getMappedChRingAttributes>:
700ae8b0: b087         	sub	sp, #0x1c
700ae8b2: 9006         	str	r0, [sp, #0x18]
700ae8b4: 9105         	str	r1, [sp, #0x14]
700ae8b6: 9204         	str	r2, [sp, #0x10]
700ae8b8: 9303         	str	r3, [sp, #0xc]
700ae8ba: 2000         	movs	r0, #0x0
700ae8bc: 9001         	str	r0, [sp, #0x4]
700ae8be: 9000         	str	r0, [sp]
700ae8c0: 9805         	ldr	r0, [sp, #0x14]
700ae8c2: 2803         	cmp	r0, #0x3
700ae8c4: d81e         	bhi	0x700ae904 <Udma_getMappedChRingAttributes+0x54> @ imm = #0x3c
700ae8c6: e7ff         	b	0x700ae8c8 <Udma_getMappedChRingAttributes+0x18> @ imm = #-0x2
700ae8c8: 9804         	ldr	r0, [sp, #0x10]
700ae8ca: 2810         	cmp	r0, #0x10
700ae8cc: d304         	blo	0x700ae8d8 <Udma_getMappedChRingAttributes+0x28> @ imm = #0x8
700ae8ce: e7ff         	b	0x700ae8d0 <Udma_getMappedChRingAttributes+0x20> @ imm = #-0x2
700ae8d0: 9804         	ldr	r0, [sp, #0x10]
700ae8d2: 282a         	cmp	r0, #0x2a
700ae8d4: d304         	blo	0x700ae8e0 <Udma_getMappedChRingAttributes+0x30> @ imm = #0x8
700ae8d6: e7ff         	b	0x700ae8d8 <Udma_getMappedChRingAttributes+0x28> @ imm = #-0x2
700ae8d8: f06f 0002    	mvn	r0, #0x2
700ae8dc: 9000         	str	r0, [sp]
700ae8de: e7ff         	b	0x700ae8e0 <Udma_getMappedChRingAttributes+0x30> @ imm = #-0x2
700ae8e0: 9800         	ldr	r0, [sp]
700ae8e2: b970         	cbnz	r0, 0x700ae902 <Udma_getMappedChRingAttributes+0x52> @ imm = #0x1c
700ae8e4: e7ff         	b	0x700ae8e6 <Udma_getMappedChRingAttributes+0x36> @ imm = #-0x2
700ae8e6: 9804         	ldr	r0, [sp, #0x10]
700ae8e8: 3810         	subs	r0, #0x10
700ae8ea: 9001         	str	r0, [sp, #0x4]
700ae8ec: 9801         	ldr	r0, [sp, #0x4]
700ae8ee: eb00 0140    	add.w	r1, r0, r0, lsl #1
700ae8f2: f247 50a8    	movw	r0, #0x75a8
700ae8f6: f2c7 000b    	movt	r0, #0x700b
700ae8fa: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae8fe: 9002         	str	r0, [sp, #0x8]
700ae900: e7ff         	b	0x700ae902 <Udma_getMappedChRingAttributes+0x52> @ imm = #-0x2
700ae902: e01d         	b	0x700ae940 <Udma_getMappedChRingAttributes+0x90> @ imm = #0x3a
700ae904: 9804         	ldr	r0, [sp, #0x10]
700ae906: 2810         	cmp	r0, #0x10
700ae908: d304         	blo	0x700ae914 <Udma_getMappedChRingAttributes+0x64> @ imm = #0x8
700ae90a: e7ff         	b	0x700ae90c <Udma_getMappedChRingAttributes+0x5c> @ imm = #-0x2
700ae90c: 9804         	ldr	r0, [sp, #0x10]
700ae90e: 281d         	cmp	r0, #0x1d
700ae910: d304         	blo	0x700ae91c <Udma_getMappedChRingAttributes+0x6c> @ imm = #0x8
700ae912: e7ff         	b	0x700ae914 <Udma_getMappedChRingAttributes+0x64> @ imm = #-0x2
700ae914: f06f 0002    	mvn	r0, #0x2
700ae918: 9000         	str	r0, [sp]
700ae91a: e7ff         	b	0x700ae91c <Udma_getMappedChRingAttributes+0x6c> @ imm = #-0x2
700ae91c: 9800         	ldr	r0, [sp]
700ae91e: b970         	cbnz	r0, 0x700ae93e <Udma_getMappedChRingAttributes+0x8e> @ imm = #0x1c
700ae920: e7ff         	b	0x700ae922 <Udma_getMappedChRingAttributes+0x72> @ imm = #-0x2
700ae922: 9804         	ldr	r0, [sp, #0x10]
700ae924: 3810         	subs	r0, #0x10
700ae926: 9001         	str	r0, [sp, #0x4]
700ae928: 9801         	ldr	r0, [sp, #0x4]
700ae92a: eb00 0140    	add.w	r1, r0, r0, lsl #1
700ae92e: f247 70e4    	movw	r0, #0x77e4
700ae932: f2c7 000b    	movt	r0, #0x700b
700ae936: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae93a: 9002         	str	r0, [sp, #0x8]
700ae93c: e7ff         	b	0x700ae93e <Udma_getMappedChRingAttributes+0x8e> @ imm = #-0x2
700ae93e: e7ff         	b	0x700ae940 <Udma_getMappedChRingAttributes+0x90> @ imm = #-0x2
700ae940: 9800         	ldr	r0, [sp]
700ae942: b948         	cbnz	r0, 0x700ae958 <Udma_getMappedChRingAttributes+0xa8> @ imm = #0x12
700ae944: e7ff         	b	0x700ae946 <Udma_getMappedChRingAttributes+0x96> @ imm = #-0x2
700ae946: 9903         	ldr	r1, [sp, #0xc]
700ae948: 9b02         	ldr	r3, [sp, #0x8]
700ae94a: 6818         	ldr	r0, [r3]
700ae94c: 685a         	ldr	r2, [r3, #0x4]
700ae94e: 689b         	ldr	r3, [r3, #0x8]
700ae950: 608b         	str	r3, [r1, #0x8]
700ae952: 604a         	str	r2, [r1, #0x4]
700ae954: 6008         	str	r0, [r1]
700ae956: e7ff         	b	0x700ae958 <Udma_getMappedChRingAttributes+0xa8> @ imm = #-0x2
700ae958: 9800         	ldr	r0, [sp]
700ae95a: b007         	add	sp, #0x1c
700ae95c: 4770         	bx	lr
700ae95e: 0000         	movs	r0, r0

700ae960 <UdmaChRxPrms_init>:
700ae960: b083         	sub	sp, #0xc
700ae962: 9002         	str	r0, [sp, #0x8]
700ae964: 9101         	str	r1, [sp, #0x4]
700ae966: 9802         	ldr	r0, [sp, #0x8]
700ae968: 2800         	cmp	r0, #0x0
700ae96a: d04d         	beq	0x700aea08 <UdmaChRxPrms_init+0xa8> @ imm = #0x9a
700ae96c: e7ff         	b	0x700ae96e <UdmaChRxPrms_init+0xe> @ imm = #-0x2
700ae96e: 9902         	ldr	r1, [sp, #0x8]
700ae970: 2000         	movs	r0, #0x0
700ae972: 7008         	strb	r0, [r1]
700ae974: 9902         	ldr	r1, [sp, #0x8]
700ae976: 7048         	strb	r0, [r1, #0x1]
700ae978: 9902         	ldr	r1, [sp, #0x8]
700ae97a: 2002         	movs	r0, #0x2
700ae97c: 7088         	strb	r0, [r1, #0x2]
700ae97e: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae982: 0740         	lsls	r0, r0, #0x1d
700ae984: 2800         	cmp	r0, #0x0
700ae986: d504         	bpl	0x700ae992 <UdmaChRxPrms_init+0x32> @ imm = #0x8
700ae988: e7ff         	b	0x700ae98a <UdmaChRxPrms_init+0x2a> @ imm = #-0x2
700ae98a: 9902         	ldr	r1, [sp, #0x8]
700ae98c: 200c         	movs	r0, #0xc
700ae98e: 7088         	strb	r0, [r1, #0x2]
700ae990: e7ff         	b	0x700ae992 <UdmaChRxPrms_init+0x32> @ imm = #-0x2
700ae992: 9902         	ldr	r1, [sp, #0x8]
700ae994: 2010         	movs	r0, #0x10
700ae996: 8088         	strh	r0, [r1, #0x4]
700ae998: 9902         	ldr	r1, [sp, #0x8]
700ae99a: 2004         	movs	r0, #0x4
700ae99c: 7188         	strb	r0, [r1, #0x6]
700ae99e: 9902         	ldr	r1, [sp, #0x8]
700ae9a0: 71c8         	strb	r0, [r1, #0x7]
700ae9a2: 9802         	ldr	r0, [sp, #0x8]
700ae9a4: 2100         	movs	r1, #0x0
700ae9a6: 9100         	str	r1, [sp]
700ae9a8: 7201         	strb	r1, [r0, #0x8]
700ae9aa: 9a02         	ldr	r2, [sp, #0x8]
700ae9ac: 2001         	movs	r0, #0x1
700ae9ae: 7250         	strb	r0, [r2, #0x9]
700ae9b0: 9a02         	ldr	r2, [sp, #0x8]
700ae9b2: 8151         	strh	r1, [r2, #0xa]
700ae9b4: 9a02         	ldr	r2, [sp, #0x8]
700ae9b6: 8191         	strh	r1, [r2, #0xc]
700ae9b8: 9a02         	ldr	r2, [sp, #0x8]
700ae9ba: 7391         	strb	r1, [r2, #0xe]
700ae9bc: 9a02         	ldr	r2, [sp, #0x8]
700ae9be: 73d1         	strb	r1, [r2, #0xf]
700ae9c0: 9a02         	ldr	r2, [sp, #0x8]
700ae9c2: 7410         	strb	r0, [r2, #0x10]
700ae9c4: 9a02         	ldr	r2, [sp, #0x8]
700ae9c6: 7451         	strb	r1, [r2, #0x11]
700ae9c8: 9a02         	ldr	r2, [sp, #0x8]
700ae9ca: 7491         	strb	r1, [r2, #0x12]
700ae9cc: 9a02         	ldr	r2, [sp, #0x8]
700ae9ce: 74d1         	strb	r1, [r2, #0x13]
700ae9d0: 9902         	ldr	r1, [sp, #0x8]
700ae9d2: 6148         	str	r0, [r1, #0x14]
700ae9d4: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae9d8: 0600         	lsls	r0, r0, #0x18
700ae9da: 2800         	cmp	r0, #0x0
700ae9dc: d504         	bpl	0x700ae9e8 <UdmaChRxPrms_init+0x88> @ imm = #0x8
700ae9de: e7ff         	b	0x700ae9e0 <UdmaChRxPrms_init+0x80> @ imm = #-0x2
700ae9e0: 9902         	ldr	r1, [sp, #0x8]
700ae9e2: 2003         	movs	r0, #0x3
700ae9e4: 7608         	strb	r0, [r1, #0x18]
700ae9e6: e00e         	b	0x700aea06 <UdmaChRxPrms_init+0xa6> @ imm = #0x1c
700ae9e8: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae9ec: 0640         	lsls	r0, r0, #0x19
700ae9ee: 2800         	cmp	r0, #0x0
700ae9f0: d504         	bpl	0x700ae9fc <UdmaChRxPrms_init+0x9c> @ imm = #0x8
700ae9f2: e7ff         	b	0x700ae9f4 <UdmaChRxPrms_init+0x94> @ imm = #-0x2
700ae9f4: 9902         	ldr	r1, [sp, #0x8]
700ae9f6: 2003         	movs	r0, #0x3
700ae9f8: 7608         	strb	r0, [r1, #0x18]
700ae9fa: e003         	b	0x700aea04 <UdmaChRxPrms_init+0xa4> @ imm = #0x6
700ae9fc: 9902         	ldr	r1, [sp, #0x8]
700ae9fe: 2001         	movs	r0, #0x1
700aea00: 7608         	strb	r0, [r1, #0x18]
700aea02: e7ff         	b	0x700aea04 <UdmaChRxPrms_init+0xa4> @ imm = #-0x2
700aea04: e7ff         	b	0x700aea06 <UdmaChRxPrms_init+0xa6> @ imm = #-0x2
700aea06: e7ff         	b	0x700aea08 <UdmaChRxPrms_init+0xa8> @ imm = #-0x2
700aea08: b003         	add	sp, #0xc
700aea0a: 4770         	bx	lr
700aea0c: 0000         	movs	r0, r0
700aea0e: 0000         	movs	r0, r0

700aea10 <UdmaChTxPrms_init>:
700aea10: b082         	sub	sp, #0x8
700aea12: 9001         	str	r0, [sp, #0x4]
700aea14: 9100         	str	r1, [sp]
700aea16: 9801         	ldr	r0, [sp, #0x4]
700aea18: 2800         	cmp	r0, #0x0
700aea1a: d04d         	beq	0x700aeab8 <UdmaChTxPrms_init+0xa8> @ imm = #0x9a
700aea1c: e7ff         	b	0x700aea1e <UdmaChTxPrms_init+0xe> @ imm = #-0x2
700aea1e: 9901         	ldr	r1, [sp, #0x4]
700aea20: 2000         	movs	r0, #0x0
700aea22: 7008         	strb	r0, [r1]
700aea24: 9901         	ldr	r1, [sp, #0x4]
700aea26: 7048         	strb	r0, [r1, #0x1]
700aea28: 9901         	ldr	r1, [sp, #0x4]
700aea2a: 7088         	strb	r0, [r1, #0x2]
700aea2c: 9901         	ldr	r1, [sp, #0x4]
700aea2e: 70c8         	strb	r0, [r1, #0x3]
700aea30: 9901         	ldr	r1, [sp, #0x4]
700aea32: 2002         	movs	r0, #0x2
700aea34: 7108         	strb	r0, [r1, #0x4]
700aea36: f89d 0000    	ldrb.w	r0, [sp]
700aea3a: 0740         	lsls	r0, r0, #0x1d
700aea3c: 2800         	cmp	r0, #0x0
700aea3e: d504         	bpl	0x700aea4a <UdmaChTxPrms_init+0x3a> @ imm = #0x8
700aea40: e7ff         	b	0x700aea42 <UdmaChTxPrms_init+0x32> @ imm = #-0x2
700aea42: 9901         	ldr	r1, [sp, #0x4]
700aea44: 200c         	movs	r0, #0xc
700aea46: 7108         	strb	r0, [r1, #0x4]
700aea48: e7ff         	b	0x700aea4a <UdmaChTxPrms_init+0x3a> @ imm = #-0x2
700aea4a: 9901         	ldr	r1, [sp, #0x4]
700aea4c: 2010         	movs	r0, #0x10
700aea4e: 80c8         	strh	r0, [r1, #0x6]
700aea50: 9901         	ldr	r1, [sp, #0x4]
700aea52: 2004         	movs	r0, #0x4
700aea54: 7208         	strb	r0, [r1, #0x8]
700aea56: 9901         	ldr	r1, [sp, #0x4]
700aea58: 7248         	strb	r0, [r1, #0x9]
700aea5a: 9901         	ldr	r1, [sp, #0x4]
700aea5c: 2000         	movs	r0, #0x0
700aea5e: 7288         	strb	r0, [r1, #0xa]
700aea60: 9a01         	ldr	r2, [sp, #0x4]
700aea62: 2101         	movs	r1, #0x1
700aea64: 72d1         	strb	r1, [r2, #0xb]
700aea66: 9901         	ldr	r1, [sp, #0x4]
700aea68: 7308         	strb	r0, [r1, #0xc]
700aea6a: f89d 0000    	ldrb.w	r0, [sp]
700aea6e: ea4f 6000    	lsl.w	r0, r0, #0x18
700aea72: 2800         	cmp	r0, #0x0
700aea74: d507         	bpl	0x700aea86 <UdmaChTxPrms_init+0x76> @ imm = #0xe
700aea76: e7ff         	b	0x700aea78 <UdmaChTxPrms_init+0x68> @ imm = #-0x2
700aea78: 9901         	ldr	r1, [sp, #0x4]
700aea7a: 2000         	movs	r0, #0x0
700aea7c: 81c8         	strh	r0, [r1, #0xe]
700aea7e: 9901         	ldr	r1, [sp, #0x4]
700aea80: 2003         	movs	r0, #0x3
700aea82: 7408         	strb	r0, [r1, #0x10]
700aea84: e014         	b	0x700aeab0 <UdmaChTxPrms_init+0xa0> @ imm = #0x28
700aea86: f89d 0000    	ldrb.w	r0, [sp]
700aea8a: 0640         	lsls	r0, r0, #0x19
700aea8c: 2800         	cmp	r0, #0x0
700aea8e: d507         	bpl	0x700aeaa0 <UdmaChTxPrms_init+0x90> @ imm = #0xe
700aea90: e7ff         	b	0x700aea92 <UdmaChTxPrms_init+0x82> @ imm = #-0x2
700aea92: 9901         	ldr	r1, [sp, #0x4]
700aea94: 2000         	movs	r0, #0x0
700aea96: 81c8         	strh	r0, [r1, #0xe]
700aea98: 9901         	ldr	r1, [sp, #0x4]
700aea9a: 2003         	movs	r0, #0x3
700aea9c: 7408         	strb	r0, [r1, #0x10]
700aea9e: e006         	b	0x700aeaae <UdmaChTxPrms_init+0x9e> @ imm = #0xc
700aeaa0: 9901         	ldr	r1, [sp, #0x4]
700aeaa2: 20c0         	movs	r0, #0xc0
700aeaa4: 81c8         	strh	r0, [r1, #0xe]
700aeaa6: 9901         	ldr	r1, [sp, #0x4]
700aeaa8: 2001         	movs	r0, #0x1
700aeaaa: 7408         	strb	r0, [r1, #0x10]
700aeaac: e7ff         	b	0x700aeaae <UdmaChTxPrms_init+0x9e> @ imm = #-0x2
700aeaae: e7ff         	b	0x700aeab0 <UdmaChTxPrms_init+0xa0> @ imm = #-0x2
700aeab0: 9901         	ldr	r1, [sp, #0x4]
700aeab2: 2000         	movs	r0, #0x0
700aeab4: 7448         	strb	r0, [r1, #0x11]
700aeab6: e7ff         	b	0x700aeab8 <UdmaChTxPrms_init+0xa8> @ imm = #-0x2
700aeab8: b002         	add	sp, #0x8
700aeaba: 4770         	bx	lr
700aeabc: 0000         	movs	r0, r0
700aeabe: 0000         	movs	r0, r0

700aeac0 <Udma_chDisable>:
700aeac0: b580         	push	{r7, lr}
700aeac2: b086         	sub	sp, #0x18
700aeac4: 9005         	str	r0, [sp, #0x14]
700aeac6: 9104         	str	r1, [sp, #0x10]
700aeac8: 2000         	movs	r0, #0x0
700aeaca: 9003         	str	r0, [sp, #0xc]
700aeacc: 9805         	ldr	r0, [sp, #0x14]
700aeace: 9001         	str	r0, [sp, #0x4]
700aead0: 9801         	ldr	r0, [sp, #0x4]
700aead2: b150         	cbz	r0, 0x700aeaea <Udma_chDisable+0x2a> @ imm = #0x14
700aead4: e7ff         	b	0x700aead6 <Udma_chDisable+0x16> @ imm = #-0x2
700aead6: 9801         	ldr	r0, [sp, #0x4]
700aead8: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700aeadc: f64a 31cd    	movw	r1, #0xabcd
700aeae0: f6ca 31dc    	movt	r1, #0xabdc
700aeae4: 4288         	cmp	r0, r1
700aeae6: d004         	beq	0x700aeaf2 <Udma_chDisable+0x32> @ imm = #0x8
700aeae8: e7ff         	b	0x700aeaea <Udma_chDisable+0x2a> @ imm = #-0x2
700aeaea: f06f 0001    	mvn	r0, #0x1
700aeaee: 9003         	str	r0, [sp, #0xc]
700aeaf0: e7ff         	b	0x700aeaf2 <Udma_chDisable+0x32> @ imm = #-0x2
700aeaf2: 9803         	ldr	r0, [sp, #0xc]
700aeaf4: b9a8         	cbnz	r0, 0x700aeb22 <Udma_chDisable+0x62> @ imm = #0x2a
700aeaf6: e7ff         	b	0x700aeaf8 <Udma_chDisable+0x38> @ imm = #-0x2
700aeaf8: 9801         	ldr	r0, [sp, #0x4]
700aeafa: 6e80         	ldr	r0, [r0, #0x68]
700aeafc: 9002         	str	r0, [sp, #0x8]
700aeafe: 9802         	ldr	r0, [sp, #0x8]
700aeb00: b150         	cbz	r0, 0x700aeb18 <Udma_chDisable+0x58> @ imm = #0x14
700aeb02: e7ff         	b	0x700aeb04 <Udma_chDisable+0x44> @ imm = #-0x2
700aeb04: 9802         	ldr	r0, [sp, #0x8]
700aeb06: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700aeb0a: f64a 31cd    	movw	r1, #0xabcd
700aeb0e: f6ca 31dc    	movt	r1, #0xabdc
700aeb12: 4288         	cmp	r0, r1
700aeb14: d004         	beq	0x700aeb20 <Udma_chDisable+0x60> @ imm = #0x8
700aeb16: e7ff         	b	0x700aeb18 <Udma_chDisable+0x58> @ imm = #-0x2
700aeb18: f04f 30ff    	mov.w	r0, #0xffffffff
700aeb1c: 9003         	str	r0, [sp, #0xc]
700aeb1e: e7ff         	b	0x700aeb20 <Udma_chDisable+0x60> @ imm = #-0x2
700aeb20: e7ff         	b	0x700aeb22 <Udma_chDisable+0x62> @ imm = #-0x2
700aeb22: 9803         	ldr	r0, [sp, #0xc]
700aeb24: b9f8         	cbnz	r0, 0x700aeb66 <Udma_chDisable+0xa6> @ imm = #0x3e
700aeb26: e7ff         	b	0x700aeb28 <Udma_chDisable+0x68> @ imm = #-0x2
700aeb28: 9801         	ldr	r0, [sp, #0x4]
700aeb2a: 7800         	ldrb	r0, [r0]
700aeb2c: 0740         	lsls	r0, r0, #0x1d
700aeb2e: 2800         	cmp	r0, #0x0
700aeb30: d506         	bpl	0x700aeb40 <Udma_chDisable+0x80> @ imm = #0xc
700aeb32: e7ff         	b	0x700aeb34 <Udma_chDisable+0x74> @ imm = #-0x2
700aeb34: 9801         	ldr	r0, [sp, #0x4]
700aeb36: 9904         	ldr	r1, [sp, #0x10]
700aeb38: f7f7 fe8a    	bl	0x700a6850 <Udma_chDisableBlkCpyChan> @ imm = #-0x82ec
700aeb3c: 9003         	str	r0, [sp, #0xc]
700aeb3e: e011         	b	0x700aeb64 <Udma_chDisable+0xa4> @ imm = #0x22
700aeb40: 9801         	ldr	r0, [sp, #0x4]
700aeb42: 7800         	ldrb	r0, [r0]
700aeb44: 07c0         	lsls	r0, r0, #0x1f
700aeb46: b130         	cbz	r0, 0x700aeb56 <Udma_chDisable+0x96> @ imm = #0xc
700aeb48: e7ff         	b	0x700aeb4a <Udma_chDisable+0x8a> @ imm = #-0x2
700aeb4a: 9801         	ldr	r0, [sp, #0x4]
700aeb4c: 9904         	ldr	r1, [sp, #0x10]
700aeb4e: f7f3 fe9f    	bl	0x700a2890 <Udma_chDisableTxChan> @ imm = #-0xc2c2
700aeb52: 9003         	str	r0, [sp, #0xc]
700aeb54: e005         	b	0x700aeb62 <Udma_chDisable+0xa2> @ imm = #0xa
700aeb56: 9801         	ldr	r0, [sp, #0x4]
700aeb58: 9904         	ldr	r1, [sp, #0x10]
700aeb5a: f7f5 faf1    	bl	0x700a4140 <Udma_chDisableRxChan> @ imm = #-0xaa1e
700aeb5e: 9003         	str	r0, [sp, #0xc]
700aeb60: e7ff         	b	0x700aeb62 <Udma_chDisable+0xa2> @ imm = #-0x2
700aeb62: e7ff         	b	0x700aeb64 <Udma_chDisable+0xa4> @ imm = #-0x2
700aeb64: e7ff         	b	0x700aeb66 <Udma_chDisable+0xa6> @ imm = #-0x2
700aeb66: 9803         	ldr	r0, [sp, #0xc]
700aeb68: b006         	add	sp, #0x18
700aeb6a: bd80         	pop	{r7, pc}
700aeb6c: 0000         	movs	r0, r0
700aeb6e: 0000         	movs	r0, r0

700aeb70 <_tx_mutex_create>:
700aeb70: b580         	push	{r7, lr}
700aeb72: b086         	sub	sp, #0x18
700aeb74: 9005         	str	r0, [sp, #0x14]
700aeb76: 9104         	str	r1, [sp, #0x10]
700aeb78: 9203         	str	r2, [sp, #0xc]
700aeb7a: 9805         	ldr	r0, [sp, #0x14]
700aeb7c: 2134         	movs	r1, #0x34
700aeb7e: f7f2 eafa    	blx	0x700a1174 <__aeabi_memclr8> @ imm = #-0xda0c
700aeb82: 9804         	ldr	r0, [sp, #0x10]
700aeb84: 9905         	ldr	r1, [sp, #0x14]
700aeb86: 6048         	str	r0, [r1, #0x4]
700aeb88: 9803         	ldr	r0, [sp, #0xc]
700aeb8a: 9905         	ldr	r1, [sp, #0x14]
700aeb8c: 6108         	str	r0, [r1, #0x10]
700aeb8e: f7f4 ed02    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0xb5fc
700aeb92: 9002         	str	r0, [sp, #0x8]
700aeb94: 9905         	ldr	r1, [sp, #0x14]
700aeb96: f245 4045    	movw	r0, #0x5445
700aeb9a: f6c4 5055    	movt	r0, #0x4d55
700aeb9e: 6008         	str	r0, [r1]
700aeba0: f64a 41f8    	movw	r1, #0xacf8
700aeba4: f2c7 0108    	movt	r1, #0x7008
700aeba8: f641 40e1    	movw	r0, #0x1ce1
700aebac: f2c7 000b    	movt	r0, #0x700b
700aebb0: 6008         	str	r0, [r1]
700aebb2: f247 10f0    	movw	r0, #0x71f0
700aebb6: f2c7 0008    	movt	r0, #0x7008
700aebba: 6800         	ldr	r0, [r0]
700aebbc: b958         	cbnz	r0, 0x700aebd6 <_tx_mutex_create+0x66> @ imm = #0x16
700aebbe: e7ff         	b	0x700aebc0 <_tx_mutex_create+0x50> @ imm = #-0x2
700aebc0: 9805         	ldr	r0, [sp, #0x14]
700aebc2: f247 11f4    	movw	r1, #0x71f4
700aebc6: f2c7 0108    	movt	r1, #0x7008
700aebca: 6008         	str	r0, [r1]
700aebcc: 9805         	ldr	r0, [sp, #0x14]
700aebce: 6200         	str	r0, [r0, #0x20]
700aebd0: 9805         	ldr	r0, [sp, #0x14]
700aebd2: 6240         	str	r0, [r0, #0x24]
700aebd4: e015         	b	0x700aec02 <_tx_mutex_create+0x92> @ imm = #0x2a
700aebd6: f247 10f4    	movw	r0, #0x71f4
700aebda: f2c7 0008    	movt	r0, #0x7008
700aebde: 6800         	ldr	r0, [r0]
700aebe0: 9001         	str	r0, [sp, #0x4]
700aebe2: 9801         	ldr	r0, [sp, #0x4]
700aebe4: 6a40         	ldr	r0, [r0, #0x24]
700aebe6: 9000         	str	r0, [sp]
700aebe8: 9805         	ldr	r0, [sp, #0x14]
700aebea: 9901         	ldr	r1, [sp, #0x4]
700aebec: 6248         	str	r0, [r1, #0x24]
700aebee: 9805         	ldr	r0, [sp, #0x14]
700aebf0: 9900         	ldr	r1, [sp]
700aebf2: 6208         	str	r0, [r1, #0x20]
700aebf4: 9800         	ldr	r0, [sp]
700aebf6: 9905         	ldr	r1, [sp, #0x14]
700aebf8: 6248         	str	r0, [r1, #0x24]
700aebfa: 9801         	ldr	r0, [sp, #0x4]
700aebfc: 9905         	ldr	r1, [sp, #0x14]
700aebfe: 6208         	str	r0, [r1, #0x20]
700aec00: e7ff         	b	0x700aec02 <_tx_mutex_create+0x92> @ imm = #-0x2
700aec02: f247 11f0    	movw	r1, #0x71f0
700aec06: f2c7 0108    	movt	r1, #0x7008
700aec0a: 6808         	ldr	r0, [r1]
700aec0c: 3001         	adds	r0, #0x1
700aec0e: 6008         	str	r0, [r1]
700aec10: 9802         	ldr	r0, [sp, #0x8]
700aec12: f7f3 ee3a    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xc38c
700aec16: 2000         	movs	r0, #0x0
700aec18: b006         	add	sp, #0x18
700aec1a: bd80         	pop	{r7, pc}
700aec1c: 0000         	movs	r0, r0
700aec1e: 0000         	movs	r0, r0

700aec20 <_tx_semaphore_ceiling_put>:
700aec20: b580         	push	{r7, lr}
700aec22: b088         	sub	sp, #0x20
700aec24: 9007         	str	r0, [sp, #0x1c]
700aec26: 9106         	str	r1, [sp, #0x18]
700aec28: 2000         	movs	r0, #0x0
700aec2a: 9000         	str	r0, [sp]
700aec2c: f7f4 ecb2    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0xb69c
700aec30: 9005         	str	r0, [sp, #0x14]
700aec32: 9807         	ldr	r0, [sp, #0x1c]
700aec34: 6900         	ldr	r0, [r0, #0x10]
700aec36: 9003         	str	r0, [sp, #0xc]
700aec38: 9803         	ldr	r0, [sp, #0xc]
700aec3a: b9b8         	cbnz	r0, 0x700aec6c <_tx_semaphore_ceiling_put+0x4c> @ imm = #0x2e
700aec3c: e7ff         	b	0x700aec3e <_tx_semaphore_ceiling_put+0x1e> @ imm = #-0x2
700aec3e: 9807         	ldr	r0, [sp, #0x1c]
700aec40: 6880         	ldr	r0, [r0, #0x8]
700aec42: 9906         	ldr	r1, [sp, #0x18]
700aec44: 4288         	cmp	r0, r1
700aec46: d306         	blo	0x700aec56 <_tx_semaphore_ceiling_put+0x36> @ imm = #0xc
700aec48: e7ff         	b	0x700aec4a <_tx_semaphore_ceiling_put+0x2a> @ imm = #-0x2
700aec4a: 9805         	ldr	r0, [sp, #0x14]
700aec4c: f7f3 ee1c    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xc3c8
700aec50: 2021         	movs	r0, #0x21
700aec52: 9000         	str	r0, [sp]
700aec54: e009         	b	0x700aec6a <_tx_semaphore_ceiling_put+0x4a> @ imm = #0x12
700aec56: 9907         	ldr	r1, [sp, #0x1c]
700aec58: 6888         	ldr	r0, [r1, #0x8]
700aec5a: 3001         	adds	r0, #0x1
700aec5c: 6088         	str	r0, [r1, #0x8]
700aec5e: 9805         	ldr	r0, [sp, #0x14]
700aec60: f7f3 ee12    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xc3dc
700aec64: 2000         	movs	r0, #0x0
700aec66: 9000         	str	r0, [sp]
700aec68: e7ff         	b	0x700aec6a <_tx_semaphore_ceiling_put+0x4a> @ imm = #-0x2
700aec6a: e02c         	b	0x700aecc6 <_tx_semaphore_ceiling_put+0xa6> @ imm = #0x58
700aec6c: 9807         	ldr	r0, [sp, #0x1c]
700aec6e: 68c0         	ldr	r0, [r0, #0xc]
700aec70: 9004         	str	r0, [sp, #0x10]
700aec72: 9803         	ldr	r0, [sp, #0xc]
700aec74: 3801         	subs	r0, #0x1
700aec76: 9003         	str	r0, [sp, #0xc]
700aec78: 9803         	ldr	r0, [sp, #0xc]
700aec7a: b920         	cbnz	r0, 0x700aec86 <_tx_semaphore_ceiling_put+0x66> @ imm = #0x8
700aec7c: e7ff         	b	0x700aec7e <_tx_semaphore_ceiling_put+0x5e> @ imm = #-0x2
700aec7e: 9907         	ldr	r1, [sp, #0x1c]
700aec80: 2000         	movs	r0, #0x0
700aec82: 60c8         	str	r0, [r1, #0xc]
700aec84: e00f         	b	0x700aeca6 <_tx_semaphore_ceiling_put+0x86> @ imm = #0x1e
700aec86: 9804         	ldr	r0, [sp, #0x10]
700aec88: 6f40         	ldr	r0, [r0, #0x74]
700aec8a: 9002         	str	r0, [sp, #0x8]
700aec8c: 9802         	ldr	r0, [sp, #0x8]
700aec8e: 9907         	ldr	r1, [sp, #0x1c]
700aec90: 60c8         	str	r0, [r1, #0xc]
700aec92: 9804         	ldr	r0, [sp, #0x10]
700aec94: 6f80         	ldr	r0, [r0, #0x78]
700aec96: 9001         	str	r0, [sp, #0x4]
700aec98: 9801         	ldr	r0, [sp, #0x4]
700aec9a: 9902         	ldr	r1, [sp, #0x8]
700aec9c: 6788         	str	r0, [r1, #0x78]
700aec9e: 9802         	ldr	r0, [sp, #0x8]
700aeca0: 9901         	ldr	r1, [sp, #0x4]
700aeca2: 6748         	str	r0, [r1, #0x74]
700aeca4: e7ff         	b	0x700aeca6 <_tx_semaphore_ceiling_put+0x86> @ imm = #-0x2
700aeca6: 9803         	ldr	r0, [sp, #0xc]
700aeca8: 9907         	ldr	r1, [sp, #0x1c]
700aecaa: 6108         	str	r0, [r1, #0x10]
700aecac: 9904         	ldr	r1, [sp, #0x10]
700aecae: 2000         	movs	r0, #0x0
700aecb0: 66c8         	str	r0, [r1, #0x6c]
700aecb2: 9904         	ldr	r1, [sp, #0x10]
700aecb4: f8c1 0088    	str.w	r0, [r1, #0x88]
700aecb8: 9804         	ldr	r0, [sp, #0x10]
700aecba: f7f9 faa9    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #-0x6aae
700aecbe: 9805         	ldr	r0, [sp, #0x14]
700aecc0: f7f3 ede2    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xc43c
700aecc4: e7ff         	b	0x700aecc6 <_tx_semaphore_ceiling_put+0xa6> @ imm = #-0x2
700aecc6: 9800         	ldr	r0, [sp]
700aecc8: b008         	add	sp, #0x20
700aecca: bd80         	pop	{r7, pc}
700aeccc: 0000         	movs	r0, r0
700aecce: 0000         	movs	r0, r0

700aecd0 <_tx_thread_relinquish>:
700aecd0: b580         	push	{r7, lr}
700aecd2: b084         	sub	sp, #0x10
700aecd4: f64a 40ec    	movw	r0, #0xacec
700aecd8: f2c7 0008    	movt	r0, #0x7008
700aecdc: 6800         	ldr	r0, [r0]
700aecde: 9001         	str	r0, [sp, #0x4]
700aece0: f7f4 ec58    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0xb750
700aece4: 9003         	str	r0, [sp, #0xc]
700aece6: 9801         	ldr	r0, [sp, #0x4]
700aece8: 69c0         	ldr	r0, [r0, #0x1c]
700aecea: f64a 5124    	movw	r1, #0xad24
700aecee: f2c7 0108    	movt	r1, #0x7008
700aecf2: 6008         	str	r0, [r1]
700aecf4: 9801         	ldr	r0, [sp, #0x4]
700aecf6: 6b00         	ldr	r0, [r0, #0x30]
700aecf8: 9002         	str	r0, [sp, #0x8]
700aecfa: 9901         	ldr	r1, [sp, #0x4]
700aecfc: 6a08         	ldr	r0, [r1, #0x20]
700aecfe: 4288         	cmp	r0, r1
700aed00: d011         	beq	0x700aed26 <_tx_thread_relinquish+0x56> @ imm = #0x22
700aed02: e7ff         	b	0x700aed04 <_tx_thread_relinquish+0x34> @ imm = #-0x2
700aed04: 9801         	ldr	r0, [sp, #0x4]
700aed06: 6a00         	ldr	r0, [r0, #0x20]
700aed08: 9a02         	ldr	r2, [sp, #0x8]
700aed0a: f64a 2134    	movw	r1, #0xaa34
700aed0e: f2c7 0108    	movt	r1, #0x7008
700aed12: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700aed16: 9801         	ldr	r0, [sp, #0x4]
700aed18: 6a00         	ldr	r0, [r0, #0x20]
700aed1a: f64a 41f0    	movw	r1, #0xacf0
700aed1e: f2c7 0108    	movt	r1, #0x7008
700aed22: 6008         	str	r0, [r1]
700aed24: e7ff         	b	0x700aed26 <_tx_thread_relinquish+0x56> @ imm = #-0x2
700aed26: f64a 40f4    	movw	r0, #0xacf4
700aed2a: f2c7 0008    	movt	r0, #0x7008
700aed2e: 6800         	ldr	r0, [r0]
700aed30: 9902         	ldr	r1, [sp, #0x8]
700aed32: 4288         	cmp	r0, r1
700aed34: d211         	bhs	0x700aed5a <_tx_thread_relinquish+0x8a> @ imm = #0x22
700aed36: e7ff         	b	0x700aed38 <_tx_thread_relinquish+0x68> @ imm = #-0x2
700aed38: f64a 40f4    	movw	r0, #0xacf4
700aed3c: f2c7 0008    	movt	r0, #0x7008
700aed40: 6801         	ldr	r1, [r0]
700aed42: f64a 2034    	movw	r0, #0xaa34
700aed46: f2c7 0008    	movt	r0, #0x7008
700aed4a: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700aed4e: f64a 41f0    	movw	r1, #0xacf0
700aed52: f2c7 0108    	movt	r1, #0x7008
700aed56: 6008         	str	r0, [r1]
700aed58: e7ff         	b	0x700aed5a <_tx_thread_relinquish+0x8a> @ imm = #-0x2
700aed5a: 9803         	ldr	r0, [sp, #0xc]
700aed5c: f7f3 ed94    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xc4d8
700aed60: f64a 40f0    	movw	r0, #0xacf0
700aed64: f2c7 0008    	movt	r0, #0x7008
700aed68: 6800         	ldr	r0, [r0]
700aed6a: 9901         	ldr	r1, [sp, #0x4]
700aed6c: 4288         	cmp	r0, r1
700aed6e: d003         	beq	0x700aed78 <_tx_thread_relinquish+0xa8> @ imm = #0x6
700aed70: e7ff         	b	0x700aed72 <_tx_thread_relinquish+0xa2> @ imm = #-0x2
700aed72: f004 ea26    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #0x444c
700aed76: e7ff         	b	0x700aed78 <_tx_thread_relinquish+0xa8> @ imm = #-0x2
700aed78: b004         	add	sp, #0x10
700aed7a: bd80         	pop	{r7, pc}
700aed7c: 0000         	movs	r0, r0
700aed7e: 0000         	movs	r0, r0

700aed80 <CSL_bcdmaChanOpSetChanPause>:
700aed80: b580         	push	{r7, lr}
700aed82: b086         	sub	sp, #0x18
700aed84: 9005         	str	r0, [sp, #0x14]
700aed86: 9104         	str	r1, [sp, #0x10]
700aed88: 9203         	str	r2, [sp, #0xc]
700aed8a: f88d 300b    	strb.w	r3, [sp, #0xb]
700aed8e: 2000         	movs	r0, #0x0
700aed90: 9001         	str	r0, [sp, #0x4]
700aed92: 9805         	ldr	r0, [sp, #0x14]
700aed94: 9904         	ldr	r1, [sp, #0x10]
700aed96: 9a03         	ldr	r2, [sp, #0xc]
700aed98: f002 f95a    	bl	0x700b1050 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x22b4
700aed9c: b920         	cbnz	r0, 0x700aeda8 <CSL_bcdmaChanOpSetChanPause+0x28> @ imm = #0x8
700aed9e: e7ff         	b	0x700aeda0 <CSL_bcdmaChanOpSetChanPause+0x20> @ imm = #-0x2
700aeda0: f04f 30ff    	mov.w	r0, #0xffffffff
700aeda4: 9001         	str	r0, [sp, #0x4]
700aeda6: e03d         	b	0x700aee24 <CSL_bcdmaChanOpSetChanPause+0xa4> @ imm = #0x7a
700aeda8: 9804         	ldr	r0, [sp, #0x10]
700aedaa: 9000         	str	r0, [sp]
700aedac: b140         	cbz	r0, 0x700aedc0 <CSL_bcdmaChanOpSetChanPause+0x40> @ imm = #0x10
700aedae: e7ff         	b	0x700aedb0 <CSL_bcdmaChanOpSetChanPause+0x30> @ imm = #-0x2
700aedb0: 9800         	ldr	r0, [sp]
700aedb2: 2801         	cmp	r0, #0x1
700aedb4: d013         	beq	0x700aedde <CSL_bcdmaChanOpSetChanPause+0x5e> @ imm = #0x26
700aedb6: e7ff         	b	0x700aedb8 <CSL_bcdmaChanOpSetChanPause+0x38> @ imm = #-0x2
700aedb8: 9800         	ldr	r0, [sp]
700aedba: 2802         	cmp	r0, #0x2
700aedbc: d01e         	beq	0x700aedfc <CSL_bcdmaChanOpSetChanPause+0x7c> @ imm = #0x3c
700aedbe: e02c         	b	0x700aee1a <CSL_bcdmaChanOpSetChanPause+0x9a> @ imm = #0x58
700aedc0: 9805         	ldr	r0, [sp, #0x14]
700aedc2: 6880         	ldr	r0, [r0, #0x8]
700aedc4: 9903         	ldr	r1, [sp, #0xc]
700aedc6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aedca: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700aedce: f001 0301    	and	r3, r1, #0x1
700aedd2: f04f 5100    	mov.w	r1, #0x20000000
700aedd6: 221d         	movs	r2, #0x1d
700aedd8: f005 fc62    	bl	0x700b46a0 <CSL_REG32_FINS_RAW> @ imm = #0x58c4
700aeddc: e021         	b	0x700aee22 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x42
700aedde: 9805         	ldr	r0, [sp, #0x14]
700aede0: 6900         	ldr	r0, [r0, #0x10]
700aede2: 9903         	ldr	r1, [sp, #0xc]
700aede4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aede8: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700aedec: f001 0301    	and	r3, r1, #0x1
700aedf0: f04f 5100    	mov.w	r1, #0x20000000
700aedf4: 221d         	movs	r2, #0x1d
700aedf6: f005 fc53    	bl	0x700b46a0 <CSL_REG32_FINS_RAW> @ imm = #0x58a6
700aedfa: e012         	b	0x700aee22 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x24
700aedfc: 9805         	ldr	r0, [sp, #0x14]
700aedfe: 6980         	ldr	r0, [r0, #0x18]
700aee00: 9903         	ldr	r1, [sp, #0xc]
700aee02: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aee06: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700aee0a: f001 0301    	and	r3, r1, #0x1
700aee0e: f04f 5100    	mov.w	r1, #0x20000000
700aee12: 221d         	movs	r2, #0x1d
700aee14: f005 fc44    	bl	0x700b46a0 <CSL_REG32_FINS_RAW> @ imm = #0x5888
700aee18: e003         	b	0x700aee22 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x6
700aee1a: f06f 0001    	mvn	r0, #0x1
700aee1e: 9001         	str	r0, [sp, #0x4]
700aee20: e7ff         	b	0x700aee22 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #-0x2
700aee22: e7ff         	b	0x700aee24 <CSL_bcdmaChanOpSetChanPause+0xa4> @ imm = #-0x2
700aee24: 9801         	ldr	r0, [sp, #0x4]
700aee26: b006         	add	sp, #0x18
700aee28: bd80         	pop	{r7, pc}
700aee2a: 0000         	movs	r0, r0
700aee2c: 0000         	movs	r0, r0
700aee2e: 0000         	movs	r0, r0

700aee30 <CSL_bcdmaChanOpSetChanRT>:
700aee30: b580         	push	{r7, lr}
700aee32: b088         	sub	sp, #0x20
700aee34: 9007         	str	r0, [sp, #0x1c]
700aee36: 9106         	str	r1, [sp, #0x18]
700aee38: 9205         	str	r2, [sp, #0x14]
700aee3a: 9304         	str	r3, [sp, #0x10]
700aee3c: 2000         	movs	r0, #0x0
700aee3e: 9003         	str	r0, [sp, #0xc]
700aee40: 9804         	ldr	r0, [sp, #0x10]
700aee42: b920         	cbnz	r0, 0x700aee4e <CSL_bcdmaChanOpSetChanRT+0x1e> @ imm = #0x8
700aee44: e7ff         	b	0x700aee46 <CSL_bcdmaChanOpSetChanRT+0x16> @ imm = #-0x2
700aee46: f06f 0001    	mvn	r0, #0x1
700aee4a: 9003         	str	r0, [sp, #0xc]
700aee4c: e042         	b	0x700aeed4 <CSL_bcdmaChanOpSetChanRT+0xa4> @ imm = #0x84
700aee4e: 9804         	ldr	r0, [sp, #0x10]
700aee50: 9001         	str	r0, [sp, #0x4]
700aee52: 9801         	ldr	r0, [sp, #0x4]
700aee54: 6803         	ldr	r3, [r0]
700aee56: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700aee5a: 6881         	ldr	r1, [r0, #0x8]
700aee5c: 6902         	ldr	r2, [r0, #0x10]
700aee5e: f04f 4080    	mov.w	r0, #0x40000000
700aee62: ea00 708c    	and.w	r0, r0, r12, lsl #30
700aee66: ea40 70c3    	orr.w	r0, r0, r3, lsl #31
700aee6a: f002 0201    	and	r2, r2, #0x1
700aee6e: ea40 7002    	orr.w	r0, r0, r2, lsl #28
700aee72: f001 0101    	and	r1, r1, #0x1
700aee76: ea40 7041    	orr.w	r0, r0, r1, lsl #29
700aee7a: 9002         	str	r0, [sp, #0x8]
700aee7c: 9806         	ldr	r0, [sp, #0x18]
700aee7e: 9000         	str	r0, [sp]
700aee80: b140         	cbz	r0, 0x700aee94 <CSL_bcdmaChanOpSetChanRT+0x64> @ imm = #0x10
700aee82: e7ff         	b	0x700aee84 <CSL_bcdmaChanOpSetChanRT+0x54> @ imm = #-0x2
700aee84: 9800         	ldr	r0, [sp]
700aee86: 2801         	cmp	r0, #0x1
700aee88: d00d         	beq	0x700aeea6 <CSL_bcdmaChanOpSetChanRT+0x76> @ imm = #0x1a
700aee8a: e7ff         	b	0x700aee8c <CSL_bcdmaChanOpSetChanRT+0x5c> @ imm = #-0x2
700aee8c: 9800         	ldr	r0, [sp]
700aee8e: 2802         	cmp	r0, #0x2
700aee90: d012         	beq	0x700aeeb8 <CSL_bcdmaChanOpSetChanRT+0x88> @ imm = #0x24
700aee92: e01a         	b	0x700aeeca <CSL_bcdmaChanOpSetChanRT+0x9a> @ imm = #0x34
700aee94: 9807         	ldr	r0, [sp, #0x1c]
700aee96: 6880         	ldr	r0, [r0, #0x8]
700aee98: 9905         	ldr	r1, [sp, #0x14]
700aee9a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aee9e: 9902         	ldr	r1, [sp, #0x8]
700aeea0: f006 fdbe    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x6b7c
700aeea4: e015         	b	0x700aeed2 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x2a
700aeea6: 9807         	ldr	r0, [sp, #0x1c]
700aeea8: 6900         	ldr	r0, [r0, #0x10]
700aeeaa: 9905         	ldr	r1, [sp, #0x14]
700aeeac: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aeeb0: 9902         	ldr	r1, [sp, #0x8]
700aeeb2: f006 fdb5    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x6b6a
700aeeb6: e00c         	b	0x700aeed2 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x18
700aeeb8: 9807         	ldr	r0, [sp, #0x1c]
700aeeba: 6980         	ldr	r0, [r0, #0x18]
700aeebc: 9905         	ldr	r1, [sp, #0x14]
700aeebe: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aeec2: 9902         	ldr	r1, [sp, #0x8]
700aeec4: f006 fdac    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x6b58
700aeec8: e003         	b	0x700aeed2 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x6
700aeeca: f06f 0001    	mvn	r0, #0x1
700aeece: 9003         	str	r0, [sp, #0xc]
700aeed0: e7ff         	b	0x700aeed2 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #-0x2
700aeed2: e7ff         	b	0x700aeed4 <CSL_bcdmaChanOpSetChanRT+0xa4> @ imm = #-0x2
700aeed4: 9803         	ldr	r0, [sp, #0xc]
700aeed6: b008         	add	sp, #0x20
700aeed8: bd80         	pop	{r7, pc}
700aeeda: 0000         	movs	r0, r0
700aeedc: 0000         	movs	r0, r0
700aeede: 0000         	movs	r0, r0

700aeee0 <Sciclient_rmIrInpRomMapped>:
700aeee0: b082         	sub	sp, #0x8
700aeee2: 9001         	str	r0, [sp, #0x4]
700aeee4: f8ad 1002    	strh.w	r1, [sp, #0x2]
700aeee8: 2000         	movs	r0, #0x0
700aeeea: f88d 0001    	strb.w	r0, [sp, #0x1]
700aeeee: 9801         	ldr	r0, [sp, #0x4]
700aeef0: 6900         	ldr	r0, [r0, #0x10]
700aeef2: 2800         	cmp	r0, #0x0
700aeef4: d042         	beq	0x700aef7c <Sciclient_rmIrInpRomMapped+0x9c> @ imm = #0x84
700aeef6: e7ff         	b	0x700aeef8 <Sciclient_rmIrInpRomMapped+0x18> @ imm = #-0x2
700aeef8: 2000         	movs	r0, #0x0
700aeefa: f88d 0000    	strb.w	r0, [sp]
700aeefe: e7ff         	b	0x700aef00 <Sciclient_rmIrInpRomMapped+0x20> @ imm = #-0x2
700aef00: f89d 0000    	ldrb.w	r0, [sp]
700aef04: 9901         	ldr	r1, [sp, #0x4]
700aef06: 7d09         	ldrb	r1, [r1, #0x14]
700aef08: 4288         	cmp	r0, r1
700aef0a: da36         	bge	0x700aef7a <Sciclient_rmIrInpRomMapped+0x9a> @ imm = #0x6c
700aef0c: e7ff         	b	0x700aef0e <Sciclient_rmIrInpRomMapped+0x2e> @ imm = #-0x2
700aef0e: 9801         	ldr	r0, [sp, #0x4]
700aef10: 6900         	ldr	r0, [r0, #0x10]
700aef12: f89d 1000    	ldrb.w	r1, [sp]
700aef16: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700aef1a: 7980         	ldrb	r0, [r0, #0x6]
700aef1c: 07c0         	lsls	r0, r0, #0x1f
700aef1e: bb28         	cbnz	r0, 0x700aef6c <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x4a
700aef20: e7ff         	b	0x700aef22 <Sciclient_rmIrInpRomMapped+0x42> @ imm = #-0x2
700aef22: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700aef26: 9901         	ldr	r1, [sp, #0x4]
700aef28: 6909         	ldr	r1, [r1, #0x10]
700aef2a: f89d 2000    	ldrb.w	r2, [sp]
700aef2e: f831 1032    	ldrh.w	r1, [r1, r2, lsl #3]
700aef32: 4288         	cmp	r0, r1
700aef34: db1a         	blt	0x700aef6c <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x34
700aef36: e7ff         	b	0x700aef38 <Sciclient_rmIrInpRomMapped+0x58> @ imm = #-0x2
700aef38: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700aef3c: 9901         	ldr	r1, [sp, #0x4]
700aef3e: 6909         	ldr	r1, [r1, #0x10]
700aef40: f89d 3000    	ldrb.w	r3, [sp]
700aef44: eb01 02c3    	add.w	r2, r1, r3, lsl #3
700aef48: f831 1033    	ldrh.w	r1, [r1, r3, lsl #3]
700aef4c: 8892         	ldrh	r2, [r2, #0x4]
700aef4e: 4411         	add	r1, r2
700aef50: 4288         	cmp	r0, r1
700aef52: da0b         	bge	0x700aef6c <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x16
700aef54: e7ff         	b	0x700aef56 <Sciclient_rmIrInpRomMapped+0x76> @ imm = #-0x2
700aef56: 2001         	movs	r0, #0x1
700aef58: f88d 0001    	strb.w	r0, [sp, #0x1]
700aef5c: 9901         	ldr	r1, [sp, #0x4]
700aef5e: 6909         	ldr	r1, [r1, #0x10]
700aef60: f89d 2000    	ldrb.w	r2, [sp]
700aef64: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700aef68: 7188         	strb	r0, [r1, #0x6]
700aef6a: e006         	b	0x700aef7a <Sciclient_rmIrInpRomMapped+0x9a> @ imm = #0xc
700aef6c: e7ff         	b	0x700aef6e <Sciclient_rmIrInpRomMapped+0x8e> @ imm = #-0x2
700aef6e: f89d 0000    	ldrb.w	r0, [sp]
700aef72: 3001         	adds	r0, #0x1
700aef74: f88d 0000    	strb.w	r0, [sp]
700aef78: e7c2         	b	0x700aef00 <Sciclient_rmIrInpRomMapped+0x20> @ imm = #-0x7c
700aef7a: e7ff         	b	0x700aef7c <Sciclient_rmIrInpRomMapped+0x9c> @ imm = #-0x2
700aef7c: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700aef80: f000 0001    	and	r0, r0, #0x1
700aef84: b002         	add	sp, #0x8
700aef86: 4770         	bx	lr
		...

700aef90 <Sciclient_rmIrOutpRomMapped>:
700aef90: b082         	sub	sp, #0x8
700aef92: 9001         	str	r0, [sp, #0x4]
700aef94: f8ad 1002    	strh.w	r1, [sp, #0x2]
700aef98: 2000         	movs	r0, #0x0
700aef9a: f88d 0001    	strb.w	r0, [sp, #0x1]
700aef9e: 9801         	ldr	r0, [sp, #0x4]
700aefa0: 6900         	ldr	r0, [r0, #0x10]
700aefa2: 2800         	cmp	r0, #0x0
700aefa4: d042         	beq	0x700af02c <Sciclient_rmIrOutpRomMapped+0x9c> @ imm = #0x84
700aefa6: e7ff         	b	0x700aefa8 <Sciclient_rmIrOutpRomMapped+0x18> @ imm = #-0x2
700aefa8: 2000         	movs	r0, #0x0
700aefaa: f88d 0000    	strb.w	r0, [sp]
700aefae: e7ff         	b	0x700aefb0 <Sciclient_rmIrOutpRomMapped+0x20> @ imm = #-0x2
700aefb0: f89d 0000    	ldrb.w	r0, [sp]
700aefb4: 9901         	ldr	r1, [sp, #0x4]
700aefb6: 7d09         	ldrb	r1, [r1, #0x14]
700aefb8: 4288         	cmp	r0, r1
700aefba: da36         	bge	0x700af02a <Sciclient_rmIrOutpRomMapped+0x9a> @ imm = #0x6c
700aefbc: e7ff         	b	0x700aefbe <Sciclient_rmIrOutpRomMapped+0x2e> @ imm = #-0x2
700aefbe: 9801         	ldr	r0, [sp, #0x4]
700aefc0: 6900         	ldr	r0, [r0, #0x10]
700aefc2: f89d 1000    	ldrb.w	r1, [sp]
700aefc6: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700aefca: 7980         	ldrb	r0, [r0, #0x6]
700aefcc: 07c0         	lsls	r0, r0, #0x1f
700aefce: bb28         	cbnz	r0, 0x700af01c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x4a
700aefd0: e7ff         	b	0x700aefd2 <Sciclient_rmIrOutpRomMapped+0x42> @ imm = #-0x2
700aefd2: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700aefd6: 9901         	ldr	r1, [sp, #0x4]
700aefd8: 6909         	ldr	r1, [r1, #0x10]
700aefda: f89d 2000    	ldrb.w	r2, [sp]
700aefde: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700aefe2: 8849         	ldrh	r1, [r1, #0x2]
700aefe4: 4288         	cmp	r0, r1
700aefe6: db19         	blt	0x700af01c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x32
700aefe8: e7ff         	b	0x700aefea <Sciclient_rmIrOutpRomMapped+0x5a> @ imm = #-0x2
700aefea: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700aefee: 9901         	ldr	r1, [sp, #0x4]
700aeff0: 6909         	ldr	r1, [r1, #0x10]
700aeff2: f89d 2000    	ldrb.w	r2, [sp]
700aeff6: eb01 02c2    	add.w	r2, r1, r2, lsl #3
700aeffa: 8851         	ldrh	r1, [r2, #0x2]
700aeffc: 8892         	ldrh	r2, [r2, #0x4]
700aeffe: 4411         	add	r1, r2
700af000: 4288         	cmp	r0, r1
700af002: da0b         	bge	0x700af01c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x16
700af004: e7ff         	b	0x700af006 <Sciclient_rmIrOutpRomMapped+0x76> @ imm = #-0x2
700af006: 2001         	movs	r0, #0x1
700af008: f88d 0001    	strb.w	r0, [sp, #0x1]
700af00c: 9901         	ldr	r1, [sp, #0x4]
700af00e: 6909         	ldr	r1, [r1, #0x10]
700af010: f89d 2000    	ldrb.w	r2, [sp]
700af014: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700af018: 7188         	strb	r0, [r1, #0x6]
700af01a: e006         	b	0x700af02a <Sciclient_rmIrOutpRomMapped+0x9a> @ imm = #0xc
700af01c: e7ff         	b	0x700af01e <Sciclient_rmIrOutpRomMapped+0x8e> @ imm = #-0x2
700af01e: f89d 0000    	ldrb.w	r0, [sp]
700af022: 3001         	adds	r0, #0x1
700af024: f88d 0000    	strb.w	r0, [sp]
700af028: e7c2         	b	0x700aefb0 <Sciclient_rmIrOutpRomMapped+0x20> @ imm = #-0x7c
700af02a: e7ff         	b	0x700af02c <Sciclient_rmIrOutpRomMapped+0x9c> @ imm = #-0x2
700af02c: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700af030: f000 0001    	and	r0, r0, #0x1
700af034: b002         	add	sp, #0x8
700af036: 4770         	bx	lr
		...

700af040 <CycleCounterP_init>:
700af040: b580         	push	{r7, lr}
700af042: b082         	sub	sp, #0x8
700af044: 9101         	str	r1, [sp, #0x4]
700af046: 9000         	str	r0, [sp]
700af048: 9800         	ldr	r0, [sp]
700af04a: 9a01         	ldr	r2, [sp, #0x4]
700af04c: f648 2160    	movw	r1, #0x8a60
700af050: f2c7 010b    	movt	r1, #0x700b
700af054: 604a         	str	r2, [r1, #0x4]
700af056: 6008         	str	r0, [r1]
700af058: f000 f802    	bl	0x700af060 <CycleCounterP_reset> @ imm = #0x4
700af05c: b002         	add	sp, #0x8
700af05e: bd80         	pop	{r7, pc}

700af060 <CycleCounterP_reset>:
700af060: b580         	push	{r7, lr}
700af062: b082         	sub	sp, #0x8
700af064: 2000         	movs	r0, #0x0
700af066: 9001         	str	r0, [sp, #0x4]
700af068: 9801         	ldr	r0, [sp, #0x4]
700af06a: f040 0004    	orr	r0, r0, #0x4
700af06e: 9001         	str	r0, [sp, #0x4]
700af070: 9801         	ldr	r0, [sp, #0x4]
700af072: f040 0002    	orr	r0, r0, #0x2
700af076: 9001         	str	r0, [sp, #0x4]
700af078: 9801         	ldr	r0, [sp, #0x4]
700af07a: f040 0001    	orr	r0, r0, #0x1
700af07e: 9001         	str	r0, [sp, #0x4]
700af080: f04f 30ff    	mov.w	r0, #0xffffffff
700af084: 9000         	str	r0, [sp]
700af086: f005 ed38    	blx	0x700b4af8 <PmuP_disableCounters> @ imm = #0x5a70
700af08a: 9800         	ldr	r0, [sp]
700af08c: f005 ed3c    	blx	0x700b4b08 <PmuP_clearOverflowStatus> @ imm = #0x5a78
700af090: 9801         	ldr	r0, [sp, #0x4]
700af092: f005 ed2a    	blx	0x700b4ae8 <PmuP_setup> @ imm = #0x5a54
700af096: f04f 4000    	mov.w	r0, #0x80000000
700af09a: f005 ed2a    	blx	0x700b4af0 <PmuP_enableCounters> @ imm = #0x5a54
700af09e: b002         	add	sp, #0x8
700af0a0: bd80         	pop	{r7, pc}
700af0a2: bf00         	nop
700af0a4: bf00         	nop
700af0a6: bf00         	nop
700af0a8: bf00         	nop
700af0aa: bf00         	nop
700af0ac: bf00         	nop
700af0ae: bf00         	nop

700af0b0 <CycleCounterP_nsToTicks>:
700af0b0: b580         	push	{r7, lr}
700af0b2: b082         	sub	sp, #0x8
700af0b4: 9101         	str	r1, [sp, #0x4]
700af0b6: 9000         	str	r0, [sp]
700af0b8: 9b00         	ldr	r3, [sp]
700af0ba: 9901         	ldr	r1, [sp, #0x4]
700af0bc: f648 2060    	movw	r0, #0x8a60
700af0c0: f2c7 000b    	movt	r0, #0x700b
700af0c4: 6802         	ldr	r2, [r0]
700af0c6: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700af0ca: fba3 0e02    	umull	r0, lr, r3, r2
700af0ce: fb03 e30c    	mla	r3, r3, r12, lr
700af0d2: fb01 3102    	mla	r1, r1, r2, r3
700af0d6: f64c 2200    	movw	r2, #0xca00
700af0da: f6c3 329a    	movt	r2, #0x3b9a
700af0de: 2300         	movs	r3, #0x0
700af0e0: f006 e858    	blx	0x700b5194 <__aeabi_uldivmod> @ imm = #0x60b0
700af0e4: b002         	add	sp, #0x8
700af0e6: bd80         	pop	{r7, pc}
		...

700af0f0 <Sciclient_pmGetModuleClkNumParent>:
700af0f0: b580         	push	{r7, lr}
700af0f2: b096         	sub	sp, #0x58
700af0f4: 9015         	str	r0, [sp, #0x54]
700af0f6: 9114         	str	r1, [sp, #0x50]
700af0f8: 9213         	str	r2, [sp, #0x4c]
700af0fa: 9312         	str	r3, [sp, #0x48]
700af0fc: 2000         	movs	r0, #0x0
700af0fe: 9011         	str	r0, [sp, #0x44]
700af100: f88d 0040    	strb.w	r0, [sp, #0x40]
700af104: 900f         	str	r0, [sp, #0x3c]
700af106: 900e         	str	r0, [sp, #0x38]
700af108: 900d         	str	r0, [sp, #0x34]
700af10a: 900c         	str	r0, [sp, #0x30]
700af10c: 9815         	ldr	r0, [sp, #0x54]
700af10e: 900e         	str	r0, [sp, #0x38]
700af110: 9814         	ldr	r0, [sp, #0x50]
700af112: 28ff         	cmp	r0, #0xff
700af114: d307         	blo	0x700af126 <Sciclient_pmGetModuleClkNumParent+0x36> @ imm = #0xe
700af116: e7ff         	b	0x700af118 <Sciclient_pmGetModuleClkNumParent+0x28> @ imm = #-0x2
700af118: 9814         	ldr	r0, [sp, #0x50]
700af11a: f8cd 003d    	str.w	r0, [sp, #0x3d]
700af11e: 20ff         	movs	r0, #0xff
700af120: f88d 003c    	strb.w	r0, [sp, #0x3c]
700af124: e003         	b	0x700af12e <Sciclient_pmGetModuleClkNumParent+0x3e> @ imm = #0x6
700af126: 9814         	ldr	r0, [sp, #0x50]
700af128: f88d 003c    	strb.w	r0, [sp, #0x3c]
700af12c: e7ff         	b	0x700af12e <Sciclient_pmGetModuleClkNumParent+0x3e> @ imm = #-0x2
700af12e: 2000         	movs	r0, #0x0
700af130: f88d 002c    	strb.w	r0, [sp, #0x2c]
700af134: 900a         	str	r0, [sp, #0x28]
700af136: 9009         	str	r0, [sp, #0x24]
700af138: 9008         	str	r0, [sp, #0x20]
700af13a: f44f 7182    	mov.w	r1, #0x104
700af13e: f8ad 100c    	strh.w	r1, [sp, #0xc]
700af142: 2102         	movs	r1, #0x2
700af144: 9104         	str	r1, [sp, #0x10]
700af146: a90c         	add	r1, sp, #0x30
700af148: 9105         	str	r1, [sp, #0x14]
700af14a: 2111         	movs	r1, #0x11
700af14c: 9106         	str	r1, [sp, #0x18]
700af14e: 9912         	ldr	r1, [sp, #0x48]
700af150: 9107         	str	r1, [sp, #0x1c]
700af152: 9000         	str	r0, [sp]
700af154: a808         	add	r0, sp, #0x20
700af156: 9001         	str	r0, [sp, #0x4]
700af158: 200d         	movs	r0, #0xd
700af15a: 9002         	str	r0, [sp, #0x8]
700af15c: a803         	add	r0, sp, #0xc
700af15e: 4669         	mov	r1, sp
700af160: f7f4 fe86    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xb2f4
700af164: 9011         	str	r0, [sp, #0x44]
700af166: 9811         	ldr	r0, [sp, #0x44]
700af168: b930         	cbnz	r0, 0x700af178 <Sciclient_pmGetModuleClkNumParent+0x88> @ imm = #0xc
700af16a: e7ff         	b	0x700af16c <Sciclient_pmGetModuleClkNumParent+0x7c> @ imm = #-0x2
700af16c: 9800         	ldr	r0, [sp]
700af16e: f000 0002    	and	r0, r0, #0x2
700af172: 2802         	cmp	r0, #0x2
700af174: d004         	beq	0x700af180 <Sciclient_pmGetModuleClkNumParent+0x90> @ imm = #0x8
700af176: e7ff         	b	0x700af178 <Sciclient_pmGetModuleClkNumParent+0x88> @ imm = #-0x2
700af178: f04f 30ff    	mov.w	r0, #0xffffffff
700af17c: 9011         	str	r0, [sp, #0x44]
700af17e: e7ff         	b	0x700af180 <Sciclient_pmGetModuleClkNumParent+0x90> @ imm = #-0x2
700af180: 9811         	ldr	r0, [sp, #0x44]
700af182: b928         	cbnz	r0, 0x700af190 <Sciclient_pmGetModuleClkNumParent+0xa0> @ imm = #0xa
700af184: e7ff         	b	0x700af186 <Sciclient_pmGetModuleClkNumParent+0x96> @ imm = #-0x2
700af186: f89d 0028    	ldrb.w	r0, [sp, #0x28]
700af18a: 9913         	ldr	r1, [sp, #0x4c]
700af18c: 6008         	str	r0, [r1]
700af18e: e7ff         	b	0x700af190 <Sciclient_pmGetModuleClkNumParent+0xa0> @ imm = #-0x2
700af190: 9811         	ldr	r0, [sp, #0x44]
700af192: b016         	add	sp, #0x58
700af194: bd80         	pop	{r7, pc}
		...
700af19e: 0000         	movs	r0, r0

700af1a0 <CSL_intaggrIsIntrPending>:
700af1a0: b580         	push	{r7, lr}
700af1a2: b088         	sub	sp, #0x20
700af1a4: 9007         	str	r0, [sp, #0x1c]
700af1a6: 9106         	str	r1, [sp, #0x18]
700af1a8: f88d 2017    	strb.w	r2, [sp, #0x17]
700af1ac: 2000         	movs	r0, #0x0
700af1ae: f88d 0016    	strb.w	r0, [sp, #0x16]
700af1b2: 9807         	ldr	r0, [sp, #0x1c]
700af1b4: 9906         	ldr	r1, [sp, #0x18]
700af1b6: f005 f8b3    	bl	0x700b4320 <CSL_intaggrIsValidStatusBitNum> @ imm = #0x5166
700af1ba: b3e8         	cbz	r0, 0x700af238 <CSL_intaggrIsIntrPending+0x98> @ imm = #0x7a
700af1bc: e7ff         	b	0x700af1be <CSL_intaggrIsIntrPending+0x1e> @ imm = #-0x2
700af1be: 9806         	ldr	r0, [sp, #0x18]
700af1c0: 0980         	lsrs	r0, r0, #0x6
700af1c2: 9001         	str	r0, [sp, #0x4]
700af1c4: 9806         	ldr	r0, [sp, #0x18]
700af1c6: f000 003f    	and	r0, r0, #0x3f
700af1ca: 9000         	str	r0, [sp]
700af1cc: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700af1d0: 07c0         	lsls	r0, r0, #0x1f
700af1d2: b158         	cbz	r0, 0x700af1ec <CSL_intaggrIsIntrPending+0x4c> @ imm = #0x16
700af1d4: e7ff         	b	0x700af1d6 <CSL_intaggrIsIntrPending+0x36> @ imm = #-0x2
700af1d6: 9807         	ldr	r0, [sp, #0x1c]
700af1d8: 6880         	ldr	r0, [r0, #0x8]
700af1da: 9901         	ldr	r1, [sp, #0x4]
700af1dc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af1e0: 3020         	adds	r0, #0x20
700af1e2: f006 fc95    	bl	0x700b5b10 <CSL_REG64_RD_RAW> @ imm = #0x692a
700af1e6: 9103         	str	r1, [sp, #0xc]
700af1e8: 9002         	str	r0, [sp, #0x8]
700af1ea: e00a         	b	0x700af202 <CSL_intaggrIsIntrPending+0x62> @ imm = #0x14
700af1ec: 9807         	ldr	r0, [sp, #0x1c]
700af1ee: 6880         	ldr	r0, [r0, #0x8]
700af1f0: 9901         	ldr	r1, [sp, #0x4]
700af1f2: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af1f6: 3010         	adds	r0, #0x10
700af1f8: f006 fc8a    	bl	0x700b5b10 <CSL_REG64_RD_RAW> @ imm = #0x6914
700af1fc: 9103         	str	r1, [sp, #0xc]
700af1fe: 9002         	str	r0, [sp, #0x8]
700af200: e7ff         	b	0x700af202 <CSL_intaggrIsIntrPending+0x62> @ imm = #-0x2
700af202: 9802         	ldr	r0, [sp, #0x8]
700af204: 9903         	ldr	r1, [sp, #0xc]
700af206: 9a00         	ldr	r2, [sp]
700af208: 40d0         	lsrs	r0, r2
700af20a: f1c2 0320    	rsb.w	r3, r2, #0x20
700af20e: fa01 f303    	lsl.w	r3, r1, r3
700af212: 4318         	orrs	r0, r3
700af214: 3a20         	subs	r2, #0x20
700af216: 40d1         	lsrs	r1, r2
700af218: 2a00         	cmp	r2, #0x0
700af21a: bf58         	it	pl
700af21c: 4608         	movpl	r0, r1
700af21e: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700af222: b920         	cbnz	r0, 0x700af22e <CSL_intaggrIsIntrPending+0x8e> @ imm = #0x8
700af224: e7ff         	b	0x700af226 <CSL_intaggrIsIntrPending+0x86> @ imm = #-0x2
700af226: 2000         	movs	r0, #0x0
700af228: f88d 0016    	strb.w	r0, [sp, #0x16]
700af22c: e003         	b	0x700af236 <CSL_intaggrIsIntrPending+0x96> @ imm = #0x6
700af22e: 2001         	movs	r0, #0x1
700af230: f88d 0016    	strb.w	r0, [sp, #0x16]
700af234: e7ff         	b	0x700af236 <CSL_intaggrIsIntrPending+0x96> @ imm = #-0x2
700af236: e7ff         	b	0x700af238 <CSL_intaggrIsIntrPending+0x98> @ imm = #-0x2
700af238: f89d 0016    	ldrb.w	r0, [sp, #0x16]
700af23c: f000 0001    	and	r0, r0, #0x1
700af240: b008         	add	sp, #0x20
700af242: bd80         	pop	{r7, pc}
		...

700af250 <Sciclient_rmIrqCheckLoop>:
700af250: b580         	push	{r7, lr}
700af252: b088         	sub	sp, #0x20
700af254: 9007         	str	r0, [sp, #0x1c]
700af256: 2000         	movs	r0, #0x0
700af258: f88d 001b    	strb.w	r0, [sp, #0x1b]
700af25c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700af260: e7ff         	b	0x700af262 <Sciclient_rmIrqCheckLoop+0x12> @ imm = #-0x2
700af262: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700af266: 9002         	str	r0, [sp, #0x8]
700af268: f006 fc9a    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x6934
700af26c: 4601         	mov	r1, r0
700af26e: 9802         	ldr	r0, [sp, #0x8]
700af270: 4288         	cmp	r0, r1
700af272: da39         	bge	0x700af2e8 <Sciclient_rmIrqCheckLoop+0x98> @ imm = #0x72
700af274: e7ff         	b	0x700af276 <Sciclient_rmIrqCheckLoop+0x26> @ imm = #-0x2
700af276: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700af27a: f006 f8e9    	bl	0x700b5450 <Sciclient_rmPsGetIrqNode> @ imm = #0x61d2
700af27e: 9004         	str	r0, [sp, #0x10]
700af280: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700af284: 3001         	adds	r0, #0x1
700af286: f8ad 0016    	strh.w	r0, [sp, #0x16]
700af28a: e7ff         	b	0x700af28c <Sciclient_rmIrqCheckLoop+0x3c> @ imm = #-0x2
700af28c: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700af290: 9001         	str	r0, [sp, #0x4]
700af292: f006 fc85    	bl	0x700b5ba0 <Sciclient_rmPsGetPsp> @ imm = #0x690a
700af296: 4601         	mov	r1, r0
700af298: 9801         	ldr	r0, [sp, #0x4]
700af29a: 4288         	cmp	r0, r1
700af29c: da17         	bge	0x700af2ce <Sciclient_rmIrqCheckLoop+0x7e> @ imm = #0x2e
700af29e: e7ff         	b	0x700af2a0 <Sciclient_rmIrqCheckLoop+0x50> @ imm = #-0x2
700af2a0: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700af2a4: f006 f8d4    	bl	0x700b5450 <Sciclient_rmPsGetIrqNode> @ imm = #0x61a8
700af2a8: 9003         	str	r0, [sp, #0xc]
700af2aa: 9804         	ldr	r0, [sp, #0x10]
700af2ac: 8800         	ldrh	r0, [r0]
700af2ae: 9903         	ldr	r1, [sp, #0xc]
700af2b0: 8809         	ldrh	r1, [r1]
700af2b2: 4288         	cmp	r0, r1
700af2b4: d104         	bne	0x700af2c0 <Sciclient_rmIrqCheckLoop+0x70> @ imm = #0x8
700af2b6: e7ff         	b	0x700af2b8 <Sciclient_rmIrqCheckLoop+0x68> @ imm = #-0x2
700af2b8: 2001         	movs	r0, #0x1
700af2ba: f88d 001b    	strb.w	r0, [sp, #0x1b]
700af2be: e006         	b	0x700af2ce <Sciclient_rmIrqCheckLoop+0x7e> @ imm = #0xc
700af2c0: e7ff         	b	0x700af2c2 <Sciclient_rmIrqCheckLoop+0x72> @ imm = #-0x2
700af2c2: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700af2c6: 3001         	adds	r0, #0x1
700af2c8: f8ad 0016    	strh.w	r0, [sp, #0x16]
700af2cc: e7de         	b	0x700af28c <Sciclient_rmIrqCheckLoop+0x3c> @ imm = #-0x44
700af2ce: f89d 001b    	ldrb.w	r0, [sp, #0x1b]
700af2d2: 07c0         	lsls	r0, r0, #0x1f
700af2d4: b108         	cbz	r0, 0x700af2da <Sciclient_rmIrqCheckLoop+0x8a> @ imm = #0x2
700af2d6: e7ff         	b	0x700af2d8 <Sciclient_rmIrqCheckLoop+0x88> @ imm = #-0x2
700af2d8: e006         	b	0x700af2e8 <Sciclient_rmIrqCheckLoop+0x98> @ imm = #0xc
700af2da: e7ff         	b	0x700af2dc <Sciclient_rmIrqCheckLoop+0x8c> @ imm = #-0x2
700af2dc: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700af2e0: 3001         	adds	r0, #0x1
700af2e2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700af2e6: e7bc         	b	0x700af262 <Sciclient_rmIrqCheckLoop+0x12> @ imm = #-0x88
700af2e8: f89d 001b    	ldrb.w	r0, [sp, #0x1b]
700af2ec: f000 0001    	and	r0, r0, #0x1
700af2f0: b008         	add	sp, #0x20
700af2f2: bd80         	pop	{r7, pc}
		...

700af300 <UART_IsBaseAddrValid>:
700af300: b082         	sub	sp, #0x8
700af302: 9001         	str	r0, [sp, #0x4]
700af304: f06f 0002    	mvn	r0, #0x2
700af308: 9000         	str	r0, [sp]
700af30a: 9801         	ldr	r0, [sp, #0x4]
700af30c: f1b0 7f20    	cmp.w	r0, #0x2800000
700af310: d042         	beq	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #0x84
700af312: e7ff         	b	0x700af314 <UART_IsBaseAddrValid+0x14> @ imm = #-0x2
700af314: 9801         	ldr	r0, [sp, #0x4]
700af316: 2100         	movs	r1, #0x0
700af318: f2c0 2181    	movt	r1, #0x281
700af31c: 4288         	cmp	r0, r1
700af31e: d03b         	beq	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #0x76
700af320: e7ff         	b	0x700af322 <UART_IsBaseAddrValid+0x22> @ imm = #-0x2
700af322: 9801         	ldr	r0, [sp, #0x4]
700af324: 2100         	movs	r1, #0x0
700af326: f2c0 2182    	movt	r1, #0x282
700af32a: 4288         	cmp	r0, r1
700af32c: d034         	beq	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #0x68
700af32e: e7ff         	b	0x700af330 <UART_IsBaseAddrValid+0x30> @ imm = #-0x2
700af330: 9801         	ldr	r0, [sp, #0x4]
700af332: 2100         	movs	r1, #0x0
700af334: f2c0 2183    	movt	r1, #0x283
700af338: 4288         	cmp	r0, r1
700af33a: d02d         	beq	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #0x5a
700af33c: e7ff         	b	0x700af33e <UART_IsBaseAddrValid+0x3e> @ imm = #-0x2
700af33e: 9801         	ldr	r0, [sp, #0x4]
700af340: f1b0 7f21    	cmp.w	r0, #0x2840000
700af344: d028         	beq	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #0x50
700af346: e7ff         	b	0x700af348 <UART_IsBaseAddrValid+0x48> @ imm = #-0x2
700af348: 9801         	ldr	r0, [sp, #0x4]
700af34a: 2100         	movs	r1, #0x0
700af34c: f2c0 2185    	movt	r1, #0x285
700af350: 4288         	cmp	r0, r1
700af352: d021         	beq	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #0x42
700af354: e7ff         	b	0x700af356 <UART_IsBaseAddrValid+0x56> @ imm = #-0x2
700af356: 9801         	ldr	r0, [sp, #0x4]
700af358: 2100         	movs	r1, #0x0
700af35a: f2c0 2186    	movt	r1, #0x286
700af35e: 4288         	cmp	r0, r1
700af360: d01a         	beq	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #0x34
700af362: e7ff         	b	0x700af364 <UART_IsBaseAddrValid+0x64> @ imm = #-0x2
700af364: 9801         	ldr	r0, [sp, #0x4]
700af366: f1b0 6f94    	cmp.w	r0, #0x4a00000
700af36a: d015         	beq	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #0x2a
700af36c: e7ff         	b	0x700af36e <UART_IsBaseAddrValid+0x6e> @ imm = #-0x2
700af36e: 9801         	ldr	r0, [sp, #0x4]
700af370: 2100         	movs	r1, #0x0
700af372: f2c0 41a1    	movt	r1, #0x4a1
700af376: 4288         	cmp	r0, r1
700af378: d00e         	beq	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #0x1c
700af37a: e7ff         	b	0x700af37c <UART_IsBaseAddrValid+0x7c> @ imm = #-0x2
700af37c: 9801         	ldr	r0, [sp, #0x4]
700af37e: 2100         	movs	r1, #0x0
700af380: f2c8 41a0    	movt	r1, #0x84a0
700af384: 4288         	cmp	r0, r1
700af386: d007         	beq	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #0xe
700af388: e7ff         	b	0x700af38a <UART_IsBaseAddrValid+0x8a> @ imm = #-0x2
700af38a: 9801         	ldr	r0, [sp, #0x4]
700af38c: 2100         	movs	r1, #0x0
700af38e: f2c8 41a1    	movt	r1, #0x84a1
700af392: 4288         	cmp	r0, r1
700af394: d103         	bne	0x700af39e <UART_IsBaseAddrValid+0x9e> @ imm = #0x6
700af396: e7ff         	b	0x700af398 <UART_IsBaseAddrValid+0x98> @ imm = #-0x2
700af398: 2000         	movs	r0, #0x0
700af39a: 9000         	str	r0, [sp]
700af39c: e7ff         	b	0x700af39e <UART_IsBaseAddrValid+0x9e> @ imm = #-0x2
700af39e: 9800         	ldr	r0, [sp]
700af3a0: b002         	add	sp, #0x8
700af3a2: 4770         	bx	lr
		...

700af3b0 <_tx_semaphore_create>:
700af3b0: b580         	push	{r7, lr}
700af3b2: b086         	sub	sp, #0x18
700af3b4: 9005         	str	r0, [sp, #0x14]
700af3b6: 9104         	str	r1, [sp, #0x10]
700af3b8: 9203         	str	r2, [sp, #0xc]
700af3ba: 9905         	ldr	r1, [sp, #0x14]
700af3bc: 2000         	movs	r0, #0x0
700af3be: 6188         	str	r0, [r1, #0x18]
700af3c0: 6148         	str	r0, [r1, #0x14]
700af3c2: 6108         	str	r0, [r1, #0x10]
700af3c4: 60c8         	str	r0, [r1, #0xc]
700af3c6: 6088         	str	r0, [r1, #0x8]
700af3c8: 6048         	str	r0, [r1, #0x4]
700af3ca: 6008         	str	r0, [r1]
700af3cc: 9804         	ldr	r0, [sp, #0x10]
700af3ce: 9905         	ldr	r1, [sp, #0x14]
700af3d0: 6048         	str	r0, [r1, #0x4]
700af3d2: 9803         	ldr	r0, [sp, #0xc]
700af3d4: 9905         	ldr	r1, [sp, #0x14]
700af3d6: 6088         	str	r0, [r1, #0x8]
700af3d8: f7f4 e8dc    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0xbe48
700af3dc: 9002         	str	r0, [sp, #0x8]
700af3de: 9905         	ldr	r1, [sp, #0x14]
700af3e0: f644 5041    	movw	r0, #0x4d41
700af3e4: f2c5 3045    	movt	r0, #0x5345
700af3e8: 6008         	str	r0, [r1]
700af3ea: f649 601c    	movw	r0, #0x9e1c
700af3ee: f2c7 0008    	movt	r0, #0x7008
700af3f2: 6800         	ldr	r0, [r0]
700af3f4: b958         	cbnz	r0, 0x700af40e <_tx_semaphore_create+0x5e> @ imm = #0x16
700af3f6: e7ff         	b	0x700af3f8 <_tx_semaphore_create+0x48> @ imm = #-0x2
700af3f8: 9805         	ldr	r0, [sp, #0x14]
700af3fa: f64a 41e0    	movw	r1, #0xace0
700af3fe: f2c7 0108    	movt	r1, #0x7008
700af402: 6008         	str	r0, [r1]
700af404: 9805         	ldr	r0, [sp, #0x14]
700af406: 6140         	str	r0, [r0, #0x14]
700af408: 9805         	ldr	r0, [sp, #0x14]
700af40a: 6180         	str	r0, [r0, #0x18]
700af40c: e015         	b	0x700af43a <_tx_semaphore_create+0x8a> @ imm = #0x2a
700af40e: f64a 40e0    	movw	r0, #0xace0
700af412: f2c7 0008    	movt	r0, #0x7008
700af416: 6800         	ldr	r0, [r0]
700af418: 9001         	str	r0, [sp, #0x4]
700af41a: 9801         	ldr	r0, [sp, #0x4]
700af41c: 6980         	ldr	r0, [r0, #0x18]
700af41e: 9000         	str	r0, [sp]
700af420: 9805         	ldr	r0, [sp, #0x14]
700af422: 9901         	ldr	r1, [sp, #0x4]
700af424: 6188         	str	r0, [r1, #0x18]
700af426: 9805         	ldr	r0, [sp, #0x14]
700af428: 9900         	ldr	r1, [sp]
700af42a: 6148         	str	r0, [r1, #0x14]
700af42c: 9800         	ldr	r0, [sp]
700af42e: 9905         	ldr	r1, [sp, #0x14]
700af430: 6188         	str	r0, [r1, #0x18]
700af432: 9801         	ldr	r0, [sp, #0x4]
700af434: 9905         	ldr	r1, [sp, #0x14]
700af436: 6148         	str	r0, [r1, #0x14]
700af438: e7ff         	b	0x700af43a <_tx_semaphore_create+0x8a> @ imm = #-0x2
700af43a: f649 611c    	movw	r1, #0x9e1c
700af43e: f2c7 0108    	movt	r1, #0x7008
700af442: 6808         	ldr	r0, [r1]
700af444: 3001         	adds	r0, #0x1
700af446: 6008         	str	r0, [r1]
700af448: 9802         	ldr	r0, [sp, #0x8]
700af44a: f7f3 ea1e    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xcbc4
700af44e: 2000         	movs	r0, #0x0
700af450: b006         	add	sp, #0x18
700af452: bd80         	pop	{r7, pc}
		...

700af460 <Sciclient_getContext>:
700af460: b084         	sub	sp, #0x10
700af462: 9003         	str	r0, [sp, #0xc]
700af464: 9102         	str	r1, [sp, #0x8]
700af466: 200f         	movs	r0, #0xf
700af468: 9001         	str	r0, [sp, #0x4]
700af46a: 9802         	ldr	r0, [sp, #0x8]
700af46c: 9000         	str	r0, [sp]
700af46e: 2806         	cmp	r0, #0x6
700af470: d842         	bhi	0x700af4f8 <Sciclient_getContext+0x98> @ imm = #0x84
700af472: 9900         	ldr	r1, [sp]
700af474: e8df f001    	tbb	[pc, r1]
700af478: 04 0e 18 22  	.word	0x22180e04
700af47c: 2c 36 36 00  	.word	0x0036362c
700af480: 9803         	ldr	r0, [sp, #0xc]
700af482: b918         	cbnz	r0, 0x700af48c <Sciclient_getContext+0x2c> @ imm = #0x6
700af484: e7ff         	b	0x700af486 <Sciclient_getContext+0x26> @ imm = #-0x2
700af486: 200e         	movs	r0, #0xe
700af488: 9001         	str	r0, [sp, #0x4]
700af48a: e002         	b	0x700af492 <Sciclient_getContext+0x32> @ imm = #0x4
700af48c: 2008         	movs	r0, #0x8
700af48e: 9001         	str	r0, [sp, #0x4]
700af490: e7ff         	b	0x700af492 <Sciclient_getContext+0x32> @ imm = #-0x2
700af492: e032         	b	0x700af4fa <Sciclient_getContext+0x9a> @ imm = #0x64
700af494: 9803         	ldr	r0, [sp, #0xc]
700af496: b918         	cbnz	r0, 0x700af4a0 <Sciclient_getContext+0x40> @ imm = #0x6
700af498: e7ff         	b	0x700af49a <Sciclient_getContext+0x3a> @ imm = #-0x2
700af49a: 2000         	movs	r0, #0x0
700af49c: 9001         	str	r0, [sp, #0x4]
700af49e: e002         	b	0x700af4a6 <Sciclient_getContext+0x46> @ imm = #0x4
700af4a0: 2001         	movs	r0, #0x1
700af4a2: 9001         	str	r0, [sp, #0x4]
700af4a4: e7ff         	b	0x700af4a6 <Sciclient_getContext+0x46> @ imm = #-0x2
700af4a6: e028         	b	0x700af4fa <Sciclient_getContext+0x9a> @ imm = #0x50
700af4a8: 9803         	ldr	r0, [sp, #0xc]
700af4aa: b918         	cbnz	r0, 0x700af4b4 <Sciclient_getContext+0x54> @ imm = #0x6
700af4ac: e7ff         	b	0x700af4ae <Sciclient_getContext+0x4e> @ imm = #-0x2
700af4ae: 2002         	movs	r0, #0x2
700af4b0: 9001         	str	r0, [sp, #0x4]
700af4b2: e002         	b	0x700af4ba <Sciclient_getContext+0x5a> @ imm = #0x4
700af4b4: 2003         	movs	r0, #0x3
700af4b6: 9001         	str	r0, [sp, #0x4]
700af4b8: e7ff         	b	0x700af4ba <Sciclient_getContext+0x5a> @ imm = #-0x2
700af4ba: e01e         	b	0x700af4fa <Sciclient_getContext+0x9a> @ imm = #0x3c
700af4bc: 9803         	ldr	r0, [sp, #0xc]
700af4be: b918         	cbnz	r0, 0x700af4c8 <Sciclient_getContext+0x68> @ imm = #0x6
700af4c0: e7ff         	b	0x700af4c2 <Sciclient_getContext+0x62> @ imm = #-0x2
700af4c2: 2009         	movs	r0, #0x9
700af4c4: 9001         	str	r0, [sp, #0x4]
700af4c6: e002         	b	0x700af4ce <Sciclient_getContext+0x6e> @ imm = #0x4
700af4c8: 200a         	movs	r0, #0xa
700af4ca: 9001         	str	r0, [sp, #0x4]
700af4cc: e7ff         	b	0x700af4ce <Sciclient_getContext+0x6e> @ imm = #-0x2
700af4ce: e014         	b	0x700af4fa <Sciclient_getContext+0x9a> @ imm = #0x28
700af4d0: 9803         	ldr	r0, [sp, #0xc]
700af4d2: b918         	cbnz	r0, 0x700af4dc <Sciclient_getContext+0x7c> @ imm = #0x6
700af4d4: e7ff         	b	0x700af4d6 <Sciclient_getContext+0x76> @ imm = #-0x2
700af4d6: 200b         	movs	r0, #0xb
700af4d8: 9001         	str	r0, [sp, #0x4]
700af4da: e002         	b	0x700af4e2 <Sciclient_getContext+0x82> @ imm = #0x4
700af4dc: 200c         	movs	r0, #0xc
700af4de: 9001         	str	r0, [sp, #0x4]
700af4e0: e7ff         	b	0x700af4e2 <Sciclient_getContext+0x82> @ imm = #-0x2
700af4e2: e00a         	b	0x700af4fa <Sciclient_getContext+0x9a> @ imm = #0x14
700af4e4: 9803         	ldr	r0, [sp, #0xc]
700af4e6: b918         	cbnz	r0, 0x700af4f0 <Sciclient_getContext+0x90> @ imm = #0x6
700af4e8: e7ff         	b	0x700af4ea <Sciclient_getContext+0x8a> @ imm = #-0x2
700af4ea: 2004         	movs	r0, #0x4
700af4ec: 9001         	str	r0, [sp, #0x4]
700af4ee: e002         	b	0x700af4f6 <Sciclient_getContext+0x96> @ imm = #0x4
700af4f0: 2006         	movs	r0, #0x6
700af4f2: 9001         	str	r0, [sp, #0x4]
700af4f4: e7ff         	b	0x700af4f6 <Sciclient_getContext+0x96> @ imm = #-0x2
700af4f6: e000         	b	0x700af4fa <Sciclient_getContext+0x9a> @ imm = #0x0
700af4f8: e7ff         	b	0x700af4fa <Sciclient_getContext+0x9a> @ imm = #-0x2
700af4fa: 9801         	ldr	r0, [sp, #0x4]
700af4fc: b004         	add	sp, #0x10
700af4fe: 4770         	bx	lr

700af500 <Udma_rmAllocEvent>:
700af500: b580         	push	{r7, lr}
700af502: b088         	sub	sp, #0x20
700af504: 9007         	str	r0, [sp, #0x1c]
700af506: f64f 70ff    	movw	r0, #0xffff
700af50a: 9006         	str	r0, [sp, #0x18]
700af50c: 9807         	ldr	r0, [sp, #0x1c]
700af50e: f500 70ea    	add.w	r0, r0, #0x1d4
700af512: 9001         	str	r0, [sp, #0x4]
700af514: 9807         	ldr	r0, [sp, #0x1c]
700af516: f500 609f    	add.w	r0, r0, #0x4f8
700af51a: f04f 31ff    	mov.w	r1, #0xffffffff
700af51e: f003 fb87    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x370e
700af522: 2000         	movs	r0, #0x0
700af524: 9005         	str	r0, [sp, #0x14]
700af526: e7ff         	b	0x700af528 <Udma_rmAllocEvent+0x28> @ imm = #-0x2
700af528: 9805         	ldr	r0, [sp, #0x14]
700af52a: 9901         	ldr	r1, [sp, #0x4]
700af52c: f8d1 10dc    	ldr.w	r1, [r1, #0xdc]
700af530: 4288         	cmp	r0, r1
700af532: d22d         	bhs	0x700af590 <Udma_rmAllocEvent+0x90> @ imm = #0x5a
700af534: e7ff         	b	0x700af536 <Udma_rmAllocEvent+0x36> @ imm = #-0x2
700af536: 9805         	ldr	r0, [sp, #0x14]
700af538: 0940         	lsrs	r0, r0, #0x5
700af53a: 9004         	str	r0, [sp, #0x10]
700af53c: 9805         	ldr	r0, [sp, #0x14]
700af53e: 9904         	ldr	r1, [sp, #0x10]
700af540: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700af544: 9003         	str	r0, [sp, #0xc]
700af546: 9903         	ldr	r1, [sp, #0xc]
700af548: 2001         	movs	r0, #0x1
700af54a: 4088         	lsls	r0, r1
700af54c: 9002         	str	r0, [sp, #0x8]
700af54e: 9807         	ldr	r0, [sp, #0x1c]
700af550: 9904         	ldr	r1, [sp, #0x10]
700af552: eb00 0081    	add.w	r0, r0, r1, lsl #2
700af556: f8d0 0424    	ldr.w	r0, [r0, #0x424]
700af55a: 9902         	ldr	r1, [sp, #0x8]
700af55c: 4008         	ands	r0, r1
700af55e: 4288         	cmp	r0, r1
700af560: d111         	bne	0x700af586 <Udma_rmAllocEvent+0x86> @ imm = #0x22
700af562: e7ff         	b	0x700af564 <Udma_rmAllocEvent+0x64> @ imm = #-0x2
700af564: 9a02         	ldr	r2, [sp, #0x8]
700af566: 9807         	ldr	r0, [sp, #0x1c]
700af568: 9904         	ldr	r1, [sp, #0x10]
700af56a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700af56e: f8d1 0424    	ldr.w	r0, [r1, #0x424]
700af572: 4390         	bics	r0, r2
700af574: f8c1 0424    	str.w	r0, [r1, #0x424]
700af578: 9805         	ldr	r0, [sp, #0x14]
700af57a: 9901         	ldr	r1, [sp, #0x4]
700af57c: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700af580: 4408         	add	r0, r1
700af582: 9006         	str	r0, [sp, #0x18]
700af584: e004         	b	0x700af590 <Udma_rmAllocEvent+0x90> @ imm = #0x8
700af586: e7ff         	b	0x700af588 <Udma_rmAllocEvent+0x88> @ imm = #-0x2
700af588: 9805         	ldr	r0, [sp, #0x14]
700af58a: 3001         	adds	r0, #0x1
700af58c: 9005         	str	r0, [sp, #0x14]
700af58e: e7cb         	b	0x700af528 <Udma_rmAllocEvent+0x28> @ imm = #-0x6a
700af590: 9807         	ldr	r0, [sp, #0x1c]
700af592: f500 609f    	add.w	r0, r0, #0x4f8
700af596: f004 fbdb    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x47b6
700af59a: 9806         	ldr	r0, [sp, #0x18]
700af59c: b008         	add	sp, #0x20
700af59e: bd80         	pop	{r7, pc}

700af5a0 <Udma_rmAllocVintr>:
700af5a0: b580         	push	{r7, lr}
700af5a2: b088         	sub	sp, #0x20
700af5a4: 9007         	str	r0, [sp, #0x1c]
700af5a6: f64f 70ff    	movw	r0, #0xffff
700af5aa: 9002         	str	r0, [sp, #0x8]
700af5ac: 9807         	ldr	r0, [sp, #0x1c]
700af5ae: f500 70ea    	add.w	r0, r0, #0x1d4
700af5b2: 9001         	str	r0, [sp, #0x4]
700af5b4: 9807         	ldr	r0, [sp, #0x1c]
700af5b6: f500 609f    	add.w	r0, r0, #0x4f8
700af5ba: f04f 31ff    	mov.w	r1, #0xffffffff
700af5be: f003 fb37    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x366e
700af5c2: 2000         	movs	r0, #0x0
700af5c4: 9006         	str	r0, [sp, #0x18]
700af5c6: e7ff         	b	0x700af5c8 <Udma_rmAllocVintr+0x28> @ imm = #-0x2
700af5c8: 9806         	ldr	r0, [sp, #0x18]
700af5ca: 9901         	ldr	r1, [sp, #0x4]
700af5cc: f8d1 10e4    	ldr.w	r1, [r1, #0xe4]
700af5d0: 4288         	cmp	r0, r1
700af5d2: d22d         	bhs	0x700af630 <Udma_rmAllocVintr+0x90> @ imm = #0x5a
700af5d4: e7ff         	b	0x700af5d6 <Udma_rmAllocVintr+0x36> @ imm = #-0x2
700af5d6: 9806         	ldr	r0, [sp, #0x18]
700af5d8: 0940         	lsrs	r0, r0, #0x5
700af5da: 9005         	str	r0, [sp, #0x14]
700af5dc: 9806         	ldr	r0, [sp, #0x18]
700af5de: 9905         	ldr	r1, [sp, #0x14]
700af5e0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700af5e4: 9004         	str	r0, [sp, #0x10]
700af5e6: 9904         	ldr	r1, [sp, #0x10]
700af5e8: 2001         	movs	r0, #0x1
700af5ea: 4088         	lsls	r0, r1
700af5ec: 9003         	str	r0, [sp, #0xc]
700af5ee: 9807         	ldr	r0, [sp, #0x1c]
700af5f0: 9905         	ldr	r1, [sp, #0x14]
700af5f2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700af5f6: f8d0 04a4    	ldr.w	r0, [r0, #0x4a4]
700af5fa: 9903         	ldr	r1, [sp, #0xc]
700af5fc: 4008         	ands	r0, r1
700af5fe: 4288         	cmp	r0, r1
700af600: d111         	bne	0x700af626 <Udma_rmAllocVintr+0x86> @ imm = #0x22
700af602: e7ff         	b	0x700af604 <Udma_rmAllocVintr+0x64> @ imm = #-0x2
700af604: 9a03         	ldr	r2, [sp, #0xc]
700af606: 9807         	ldr	r0, [sp, #0x1c]
700af608: 9905         	ldr	r1, [sp, #0x14]
700af60a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700af60e: f8d1 04a4    	ldr.w	r0, [r1, #0x4a4]
700af612: 4390         	bics	r0, r2
700af614: f8c1 04a4    	str.w	r0, [r1, #0x4a4]
700af618: 9806         	ldr	r0, [sp, #0x18]
700af61a: 9901         	ldr	r1, [sp, #0x4]
700af61c: f8d1 10e0    	ldr.w	r1, [r1, #0xe0]
700af620: 4408         	add	r0, r1
700af622: 9002         	str	r0, [sp, #0x8]
700af624: e004         	b	0x700af630 <Udma_rmAllocVintr+0x90> @ imm = #0x8
700af626: e7ff         	b	0x700af628 <Udma_rmAllocVintr+0x88> @ imm = #-0x2
700af628: 9806         	ldr	r0, [sp, #0x18]
700af62a: 3001         	adds	r0, #0x1
700af62c: 9006         	str	r0, [sp, #0x18]
700af62e: e7cb         	b	0x700af5c8 <Udma_rmAllocVintr+0x28> @ imm = #-0x6a
700af630: 9807         	ldr	r0, [sp, #0x1c]
700af632: f500 609f    	add.w	r0, r0, #0x4f8
700af636: f004 fb8b    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x4716
700af63a: 9802         	ldr	r0, [sp, #0x8]
700af63c: b008         	add	sp, #0x20
700af63e: bd80         	pop	{r7, pc}

700af640 <Pinmux_config>:
700af640: b580         	push	{r7, lr}
700af642: b086         	sub	sp, #0x18
700af644: 9005         	str	r0, [sp, #0x14]
700af646: 9104         	str	r1, [sp, #0x10]
700af648: 2000         	movs	r0, #0x0
700af64a: 9001         	str	r0, [sp, #0x4]
700af64c: 9805         	ldr	r0, [sp, #0x14]
700af64e: 2800         	cmp	r0, #0x0
700af650: d042         	beq	0x700af6d8 <Pinmux_config+0x98> @ imm = #0x84
700af652: e7ff         	b	0x700af654 <Pinmux_config+0x14> @ imm = #-0x2
700af654: 9805         	ldr	r0, [sp, #0x14]
700af656: f9b0 0000    	ldrsh.w	r0, [r0]
700af65a: 3001         	adds	r0, #0x1
700af65c: b3e0         	cbz	r0, 0x700af6d8 <Pinmux_config+0x98> @ imm = #0x78
700af65e: e7ff         	b	0x700af660 <Pinmux_config+0x20> @ imm = #-0x2
700af660: 9804         	ldr	r0, [sp, #0x10]
700af662: b920         	cbnz	r0, 0x700af66e <Pinmux_config+0x2e> @ imm = #0x8
700af664: e7ff         	b	0x700af666 <Pinmux_config+0x26> @ imm = #-0x2
700af666: f44f 2074    	mov.w	r0, #0xf4000
700af66a: 9003         	str	r0, [sp, #0xc]
700af66c: e005         	b	0x700af67a <Pinmux_config+0x3a> @ imm = #0xa
700af66e: f244 0000    	movw	r0, #0x4000
700af672: f2c0 4008    	movt	r0, #0x408
700af676: 9003         	str	r0, [sp, #0xc]
700af678: e7ff         	b	0x700af67a <Pinmux_config+0x3a> @ imm = #-0x2
700af67a: 9803         	ldr	r0, [sp, #0xc]
700af67c: 2100         	movs	r1, #0x0
700af67e: f7fd f9a7    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x2cb2
700af682: 9003         	str	r0, [sp, #0xc]
700af684: 9805         	ldr	r0, [sp, #0x14]
700af686: f9b0 0000    	ldrsh.w	r0, [r0]
700af68a: 3001         	adds	r0, #0x1
700af68c: b130         	cbz	r0, 0x700af69c <Pinmux_config+0x5c> @ imm = #0xc
700af68e: e7ff         	b	0x700af690 <Pinmux_config+0x50> @ imm = #-0x2
700af690: 2001         	movs	r0, #0x1
700af692: 9001         	str	r0, [sp, #0x4]
700af694: 9804         	ldr	r0, [sp, #0x10]
700af696: f7fd ff73    	bl	0x700ad580 <Pinmux_unlockMMR> @ imm = #-0x211a
700af69a: e7ff         	b	0x700af69c <Pinmux_config+0x5c> @ imm = #-0x2
700af69c: e7ff         	b	0x700af69e <Pinmux_config+0x5e> @ imm = #-0x2
700af69e: 9805         	ldr	r0, [sp, #0x14]
700af6a0: f9b0 0000    	ldrsh.w	r0, [r0]
700af6a4: 3001         	adds	r0, #0x1
700af6a6: b178         	cbz	r0, 0x700af6c8 <Pinmux_config+0x88> @ imm = #0x1e
700af6a8: e7ff         	b	0x700af6aa <Pinmux_config+0x6a> @ imm = #-0x2
700af6aa: 9803         	ldr	r0, [sp, #0xc]
700af6ac: 9905         	ldr	r1, [sp, #0x14]
700af6ae: f9b1 1000    	ldrsh.w	r1, [r1]
700af6b2: 4408         	add	r0, r1
700af6b4: 9002         	str	r0, [sp, #0x8]
700af6b6: 9802         	ldr	r0, [sp, #0x8]
700af6b8: 9905         	ldr	r1, [sp, #0x14]
700af6ba: 6849         	ldr	r1, [r1, #0x4]
700af6bc: f006 f9c0    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x6380
700af6c0: 9805         	ldr	r0, [sp, #0x14]
700af6c2: 3008         	adds	r0, #0x8
700af6c4: 9005         	str	r0, [sp, #0x14]
700af6c6: e7ea         	b	0x700af69e <Pinmux_config+0x5e> @ imm = #-0x2c
700af6c8: 9801         	ldr	r0, [sp, #0x4]
700af6ca: b120         	cbz	r0, 0x700af6d6 <Pinmux_config+0x96> @ imm = #0x8
700af6cc: e7ff         	b	0x700af6ce <Pinmux_config+0x8e> @ imm = #-0x2
700af6ce: 9804         	ldr	r0, [sp, #0x10]
700af6d0: f002 fbae    	bl	0x700b1e30 <Pinmux_lockMMR> @ imm = #0x275c
700af6d4: e7ff         	b	0x700af6d6 <Pinmux_config+0x96> @ imm = #-0x2
700af6d6: e7ff         	b	0x700af6d8 <Pinmux_config+0x98> @ imm = #-0x2
700af6d8: b006         	add	sp, #0x18
700af6da: bd80         	pop	{r7, pc}
700af6dc: 0000         	movs	r0, r0
700af6de: 0000         	movs	r0, r0

700af6e0 <Sciclient_pmGetModuleClkFreq>:
700af6e0: b580         	push	{r7, lr}
700af6e2: b096         	sub	sp, #0x58
700af6e4: 9015         	str	r0, [sp, #0x54]
700af6e6: 9114         	str	r1, [sp, #0x50]
700af6e8: 9213         	str	r2, [sp, #0x4c]
700af6ea: 9312         	str	r3, [sp, #0x48]
700af6ec: 2000         	movs	r0, #0x0
700af6ee: 9011         	str	r0, [sp, #0x44]
700af6f0: 9815         	ldr	r0, [sp, #0x54]
700af6f2: f8cd 003b    	str.w	r0, [sp, #0x3b]
700af6f6: 9814         	ldr	r0, [sp, #0x50]
700af6f8: 28ff         	cmp	r0, #0xff
700af6fa: d306         	blo	0x700af70a <Sciclient_pmGetModuleClkFreq+0x2a> @ imm = #0xc
700af6fc: e7ff         	b	0x700af6fe <Sciclient_pmGetModuleClkFreq+0x1e> @ imm = #-0x2
700af6fe: 9814         	ldr	r0, [sp, #0x50]
700af700: 9010         	str	r0, [sp, #0x40]
700af702: 20ff         	movs	r0, #0xff
700af704: f88d 003f    	strb.w	r0, [sp, #0x3f]
700af708: e003         	b	0x700af712 <Sciclient_pmGetModuleClkFreq+0x32> @ imm = #0x6
700af70a: 9814         	ldr	r0, [sp, #0x50]
700af70c: f88d 003f    	strb.w	r0, [sp, #0x3f]
700af710: e7ff         	b	0x700af712 <Sciclient_pmGetModuleClkFreq+0x32> @ imm = #-0x2
700af712: 2000         	movs	r0, #0x0
700af714: 900b         	str	r0, [sp, #0x2c]
700af716: 900a         	str	r0, [sp, #0x28]
700af718: 9009         	str	r0, [sp, #0x24]
700af71a: 9008         	str	r0, [sp, #0x20]
700af71c: f44f 7187    	mov.w	r1, #0x10e
700af720: f8ad 100c    	strh.w	r1, [sp, #0xc]
700af724: 2102         	movs	r1, #0x2
700af726: 9104         	str	r1, [sp, #0x10]
700af728: f10d 0133    	add.w	r1, sp, #0x33
700af72c: 9105         	str	r1, [sp, #0x14]
700af72e: 2111         	movs	r1, #0x11
700af730: 9106         	str	r1, [sp, #0x18]
700af732: 9912         	ldr	r1, [sp, #0x48]
700af734: 9107         	str	r1, [sp, #0x1c]
700af736: 9000         	str	r0, [sp]
700af738: a808         	add	r0, sp, #0x20
700af73a: 9001         	str	r0, [sp, #0x4]
700af73c: 2010         	movs	r0, #0x10
700af73e: 9002         	str	r0, [sp, #0x8]
700af740: a803         	add	r0, sp, #0xc
700af742: 4669         	mov	r1, sp
700af744: f7f4 fb94    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xb8d8
700af748: 9011         	str	r0, [sp, #0x44]
700af74a: 9811         	ldr	r0, [sp, #0x44]
700af74c: b930         	cbnz	r0, 0x700af75c <Sciclient_pmGetModuleClkFreq+0x7c> @ imm = #0xc
700af74e: e7ff         	b	0x700af750 <Sciclient_pmGetModuleClkFreq+0x70> @ imm = #-0x2
700af750: 9800         	ldr	r0, [sp]
700af752: f000 0002    	and	r0, r0, #0x2
700af756: 2802         	cmp	r0, #0x2
700af758: d004         	beq	0x700af764 <Sciclient_pmGetModuleClkFreq+0x84> @ imm = #0x8
700af75a: e7ff         	b	0x700af75c <Sciclient_pmGetModuleClkFreq+0x7c> @ imm = #-0x2
700af75c: f04f 30ff    	mov.w	r0, #0xffffffff
700af760: 9011         	str	r0, [sp, #0x44]
700af762: e7ff         	b	0x700af764 <Sciclient_pmGetModuleClkFreq+0x84> @ imm = #-0x2
700af764: 9811         	ldr	r0, [sp, #0x44]
700af766: b930         	cbnz	r0, 0x700af776 <Sciclient_pmGetModuleClkFreq+0x96> @ imm = #0xc
700af768: e7ff         	b	0x700af76a <Sciclient_pmGetModuleClkFreq+0x8a> @ imm = #-0x2
700af76a: 980a         	ldr	r0, [sp, #0x28]
700af76c: 9a0b         	ldr	r2, [sp, #0x2c]
700af76e: 9913         	ldr	r1, [sp, #0x4c]
700af770: 604a         	str	r2, [r1, #0x4]
700af772: 6008         	str	r0, [r1]
700af774: e7ff         	b	0x700af776 <Sciclient_pmGetModuleClkFreq+0x96> @ imm = #-0x2
700af776: 9811         	ldr	r0, [sp, #0x44]
700af778: b016         	add	sp, #0x58
700af77a: bd80         	pop	{r7, pc}
700af77c: 0000         	movs	r0, r0
700af77e: 0000         	movs	r0, r0

700af780 <Sciclient_pmGetModuleClkParent>:
700af780: b580         	push	{r7, lr}
700af782: b096         	sub	sp, #0x58
700af784: 9015         	str	r0, [sp, #0x54]
700af786: 9114         	str	r1, [sp, #0x50]
700af788: 9213         	str	r2, [sp, #0x4c]
700af78a: 9312         	str	r3, [sp, #0x48]
700af78c: 2000         	movs	r0, #0x0
700af78e: 9011         	str	r0, [sp, #0x44]
700af790: 9815         	ldr	r0, [sp, #0x54]
700af792: f8cd 003b    	str.w	r0, [sp, #0x3b]
700af796: 9814         	ldr	r0, [sp, #0x50]
700af798: 28ff         	cmp	r0, #0xff
700af79a: d306         	blo	0x700af7aa <Sciclient_pmGetModuleClkParent+0x2a> @ imm = #0xc
700af79c: e7ff         	b	0x700af79e <Sciclient_pmGetModuleClkParent+0x1e> @ imm = #-0x2
700af79e: 9814         	ldr	r0, [sp, #0x50]
700af7a0: 9010         	str	r0, [sp, #0x40]
700af7a2: 20ff         	movs	r0, #0xff
700af7a4: f88d 003f    	strb.w	r0, [sp, #0x3f]
700af7a8: e003         	b	0x700af7b2 <Sciclient_pmGetModuleClkParent+0x32> @ imm = #0x6
700af7aa: 9814         	ldr	r0, [sp, #0x50]
700af7ac: f88d 003f    	strb.w	r0, [sp, #0x3f]
700af7b0: e7ff         	b	0x700af7b2 <Sciclient_pmGetModuleClkParent+0x32> @ imm = #-0x2
700af7b2: 2000         	movs	r0, #0x0
700af7b4: f88d 0030    	strb.w	r0, [sp, #0x30]
700af7b8: 900b         	str	r0, [sp, #0x2c]
700af7ba: 900a         	str	r0, [sp, #0x28]
700af7bc: 9009         	str	r0, [sp, #0x24]
700af7be: f240 1103    	movw	r1, #0x103
700af7c2: f8ad 1010    	strh.w	r1, [sp, #0x10]
700af7c6: 2102         	movs	r1, #0x2
700af7c8: 9105         	str	r1, [sp, #0x14]
700af7ca: f10d 0133    	add.w	r1, sp, #0x33
700af7ce: 9106         	str	r1, [sp, #0x18]
700af7d0: 2111         	movs	r1, #0x11
700af7d2: 9107         	str	r1, [sp, #0x1c]
700af7d4: 9912         	ldr	r1, [sp, #0x48]
700af7d6: 9108         	str	r1, [sp, #0x20]
700af7d8: 9001         	str	r0, [sp, #0x4]
700af7da: a809         	add	r0, sp, #0x24
700af7dc: 9002         	str	r0, [sp, #0x8]
700af7de: 200d         	movs	r0, #0xd
700af7e0: 9003         	str	r0, [sp, #0xc]
700af7e2: a804         	add	r0, sp, #0x10
700af7e4: a901         	add	r1, sp, #0x4
700af7e6: f7f4 fb43    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xb97a
700af7ea: 9011         	str	r0, [sp, #0x44]
700af7ec: 9811         	ldr	r0, [sp, #0x44]
700af7ee: b930         	cbnz	r0, 0x700af7fe <Sciclient_pmGetModuleClkParent+0x7e> @ imm = #0xc
700af7f0: e7ff         	b	0x700af7f2 <Sciclient_pmGetModuleClkParent+0x72> @ imm = #-0x2
700af7f2: 9801         	ldr	r0, [sp, #0x4]
700af7f4: f000 0002    	and	r0, r0, #0x2
700af7f8: 2802         	cmp	r0, #0x2
700af7fa: d004         	beq	0x700af806 <Sciclient_pmGetModuleClkParent+0x86> @ imm = #0x8
700af7fc: e7ff         	b	0x700af7fe <Sciclient_pmGetModuleClkParent+0x7e> @ imm = #-0x2
700af7fe: f04f 30ff    	mov.w	r0, #0xffffffff
700af802: 9011         	str	r0, [sp, #0x44]
700af804: e7ff         	b	0x700af806 <Sciclient_pmGetModuleClkParent+0x86> @ imm = #-0x2
700af806: 9811         	ldr	r0, [sp, #0x44]
700af808: b928         	cbnz	r0, 0x700af816 <Sciclient_pmGetModuleClkParent+0x96> @ imm = #0xa
700af80a: e7ff         	b	0x700af80c <Sciclient_pmGetModuleClkParent+0x8c> @ imm = #-0x2
700af80c: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700af810: 9913         	ldr	r1, [sp, #0x4c]
700af812: 6008         	str	r0, [r1]
700af814: e7ff         	b	0x700af816 <Sciclient_pmGetModuleClkParent+0x96> @ imm = #-0x2
700af816: 9811         	ldr	r0, [sp, #0x44]
700af818: b016         	add	sp, #0x58
700af81a: bd80         	pop	{r7, pc}
700af81c: 0000         	movs	r0, r0
700af81e: 0000         	movs	r0, r0

700af820 <SOC_controlModuleUnlockMMR>:
700af820: b580         	push	{r7, lr}
700af822: b084         	sub	sp, #0x10
700af824: 9003         	str	r0, [sp, #0xc]
700af826: 9102         	str	r1, [sp, #0x8]
700af828: 9803         	ldr	r0, [sp, #0xc]
700af82a: bb00         	cbnz	r0, 0x700af86e <SOC_controlModuleUnlockMMR+0x4e> @ imm = #0x40
700af82c: e7ff         	b	0x700af82e <SOC_controlModuleUnlockMMR+0xe> @ imm = #-0x2
700af82e: f04f 4086    	mov.w	r0, #0x43000000
700af832: 2100         	movs	r1, #0x0
700af834: f7fd f8cc    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x2e68
700af838: 9001         	str	r0, [sp, #0x4]
700af83a: 9801         	ldr	r0, [sp, #0x4]
700af83c: 9902         	ldr	r1, [sp, #0x8]
700af83e: eb00 3081    	add.w	r0, r0, r1, lsl #14
700af842: f241 0108    	movw	r1, #0x1008
700af846: 4408         	add	r0, r1
700af848: 9000         	str	r0, [sp]
700af84a: 9800         	ldr	r0, [sp]
700af84c: f243 4190    	movw	r1, #0x3490
700af850: f6c6 01ef    	movt	r1, #0x68ef
700af854: f006 f904    	bl	0x700b5a60 <CSL_REG32_WR_RAW> @ imm = #0x6208
700af858: 9800         	ldr	r0, [sp]
700af85a: 3004         	adds	r0, #0x4
700af85c: 9000         	str	r0, [sp]
700af85e: 9800         	ldr	r0, [sp]
700af860: f64b 415a    	movw	r1, #0xbc5a
700af864: f2cd 1172    	movt	r1, #0xd172
700af868: f006 f8fa    	bl	0x700b5a60 <CSL_REG32_WR_RAW> @ imm = #0x61f4
700af86c: e7ff         	b	0x700af86e <SOC_controlModuleUnlockMMR+0x4e> @ imm = #-0x2
700af86e: 9803         	ldr	r0, [sp, #0xc]
700af870: 2801         	cmp	r0, #0x1
700af872: d120         	bne	0x700af8b6 <SOC_controlModuleUnlockMMR+0x96> @ imm = #0x40
700af874: e7ff         	b	0x700af876 <SOC_controlModuleUnlockMMR+0x56> @ imm = #-0x2
700af876: f04f 608a    	mov.w	r0, #0x4500000
700af87a: 2100         	movs	r1, #0x0
700af87c: f7fd f8a8    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x2eb0
700af880: 9001         	str	r0, [sp, #0x4]
700af882: 9801         	ldr	r0, [sp, #0x4]
700af884: 9902         	ldr	r1, [sp, #0x8]
700af886: eb00 3081    	add.w	r0, r0, r1, lsl #14
700af88a: f241 0108    	movw	r1, #0x1008
700af88e: 4408         	add	r0, r1
700af890: 9000         	str	r0, [sp]
700af892: 9800         	ldr	r0, [sp]
700af894: f243 4190    	movw	r1, #0x3490
700af898: f6c6 01ef    	movt	r1, #0x68ef
700af89c: f006 f8e0    	bl	0x700b5a60 <CSL_REG32_WR_RAW> @ imm = #0x61c0
700af8a0: 9800         	ldr	r0, [sp]
700af8a2: 3004         	adds	r0, #0x4
700af8a4: 9000         	str	r0, [sp]
700af8a6: 9800         	ldr	r0, [sp]
700af8a8: f64b 415a    	movw	r1, #0xbc5a
700af8ac: f2cd 1172    	movt	r1, #0xd172
700af8b0: f006 f8d6    	bl	0x700b5a60 <CSL_REG32_WR_RAW> @ imm = #0x61ac
700af8b4: e7ff         	b	0x700af8b6 <SOC_controlModuleUnlockMMR+0x96> @ imm = #-0x2
700af8b6: b004         	add	sp, #0x10
700af8b8: bd80         	pop	{r7, pc}
700af8ba: 0000         	movs	r0, r0
700af8bc: 0000         	movs	r0, r0
700af8be: 0000         	movs	r0, r0

700af8c0 <Sciclient_pmModuleGetClkStatus>:
700af8c0: b580         	push	{r7, lr}
700af8c2: b094         	sub	sp, #0x50
700af8c4: 9013         	str	r0, [sp, #0x4c]
700af8c6: 9112         	str	r1, [sp, #0x48]
700af8c8: 9211         	str	r2, [sp, #0x44]
700af8ca: 9310         	str	r3, [sp, #0x40]
700af8cc: 2000         	movs	r0, #0x0
700af8ce: 900f         	str	r0, [sp, #0x3c]
700af8d0: 9813         	ldr	r0, [sp, #0x4c]
700af8d2: f8cd 0033    	str.w	r0, [sp, #0x33]
700af8d6: 9812         	ldr	r0, [sp, #0x48]
700af8d8: 28ff         	cmp	r0, #0xff
700af8da: d306         	blo	0x700af8ea <Sciclient_pmModuleGetClkStatus+0x2a> @ imm = #0xc
700af8dc: e7ff         	b	0x700af8de <Sciclient_pmModuleGetClkStatus+0x1e> @ imm = #-0x2
700af8de: 9812         	ldr	r0, [sp, #0x48]
700af8e0: 900e         	str	r0, [sp, #0x38]
700af8e2: 20ff         	movs	r0, #0xff
700af8e4: f88d 0037    	strb.w	r0, [sp, #0x37]
700af8e8: e003         	b	0x700af8f2 <Sciclient_pmModuleGetClkStatus+0x32> @ imm = #0x6
700af8ea: 9812         	ldr	r0, [sp, #0x48]
700af8ec: f88d 0037    	strb.w	r0, [sp, #0x37]
700af8f0: e7ff         	b	0x700af8f2 <Sciclient_pmModuleGetClkStatus+0x32> @ imm = #-0x2
700af8f2: 2000         	movs	r0, #0x0
700af8f4: f8ad 0028    	strh.w	r0, [sp, #0x28]
700af8f8: 9009         	str	r0, [sp, #0x24]
700af8fa: 9008         	str	r0, [sp, #0x20]
700af8fc: f240 1101    	movw	r1, #0x101
700af900: f8ad 100c    	strh.w	r1, [sp, #0xc]
700af904: 2102         	movs	r1, #0x2
700af906: 9104         	str	r1, [sp, #0x10]
700af908: f10d 012b    	add.w	r1, sp, #0x2b
700af90c: 9105         	str	r1, [sp, #0x14]
700af90e: 2111         	movs	r1, #0x11
700af910: 9106         	str	r1, [sp, #0x18]
700af912: 9910         	ldr	r1, [sp, #0x40]
700af914: 9107         	str	r1, [sp, #0x1c]
700af916: 9000         	str	r0, [sp]
700af918: a808         	add	r0, sp, #0x20
700af91a: 9001         	str	r0, [sp, #0x4]
700af91c: 200a         	movs	r0, #0xa
700af91e: 9002         	str	r0, [sp, #0x8]
700af920: a803         	add	r0, sp, #0xc
700af922: 4669         	mov	r1, sp
700af924: f7f4 faa4    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xbab8
700af928: 900f         	str	r0, [sp, #0x3c]
700af92a: 980f         	ldr	r0, [sp, #0x3c]
700af92c: b930         	cbnz	r0, 0x700af93c <Sciclient_pmModuleGetClkStatus+0x7c> @ imm = #0xc
700af92e: e7ff         	b	0x700af930 <Sciclient_pmModuleGetClkStatus+0x70> @ imm = #-0x2
700af930: 9800         	ldr	r0, [sp]
700af932: f000 0002    	and	r0, r0, #0x2
700af936: 2802         	cmp	r0, #0x2
700af938: d004         	beq	0x700af944 <Sciclient_pmModuleGetClkStatus+0x84> @ imm = #0x8
700af93a: e7ff         	b	0x700af93c <Sciclient_pmModuleGetClkStatus+0x7c> @ imm = #-0x2
700af93c: f04f 30ff    	mov.w	r0, #0xffffffff
700af940: 900f         	str	r0, [sp, #0x3c]
700af942: e7ff         	b	0x700af944 <Sciclient_pmModuleGetClkStatus+0x84> @ imm = #-0x2
700af944: 980f         	ldr	r0, [sp, #0x3c]
700af946: b928         	cbnz	r0, 0x700af954 <Sciclient_pmModuleGetClkStatus+0x94> @ imm = #0xa
700af948: e7ff         	b	0x700af94a <Sciclient_pmModuleGetClkStatus+0x8a> @ imm = #-0x2
700af94a: f89d 0029    	ldrb.w	r0, [sp, #0x29]
700af94e: 9911         	ldr	r1, [sp, #0x44]
700af950: 6008         	str	r0, [r1]
700af952: e7ff         	b	0x700af954 <Sciclient_pmModuleGetClkStatus+0x94> @ imm = #-0x2
700af954: 980f         	ldr	r0, [sp, #0x3c]
700af956: b014         	add	sp, #0x50
700af958: bd80         	pop	{r7, pc}
700af95a: 0000         	movs	r0, r0
700af95c: 0000         	movs	r0, r0
700af95e: 0000         	movs	r0, r0

700af960 <Sciclient_pmSetModuleClkParent>:
700af960: b580         	push	{r7, lr}
700af962: b094         	sub	sp, #0x50
700af964: 9013         	str	r0, [sp, #0x4c]
700af966: 9112         	str	r1, [sp, #0x48]
700af968: 9211         	str	r2, [sp, #0x44]
700af96a: 9310         	str	r3, [sp, #0x40]
700af96c: 2000         	movs	r0, #0x0
700af96e: 900f         	str	r0, [sp, #0x3c]
700af970: 9813         	ldr	r0, [sp, #0x4c]
700af972: f8cd 002e    	str.w	r0, [sp, #0x2e]
700af976: 9812         	ldr	r0, [sp, #0x48]
700af978: 28ff         	cmp	r0, #0xff
700af97a: d306         	blo	0x700af98a <Sciclient_pmSetModuleClkParent+0x2a> @ imm = #0xc
700af97c: e7ff         	b	0x700af97e <Sciclient_pmSetModuleClkParent+0x1e> @ imm = #-0x2
700af97e: 9812         	ldr	r0, [sp, #0x48]
700af980: 900d         	str	r0, [sp, #0x34]
700af982: 20ff         	movs	r0, #0xff
700af984: f88d 0032    	strb.w	r0, [sp, #0x32]
700af988: e003         	b	0x700af992 <Sciclient_pmSetModuleClkParent+0x32> @ imm = #0x6
700af98a: 9812         	ldr	r0, [sp, #0x48]
700af98c: f88d 0032    	strb.w	r0, [sp, #0x32]
700af990: e7ff         	b	0x700af992 <Sciclient_pmSetModuleClkParent+0x32> @ imm = #-0x2
700af992: 9811         	ldr	r0, [sp, #0x44]
700af994: 28ff         	cmp	r0, #0xff
700af996: d306         	blo	0x700af9a6 <Sciclient_pmSetModuleClkParent+0x46> @ imm = #0xc
700af998: e7ff         	b	0x700af99a <Sciclient_pmSetModuleClkParent+0x3a> @ imm = #-0x2
700af99a: 9811         	ldr	r0, [sp, #0x44]
700af99c: 900e         	str	r0, [sp, #0x38]
700af99e: 20ff         	movs	r0, #0xff
700af9a0: f88d 0033    	strb.w	r0, [sp, #0x33]
700af9a4: e003         	b	0x700af9ae <Sciclient_pmSetModuleClkParent+0x4e> @ imm = #0x6
700af9a6: 9811         	ldr	r0, [sp, #0x44]
700af9a8: f88d 0033    	strb.w	r0, [sp, #0x33]
700af9ac: e7ff         	b	0x700af9ae <Sciclient_pmSetModuleClkParent+0x4e> @ imm = #-0x2
700af9ae: f44f 7081    	mov.w	r0, #0x102
700af9b2: f8ad 0010    	strh.w	r0, [sp, #0x10]
700af9b6: 2002         	movs	r0, #0x2
700af9b8: 9005         	str	r0, [sp, #0x14]
700af9ba: f10d 0026    	add.w	r0, sp, #0x26
700af9be: 9006         	str	r0, [sp, #0x18]
700af9c0: 2016         	movs	r0, #0x16
700af9c2: 9007         	str	r0, [sp, #0x1c]
700af9c4: 9810         	ldr	r0, [sp, #0x40]
700af9c6: 9008         	str	r0, [sp, #0x20]
700af9c8: 2000         	movs	r0, #0x0
700af9ca: 9001         	str	r0, [sp, #0x4]
700af9cc: 9002         	str	r0, [sp, #0x8]
700af9ce: 9003         	str	r0, [sp, #0xc]
700af9d0: a804         	add	r0, sp, #0x10
700af9d2: a901         	add	r1, sp, #0x4
700af9d4: f7f4 fa4c    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xbb68
700af9d8: 900f         	str	r0, [sp, #0x3c]
700af9da: 980f         	ldr	r0, [sp, #0x3c]
700af9dc: b930         	cbnz	r0, 0x700af9ec <Sciclient_pmSetModuleClkParent+0x8c> @ imm = #0xc
700af9de: e7ff         	b	0x700af9e0 <Sciclient_pmSetModuleClkParent+0x80> @ imm = #-0x2
700af9e0: 9801         	ldr	r0, [sp, #0x4]
700af9e2: f000 0002    	and	r0, r0, #0x2
700af9e6: 2802         	cmp	r0, #0x2
700af9e8: d004         	beq	0x700af9f4 <Sciclient_pmSetModuleClkParent+0x94> @ imm = #0x8
700af9ea: e7ff         	b	0x700af9ec <Sciclient_pmSetModuleClkParent+0x8c> @ imm = #-0x2
700af9ec: f04f 30ff    	mov.w	r0, #0xffffffff
700af9f0: 900f         	str	r0, [sp, #0x3c]
700af9f2: e7ff         	b	0x700af9f4 <Sciclient_pmSetModuleClkParent+0x94> @ imm = #-0x2
700af9f4: 980f         	ldr	r0, [sp, #0x3c]
700af9f6: b014         	add	sp, #0x50
700af9f8: bd80         	pop	{r7, pc}
700af9fa: 0000         	movs	r0, r0
700af9fc: 0000         	movs	r0, r0
700af9fe: 0000         	movs	r0, r0

700afa00 <Sciclient_rmIrOutpIsFree>:
700afa00: b580         	push	{r7, lr}
700afa02: b086         	sub	sp, #0x18
700afa04: f8ad 0016    	strh.w	r0, [sp, #0x16]
700afa08: f8ad 1014    	strh.w	r1, [sp, #0x14]
700afa0c: 2000         	movs	r0, #0x0
700afa0e: 9004         	str	r0, [sp, #0x10]
700afa10: 9003         	str	r0, [sp, #0xc]
700afa12: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700afa16: f002 fc33    	bl	0x700b2280 <Sciclient_rmIrGetInst> @ imm = #0x2866
700afa1a: 9003         	str	r0, [sp, #0xc]
700afa1c: 9803         	ldr	r0, [sp, #0xc]
700afa1e: b920         	cbnz	r0, 0x700afa2a <Sciclient_rmIrOutpIsFree+0x2a> @ imm = #0x8
700afa20: e7ff         	b	0x700afa22 <Sciclient_rmIrOutpIsFree+0x22> @ imm = #-0x2
700afa22: f06f 0001    	mvn	r0, #0x1
700afa26: 9004         	str	r0, [sp, #0x10]
700afa28: e00b         	b	0x700afa42 <Sciclient_rmIrOutpIsFree+0x42> @ imm = #0x16
700afa2a: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700afa2e: 9903         	ldr	r1, [sp, #0xc]
700afa30: 8949         	ldrh	r1, [r1, #0xa]
700afa32: 4288         	cmp	r0, r1
700afa34: db04         	blt	0x700afa40 <Sciclient_rmIrOutpIsFree+0x40> @ imm = #0x8
700afa36: e7ff         	b	0x700afa38 <Sciclient_rmIrOutpIsFree+0x38> @ imm = #-0x2
700afa38: f06f 0001    	mvn	r0, #0x1
700afa3c: 9004         	str	r0, [sp, #0x10]
700afa3e: e7ff         	b	0x700afa40 <Sciclient_rmIrOutpIsFree+0x40> @ imm = #-0x2
700afa40: e7ff         	b	0x700afa42 <Sciclient_rmIrOutpIsFree+0x42> @ imm = #-0x2
700afa42: 9804         	ldr	r0, [sp, #0x10]
700afa44: bb30         	cbnz	r0, 0x700afa94 <Sciclient_rmIrOutpIsFree+0x94> @ imm = #0x4c
700afa46: e7ff         	b	0x700afa48 <Sciclient_rmIrOutpIsFree+0x48> @ imm = #-0x2
700afa48: 9803         	ldr	r0, [sp, #0xc]
700afa4a: 6840         	ldr	r0, [r0, #0x4]
700afa4c: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700afa50: f005 f94e    	bl	0x700b4cf0 <Sciclient_getIrAddr> @ imm = #0x529c
700afa54: 9002         	str	r0, [sp, #0x8]
700afa56: 9802         	ldr	r0, [sp, #0x8]
700afa58: f240 31ff    	movw	r1, #0x3ff
700afa5c: 2200         	movs	r2, #0x0
700afa5e: f005 fb57    	bl	0x700b5110 <CSL_REG32_FEXT_RAW> @ imm = #0x56ae
700afa62: f8ad 0006    	strh.w	r0, [sp, #0x6]
700afa66: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700afa6a: b138         	cbz	r0, 0x700afa7c <Sciclient_rmIrOutpIsFree+0x7c> @ imm = #0xe
700afa6c: e7ff         	b	0x700afa6e <Sciclient_rmIrOutpIsFree+0x6e> @ imm = #-0x2
700afa6e: 9803         	ldr	r0, [sp, #0xc]
700afa70: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700afa74: f7ff fa8c    	bl	0x700aef90 <Sciclient_rmIrOutpRomMapped> @ imm = #-0xae8
700afa78: b138         	cbz	r0, 0x700afa8a <Sciclient_rmIrOutpIsFree+0x8a> @ imm = #0xe
700afa7a: e7ff         	b	0x700afa7c <Sciclient_rmIrOutpIsFree+0x7c> @ imm = #-0x2
700afa7c: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700afa80: 9903         	ldr	r1, [sp, #0xc]
700afa82: 8989         	ldrh	r1, [r1, #0xc]
700afa84: 4288         	cmp	r0, r1
700afa86: d104         	bne	0x700afa92 <Sciclient_rmIrOutpIsFree+0x92> @ imm = #0x8
700afa88: e7ff         	b	0x700afa8a <Sciclient_rmIrOutpIsFree+0x8a> @ imm = #-0x2
700afa8a: f04f 30ff    	mov.w	r0, #0xffffffff
700afa8e: 9004         	str	r0, [sp, #0x10]
700afa90: e7ff         	b	0x700afa92 <Sciclient_rmIrOutpIsFree+0x92> @ imm = #-0x2
700afa92: e7ff         	b	0x700afa94 <Sciclient_rmIrOutpIsFree+0x94> @ imm = #-0x2
700afa94: 9804         	ldr	r0, [sp, #0x10]
700afa96: b006         	add	sp, #0x18
700afa98: bd80         	pop	{r7, pc}
700afa9a: 0000         	movs	r0, r0
700afa9c: 0000         	movs	r0, r0
700afa9e: 0000         	movs	r0, r0

700afaa0 <Udma_ringQueueRaw>:
700afaa0: b580         	push	{r7, lr}
700afaa2: b088         	sub	sp, #0x20
700afaa4: 9007         	str	r0, [sp, #0x1c]
700afaa6: 9305         	str	r3, [sp, #0x14]
700afaa8: 9204         	str	r2, [sp, #0x10]
700afaaa: 2000         	movs	r0, #0x0
700afaac: 9003         	str	r0, [sp, #0xc]
700afaae: 9807         	ldr	r0, [sp, #0x1c]
700afab0: 9000         	str	r0, [sp]
700afab2: 9800         	ldr	r0, [sp]
700afab4: b180         	cbz	r0, 0x700afad8 <Udma_ringQueueRaw+0x38> @ imm = #0x20
700afab6: e7ff         	b	0x700afab8 <Udma_ringQueueRaw+0x18> @ imm = #-0x2
700afab8: 9800         	ldr	r0, [sp]
700afaba: 6d80         	ldr	r0, [r0, #0x58]
700afabc: f64a 31cd    	movw	r1, #0xabcd
700afac0: f6ca 31dc    	movt	r1, #0xabdc
700afac4: 4288         	cmp	r0, r1
700afac6: d107         	bne	0x700afad8 <Udma_ringQueueRaw+0x38> @ imm = #0xe
700afac8: e7ff         	b	0x700afaca <Udma_ringQueueRaw+0x2a> @ imm = #-0x2
700afaca: 9800         	ldr	r0, [sp]
700afacc: 8880         	ldrh	r0, [r0, #0x4]
700aface: f64f 71ff    	movw	r1, #0xffff
700afad2: 4288         	cmp	r0, r1
700afad4: d104         	bne	0x700afae0 <Udma_ringQueueRaw+0x40> @ imm = #0x8
700afad6: e7ff         	b	0x700afad8 <Udma_ringQueueRaw+0x38> @ imm = #-0x2
700afad8: f06f 0001    	mvn	r0, #0x1
700afadc: 9003         	str	r0, [sp, #0xc]
700afade: e7ff         	b	0x700afae0 <Udma_ringQueueRaw+0x40> @ imm = #-0x2
700afae0: 9803         	ldr	r0, [sp, #0xc]
700afae2: b9a8         	cbnz	r0, 0x700afb10 <Udma_ringQueueRaw+0x70> @ imm = #0x2a
700afae4: e7ff         	b	0x700afae6 <Udma_ringQueueRaw+0x46> @ imm = #-0x2
700afae6: 9800         	ldr	r0, [sp]
700afae8: 6800         	ldr	r0, [r0]
700afaea: 9001         	str	r0, [sp, #0x4]
700afaec: 9801         	ldr	r0, [sp, #0x4]
700afaee: b150         	cbz	r0, 0x700afb06 <Udma_ringQueueRaw+0x66> @ imm = #0x14
700afaf0: e7ff         	b	0x700afaf2 <Udma_ringQueueRaw+0x52> @ imm = #-0x2
700afaf2: 9801         	ldr	r0, [sp, #0x4]
700afaf4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700afaf8: f64a 31cd    	movw	r1, #0xabcd
700afafc: f6ca 31dc    	movt	r1, #0xabdc
700afb00: 4288         	cmp	r0, r1
700afb02: d004         	beq	0x700afb0e <Udma_ringQueueRaw+0x6e> @ imm = #0x8
700afb04: e7ff         	b	0x700afb06 <Udma_ringQueueRaw+0x66> @ imm = #-0x2
700afb06: f04f 30ff    	mov.w	r0, #0xffffffff
700afb0a: 9003         	str	r0, [sp, #0xc]
700afb0c: e7ff         	b	0x700afb0e <Udma_ringQueueRaw+0x6e> @ imm = #-0x2
700afb0e: e7ff         	b	0x700afb10 <Udma_ringQueueRaw+0x70> @ imm = #-0x2
700afb10: 9803         	ldr	r0, [sp, #0xc]
700afb12: b978         	cbnz	r0, 0x700afb34 <Udma_ringQueueRaw+0x94> @ imm = #0x1e
700afb14: e7ff         	b	0x700afb16 <Udma_ringQueueRaw+0x76> @ imm = #-0x2
700afb16: f006 edae    	blx	0x700b6674 <HwiP_disable> @ imm = #0x6b5c
700afb1a: 9002         	str	r0, [sp, #0x8]
700afb1c: 9801         	ldr	r0, [sp, #0x4]
700afb1e: f8d0 c594    	ldr.w	r12, [r0, #0x594]
700afb22: 9900         	ldr	r1, [sp]
700afb24: 9a04         	ldr	r2, [sp, #0x10]
700afb26: 9b05         	ldr	r3, [sp, #0x14]
700afb28: 47e0         	blx	r12
700afb2a: 9003         	str	r0, [sp, #0xc]
700afb2c: 9802         	ldr	r0, [sp, #0x8]
700afb2e: f006 edc2    	blx	0x700b66b4 <HwiP_restore> @ imm = #0x6b84
700afb32: e7ff         	b	0x700afb34 <Udma_ringQueueRaw+0x94> @ imm = #-0x2
700afb34: 9803         	ldr	r0, [sp, #0xc]
700afb36: b008         	add	sp, #0x20
700afb38: bd80         	pop	{r7, pc}
700afb3a: 0000         	movs	r0, r0
700afb3c: 0000         	movs	r0, r0
700afb3e: 0000         	movs	r0, r0

700afb40 <_tx_thread_sleep>:
700afb40: b580         	push	{r7, lr}
700afb42: b084         	sub	sp, #0x10
700afb44: 9003         	str	r0, [sp, #0xc]
700afb46: f7f3 ed26    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0xc5b4
700afb4a: 9002         	str	r0, [sp, #0x8]
700afb4c: f64a 40ec    	movw	r0, #0xacec
700afb50: f2c7 0008    	movt	r0, #0x7008
700afb54: 6800         	ldr	r0, [r0]
700afb56: 9000         	str	r0, [sp]
700afb58: 9800         	ldr	r0, [sp]
700afb5a: b930         	cbnz	r0, 0x700afb6a <_tx_thread_sleep+0x2a> @ imm = #0xc
700afb5c: e7ff         	b	0x700afb5e <_tx_thread_sleep+0x1e> @ imm = #-0x2
700afb5e: 9802         	ldr	r0, [sp, #0x8]
700afb60: f7f2 ee92    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xd2dc
700afb64: 2013         	movs	r0, #0x13
700afb66: 9001         	str	r0, [sp, #0x4]
700afb68: e034         	b	0x700afbd4 <_tx_thread_sleep+0x94> @ imm = #0x68
700afb6a: f648 2068    	movw	r0, #0x8a68
700afb6e: f2c7 000b    	movt	r0, #0x700b
700afb72: 6800         	ldr	r0, [r0]
700afb74: b130         	cbz	r0, 0x700afb84 <_tx_thread_sleep+0x44> @ imm = #0xc
700afb76: e7ff         	b	0x700afb78 <_tx_thread_sleep+0x38> @ imm = #-0x2
700afb78: 9802         	ldr	r0, [sp, #0x8]
700afb7a: f7f2 ee86    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xd2f4
700afb7e: 2013         	movs	r0, #0x13
700afb80: 9001         	str	r0, [sp, #0x4]
700afb82: e026         	b	0x700afbd2 <_tx_thread_sleep+0x92> @ imm = #0x4c
700afb84: 9803         	ldr	r0, [sp, #0xc]
700afb86: b930         	cbnz	r0, 0x700afb96 <_tx_thread_sleep+0x56> @ imm = #0xc
700afb88: e7ff         	b	0x700afb8a <_tx_thread_sleep+0x4a> @ imm = #-0x2
700afb8a: 9802         	ldr	r0, [sp, #0x8]
700afb8c: f7f2 ee7c    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xd308
700afb90: 2000         	movs	r0, #0x0
700afb92: 9001         	str	r0, [sp, #0x4]
700afb94: e01c         	b	0x700afbd0 <_tx_thread_sleep+0x90> @ imm = #0x38
700afb96: f64a 40fc    	movw	r0, #0xacfc
700afb9a: f2c7 0008    	movt	r0, #0x7008
700afb9e: 6800         	ldr	r0, [r0]
700afba0: b130         	cbz	r0, 0x700afbb0 <_tx_thread_sleep+0x70> @ imm = #0xc
700afba2: e7ff         	b	0x700afba4 <_tx_thread_sleep+0x64> @ imm = #-0x2
700afba4: 9802         	ldr	r0, [sp, #0x8]
700afba6: f7f2 ee70    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xd320
700afbaa: 2013         	movs	r0, #0x13
700afbac: 9001         	str	r0, [sp, #0x4]
700afbae: e00e         	b	0x700afbce <_tx_thread_sleep+0x8e> @ imm = #0x1c
700afbb0: 9900         	ldr	r1, [sp]
700afbb2: 2004         	movs	r0, #0x4
700afbb4: 6348         	str	r0, [r1, #0x34]
700afbb6: 9800         	ldr	r0, [sp]
700afbb8: 9903         	ldr	r1, [sp, #0xc]
700afbba: f7f3 fe71    	bl	0x700a38a0 <_tx_thread_system_ni_suspend> @ imm = #-0xc31e
700afbbe: 9802         	ldr	r0, [sp, #0x8]
700afbc0: f7f2 ee62    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xd33c
700afbc4: 9800         	ldr	r0, [sp]
700afbc6: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700afbca: 9001         	str	r0, [sp, #0x4]
700afbcc: e7ff         	b	0x700afbce <_tx_thread_sleep+0x8e> @ imm = #-0x2
700afbce: e7ff         	b	0x700afbd0 <_tx_thread_sleep+0x90> @ imm = #-0x2
700afbd0: e7ff         	b	0x700afbd2 <_tx_thread_sleep+0x92> @ imm = #-0x2
700afbd2: e7ff         	b	0x700afbd4 <_tx_thread_sleep+0x94> @ imm = #-0x2
700afbd4: 9801         	ldr	r0, [sp, #0x4]
700afbd6: b004         	add	sp, #0x10
700afbd8: bd80         	pop	{r7, pc}
700afbda: 0000         	movs	r0, r0
700afbdc: 0000         	movs	r0, r0
700afbde: 0000         	movs	r0, r0

700afbe0 <_txe_mutex_get>:
700afbe0: b580         	push	{r7, lr}
700afbe2: b084         	sub	sp, #0x10
700afbe4: 9003         	str	r0, [sp, #0xc]
700afbe6: 9102         	str	r1, [sp, #0x8]
700afbe8: 2000         	movs	r0, #0x0
700afbea: 9001         	str	r0, [sp, #0x4]
700afbec: 9803         	ldr	r0, [sp, #0xc]
700afbee: b918         	cbnz	r0, 0x700afbf8 <_txe_mutex_get+0x18> @ imm = #0x6
700afbf0: e7ff         	b	0x700afbf2 <_txe_mutex_get+0x12> @ imm = #-0x2
700afbf2: 201c         	movs	r0, #0x1c
700afbf4: 9001         	str	r0, [sp, #0x4]
700afbf6: e01b         	b	0x700afc30 <_txe_mutex_get+0x50> @ imm = #0x36
700afbf8: 9803         	ldr	r0, [sp, #0xc]
700afbfa: 6800         	ldr	r0, [r0]
700afbfc: f245 4145    	movw	r1, #0x5445
700afc00: f6c4 5155    	movt	r1, #0x4d55
700afc04: 4288         	cmp	r0, r1
700afc06: d003         	beq	0x700afc10 <_txe_mutex_get+0x30> @ imm = #0x6
700afc08: e7ff         	b	0x700afc0a <_txe_mutex_get+0x2a> @ imm = #-0x2
700afc0a: 201c         	movs	r0, #0x1c
700afc0c: 9001         	str	r0, [sp, #0x4]
700afc0e: e00e         	b	0x700afc2e <_txe_mutex_get+0x4e> @ imm = #0x1c
700afc10: 9802         	ldr	r0, [sp, #0x8]
700afc12: b158         	cbz	r0, 0x700afc2c <_txe_mutex_get+0x4c> @ imm = #0x16
700afc14: e7ff         	b	0x700afc16 <_txe_mutex_get+0x36> @ imm = #-0x2
700afc16: f648 2068    	movw	r0, #0x8a68
700afc1a: f2c7 000b    	movt	r0, #0x700b
700afc1e: 6800         	ldr	r0, [r0]
700afc20: b118         	cbz	r0, 0x700afc2a <_txe_mutex_get+0x4a> @ imm = #0x6
700afc22: e7ff         	b	0x700afc24 <_txe_mutex_get+0x44> @ imm = #-0x2
700afc24: 2004         	movs	r0, #0x4
700afc26: 9001         	str	r0, [sp, #0x4]
700afc28: e7ff         	b	0x700afc2a <_txe_mutex_get+0x4a> @ imm = #-0x2
700afc2a: e7ff         	b	0x700afc2c <_txe_mutex_get+0x4c> @ imm = #-0x2
700afc2c: e7ff         	b	0x700afc2e <_txe_mutex_get+0x4e> @ imm = #-0x2
700afc2e: e7ff         	b	0x700afc30 <_txe_mutex_get+0x50> @ imm = #-0x2
700afc30: 9801         	ldr	r0, [sp, #0x4]
700afc32: b9b0         	cbnz	r0, 0x700afc62 <_txe_mutex_get+0x82> @ imm = #0x2c
700afc34: e7ff         	b	0x700afc36 <_txe_mutex_get+0x56> @ imm = #-0x2
700afc36: f648 2068    	movw	r0, #0x8a68
700afc3a: f2c7 000b    	movt	r0, #0x700b
700afc3e: 6800         	ldr	r0, [r0]
700afc40: b170         	cbz	r0, 0x700afc60 <_txe_mutex_get+0x80> @ imm = #0x1c
700afc42: e7ff         	b	0x700afc44 <_txe_mutex_get+0x64> @ imm = #-0x2
700afc44: f648 2068    	movw	r0, #0x8a68
700afc48: f2c7 000b    	movt	r0, #0x700b
700afc4c: 6800         	ldr	r0, [r0]
700afc4e: 0900         	lsrs	r0, r0, #0x4
700afc50: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700afc54: d203         	bhs	0x700afc5e <_txe_mutex_get+0x7e> @ imm = #0x6
700afc56: e7ff         	b	0x700afc58 <_txe_mutex_get+0x78> @ imm = #-0x2
700afc58: 2013         	movs	r0, #0x13
700afc5a: 9001         	str	r0, [sp, #0x4]
700afc5c: e7ff         	b	0x700afc5e <_txe_mutex_get+0x7e> @ imm = #-0x2
700afc5e: e7ff         	b	0x700afc60 <_txe_mutex_get+0x80> @ imm = #-0x2
700afc60: e7ff         	b	0x700afc62 <_txe_mutex_get+0x82> @ imm = #-0x2
700afc62: 9801         	ldr	r0, [sp, #0x4]
700afc64: b930         	cbnz	r0, 0x700afc74 <_txe_mutex_get+0x94> @ imm = #0xc
700afc66: e7ff         	b	0x700afc68 <_txe_mutex_get+0x88> @ imm = #-0x2
700afc68: 9803         	ldr	r0, [sp, #0xc]
700afc6a: 9902         	ldr	r1, [sp, #0x8]
700afc6c: f7f6 ffe0    	bl	0x700a6c30 <_tx_mutex_get> @ imm = #-0x9040
700afc70: 9001         	str	r0, [sp, #0x4]
700afc72: e7ff         	b	0x700afc74 <_txe_mutex_get+0x94> @ imm = #-0x2
700afc74: 9801         	ldr	r0, [sp, #0x4]
700afc76: b004         	add	sp, #0x10
700afc78: bd80         	pop	{r7, pc}
700afc7a: 0000         	movs	r0, r0
700afc7c: 0000         	movs	r0, r0
700afc7e: 0000         	movs	r0, r0

700afc80 <CSL_bcdmaChanOpSetChanEnable>:
700afc80: b580         	push	{r7, lr}
700afc82: b086         	sub	sp, #0x18
700afc84: 9005         	str	r0, [sp, #0x14]
700afc86: 9104         	str	r1, [sp, #0x10]
700afc88: 9203         	str	r2, [sp, #0xc]
700afc8a: f88d 300b    	strb.w	r3, [sp, #0xb]
700afc8e: 2000         	movs	r0, #0x0
700afc90: 9001         	str	r0, [sp, #0x4]
700afc92: 9804         	ldr	r0, [sp, #0x10]
700afc94: 9000         	str	r0, [sp]
700afc96: b140         	cbz	r0, 0x700afcaa <CSL_bcdmaChanOpSetChanEnable+0x2a> @ imm = #0x10
700afc98: e7ff         	b	0x700afc9a <CSL_bcdmaChanOpSetChanEnable+0x1a> @ imm = #-0x2
700afc9a: 9800         	ldr	r0, [sp]
700afc9c: 2801         	cmp	r0, #0x1
700afc9e: d014         	beq	0x700afcca <CSL_bcdmaChanOpSetChanEnable+0x4a> @ imm = #0x28
700afca0: e7ff         	b	0x700afca2 <CSL_bcdmaChanOpSetChanEnable+0x22> @ imm = #-0x2
700afca2: 9800         	ldr	r0, [sp]
700afca4: 2802         	cmp	r0, #0x2
700afca6: d020         	beq	0x700afcea <CSL_bcdmaChanOpSetChanEnable+0x6a> @ imm = #0x40
700afca8: e02f         	b	0x700afd0a <CSL_bcdmaChanOpSetChanEnable+0x8a> @ imm = #0x5e
700afcaa: 9805         	ldr	r0, [sp, #0x14]
700afcac: 6880         	ldr	r0, [r0, #0x8]
700afcae: 9903         	ldr	r1, [sp, #0xc]
700afcb0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700afcb4: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700afcb8: f001 0101    	and	r1, r1, #0x1
700afcbc: 2900         	cmp	r1, #0x0
700afcbe: bf18         	it	ne
700afcc0: f04f 4100    	movne.w	r1, #0x80000000
700afcc4: f005 feac    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x5d58
700afcc8: e023         	b	0x700afd12 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x46
700afcca: 9805         	ldr	r0, [sp, #0x14]
700afccc: 6900         	ldr	r0, [r0, #0x10]
700afcce: 9903         	ldr	r1, [sp, #0xc]
700afcd0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700afcd4: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700afcd8: f001 0101    	and	r1, r1, #0x1
700afcdc: 2900         	cmp	r1, #0x0
700afcde: bf18         	it	ne
700afce0: f04f 4100    	movne.w	r1, #0x80000000
700afce4: f005 fe9c    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x5d38
700afce8: e013         	b	0x700afd12 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x26
700afcea: 9805         	ldr	r0, [sp, #0x14]
700afcec: 6980         	ldr	r0, [r0, #0x18]
700afcee: 9903         	ldr	r1, [sp, #0xc]
700afcf0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700afcf4: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700afcf8: f001 0101    	and	r1, r1, #0x1
700afcfc: 2900         	cmp	r1, #0x0
700afcfe: bf18         	it	ne
700afd00: f04f 4100    	movne.w	r1, #0x80000000
700afd04: f005 fe8c    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x5d18
700afd08: e003         	b	0x700afd12 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x6
700afd0a: f06f 0001    	mvn	r0, #0x1
700afd0e: 9001         	str	r0, [sp, #0x4]
700afd10: e7ff         	b	0x700afd12 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #-0x2
700afd12: 9801         	ldr	r0, [sp, #0x4]
700afd14: b006         	add	sp, #0x18
700afd16: bd80         	pop	{r7, pc}
		...

700afd20 <PMU_profileStart>:
700afd20: b580         	push	{r7, lr}
700afd22: b088         	sub	sp, #0x20
700afd24: 9006         	str	r0, [sp, #0x18]
700afd26: f248 2000    	movw	r0, #0x8200
700afd2a: f2c7 0008    	movt	r0, #0x7008
700afd2e: 6801         	ldr	r1, [r0]
700afd30: 9105         	str	r1, [sp, #0x14]
700afd32: 6881         	ldr	r1, [r0, #0x8]
700afd34: 9103         	str	r1, [sp, #0xc]
700afd36: 6841         	ldr	r1, [r0, #0x4]
700afd38: 9102         	str	r1, [sp, #0x8]
700afd3a: 6800         	ldr	r0, [r0]
700afd3c: 2840         	cmp	r0, #0x40
700afd3e: d304         	blo	0x700afd4a <PMU_profileStart+0x2a> @ imm = #0x8
700afd40: e7ff         	b	0x700afd42 <PMU_profileStart+0x22> @ imm = #-0x2
700afd42: f04f 30ff    	mov.w	r0, #0xffffffff
700afd46: 9007         	str	r0, [sp, #0x1c]
700afd48: e032         	b	0x700afdb0 <PMU_profileStart+0x90> @ imm = #0x64
700afd4a: 9805         	ldr	r0, [sp, #0x14]
700afd4c: f248 2200    	movw	r2, #0x8200
700afd50: f2c7 0208    	movt	r2, #0x7008
700afd54: 2134         	movs	r1, #0x34
700afd56: fb00 2001    	mla	r0, r0, r1, r2
700afd5a: 300c         	adds	r0, #0xc
700afd5c: 9001         	str	r0, [sp, #0x4]
700afd5e: 9806         	ldr	r0, [sp, #0x18]
700afd60: 9901         	ldr	r1, [sp, #0x4]
700afd62: 6308         	str	r0, [r1, #0x30]
700afd64: f005 ff0c    	bl	0x700b5b80 <PMU_resetCounters> @ imm = #0x5e18
700afd68: 9802         	ldr	r0, [sp, #0x8]
700afd6a: 2801         	cmp	r0, #0x1
700afd6c: d106         	bne	0x700afd7c <PMU_profileStart+0x5c> @ imm = #0xc
700afd6e: e7ff         	b	0x700afd70 <PMU_profileStart+0x50> @ imm = #-0x2
700afd70: 201f         	movs	r0, #0x1f
700afd72: f7f9 ec04    	blx	0x700a957c <CSL_armR5PmuReadCntr> @ imm = #-0x67f8
700afd76: 9901         	ldr	r1, [sp, #0x4]
700afd78: 62c8         	str	r0, [r1, #0x2c]
700afd7a: e7ff         	b	0x700afd7c <PMU_profileStart+0x5c> @ imm = #-0x2
700afd7c: 2000         	movs	r0, #0x0
700afd7e: 9004         	str	r0, [sp, #0x10]
700afd80: e7ff         	b	0x700afd82 <PMU_profileStart+0x62> @ imm = #-0x2
700afd82: 9804         	ldr	r0, [sp, #0x10]
700afd84: 9903         	ldr	r1, [sp, #0xc]
700afd86: 4288         	cmp	r0, r1
700afd88: d20f         	bhs	0x700afdaa <PMU_profileStart+0x8a> @ imm = #0x1e
700afd8a: e7ff         	b	0x700afd8c <PMU_profileStart+0x6c> @ imm = #-0x2
700afd8c: 9804         	ldr	r0, [sp, #0x10]
700afd8e: f7f9 ebf6    	blx	0x700a957c <CSL_armR5PmuReadCntr> @ imm = #-0x6814
700afd92: 9901         	ldr	r1, [sp, #0x4]
700afd94: 9a04         	ldr	r2, [sp, #0x10]
700afd96: eb02 0242    	add.w	r2, r2, r2, lsl #1
700afd9a: eb01 0182    	add.w	r1, r1, r2, lsl #2
700afd9e: 6088         	str	r0, [r1, #0x8]
700afda0: e7ff         	b	0x700afda2 <PMU_profileStart+0x82> @ imm = #-0x2
700afda2: 9804         	ldr	r0, [sp, #0x10]
700afda4: 3001         	adds	r0, #0x1
700afda6: 9004         	str	r0, [sp, #0x10]
700afda8: e7eb         	b	0x700afd82 <PMU_profileStart+0x62> @ imm = #-0x2a
700afdaa: 2000         	movs	r0, #0x0
700afdac: 9007         	str	r0, [sp, #0x1c]
700afdae: e7ff         	b	0x700afdb0 <PMU_profileStart+0x90> @ imm = #-0x2
700afdb0: 9807         	ldr	r0, [sp, #0x1c]
700afdb2: b008         	add	sp, #0x20
700afdb4: bd80         	pop	{r7, pc}
		...
700afdbe: 0000         	movs	r0, r0

700afdc0 <Sciclient_init>:
700afdc0: b580         	push	{r7, lr}
700afdc2: b086         	sub	sp, #0x18
700afdc4: 9005         	str	r0, [sp, #0x14]
700afdc6: 2100         	movs	r1, #0x0
700afdc8: 9101         	str	r1, [sp, #0x4]
700afdca: 9104         	str	r1, [sp, #0x10]
700afdcc: f648 1070    	movw	r0, #0x8970
700afdd0: f2c7 000b    	movt	r0, #0x700b
700afdd4: 9002         	str	r0, [sp, #0x8]
700afdd6: 6800         	ldr	r0, [r0]
700afdd8: f7fc fdfa    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x340c
700afddc: 9901         	ldr	r1, [sp, #0x4]
700afdde: 4602         	mov	r2, r0
700afde0: 9802         	ldr	r0, [sp, #0x8]
700afde2: 6002         	str	r2, [r0]
700afde4: 6840         	ldr	r0, [r0, #0x4]
700afde6: f7fc fdf3    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x341a
700afdea: 9901         	ldr	r1, [sp, #0x4]
700afdec: 4602         	mov	r2, r0
700afdee: 9802         	ldr	r0, [sp, #0x8]
700afdf0: 6042         	str	r2, [r0, #0x4]
700afdf2: 6880         	ldr	r0, [r0, #0x8]
700afdf4: f7fc fdec    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x3428
700afdf8: 9902         	ldr	r1, [sp, #0x8]
700afdfa: 6088         	str	r0, [r1, #0x8]
700afdfc: 6908         	ldr	r0, [r1, #0x10]
700afdfe: 6949         	ldr	r1, [r1, #0x14]
700afe00: f7fc fde6    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x3434
700afe04: 9a02         	ldr	r2, [sp, #0x8]
700afe06: 4601         	mov	r1, r0
700afe08: 9801         	ldr	r0, [sp, #0x4]
700afe0a: 6150         	str	r0, [r2, #0x14]
700afe0c: 6111         	str	r1, [r2, #0x10]
700afe0e: f648 11f8    	movw	r1, #0x89f8
700afe12: f2c7 010b    	movt	r1, #0x700b
700afe16: 9103         	str	r1, [sp, #0xc]
700afe18: 6008         	str	r0, [r1]
700afe1a: 9805         	ldr	r0, [sp, #0x14]
700afe1c: 6048         	str	r0, [r1, #0x4]
700afe1e: 9805         	ldr	r0, [sp, #0x14]
700afe20: f003 fc66    	bl	0x700b36f0 <Sciclient_getDevId> @ imm = #0x38cc
700afe24: 9a03         	ldr	r2, [sp, #0xc]
700afe26: 4601         	mov	r1, r0
700afe28: 9801         	ldr	r0, [sp, #0x4]
700afe2a: 6091         	str	r1, [r2, #0x8]
700afe2c: 9905         	ldr	r1, [sp, #0x14]
700afe2e: f7ff fb17    	bl	0x700af460 <Sciclient_getContext> @ imm = #-0x9d2
700afe32: 9903         	ldr	r1, [sp, #0xc]
700afe34: 60c8         	str	r0, [r1, #0xc]
700afe36: 9905         	ldr	r1, [sp, #0x14]
700afe38: 2001         	movs	r0, #0x1
700afe3a: f7ff fb11    	bl	0x700af460 <Sciclient_getContext> @ imm = #-0x9de
700afe3e: 9a03         	ldr	r2, [sp, #0xc]
700afe40: 4601         	mov	r1, r0
700afe42: 9802         	ldr	r0, [sp, #0x8]
700afe44: 6111         	str	r1, [r2, #0x10]
700afe46: f004 fe63    	bl	0x700b4b10 <CSL_secProxyGetMaxMsgSize> @ imm = #0x4cc6
700afe4a: 9903         	ldr	r1, [sp, #0xc]
700afe4c: 3804         	subs	r0, #0x4
700afe4e: 6148         	str	r0, [r1, #0x14]
700afe50: 9804         	ldr	r0, [sp, #0x10]
700afe52: b006         	add	sp, #0x18
700afe54: bd80         	pop	{r7, pc}
		...
700afe5e: 0000         	movs	r0, r0

700afe60 <UART_subConfigTCRTLRModeEn>:
700afe60: b580         	push	{r7, lr}
700afe62: b088         	sub	sp, #0x20
700afe64: 9007         	str	r0, [sp, #0x1c]
700afe66: 9807         	ldr	r0, [sp, #0x1c]
700afe68: 21bf         	movs	r1, #0xbf
700afe6a: 9101         	str	r1, [sp, #0x4]
700afe6c: f002 ffd0    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x2fa0
700afe70: 9004         	str	r0, [sp, #0x10]
700afe72: 9807         	ldr	r0, [sp, #0x1c]
700afe74: 3008         	adds	r0, #0x8
700afe76: 2110         	movs	r1, #0x10
700afe78: 9102         	str	r1, [sp, #0x8]
700afe7a: 2204         	movs	r2, #0x4
700afe7c: 9203         	str	r2, [sp, #0xc]
700afe7e: f005 fa87    	bl	0x700b5390 <HW_RD_FIELD32_RAW> @ imm = #0x550e
700afe82: 9902         	ldr	r1, [sp, #0x8]
700afe84: 9a03         	ldr	r2, [sp, #0xc]
700afe86: 9006         	str	r0, [sp, #0x18]
700afe88: 9807         	ldr	r0, [sp, #0x1c]
700afe8a: 3008         	adds	r0, #0x8
700afe8c: 2301         	movs	r3, #0x1
700afe8e: 9300         	str	r3, [sp]
700afe90: f004 fd66    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x4acc
700afe94: 9807         	ldr	r0, [sp, #0x1c]
700afe96: 300c         	adds	r0, #0xc
700afe98: 9904         	ldr	r1, [sp, #0x10]
700afe9a: f005 fe21    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x5c42
700afe9e: 9807         	ldr	r0, [sp, #0x1c]
700afea0: 2180         	movs	r1, #0x80
700afea2: f002 ffb5    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x2f6a
700afea6: 9004         	str	r0, [sp, #0x10]
700afea8: 9807         	ldr	r0, [sp, #0x1c]
700afeaa: 3010         	adds	r0, #0x10
700afeac: f005 fe10    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x5c20
700afeb0: 9b00         	ldr	r3, [sp]
700afeb2: f000 0040    	and	r0, r0, #0x40
700afeb6: 9005         	str	r0, [sp, #0x14]
700afeb8: 9807         	ldr	r0, [sp, #0x1c]
700afeba: 3010         	adds	r0, #0x10
700afebc: 2140         	movs	r1, #0x40
700afebe: 2206         	movs	r2, #0x6
700afec0: f004 fd4e    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x4a9c
700afec4: 9807         	ldr	r0, [sp, #0x1c]
700afec6: 300c         	adds	r0, #0xc
700afec8: 9904         	ldr	r1, [sp, #0x10]
700afeca: f005 fe09    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x5c12
700afece: 9901         	ldr	r1, [sp, #0x4]
700afed0: 9807         	ldr	r0, [sp, #0x1c]
700afed2: f002 ff9d    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x2f3a
700afed6: 9902         	ldr	r1, [sp, #0x8]
700afed8: 9a03         	ldr	r2, [sp, #0xc]
700afeda: 9004         	str	r0, [sp, #0x10]
700afedc: 9807         	ldr	r0, [sp, #0x1c]
700afede: 3008         	adds	r0, #0x8
700afee0: 9b06         	ldr	r3, [sp, #0x18]
700afee2: f004 fd3d    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x4a7a
700afee6: 9807         	ldr	r0, [sp, #0x1c]
700afee8: 300c         	adds	r0, #0xc
700afeea: 9904         	ldr	r1, [sp, #0x10]
700afeec: f005 fdf8    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x5bf0
700afef0: 9805         	ldr	r0, [sp, #0x14]
700afef2: b008         	add	sp, #0x20
700afef4: bd80         	pop	{r7, pc}
		...
700afefe: 0000         	movs	r0, r0

700aff00 <UART_udmaIsrRx>:
700aff00: b580         	push	{r7, lr}
700aff02: b08a         	sub	sp, #0x28
700aff04: 9009         	str	r0, [sp, #0x24]
700aff06: 9108         	str	r1, [sp, #0x20]
700aff08: 9207         	str	r2, [sp, #0x1c]
700aff0a: 9807         	ldr	r0, [sp, #0x1c]
700aff0c: 2800         	cmp	r0, #0x0
700aff0e: d040         	beq	0x700aff92 <UART_udmaIsrRx+0x92> @ imm = #0x80
700aff10: e7ff         	b	0x700aff12 <UART_udmaIsrRx+0x12> @ imm = #-0x2
700aff12: 9807         	ldr	r0, [sp, #0x1c]
700aff14: 9000         	str	r0, [sp]
700aff16: 9800         	ldr	r0, [sp]
700aff18: 6840         	ldr	r0, [r0, #0x4]
700aff1a: 6cc0         	ldr	r0, [r0, #0x4c]
700aff1c: 9001         	str	r0, [sp, #0x4]
700aff1e: 9801         	ldr	r0, [sp, #0x4]
700aff20: 6880         	ldr	r0, [r0, #0x8]
700aff22: 9002         	str	r0, [sp, #0x8]
700aff24: 9808         	ldr	r0, [sp, #0x20]
700aff26: 2801         	cmp	r0, #0x1
700aff28: d12e         	bne	0x700aff88 <UART_udmaIsrRx+0x88> @ imm = #0x5c
700aff2a: e7ff         	b	0x700aff2c <UART_udmaIsrRx+0x2c> @ imm = #-0x2
700aff2c: 9901         	ldr	r1, [sp, #0x4]
700aff2e: 6988         	ldr	r0, [r1, #0x18]
700aff30: 69c9         	ldr	r1, [r1, #0x1c]
700aff32: 220a         	movs	r2, #0xa
700aff34: f007 f814    	bl	0x700b6f60 <CacheP_inv> @ imm = #0x7028
700aff38: 9802         	ldr	r0, [sp, #0x8]
700aff3a: f001 fb89    	bl	0x700b1650 <Udma_chGetCqRingHandle> @ imm = #0x1712
700aff3e: a904         	add	r1, sp, #0x10
700aff40: f000 f87e    	bl	0x700b0040 <Udma_ringDequeueRaw> @ imm = #0xfc
700aff44: 9006         	str	r0, [sp, #0x18]
700aff46: 9806         	ldr	r0, [sp, #0x18]
700aff48: b988         	cbnz	r0, 0x700aff6e <UART_udmaIsrRx+0x6e> @ imm = #0x22
700aff4a: e7ff         	b	0x700aff4c <UART_udmaIsrRx+0x4c> @ imm = #-0x2
700aff4c: 9804         	ldr	r0, [sp, #0x10]
700aff4e: 9905         	ldr	r1, [sp, #0x14]
700aff50: 4308         	orrs	r0, r1
700aff52: b160         	cbz	r0, 0x700aff6e <UART_udmaIsrRx+0x6e> @ imm = #0x18
700aff54: e7ff         	b	0x700aff56 <UART_udmaIsrRx+0x56> @ imm = #-0x2
700aff56: 9804         	ldr	r0, [sp, #0x10]
700aff58: 9003         	str	r0, [sp, #0xc]
700aff5a: 9803         	ldr	r0, [sp, #0xc]
700aff5c: 6800         	ldr	r0, [r0]
700aff5e: f36f 509f    	bfc	r0, #22, #10
700aff62: 9900         	ldr	r1, [sp]
700aff64: 62c8         	str	r0, [r1, #0x2c]
700aff66: 9900         	ldr	r1, [sp]
700aff68: 2000         	movs	r0, #0x0
700aff6a: 6348         	str	r0, [r1, #0x34]
700aff6c: e003         	b	0x700aff76 <UART_udmaIsrRx+0x76> @ imm = #0x6
700aff6e: 9900         	ldr	r1, [sp]
700aff70: 200a         	movs	r0, #0xa
700aff72: 6348         	str	r0, [r1, #0x34]
700aff74: e7ff         	b	0x700aff76 <UART_udmaIsrRx+0x76> @ imm = #-0x2
700aff76: 9800         	ldr	r0, [sp]
700aff78: 6841         	ldr	r1, [r0, #0x4]
700aff7a: 6dc9         	ldr	r1, [r1, #0x5c]
700aff7c: 4788         	blx	r1
700aff7e: 9800         	ldr	r0, [sp]
700aff80: 3028         	adds	r0, #0x28
700aff82: f005 fa95    	bl	0x700b54b0 <UART_lld_Transaction_deInit> @ imm = #0x552a
700aff86: e003         	b	0x700aff90 <UART_udmaIsrRx+0x90> @ imm = #0x6
700aff88: 9900         	ldr	r1, [sp]
700aff8a: 200a         	movs	r0, #0xa
700aff8c: 6488         	str	r0, [r1, #0x48]
700aff8e: e7ff         	b	0x700aff90 <UART_udmaIsrRx+0x90> @ imm = #-0x2
700aff90: e7ff         	b	0x700aff92 <UART_udmaIsrRx+0x92> @ imm = #-0x2
700aff92: b00a         	add	sp, #0x28
700aff94: bd80         	pop	{r7, pc}
		...
700aff9e: 0000         	movs	r0, r0

700affa0 <UdmaFlowPrms_init>:
700affa0: b084         	sub	sp, #0x10
700affa2: 9003         	str	r0, [sp, #0xc]
700affa4: 9102         	str	r1, [sp, #0x8]
700affa6: 9803         	ldr	r0, [sp, #0xc]
700affa8: 2800         	cmp	r0, #0x0
700affaa: d042         	beq	0x700b0032 <UdmaFlowPrms_init+0x92> @ imm = #0x84
700affac: e7ff         	b	0x700affae <UdmaFlowPrms_init+0xe> @ imm = #-0x2
700affae: 9803         	ldr	r0, [sp, #0xc]
700affb0: 2100         	movs	r1, #0x0
700affb2: 9100         	str	r1, [sp]
700affb4: 6001         	str	r1, [r0]
700affb6: 9803         	ldr	r0, [sp, #0xc]
700affb8: 7101         	strb	r1, [r0, #0x4]
700affba: 9803         	ldr	r0, [sp, #0xc]
700affbc: 7141         	strb	r1, [r0, #0x5]
700affbe: 9a03         	ldr	r2, [sp, #0xc]
700affc0: 2001         	movs	r0, #0x1
700affc2: 7190         	strb	r0, [r2, #0x6]
700affc4: 9803         	ldr	r0, [sp, #0xc]
700affc6: 71c1         	strb	r1, [r0, #0x7]
700affc8: 9803         	ldr	r0, [sp, #0xc]
700affca: 7201         	strb	r1, [r0, #0x8]
700affcc: 9803         	ldr	r0, [sp, #0xc]
700affce: 8141         	strh	r1, [r0, #0xa]
700affd0: 9a03         	ldr	r2, [sp, #0xc]
700affd2: f64f 70ff    	movw	r0, #0xffff
700affd6: 9001         	str	r0, [sp, #0x4]
700affd8: 8190         	strh	r0, [r2, #0xc]
700affda: 9a03         	ldr	r2, [sp, #0xc]
700affdc: 73d1         	strb	r1, [r2, #0xf]
700affde: 9b03         	ldr	r3, [sp, #0xc]
700affe0: 2204         	movs	r2, #0x4
700affe2: 745a         	strb	r2, [r3, #0x11]
700affe4: 9b03         	ldr	r3, [sp, #0xc]
700affe6: 7399         	strb	r1, [r3, #0xe]
700affe8: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700affec: 2302         	movs	r3, #0x2
700affee: f88c 3010    	strb.w	r3, [r12, #0x10]
700afff2: 9b03         	ldr	r3, [sp, #0xc]
700afff4: 74d9         	strb	r1, [r3, #0x13]
700afff6: 9b03         	ldr	r3, [sp, #0xc]
700afff8: 755a         	strb	r2, [r3, #0x15]
700afffa: 9a03         	ldr	r2, [sp, #0xc]
700afffc: 7491         	strb	r1, [r2, #0x12]
700afffe: 9b03         	ldr	r3, [sp, #0xc]
700b0000: 2205         	movs	r2, #0x5
700b0002: 751a         	strb	r2, [r3, #0x14]
700b0004: 9a03         	ldr	r2, [sp, #0xc]
700b0006: 7591         	strb	r1, [r2, #0x16]
700b0008: 9a03         	ldr	r2, [sp, #0xc]
700b000a: 8310         	strh	r0, [r2, #0x18]
700b000c: 9a03         	ldr	r2, [sp, #0xc]
700b000e: 8350         	strh	r0, [r2, #0x1a]
700b0010: 9a03         	ldr	r2, [sp, #0xc]
700b0012: 8390         	strh	r0, [r2, #0x1c]
700b0014: 9a03         	ldr	r2, [sp, #0xc]
700b0016: 83d0         	strh	r0, [r2, #0x1e]
700b0018: 9a03         	ldr	r2, [sp, #0xc]
700b001a: 8411         	strh	r1, [r2, #0x20]
700b001c: 9a03         	ldr	r2, [sp, #0xc]
700b001e: 8451         	strh	r1, [r2, #0x22]
700b0020: 9a03         	ldr	r2, [sp, #0xc]
700b0022: 8491         	strh	r1, [r2, #0x24]
700b0024: 9903         	ldr	r1, [sp, #0xc]
700b0026: 84c8         	strh	r0, [r1, #0x26]
700b0028: 9903         	ldr	r1, [sp, #0xc]
700b002a: 8508         	strh	r0, [r1, #0x28]
700b002c: 9903         	ldr	r1, [sp, #0xc]
700b002e: 8548         	strh	r0, [r1, #0x2a]
700b0030: e7ff         	b	0x700b0032 <UdmaFlowPrms_init+0x92> @ imm = #-0x2
700b0032: b004         	add	sp, #0x10
700b0034: 4770         	bx	lr
		...
700b003e: 0000         	movs	r0, r0

700b0040 <Udma_ringDequeueRaw>:
700b0040: b580         	push	{r7, lr}
700b0042: b086         	sub	sp, #0x18
700b0044: 9005         	str	r0, [sp, #0x14]
700b0046: 9104         	str	r1, [sp, #0x10]
700b0048: 2000         	movs	r0, #0x0
700b004a: 9003         	str	r0, [sp, #0xc]
700b004c: 9805         	ldr	r0, [sp, #0x14]
700b004e: 9000         	str	r0, [sp]
700b0050: 9800         	ldr	r0, [sp]
700b0052: b180         	cbz	r0, 0x700b0076 <Udma_ringDequeueRaw+0x36> @ imm = #0x20
700b0054: e7ff         	b	0x700b0056 <Udma_ringDequeueRaw+0x16> @ imm = #-0x2
700b0056: 9800         	ldr	r0, [sp]
700b0058: 6d80         	ldr	r0, [r0, #0x58]
700b005a: f64a 31cd    	movw	r1, #0xabcd
700b005e: f6ca 31dc    	movt	r1, #0xabdc
700b0062: 4288         	cmp	r0, r1
700b0064: d107         	bne	0x700b0076 <Udma_ringDequeueRaw+0x36> @ imm = #0xe
700b0066: e7ff         	b	0x700b0068 <Udma_ringDequeueRaw+0x28> @ imm = #-0x2
700b0068: 9800         	ldr	r0, [sp]
700b006a: 8880         	ldrh	r0, [r0, #0x4]
700b006c: f64f 71ff    	movw	r1, #0xffff
700b0070: 4288         	cmp	r0, r1
700b0072: d104         	bne	0x700b007e <Udma_ringDequeueRaw+0x3e> @ imm = #0x8
700b0074: e7ff         	b	0x700b0076 <Udma_ringDequeueRaw+0x36> @ imm = #-0x2
700b0076: f06f 0001    	mvn	r0, #0x1
700b007a: 9003         	str	r0, [sp, #0xc]
700b007c: e7ff         	b	0x700b007e <Udma_ringDequeueRaw+0x3e> @ imm = #-0x2
700b007e: 9803         	ldr	r0, [sp, #0xc]
700b0080: b9a8         	cbnz	r0, 0x700b00ae <Udma_ringDequeueRaw+0x6e> @ imm = #0x2a
700b0082: e7ff         	b	0x700b0084 <Udma_ringDequeueRaw+0x44> @ imm = #-0x2
700b0084: 9800         	ldr	r0, [sp]
700b0086: 6800         	ldr	r0, [r0]
700b0088: 9001         	str	r0, [sp, #0x4]
700b008a: 9801         	ldr	r0, [sp, #0x4]
700b008c: b150         	cbz	r0, 0x700b00a4 <Udma_ringDequeueRaw+0x64> @ imm = #0x14
700b008e: e7ff         	b	0x700b0090 <Udma_ringDequeueRaw+0x50> @ imm = #-0x2
700b0090: 9801         	ldr	r0, [sp, #0x4]
700b0092: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b0096: f64a 31cd    	movw	r1, #0xabcd
700b009a: f6ca 31dc    	movt	r1, #0xabdc
700b009e: 4288         	cmp	r0, r1
700b00a0: d004         	beq	0x700b00ac <Udma_ringDequeueRaw+0x6c> @ imm = #0x8
700b00a2: e7ff         	b	0x700b00a4 <Udma_ringDequeueRaw+0x64> @ imm = #-0x2
700b00a4: f04f 30ff    	mov.w	r0, #0xffffffff
700b00a8: 9003         	str	r0, [sp, #0xc]
700b00aa: e7ff         	b	0x700b00ac <Udma_ringDequeueRaw+0x6c> @ imm = #-0x2
700b00ac: e7ff         	b	0x700b00ae <Udma_ringDequeueRaw+0x6e> @ imm = #-0x2
700b00ae: 9803         	ldr	r0, [sp, #0xc]
700b00b0: b970         	cbnz	r0, 0x700b00d0 <Udma_ringDequeueRaw+0x90> @ imm = #0x1c
700b00b2: e7ff         	b	0x700b00b4 <Udma_ringDequeueRaw+0x74> @ imm = #-0x2
700b00b4: f006 eade    	blx	0x700b6674 <HwiP_disable> @ imm = #0x65bc
700b00b8: 9002         	str	r0, [sp, #0x8]
700b00ba: 9801         	ldr	r0, [sp, #0x4]
700b00bc: f8d0 3590    	ldr.w	r3, [r0, #0x590]
700b00c0: 9900         	ldr	r1, [sp]
700b00c2: 9a04         	ldr	r2, [sp, #0x10]
700b00c4: 4798         	blx	r3
700b00c6: 9003         	str	r0, [sp, #0xc]
700b00c8: 9802         	ldr	r0, [sp, #0x8]
700b00ca: f006 eaf4    	blx	0x700b66b4 <HwiP_restore> @ imm = #0x65e8
700b00ce: e7ff         	b	0x700b00d0 <Udma_ringDequeueRaw+0x90> @ imm = #-0x2
700b00d0: 9803         	ldr	r0, [sp, #0xc]
700b00d2: b006         	add	sp, #0x18
700b00d4: bd80         	pop	{r7, pc}
		...
700b00de: 0000         	movs	r0, r0

700b00e0 <_tx_thread_time_slice>:
700b00e0: b580         	push	{r7, lr}
700b00e2: b082         	sub	sp, #0x8
700b00e4: f64a 40ec    	movw	r0, #0xacec
700b00e8: f2c7 0008    	movt	r0, #0x7008
700b00ec: 6800         	ldr	r0, [r0]
700b00ee: 9000         	str	r0, [sp]
700b00f0: f7f3 ea50    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0xcb60
700b00f4: 9001         	str	r0, [sp, #0x4]
700b00f6: f64a 510c    	movw	r1, #0xad0c
700b00fa: f2c7 0108    	movt	r1, #0x7008
700b00fe: 2000         	movs	r0, #0x0
700b0100: 6008         	str	r0, [r1]
700b0102: 9800         	ldr	r0, [sp]
700b0104: b390         	cbz	r0, 0x700b016c <_tx_thread_time_slice+0x8c> @ imm = #0x64
700b0106: e7ff         	b	0x700b0108 <_tx_thread_time_slice+0x28> @ imm = #-0x2
700b0108: 9800         	ldr	r0, [sp]
700b010a: 6b40         	ldr	r0, [r0, #0x34]
700b010c: bb68         	cbnz	r0, 0x700b016a <_tx_thread_time_slice+0x8a> @ imm = #0x5a
700b010e: e7ff         	b	0x700b0110 <_tx_thread_time_slice+0x30> @ imm = #-0x2
700b0110: 9900         	ldr	r1, [sp]
700b0112: 69c8         	ldr	r0, [r1, #0x1c]
700b0114: 6188         	str	r0, [r1, #0x18]
700b0116: 9800         	ldr	r0, [sp]
700b0118: 6980         	ldr	r0, [r0, #0x18]
700b011a: f64a 5124    	movw	r1, #0xad24
700b011e: f2c7 0108    	movt	r1, #0x7008
700b0122: 6008         	str	r0, [r1]
700b0124: 9900         	ldr	r1, [sp]
700b0126: 6a08         	ldr	r0, [r1, #0x20]
700b0128: 4288         	cmp	r0, r1
700b012a: d01d         	beq	0x700b0168 <_tx_thread_time_slice+0x88> @ imm = #0x3a
700b012c: e7ff         	b	0x700b012e <_tx_thread_time_slice+0x4e> @ imm = #-0x2
700b012e: 9900         	ldr	r1, [sp]
700b0130: 6b08         	ldr	r0, [r1, #0x30]
700b0132: 6c09         	ldr	r1, [r1, #0x40]
700b0134: 4288         	cmp	r0, r1
700b0136: d116         	bne	0x700b0166 <_tx_thread_time_slice+0x86> @ imm = #0x2c
700b0138: e7ff         	b	0x700b013a <_tx_thread_time_slice+0x5a> @ imm = #-0x2
700b013a: 9800         	ldr	r0, [sp]
700b013c: 6a01         	ldr	r1, [r0, #0x20]
700b013e: 6b02         	ldr	r2, [r0, #0x30]
700b0140: f64a 2034    	movw	r0, #0xaa34
700b0144: f2c7 0008    	movt	r0, #0x7008
700b0148: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700b014c: f64a 41f4    	movw	r1, #0xacf4
700b0150: f2c7 0108    	movt	r1, #0x7008
700b0154: 6809         	ldr	r1, [r1]
700b0156: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b015a: f64a 41f0    	movw	r1, #0xacf0
700b015e: f2c7 0108    	movt	r1, #0x7008
700b0162: 6008         	str	r0, [r1]
700b0164: e7ff         	b	0x700b0166 <_tx_thread_time_slice+0x86> @ imm = #-0x2
700b0166: e7ff         	b	0x700b0168 <_tx_thread_time_slice+0x88> @ imm = #-0x2
700b0168: e7ff         	b	0x700b016a <_tx_thread_time_slice+0x8a> @ imm = #-0x2
700b016a: e7ff         	b	0x700b016c <_tx_thread_time_slice+0x8c> @ imm = #-0x2
700b016c: 9801         	ldr	r0, [sp, #0x4]
700b016e: f7f2 eb8c    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xd8e8
700b0172: b002         	add	sp, #0x8
700b0174: bd80         	pop	{r7, pc}
		...
700b017e: 0000         	movs	r0, r0

700b0180 <UART_lld_dmaDisableChannel>:
700b0180: b580         	push	{r7, lr}
700b0182: b08a         	sub	sp, #0x28
700b0184: 9009         	str	r0, [sp, #0x24]
700b0186: 9108         	str	r1, [sp, #0x20]
700b0188: 2000         	movs	r0, #0x0
700b018a: 9007         	str	r0, [sp, #0x1c]
700b018c: 2001         	movs	r0, #0x1
700b018e: 9006         	str	r0, [sp, #0x18]
700b0190: 9809         	ldr	r0, [sp, #0x24]
700b0192: 6840         	ldr	r0, [r0, #0x4]
700b0194: 6cc0         	ldr	r0, [r0, #0x4c]
700b0196: 9005         	str	r0, [sp, #0x14]
700b0198: 9808         	ldr	r0, [sp, #0x20]
700b019a: 2801         	cmp	r0, #0x1
700b019c: d104         	bne	0x700b01a8 <UART_lld_dmaDisableChannel+0x28> @ imm = #0x8
700b019e: e7ff         	b	0x700b01a0 <UART_lld_dmaDisableChannel+0x20> @ imm = #-0x2
700b01a0: 9805         	ldr	r0, [sp, #0x14]
700b01a2: 6840         	ldr	r0, [r0, #0x4]
700b01a4: 9004         	str	r0, [sp, #0x10]
700b01a6: e003         	b	0x700b01b0 <UART_lld_dmaDisableChannel+0x30> @ imm = #0x6
700b01a8: 9805         	ldr	r0, [sp, #0x14]
700b01aa: 6880         	ldr	r0, [r0, #0x8]
700b01ac: 9004         	str	r0, [sp, #0x10]
700b01ae: e7ff         	b	0x700b01b0 <UART_lld_dmaDisableChannel+0x30> @ imm = #-0x2
700b01b0: 9804         	ldr	r0, [sp, #0x10]
700b01b2: 2164         	movs	r1, #0x64
700b01b4: f7fe fc84    	bl	0x700aeac0 <Udma_chDisable> @ imm = #-0x16f8
700b01b8: 9007         	str	r0, [sp, #0x1c]
700b01ba: 9807         	ldr	r0, [sp, #0x1c]
700b01bc: fab0 f080    	clz	r0, r0
700b01c0: 0940         	lsrs	r0, r0, #0x5
700b01c2: f248 017a    	movw	r1, #0x807a
700b01c6: f2c7 010b    	movt	r1, #0x700b
700b01ca: 466a         	mov	r2, sp
700b01cc: 6011         	str	r1, [r2]
700b01ce: f647 41fc    	movw	r1, #0x7cfc
700b01d2: f2c7 010b    	movt	r1, #0x700b
700b01d6: f647 725b    	movw	r2, #0x7f5b
700b01da: f2c7 020b    	movt	r2, #0x700b
700b01de: f240 137b    	movw	r3, #0x17b
700b01e2: f001 f875    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0x10ea
700b01e6: e7ff         	b	0x700b01e8 <UART_lld_dmaDisableChannel+0x68> @ imm = #-0x2
700b01e8: 9806         	ldr	r0, [sp, #0x18]
700b01ea: 2801         	cmp	r0, #0x1
700b01ec: d10f         	bne	0x700b020e <UART_lld_dmaDisableChannel+0x8e> @ imm = #0x1e
700b01ee: e7ff         	b	0x700b01f0 <UART_lld_dmaDisableChannel+0x70> @ imm = #-0x2
700b01f0: 9804         	ldr	r0, [sp, #0x10]
700b01f2: f001 fa6d    	bl	0x700b16d0 <Udma_chGetFqRingHandle> @ imm = #0x14da
700b01f6: a902         	add	r1, sp, #0x8
700b01f8: f000 fb92    	bl	0x700b0920 <Udma_ringFlushRaw> @ imm = #0x724
700b01fc: 9001         	str	r0, [sp, #0x4]
700b01fe: 9801         	ldr	r0, [sp, #0x4]
700b0200: 3004         	adds	r0, #0x4
700b0202: b918         	cbnz	r0, 0x700b020c <UART_lld_dmaDisableChannel+0x8c> @ imm = #0x6
700b0204: e7ff         	b	0x700b0206 <UART_lld_dmaDisableChannel+0x86> @ imm = #-0x2
700b0206: 2000         	movs	r0, #0x0
700b0208: 9006         	str	r0, [sp, #0x18]
700b020a: e7ff         	b	0x700b020c <UART_lld_dmaDisableChannel+0x8c> @ imm = #-0x2
700b020c: e7ec         	b	0x700b01e8 <UART_lld_dmaDisableChannel+0x68> @ imm = #-0x28
700b020e: 9807         	ldr	r0, [sp, #0x1c]
700b0210: b00a         	add	sp, #0x28
700b0212: bd80         	pop	{r7, pc}
		...

700b0220 <SOC_moduleClockEnable>:
700b0220: b580         	push	{r7, lr}
700b0222: b088         	sub	sp, #0x20
700b0224: 9007         	str	r0, [sp, #0x1c]
700b0226: 9106         	str	r1, [sp, #0x18]
700b0228: 2000         	movs	r0, #0x0
700b022a: 9005         	str	r0, [sp, #0x14]
700b022c: 2102         	movs	r1, #0x2
700b022e: 9104         	str	r1, [sp, #0x10]
700b0230: 9003         	str	r0, [sp, #0xc]
700b0232: 9002         	str	r0, [sp, #0x8]
700b0234: 9807         	ldr	r0, [sp, #0x1c]
700b0236: 466a         	mov	r2, sp
700b0238: f04f 31ff    	mov.w	r1, #0xffffffff
700b023c: 6011         	str	r1, [r2]
700b023e: a904         	add	r1, sp, #0x10
700b0240: aa03         	add	r2, sp, #0xc
700b0242: ab02         	add	r3, sp, #0x8
700b0244: f000 fa04    	bl	0x700b0650 <Sciclient_pmGetModuleState> @ imm = #0x408
700b0248: 9005         	str	r0, [sp, #0x14]
700b024a: 9805         	ldr	r0, [sp, #0x14]
700b024c: bb70         	cbnz	r0, 0x700b02ac <SOC_moduleClockEnable+0x8c> @ imm = #0x5c
700b024e: e7ff         	b	0x700b0250 <SOC_moduleClockEnable+0x30> @ imm = #-0x2
700b0250: 9804         	ldr	r0, [sp, #0x10]
700b0252: b9c8         	cbnz	r0, 0x700b0288 <SOC_moduleClockEnable+0x68> @ imm = #0x32
700b0254: e7ff         	b	0x700b0256 <SOC_moduleClockEnable+0x36> @ imm = #-0x2
700b0256: 9806         	ldr	r0, [sp, #0x18]
700b0258: 2801         	cmp	r0, #0x1
700b025a: d115         	bne	0x700b0288 <SOC_moduleClockEnable+0x68> @ imm = #0x2a
700b025c: e7ff         	b	0x700b025e <SOC_moduleClockEnable+0x3e> @ imm = #-0x2
700b025e: 9807         	ldr	r0, [sp, #0x1c]
700b0260: 2102         	movs	r1, #0x2
700b0262: f240 2202    	movw	r2, #0x202
700b0266: f04f 33ff    	mov.w	r3, #0xffffffff
700b026a: f000 f829    	bl	0x700b02c0 <Sciclient_pmSetModuleState> @ imm = #0x52
700b026e: 9005         	str	r0, [sp, #0x14]
700b0270: 9805         	ldr	r0, [sp, #0x14]
700b0272: b940         	cbnz	r0, 0x700b0286 <SOC_moduleClockEnable+0x66> @ imm = #0x10
700b0274: e7ff         	b	0x700b0276 <SOC_moduleClockEnable+0x56> @ imm = #-0x2
700b0276: 9807         	ldr	r0, [sp, #0x1c]
700b0278: 2100         	movs	r1, #0x0
700b027a: f04f 32ff    	mov.w	r2, #0xffffffff
700b027e: f002 fc47    	bl	0x700b2b10 <Sciclient_pmSetModuleRst> @ imm = #0x288e
700b0282: 9005         	str	r0, [sp, #0x14]
700b0284: e7ff         	b	0x700b0286 <SOC_moduleClockEnable+0x66> @ imm = #-0x2
700b0286: e010         	b	0x700b02aa <SOC_moduleClockEnable+0x8a> @ imm = #0x20
700b0288: 9804         	ldr	r0, [sp, #0x10]
700b028a: 2801         	cmp	r0, #0x1
700b028c: d10c         	bne	0x700b02a8 <SOC_moduleClockEnable+0x88> @ imm = #0x18
700b028e: e7ff         	b	0x700b0290 <SOC_moduleClockEnable+0x70> @ imm = #-0x2
700b0290: 9806         	ldr	r0, [sp, #0x18]
700b0292: b948         	cbnz	r0, 0x700b02a8 <SOC_moduleClockEnable+0x88> @ imm = #0x12
700b0294: e7ff         	b	0x700b0296 <SOC_moduleClockEnable+0x76> @ imm = #-0x2
700b0296: 9807         	ldr	r0, [sp, #0x1c]
700b0298: 2100         	movs	r1, #0x0
700b029a: 2202         	movs	r2, #0x2
700b029c: f04f 33ff    	mov.w	r3, #0xffffffff
700b02a0: f000 f80e    	bl	0x700b02c0 <Sciclient_pmSetModuleState> @ imm = #0x1c
700b02a4: 9005         	str	r0, [sp, #0x14]
700b02a6: e7ff         	b	0x700b02a8 <SOC_moduleClockEnable+0x88> @ imm = #-0x2
700b02a8: e7ff         	b	0x700b02aa <SOC_moduleClockEnable+0x8a> @ imm = #-0x2
700b02aa: e7ff         	b	0x700b02ac <SOC_moduleClockEnable+0x8c> @ imm = #-0x2
700b02ac: 9805         	ldr	r0, [sp, #0x14]
700b02ae: b008         	add	sp, #0x20
700b02b0: bd80         	pop	{r7, pc}
		...
700b02be: 0000         	movs	r0, r0

700b02c0 <Sciclient_pmSetModuleState>:
700b02c0: b580         	push	{r7, lr}
700b02c2: b092         	sub	sp, #0x48
700b02c4: 9011         	str	r0, [sp, #0x44]
700b02c6: 9110         	str	r1, [sp, #0x40]
700b02c8: 920f         	str	r2, [sp, #0x3c]
700b02ca: 930e         	str	r3, [sp, #0x38]
700b02cc: 2000         	movs	r0, #0x0
700b02ce: 900d         	str	r0, [sp, #0x34]
700b02d0: 9911         	ldr	r1, [sp, #0x44]
700b02d2: f8cd 102b    	str.w	r1, [sp, #0x2b]
700b02d6: f8cd 002f    	str.w	r0, [sp, #0x2f]
700b02da: 9910         	ldr	r1, [sp, #0x40]
700b02dc: f88d 1033    	strb.w	r1, [sp, #0x33]
700b02e0: f44f 7100    	mov.w	r1, #0x200
700b02e4: f8ad 100c    	strh.w	r1, [sp, #0xc]
700b02e8: 990f         	ldr	r1, [sp, #0x3c]
700b02ea: 9104         	str	r1, [sp, #0x10]
700b02ec: f10d 0123    	add.w	r1, sp, #0x23
700b02f0: 9105         	str	r1, [sp, #0x14]
700b02f2: 2111         	movs	r1, #0x11
700b02f4: 9106         	str	r1, [sp, #0x18]
700b02f6: 990e         	ldr	r1, [sp, #0x38]
700b02f8: 9107         	str	r1, [sp, #0x1c]
700b02fa: 9000         	str	r0, [sp]
700b02fc: 9001         	str	r0, [sp, #0x4]
700b02fe: 9002         	str	r0, [sp, #0x8]
700b0300: 980f         	ldr	r0, [sp, #0x3c]
700b0302: f000 0002    	and	r0, r0, #0x2
700b0306: 2802         	cmp	r0, #0x2
700b0308: d007         	beq	0x700b031a <Sciclient_pmSetModuleState+0x5a> @ imm = #0xe
700b030a: e7ff         	b	0x700b030c <Sciclient_pmSetModuleState+0x4c> @ imm = #-0x2
700b030c: 980f         	ldr	r0, [sp, #0x3c]
700b030e: b120         	cbz	r0, 0x700b031a <Sciclient_pmSetModuleState+0x5a> @ imm = #0x8
700b0310: e7ff         	b	0x700b0312 <Sciclient_pmSetModuleState+0x52> @ imm = #-0x2
700b0312: f04f 30ff    	mov.w	r0, #0xffffffff
700b0316: 900d         	str	r0, [sp, #0x34]
700b0318: e7ff         	b	0x700b031a <Sciclient_pmSetModuleState+0x5a> @ imm = #-0x2
700b031a: 980d         	ldr	r0, [sp, #0x34]
700b031c: b930         	cbnz	r0, 0x700b032c <Sciclient_pmSetModuleState+0x6c> @ imm = #0xc
700b031e: e7ff         	b	0x700b0320 <Sciclient_pmSetModuleState+0x60> @ imm = #-0x2
700b0320: a803         	add	r0, sp, #0xc
700b0322: 4669         	mov	r1, sp
700b0324: f7f3 fda4    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xc4b8
700b0328: 900d         	str	r0, [sp, #0x34]
700b032a: e7ff         	b	0x700b032c <Sciclient_pmSetModuleState+0x6c> @ imm = #-0x2
700b032c: 980d         	ldr	r0, [sp, #0x34]
700b032e: b948         	cbnz	r0, 0x700b0344 <Sciclient_pmSetModuleState+0x84> @ imm = #0x12
700b0330: e7ff         	b	0x700b0332 <Sciclient_pmSetModuleState+0x72> @ imm = #-0x2
700b0332: 980f         	ldr	r0, [sp, #0x3c]
700b0334: b150         	cbz	r0, 0x700b034c <Sciclient_pmSetModuleState+0x8c> @ imm = #0x14
700b0336: e7ff         	b	0x700b0338 <Sciclient_pmSetModuleState+0x78> @ imm = #-0x2
700b0338: 9800         	ldr	r0, [sp]
700b033a: f000 0002    	and	r0, r0, #0x2
700b033e: 2802         	cmp	r0, #0x2
700b0340: d004         	beq	0x700b034c <Sciclient_pmSetModuleState+0x8c> @ imm = #0x8
700b0342: e7ff         	b	0x700b0344 <Sciclient_pmSetModuleState+0x84> @ imm = #-0x2
700b0344: f04f 30ff    	mov.w	r0, #0xffffffff
700b0348: 900d         	str	r0, [sp, #0x34]
700b034a: e7ff         	b	0x700b034c <Sciclient_pmSetModuleState+0x8c> @ imm = #-0x2
700b034c: 980d         	ldr	r0, [sp, #0x34]
700b034e: b012         	add	sp, #0x48
700b0350: bd80         	pop	{r7, pc}
		...
700b035e: 0000         	movs	r0, r0

700b0360 <Sciclient_rmPsPop>:
700b0360: b084         	sub	sp, #0x10
700b0362: 9003         	str	r0, [sp, #0xc]
700b0364: 9102         	str	r1, [sp, #0x8]
700b0366: 2000         	movs	r0, #0x0
700b0368: 9001         	str	r0, [sp, #0x4]
700b036a: f64a 4068    	movw	r0, #0xac68
700b036e: f2c7 0008    	movt	r0, #0x7008
700b0372: 8c80         	ldrh	r0, [r0, #0x24]
700b0374: b3b0         	cbz	r0, 0x700b03e4 <Sciclient_rmPsPop+0x84> @ imm = #0x6c
700b0376: e7ff         	b	0x700b0378 <Sciclient_rmPsPop+0x18> @ imm = #-0x2
700b0378: 9803         	ldr	r0, [sp, #0xc]
700b037a: b398         	cbz	r0, 0x700b03e4 <Sciclient_rmPsPop+0x84> @ imm = #0x66
700b037c: e7ff         	b	0x700b037e <Sciclient_rmPsPop+0x1e> @ imm = #-0x2
700b037e: 9802         	ldr	r0, [sp, #0x8]
700b0380: b380         	cbz	r0, 0x700b03e4 <Sciclient_rmPsPop+0x84> @ imm = #0x60
700b0382: e7ff         	b	0x700b0384 <Sciclient_rmPsPop+0x24> @ imm = #-0x2
700b0384: f64a 4168    	movw	r1, #0xac68
700b0388: f2c7 0108    	movt	r1, #0x7008
700b038c: 9100         	str	r1, [sp]
700b038e: 8c88         	ldrh	r0, [r1, #0x24]
700b0390: 3801         	subs	r0, #0x1
700b0392: 8488         	strh	r0, [r1, #0x24]
700b0394: 8c88         	ldrh	r0, [r1, #0x24]
700b0396: eb00 0040    	add.w	r0, r0, r0, lsl #1
700b039a: f851 0020    	ldr.w	r0, [r1, r0, lsl #2]
700b039e: 9a03         	ldr	r2, [sp, #0xc]
700b03a0: 6010         	str	r0, [r2]
700b03a2: 8c88         	ldrh	r0, [r1, #0x24]
700b03a4: eb00 0040    	add.w	r0, r0, r0, lsl #1
700b03a8: eb01 0080    	add.w	r0, r1, r0, lsl #2
700b03ac: 8880         	ldrh	r0, [r0, #0x4]
700b03ae: 9a02         	ldr	r2, [sp, #0x8]
700b03b0: 8010         	strh	r0, [r2]
700b03b2: 8c88         	ldrh	r0, [r1, #0x24]
700b03b4: eb00 0240    	add.w	r2, r0, r0, lsl #1
700b03b8: 2000         	movs	r0, #0x0
700b03ba: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b03be: 8c8a         	ldrh	r2, [r1, #0x24]
700b03c0: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b03c4: eb01 0282    	add.w	r2, r1, r2, lsl #2
700b03c8: 8090         	strh	r0, [r2, #0x4]
700b03ca: 8c8a         	ldrh	r2, [r1, #0x24]
700b03cc: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b03d0: eb01 0282    	add.w	r2, r1, r2, lsl #2
700b03d4: 80d0         	strh	r0, [r2, #0x6]
700b03d6: 8c8a         	ldrh	r2, [r1, #0x24]
700b03d8: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b03dc: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b03e0: 8108         	strh	r0, [r1, #0x8]
700b03e2: e003         	b	0x700b03ec <Sciclient_rmPsPop+0x8c> @ imm = #0x6
700b03e4: f04f 30ff    	mov.w	r0, #0xffffffff
700b03e8: 9001         	str	r0, [sp, #0x4]
700b03ea: e7ff         	b	0x700b03ec <Sciclient_rmPsPop+0x8c> @ imm = #-0x2
700b03ec: 9801         	ldr	r0, [sp, #0x4]
700b03ee: b004         	add	sp, #0x10
700b03f0: 4770         	bx	lr
		...
700b03fe: 0000         	movs	r0, r0

700b0400 <_DebugP_logZone>:
700b0400: b082         	sub	sp, #0x8
700b0402: b580         	push	{r7, lr}
700b0404: b086         	sub	sp, #0x18
700b0406: 9309         	str	r3, [sp, #0x24]
700b0408: 9208         	str	r2, [sp, #0x20]
700b040a: 9005         	str	r0, [sp, #0x14]
700b040c: 9104         	str	r1, [sp, #0x10]
700b040e: f005 ff47    	bl	0x700b62a0 <HwiP_inISR> @ imm = #0x5e8e
700b0412: bbc8         	cbnz	r0, 0x700b0488 <_DebugP_logZone+0x88> @ imm = #0x72
700b0414: e7ff         	b	0x700b0416 <_DebugP_logZone+0x16> @ imm = #-0x2
700b0416: f648 206c    	movw	r0, #0x8a6c
700b041a: f2c7 000b    	movt	r0, #0x700b
700b041e: 6800         	ldr	r0, [r0]
700b0420: b9a0         	cbnz	r0, 0x700b044c <_DebugP_logZone+0x4c> @ imm = #0x28
700b0422: e7ff         	b	0x700b0424 <_DebugP_logZone+0x24> @ imm = #-0x2
700b0424: f64a 101c    	movw	r0, #0xa91c
700b0428: f2c7 0008    	movt	r0, #0x7008
700b042c: f000 fa30    	bl	0x700b0890 <SemaphoreP_constructMutex> @ imm = #0x460
700b0430: 9003         	str	r0, [sp, #0xc]
700b0432: 9803         	ldr	r0, [sp, #0xc]
700b0434: fab0 f080    	clz	r0, r0
700b0438: 0940         	lsrs	r0, r0, #0x5
700b043a: f006 ffc1    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x6f82
700b043e: f648 216c    	movw	r1, #0x8a6c
700b0442: f2c7 010b    	movt	r1, #0x700b
700b0446: 2001         	movs	r0, #0x1
700b0448: 6008         	str	r0, [r1]
700b044a: e7ff         	b	0x700b044c <_DebugP_logZone+0x4c> @ imm = #-0x2
700b044c: f648 2070    	movw	r0, #0x8a70
700b0450: f2c7 000b    	movt	r0, #0x700b
700b0454: 6800         	ldr	r0, [r0]
700b0456: 9905         	ldr	r1, [sp, #0x14]
700b0458: 4008         	ands	r0, r1
700b045a: 4288         	cmp	r0, r1
700b045c: d113         	bne	0x700b0486 <_DebugP_logZone+0x86> @ imm = #0x26
700b045e: e7ff         	b	0x700b0460 <_DebugP_logZone+0x60> @ imm = #-0x2
700b0460: f64a 101c    	movw	r0, #0xa91c
700b0464: f2c7 0008    	movt	r0, #0x7008
700b0468: 9001         	str	r0, [sp, #0x4]
700b046a: f04f 31ff    	mov.w	r1, #0xffffffff
700b046e: f002 fbdf    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x27be
700b0472: a808         	add	r0, sp, #0x20
700b0474: 9002         	str	r0, [sp, #0x8]
700b0476: 9804         	ldr	r0, [sp, #0x10]
700b0478: 9902         	ldr	r1, [sp, #0x8]
700b047a: f004 fd71    	bl	0x700b4f60 <vprintf_>   @ imm = #0x4ae2
700b047e: 9801         	ldr	r0, [sp, #0x4]
700b0480: f003 fc66    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x38cc
700b0484: e7ff         	b	0x700b0486 <_DebugP_logZone+0x86> @ imm = #-0x2
700b0486: e7ff         	b	0x700b0488 <_DebugP_logZone+0x88> @ imm = #-0x2
700b0488: b006         	add	sp, #0x18
700b048a: e8bd 4080    	pop.w	{r7, lr}
700b048e: b002         	add	sp, #0x8
700b0490: 4770         	bx	lr
		...
700b049e: 0000         	movs	r0, r0

700b04a0 <_tx_queue_cleanup>:
700b04a0: b580         	push	{r7, lr}
700b04a2: b086         	sub	sp, #0x18
700b04a4: 9005         	str	r0, [sp, #0x14]
700b04a6: 9104         	str	r1, [sp, #0x10]
700b04a8: 9805         	ldr	r0, [sp, #0x14]
700b04aa: 6f00         	ldr	r0, [r0, #0x70]
700b04ac: 9003         	str	r0, [sp, #0xc]
700b04ae: 9905         	ldr	r1, [sp, #0x14]
700b04b0: 2000         	movs	r0, #0x0
700b04b2: 66c8         	str	r0, [r1, #0x6c]
700b04b4: 9903         	ldr	r1, [sp, #0xc]
700b04b6: 6ac8         	ldr	r0, [r1, #0x2c]
700b04b8: 3801         	subs	r0, #0x1
700b04ba: 62c8         	str	r0, [r1, #0x2c]
700b04bc: 9803         	ldr	r0, [sp, #0xc]
700b04be: 6ac0         	ldr	r0, [r0, #0x2c]
700b04c0: 9002         	str	r0, [sp, #0x8]
700b04c2: 9802         	ldr	r0, [sp, #0x8]
700b04c4: b920         	cbnz	r0, 0x700b04d0 <_tx_queue_cleanup+0x30> @ imm = #0x8
700b04c6: e7ff         	b	0x700b04c8 <_tx_queue_cleanup+0x28> @ imm = #-0x2
700b04c8: 9903         	ldr	r1, [sp, #0xc]
700b04ca: 2000         	movs	r0, #0x0
700b04cc: 6288         	str	r0, [r1, #0x28]
700b04ce: e016         	b	0x700b04fe <_tx_queue_cleanup+0x5e> @ imm = #0x2c
700b04d0: 9805         	ldr	r0, [sp, #0x14]
700b04d2: 6f40         	ldr	r0, [r0, #0x74]
700b04d4: 9001         	str	r0, [sp, #0x4]
700b04d6: 9805         	ldr	r0, [sp, #0x14]
700b04d8: 6f80         	ldr	r0, [r0, #0x78]
700b04da: 9000         	str	r0, [sp]
700b04dc: 9800         	ldr	r0, [sp]
700b04de: 9901         	ldr	r1, [sp, #0x4]
700b04e0: 6788         	str	r0, [r1, #0x78]
700b04e2: 9801         	ldr	r0, [sp, #0x4]
700b04e4: 9900         	ldr	r1, [sp]
700b04e6: 6748         	str	r0, [r1, #0x74]
700b04e8: 9803         	ldr	r0, [sp, #0xc]
700b04ea: 6a80         	ldr	r0, [r0, #0x28]
700b04ec: 9905         	ldr	r1, [sp, #0x14]
700b04ee: 4288         	cmp	r0, r1
700b04f0: d104         	bne	0x700b04fc <_tx_queue_cleanup+0x5c> @ imm = #0x8
700b04f2: e7ff         	b	0x700b04f4 <_tx_queue_cleanup+0x54> @ imm = #-0x2
700b04f4: 9801         	ldr	r0, [sp, #0x4]
700b04f6: 9903         	ldr	r1, [sp, #0xc]
700b04f8: 6288         	str	r0, [r1, #0x28]
700b04fa: e7ff         	b	0x700b04fc <_tx_queue_cleanup+0x5c> @ imm = #-0x2
700b04fc: e7ff         	b	0x700b04fe <_tx_queue_cleanup+0x5e> @ imm = #-0x2
700b04fe: 9805         	ldr	r0, [sp, #0x14]
700b0500: 6b40         	ldr	r0, [r0, #0x34]
700b0502: 2805         	cmp	r0, #0x5
700b0504: d112         	bne	0x700b052c <_tx_queue_cleanup+0x8c> @ imm = #0x24
700b0506: e7ff         	b	0x700b0508 <_tx_queue_cleanup+0x68> @ imm = #-0x2
700b0508: 9803         	ldr	r0, [sp, #0xc]
700b050a: 6900         	ldr	r0, [r0, #0x10]
700b050c: b128         	cbz	r0, 0x700b051a <_tx_queue_cleanup+0x7a> @ imm = #0xa
700b050e: e7ff         	b	0x700b0510 <_tx_queue_cleanup+0x70> @ imm = #-0x2
700b0510: 9905         	ldr	r1, [sp, #0x14]
700b0512: 200b         	movs	r0, #0xb
700b0514: f8c1 0088    	str.w	r0, [r1, #0x88]
700b0518: e004         	b	0x700b0524 <_tx_queue_cleanup+0x84> @ imm = #0x8
700b051a: 9905         	ldr	r1, [sp, #0x14]
700b051c: 200a         	movs	r0, #0xa
700b051e: f8c1 0088    	str.w	r0, [r1, #0x88]
700b0522: e7ff         	b	0x700b0524 <_tx_queue_cleanup+0x84> @ imm = #-0x2
700b0524: 9805         	ldr	r0, [sp, #0x14]
700b0526: f7f7 fe73    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #-0x831a
700b052a: e7ff         	b	0x700b052c <_tx_queue_cleanup+0x8c> @ imm = #-0x2
700b052c: b006         	add	sp, #0x18
700b052e: bd80         	pop	{r7, pc}

700b0530 <Sciclient_pmModuleClkRequest>:
700b0530: b580         	push	{r7, lr}
700b0532: b092         	sub	sp, #0x48
700b0534: f8dd c050    	ldr.w	r12, [sp, #0x50]
700b0538: 9011         	str	r0, [sp, #0x44]
700b053a: 9110         	str	r1, [sp, #0x40]
700b053c: 920f         	str	r2, [sp, #0x3c]
700b053e: 930e         	str	r3, [sp, #0x38]
700b0540: 2000         	movs	r0, #0x0
700b0542: 900d         	str	r0, [sp, #0x34]
700b0544: 9811         	ldr	r0, [sp, #0x44]
700b0546: f8cd 002a    	str.w	r0, [sp, #0x2a]
700b054a: 9810         	ldr	r0, [sp, #0x40]
700b054c: f5b0 7f80    	cmp.w	r0, #0x100
700b0550: d306         	blo	0x700b0560 <Sciclient_pmModuleClkRequest+0x30> @ imm = #0xc
700b0552: e7ff         	b	0x700b0554 <Sciclient_pmModuleClkRequest+0x24> @ imm = #-0x2
700b0554: 20ff         	movs	r0, #0xff
700b0556: f88d 002e    	strb.w	r0, [sp, #0x2e]
700b055a: 9810         	ldr	r0, [sp, #0x40]
700b055c: 900c         	str	r0, [sp, #0x30]
700b055e: e003         	b	0x700b0568 <Sciclient_pmModuleClkRequest+0x38> @ imm = #0x6
700b0560: 9810         	ldr	r0, [sp, #0x40]
700b0562: f88d 002e    	strb.w	r0, [sp, #0x2e]
700b0566: e7ff         	b	0x700b0568 <Sciclient_pmModuleClkRequest+0x38> @ imm = #-0x2
700b0568: 980f         	ldr	r0, [sp, #0x3c]
700b056a: f88d 002f    	strb.w	r0, [sp, #0x2f]
700b056e: f44f 7080    	mov.w	r0, #0x100
700b0572: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b0576: 980e         	ldr	r0, [sp, #0x38]
700b0578: f040 0002    	orr	r0, r0, #0x2
700b057c: 9004         	str	r0, [sp, #0x10]
700b057e: f10d 0022    	add.w	r0, sp, #0x22
700b0582: 9005         	str	r0, [sp, #0x14]
700b0584: 2012         	movs	r0, #0x12
700b0586: 9006         	str	r0, [sp, #0x18]
700b0588: 9814         	ldr	r0, [sp, #0x50]
700b058a: 9007         	str	r0, [sp, #0x1c]
700b058c: 2000         	movs	r0, #0x0
700b058e: 9000         	str	r0, [sp]
700b0590: 9001         	str	r0, [sp, #0x4]
700b0592: 9002         	str	r0, [sp, #0x8]
700b0594: a803         	add	r0, sp, #0xc
700b0596: 4669         	mov	r1, sp
700b0598: f7f3 fc6a    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xc72c
700b059c: 900d         	str	r0, [sp, #0x34]
700b059e: 980d         	ldr	r0, [sp, #0x34]
700b05a0: b930         	cbnz	r0, 0x700b05b0 <Sciclient_pmModuleClkRequest+0x80> @ imm = #0xc
700b05a2: e7ff         	b	0x700b05a4 <Sciclient_pmModuleClkRequest+0x74> @ imm = #-0x2
700b05a4: 9800         	ldr	r0, [sp]
700b05a6: f000 0002    	and	r0, r0, #0x2
700b05aa: 2802         	cmp	r0, #0x2
700b05ac: d004         	beq	0x700b05b8 <Sciclient_pmModuleClkRequest+0x88> @ imm = #0x8
700b05ae: e7ff         	b	0x700b05b0 <Sciclient_pmModuleClkRequest+0x80> @ imm = #-0x2
700b05b0: f04f 30ff    	mov.w	r0, #0xffffffff
700b05b4: 900d         	str	r0, [sp, #0x34]
700b05b6: e7ff         	b	0x700b05b8 <Sciclient_pmModuleClkRequest+0x88> @ imm = #-0x2
700b05b8: 980d         	ldr	r0, [sp, #0x34]
700b05ba: b012         	add	sp, #0x48
700b05bc: bd80         	pop	{r7, pc}
700b05be: 0000         	movs	r0, r0

700b05c0 <Udma_rmFreeMappedRing>:
700b05c0: b580         	push	{r7, lr}
700b05c2: b08e         	sub	sp, #0x38
700b05c4: 900d         	str	r0, [sp, #0x34]
700b05c6: 910c         	str	r1, [sp, #0x30]
700b05c8: 920b         	str	r2, [sp, #0x2c]
700b05ca: 930a         	str	r3, [sp, #0x28]
700b05cc: 980c         	ldr	r0, [sp, #0x30]
700b05ce: f500 70ea    	add.w	r0, r0, #0x1d4
700b05d2: 9005         	str	r0, [sp, #0x14]
700b05d4: 980c         	ldr	r0, [sp, #0x30]
700b05d6: 990b         	ldr	r1, [sp, #0x2c]
700b05d8: 9a0a         	ldr	r2, [sp, #0x28]
700b05da: ab02         	add	r3, sp, #0x8
700b05dc: f7fe f968    	bl	0x700ae8b0 <Udma_getMappedChRingAttributes> @ imm = #-0x1d30
700b05e0: 9001         	str	r0, [sp, #0x4]
700b05e2: 980d         	ldr	r0, [sp, #0x34]
700b05e4: 9902         	ldr	r1, [sp, #0x8]
700b05e6: 4288         	cmp	r0, r1
700b05e8: d02f         	beq	0x700b064a <Udma_rmFreeMappedRing+0x8a> @ imm = #0x5e
700b05ea: e7ff         	b	0x700b05ec <Udma_rmFreeMappedRing+0x2c> @ imm = #-0x2
700b05ec: 980c         	ldr	r0, [sp, #0x30]
700b05ee: f500 609f    	add.w	r0, r0, #0x4f8
700b05f2: f04f 31ff    	mov.w	r1, #0xffffffff
700b05f6: f002 fb1b    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x2636
700b05fa: 980d         	ldr	r0, [sp, #0x34]
700b05fc: 9905         	ldr	r1, [sp, #0x14]
700b05fe: 9a0b         	ldr	r2, [sp, #0x2c]
700b0600: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b0604: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700b0608: 1a40         	subs	r0, r0, r1
700b060a: 9009         	str	r0, [sp, #0x24]
700b060c: 9809         	ldr	r0, [sp, #0x24]
700b060e: 0940         	lsrs	r0, r0, #0x5
700b0610: 9008         	str	r0, [sp, #0x20]
700b0612: 9809         	ldr	r0, [sp, #0x24]
700b0614: 9908         	ldr	r1, [sp, #0x20]
700b0616: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b061a: 9007         	str	r0, [sp, #0x1c]
700b061c: 9907         	ldr	r1, [sp, #0x1c]
700b061e: 2001         	movs	r0, #0x1
700b0620: 4088         	lsls	r0, r1
700b0622: 9006         	str	r0, [sp, #0x18]
700b0624: 9a06         	ldr	r2, [sp, #0x18]
700b0626: 980c         	ldr	r0, [sp, #0x30]
700b0628: 990b         	ldr	r1, [sp, #0x2c]
700b062a: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b062e: 9908         	ldr	r1, [sp, #0x20]
700b0630: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b0634: f8d1 0344    	ldr.w	r0, [r1, #0x344]
700b0638: 4310         	orrs	r0, r2
700b063a: f8c1 0344    	str.w	r0, [r1, #0x344]
700b063e: 980c         	ldr	r0, [sp, #0x30]
700b0640: f500 609f    	add.w	r0, r0, #0x4f8
700b0644: f003 fb84    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x3708
700b0648: e7ff         	b	0x700b064a <Udma_rmFreeMappedRing+0x8a> @ imm = #-0x2
700b064a: b00e         	add	sp, #0x38
700b064c: bd80         	pop	{r7, pc}
700b064e: 0000         	movs	r0, r0

700b0650 <Sciclient_pmGetModuleState>:
700b0650: b580         	push	{r7, lr}
700b0652: b096         	sub	sp, #0x58
700b0654: f8dd c060    	ldr.w	r12, [sp, #0x60]
700b0658: 9015         	str	r0, [sp, #0x54]
700b065a: 9114         	str	r1, [sp, #0x50]
700b065c: 9213         	str	r2, [sp, #0x4c]
700b065e: 9312         	str	r3, [sp, #0x48]
700b0660: 2000         	movs	r0, #0x0
700b0662: 9011         	str	r0, [sp, #0x44]
700b0664: f8ad 0034    	strh.w	r0, [sp, #0x34]
700b0668: 900c         	str	r0, [sp, #0x30]
700b066a: 900b         	str	r0, [sp, #0x2c]
700b066c: 900a         	str	r0, [sp, #0x28]
700b066e: 9009         	str	r0, [sp, #0x24]
700b0670: 9915         	ldr	r1, [sp, #0x54]
700b0672: 9110         	str	r1, [sp, #0x40]
700b0674: f240 2101    	movw	r1, #0x201
700b0678: f8ad 1010    	strh.w	r1, [sp, #0x10]
700b067c: 2102         	movs	r1, #0x2
700b067e: 9105         	str	r1, [sp, #0x14]
700b0680: a90e         	add	r1, sp, #0x38
700b0682: 9106         	str	r1, [sp, #0x18]
700b0684: 210c         	movs	r1, #0xc
700b0686: 9107         	str	r1, [sp, #0x1c]
700b0688: 9918         	ldr	r1, [sp, #0x60]
700b068a: 9108         	str	r1, [sp, #0x20]
700b068c: 9001         	str	r0, [sp, #0x4]
700b068e: a809         	add	r0, sp, #0x24
700b0690: 9002         	str	r0, [sp, #0x8]
700b0692: 2012         	movs	r0, #0x12
700b0694: 9003         	str	r0, [sp, #0xc]
700b0696: a804         	add	r0, sp, #0x10
700b0698: a901         	add	r1, sp, #0x4
700b069a: f7f3 fbe9    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xc82e
700b069e: 9011         	str	r0, [sp, #0x44]
700b06a0: 9811         	ldr	r0, [sp, #0x44]
700b06a2: b930         	cbnz	r0, 0x700b06b2 <Sciclient_pmGetModuleState+0x62> @ imm = #0xc
700b06a4: e7ff         	b	0x700b06a6 <Sciclient_pmGetModuleState+0x56> @ imm = #-0x2
700b06a6: 9801         	ldr	r0, [sp, #0x4]
700b06a8: f000 0002    	and	r0, r0, #0x2
700b06ac: 2802         	cmp	r0, #0x2
700b06ae: d004         	beq	0x700b06ba <Sciclient_pmGetModuleState+0x6a> @ imm = #0x8
700b06b0: e7ff         	b	0x700b06b2 <Sciclient_pmGetModuleState+0x62> @ imm = #-0x2
700b06b2: f04f 30ff    	mov.w	r0, #0xffffffff
700b06b6: 9011         	str	r0, [sp, #0x44]
700b06b8: e7ff         	b	0x700b06ba <Sciclient_pmGetModuleState+0x6a> @ imm = #-0x2
700b06ba: 9811         	ldr	r0, [sp, #0x44]
700b06bc: b958         	cbnz	r0, 0x700b06d6 <Sciclient_pmGetModuleState+0x86> @ imm = #0x16
700b06be: e7ff         	b	0x700b06c0 <Sciclient_pmGetModuleState+0x70> @ imm = #-0x2
700b06c0: f89d 0035    	ldrb.w	r0, [sp, #0x35]
700b06c4: 9914         	ldr	r1, [sp, #0x50]
700b06c6: 6008         	str	r0, [r1]
700b06c8: 980c         	ldr	r0, [sp, #0x30]
700b06ca: 9913         	ldr	r1, [sp, #0x4c]
700b06cc: 6008         	str	r0, [r1]
700b06ce: 980b         	ldr	r0, [sp, #0x2c]
700b06d0: 9912         	ldr	r1, [sp, #0x48]
700b06d2: 6008         	str	r0, [r1]
700b06d4: e7ff         	b	0x700b06d6 <Sciclient_pmGetModuleState+0x86> @ imm = #-0x2
700b06d6: 9811         	ldr	r0, [sp, #0x44]
700b06d8: b016         	add	sp, #0x58
700b06da: bd80         	pop	{r7, pc}
700b06dc: 0000         	movs	r0, r0
700b06de: 0000         	movs	r0, r0

700b06e0 <Sciclient_rmIaEvtRomMapped>:
700b06e0: b082         	sub	sp, #0x8
700b06e2: 9001         	str	r0, [sp, #0x4]
700b06e4: f8ad 1002    	strh.w	r1, [sp, #0x2]
700b06e8: 2000         	movs	r0, #0x0
700b06ea: f88d 0001    	strb.w	r0, [sp, #0x1]
700b06ee: 9801         	ldr	r0, [sp, #0x4]
700b06f0: 6980         	ldr	r0, [r0, #0x18]
700b06f2: b3a8         	cbz	r0, 0x700b0760 <Sciclient_rmIaEvtRomMapped+0x80> @ imm = #0x6a
700b06f4: e7ff         	b	0x700b06f6 <Sciclient_rmIaEvtRomMapped+0x16> @ imm = #-0x2
700b06f6: 2000         	movs	r0, #0x0
700b06f8: f88d 0000    	strb.w	r0, [sp]
700b06fc: e7ff         	b	0x700b06fe <Sciclient_rmIaEvtRomMapped+0x1e> @ imm = #-0x2
700b06fe: f89d 0000    	ldrb.w	r0, [sp]
700b0702: 9901         	ldr	r1, [sp, #0x4]
700b0704: 7f09         	ldrb	r1, [r1, #0x1c]
700b0706: 4288         	cmp	r0, r1
700b0708: da29         	bge	0x700b075e <Sciclient_rmIaEvtRomMapped+0x7e> @ imm = #0x52
700b070a: e7ff         	b	0x700b070c <Sciclient_rmIaEvtRomMapped+0x2c> @ imm = #-0x2
700b070c: 9801         	ldr	r0, [sp, #0x4]
700b070e: 6980         	ldr	r0, [r0, #0x18]
700b0710: f89d 1000    	ldrb.w	r1, [sp]
700b0714: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b0718: 7880         	ldrb	r0, [r0, #0x2]
700b071a: 07c0         	lsls	r0, r0, #0x1f
700b071c: b9c0         	cbnz	r0, 0x700b0750 <Sciclient_rmIaEvtRomMapped+0x70> @ imm = #0x30
700b071e: e7ff         	b	0x700b0720 <Sciclient_rmIaEvtRomMapped+0x40> @ imm = #-0x2
700b0720: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b0724: 9a01         	ldr	r2, [sp, #0x4]
700b0726: 6991         	ldr	r1, [r2, #0x18]
700b0728: f89d 3000    	ldrb.w	r3, [sp]
700b072c: f831 1023    	ldrh.w	r1, [r1, r3, lsl #2]
700b0730: 8912         	ldrh	r2, [r2, #0x8]
700b0732: 1a89         	subs	r1, r1, r2
700b0734: 4288         	cmp	r0, r1
700b0736: d10b         	bne	0x700b0750 <Sciclient_rmIaEvtRomMapped+0x70> @ imm = #0x16
700b0738: e7ff         	b	0x700b073a <Sciclient_rmIaEvtRomMapped+0x5a> @ imm = #-0x2
700b073a: 2001         	movs	r0, #0x1
700b073c: f88d 0001    	strb.w	r0, [sp, #0x1]
700b0740: 9901         	ldr	r1, [sp, #0x4]
700b0742: 6989         	ldr	r1, [r1, #0x18]
700b0744: f89d 2000    	ldrb.w	r2, [sp]
700b0748: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b074c: 7088         	strb	r0, [r1, #0x2]
700b074e: e006         	b	0x700b075e <Sciclient_rmIaEvtRomMapped+0x7e> @ imm = #0xc
700b0750: e7ff         	b	0x700b0752 <Sciclient_rmIaEvtRomMapped+0x72> @ imm = #-0x2
700b0752: f89d 0000    	ldrb.w	r0, [sp]
700b0756: 3001         	adds	r0, #0x1
700b0758: f88d 0000    	strb.w	r0, [sp]
700b075c: e7cf         	b	0x700b06fe <Sciclient_rmIaEvtRomMapped+0x1e> @ imm = #-0x62
700b075e: e7ff         	b	0x700b0760 <Sciclient_rmIaEvtRomMapped+0x80> @ imm = #-0x2
700b0760: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700b0764: f000 0001    	and	r0, r0, #0x1
700b0768: b002         	add	sp, #0x8
700b076a: 4770         	bx	lr
700b076c: 0000         	movs	r0, r0
700b076e: 0000         	movs	r0, r0

700b0770 <SemaphoreP_constructBinary>:
700b0770: b580         	push	{r7, lr}
700b0772: b086         	sub	sp, #0x18
700b0774: 9005         	str	r0, [sp, #0x14]
700b0776: 9104         	str	r1, [sp, #0x10]
700b0778: 2000         	movs	r0, #0x0
700b077a: 9003         	str	r0, [sp, #0xc]
700b077c: f04f 30ff    	mov.w	r0, #0xffffffff
700b0780: 9002         	str	r0, [sp, #0x8]
700b0782: f647 307b    	movw	r0, #0x7b7b
700b0786: f2c7 000b    	movt	r0, #0x700b
700b078a: 4669         	mov	r1, sp
700b078c: 6008         	str	r0, [r1]
700b078e: f647 114c    	movw	r1, #0x794c
700b0792: f2c7 010b    	movt	r1, #0x700b
700b0796: f647 7240    	movw	r2, #0x7f40
700b079a: f2c7 020b    	movt	r2, #0x700b
700b079e: 2001         	movs	r0, #0x1
700b07a0: 2334         	movs	r3, #0x34
700b07a2: f000 fd95    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xb2a
700b07a6: 9805         	ldr	r0, [sp, #0x14]
700b07a8: b128         	cbz	r0, 0x700b07b6 <SemaphoreP_constructBinary+0x46> @ imm = #0xa
700b07aa: e7ff         	b	0x700b07ac <SemaphoreP_constructBinary+0x3c> @ imm = #-0x2
700b07ac: 9805         	ldr	r0, [sp, #0x14]
700b07ae: 9003         	str	r0, [sp, #0xc]
700b07b0: 2000         	movs	r0, #0x0
700b07b2: 9002         	str	r0, [sp, #0x8]
700b07b4: e7ff         	b	0x700b07b6 <SemaphoreP_constructBinary+0x46> @ imm = #-0x2
700b07b6: 9802         	ldr	r0, [sp, #0x8]
700b07b8: b9e8         	cbnz	r0, 0x700b07f6 <SemaphoreP_constructBinary+0x86> @ imm = #0x3a
700b07ba: e7ff         	b	0x700b07bc <SemaphoreP_constructBinary+0x4c> @ imm = #-0x2
700b07bc: 9903         	ldr	r1, [sp, #0xc]
700b07be: 2000         	movs	r0, #0x0
700b07c0: 6508         	str	r0, [r1, #0x50]
700b07c2: 9903         	ldr	r1, [sp, #0xc]
700b07c4: 6548         	str	r0, [r1, #0x54]
700b07c6: 9903         	ldr	r1, [sp, #0xc]
700b07c8: 2001         	movs	r0, #0x1
700b07ca: 6588         	str	r0, [r1, #0x58]
700b07cc: 9803         	ldr	r0, [sp, #0xc]
700b07ce: 9a04         	ldr	r2, [sp, #0x10]
700b07d0: f248 1164    	movw	r1, #0x8164
700b07d4: f2c7 010b    	movt	r1, #0x700b
700b07d8: 231c         	movs	r3, #0x1c
700b07da: f7fb fe09    	bl	0x700ac3f0 <_txe_semaphore_create> @ imm = #-0x43ee
700b07de: 9001         	str	r0, [sp, #0x4]
700b07e0: 9801         	ldr	r0, [sp, #0x4]
700b07e2: b120         	cbz	r0, 0x700b07ee <SemaphoreP_constructBinary+0x7e> @ imm = #0x8
700b07e4: e7ff         	b	0x700b07e6 <SemaphoreP_constructBinary+0x76> @ imm = #-0x2
700b07e6: f04f 30ff    	mov.w	r0, #0xffffffff
700b07ea: 9002         	str	r0, [sp, #0x8]
700b07ec: e002         	b	0x700b07f4 <SemaphoreP_constructBinary+0x84> @ imm = #0x4
700b07ee: 2000         	movs	r0, #0x0
700b07f0: 9002         	str	r0, [sp, #0x8]
700b07f2: e7ff         	b	0x700b07f4 <SemaphoreP_constructBinary+0x84> @ imm = #-0x2
700b07f4: e7ff         	b	0x700b07f6 <SemaphoreP_constructBinary+0x86> @ imm = #-0x2
700b07f6: 9802         	ldr	r0, [sp, #0x8]
700b07f8: b006         	add	sp, #0x18
700b07fa: bd80         	pop	{r7, pc}
700b07fc: 0000         	movs	r0, r0
700b07fe: 0000         	movs	r0, r0

700b0800 <UART_writeCancelNoCB>:
700b0800: b580         	push	{r7, lr}
700b0802: b084         	sub	sp, #0x10
700b0804: 9003         	str	r0, [sp, #0xc]
700b0806: 2000         	movs	r0, #0x0
700b0808: 9001         	str	r0, [sp, #0x4]
700b080a: 9803         	ldr	r0, [sp, #0xc]
700b080c: 6840         	ldr	r0, [r0, #0x4]
700b080e: 9000         	str	r0, [sp]
700b0810: 9803         	ldr	r0, [sp, #0xc]
700b0812: 6800         	ldr	r0, [r0]
700b0814: 2102         	movs	r1, #0x2
700b0816: f7fc fd63    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #-0x353a
700b081a: f005 ef2c    	blx	0x700b6674 <HwiP_disable> @ imm = #0x5e58
700b081e: 9002         	str	r0, [sp, #0x8]
700b0820: 9803         	ldr	r0, [sp, #0xc]
700b0822: 6900         	ldr	r0, [r0, #0x10]
700b0824: b920         	cbnz	r0, 0x700b0830 <UART_writeCancelNoCB+0x30> @ imm = #0x8
700b0826: e7ff         	b	0x700b0828 <UART_writeCancelNoCB+0x28> @ imm = #-0x2
700b0828: f04f 30ff    	mov.w	r0, #0xffffffff
700b082c: 9001         	str	r0, [sp, #0x4]
700b082e: e027         	b	0x700b0880 <UART_writeCancelNoCB+0x80> @ imm = #0x4e
700b0830: 9800         	ldr	r0, [sp]
700b0832: 6a00         	ldr	r0, [r0, #0x20]
700b0834: 2803         	cmp	r0, #0x3
700b0836: d111         	bne	0x700b085c <UART_writeCancelNoCB+0x5c> @ imm = #0x22
700b0838: e7ff         	b	0x700b083a <UART_writeCancelNoCB+0x3a> @ imm = #-0x2
700b083a: 9803         	ldr	r0, [sp, #0xc]
700b083c: 2101         	movs	r1, #0x1
700b083e: f7ff fc9f    	bl	0x700b0180 <UART_lld_dmaDisableChannel> @ imm = #-0x6c2
700b0842: 9803         	ldr	r0, [sp, #0xc]
700b0844: 6bc0         	ldr	r0, [r0, #0x3c]
700b0846: b120         	cbz	r0, 0x700b0852 <UART_writeCancelNoCB+0x52> @ imm = #0x8
700b0848: e7ff         	b	0x700b084a <UART_writeCancelNoCB+0x4a> @ imm = #-0x2
700b084a: 9903         	ldr	r1, [sp, #0xc]
700b084c: 2000         	movs	r0, #0x0
700b084e: 6408         	str	r0, [r1, #0x40]
700b0850: e003         	b	0x700b085a <UART_writeCancelNoCB+0x5a> @ imm = #0x6
700b0852: 9903         	ldr	r1, [sp, #0xc]
700b0854: 2000         	movs	r0, #0x0
700b0856: 60c8         	str	r0, [r1, #0xc]
700b0858: e7ff         	b	0x700b085a <UART_writeCancelNoCB+0x5a> @ imm = #-0x2
700b085a: e010         	b	0x700b087e <UART_writeCancelNoCB+0x7e> @ imm = #0x20
700b085c: 9903         	ldr	r1, [sp, #0xc]
700b085e: 6888         	ldr	r0, [r1, #0x8]
700b0860: 68ca         	ldr	r2, [r1, #0xc]
700b0862: 1a80         	subs	r0, r0, r2
700b0864: 6088         	str	r0, [r1, #0x8]
700b0866: 9803         	ldr	r0, [sp, #0xc]
700b0868: 6bc0         	ldr	r0, [r0, #0x3c]
700b086a: b120         	cbz	r0, 0x700b0876 <UART_writeCancelNoCB+0x76> @ imm = #0x8
700b086c: e7ff         	b	0x700b086e <UART_writeCancelNoCB+0x6e> @ imm = #-0x2
700b086e: 9903         	ldr	r1, [sp, #0xc]
700b0870: 68c8         	ldr	r0, [r1, #0xc]
700b0872: 6408         	str	r0, [r1, #0x40]
700b0874: e7ff         	b	0x700b0876 <UART_writeCancelNoCB+0x76> @ imm = #-0x2
700b0876: 9903         	ldr	r1, [sp, #0xc]
700b0878: 2000         	movs	r0, #0x0
700b087a: 6108         	str	r0, [r1, #0x10]
700b087c: e7ff         	b	0x700b087e <UART_writeCancelNoCB+0x7e> @ imm = #-0x2
700b087e: e7ff         	b	0x700b0880 <UART_writeCancelNoCB+0x80> @ imm = #-0x2
700b0880: 9802         	ldr	r0, [sp, #0x8]
700b0882: f005 ef18    	blx	0x700b66b4 <HwiP_restore> @ imm = #0x5e30
700b0886: 9801         	ldr	r0, [sp, #0x4]
700b0888: b004         	add	sp, #0x10
700b088a: bd80         	pop	{r7, pc}
700b088c: 0000         	movs	r0, r0
700b088e: 0000         	movs	r0, r0

700b0890 <SemaphoreP_constructMutex>:
700b0890: b580         	push	{r7, lr}
700b0892: b086         	sub	sp, #0x18
700b0894: 9005         	str	r0, [sp, #0x14]
700b0896: 2000         	movs	r0, #0x0
700b0898: 9004         	str	r0, [sp, #0x10]
700b089a: f04f 30ff    	mov.w	r0, #0xffffffff
700b089e: 9003         	str	r0, [sp, #0xc]
700b08a0: f647 307b    	movw	r0, #0x7b7b
700b08a4: f2c7 000b    	movt	r0, #0x700b
700b08a8: 4669         	mov	r1, sp
700b08aa: 6008         	str	r0, [r1]
700b08ac: f647 114c    	movw	r1, #0x794c
700b08b0: f2c7 010b    	movt	r1, #0x700b
700b08b4: f647 7290    	movw	r2, #0x7f90
700b08b8: f2c7 020b    	movt	r2, #0x700b
700b08bc: 2001         	movs	r0, #0x1
700b08be: 2376         	movs	r3, #0x76
700b08c0: f000 fd06    	bl	0x700b12d0 <_DebugP_assert> @ imm = #0xa0c
700b08c4: 9805         	ldr	r0, [sp, #0x14]
700b08c6: b128         	cbz	r0, 0x700b08d4 <SemaphoreP_constructMutex+0x44> @ imm = #0xa
700b08c8: e7ff         	b	0x700b08ca <SemaphoreP_constructMutex+0x3a> @ imm = #-0x2
700b08ca: 9805         	ldr	r0, [sp, #0x14]
700b08cc: 9004         	str	r0, [sp, #0x10]
700b08ce: 2000         	movs	r0, #0x0
700b08d0: 9003         	str	r0, [sp, #0xc]
700b08d2: e7ff         	b	0x700b08d4 <SemaphoreP_constructMutex+0x44> @ imm = #-0x2
700b08d4: 9803         	ldr	r0, [sp, #0xc]
700b08d6: b9e8         	cbnz	r0, 0x700b0914 <SemaphoreP_constructMutex+0x84> @ imm = #0x3a
700b08d8: e7ff         	b	0x700b08da <SemaphoreP_constructMutex+0x4a> @ imm = #-0x2
700b08da: 9804         	ldr	r0, [sp, #0x10]
700b08dc: 2201         	movs	r2, #0x1
700b08de: 6502         	str	r2, [r0, #0x50]
700b08e0: 9804         	ldr	r0, [sp, #0x10]
700b08e2: 6542         	str	r2, [r0, #0x54]
700b08e4: 9904         	ldr	r1, [sp, #0x10]
700b08e6: 2000         	movs	r0, #0x0
700b08e8: 6588         	str	r0, [r1, #0x58]
700b08ea: 9804         	ldr	r0, [sp, #0x10]
700b08ec: 301c         	adds	r0, #0x1c
700b08ee: f248 11e7    	movw	r1, #0x81e7
700b08f2: f2c7 010b    	movt	r1, #0x700b
700b08f6: 2334         	movs	r3, #0x34
700b08f8: f7fb f80a    	bl	0x700ab910 <_txe_mutex_create> @ imm = #-0x4fec
700b08fc: 9002         	str	r0, [sp, #0x8]
700b08fe: 9802         	ldr	r0, [sp, #0x8]
700b0900: b120         	cbz	r0, 0x700b090c <SemaphoreP_constructMutex+0x7c> @ imm = #0x8
700b0902: e7ff         	b	0x700b0904 <SemaphoreP_constructMutex+0x74> @ imm = #-0x2
700b0904: f04f 30ff    	mov.w	r0, #0xffffffff
700b0908: 9003         	str	r0, [sp, #0xc]
700b090a: e002         	b	0x700b0912 <SemaphoreP_constructMutex+0x82> @ imm = #0x4
700b090c: 2000         	movs	r0, #0x0
700b090e: 9003         	str	r0, [sp, #0xc]
700b0910: e7ff         	b	0x700b0912 <SemaphoreP_constructMutex+0x82> @ imm = #-0x2
700b0912: e7ff         	b	0x700b0914 <SemaphoreP_constructMutex+0x84> @ imm = #-0x2
700b0914: 9803         	ldr	r0, [sp, #0xc]
700b0916: b006         	add	sp, #0x18
700b0918: bd80         	pop	{r7, pc}
700b091a: 0000         	movs	r0, r0
700b091c: 0000         	movs	r0, r0
700b091e: 0000         	movs	r0, r0

700b0920 <Udma_ringFlushRaw>:
700b0920: b580         	push	{r7, lr}
700b0922: b086         	sub	sp, #0x18
700b0924: 9005         	str	r0, [sp, #0x14]
700b0926: 9104         	str	r1, [sp, #0x10]
700b0928: 2000         	movs	r0, #0x0
700b092a: 9003         	str	r0, [sp, #0xc]
700b092c: 9805         	ldr	r0, [sp, #0x14]
700b092e: 9001         	str	r0, [sp, #0x4]
700b0930: 9801         	ldr	r0, [sp, #0x4]
700b0932: b180         	cbz	r0, 0x700b0956 <Udma_ringFlushRaw+0x36> @ imm = #0x20
700b0934: e7ff         	b	0x700b0936 <Udma_ringFlushRaw+0x16> @ imm = #-0x2
700b0936: 9801         	ldr	r0, [sp, #0x4]
700b0938: 6d80         	ldr	r0, [r0, #0x58]
700b093a: f64a 31cd    	movw	r1, #0xabcd
700b093e: f6ca 31dc    	movt	r1, #0xabdc
700b0942: 4288         	cmp	r0, r1
700b0944: d107         	bne	0x700b0956 <Udma_ringFlushRaw+0x36> @ imm = #0xe
700b0946: e7ff         	b	0x700b0948 <Udma_ringFlushRaw+0x28> @ imm = #-0x2
700b0948: 9801         	ldr	r0, [sp, #0x4]
700b094a: 8880         	ldrh	r0, [r0, #0x4]
700b094c: f64f 71ff    	movw	r1, #0xffff
700b0950: 4288         	cmp	r0, r1
700b0952: d104         	bne	0x700b095e <Udma_ringFlushRaw+0x3e> @ imm = #0x8
700b0954: e7ff         	b	0x700b0956 <Udma_ringFlushRaw+0x36> @ imm = #-0x2
700b0956: f06f 0001    	mvn	r0, #0x1
700b095a: 9003         	str	r0, [sp, #0xc]
700b095c: e7ff         	b	0x700b095e <Udma_ringFlushRaw+0x3e> @ imm = #-0x2
700b095e: 9803         	ldr	r0, [sp, #0xc]
700b0960: b9a8         	cbnz	r0, 0x700b098e <Udma_ringFlushRaw+0x6e> @ imm = #0x2a
700b0962: e7ff         	b	0x700b0964 <Udma_ringFlushRaw+0x44> @ imm = #-0x2
700b0964: 9801         	ldr	r0, [sp, #0x4]
700b0966: 6800         	ldr	r0, [r0]
700b0968: 9002         	str	r0, [sp, #0x8]
700b096a: 9802         	ldr	r0, [sp, #0x8]
700b096c: b150         	cbz	r0, 0x700b0984 <Udma_ringFlushRaw+0x64> @ imm = #0x14
700b096e: e7ff         	b	0x700b0970 <Udma_ringFlushRaw+0x50> @ imm = #-0x2
700b0970: 9802         	ldr	r0, [sp, #0x8]
700b0972: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b0976: f64a 31cd    	movw	r1, #0xabcd
700b097a: f6ca 31dc    	movt	r1, #0xabdc
700b097e: 4288         	cmp	r0, r1
700b0980: d004         	beq	0x700b098c <Udma_ringFlushRaw+0x6c> @ imm = #0x8
700b0982: e7ff         	b	0x700b0984 <Udma_ringFlushRaw+0x64> @ imm = #-0x2
700b0984: f04f 30ff    	mov.w	r0, #0xffffffff
700b0988: 9003         	str	r0, [sp, #0xc]
700b098a: e7ff         	b	0x700b098c <Udma_ringFlushRaw+0x6c> @ imm = #-0x2
700b098c: e7ff         	b	0x700b098e <Udma_ringFlushRaw+0x6e> @ imm = #-0x2
700b098e: 9803         	ldr	r0, [sp, #0xc]
700b0990: b940         	cbnz	r0, 0x700b09a4 <Udma_ringFlushRaw+0x84> @ imm = #0x10
700b0992: e7ff         	b	0x700b0994 <Udma_ringFlushRaw+0x74> @ imm = #-0x2
700b0994: 9802         	ldr	r0, [sp, #0x8]
700b0996: f8d0 3598    	ldr.w	r3, [r0, #0x598]
700b099a: 9901         	ldr	r1, [sp, #0x4]
700b099c: 9a04         	ldr	r2, [sp, #0x10]
700b099e: 4798         	blx	r3
700b09a0: 9003         	str	r0, [sp, #0xc]
700b09a2: e7ff         	b	0x700b09a4 <Udma_ringFlushRaw+0x84> @ imm = #-0x2
700b09a4: 9803         	ldr	r0, [sp, #0xc]
700b09a6: b006         	add	sp, #0x18
700b09a8: bd80         	pop	{r7, pc}
700b09aa: 0000         	movs	r0, r0
700b09ac: 0000         	movs	r0, r0
700b09ae: 0000         	movs	r0, r0

700b09b0 <CSL_bcdmaGetCfg>:
700b09b0: b580         	push	{r7, lr}
700b09b2: b082         	sub	sp, #0x8
700b09b4: 9001         	str	r0, [sp, #0x4]
700b09b6: 9801         	ldr	r0, [sp, #0x4]
700b09b8: b3e0         	cbz	r0, 0x700b0a34 <CSL_bcdmaGetCfg+0x84> @ imm = #0x78
700b09ba: e7ff         	b	0x700b09bc <CSL_bcdmaGetCfg+0xc> @ imm = #-0x2
700b09bc: 9801         	ldr	r0, [sp, #0x4]
700b09be: 6800         	ldr	r0, [r0]
700b09c0: b3c0         	cbz	r0, 0x700b0a34 <CSL_bcdmaGetCfg+0x84> @ imm = #0x70
700b09c2: e7ff         	b	0x700b09c4 <CSL_bcdmaGetCfg+0x14> @ imm = #-0x2
700b09c4: 9801         	ldr	r0, [sp, #0x4]
700b09c6: 6800         	ldr	r0, [r0]
700b09c8: 3020         	adds	r0, #0x20
700b09ca: f005 f8a9    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x5152
700b09ce: 9901         	ldr	r1, [sp, #0x4]
700b09d0: 61c8         	str	r0, [r1, #0x1c]
700b09d2: 9801         	ldr	r0, [sp, #0x4]
700b09d4: 6800         	ldr	r0, [r0]
700b09d6: 3024         	adds	r0, #0x24
700b09d8: f005 f8a2    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x5144
700b09dc: 9901         	ldr	r1, [sp, #0x4]
700b09de: 6208         	str	r0, [r1, #0x20]
700b09e0: 9801         	ldr	r0, [sp, #0x4]
700b09e2: 6800         	ldr	r0, [r0]
700b09e4: 3028         	adds	r0, #0x28
700b09e6: f005 f89b    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x5136
700b09ea: 9000         	str	r0, [sp]
700b09ec: 9800         	ldr	r0, [sp]
700b09ee: f36f 205f    	bfc	r0, #9, #23
700b09f2: 9901         	ldr	r1, [sp, #0x4]
700b09f4: 6248         	str	r0, [r1, #0x24]
700b09f6: 9800         	ldr	r0, [sp]
700b09f8: f3c0 2048    	ubfx	r0, r0, #0x9, #0x9
700b09fc: 9901         	ldr	r1, [sp, #0x4]
700b09fe: 62c8         	str	r0, [r1, #0x2c]
700b0a00: 9800         	ldr	r0, [sp]
700b0a02: f3c0 4088    	ubfx	r0, r0, #0x12, #0x9
700b0a06: 9901         	ldr	r1, [sp, #0x4]
700b0a08: 6288         	str	r0, [r1, #0x28]
700b0a0a: 9901         	ldr	r1, [sp, #0x4]
700b0a0c: 2000         	movs	r0, #0x0
700b0a0e: 6308         	str	r0, [r1, #0x30]
700b0a10: 9a01         	ldr	r2, [sp, #0x4]
700b0a12: 6a51         	ldr	r1, [r2, #0x24]
700b0a14: 6ad3         	ldr	r3, [r2, #0x2c]
700b0a16: 4419         	add	r1, r3
700b0a18: 6351         	str	r1, [r2, #0x34]
700b0a1a: 9a01         	ldr	r2, [sp, #0x4]
700b0a1c: 6a91         	ldr	r1, [r2, #0x28]
700b0a1e: 6391         	str	r1, [r2, #0x38]
700b0a20: 9a01         	ldr	r2, [sp, #0x4]
700b0a22: 6b11         	ldr	r1, [r2, #0x30]
700b0a24: 63d1         	str	r1, [r2, #0x3c]
700b0a26: 9901         	ldr	r1, [sp, #0x4]
700b0a28: 6408         	str	r0, [r1, #0x40]
700b0a2a: 9901         	ldr	r1, [sp, #0x4]
700b0a2c: 6448         	str	r0, [r1, #0x44]
700b0a2e: 9901         	ldr	r1, [sp, #0x4]
700b0a30: 6488         	str	r0, [r1, #0x48]
700b0a32: e7ff         	b	0x700b0a34 <CSL_bcdmaGetCfg+0x84> @ imm = #-0x2
700b0a34: b002         	add	sp, #0x8
700b0a36: bd80         	pop	{r7, pc}
		...

700b0a40 <Udma_rmFreeVintrBit>:
700b0a40: b580         	push	{r7, lr}
700b0a42: b088         	sub	sp, #0x20
700b0a44: 9007         	str	r0, [sp, #0x1c]
700b0a46: 9106         	str	r1, [sp, #0x18]
700b0a48: 9205         	str	r2, [sp, #0x14]
700b0a4a: 9805         	ldr	r0, [sp, #0x14]
700b0a4c: 9001         	str	r0, [sp, #0x4]
700b0a4e: 9805         	ldr	r0, [sp, #0x14]
700b0a50: 3008         	adds	r0, #0x8
700b0a52: 9000         	str	r0, [sp]
700b0a54: 9800         	ldr	r0, [sp]
700b0a56: 6900         	ldr	r0, [r0, #0x10]
700b0a58: b120         	cbz	r0, 0x700b0a64 <Udma_rmFreeVintrBit+0x24> @ imm = #0x8
700b0a5a: e7ff         	b	0x700b0a5c <Udma_rmFreeVintrBit+0x1c> @ imm = #-0x2
700b0a5c: 9800         	ldr	r0, [sp]
700b0a5e: 6900         	ldr	r0, [r0, #0x10]
700b0a60: 9001         	str	r0, [sp, #0x4]
700b0a62: e7ff         	b	0x700b0a64 <Udma_rmFreeVintrBit+0x24> @ imm = #-0x2
700b0a64: 9806         	ldr	r0, [sp, #0x18]
700b0a66: f500 609f    	add.w	r0, r0, #0x4f8
700b0a6a: f04f 31ff    	mov.w	r1, #0xffffffff
700b0a6e: f002 f8df    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x21be
700b0a72: 9b07         	ldr	r3, [sp, #0x1c]
700b0a74: f1a3 0220    	sub.w	r2, r3, #0x20
700b0a78: 2101         	movs	r1, #0x1
700b0a7a: fa01 fc02    	lsl.w	r12, r1, r2
700b0a7e: f1c3 0020    	rsb.w	r0, r3, #0x20
700b0a82: fa21 f000    	lsr.w	r0, r1, r0
700b0a86: 2a00         	cmp	r2, #0x0
700b0a88: bf58         	it	pl
700b0a8a: 4660         	movpl	r0, r12
700b0a8c: fa01 f103    	lsl.w	r1, r1, r3
700b0a90: 2a00         	cmp	r2, #0x0
700b0a92: bf58         	it	pl
700b0a94: 2100         	movpl	r1, #0x0
700b0a96: 9102         	str	r1, [sp, #0x8]
700b0a98: 9003         	str	r0, [sp, #0xc]
700b0a9a: f8dd c008    	ldr.w	r12, [sp, #0x8]
700b0a9e: 9b03         	ldr	r3, [sp, #0xc]
700b0aa0: 9901         	ldr	r1, [sp, #0x4]
700b0aa2: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700b0aa6: f8d1 208c    	ldr.w	r2, [r1, #0x8c]
700b0aaa: ea20 000c    	bic.w	r0, r0, r12
700b0aae: ea22 0203    	bic.w	r2, r2, r3
700b0ab2: f8c1 208c    	str.w	r2, [r1, #0x8c]
700b0ab6: f8c1 0088    	str.w	r0, [r1, #0x88]
700b0aba: 9806         	ldr	r0, [sp, #0x18]
700b0abc: f500 609f    	add.w	r0, r0, #0x4f8
700b0ac0: f003 f946    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x328c
700b0ac4: b008         	add	sp, #0x20
700b0ac6: bd80         	pop	{r7, pc}
		...

700b0ad0 <_tx_semaphore_put>:
700b0ad0: b580         	push	{r7, lr}
700b0ad2: b086         	sub	sp, #0x18
700b0ad4: 9005         	str	r0, [sp, #0x14]
700b0ad6: f7f2 ed5e    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0xd544
700b0ada: 9004         	str	r0, [sp, #0x10]
700b0adc: 9805         	ldr	r0, [sp, #0x14]
700b0ade: 6900         	ldr	r0, [r0, #0x10]
700b0ae0: 9002         	str	r0, [sp, #0x8]
700b0ae2: 9802         	ldr	r0, [sp, #0x8]
700b0ae4: b940         	cbnz	r0, 0x700b0af8 <_tx_semaphore_put+0x28> @ imm = #0x10
700b0ae6: e7ff         	b	0x700b0ae8 <_tx_semaphore_put+0x18> @ imm = #-0x2
700b0ae8: 9905         	ldr	r1, [sp, #0x14]
700b0aea: 6888         	ldr	r0, [r1, #0x8]
700b0aec: 3001         	adds	r0, #0x1
700b0aee: 6088         	str	r0, [r1, #0x8]
700b0af0: 9804         	ldr	r0, [sp, #0x10]
700b0af2: f7f1 eeca    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xe26c
700b0af6: e02c         	b	0x700b0b52 <_tx_semaphore_put+0x82> @ imm = #0x58
700b0af8: 9805         	ldr	r0, [sp, #0x14]
700b0afa: 68c0         	ldr	r0, [r0, #0xc]
700b0afc: 9003         	str	r0, [sp, #0xc]
700b0afe: 9802         	ldr	r0, [sp, #0x8]
700b0b00: 3801         	subs	r0, #0x1
700b0b02: 9002         	str	r0, [sp, #0x8]
700b0b04: 9802         	ldr	r0, [sp, #0x8]
700b0b06: b920         	cbnz	r0, 0x700b0b12 <_tx_semaphore_put+0x42> @ imm = #0x8
700b0b08: e7ff         	b	0x700b0b0a <_tx_semaphore_put+0x3a> @ imm = #-0x2
700b0b0a: 9905         	ldr	r1, [sp, #0x14]
700b0b0c: 2000         	movs	r0, #0x0
700b0b0e: 60c8         	str	r0, [r1, #0xc]
700b0b10: e00f         	b	0x700b0b32 <_tx_semaphore_put+0x62> @ imm = #0x1e
700b0b12: 9803         	ldr	r0, [sp, #0xc]
700b0b14: 6f40         	ldr	r0, [r0, #0x74]
700b0b16: 9001         	str	r0, [sp, #0x4]
700b0b18: 9801         	ldr	r0, [sp, #0x4]
700b0b1a: 9905         	ldr	r1, [sp, #0x14]
700b0b1c: 60c8         	str	r0, [r1, #0xc]
700b0b1e: 9803         	ldr	r0, [sp, #0xc]
700b0b20: 6f80         	ldr	r0, [r0, #0x78]
700b0b22: 9000         	str	r0, [sp]
700b0b24: 9800         	ldr	r0, [sp]
700b0b26: 9901         	ldr	r1, [sp, #0x4]
700b0b28: 6788         	str	r0, [r1, #0x78]
700b0b2a: 9801         	ldr	r0, [sp, #0x4]
700b0b2c: 9900         	ldr	r1, [sp]
700b0b2e: 6748         	str	r0, [r1, #0x74]
700b0b30: e7ff         	b	0x700b0b32 <_tx_semaphore_put+0x62> @ imm = #-0x2
700b0b32: 9802         	ldr	r0, [sp, #0x8]
700b0b34: 9905         	ldr	r1, [sp, #0x14]
700b0b36: 6108         	str	r0, [r1, #0x10]
700b0b38: 9903         	ldr	r1, [sp, #0xc]
700b0b3a: 2000         	movs	r0, #0x0
700b0b3c: 66c8         	str	r0, [r1, #0x6c]
700b0b3e: 9903         	ldr	r1, [sp, #0xc]
700b0b40: f8c1 0088    	str.w	r0, [r1, #0x88]
700b0b44: 9803         	ldr	r0, [sp, #0xc]
700b0b46: f7f7 fb63    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #-0x893a
700b0b4a: 9804         	ldr	r0, [sp, #0x10]
700b0b4c: f7f1 ee9c    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xe2c8
700b0b50: e7ff         	b	0x700b0b52 <_tx_semaphore_put+0x82> @ imm = #-0x2
700b0b52: 2000         	movs	r0, #0x0
700b0b54: b006         	add	sp, #0x18
700b0b56: bd80         	pop	{r7, pc}
		...

700b0b60 <SOC_controlModuleLockMMR>:
700b0b60: b580         	push	{r7, lr}
700b0b62: b086         	sub	sp, #0x18
700b0b64: 9005         	str	r0, [sp, #0x14]
700b0b66: 9104         	str	r1, [sp, #0x10]
700b0b68: 9805         	ldr	r0, [sp, #0x14]
700b0b6a: b9d8         	cbnz	r0, 0x700b0ba4 <SOC_controlModuleLockMMR+0x44> @ imm = #0x36
700b0b6c: e7ff         	b	0x700b0b6e <SOC_controlModuleLockMMR+0xe> @ imm = #-0x2
700b0b6e: f04f 4086    	mov.w	r0, #0x43000000
700b0b72: 2100         	movs	r1, #0x0
700b0b74: 9101         	str	r1, [sp, #0x4]
700b0b76: f7fb ff2b    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x41aa
700b0b7a: 9901         	ldr	r1, [sp, #0x4]
700b0b7c: 9003         	str	r0, [sp, #0xc]
700b0b7e: 9803         	ldr	r0, [sp, #0xc]
700b0b80: 9a04         	ldr	r2, [sp, #0x10]
700b0b82: eb00 3082    	add.w	r0, r0, r2, lsl #14
700b0b86: f241 0208    	movw	r2, #0x1008
700b0b8a: 4410         	add	r0, r2
700b0b8c: 9002         	str	r0, [sp, #0x8]
700b0b8e: 9802         	ldr	r0, [sp, #0x8]
700b0b90: f004 ff66    	bl	0x700b5a60 <CSL_REG32_WR_RAW> @ imm = #0x4ecc
700b0b94: 9901         	ldr	r1, [sp, #0x4]
700b0b96: 9802         	ldr	r0, [sp, #0x8]
700b0b98: 3004         	adds	r0, #0x4
700b0b9a: 9002         	str	r0, [sp, #0x8]
700b0b9c: 9802         	ldr	r0, [sp, #0x8]
700b0b9e: f004 ff5f    	bl	0x700b5a60 <CSL_REG32_WR_RAW> @ imm = #0x4ebe
700b0ba2: e7ff         	b	0x700b0ba4 <SOC_controlModuleLockMMR+0x44> @ imm = #-0x2
700b0ba4: 9805         	ldr	r0, [sp, #0x14]
700b0ba6: 2801         	cmp	r0, #0x1
700b0ba8: d11b         	bne	0x700b0be2 <SOC_controlModuleLockMMR+0x82> @ imm = #0x36
700b0baa: e7ff         	b	0x700b0bac <SOC_controlModuleLockMMR+0x4c> @ imm = #-0x2
700b0bac: f04f 608a    	mov.w	r0, #0x4500000
700b0bb0: 2100         	movs	r1, #0x0
700b0bb2: 9100         	str	r1, [sp]
700b0bb4: f7fb ff0c    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x41e8
700b0bb8: 9900         	ldr	r1, [sp]
700b0bba: 9003         	str	r0, [sp, #0xc]
700b0bbc: 9803         	ldr	r0, [sp, #0xc]
700b0bbe: 9a04         	ldr	r2, [sp, #0x10]
700b0bc0: eb00 3082    	add.w	r0, r0, r2, lsl #14
700b0bc4: f241 0208    	movw	r2, #0x1008
700b0bc8: 4410         	add	r0, r2
700b0bca: 9002         	str	r0, [sp, #0x8]
700b0bcc: 9802         	ldr	r0, [sp, #0x8]
700b0bce: f004 ff47    	bl	0x700b5a60 <CSL_REG32_WR_RAW> @ imm = #0x4e8e
700b0bd2: 9900         	ldr	r1, [sp]
700b0bd4: 9802         	ldr	r0, [sp, #0x8]
700b0bd6: 3004         	adds	r0, #0x4
700b0bd8: 9002         	str	r0, [sp, #0x8]
700b0bda: 9802         	ldr	r0, [sp, #0x8]
700b0bdc: f004 ff40    	bl	0x700b5a60 <CSL_REG32_WR_RAW> @ imm = #0x4e80
700b0be0: e7ff         	b	0x700b0be2 <SOC_controlModuleLockMMR+0x82> @ imm = #-0x2
700b0be2: b006         	add	sp, #0x18
700b0be4: bd80         	pop	{r7, pc}
		...
700b0bee: 0000         	movs	r0, r0

700b0bf0 <UART_lld_flushTxFifo>:
700b0bf0: b580         	push	{r7, lr}
700b0bf2: b088         	sub	sp, #0x20
700b0bf4: 9007         	str	r0, [sp, #0x1c]
700b0bf6: 2000         	movs	r0, #0x0
700b0bf8: 9006         	str	r0, [sp, #0x18]
700b0bfa: f640 31b8    	movw	r1, #0xbb8
700b0bfe: 9102         	str	r1, [sp, #0x8]
700b0c00: 9001         	str	r0, [sp, #0x4]
700b0c02: 9807         	ldr	r0, [sp, #0x1c]
700b0c04: b380         	cbz	r0, 0x700b0c68 <UART_lld_flushTxFifo+0x78> @ imm = #0x60
700b0c06: e7ff         	b	0x700b0c08 <UART_lld_flushTxFifo+0x18> @ imm = #-0x2
700b0c08: 9807         	ldr	r0, [sp, #0x1c]
700b0c0a: 6840         	ldr	r0, [r0, #0x4]
700b0c0c: 9000         	str	r0, [sp]
700b0c0e: 9800         	ldr	r0, [sp]
700b0c10: 6d40         	ldr	r0, [r0, #0x54]
700b0c12: 4780         	blx	r0
700b0c14: 9004         	str	r0, [sp, #0x10]
700b0c16: e7ff         	b	0x700b0c18 <UART_lld_flushTxFifo+0x28> @ imm = #-0x2
700b0c18: 9801         	ldr	r0, [sp, #0x4]
700b0c1a: b9e0         	cbnz	r0, 0x700b0c56 <UART_lld_flushTxFifo+0x66> @ imm = #0x38
700b0c1c: e7ff         	b	0x700b0c1e <UART_lld_flushTxFifo+0x2e> @ imm = #-0x2
700b0c1e: 9807         	ldr	r0, [sp, #0x1c]
700b0c20: 6800         	ldr	r0, [r0]
700b0c22: f003 fb3d    	bl	0x700b42a0 <UART_spaceAvail> @ imm = #0x367a
700b0c26: 9005         	str	r0, [sp, #0x14]
700b0c28: 9805         	ldr	r0, [sp, #0x14]
700b0c2a: 2801         	cmp	r0, #0x1
700b0c2c: d101         	bne	0x700b0c32 <UART_lld_flushTxFifo+0x42> @ imm = #0x2
700b0c2e: e7ff         	b	0x700b0c30 <UART_lld_flushTxFifo+0x40> @ imm = #-0x2
700b0c30: e011         	b	0x700b0c56 <UART_lld_flushTxFifo+0x66> @ imm = #0x22
700b0c32: 9800         	ldr	r0, [sp]
700b0c34: 6d40         	ldr	r0, [r0, #0x54]
700b0c36: 4780         	blx	r0
700b0c38: 9904         	ldr	r1, [sp, #0x10]
700b0c3a: 1a40         	subs	r0, r0, r1
700b0c3c: 9003         	str	r0, [sp, #0xc]
700b0c3e: 9803         	ldr	r0, [sp, #0xc]
700b0c40: 9902         	ldr	r1, [sp, #0x8]
700b0c42: 4288         	cmp	r0, r1
700b0c44: d303         	blo	0x700b0c4e <UART_lld_flushTxFifo+0x5e> @ imm = #0x6
700b0c46: e7ff         	b	0x700b0c48 <UART_lld_flushTxFifo+0x58> @ imm = #-0x2
700b0c48: 2001         	movs	r0, #0x1
700b0c4a: 9001         	str	r0, [sp, #0x4]
700b0c4c: e002         	b	0x700b0c54 <UART_lld_flushTxFifo+0x64> @ imm = #0x4
700b0c4e: f004 ffd7    	bl	0x700b5c00 <TaskP_yield> @ imm = #0x4fae
700b0c52: e7ff         	b	0x700b0c54 <UART_lld_flushTxFifo+0x64> @ imm = #-0x2
700b0c54: e7e0         	b	0x700b0c18 <UART_lld_flushTxFifo+0x28> @ imm = #-0x40
700b0c56: 9801         	ldr	r0, [sp, #0x4]
700b0c58: 2801         	cmp	r0, #0x1
700b0c5a: d104         	bne	0x700b0c66 <UART_lld_flushTxFifo+0x76> @ imm = #0x8
700b0c5c: e7ff         	b	0x700b0c5e <UART_lld_flushTxFifo+0x6e> @ imm = #-0x2
700b0c5e: f06f 0001    	mvn	r0, #0x1
700b0c62: 9006         	str	r0, [sp, #0x18]
700b0c64: e7ff         	b	0x700b0c66 <UART_lld_flushTxFifo+0x76> @ imm = #-0x2
700b0c66: e003         	b	0x700b0c70 <UART_lld_flushTxFifo+0x80> @ imm = #0x6
700b0c68: f06f 0002    	mvn	r0, #0x2
700b0c6c: 9006         	str	r0, [sp, #0x18]
700b0c6e: e7ff         	b	0x700b0c70 <UART_lld_flushTxFifo+0x80> @ imm = #-0x2
700b0c70: 9806         	ldr	r0, [sp, #0x18]
700b0c72: b008         	add	sp, #0x20
700b0c74: bd80         	pop	{r7, pc}
		...
700b0c7e: 0000         	movs	r0, r0

700b0c80 <UART_tcrTlrBitValRestore>:
700b0c80: b580         	push	{r7, lr}
700b0c82: b088         	sub	sp, #0x20
700b0c84: 9007         	str	r0, [sp, #0x1c]
700b0c86: 9106         	str	r1, [sp, #0x18]
700b0c88: 9807         	ldr	r0, [sp, #0x1c]
700b0c8a: 21bf         	movs	r1, #0xbf
700b0c8c: 9101         	str	r1, [sp, #0x4]
700b0c8e: f002 f8bf    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x217e
700b0c92: 9004         	str	r0, [sp, #0x10]
700b0c94: 9807         	ldr	r0, [sp, #0x1c]
700b0c96: 3008         	adds	r0, #0x8
700b0c98: 2110         	movs	r1, #0x10
700b0c9a: 9102         	str	r1, [sp, #0x8]
700b0c9c: 2204         	movs	r2, #0x4
700b0c9e: 9203         	str	r2, [sp, #0xc]
700b0ca0: f004 fb76    	bl	0x700b5390 <HW_RD_FIELD32_RAW> @ imm = #0x46ec
700b0ca4: 9902         	ldr	r1, [sp, #0x8]
700b0ca6: 9a03         	ldr	r2, [sp, #0xc]
700b0ca8: 9005         	str	r0, [sp, #0x14]
700b0caa: 9807         	ldr	r0, [sp, #0x1c]
700b0cac: 3008         	adds	r0, #0x8
700b0cae: 2301         	movs	r3, #0x1
700b0cb0: f003 fe56    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x3cac
700b0cb4: 9807         	ldr	r0, [sp, #0x1c]
700b0cb6: 300c         	adds	r0, #0xc
700b0cb8: 9904         	ldr	r1, [sp, #0x10]
700b0cba: f004 ff11    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x4e22
700b0cbe: 9807         	ldr	r0, [sp, #0x1c]
700b0cc0: 2180         	movs	r1, #0x80
700b0cc2: f002 f8a5    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x214a
700b0cc6: 9004         	str	r0, [sp, #0x10]
700b0cc8: 9807         	ldr	r0, [sp, #0x1c]
700b0cca: 3010         	adds	r0, #0x10
700b0ccc: 9b06         	ldr	r3, [sp, #0x18]
700b0cce: 2140         	movs	r1, #0x40
700b0cd0: 2206         	movs	r2, #0x6
700b0cd2: f003 fe45    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x3c8a
700b0cd6: 9807         	ldr	r0, [sp, #0x1c]
700b0cd8: 300c         	adds	r0, #0xc
700b0cda: 9904         	ldr	r1, [sp, #0x10]
700b0cdc: f004 ff00    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x4e00
700b0ce0: 9901         	ldr	r1, [sp, #0x4]
700b0ce2: 9807         	ldr	r0, [sp, #0x1c]
700b0ce4: f002 f894    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0x2128
700b0ce8: 9902         	ldr	r1, [sp, #0x8]
700b0cea: 9a03         	ldr	r2, [sp, #0xc]
700b0cec: 9004         	str	r0, [sp, #0x10]
700b0cee: 9807         	ldr	r0, [sp, #0x1c]
700b0cf0: 3008         	adds	r0, #0x8
700b0cf2: 9b05         	ldr	r3, [sp, #0x14]
700b0cf4: f003 fe34    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x3c68
700b0cf8: 9807         	ldr	r0, [sp, #0x1c]
700b0cfa: 300c         	adds	r0, #0xc
700b0cfc: 9904         	ldr	r1, [sp, #0x10]
700b0cfe: f004 feef    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x4dde
700b0d02: b008         	add	sp, #0x20
700b0d04: bd80         	pop	{r7, pc}
		...
700b0d0e: 0000         	movs	r0, r0

700b0d10 <PowerClock_init>:
; {
700b0d10: b570         	push	{r4, r5, r6, lr}
700b0d12: b082         	sub	sp, #0x8
;     while(gSocModules[i]!=SOC_MODULES_END)
700b0d14: f648 2144    	movw	r1, #0x8a44
700b0d18: f2c7 010b    	movt	r1, #0x700b
700b0d1c: 6808         	ldr	r0, [r1]
700b0d1e: 1c42         	adds	r2, r0, #0x1
700b0d20: d013         	beq	0x700b0d4a <PowerClock_init+0x3a> @ imm = #0x26
700b0d22: 1d0c         	adds	r4, r1, #0x4
700b0d24: bf00         	nop
700b0d26: bf00         	nop
700b0d28: bf00         	nop
700b0d2a: bf00         	nop
700b0d2c: bf00         	nop
700b0d2e: bf00         	nop
;         status = SOC_moduleClockEnable(gSocModules[i], 1);
700b0d30: f04f 0101    	mov.w	r1, #0x1
700b0d34: f7ff fa74    	bl	0x700b0220 <SOC_moduleClockEnable> @ imm = #-0xb18
;         DebugP_assertNoLog(status == SystemP_SUCCESS);
700b0d38: fab0 f080    	clz	r0, r0
700b0d3c: 0940         	lsrs	r0, r0, #0x5
700b0d3e: f006 fb3f    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x667e
;     while(gSocModules[i]!=SOC_MODULES_END)
700b0d42: f854 0b04    	ldr	r0, [r4], #4
700b0d46: 1c41         	adds	r1, r0, #0x1
700b0d48: d1f2         	bne	0x700b0d30 <PowerClock_init+0x20> @ imm = #-0x1c
;     while(gSocModulesClockFrequency[i].moduleId!=SOC_MODULES_END)
700b0d4a: f648 1190    	movw	r1, #0x8990
700b0d4e: f2c7 010b    	movt	r1, #0x700b
700b0d52: 6808         	ldr	r0, [r1]
700b0d54: 1c42         	adds	r2, r0, #0x1
700b0d56: d01b         	beq	0x700b0d90 <PowerClock_init+0x80> @ imm = #0x36
700b0d58: f101 0408    	add.w	r4, r1, #0x8
700b0d5c: 2600         	movs	r6, #0x0
700b0d5e: e00c         	b	0x700b0d7a <PowerClock_init+0x6a> @ imm = #0x18
;             status = SOC_moduleSetClockFrequency(
700b0d60: 461a         	mov	r2, r3
700b0d62: 2300         	movs	r3, #0x0
700b0d64: f7f6 fa1c    	bl	0x700a71a0 <SOC_moduleSetClockFrequency> @ imm = #-0x9bc8
;         DebugP_assertNoLog(status == SystemP_SUCCESS);
700b0d68: fab0 f080    	clz	r0, r0
700b0d6c: 0940         	lsrs	r0, r0, #0x5
700b0d6e: f006 fb27    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x664e
;     while(gSocModulesClockFrequency[i].moduleId!=SOC_MODULES_END)
700b0d72: 68a0         	ldr	r0, [r4, #0x8]
700b0d74: 3410         	adds	r4, #0x10
700b0d76: 1c41         	adds	r1, r0, #0x1
700b0d78: d00a         	beq	0x700b0d90 <PowerClock_init+0x80> @ imm = #0x14
;         if (gSocModulesClockFrequency[i].clkParentId != -1)
700b0d7a: 6862         	ldr	r2, [r4, #0x4]
700b0d7c: f854 1c04    	ldr	r1, [r4, #-4]
700b0d80: 6823         	ldr	r3, [r4]
;         if (gSocModulesClockFrequency[i].clkParentId != -1)
700b0d82: 1c55         	adds	r5, r2, #0x1
700b0d84: d0ec         	beq	0x700b0d60 <PowerClock_init+0x50> @ imm = #-0x28
;             status = SOC_moduleSetClockFrequencyWithParent(
700b0d86: e9cd 3600    	strd	r3, r6, [sp]
700b0d8a: f7f6 fae9    	bl	0x700a7360 <SOC_moduleSetClockFrequencyWithParent> @ imm = #-0x9a2e
700b0d8e: e7eb         	b	0x700b0d68 <PowerClock_init+0x58> @ imm = #-0x2a
; }
700b0d90: b002         	add	sp, #0x8
700b0d92: bd70         	pop	{r4, r5, r6, pc}

700b0d94 <_tx_thread_schedule>:
700b0d94: f1080080     	cpsie	i
700b0d98: e59f106c     	ldr	r1, [pc, #0x6c]         @ 0x700b0e0c <_tx_solicited_return+0x1c>

700b0d9c <__tx_thread_schedule_loop>:
700b0d9c: e5910000     	ldr	r0, [r1]
700b0da0: e3500000     	cmp	r0, #0
700b0da4: 0afffffc     	beq	0x700b0d9c <__tx_thread_schedule_loop> @ imm = #-0x10
700b0da8: f10c0080     	cpsid	i
700b0dac: e59f105c     	ldr	r1, [pc, #0x5c]         @ 0x700b0e10 <_tx_solicited_return+0x20>
700b0db0: e5810000     	str	r0, [r1]
700b0db4: e5902004     	ldr	r2, [r0, #0x4]
700b0db8: e5903018     	ldr	r3, [r0, #0x18]
700b0dbc: e2822001     	add	r2, r2, #1
700b0dc0: e5802004     	str	r2, [r0, #0x4]
700b0dc4: e59f2048     	ldr	r2, [pc, #0x48]         @ 0x700b0e14 <_tx_solicited_return+0x24>
700b0dc8: e590d008     	ldr	sp, [r0, #0x8]
700b0dcc: e5823000     	str	r3, [r2]
700b0dd0: e8bd0010     	ldm	sp!, {r4}
700b0dd4: e3540000     	cmp	r4, #0
700b0dd8: 0a000004     	beq	0x700b0df0 <_tx_solicited_return> @ imm = #0x10
700b0ddc: ecbd0b20     	vpop	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b0de0: e49d4004     	ldr	r4, [sp], #4
700b0de4: eee14a10     	vmsr	fpscr, r4
700b0de8: e8bd5fff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, lr}
700b0dec: f8bd0a00     	rfeia	sp!

700b0df0 <_tx_solicited_return>:
700b0df0: e8bd0001     	ldm	sp!, {r0}
700b0df4: ecbd0b20     	vpop	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b0df8: e49d4004     	ldr	r4, [sp], #4
700b0dfc: eee14a10     	vmsr	fpscr, r4
700b0e00: e8bd4ff0     	pop	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700b0e04: e12ff000     	msr	CPSR_fsxc, r0
700b0e08: e12fff1e     	bx	lr
700b0e0c: f0 ac 08 70  	.word	0x7008acf0
700b0e10: ec ac 08 70  	.word	0x7008acec
700b0e14: 24 ad 08 70  	.word	0x7008ad24
700b0e18: 00 00 00 00  	.word	0x00000000
700b0e1c: 00 00 00 00  	.word	0x00000000

700b0e20 <CSL_udmapCppi5SetReturnPolicy>:
700b0e20: b085         	sub	sp, #0x14
700b0e22: f8dd c018    	ldr.w	r12, [sp, #0x18]
700b0e26: f8dd c014    	ldr.w	r12, [sp, #0x14]
700b0e2a: 9004         	str	r0, [sp, #0x10]
700b0e2c: 9103         	str	r1, [sp, #0xc]
700b0e2e: 9202         	str	r2, [sp, #0x8]
700b0e30: 9301         	str	r3, [sp, #0x4]
700b0e32: 9803         	ldr	r0, [sp, #0xc]
700b0e34: 2803         	cmp	r0, #0x3
700b0e36: d108         	bne	0x700b0e4a <CSL_udmapCppi5SetReturnPolicy+0x2a> @ imm = #0x10
700b0e38: e7ff         	b	0x700b0e3a <CSL_udmapCppi5SetReturnPolicy+0x1a> @ imm = #-0x2
700b0e3a: 9905         	ldr	r1, [sp, #0x14]
700b0e3c: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700b0e40: f361 4010    	bfi	r0, r1, #16, #1
700b0e44: 9904         	ldr	r1, [sp, #0x10]
700b0e46: 6088         	str	r0, [r1, #0x8]
700b0e48: e029         	b	0x700b0e9e <CSL_udmapCppi5SetReturnPolicy+0x7e> @ imm = #0x52
700b0e4a: 9804         	ldr	r0, [sp, #0x10]
700b0e4c: 6880         	ldr	r0, [r0, #0x8]
700b0e4e: 9000         	str	r0, [sp]
700b0e50: 9803         	ldr	r0, [sp, #0xc]
700b0e52: 2802         	cmp	r0, #0x2
700b0e54: d105         	bne	0x700b0e62 <CSL_udmapCppi5SetReturnPolicy+0x42> @ imm = #0xa
700b0e56: e7ff         	b	0x700b0e58 <CSL_udmapCppi5SetReturnPolicy+0x38> @ imm = #-0x2
700b0e58: 9800         	ldr	r0, [sp]
700b0e5a: f36f 0011    	bfc	r0, #0, #18
700b0e5e: 9000         	str	r0, [sp]
700b0e60: e00b         	b	0x700b0e7a <CSL_udmapCppi5SetReturnPolicy+0x5a> @ imm = #0x16
700b0e62: 9800         	ldr	r0, [sp]
700b0e64: f000 4078    	and	r0, r0, #0xf8000000
700b0e68: 9000         	str	r0, [sp]
700b0e6a: 9802         	ldr	r0, [sp, #0x8]
700b0e6c: f000 0101    	and	r1, r0, #0x1
700b0e70: 9800         	ldr	r0, [sp]
700b0e72: ea40 4081    	orr.w	r0, r0, r1, lsl #18
700b0e76: 9000         	str	r0, [sp]
700b0e78: e7ff         	b	0x700b0e7a <CSL_udmapCppi5SetReturnPolicy+0x5a> @ imm = #-0x2
700b0e7a: 9901         	ldr	r1, [sp, #0x4]
700b0e7c: 9a05         	ldr	r2, [sp, #0x14]
700b0e7e: f44f 3080    	mov.w	r0, #0x10000
700b0e82: ea00 4002    	and.w	r0, r0, r2, lsl #16
700b0e86: f361 4051    	bfi	r0, r1, #17, #1
700b0e8a: f8bd 1018    	ldrh.w	r1, [sp, #0x18]
700b0e8e: 4401         	add	r1, r0
700b0e90: 9800         	ldr	r0, [sp]
700b0e92: 4308         	orrs	r0, r1
700b0e94: 9000         	str	r0, [sp]
700b0e96: 9800         	ldr	r0, [sp]
700b0e98: 9904         	ldr	r1, [sp, #0x10]
700b0e9a: 6088         	str	r0, [r1, #0x8]
700b0e9c: e7ff         	b	0x700b0e9e <CSL_udmapCppi5SetReturnPolicy+0x7e> @ imm = #-0x2
700b0e9e: b005         	add	sp, #0x14
700b0ea0: 4770         	bx	lr
		...
700b0eae: 0000         	movs	r0, r0

700b0eb0 <Udma_chPair>:
700b0eb0: b580         	push	{r7, lr}
700b0eb2: b088         	sub	sp, #0x20
700b0eb4: 9007         	str	r0, [sp, #0x1c]
700b0eb6: 2000         	movs	r0, #0x0
700b0eb8: 9006         	str	r0, [sp, #0x18]
700b0eba: 9807         	ldr	r0, [sp, #0x1c]
700b0ebc: 6e80         	ldr	r0, [r0, #0x68]
700b0ebe: 9005         	str	r0, [sp, #0x14]
700b0ec0: 9805         	ldr	r0, [sp, #0x14]
700b0ec2: 6800         	ldr	r0, [r0]
700b0ec4: 2801         	cmp	r0, #0x1
700b0ec6: d107         	bne	0x700b0ed8 <Udma_chPair+0x28> @ imm = #0xe
700b0ec8: e7ff         	b	0x700b0eca <Udma_chPair+0x1a> @ imm = #-0x2
700b0eca: 9807         	ldr	r0, [sp, #0x1c]
700b0ecc: 7800         	ldrb	r0, [r0]
700b0ece: 0740         	lsls	r0, r0, #0x1d
700b0ed0: 2800         	cmp	r0, #0x0
700b0ed2: d501         	bpl	0x700b0ed8 <Udma_chPair+0x28> @ imm = #0x2
700b0ed4: e7ff         	b	0x700b0ed6 <Udma_chPair+0x26> @ imm = #-0x2
700b0ed6: e029         	b	0x700b0f2c <Udma_chPair+0x7c> @ imm = #0x52
700b0ed8: 9805         	ldr	r0, [sp, #0x14]
700b0eda: f8b0 00e4    	ldrh.w	r0, [r0, #0xe4]
700b0ede: 9002         	str	r0, [sp, #0x8]
700b0ee0: 9807         	ldr	r0, [sp, #0x1c]
700b0ee2: 7800         	ldrb	r0, [r0]
700b0ee4: 07c0         	lsls	r0, r0, #0x1f
700b0ee6: b158         	cbz	r0, 0x700b0f00 <Udma_chPair+0x50> @ imm = #0x16
700b0ee8: e7ff         	b	0x700b0eea <Udma_chPair+0x3a> @ imm = #-0x2
700b0eea: 9807         	ldr	r0, [sp, #0x1c]
700b0eec: 6ec0         	ldr	r0, [r0, #0x6c]
700b0eee: 9905         	ldr	r1, [sp, #0x14]
700b0ef0: f8d1 10d4    	ldr.w	r1, [r1, #0xd4]
700b0ef4: 4408         	add	r0, r1
700b0ef6: 9003         	str	r0, [sp, #0xc]
700b0ef8: 9807         	ldr	r0, [sp, #0x1c]
700b0efa: 6fc0         	ldr	r0, [r0, #0x7c]
700b0efc: 9004         	str	r0, [sp, #0x10]
700b0efe: e00a         	b	0x700b0f16 <Udma_chPair+0x66> @ imm = #0x14
700b0f00: 9807         	ldr	r0, [sp, #0x1c]
700b0f02: 6fc0         	ldr	r0, [r0, #0x7c]
700b0f04: 9003         	str	r0, [sp, #0xc]
700b0f06: 9807         	ldr	r0, [sp, #0x1c]
700b0f08: 6f00         	ldr	r0, [r0, #0x70]
700b0f0a: 9905         	ldr	r1, [sp, #0x14]
700b0f0c: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b0f10: 4408         	add	r0, r1
700b0f12: 9004         	str	r0, [sp, #0x10]
700b0f14: e7ff         	b	0x700b0f16 <Udma_chPair+0x66> @ imm = #-0x2
700b0f16: 4668         	mov	r0, sp
700b0f18: f04f 31ff    	mov.w	r1, #0xffffffff
700b0f1c: f002 f9b0    	bl	0x700b3280 <Sciclient_rmPsilPair> @ imm = #0x2360
700b0f20: 9006         	str	r0, [sp, #0x18]
700b0f22: 9806         	ldr	r0, [sp, #0x18]
700b0f24: b108         	cbz	r0, 0x700b0f2a <Udma_chPair+0x7a> @ imm = #0x2
700b0f26: e7ff         	b	0x700b0f28 <Udma_chPair+0x78> @ imm = #-0x2
700b0f28: e7ff         	b	0x700b0f2a <Udma_chPair+0x7a> @ imm = #-0x2
700b0f2a: e7ff         	b	0x700b0f2c <Udma_chPair+0x7c> @ imm = #-0x2
700b0f2c: 9806         	ldr	r0, [sp, #0x18]
700b0f2e: b008         	add	sp, #0x20
700b0f30: bd80         	pop	{r7, pc}
		...
700b0f3e: 0000         	movs	r0, r0

700b0f40 <Udma_chUnpair>:
700b0f40: b580         	push	{r7, lr}
700b0f42: b088         	sub	sp, #0x20
700b0f44: 9007         	str	r0, [sp, #0x1c]
700b0f46: 2000         	movs	r0, #0x0
700b0f48: 9006         	str	r0, [sp, #0x18]
700b0f4a: 9807         	ldr	r0, [sp, #0x1c]
700b0f4c: 6e80         	ldr	r0, [r0, #0x68]
700b0f4e: 9005         	str	r0, [sp, #0x14]
700b0f50: 9805         	ldr	r0, [sp, #0x14]
700b0f52: 6800         	ldr	r0, [r0]
700b0f54: 2801         	cmp	r0, #0x1
700b0f56: d107         	bne	0x700b0f68 <Udma_chUnpair+0x28> @ imm = #0xe
700b0f58: e7ff         	b	0x700b0f5a <Udma_chUnpair+0x1a> @ imm = #-0x2
700b0f5a: 9807         	ldr	r0, [sp, #0x1c]
700b0f5c: 7800         	ldrb	r0, [r0]
700b0f5e: 0740         	lsls	r0, r0, #0x1d
700b0f60: 2800         	cmp	r0, #0x0
700b0f62: d501         	bpl	0x700b0f68 <Udma_chUnpair+0x28> @ imm = #0x2
700b0f64: e7ff         	b	0x700b0f66 <Udma_chUnpair+0x26> @ imm = #-0x2
700b0f66: e029         	b	0x700b0fbc <Udma_chUnpair+0x7c> @ imm = #0x52
700b0f68: 9805         	ldr	r0, [sp, #0x14]
700b0f6a: f8b0 00e4    	ldrh.w	r0, [r0, #0xe4]
700b0f6e: 9002         	str	r0, [sp, #0x8]
700b0f70: 9807         	ldr	r0, [sp, #0x1c]
700b0f72: 7800         	ldrb	r0, [r0]
700b0f74: 07c0         	lsls	r0, r0, #0x1f
700b0f76: b158         	cbz	r0, 0x700b0f90 <Udma_chUnpair+0x50> @ imm = #0x16
700b0f78: e7ff         	b	0x700b0f7a <Udma_chUnpair+0x3a> @ imm = #-0x2
700b0f7a: 9807         	ldr	r0, [sp, #0x1c]
700b0f7c: 6ec0         	ldr	r0, [r0, #0x6c]
700b0f7e: 9905         	ldr	r1, [sp, #0x14]
700b0f80: f8d1 10d4    	ldr.w	r1, [r1, #0xd4]
700b0f84: 4408         	add	r0, r1
700b0f86: 9003         	str	r0, [sp, #0xc]
700b0f88: 9807         	ldr	r0, [sp, #0x1c]
700b0f8a: 6fc0         	ldr	r0, [r0, #0x7c]
700b0f8c: 9004         	str	r0, [sp, #0x10]
700b0f8e: e00a         	b	0x700b0fa6 <Udma_chUnpair+0x66> @ imm = #0x14
700b0f90: 9807         	ldr	r0, [sp, #0x1c]
700b0f92: 6fc0         	ldr	r0, [r0, #0x7c]
700b0f94: 9003         	str	r0, [sp, #0xc]
700b0f96: 9807         	ldr	r0, [sp, #0x1c]
700b0f98: 6f00         	ldr	r0, [r0, #0x70]
700b0f9a: 9905         	ldr	r1, [sp, #0x14]
700b0f9c: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b0fa0: 4408         	add	r0, r1
700b0fa2: 9004         	str	r0, [sp, #0x10]
700b0fa4: e7ff         	b	0x700b0fa6 <Udma_chUnpair+0x66> @ imm = #-0x2
700b0fa6: 4668         	mov	r0, sp
700b0fa8: f04f 31ff    	mov.w	r1, #0xffffffff
700b0fac: f002 f998    	bl	0x700b32e0 <Sciclient_rmPsilUnpair> @ imm = #0x2330
700b0fb0: 9006         	str	r0, [sp, #0x18]
700b0fb2: 9806         	ldr	r0, [sp, #0x18]
700b0fb4: b108         	cbz	r0, 0x700b0fba <Udma_chUnpair+0x7a> @ imm = #0x2
700b0fb6: e7ff         	b	0x700b0fb8 <Udma_chUnpair+0x78> @ imm = #-0x2
700b0fb8: e7ff         	b	0x700b0fba <Udma_chUnpair+0x7a> @ imm = #-0x2
700b0fba: e7ff         	b	0x700b0fbc <Udma_chUnpair+0x7c> @ imm = #-0x2
700b0fbc: 9806         	ldr	r0, [sp, #0x18]
700b0fbe: b008         	add	sp, #0x20
700b0fc0: bd80         	pop	{r7, pc}
		...
700b0fce: 0000         	movs	r0, r0

700b0fd0 <UART_moduleReset>:
700b0fd0: b580         	push	{r7, lr}
700b0fd2: b088         	sub	sp, #0x20
700b0fd4: 9007         	str	r0, [sp, #0x1c]
700b0fd6: 2000         	movs	r0, #0x0
700b0fd8: 9005         	str	r0, [sp, #0x14]
700b0fda: 9807         	ldr	r0, [sp, #0x1c]
700b0fdc: 6840         	ldr	r0, [r0, #0x4]
700b0fde: 9004         	str	r0, [sp, #0x10]
700b0fe0: 9807         	ldr	r0, [sp, #0x1c]
700b0fe2: 6800         	ldr	r0, [r0]
700b0fe4: 3054         	adds	r0, #0x54
700b0fe6: 2102         	movs	r1, #0x2
700b0fe8: 2301         	movs	r3, #0x1
700b0fea: 461a         	mov	r2, r3
700b0fec: f003 fcb8    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x3970
700b0ff0: 9804         	ldr	r0, [sp, #0x10]
700b0ff2: 6d40         	ldr	r0, [r0, #0x54]
700b0ff4: 4780         	blx	r0
700b0ff6: 9006         	str	r0, [sp, #0x18]
700b0ff8: e7ff         	b	0x700b0ffa <UART_moduleReset+0x2a> @ imm = #-0x2
700b0ffa: 9807         	ldr	r0, [sp, #0x1c]
700b0ffc: 6800         	ldr	r0, [r0]
700b0ffe: 3058         	adds	r0, #0x58
700b1000: 2101         	movs	r1, #0x1
700b1002: 2200         	movs	r2, #0x0
700b1004: 9202         	str	r2, [sp, #0x8]
700b1006: f004 f9c3    	bl	0x700b5390 <HW_RD_FIELD32_RAW> @ imm = #0x4386
700b100a: 4601         	mov	r1, r0
700b100c: 9802         	ldr	r0, [sp, #0x8]
700b100e: 9003         	str	r0, [sp, #0xc]
700b1010: b989         	cbnz	r1, 0x700b1036 <UART_moduleReset+0x66> @ imm = #0x22
700b1012: e7ff         	b	0x700b1014 <UART_moduleReset+0x44> @ imm = #-0x2
700b1014: 9805         	ldr	r0, [sp, #0x14]
700b1016: 9000         	str	r0, [sp]
700b1018: 9804         	ldr	r0, [sp, #0x10]
700b101a: 6d82         	ldr	r2, [r0, #0x58]
700b101c: f44f 70fa    	mov.w	r0, #0x1f4
700b1020: 2100         	movs	r1, #0x0
700b1022: 9101         	str	r1, [sp, #0x4]
700b1024: 4790         	blx	r2
700b1026: 9900         	ldr	r1, [sp]
700b1028: 4602         	mov	r2, r0
700b102a: 9801         	ldr	r0, [sp, #0x4]
700b102c: 4291         	cmp	r1, r2
700b102e: bf38         	it	lo
700b1030: 2001         	movlo	r0, #0x1
700b1032: 9003         	str	r0, [sp, #0xc]
700b1034: e7ff         	b	0x700b1036 <UART_moduleReset+0x66> @ imm = #-0x2
700b1036: 9803         	ldr	r0, [sp, #0xc]
700b1038: 07c0         	lsls	r0, r0, #0x1f
700b103a: b138         	cbz	r0, 0x700b104c <UART_moduleReset+0x7c> @ imm = #0xe
700b103c: e7ff         	b	0x700b103e <UART_moduleReset+0x6e> @ imm = #-0x2
700b103e: 9804         	ldr	r0, [sp, #0x10]
700b1040: 6d40         	ldr	r0, [r0, #0x54]
700b1042: 4780         	blx	r0
700b1044: 9906         	ldr	r1, [sp, #0x18]
700b1046: 1a40         	subs	r0, r0, r1
700b1048: 9005         	str	r0, [sp, #0x14]
700b104a: e7d6         	b	0x700b0ffa <UART_moduleReset+0x2a> @ imm = #-0x54
700b104c: b008         	add	sp, #0x20
700b104e: bd80         	pop	{r7, pc}

700b1050 <CSL_bcdmaChanOpIsChanEnabled>:
700b1050: b580         	push	{r7, lr}
700b1052: b086         	sub	sp, #0x18
700b1054: 9005         	str	r0, [sp, #0x14]
700b1056: 9104         	str	r1, [sp, #0x10]
700b1058: 9203         	str	r2, [sp, #0xc]
700b105a: 9804         	ldr	r0, [sp, #0x10]
700b105c: 9001         	str	r0, [sp, #0x4]
700b105e: b140         	cbz	r0, 0x700b1072 <CSL_bcdmaChanOpIsChanEnabled+0x22> @ imm = #0x10
700b1060: e7ff         	b	0x700b1062 <CSL_bcdmaChanOpIsChanEnabled+0x12> @ imm = #-0x2
700b1062: 9801         	ldr	r0, [sp, #0x4]
700b1064: 2801         	cmp	r0, #0x1
700b1066: d010         	beq	0x700b108a <CSL_bcdmaChanOpIsChanEnabled+0x3a> @ imm = #0x20
700b1068: e7ff         	b	0x700b106a <CSL_bcdmaChanOpIsChanEnabled+0x1a> @ imm = #-0x2
700b106a: 9801         	ldr	r0, [sp, #0x4]
700b106c: 2802         	cmp	r0, #0x2
700b106e: d018         	beq	0x700b10a2 <CSL_bcdmaChanOpIsChanEnabled+0x52> @ imm = #0x30
700b1070: e023         	b	0x700b10ba <CSL_bcdmaChanOpIsChanEnabled+0x6a> @ imm = #0x46
700b1072: 9805         	ldr	r0, [sp, #0x14]
700b1074: 6880         	ldr	r0, [r0, #0x8]
700b1076: 9903         	ldr	r1, [sp, #0xc]
700b1078: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b107c: f04f 4100    	mov.w	r1, #0x80000000
700b1080: 221f         	movs	r2, #0x1f
700b1082: f003 ffe5    	bl	0x700b5050 <CSL_REG32_FEXT_RAW> @ imm = #0x3fca
700b1086: 9002         	str	r0, [sp, #0x8]
700b1088: e01a         	b	0x700b10c0 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x34
700b108a: 9805         	ldr	r0, [sp, #0x14]
700b108c: 6900         	ldr	r0, [r0, #0x10]
700b108e: 9903         	ldr	r1, [sp, #0xc]
700b1090: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b1094: f04f 4100    	mov.w	r1, #0x80000000
700b1098: 221f         	movs	r2, #0x1f
700b109a: f003 ffd9    	bl	0x700b5050 <CSL_REG32_FEXT_RAW> @ imm = #0x3fb2
700b109e: 9002         	str	r0, [sp, #0x8]
700b10a0: e00e         	b	0x700b10c0 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x1c
700b10a2: 9805         	ldr	r0, [sp, #0x14]
700b10a4: 6980         	ldr	r0, [r0, #0x18]
700b10a6: 9903         	ldr	r1, [sp, #0xc]
700b10a8: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b10ac: f04f 4100    	mov.w	r1, #0x80000000
700b10b0: 221f         	movs	r2, #0x1f
700b10b2: f003 ffcd    	bl	0x700b5050 <CSL_REG32_FEXT_RAW> @ imm = #0x3f9a
700b10b6: 9002         	str	r0, [sp, #0x8]
700b10b8: e002         	b	0x700b10c0 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x4
700b10ba: 2000         	movs	r0, #0x0
700b10bc: 9002         	str	r0, [sp, #0x8]
700b10be: e7ff         	b	0x700b10c0 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #-0x2
700b10c0: 9802         	ldr	r0, [sp, #0x8]
700b10c2: 3801         	subs	r0, #0x1
700b10c4: fab0 f080    	clz	r0, r0
700b10c8: 0940         	lsrs	r0, r0, #0x5
700b10ca: b006         	add	sp, #0x18
700b10cc: bd80         	pop	{r7, pc}
700b10ce: 0000         	movs	r0, r0

700b10d0 <CSL_bcdmaChanOpIsValidChanIdx>:
700b10d0: b084         	sub	sp, #0x10
700b10d2: 9003         	str	r0, [sp, #0xc]
700b10d4: 9102         	str	r1, [sp, #0x8]
700b10d6: 9201         	str	r2, [sp, #0x4]
700b10d8: 2001         	movs	r0, #0x1
700b10da: f88d 0003    	strb.w	r0, [sp, #0x3]
700b10de: 9802         	ldr	r0, [sp, #0x8]
700b10e0: b958         	cbnz	r0, 0x700b10fa <CSL_bcdmaChanOpIsValidChanIdx+0x2a> @ imm = #0x16
700b10e2: e7ff         	b	0x700b10e4 <CSL_bcdmaChanOpIsValidChanIdx+0x14> @ imm = #-0x2
700b10e4: 9801         	ldr	r0, [sp, #0x4]
700b10e6: 9903         	ldr	r1, [sp, #0xc]
700b10e8: 6a49         	ldr	r1, [r1, #0x24]
700b10ea: 4288         	cmp	r0, r1
700b10ec: d904         	bls	0x700b10f8 <CSL_bcdmaChanOpIsValidChanIdx+0x28> @ imm = #0x8
700b10ee: e7ff         	b	0x700b10f0 <CSL_bcdmaChanOpIsValidChanIdx+0x20> @ imm = #-0x2
700b10f0: 2000         	movs	r0, #0x0
700b10f2: f88d 0003    	strb.w	r0, [sp, #0x3]
700b10f6: e7ff         	b	0x700b10f8 <CSL_bcdmaChanOpIsValidChanIdx+0x28> @ imm = #-0x2
700b10f8: e023         	b	0x700b1142 <CSL_bcdmaChanOpIsValidChanIdx+0x72> @ imm = #0x46
700b10fa: 9802         	ldr	r0, [sp, #0x8]
700b10fc: 2802         	cmp	r0, #0x2
700b10fe: d10b         	bne	0x700b1118 <CSL_bcdmaChanOpIsValidChanIdx+0x48> @ imm = #0x16
700b1100: e7ff         	b	0x700b1102 <CSL_bcdmaChanOpIsValidChanIdx+0x32> @ imm = #-0x2
700b1102: 9801         	ldr	r0, [sp, #0x4]
700b1104: 9903         	ldr	r1, [sp, #0xc]
700b1106: 6a89         	ldr	r1, [r1, #0x28]
700b1108: 4288         	cmp	r0, r1
700b110a: d904         	bls	0x700b1116 <CSL_bcdmaChanOpIsValidChanIdx+0x46> @ imm = #0x8
700b110c: e7ff         	b	0x700b110e <CSL_bcdmaChanOpIsValidChanIdx+0x3e> @ imm = #-0x2
700b110e: 2000         	movs	r0, #0x0
700b1110: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1114: e7ff         	b	0x700b1116 <CSL_bcdmaChanOpIsValidChanIdx+0x46> @ imm = #-0x2
700b1116: e013         	b	0x700b1140 <CSL_bcdmaChanOpIsValidChanIdx+0x70> @ imm = #0x26
700b1118: 9802         	ldr	r0, [sp, #0x8]
700b111a: 2801         	cmp	r0, #0x1
700b111c: d10b         	bne	0x700b1136 <CSL_bcdmaChanOpIsValidChanIdx+0x66> @ imm = #0x16
700b111e: e7ff         	b	0x700b1120 <CSL_bcdmaChanOpIsValidChanIdx+0x50> @ imm = #-0x2
700b1120: 9801         	ldr	r0, [sp, #0x4]
700b1122: 9903         	ldr	r1, [sp, #0xc]
700b1124: 6ac9         	ldr	r1, [r1, #0x2c]
700b1126: 4288         	cmp	r0, r1
700b1128: d904         	bls	0x700b1134 <CSL_bcdmaChanOpIsValidChanIdx+0x64> @ imm = #0x8
700b112a: e7ff         	b	0x700b112c <CSL_bcdmaChanOpIsValidChanIdx+0x5c> @ imm = #-0x2
700b112c: 2000         	movs	r0, #0x0
700b112e: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1132: e7ff         	b	0x700b1134 <CSL_bcdmaChanOpIsValidChanIdx+0x64> @ imm = #-0x2
700b1134: e003         	b	0x700b113e <CSL_bcdmaChanOpIsValidChanIdx+0x6e> @ imm = #0x6
700b1136: 2000         	movs	r0, #0x0
700b1138: f88d 0003    	strb.w	r0, [sp, #0x3]
700b113c: e7ff         	b	0x700b113e <CSL_bcdmaChanOpIsValidChanIdx+0x6e> @ imm = #-0x2
700b113e: e7ff         	b	0x700b1140 <CSL_bcdmaChanOpIsValidChanIdx+0x70> @ imm = #-0x2
700b1140: e7ff         	b	0x700b1142 <CSL_bcdmaChanOpIsValidChanIdx+0x72> @ imm = #-0x2
700b1142: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1146: f000 0001    	and	r0, r0, #0x1
700b114a: b004         	add	sp, #0x10
700b114c: 4770         	bx	lr
700b114e: 0000         	movs	r0, r0

700b1150 <CSL_bcdmaMapChanIdx>:
700b1150: b084         	sub	sp, #0x10
700b1152: 9003         	str	r0, [sp, #0xc]
700b1154: 9102         	str	r1, [sp, #0x8]
700b1156: 9201         	str	r2, [sp, #0x4]
700b1158: 9802         	ldr	r0, [sp, #0x8]
700b115a: 9903         	ldr	r1, [sp, #0xc]
700b115c: 6a49         	ldr	r1, [r1, #0x24]
700b115e: 4288         	cmp	r0, r1
700b1160: d206         	bhs	0x700b1170 <CSL_bcdmaMapChanIdx+0x20> @ imm = #0xc
700b1162: e7ff         	b	0x700b1164 <CSL_bcdmaMapChanIdx+0x14> @ imm = #-0x2
700b1164: 9901         	ldr	r1, [sp, #0x4]
700b1166: 2000         	movs	r0, #0x0
700b1168: 6008         	str	r0, [r1]
700b116a: 9802         	ldr	r0, [sp, #0x8]
700b116c: 9000         	str	r0, [sp]
700b116e: e02b         	b	0x700b11c8 <CSL_bcdmaMapChanIdx+0x78> @ imm = #0x56
700b1170: 9802         	ldr	r0, [sp, #0x8]
700b1172: 9a03         	ldr	r2, [sp, #0xc]
700b1174: 6a51         	ldr	r1, [r2, #0x24]
700b1176: 6ad2         	ldr	r2, [r2, #0x2c]
700b1178: 4411         	add	r1, r2
700b117a: 4288         	cmp	r0, r1
700b117c: d209         	bhs	0x700b1192 <CSL_bcdmaMapChanIdx+0x42> @ imm = #0x12
700b117e: e7ff         	b	0x700b1180 <CSL_bcdmaMapChanIdx+0x30> @ imm = #-0x2
700b1180: 9901         	ldr	r1, [sp, #0x4]
700b1182: 2001         	movs	r0, #0x1
700b1184: 6008         	str	r0, [r1]
700b1186: 9802         	ldr	r0, [sp, #0x8]
700b1188: 9903         	ldr	r1, [sp, #0xc]
700b118a: 6a49         	ldr	r1, [r1, #0x24]
700b118c: 1a40         	subs	r0, r0, r1
700b118e: 9000         	str	r0, [sp]
700b1190: e019         	b	0x700b11c6 <CSL_bcdmaMapChanIdx+0x76> @ imm = #0x32
700b1192: 9802         	ldr	r0, [sp, #0x8]
700b1194: 9b03         	ldr	r3, [sp, #0xc]
700b1196: 6a59         	ldr	r1, [r3, #0x24]
700b1198: 6a9a         	ldr	r2, [r3, #0x28]
700b119a: 6adb         	ldr	r3, [r3, #0x2c]
700b119c: 4419         	add	r1, r3
700b119e: 4411         	add	r1, r2
700b11a0: 4288         	cmp	r0, r1
700b11a2: d20b         	bhs	0x700b11bc <CSL_bcdmaMapChanIdx+0x6c> @ imm = #0x16
700b11a4: e7ff         	b	0x700b11a6 <CSL_bcdmaMapChanIdx+0x56> @ imm = #-0x2
700b11a6: 9901         	ldr	r1, [sp, #0x4]
700b11a8: 2002         	movs	r0, #0x2
700b11aa: 6008         	str	r0, [r1]
700b11ac: 9802         	ldr	r0, [sp, #0x8]
700b11ae: 9903         	ldr	r1, [sp, #0xc]
700b11b0: 6a4a         	ldr	r2, [r1, #0x24]
700b11b2: 6ac9         	ldr	r1, [r1, #0x2c]
700b11b4: 1a80         	subs	r0, r0, r2
700b11b6: 1a40         	subs	r0, r0, r1
700b11b8: 9000         	str	r0, [sp]
700b11ba: e003         	b	0x700b11c4 <CSL_bcdmaMapChanIdx+0x74> @ imm = #0x6
700b11bc: f04f 30ff    	mov.w	r0, #0xffffffff
700b11c0: 9000         	str	r0, [sp]
700b11c2: e7ff         	b	0x700b11c4 <CSL_bcdmaMapChanIdx+0x74> @ imm = #-0x2
700b11c4: e7ff         	b	0x700b11c6 <CSL_bcdmaMapChanIdx+0x76> @ imm = #-0x2
700b11c6: e7ff         	b	0x700b11c8 <CSL_bcdmaMapChanIdx+0x78> @ imm = #-0x2
700b11c8: 9800         	ldr	r0, [sp]
700b11ca: b004         	add	sp, #0x10
700b11cc: 4770         	bx	lr
700b11ce: 0000         	movs	r0, r0

700b11d0 <ClockP_getTimeUsec>:
700b11d0: b580         	push	{r7, lr}
700b11d2: b08a         	sub	sp, #0x28
700b11d4: 2000         	movs	r0, #0x0
700b11d6: 9009         	str	r0, [sp, #0x24]
700b11d8: 9008         	str	r0, [sp, #0x20]
700b11da: e7ff         	b	0x700b11dc <ClockP_getTimeUsec+0xc> @ imm = #-0x2
700b11dc: f64a 4030    	movw	r0, #0xac30
700b11e0: f2c7 0008    	movt	r0, #0x7008
700b11e4: 9001         	str	r0, [sp, #0x4]
700b11e6: 6801         	ldr	r1, [r0]
700b11e8: 6842         	ldr	r2, [r0, #0x4]
700b11ea: 9205         	str	r2, [sp, #0x14]
700b11ec: 9104         	str	r1, [sp, #0x10]
700b11ee: 6ac0         	ldr	r0, [r0, #0x2c]
700b11f0: f004 fc56    	bl	0x700b5aa0 <ClockP_getTimerCount> @ imm = #0x48ac
700b11f4: 9901         	ldr	r1, [sp, #0x4]
700b11f6: 9007         	str	r0, [sp, #0x1c]
700b11f8: 6808         	ldr	r0, [r1]
700b11fa: 6849         	ldr	r1, [r1, #0x4]
700b11fc: 9103         	str	r1, [sp, #0xc]
700b11fe: 9002         	str	r0, [sp, #0x8]
700b1200: e7ff         	b	0x700b1202 <ClockP_getTimeUsec+0x32> @ imm = #-0x2
700b1202: 9804         	ldr	r0, [sp, #0x10]
700b1204: 9905         	ldr	r1, [sp, #0x14]
700b1206: 9a02         	ldr	r2, [sp, #0x8]
700b1208: 9b03         	ldr	r3, [sp, #0xc]
700b120a: 4059         	eors	r1, r3
700b120c: ea80 0002    	eor.w	r0, r0, r2
700b1210: 4308         	orrs	r0, r1
700b1212: 2800         	cmp	r0, #0x0
700b1214: d1e2         	bne	0x700b11dc <ClockP_getTimeUsec+0xc> @ imm = #-0x3c
700b1216: e7ff         	b	0x700b1218 <ClockP_getTimeUsec+0x48> @ imm = #-0x2
700b1218: 9a02         	ldr	r2, [sp, #0x8]
700b121a: 9803         	ldr	r0, [sp, #0xc]
700b121c: f64a 4130    	movw	r1, #0xac30
700b1220: f2c7 0108    	movt	r1, #0x7008
700b1224: 688b         	ldr	r3, [r1, #0x8]
700b1226: f8d1 c030    	ldr.w	r12, [r1, #0x30]
700b122a: fb00 f103    	mul	r1, r0, r3
700b122e: 9807         	ldr	r0, [sp, #0x1c]
700b1230: eba0 000c    	sub.w	r0, r0, r12
700b1234: 4358         	muls	r0, r3, r0
700b1236: ea6f 0c0c    	mvn.w	r12, r12
700b123a: fbb0 f0fc    	udiv	r0, r0, r12
700b123e: fbe2 0103    	umlal	r0, r1, r2, r3
700b1242: 9109         	str	r1, [sp, #0x24]
700b1244: 9008         	str	r0, [sp, #0x20]
700b1246: 9808         	ldr	r0, [sp, #0x20]
700b1248: 9909         	ldr	r1, [sp, #0x24]
700b124a: b00a         	add	sp, #0x28
700b124c: bd80         	pop	{r7, pc}
700b124e: 0000         	movs	r0, r0

700b1250 <UART_readData>:
700b1250: b580         	push	{r7, lr}
700b1252: b086         	sub	sp, #0x18
700b1254: 9005         	str	r0, [sp, #0x14]
700b1256: 9104         	str	r1, [sp, #0x10]
700b1258: 2000         	movs	r0, #0x0
700b125a: f88d 000f    	strb.w	r0, [sp, #0xf]
700b125e: 9804         	ldr	r0, [sp, #0x10]
700b1260: 9001         	str	r0, [sp, #0x4]
700b1262: 9805         	ldr	r0, [sp, #0x14]
700b1264: 6800         	ldr	r0, [r0]
700b1266: f10d 010f    	add.w	r1, sp, #0xf
700b126a: f001 fbc1    	bl	0x700b29f0 <UART_getChar> @ imm = #0x1782
700b126e: 9002         	str	r0, [sp, #0x8]
700b1270: e7ff         	b	0x700b1272 <UART_readData+0x22> @ imm = #-0x2
700b1272: 9901         	ldr	r1, [sp, #0x4]
700b1274: 2000         	movs	r0, #0x0
700b1276: 9000         	str	r0, [sp]
700b1278: b131         	cbz	r1, 0x700b1288 <UART_readData+0x38> @ imm = #0xc
700b127a: e7ff         	b	0x700b127c <UART_readData+0x2c> @ imm = #-0x2
700b127c: 9802         	ldr	r0, [sp, #0x8]
700b127e: 2800         	cmp	r0, #0x0
700b1280: bf18         	it	ne
700b1282: 2001         	movne	r0, #0x1
700b1284: 9000         	str	r0, [sp]
700b1286: e7ff         	b	0x700b1288 <UART_readData+0x38> @ imm = #-0x2
700b1288: 9800         	ldr	r0, [sp]
700b128a: 07c0         	lsls	r0, r0, #0x1f
700b128c: b1e0         	cbz	r0, 0x700b12c8 <UART_readData+0x78> @ imm = #0x38
700b128e: e7ff         	b	0x700b1290 <UART_readData+0x40> @ imm = #-0x2
700b1290: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b1294: 9905         	ldr	r1, [sp, #0x14]
700b1296: 6949         	ldr	r1, [r1, #0x14]
700b1298: 7008         	strb	r0, [r1]
700b129a: 9905         	ldr	r1, [sp, #0x14]
700b129c: 6948         	ldr	r0, [r1, #0x14]
700b129e: 3001         	adds	r0, #0x1
700b12a0: 6148         	str	r0, [r1, #0x14]
700b12a2: 9905         	ldr	r1, [sp, #0x14]
700b12a4: 6988         	ldr	r0, [r1, #0x18]
700b12a6: 3001         	adds	r0, #0x1
700b12a8: 6188         	str	r0, [r1, #0x18]
700b12aa: 9801         	ldr	r0, [sp, #0x4]
700b12ac: 3801         	subs	r0, #0x1
700b12ae: 9001         	str	r0, [sp, #0x4]
700b12b0: 9801         	ldr	r0, [sp, #0x4]
700b12b2: b140         	cbz	r0, 0x700b12c6 <UART_readData+0x76> @ imm = #0x10
700b12b4: e7ff         	b	0x700b12b6 <UART_readData+0x66> @ imm = #-0x2
700b12b6: 9805         	ldr	r0, [sp, #0x14]
700b12b8: 6800         	ldr	r0, [r0]
700b12ba: f10d 010f    	add.w	r1, sp, #0xf
700b12be: f001 fb97    	bl	0x700b29f0 <UART_getChar> @ imm = #0x172e
700b12c2: 9002         	str	r0, [sp, #0x8]
700b12c4: e7ff         	b	0x700b12c6 <UART_readData+0x76> @ imm = #-0x2
700b12c6: e7d4         	b	0x700b1272 <UART_readData+0x22> @ imm = #-0x58
700b12c8: 9801         	ldr	r0, [sp, #0x4]
700b12ca: b006         	add	sp, #0x18
700b12cc: bd80         	pop	{r7, pc}
700b12ce: 0000         	movs	r0, r0

700b12d0 <_DebugP_assert>:
700b12d0: b5b0         	push	{r4, r5, r7, lr}
700b12d2: b08e         	sub	sp, #0x38
700b12d4: f8dd c048    	ldr.w	r12, [sp, #0x48]
700b12d8: 900d         	str	r0, [sp, #0x34]
700b12da: 910c         	str	r1, [sp, #0x30]
700b12dc: 920b         	str	r2, [sp, #0x2c]
700b12de: 930a         	str	r3, [sp, #0x28]
700b12e0: 980d         	ldr	r0, [sp, #0x34]
700b12e2: bb88         	cbnz	r0, 0x700b1348 <_DebugP_assert+0x78> @ imm = #0x62
700b12e4: e7ff         	b	0x700b12e6 <_DebugP_assert+0x16> @ imm = #-0x2
700b12e6: 2001         	movs	r0, #0x1
700b12e8: 9004         	str	r0, [sp, #0x10]
700b12ea: 9009         	str	r0, [sp, #0x24]
700b12ec: f7ff ff70    	bl	0x700b11d0 <ClockP_getTimeUsec> @ imm = #-0x120
700b12f0: 9107         	str	r1, [sp, #0x1c]
700b12f2: 9006         	str	r0, [sp, #0x18]
700b12f4: 9806         	ldr	r0, [sp, #0x18]
700b12f6: 9907         	ldr	r1, [sp, #0x1c]
700b12f8: f244 2240    	movw	r2, #0x4240
700b12fc: f2c0 020f    	movt	r2, #0xf
700b1300: 2300         	movs	r3, #0x0
700b1302: f003 ef48    	blx	0x700b5194 <__aeabi_uldivmod> @ imm = #0x3e90
700b1306: 4603         	mov	r3, r0
700b1308: 9804         	ldr	r0, [sp, #0x10]
700b130a: 9305         	str	r3, [sp, #0x14]
700b130c: 4613         	mov	r3, r2
700b130e: 9a05         	ldr	r2, [sp, #0x14]
700b1310: 990c         	ldr	r1, [sp, #0x30]
700b1312: f8dd e02c    	ldr.w	lr, [sp, #0x2c]
700b1316: 9c0a         	ldr	r4, [sp, #0x28]
700b1318: 9d12         	ldr	r5, [sp, #0x48]
700b131a: 46ec         	mov	r12, sp
700b131c: f8cc 500c    	str.w	r5, [r12, #0xc]
700b1320: f8cc 4008    	str.w	r4, [r12, #0x8]
700b1324: f8cc e004    	str.w	lr, [r12, #0x4]
700b1328: f8cc 1000    	str.w	r1, [r12]
700b132c: f647 41ab    	movw	r1, #0x7cab
700b1330: f2c7 010b    	movt	r1, #0x700b
700b1334: f7ff f864    	bl	0x700b0400 <_DebugP_logZone> @ imm = #-0xf38
700b1338: f005 e99c    	blx	0x700b6674 <HwiP_disable> @ imm = #0x5338
700b133c: e7ff         	b	0x700b133e <_DebugP_assert+0x6e> @ imm = #-0x2
700b133e: 9809         	ldr	r0, [sp, #0x24]
700b1340: b108         	cbz	r0, 0x700b1346 <_DebugP_assert+0x76> @ imm = #0x2
700b1342: e7ff         	b	0x700b1344 <_DebugP_assert+0x74> @ imm = #-0x2
700b1344: e7fb         	b	0x700b133e <_DebugP_assert+0x6e> @ imm = #-0xa
700b1346: e7ff         	b	0x700b1348 <_DebugP_assert+0x78> @ imm = #-0x2
700b1348: b00e         	add	sp, #0x38
700b134a: bdb0         	pop	{r4, r5, r7, pc}
700b134c: 0000         	movs	r0, r0
700b134e: 0000         	movs	r0, r0

700b1350 <_tx_mutex_cleanup>:
700b1350: b580         	push	{r7, lr}
700b1352: b086         	sub	sp, #0x18
700b1354: 9005         	str	r0, [sp, #0x14]
700b1356: 9104         	str	r1, [sp, #0x10]
700b1358: 9805         	ldr	r0, [sp, #0x14]
700b135a: 6f00         	ldr	r0, [r0, #0x70]
700b135c: 9003         	str	r0, [sp, #0xc]
700b135e: 9905         	ldr	r1, [sp, #0x14]
700b1360: 2000         	movs	r0, #0x0
700b1362: 66c8         	str	r0, [r1, #0x6c]
700b1364: 9903         	ldr	r1, [sp, #0xc]
700b1366: 69c8         	ldr	r0, [r1, #0x1c]
700b1368: 3801         	subs	r0, #0x1
700b136a: 61c8         	str	r0, [r1, #0x1c]
700b136c: 9803         	ldr	r0, [sp, #0xc]
700b136e: 69c0         	ldr	r0, [r0, #0x1c]
700b1370: 9002         	str	r0, [sp, #0x8]
700b1372: 9802         	ldr	r0, [sp, #0x8]
700b1374: b920         	cbnz	r0, 0x700b1380 <_tx_mutex_cleanup+0x30> @ imm = #0x8
700b1376: e7ff         	b	0x700b1378 <_tx_mutex_cleanup+0x28> @ imm = #-0x2
700b1378: 9903         	ldr	r1, [sp, #0xc]
700b137a: 2000         	movs	r0, #0x0
700b137c: 6188         	str	r0, [r1, #0x18]
700b137e: e016         	b	0x700b13ae <_tx_mutex_cleanup+0x5e> @ imm = #0x2c
700b1380: 9805         	ldr	r0, [sp, #0x14]
700b1382: 6f40         	ldr	r0, [r0, #0x74]
700b1384: 9001         	str	r0, [sp, #0x4]
700b1386: 9805         	ldr	r0, [sp, #0x14]
700b1388: 6f80         	ldr	r0, [r0, #0x78]
700b138a: 9000         	str	r0, [sp]
700b138c: 9800         	ldr	r0, [sp]
700b138e: 9901         	ldr	r1, [sp, #0x4]
700b1390: 6788         	str	r0, [r1, #0x78]
700b1392: 9801         	ldr	r0, [sp, #0x4]
700b1394: 9900         	ldr	r1, [sp]
700b1396: 6748         	str	r0, [r1, #0x74]
700b1398: 9803         	ldr	r0, [sp, #0xc]
700b139a: 6980         	ldr	r0, [r0, #0x18]
700b139c: 9905         	ldr	r1, [sp, #0x14]
700b139e: 4288         	cmp	r0, r1
700b13a0: d104         	bne	0x700b13ac <_tx_mutex_cleanup+0x5c> @ imm = #0x8
700b13a2: e7ff         	b	0x700b13a4 <_tx_mutex_cleanup+0x54> @ imm = #-0x2
700b13a4: 9801         	ldr	r0, [sp, #0x4]
700b13a6: 9903         	ldr	r1, [sp, #0xc]
700b13a8: 6188         	str	r0, [r1, #0x18]
700b13aa: e7ff         	b	0x700b13ac <_tx_mutex_cleanup+0x5c> @ imm = #-0x2
700b13ac: e7ff         	b	0x700b13ae <_tx_mutex_cleanup+0x5e> @ imm = #-0x2
700b13ae: 9805         	ldr	r0, [sp, #0x14]
700b13b0: 6b40         	ldr	r0, [r0, #0x34]
700b13b2: 280d         	cmp	r0, #0xd
700b13b4: d108         	bne	0x700b13c8 <_tx_mutex_cleanup+0x78> @ imm = #0x10
700b13b6: e7ff         	b	0x700b13b8 <_tx_mutex_cleanup+0x68> @ imm = #-0x2
700b13b8: 9905         	ldr	r1, [sp, #0x14]
700b13ba: 201d         	movs	r0, #0x1d
700b13bc: f8c1 0088    	str.w	r0, [r1, #0x88]
700b13c0: 9805         	ldr	r0, [sp, #0x14]
700b13c2: f7f6 ff25    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #-0x91b6
700b13c6: e7ff         	b	0x700b13c8 <_tx_mutex_cleanup+0x78> @ imm = #-0x2
700b13c8: b006         	add	sp, #0x18
700b13ca: bd80         	pop	{r7, pc}
700b13cc: 0000         	movs	r0, r0
700b13ce: 0000         	movs	r0, r0

700b13d0 <_tx_semaphore_cleanup>:
700b13d0: b580         	push	{r7, lr}
700b13d2: b086         	sub	sp, #0x18
700b13d4: 9005         	str	r0, [sp, #0x14]
700b13d6: 9104         	str	r1, [sp, #0x10]
700b13d8: 9805         	ldr	r0, [sp, #0x14]
700b13da: 6f00         	ldr	r0, [r0, #0x70]
700b13dc: 9003         	str	r0, [sp, #0xc]
700b13de: 9905         	ldr	r1, [sp, #0x14]
700b13e0: 2000         	movs	r0, #0x0
700b13e2: 66c8         	str	r0, [r1, #0x6c]
700b13e4: 9903         	ldr	r1, [sp, #0xc]
700b13e6: 6908         	ldr	r0, [r1, #0x10]
700b13e8: 3801         	subs	r0, #0x1
700b13ea: 6108         	str	r0, [r1, #0x10]
700b13ec: 9803         	ldr	r0, [sp, #0xc]
700b13ee: 6900         	ldr	r0, [r0, #0x10]
700b13f0: 9002         	str	r0, [sp, #0x8]
700b13f2: 9802         	ldr	r0, [sp, #0x8]
700b13f4: b920         	cbnz	r0, 0x700b1400 <_tx_semaphore_cleanup+0x30> @ imm = #0x8
700b13f6: e7ff         	b	0x700b13f8 <_tx_semaphore_cleanup+0x28> @ imm = #-0x2
700b13f8: 9903         	ldr	r1, [sp, #0xc]
700b13fa: 2000         	movs	r0, #0x0
700b13fc: 60c8         	str	r0, [r1, #0xc]
700b13fe: e016         	b	0x700b142e <_tx_semaphore_cleanup+0x5e> @ imm = #0x2c
700b1400: 9805         	ldr	r0, [sp, #0x14]
700b1402: 6f40         	ldr	r0, [r0, #0x74]
700b1404: 9001         	str	r0, [sp, #0x4]
700b1406: 9805         	ldr	r0, [sp, #0x14]
700b1408: 6f80         	ldr	r0, [r0, #0x78]
700b140a: 9000         	str	r0, [sp]
700b140c: 9800         	ldr	r0, [sp]
700b140e: 9901         	ldr	r1, [sp, #0x4]
700b1410: 6788         	str	r0, [r1, #0x78]
700b1412: 9801         	ldr	r0, [sp, #0x4]
700b1414: 9900         	ldr	r1, [sp]
700b1416: 6748         	str	r0, [r1, #0x74]
700b1418: 9803         	ldr	r0, [sp, #0xc]
700b141a: 68c0         	ldr	r0, [r0, #0xc]
700b141c: 9905         	ldr	r1, [sp, #0x14]
700b141e: 4288         	cmp	r0, r1
700b1420: d104         	bne	0x700b142c <_tx_semaphore_cleanup+0x5c> @ imm = #0x8
700b1422: e7ff         	b	0x700b1424 <_tx_semaphore_cleanup+0x54> @ imm = #-0x2
700b1424: 9801         	ldr	r0, [sp, #0x4]
700b1426: 9903         	ldr	r1, [sp, #0xc]
700b1428: 60c8         	str	r0, [r1, #0xc]
700b142a: e7ff         	b	0x700b142c <_tx_semaphore_cleanup+0x5c> @ imm = #-0x2
700b142c: e7ff         	b	0x700b142e <_tx_semaphore_cleanup+0x5e> @ imm = #-0x2
700b142e: 9805         	ldr	r0, [sp, #0x14]
700b1430: 6b40         	ldr	r0, [r0, #0x34]
700b1432: 2806         	cmp	r0, #0x6
700b1434: d108         	bne	0x700b1448 <_tx_semaphore_cleanup+0x78> @ imm = #0x10
700b1436: e7ff         	b	0x700b1438 <_tx_semaphore_cleanup+0x68> @ imm = #-0x2
700b1438: 9905         	ldr	r1, [sp, #0x14]
700b143a: 200d         	movs	r0, #0xd
700b143c: f8c1 0088    	str.w	r0, [r1, #0x88]
700b1440: 9805         	ldr	r0, [sp, #0x14]
700b1442: f7f6 fee5    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #-0x9236
700b1446: e7ff         	b	0x700b1448 <_tx_semaphore_cleanup+0x78> @ imm = #-0x2
700b1448: b006         	add	sp, #0x18
700b144a: bd80         	pop	{r7, pc}
700b144c: 0000         	movs	r0, r0
700b144e: 0000         	movs	r0, r0

700b1450 <UART_Params_init>:
700b1450: b082         	sub	sp, #0x8
700b1452: 9001         	str	r0, [sp, #0x4]
700b1454: 9801         	ldr	r0, [sp, #0x4]
700b1456: b3b0         	cbz	r0, 0x700b14c6 <UART_Params_init+0x76> @ imm = #0x6c
700b1458: e7ff         	b	0x700b145a <UART_Params_init+0xa> @ imm = #-0x2
700b145a: 9901         	ldr	r1, [sp, #0x4]
700b145c: f44f 30e1    	mov.w	r0, #0x1c200
700b1460: 6008         	str	r0, [r1]
700b1462: 9901         	ldr	r1, [sp, #0x4]
700b1464: 2003         	movs	r0, #0x3
700b1466: 6048         	str	r0, [r1, #0x4]
700b1468: 9901         	ldr	r1, [sp, #0x4]
700b146a: 2000         	movs	r0, #0x0
700b146c: 9000         	str	r0, [sp]
700b146e: 6088         	str	r0, [r1, #0x8]
700b1470: 9901         	ldr	r1, [sp, #0x4]
700b1472: 60c8         	str	r0, [r1, #0xc]
700b1474: 9901         	ldr	r1, [sp, #0x4]
700b1476: 6108         	str	r0, [r1, #0x10]
700b1478: 9901         	ldr	r1, [sp, #0x4]
700b147a: 6148         	str	r0, [r1, #0x14]
700b147c: 9901         	ldr	r1, [sp, #0x4]
700b147e: 6188         	str	r0, [r1, #0x18]
700b1480: 9901         	ldr	r1, [sp, #0x4]
700b1482: 61c8         	str	r0, [r1, #0x1c]
700b1484: 9901         	ldr	r1, [sp, #0x4]
700b1486: 6208         	str	r0, [r1, #0x20]
700b1488: 9901         	ldr	r1, [sp, #0x4]
700b148a: 6248         	str	r0, [r1, #0x24]
700b148c: 9a01         	ldr	r2, [sp, #0x4]
700b148e: 2110         	movs	r1, #0x10
700b1490: 6291         	str	r1, [r2, #0x28]
700b1492: 9a01         	ldr	r2, [sp, #0x4]
700b1494: f64f 71ff    	movw	r1, #0xffff
700b1498: 6311         	str	r1, [r2, #0x30]
700b149a: 9a01         	ldr	r2, [sp, #0x4]
700b149c: 2101         	movs	r1, #0x1
700b149e: 62d1         	str	r1, [r2, #0x2c]
700b14a0: 9a01         	ldr	r2, [sp, #0x4]
700b14a2: 2104         	movs	r1, #0x4
700b14a4: f882 1034    	strb.w	r1, [r2, #0x34]
700b14a8: 9901         	ldr	r1, [sp, #0x4]
700b14aa: 6388         	str	r0, [r1, #0x38]
700b14ac: 9a01         	ldr	r2, [sp, #0x4]
700b14ae: f04f 31ff    	mov.w	r1, #0xffffffff
700b14b2: 63d1         	str	r1, [r2, #0x3c]
700b14b4: 9901         	ldr	r1, [sp, #0x4]
700b14b6: 6408         	str	r0, [r1, #0x40]
700b14b8: 9901         	ldr	r1, [sp, #0x4]
700b14ba: 2008         	movs	r0, #0x8
700b14bc: 6448         	str	r0, [r1, #0x44]
700b14be: 9901         	ldr	r1, [sp, #0x4]
700b14c0: 2020         	movs	r0, #0x20
700b14c2: 6488         	str	r0, [r1, #0x48]
700b14c4: e7ff         	b	0x700b14c6 <UART_Params_init+0x76> @ imm = #-0x2
700b14c6: b002         	add	sp, #0x8
700b14c8: 4770         	bx	lr
700b14ca: 0000         	movs	r0, r0

700b14cc <snprintf>:
700b14cc: e24dd004     	sub	sp, sp, #4
700b14d0: e92d4070     	push	{r4, r5, r6, lr}
700b14d4: e24dd01c     	sub	sp, sp, #28
700b14d8: e3a06000     	mov	r6, #0
700b14dc: e1a04001     	mov	r4, r1
700b14e0: e2511001     	subs	r1, r1, #1
700b14e4: e58d302c     	str	r3, [sp, #0x2c]
700b14e8: e59f3050     	ldr	r3, [pc, #0x50]         @ 0x700b1540 <snprintf+0x74>
700b14ec: 31a01006     	movlo	r1, r6
700b14f0: e59f5044     	ldr	r5, [pc, #0x44]         @ 0x700b153c <snprintf+0x70>
700b14f4: e58d2014     	str	r2, [sp, #0x14]
700b14f8: e28d2008     	add	r2, sp, #8
700b14fc: e58d0008     	str	r0, [sp, #0x8]
700b1500: e28d0014     	add	r0, sp, #20
700b1504: e58d100c     	str	r1, [sp, #0xc]
700b1508: e28d102c     	add	r1, sp, #44
700b150c: e58d6010     	str	r6, [sp, #0x10]
700b1510: e58d5000     	str	r5, [sp]
700b1514: e58d1018     	str	r1, [sp, #0x18]
700b1518: ebffb618     	bl	0x7009ed80 <__TI_printfi_nofloat> @ imm = #-0x127a0
700b151c: e3540000     	cmp	r4, #0
700b1520: 0a000001     	beq	0x700b152c <snprintf+0x60> @ imm = #0x4
700b1524: e59d1008     	ldr	r1, [sp, #0x8]
700b1528: e5c16000     	strb	r6, [r1]
700b152c: e28dd01c     	add	sp, sp, #28
700b1530: e8bd4070     	pop	{r4, r5, r6, lr}
700b1534: e28dd004     	add	sp, sp, #4
700b1538: e12fff1e     	bx	lr
700b153c: 68 31 0b 70  	.word	0x700b3168
700b1540: 4c 4d 0b 70  	.word	0x700b4d4c
700b1544: 00 00 00 00  	.word	0x00000000
700b1548: 00 00 00 00  	.word	0x00000000
700b154c: 00 00 00 00  	.word	0x00000000

700b1550 <CSL_bcdmaChanOpClearError>:
700b1550: b580         	push	{r7, lr}
700b1552: b086         	sub	sp, #0x18
700b1554: 9005         	str	r0, [sp, #0x14]
700b1556: 9104         	str	r1, [sp, #0x10]
700b1558: 9203         	str	r2, [sp, #0xc]
700b155a: 2000         	movs	r0, #0x0
700b155c: 9002         	str	r0, [sp, #0x8]
700b155e: 9804         	ldr	r0, [sp, #0x10]
700b1560: 9001         	str	r0, [sp, #0x4]
700b1562: b140         	cbz	r0, 0x700b1576 <CSL_bcdmaChanOpClearError+0x26> @ imm = #0x10
700b1564: e7ff         	b	0x700b1566 <CSL_bcdmaChanOpClearError+0x16> @ imm = #-0x2
700b1566: 9801         	ldr	r0, [sp, #0x4]
700b1568: 2801         	cmp	r0, #0x1
700b156a: d00f         	beq	0x700b158c <CSL_bcdmaChanOpClearError+0x3c> @ imm = #0x1e
700b156c: e7ff         	b	0x700b156e <CSL_bcdmaChanOpClearError+0x1e> @ imm = #-0x2
700b156e: 9801         	ldr	r0, [sp, #0x4]
700b1570: 2802         	cmp	r0, #0x2
700b1572: d016         	beq	0x700b15a2 <CSL_bcdmaChanOpClearError+0x52> @ imm = #0x2c
700b1574: e020         	b	0x700b15b8 <CSL_bcdmaChanOpClearError+0x68> @ imm = #0x40
700b1576: 9805         	ldr	r0, [sp, #0x14]
700b1578: 6880         	ldr	r0, [r0, #0x8]
700b157a: 9903         	ldr	r1, [sp, #0xc]
700b157c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b1580: 2101         	movs	r1, #0x1
700b1582: 2300         	movs	r3, #0x0
700b1584: 461a         	mov	r2, r3
700b1586: f003 f88b    	bl	0x700b46a0 <CSL_REG32_FINS_RAW> @ imm = #0x3116
700b158a: e019         	b	0x700b15c0 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x32
700b158c: 9805         	ldr	r0, [sp, #0x14]
700b158e: 6900         	ldr	r0, [r0, #0x10]
700b1590: 9903         	ldr	r1, [sp, #0xc]
700b1592: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b1596: 2101         	movs	r1, #0x1
700b1598: 2300         	movs	r3, #0x0
700b159a: 461a         	mov	r2, r3
700b159c: f003 f880    	bl	0x700b46a0 <CSL_REG32_FINS_RAW> @ imm = #0x3100
700b15a0: e00e         	b	0x700b15c0 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x1c
700b15a2: 9805         	ldr	r0, [sp, #0x14]
700b15a4: 6980         	ldr	r0, [r0, #0x18]
700b15a6: 9903         	ldr	r1, [sp, #0xc]
700b15a8: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b15ac: 2101         	movs	r1, #0x1
700b15ae: 2300         	movs	r3, #0x0
700b15b0: 461a         	mov	r2, r3
700b15b2: f003 f875    	bl	0x700b46a0 <CSL_REG32_FINS_RAW> @ imm = #0x30ea
700b15b6: e003         	b	0x700b15c0 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x6
700b15b8: f06f 0001    	mvn	r0, #0x1
700b15bc: 9002         	str	r0, [sp, #0x8]
700b15be: e7ff         	b	0x700b15c0 <CSL_bcdmaChanOpClearError+0x70> @ imm = #-0x2
700b15c0: 9802         	ldr	r0, [sp, #0x8]
700b15c2: b006         	add	sp, #0x18
700b15c4: bd80         	pop	{r7, pc}
		...
700b15ce: 0000         	movs	r0, r0

700b15d0 <CSL_bcdmaDoChanOp>:
700b15d0: b580         	push	{r7, lr}
700b15d2: b088         	sub	sp, #0x20
700b15d4: 9007         	str	r0, [sp, #0x1c]
700b15d6: 9106         	str	r1, [sp, #0x18]
700b15d8: 9205         	str	r2, [sp, #0x14]
700b15da: 9304         	str	r3, [sp, #0x10]
700b15dc: f04f 30ff    	mov.w	r0, #0xffffffff
700b15e0: 9003         	str	r0, [sp, #0xc]
700b15e2: 9807         	ldr	r0, [sp, #0x1c]
700b15e4: b920         	cbnz	r0, 0x700b15f0 <CSL_bcdmaDoChanOp+0x20> @ imm = #0x8
700b15e6: e7ff         	b	0x700b15e8 <CSL_bcdmaDoChanOp+0x18> @ imm = #-0x2
700b15e8: f06f 0001    	mvn	r0, #0x1
700b15ec: 9003         	str	r0, [sp, #0xc]
700b15ee: e027         	b	0x700b1640 <CSL_bcdmaDoChanOp+0x70> @ imm = #0x4e
700b15f0: 9807         	ldr	r0, [sp, #0x1c]
700b15f2: 6a40         	ldr	r0, [r0, #0x24]
700b15f4: b140         	cbz	r0, 0x700b1608 <CSL_bcdmaDoChanOp+0x38> @ imm = #0x10
700b15f6: e7ff         	b	0x700b15f8 <CSL_bcdmaDoChanOp+0x28> @ imm = #-0x2
700b15f8: 9807         	ldr	r0, [sp, #0x1c]
700b15fa: 6ac0         	ldr	r0, [r0, #0x2c]
700b15fc: b120         	cbz	r0, 0x700b1608 <CSL_bcdmaDoChanOp+0x38> @ imm = #0x8
700b15fe: e7ff         	b	0x700b1600 <CSL_bcdmaDoChanOp+0x30> @ imm = #-0x2
700b1600: 9807         	ldr	r0, [sp, #0x1c]
700b1602: 6a80         	ldr	r0, [r0, #0x28]
700b1604: b920         	cbnz	r0, 0x700b1610 <CSL_bcdmaDoChanOp+0x40> @ imm = #0x8
700b1606: e7ff         	b	0x700b1608 <CSL_bcdmaDoChanOp+0x38> @ imm = #-0x2
700b1608: 9807         	ldr	r0, [sp, #0x1c]
700b160a: f7ff f9d1    	bl	0x700b09b0 <CSL_bcdmaGetCfg> @ imm = #-0xc5e
700b160e: e7ff         	b	0x700b1610 <CSL_bcdmaDoChanOp+0x40> @ imm = #-0x2
700b1610: 9807         	ldr	r0, [sp, #0x1c]
700b1612: 9905         	ldr	r1, [sp, #0x14]
700b1614: aa01         	add	r2, sp, #0x4
700b1616: f7ff fd9b    	bl	0x700b1150 <CSL_bcdmaMapChanIdx> @ imm = #-0x4ca
700b161a: 9002         	str	r0, [sp, #0x8]
700b161c: 9802         	ldr	r0, [sp, #0x8]
700b161e: 3001         	adds	r0, #0x1
700b1620: b168         	cbz	r0, 0x700b163e <CSL_bcdmaDoChanOp+0x6e> @ imm = #0x1a
700b1622: e7ff         	b	0x700b1624 <CSL_bcdmaDoChanOp+0x54> @ imm = #-0x2
700b1624: 9807         	ldr	r0, [sp, #0x1c]
700b1626: 9906         	ldr	r1, [sp, #0x18]
700b1628: 9a01         	ldr	r2, [sp, #0x4]
700b162a: 9b02         	ldr	r3, [sp, #0x8]
700b162c: f8dd c010    	ldr.w	r12, [sp, #0x10]
700b1630: 46ee         	mov	lr, sp
700b1632: f8ce c000    	str.w	r12, [lr]
700b1636: f7f7 f8f3    	bl	0x700a8820 <CSL_bcdmaChanOp> @ imm = #-0x8e1a
700b163a: 9003         	str	r0, [sp, #0xc]
700b163c: e7ff         	b	0x700b163e <CSL_bcdmaDoChanOp+0x6e> @ imm = #-0x2
700b163e: e7ff         	b	0x700b1640 <CSL_bcdmaDoChanOp+0x70> @ imm = #-0x2
700b1640: 9803         	ldr	r0, [sp, #0xc]
700b1642: b008         	add	sp, #0x20
700b1644: bd80         	pop	{r7, pc}
		...
700b164e: 0000         	movs	r0, r0

700b1650 <Udma_chGetCqRingHandle>:
700b1650: b085         	sub	sp, #0x14
700b1652: 9004         	str	r0, [sp, #0x10]
700b1654: 2000         	movs	r0, #0x0
700b1656: 9003         	str	r0, [sp, #0xc]
700b1658: 9002         	str	r0, [sp, #0x8]
700b165a: 9804         	ldr	r0, [sp, #0x10]
700b165c: 9000         	str	r0, [sp]
700b165e: 9800         	ldr	r0, [sp]
700b1660: b150         	cbz	r0, 0x700b1678 <Udma_chGetCqRingHandle+0x28> @ imm = #0x14
700b1662: e7ff         	b	0x700b1664 <Udma_chGetCqRingHandle+0x14> @ imm = #-0x2
700b1664: 9800         	ldr	r0, [sp]
700b1666: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b166a: f64a 31cd    	movw	r1, #0xabcd
700b166e: f6ca 31dc    	movt	r1, #0xabdc
700b1672: 4288         	cmp	r0, r1
700b1674: d004         	beq	0x700b1680 <Udma_chGetCqRingHandle+0x30> @ imm = #0x8
700b1676: e7ff         	b	0x700b1678 <Udma_chGetCqRingHandle+0x28> @ imm = #-0x2
700b1678: f06f 0001    	mvn	r0, #0x1
700b167c: 9003         	str	r0, [sp, #0xc]
700b167e: e7ff         	b	0x700b1680 <Udma_chGetCqRingHandle+0x30> @ imm = #-0x2
700b1680: 9803         	ldr	r0, [sp, #0xc]
700b1682: b9a8         	cbnz	r0, 0x700b16b0 <Udma_chGetCqRingHandle+0x60> @ imm = #0x2a
700b1684: e7ff         	b	0x700b1686 <Udma_chGetCqRingHandle+0x36> @ imm = #-0x2
700b1686: 9800         	ldr	r0, [sp]
700b1688: 6e80         	ldr	r0, [r0, #0x68]
700b168a: 9001         	str	r0, [sp, #0x4]
700b168c: 9801         	ldr	r0, [sp, #0x4]
700b168e: b150         	cbz	r0, 0x700b16a6 <Udma_chGetCqRingHandle+0x56> @ imm = #0x14
700b1690: e7ff         	b	0x700b1692 <Udma_chGetCqRingHandle+0x42> @ imm = #-0x2
700b1692: 9801         	ldr	r0, [sp, #0x4]
700b1694: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b1698: f64a 31cd    	movw	r1, #0xabcd
700b169c: f6ca 31dc    	movt	r1, #0xabdc
700b16a0: 4288         	cmp	r0, r1
700b16a2: d004         	beq	0x700b16ae <Udma_chGetCqRingHandle+0x5e> @ imm = #0x8
700b16a4: e7ff         	b	0x700b16a6 <Udma_chGetCqRingHandle+0x56> @ imm = #-0x2
700b16a6: f04f 30ff    	mov.w	r0, #0xffffffff
700b16aa: 9003         	str	r0, [sp, #0xc]
700b16ac: e7ff         	b	0x700b16ae <Udma_chGetCqRingHandle+0x5e> @ imm = #-0x2
700b16ae: e7ff         	b	0x700b16b0 <Udma_chGetCqRingHandle+0x60> @ imm = #-0x2
700b16b0: 9803         	ldr	r0, [sp, #0xc]
700b16b2: b928         	cbnz	r0, 0x700b16c0 <Udma_chGetCqRingHandle+0x70> @ imm = #0xa
700b16b4: e7ff         	b	0x700b16b6 <Udma_chGetCqRingHandle+0x66> @ imm = #-0x2
700b16b6: 9800         	ldr	r0, [sp]
700b16b8: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700b16bc: 9002         	str	r0, [sp, #0x8]
700b16be: e7ff         	b	0x700b16c0 <Udma_chGetCqRingHandle+0x70> @ imm = #-0x2
700b16c0: 9802         	ldr	r0, [sp, #0x8]
700b16c2: b005         	add	sp, #0x14
700b16c4: 4770         	bx	lr
		...
700b16ce: 0000         	movs	r0, r0

700b16d0 <Udma_chGetFqRingHandle>:
700b16d0: b085         	sub	sp, #0x14
700b16d2: 9004         	str	r0, [sp, #0x10]
700b16d4: 2000         	movs	r0, #0x0
700b16d6: 9003         	str	r0, [sp, #0xc]
700b16d8: 9002         	str	r0, [sp, #0x8]
700b16da: 9804         	ldr	r0, [sp, #0x10]
700b16dc: 9000         	str	r0, [sp]
700b16de: 9800         	ldr	r0, [sp]
700b16e0: b150         	cbz	r0, 0x700b16f8 <Udma_chGetFqRingHandle+0x28> @ imm = #0x14
700b16e2: e7ff         	b	0x700b16e4 <Udma_chGetFqRingHandle+0x14> @ imm = #-0x2
700b16e4: 9800         	ldr	r0, [sp]
700b16e6: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b16ea: f64a 31cd    	movw	r1, #0xabcd
700b16ee: f6ca 31dc    	movt	r1, #0xabdc
700b16f2: 4288         	cmp	r0, r1
700b16f4: d004         	beq	0x700b1700 <Udma_chGetFqRingHandle+0x30> @ imm = #0x8
700b16f6: e7ff         	b	0x700b16f8 <Udma_chGetFqRingHandle+0x28> @ imm = #-0x2
700b16f8: f06f 0001    	mvn	r0, #0x1
700b16fc: 9003         	str	r0, [sp, #0xc]
700b16fe: e7ff         	b	0x700b1700 <Udma_chGetFqRingHandle+0x30> @ imm = #-0x2
700b1700: 9803         	ldr	r0, [sp, #0xc]
700b1702: b9a8         	cbnz	r0, 0x700b1730 <Udma_chGetFqRingHandle+0x60> @ imm = #0x2a
700b1704: e7ff         	b	0x700b1706 <Udma_chGetFqRingHandle+0x36> @ imm = #-0x2
700b1706: 9800         	ldr	r0, [sp]
700b1708: 6e80         	ldr	r0, [r0, #0x68]
700b170a: 9001         	str	r0, [sp, #0x4]
700b170c: 9801         	ldr	r0, [sp, #0x4]
700b170e: b150         	cbz	r0, 0x700b1726 <Udma_chGetFqRingHandle+0x56> @ imm = #0x14
700b1710: e7ff         	b	0x700b1712 <Udma_chGetFqRingHandle+0x42> @ imm = #-0x2
700b1712: 9801         	ldr	r0, [sp, #0x4]
700b1714: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b1718: f64a 31cd    	movw	r1, #0xabcd
700b171c: f6ca 31dc    	movt	r1, #0xabdc
700b1720: 4288         	cmp	r0, r1
700b1722: d004         	beq	0x700b172e <Udma_chGetFqRingHandle+0x5e> @ imm = #0x8
700b1724: e7ff         	b	0x700b1726 <Udma_chGetFqRingHandle+0x56> @ imm = #-0x2
700b1726: f04f 30ff    	mov.w	r0, #0xffffffff
700b172a: 9003         	str	r0, [sp, #0xc]
700b172c: e7ff         	b	0x700b172e <Udma_chGetFqRingHandle+0x5e> @ imm = #-0x2
700b172e: e7ff         	b	0x700b1730 <Udma_chGetFqRingHandle+0x60> @ imm = #-0x2
700b1730: 9803         	ldr	r0, [sp, #0xc]
700b1732: b928         	cbnz	r0, 0x700b1740 <Udma_chGetFqRingHandle+0x70> @ imm = #0xa
700b1734: e7ff         	b	0x700b1736 <Udma_chGetFqRingHandle+0x66> @ imm = #-0x2
700b1736: 9800         	ldr	r0, [sp]
700b1738: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700b173c: 9002         	str	r0, [sp, #0x8]
700b173e: e7ff         	b	0x700b1740 <Udma_chGetFqRingHandle+0x70> @ imm = #-0x2
700b1740: 9802         	ldr	r0, [sp, #0x8]
700b1742: b005         	add	sp, #0x14
700b1744: 4770         	bx	lr
		...
700b174e: 0000         	movs	r0, r0

700b1750 <rtos_main_threadx>:
; {
700b1750: b510         	push	{r4, lr}
700b1752: b08e         	sub	sp, #0x38
;    System_init();
700b1754: f003 fa3c    	bl	0x700b4bd0 <System_init> @ imm = #0x3478
;    Board_init();
700b1758: f004 faaa    	bl	0x700b5cb0 <Board_init> @ imm = #0x4554
;    Drivers_open();
700b175c: f001 ff98    	bl	0x700b3690 <Drivers_open> @ imm = #0x1f30
;    Board_driversOpen();
700b1760: f004 fa6e    	bl	0x700b5c40 <Board_driversOpen> @ imm = #0x44dc
;    test_interrupt_handler = tm_isr_message_handler;
700b1764: f64b 70b1    	movw	r0, #0xbfb1
700b1768: f648 2198    	movw	r1, #0x8a98
700b176c: f2c7 000a    	movt	r0, #0x700a
700b1770: ac09         	add	r4, sp, #0x24
700b1772: f2c7 010b    	movt	r1, #0x700b
700b1776: 6008         	str	r0, [r1]
;    HwiP_Params_init(&hwiParams);
700b1778: 4620         	mov	r0, r4
700b177a: f004 fb69    	bl	0x700b5e50 <HwiP_Params_init> @ imm = #0x46d2
;    hwiParams.callback = tm_interrupt_handler; /* Interrupt handler, change for
700b177e: f645 11e1    	movw	r1, #0x59e1
700b1782: 200a         	movs	r0, #0xa
700b1784: f2c7 010b    	movt	r1, #0x700b
;    hwiParams.intNum = SOFTWARE_INTERRUPT_ID;  /* Chosen interrupt ID */
700b1788: 9009         	str	r0, [sp, #0x24]
700b178a: 2001         	movs	r0, #0x1
;    hwiParams.priority = 1;                    /* Set a valid priority */
700b178c: f8ad 0032    	strh.w	r0, [sp, #0x32]
700b1790: a801         	add	r0, sp, #0x4
;    hwiParams.callback = tm_interrupt_handler; /* Interrupt handler, change for
700b1792: 910a         	str	r1, [sp, #0x28]
;    if (HwiP_construct(&hwiObj, &hwiParams) != SystemP_SUCCESS)
700b1794: 4621         	mov	r1, r4
700b1796: f004 fb73    	bl	0x700b5e80 <HwiP_construct> @ imm = #0x46e6
700b179a: b150         	cbz	r0, 0x700b17b2 <rtos_main_threadx+0x62> @ imm = #0x14
;       printf("Failed to register interrupt\r\n");
700b179c: f647 6192    	movw	r1, #0x7e92
700b17a0: 2001         	movs	r0, #0x1
700b17a2: f2c7 010b    	movt	r1, #0x700b
700b17a6: f7fe fe2b    	bl	0x700b0400 <_DebugP_logZone> @ imm = #-0x13aa
700b17aa: bf00         	nop
700b17ac: bf00         	nop
700b17ae: bf00         	nop
;       while (1)
700b17b0: e7fe         	b	0x700b17b0 <rtos_main_threadx+0x60> @ imm = #-0x4
;    HwiP_enableInt(SOFTWARE_INTERRUPT_ID); /* Enable this interrupt */
700b17b2: 200a         	movs	r0, #0xa
700b17b4: f004 faa4    	bl	0x700b5d00 <HwiP_enableInt> @ imm = #0x4548
;    HwiP_enable();                         /* Enable global interrupts */
700b17b8: f004 ef6c    	blx	0x700b6694 <HwiP_enable> @ imm = #0x4ed8
;    tx_kernel_enter();
700b17bc: f001 fb58    	bl	0x700b2e70 <_tx_initialize_kernel_enter> @ imm = #0x16b0
;    return 0;
700b17c0: 2000         	movs	r0, #0x0
700b17c2: b00e         	add	sp, #0x38
700b17c4: bd10         	pop	{r4, pc}
		...
700b17ce: 0000         	movs	r0, r0

700b17d0 <ClockP_usleep>:
700b17d0: b580         	push	{r7, lr}
700b17d2: b088         	sub	sp, #0x20
700b17d4: 9007         	str	r0, [sp, #0x1c]
700b17d6: f7ff fcfb    	bl	0x700b11d0 <ClockP_getTimeUsec> @ imm = #-0x60a
700b17da: 9105         	str	r1, [sp, #0x14]
700b17dc: 9004         	str	r0, [sp, #0x10]
700b17de: 9904         	ldr	r1, [sp, #0x10]
700b17e0: 9805         	ldr	r0, [sp, #0x14]
700b17e2: 9a07         	ldr	r2, [sp, #0x1c]
700b17e4: 1889         	adds	r1, r1, r2
700b17e6: f140 0000    	adc	r0, r0, #0x0
700b17ea: 9102         	str	r1, [sp, #0x8]
700b17ec: 9003         	str	r0, [sp, #0xc]
700b17ee: 9807         	ldr	r0, [sp, #0x1c]
700b17f0: f64a 4130    	movw	r1, #0xac30
700b17f4: f2c7 0108    	movt	r1, #0x7008
700b17f8: 6889         	ldr	r1, [r1, #0x8]
700b17fa: 4288         	cmp	r0, r1
700b17fc: d30d         	blo	0x700b181a <ClockP_usleep+0x4a> @ imm = #0x1a
700b17fe: e7ff         	b	0x700b1800 <ClockP_usleep+0x30> @ imm = #-0x2
700b1800: 9807         	ldr	r0, [sp, #0x1c]
700b1802: f64a 4130    	movw	r1, #0xac30
700b1806: f2c7 0108    	movt	r1, #0x7008
700b180a: 6889         	ldr	r1, [r1, #0x8]
700b180c: fbb0 f0f1    	udiv	r0, r0, r1
700b1810: 9001         	str	r0, [sp, #0x4]
700b1812: 9801         	ldr	r0, [sp, #0x4]
700b1814: f004 f94c    	bl	0x700b5ab0 <ClockP_sleepTicks> @ imm = #0x4298
700b1818: e012         	b	0x700b1840 <ClockP_usleep+0x70> @ imm = #0x24
700b181a: f7ff fcd9    	bl	0x700b11d0 <ClockP_getTimeUsec> @ imm = #-0x64e
700b181e: 9105         	str	r1, [sp, #0x14]
700b1820: 9004         	str	r0, [sp, #0x10]
700b1822: e7ff         	b	0x700b1824 <ClockP_usleep+0x54> @ imm = #-0x2
700b1824: 9a04         	ldr	r2, [sp, #0x10]
700b1826: 9805         	ldr	r0, [sp, #0x14]
700b1828: 9b02         	ldr	r3, [sp, #0x8]
700b182a: 9903         	ldr	r1, [sp, #0xc]
700b182c: 1ad2         	subs	r2, r2, r3
700b182e: 4188         	sbcs	r0, r1
700b1830: d205         	bhs	0x700b183e <ClockP_usleep+0x6e> @ imm = #0xa
700b1832: e7ff         	b	0x700b1834 <ClockP_usleep+0x64> @ imm = #-0x2
700b1834: f7ff fccc    	bl	0x700b11d0 <ClockP_getTimeUsec> @ imm = #-0x668
700b1838: 9105         	str	r1, [sp, #0x14]
700b183a: 9004         	str	r0, [sp, #0x10]
700b183c: e7f2         	b	0x700b1824 <ClockP_usleep+0x54> @ imm = #-0x1c
700b183e: e7ff         	b	0x700b1840 <ClockP_usleep+0x70> @ imm = #-0x2
700b1840: b008         	add	sp, #0x20
700b1842: bd80         	pop	{r7, pc}
		...

700b1850 <Udma_chEnable>:
700b1850: b580         	push	{r7, lr}
700b1852: b084         	sub	sp, #0x10
700b1854: 9003         	str	r0, [sp, #0xc]
700b1856: 2000         	movs	r0, #0x0
700b1858: 9002         	str	r0, [sp, #0x8]
700b185a: 9803         	ldr	r0, [sp, #0xc]
700b185c: 9000         	str	r0, [sp]
700b185e: 9800         	ldr	r0, [sp]
700b1860: b150         	cbz	r0, 0x700b1878 <Udma_chEnable+0x28> @ imm = #0x14
700b1862: e7ff         	b	0x700b1864 <Udma_chEnable+0x14> @ imm = #-0x2
700b1864: 9800         	ldr	r0, [sp]
700b1866: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b186a: f64a 31cd    	movw	r1, #0xabcd
700b186e: f6ca 31dc    	movt	r1, #0xabdc
700b1872: 4288         	cmp	r0, r1
700b1874: d004         	beq	0x700b1880 <Udma_chEnable+0x30> @ imm = #0x8
700b1876: e7ff         	b	0x700b1878 <Udma_chEnable+0x28> @ imm = #-0x2
700b1878: f06f 0001    	mvn	r0, #0x1
700b187c: 9002         	str	r0, [sp, #0x8]
700b187e: e7ff         	b	0x700b1880 <Udma_chEnable+0x30> @ imm = #-0x2
700b1880: 9802         	ldr	r0, [sp, #0x8]
700b1882: b9a8         	cbnz	r0, 0x700b18b0 <Udma_chEnable+0x60> @ imm = #0x2a
700b1884: e7ff         	b	0x700b1886 <Udma_chEnable+0x36> @ imm = #-0x2
700b1886: 9800         	ldr	r0, [sp]
700b1888: 6e80         	ldr	r0, [r0, #0x68]
700b188a: 9001         	str	r0, [sp, #0x4]
700b188c: 9801         	ldr	r0, [sp, #0x4]
700b188e: b150         	cbz	r0, 0x700b18a6 <Udma_chEnable+0x56> @ imm = #0x14
700b1890: e7ff         	b	0x700b1892 <Udma_chEnable+0x42> @ imm = #-0x2
700b1892: 9801         	ldr	r0, [sp, #0x4]
700b1894: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b1898: f64a 31cd    	movw	r1, #0xabcd
700b189c: f6ca 31dc    	movt	r1, #0xabdc
700b18a0: 4288         	cmp	r0, r1
700b18a2: d004         	beq	0x700b18ae <Udma_chEnable+0x5e> @ imm = #0x8
700b18a4: e7ff         	b	0x700b18a6 <Udma_chEnable+0x56> @ imm = #-0x2
700b18a6: f04f 30ff    	mov.w	r0, #0xffffffff
700b18aa: 9002         	str	r0, [sp, #0x8]
700b18ac: e7ff         	b	0x700b18ae <Udma_chEnable+0x5e> @ imm = #-0x2
700b18ae: e7ff         	b	0x700b18b0 <Udma_chEnable+0x60> @ imm = #-0x2
700b18b0: 9802         	ldr	r0, [sp, #0x8]
700b18b2: b920         	cbnz	r0, 0x700b18be <Udma_chEnable+0x6e> @ imm = #0x8
700b18b4: e7ff         	b	0x700b18b6 <Udma_chEnable+0x66> @ imm = #-0x2
700b18b6: 9800         	ldr	r0, [sp]
700b18b8: f7f6 fd72    	bl	0x700a83a0 <Udma_chEnableLocal> @ imm = #-0x951c
700b18bc: e7ff         	b	0x700b18be <Udma_chEnable+0x6e> @ imm = #-0x2
700b18be: 9802         	ldr	r0, [sp, #0x8]
700b18c0: b004         	add	sp, #0x10
700b18c2: bd80         	pop	{r7, pc}
		...

700b18d0 <CSL_bcdmaChanOpTriggerChan>:
700b18d0: b580         	push	{r7, lr}
700b18d2: b084         	sub	sp, #0x10
700b18d4: 9003         	str	r0, [sp, #0xc]
700b18d6: 9102         	str	r1, [sp, #0x8]
700b18d8: 9201         	str	r2, [sp, #0x4]
700b18da: 2000         	movs	r0, #0x0
700b18dc: 9000         	str	r0, [sp]
700b18de: 9802         	ldr	r0, [sp, #0x8]
700b18e0: b950         	cbnz	r0, 0x700b18f8 <CSL_bcdmaChanOpTriggerChan+0x28> @ imm = #0x14
700b18e2: e7ff         	b	0x700b18e4 <CSL_bcdmaChanOpTriggerChan+0x14> @ imm = #-0x2
700b18e4: 9803         	ldr	r0, [sp, #0xc]
700b18e6: 6880         	ldr	r0, [r0, #0x8]
700b18e8: 9901         	ldr	r1, [sp, #0x4]
700b18ea: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b18ee: 3008         	adds	r0, #0x8
700b18f0: 2101         	movs	r1, #0x1
700b18f2: f004 f895    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x412a
700b18f6: e021         	b	0x700b193c <CSL_bcdmaChanOpTriggerChan+0x6c> @ imm = #0x42
700b18f8: 9802         	ldr	r0, [sp, #0x8]
700b18fa: 2801         	cmp	r0, #0x1
700b18fc: d10a         	bne	0x700b1914 <CSL_bcdmaChanOpTriggerChan+0x44> @ imm = #0x14
700b18fe: e7ff         	b	0x700b1900 <CSL_bcdmaChanOpTriggerChan+0x30> @ imm = #-0x2
700b1900: 9803         	ldr	r0, [sp, #0xc]
700b1902: 6900         	ldr	r0, [r0, #0x10]
700b1904: 9901         	ldr	r1, [sp, #0x4]
700b1906: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b190a: 3008         	adds	r0, #0x8
700b190c: 2101         	movs	r1, #0x1
700b190e: f004 f887    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x410e
700b1912: e012         	b	0x700b193a <CSL_bcdmaChanOpTriggerChan+0x6a> @ imm = #0x24
700b1914: 9802         	ldr	r0, [sp, #0x8]
700b1916: 2802         	cmp	r0, #0x2
700b1918: d10a         	bne	0x700b1930 <CSL_bcdmaChanOpTriggerChan+0x60> @ imm = #0x14
700b191a: e7ff         	b	0x700b191c <CSL_bcdmaChanOpTriggerChan+0x4c> @ imm = #-0x2
700b191c: 9803         	ldr	r0, [sp, #0xc]
700b191e: 6980         	ldr	r0, [r0, #0x18]
700b1920: 9901         	ldr	r1, [sp, #0x4]
700b1922: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b1926: 3008         	adds	r0, #0x8
700b1928: 2101         	movs	r1, #0x1
700b192a: f004 f879    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x40f2
700b192e: e003         	b	0x700b1938 <CSL_bcdmaChanOpTriggerChan+0x68> @ imm = #0x6
700b1930: f04f 30ff    	mov.w	r0, #0xffffffff
700b1934: 9000         	str	r0, [sp]
700b1936: e7ff         	b	0x700b1938 <CSL_bcdmaChanOpTriggerChan+0x68> @ imm = #-0x2
700b1938: e7ff         	b	0x700b193a <CSL_bcdmaChanOpTriggerChan+0x6a> @ imm = #-0x2
700b193a: e7ff         	b	0x700b193c <CSL_bcdmaChanOpTriggerChan+0x6c> @ imm = #-0x2
700b193c: 9800         	ldr	r0, [sp]
700b193e: b004         	add	sp, #0x10
700b1940: bd80         	pop	{r7, pc}
		...
700b194e: 0000         	movs	r0, r0

700b1950 <_txe_mutex_put>:
700b1950: b580         	push	{r7, lr}
700b1952: b082         	sub	sp, #0x8
700b1954: 9001         	str	r0, [sp, #0x4]
700b1956: 2000         	movs	r0, #0x0
700b1958: 9000         	str	r0, [sp]
700b195a: 9801         	ldr	r0, [sp, #0x4]
700b195c: b918         	cbnz	r0, 0x700b1966 <_txe_mutex_put+0x16> @ imm = #0x6
700b195e: e7ff         	b	0x700b1960 <_txe_mutex_put+0x10> @ imm = #-0x2
700b1960: 201c         	movs	r0, #0x1c
700b1962: 9000         	str	r0, [sp]
700b1964: e022         	b	0x700b19ac <_txe_mutex_put+0x5c> @ imm = #0x44
700b1966: 9801         	ldr	r0, [sp, #0x4]
700b1968: 6800         	ldr	r0, [r0]
700b196a: f245 4145    	movw	r1, #0x5445
700b196e: f6c4 5155    	movt	r1, #0x4d55
700b1972: 4288         	cmp	r0, r1
700b1974: d003         	beq	0x700b197e <_txe_mutex_put+0x2e> @ imm = #0x6
700b1976: e7ff         	b	0x700b1978 <_txe_mutex_put+0x28> @ imm = #-0x2
700b1978: 201c         	movs	r0, #0x1c
700b197a: 9000         	str	r0, [sp]
700b197c: e015         	b	0x700b19aa <_txe_mutex_put+0x5a> @ imm = #0x2a
700b197e: f648 2068    	movw	r0, #0x8a68
700b1982: f2c7 000b    	movt	r0, #0x700b
700b1986: 6800         	ldr	r0, [r0]
700b1988: b170         	cbz	r0, 0x700b19a8 <_txe_mutex_put+0x58> @ imm = #0x1c
700b198a: e7ff         	b	0x700b198c <_txe_mutex_put+0x3c> @ imm = #-0x2
700b198c: f648 2068    	movw	r0, #0x8a68
700b1990: f2c7 000b    	movt	r0, #0x700b
700b1994: 6800         	ldr	r0, [r0]
700b1996: 0900         	lsrs	r0, r0, #0x4
700b1998: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700b199c: d203         	bhs	0x700b19a6 <_txe_mutex_put+0x56> @ imm = #0x6
700b199e: e7ff         	b	0x700b19a0 <_txe_mutex_put+0x50> @ imm = #-0x2
700b19a0: 2013         	movs	r0, #0x13
700b19a2: 9000         	str	r0, [sp]
700b19a4: e7ff         	b	0x700b19a6 <_txe_mutex_put+0x56> @ imm = #-0x2
700b19a6: e7ff         	b	0x700b19a8 <_txe_mutex_put+0x58> @ imm = #-0x2
700b19a8: e7ff         	b	0x700b19aa <_txe_mutex_put+0x5a> @ imm = #-0x2
700b19aa: e7ff         	b	0x700b19ac <_txe_mutex_put+0x5c> @ imm = #-0x2
700b19ac: 9800         	ldr	r0, [sp]
700b19ae: b928         	cbnz	r0, 0x700b19bc <_txe_mutex_put+0x6c> @ imm = #0xa
700b19b0: e7ff         	b	0x700b19b2 <_txe_mutex_put+0x62> @ imm = #-0x2
700b19b2: 9801         	ldr	r0, [sp, #0x4]
700b19b4: f7f1 facc    	bl	0x700a2f50 <_tx_mutex_put> @ imm = #-0xea68
700b19b8: 9000         	str	r0, [sp]
700b19ba: e7ff         	b	0x700b19bc <_txe_mutex_put+0x6c> @ imm = #-0x2
700b19bc: 9800         	ldr	r0, [sp]
700b19be: b002         	add	sp, #0x8
700b19c0: bd80         	pop	{r7, pc}
		...
700b19ce: 0000         	movs	r0, r0

700b19d0 <CSL_intaggrClrIntr>:
700b19d0: b580         	push	{r7, lr}
700b19d2: b088         	sub	sp, #0x20
700b19d4: 9007         	str	r0, [sp, #0x1c]
700b19d6: 9106         	str	r1, [sp, #0x18]
700b19d8: f04f 30ff    	mov.w	r0, #0xffffffff
700b19dc: 9005         	str	r0, [sp, #0x14]
700b19de: 9807         	ldr	r0, [sp, #0x1c]
700b19e0: 9906         	ldr	r1, [sp, #0x18]
700b19e2: f002 fc9d    	bl	0x700b4320 <CSL_intaggrIsValidStatusBitNum> @ imm = #0x293a
700b19e6: b340         	cbz	r0, 0x700b1a3a <CSL_intaggrClrIntr+0x6a> @ imm = #0x50
700b19e8: e7ff         	b	0x700b19ea <CSL_intaggrClrIntr+0x1a> @ imm = #-0x2
700b19ea: 9806         	ldr	r0, [sp, #0x18]
700b19ec: 0980         	lsrs	r0, r0, #0x6
700b19ee: 9001         	str	r0, [sp, #0x4]
700b19f0: 9806         	ldr	r0, [sp, #0x18]
700b19f2: f000 003f    	and	r0, r0, #0x3f
700b19f6: 9000         	str	r0, [sp]
700b19f8: 9b00         	ldr	r3, [sp]
700b19fa: f1a3 0220    	sub.w	r2, r3, #0x20
700b19fe: 2101         	movs	r1, #0x1
700b1a00: fa01 fc02    	lsl.w	r12, r1, r2
700b1a04: f1c3 0020    	rsb.w	r0, r3, #0x20
700b1a08: fa21 f000    	lsr.w	r0, r1, r0
700b1a0c: 2a00         	cmp	r2, #0x0
700b1a0e: bf58         	it	pl
700b1a10: 4660         	movpl	r0, r12
700b1a12: fa01 f103    	lsl.w	r1, r1, r3
700b1a16: 2a00         	cmp	r2, #0x0
700b1a18: bf58         	it	pl
700b1a1a: 2100         	movpl	r1, #0x0
700b1a1c: 9102         	str	r1, [sp, #0x8]
700b1a1e: 9003         	str	r0, [sp, #0xc]
700b1a20: 9807         	ldr	r0, [sp, #0x1c]
700b1a22: 6880         	ldr	r0, [r0, #0x8]
700b1a24: 9901         	ldr	r1, [sp, #0x4]
700b1a26: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b1a2a: 3018         	adds	r0, #0x18
700b1a2c: 9a02         	ldr	r2, [sp, #0x8]
700b1a2e: 9b03         	ldr	r3, [sp, #0xc]
700b1a30: f003 fe96    	bl	0x700b5760 <CSL_REG64_WR_RAW> @ imm = #0x3d2c
700b1a34: 2000         	movs	r0, #0x0
700b1a36: 9005         	str	r0, [sp, #0x14]
700b1a38: e7ff         	b	0x700b1a3a <CSL_intaggrClrIntr+0x6a> @ imm = #-0x2
700b1a3a: 9805         	ldr	r0, [sp, #0x14]
700b1a3c: b008         	add	sp, #0x20
700b1a3e: bd80         	pop	{r7, pc}

700b1a40 <Sciclient_rmGetResourceRange>:
700b1a40: b580         	push	{r7, lr}
700b1a42: b090         	sub	sp, #0x40
700b1a44: 900f         	str	r0, [sp, #0x3c]
700b1a46: 910e         	str	r1, [sp, #0x38]
700b1a48: 920d         	str	r2, [sp, #0x34]
700b1a4a: 2000         	movs	r0, #0x0
700b1a4c: 900c         	str	r0, [sp, #0x30]
700b1a4e: f44f 51a8    	mov.w	r1, #0x1500
700b1a52: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700b1a56: 2102         	movs	r1, #0x2
700b1a58: 9108         	str	r1, [sp, #0x20]
700b1a5a: a904         	add	r1, sp, #0x10
700b1a5c: 9109         	str	r1, [sp, #0x24]
700b1a5e: 210c         	movs	r1, #0xc
700b1a60: 910a         	str	r1, [sp, #0x28]
700b1a62: 990d         	ldr	r1, [sp, #0x34]
700b1a64: 910b         	str	r1, [sp, #0x2c]
700b1a66: 9001         	str	r0, [sp, #0x4]
700b1a68: 980e         	ldr	r0, [sp, #0x38]
700b1a6a: 9002         	str	r0, [sp, #0x8]
700b1a6c: 2010         	movs	r0, #0x10
700b1a6e: 9003         	str	r0, [sp, #0xc]
700b1a70: 9a0f         	ldr	r2, [sp, #0x3c]
700b1a72: 6810         	ldr	r0, [r2]
700b1a74: 6851         	ldr	r1, [r2, #0x4]
700b1a76: 6892         	ldr	r2, [r2, #0x8]
700b1a78: 9206         	str	r2, [sp, #0x18]
700b1a7a: 9105         	str	r1, [sp, #0x14]
700b1a7c: 9004         	str	r0, [sp, #0x10]
700b1a7e: 980c         	ldr	r0, [sp, #0x30]
700b1a80: b930         	cbnz	r0, 0x700b1a90 <Sciclient_rmGetResourceRange+0x50> @ imm = #0xc
700b1a82: e7ff         	b	0x700b1a84 <Sciclient_rmGetResourceRange+0x44> @ imm = #-0x2
700b1a84: a807         	add	r0, sp, #0x1c
700b1a86: a901         	add	r1, sp, #0x4
700b1a88: f7f2 f9f2    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xdc1c
700b1a8c: 900c         	str	r0, [sp, #0x30]
700b1a8e: e7ff         	b	0x700b1a90 <Sciclient_rmGetResourceRange+0x50> @ imm = #-0x2
700b1a90: 980c         	ldr	r0, [sp, #0x30]
700b1a92: b930         	cbnz	r0, 0x700b1aa2 <Sciclient_rmGetResourceRange+0x62> @ imm = #0xc
700b1a94: e7ff         	b	0x700b1a96 <Sciclient_rmGetResourceRange+0x56> @ imm = #-0x2
700b1a96: 9801         	ldr	r0, [sp, #0x4]
700b1a98: f000 0002    	and	r0, r0, #0x2
700b1a9c: 2802         	cmp	r0, #0x2
700b1a9e: d004         	beq	0x700b1aaa <Sciclient_rmGetResourceRange+0x6a> @ imm = #0x8
700b1aa0: e7ff         	b	0x700b1aa2 <Sciclient_rmGetResourceRange+0x62> @ imm = #-0x2
700b1aa2: f04f 30ff    	mov.w	r0, #0xffffffff
700b1aa6: 900c         	str	r0, [sp, #0x30]
700b1aa8: e7ff         	b	0x700b1aaa <Sciclient_rmGetResourceRange+0x6a> @ imm = #-0x2
700b1aaa: 980c         	ldr	r0, [sp, #0x30]
700b1aac: b010         	add	sp, #0x40
700b1aae: bd80         	pop	{r7, pc}

700b1ab0 <Udma_rmFreeMappedRxCh>:
700b1ab0: b580         	push	{r7, lr}
700b1ab2: b088         	sub	sp, #0x20
700b1ab4: 9007         	str	r0, [sp, #0x1c]
700b1ab6: 9106         	str	r1, [sp, #0x18]
700b1ab8: 9205         	str	r2, [sp, #0x14]
700b1aba: 9806         	ldr	r0, [sp, #0x18]
700b1abc: f500 70ea    	add.w	r0, r0, #0x1d4
700b1ac0: 9000         	str	r0, [sp]
700b1ac2: 9806         	ldr	r0, [sp, #0x18]
700b1ac4: f500 609f    	add.w	r0, r0, #0x4f8
700b1ac8: f04f 31ff    	mov.w	r1, #0xffffffff
700b1acc: f001 f8b0    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x1160
700b1ad0: 9807         	ldr	r0, [sp, #0x1c]
700b1ad2: 9900         	ldr	r1, [sp]
700b1ad4: 9a05         	ldr	r2, [sp, #0x14]
700b1ad6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b1ada: 6e89         	ldr	r1, [r1, #0x68]
700b1adc: 1a40         	subs	r0, r0, r1
700b1ade: 9004         	str	r0, [sp, #0x10]
700b1ae0: 9804         	ldr	r0, [sp, #0x10]
700b1ae2: 0940         	lsrs	r0, r0, #0x5
700b1ae4: 9003         	str	r0, [sp, #0xc]
700b1ae6: 9804         	ldr	r0, [sp, #0x10]
700b1ae8: 9903         	ldr	r1, [sp, #0xc]
700b1aea: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1aee: 9002         	str	r0, [sp, #0x8]
700b1af0: 9902         	ldr	r1, [sp, #0x8]
700b1af2: 2001         	movs	r0, #0x1
700b1af4: 4088         	lsls	r0, r1
700b1af6: 9001         	str	r0, [sp, #0x4]
700b1af8: 9a01         	ldr	r2, [sp, #0x4]
700b1afa: 9806         	ldr	r0, [sp, #0x18]
700b1afc: 9905         	ldr	r1, [sp, #0x14]
700b1afe: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b1b02: 9903         	ldr	r1, [sp, #0xc]
700b1b04: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1b08: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700b1b0c: 4310         	orrs	r0, r2
700b1b0e: f8c1 0334    	str.w	r0, [r1, #0x334]
700b1b12: 9806         	ldr	r0, [sp, #0x18]
700b1b14: f500 609f    	add.w	r0, r0, #0x4f8
700b1b18: f002 f91a    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x2234
700b1b1c: b008         	add	sp, #0x20
700b1b1e: bd80         	pop	{r7, pc}

700b1b20 <Udma_rmFreeMappedTxCh>:
700b1b20: b580         	push	{r7, lr}
700b1b22: b088         	sub	sp, #0x20
700b1b24: 9007         	str	r0, [sp, #0x1c]
700b1b26: 9106         	str	r1, [sp, #0x18]
700b1b28: 9205         	str	r2, [sp, #0x14]
700b1b2a: 9806         	ldr	r0, [sp, #0x18]
700b1b2c: f500 70ea    	add.w	r0, r0, #0x1d4
700b1b30: 9000         	str	r0, [sp]
700b1b32: 9806         	ldr	r0, [sp, #0x18]
700b1b34: f500 609f    	add.w	r0, r0, #0x4f8
700b1b38: f04f 31ff    	mov.w	r1, #0xffffffff
700b1b3c: f001 f878    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x10f0
700b1b40: 9807         	ldr	r0, [sp, #0x1c]
700b1b42: 9900         	ldr	r1, [sp]
700b1b44: 9a05         	ldr	r2, [sp, #0x14]
700b1b46: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b1b4a: 6c89         	ldr	r1, [r1, #0x48]
700b1b4c: 1a40         	subs	r0, r0, r1
700b1b4e: 9004         	str	r0, [sp, #0x10]
700b1b50: 9804         	ldr	r0, [sp, #0x10]
700b1b52: 0940         	lsrs	r0, r0, #0x5
700b1b54: 9003         	str	r0, [sp, #0xc]
700b1b56: 9804         	ldr	r0, [sp, #0x10]
700b1b58: 9903         	ldr	r1, [sp, #0xc]
700b1b5a: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1b5e: 9002         	str	r0, [sp, #0x8]
700b1b60: 9902         	ldr	r1, [sp, #0x8]
700b1b62: 2001         	movs	r0, #0x1
700b1b64: 4088         	lsls	r0, r1
700b1b66: 9001         	str	r0, [sp, #0x4]
700b1b68: 9a01         	ldr	r2, [sp, #0x4]
700b1b6a: 9806         	ldr	r0, [sp, #0x18]
700b1b6c: 9905         	ldr	r1, [sp, #0x14]
700b1b6e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b1b72: 9903         	ldr	r1, [sp, #0xc]
700b1b74: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1b78: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700b1b7c: 4310         	orrs	r0, r2
700b1b7e: f8c1 0324    	str.w	r0, [r1, #0x324]
700b1b82: 9806         	ldr	r0, [sp, #0x18]
700b1b84: f500 609f    	add.w	r0, r0, #0x4f8
700b1b88: f002 f8e2    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x21c4
700b1b8c: b008         	add	sp, #0x20
700b1b8e: bd80         	pop	{r7, pc}

700b1b90 <_tx_timer_system_deactivate>:
700b1b90: b084         	sub	sp, #0x10
700b1b92: 9003         	str	r0, [sp, #0xc]
700b1b94: 9803         	ldr	r0, [sp, #0xc]
700b1b96: 6980         	ldr	r0, [r0, #0x18]
700b1b98: 9002         	str	r0, [sp, #0x8]
700b1b9a: 9802         	ldr	r0, [sp, #0x8]
700b1b9c: b370         	cbz	r0, 0x700b1bfc <_tx_timer_system_deactivate+0x6c> @ imm = #0x5c
700b1b9e: e7ff         	b	0x700b1ba0 <_tx_timer_system_deactivate+0x10> @ imm = #-0x2
700b1ba0: 9803         	ldr	r0, [sp, #0xc]
700b1ba2: 6900         	ldr	r0, [r0, #0x10]
700b1ba4: 9001         	str	r0, [sp, #0x4]
700b1ba6: 9803         	ldr	r0, [sp, #0xc]
700b1ba8: 9901         	ldr	r1, [sp, #0x4]
700b1baa: 4288         	cmp	r0, r1
700b1bac: d10b         	bne	0x700b1bc6 <_tx_timer_system_deactivate+0x36> @ imm = #0x16
700b1bae: e7ff         	b	0x700b1bb0 <_tx_timer_system_deactivate+0x20> @ imm = #-0x2
700b1bb0: 9802         	ldr	r0, [sp, #0x8]
700b1bb2: 6800         	ldr	r0, [r0]
700b1bb4: 9903         	ldr	r1, [sp, #0xc]
700b1bb6: 4288         	cmp	r0, r1
700b1bb8: d104         	bne	0x700b1bc4 <_tx_timer_system_deactivate+0x34> @ imm = #0x8
700b1bba: e7ff         	b	0x700b1bbc <_tx_timer_system_deactivate+0x2c> @ imm = #-0x2
700b1bbc: 9902         	ldr	r1, [sp, #0x8]
700b1bbe: 2000         	movs	r0, #0x0
700b1bc0: 6008         	str	r0, [r1]
700b1bc2: e7ff         	b	0x700b1bc4 <_tx_timer_system_deactivate+0x34> @ imm = #-0x2
700b1bc4: e016         	b	0x700b1bf4 <_tx_timer_system_deactivate+0x64> @ imm = #0x2c
700b1bc6: 9803         	ldr	r0, [sp, #0xc]
700b1bc8: 6940         	ldr	r0, [r0, #0x14]
700b1bca: 9000         	str	r0, [sp]
700b1bcc: 9800         	ldr	r0, [sp]
700b1bce: 9901         	ldr	r1, [sp, #0x4]
700b1bd0: 6148         	str	r0, [r1, #0x14]
700b1bd2: 9801         	ldr	r0, [sp, #0x4]
700b1bd4: 9900         	ldr	r1, [sp]
700b1bd6: 6108         	str	r0, [r1, #0x10]
700b1bd8: 9802         	ldr	r0, [sp, #0x8]
700b1bda: 6800         	ldr	r0, [r0]
700b1bdc: 9903         	ldr	r1, [sp, #0xc]
700b1bde: 4288         	cmp	r0, r1
700b1be0: d107         	bne	0x700b1bf2 <_tx_timer_system_deactivate+0x62> @ imm = #0xe
700b1be2: e7ff         	b	0x700b1be4 <_tx_timer_system_deactivate+0x54> @ imm = #-0x2
700b1be4: 9802         	ldr	r0, [sp, #0x8]
700b1be6: 9901         	ldr	r1, [sp, #0x4]
700b1be8: 6188         	str	r0, [r1, #0x18]
700b1bea: 9801         	ldr	r0, [sp, #0x4]
700b1bec: 9902         	ldr	r1, [sp, #0x8]
700b1bee: 6008         	str	r0, [r1]
700b1bf0: e7ff         	b	0x700b1bf2 <_tx_timer_system_deactivate+0x62> @ imm = #-0x2
700b1bf2: e7ff         	b	0x700b1bf4 <_tx_timer_system_deactivate+0x64> @ imm = #-0x2
700b1bf4: 9903         	ldr	r1, [sp, #0xc]
700b1bf6: 2000         	movs	r0, #0x0
700b1bf8: 6188         	str	r0, [r1, #0x18]
700b1bfa: e7ff         	b	0x700b1bfc <_tx_timer_system_deactivate+0x6c> @ imm = #-0x2
700b1bfc: b004         	add	sp, #0x10
700b1bfe: 4770         	bx	lr

700b1c00 <_tx_thread_context_save>:
700b1c00: e92d000f     	push	{r0, r1, r2, r3}
700b1c04: e59f305c     	ldr	r3, [pc, #0x5c]         @ 0x700b1c68 <__tx_thread_idle_system_save+0xc>
700b1c08: e5932000     	ldr	r2, [r3]
700b1c0c: e3520000     	cmp	r2, #0
700b1c10: 0a000006     	beq	0x700b1c30 <__tx_thread_not_nested_save> @ imm = #0x18
700b1c14: e2822001     	add	r2, r2, #1
700b1c18: e5832000     	str	r2, [r3]
700b1c1c: e14f0000     	mrs	r0, spsr
700b1c20: e24ee004     	sub	lr, lr, #4
700b1c24: e92d5401     	push	{r0, r10, r12, lr}
700b1c28: e3a0a000     	mov	r10, #0
700b1c2c: ea0012f4     	b	0x700b6804 <__tx_irq_processing_return> @ imm = #0x4bd0

700b1c30 <__tx_thread_not_nested_save>:
700b1c30: e2822001     	add	r2, r2, #1
700b1c34: e5832000     	str	r2, [r3]
700b1c38: e59f102c     	ldr	r1, [pc, #0x2c]         @ 0x700b1c6c <__tx_thread_idle_system_save+0x10>
700b1c3c: e5910000     	ldr	r0, [r1]
700b1c40: e3500000     	cmp	r0, #0
700b1c44: 0a000004     	beq	0x700b1c5c <__tx_thread_idle_system_save> @ imm = #0x10
700b1c48: e14f2000     	mrs	r2, spsr
700b1c4c: e24ee004     	sub	lr, lr, #4
700b1c50: e92d5404     	push	{r2, r10, r12, lr}
700b1c54: e3a0a000     	mov	r10, #0
700b1c58: ea0012e9     	b	0x700b6804 <__tx_irq_processing_return> @ imm = #0x4ba4

700b1c5c <__tx_thread_idle_system_save>:
700b1c5c: e3a0a000     	mov	r10, #0
700b1c60: e28dd010     	add	sp, sp, #16
700b1c64: ea0012e6     	b	0x700b6804 <__tx_irq_processing_return> @ imm = #0x4b98
700b1c68: 68 8a 0b 70  	.word	0x700b8a68
700b1c6c: ec ac 08 70  	.word	0x7008acec

700b1c70 <Sciclient_rmIaVintGetInfo>:
700b1c70: b580         	push	{r7, lr}
700b1c72: b084         	sub	sp, #0x10
700b1c74: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b1c78: f8ad 100c    	strh.w	r1, [sp, #0xc]
700b1c7c: 9202         	str	r2, [sp, #0x8]
700b1c7e: 2000         	movs	r0, #0x0
700b1c80: 9001         	str	r0, [sp, #0x4]
700b1c82: 9802         	ldr	r0, [sp, #0x8]
700b1c84: b920         	cbnz	r0, 0x700b1c90 <Sciclient_rmIaVintGetInfo+0x20> @ imm = #0x8
700b1c86: e7ff         	b	0x700b1c88 <Sciclient_rmIaVintGetInfo+0x18> @ imm = #-0x2
700b1c88: f06f 0001    	mvn	r0, #0x1
700b1c8c: 9001         	str	r0, [sp, #0x4]
700b1c8e: e018         	b	0x700b1cc2 <Sciclient_rmIaVintGetInfo+0x52> @ imm = #0x30
700b1c90: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700b1c94: f000 ff6c    	bl	0x700b2b70 <Sciclient_rmIaGetInst> @ imm = #0xed8
700b1c98: 9000         	str	r0, [sp]
700b1c9a: 9800         	ldr	r0, [sp]
700b1c9c: b920         	cbnz	r0, 0x700b1ca8 <Sciclient_rmIaVintGetInfo+0x38> @ imm = #0x8
700b1c9e: e7ff         	b	0x700b1ca0 <Sciclient_rmIaVintGetInfo+0x30> @ imm = #-0x2
700b1ca0: f06f 0001    	mvn	r0, #0x1
700b1ca4: 9001         	str	r0, [sp, #0x4]
700b1ca6: e00b         	b	0x700b1cc0 <Sciclient_rmIaVintGetInfo+0x50> @ imm = #0x16
700b1ca8: f8bd 000c    	ldrh.w	r0, [sp, #0xc]
700b1cac: 9900         	ldr	r1, [sp]
700b1cae: 8989         	ldrh	r1, [r1, #0xc]
700b1cb0: 4288         	cmp	r0, r1
700b1cb2: db04         	blt	0x700b1cbe <Sciclient_rmIaVintGetInfo+0x4e> @ imm = #0x8
700b1cb4: e7ff         	b	0x700b1cb6 <Sciclient_rmIaVintGetInfo+0x46> @ imm = #-0x2
700b1cb6: f06f 0001    	mvn	r0, #0x1
700b1cba: 9001         	str	r0, [sp, #0x4]
700b1cbc: e7ff         	b	0x700b1cbe <Sciclient_rmIaVintGetInfo+0x4e> @ imm = #-0x2
700b1cbe: e7ff         	b	0x700b1cc0 <Sciclient_rmIaVintGetInfo+0x50> @ imm = #-0x2
700b1cc0: e7ff         	b	0x700b1cc2 <Sciclient_rmIaVintGetInfo+0x52> @ imm = #-0x2
700b1cc2: 9801         	ldr	r0, [sp, #0x4]
700b1cc4: b940         	cbnz	r0, 0x700b1cd8 <Sciclient_rmIaVintGetInfo+0x68> @ imm = #0x10
700b1cc6: e7ff         	b	0x700b1cc8 <Sciclient_rmIaVintGetInfo+0x58> @ imm = #-0x2
700b1cc8: 9800         	ldr	r0, [sp]
700b1cca: 6900         	ldr	r0, [r0, #0x10]
700b1ccc: f8bd 100c    	ldrh.w	r1, [sp, #0xc]
700b1cd0: 5c40         	ldrb	r0, [r0, r1]
700b1cd2: 9902         	ldr	r1, [sp, #0x8]
700b1cd4: 7008         	strb	r0, [r1]
700b1cd6: e7ff         	b	0x700b1cd8 <Sciclient_rmIaVintGetInfo+0x68> @ imm = #-0x2
700b1cd8: 9801         	ldr	r0, [sp, #0x4]
700b1cda: b004         	add	sp, #0x10
700b1cdc: bd80         	pop	{r7, pc}
700b1cde: 0000         	movs	r0, r0

700b1ce0 <_tx_mutex_thread_release>:
700b1ce0: b580         	push	{r7, lr}
700b1ce2: b084         	sub	sp, #0x10
700b1ce4: 9003         	str	r0, [sp, #0xc]
700b1ce6: f7f1 ec56    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0xe754
700b1cea: 9002         	str	r0, [sp, #0x8]
700b1cec: f64a 41fc    	movw	r1, #0xacfc
700b1cf0: f2c7 0108    	movt	r1, #0x7008
700b1cf4: 6808         	ldr	r0, [r1]
700b1cf6: 3001         	adds	r0, #0x1
700b1cf8: 6008         	str	r0, [r1]
700b1cfa: e7ff         	b	0x700b1cfc <_tx_mutex_thread_release+0x1c> @ imm = #-0x2
700b1cfc: 9803         	ldr	r0, [sp, #0xc]
700b1cfe: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700b1d02: 9001         	str	r0, [sp, #0x4]
700b1d04: 9801         	ldr	r0, [sp, #0x4]
700b1d06: b188         	cbz	r0, 0x700b1d2c <_tx_mutex_thread_release+0x4c> @ imm = #0x22
700b1d08: e7ff         	b	0x700b1d0a <_tx_mutex_thread_release+0x2a> @ imm = #-0x2
700b1d0a: 9901         	ldr	r1, [sp, #0x4]
700b1d0c: 2001         	movs	r0, #0x1
700b1d0e: 6088         	str	r0, [r1, #0x8]
700b1d10: 9802         	ldr	r0, [sp, #0x8]
700b1d12: f7f0 edba    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xf48c
700b1d16: 9801         	ldr	r0, [sp, #0x4]
700b1d18: f7f1 f91a    	bl	0x700a2f50 <_tx_mutex_put> @ imm = #-0xedcc
700b1d1c: f7f1 ec3a    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0xe78c
700b1d20: 9002         	str	r0, [sp, #0x8]
700b1d22: 9803         	ldr	r0, [sp, #0xc]
700b1d24: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700b1d28: 9001         	str	r0, [sp, #0x4]
700b1d2a: e7ff         	b	0x700b1d2c <_tx_mutex_thread_release+0x4c> @ imm = #-0x2
700b1d2c: e7ff         	b	0x700b1d2e <_tx_mutex_thread_release+0x4e> @ imm = #-0x2
700b1d2e: 9801         	ldr	r0, [sp, #0x4]
700b1d30: 2800         	cmp	r0, #0x0
700b1d32: d1e3         	bne	0x700b1cfc <_tx_mutex_thread_release+0x1c> @ imm = #-0x3a
700b1d34: e7ff         	b	0x700b1d36 <_tx_mutex_thread_release+0x56> @ imm = #-0x2
700b1d36: f64a 41fc    	movw	r1, #0xacfc
700b1d3a: f2c7 0108    	movt	r1, #0x7008
700b1d3e: 6808         	ldr	r0, [r1]
700b1d40: 3801         	subs	r0, #0x1
700b1d42: 6008         	str	r0, [r1]
700b1d44: 9802         	ldr	r0, [sp, #0x8]
700b1d46: f7f0 eda0    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0xf4c0
700b1d4a: b004         	add	sp, #0x10
700b1d4c: bd80         	pop	{r7, pc}
700b1d4e: 0000         	movs	r0, r0

700b1d50 <tx_application_define>:
; {
700b1d50: b510         	push	{r4, lr}
700b1d52: b088         	sub	sp, #0x20
;    printf("Initializing ThreadX system...\r\n");
700b1d54: f647 51d0    	movw	r1, #0x7dd0
700b1d58: 2001         	movs	r0, #0x1
700b1d5a: f2c7 010b    	movt	r1, #0x700b
700b1d5e: 2401         	movs	r4, #0x1
700b1d60: f7fe fb4e    	bl	0x700b0400 <_DebugP_logZone> @ imm = #-0x1964
;    printf("Starting Main Thread...\r\n");
700b1d64: f647 7176    	movw	r1, #0x7f76
700b1d68: 2001         	movs	r0, #0x1
700b1d6a: f2c7 010b    	movt	r1, #0x700b
700b1d6e: f7fe fb47    	bl	0x700b0400 <_DebugP_logZone> @ imm = #-0x1972
;    status = tx_thread_create(&main_thread,         /* Pointer to the main thread object. */
700b1d72: f245 10e0    	movw	r0, #0x51e0
700b1d76: f44f 5100    	mov.w	r1, #0x2000
700b1d7a: f2c7 0008    	movt	r0, #0x7008
700b1d7e: f645 4271    	movw	r2, #0x5c71
700b1d82: e9cd 1401    	strd	r1, r4, [sp, #4]
700b1d86: f248 11ff    	movw	r1, #0x81ff
700b1d8a: f2c7 010b    	movt	r1, #0x700b
700b1d8e: f2c7 020b    	movt	r2, #0x700b
700b1d92: 2300         	movs	r3, #0x0
700b1d94: f04f 0cb4    	mov.w	r12, #0xb4
700b1d98: 9000         	str	r0, [sp]
700b1d9a: f64a 0068    	movw	r0, #0xa868
700b1d9e: f2c7 0008    	movt	r0, #0x7008
700b1da2: e9cd 4303    	strd	r4, r3, [sp, #12]
700b1da6: e9cd 4c05    	strd	r4, r12, [sp, #20]
700b1daa: f7f4 fa39    	bl	0x700a6220 <_txe_thread_create> @ imm = #-0xbb8e
;    DebugP_assertNoLog(status == TX_SUCCESS);
700b1dae: fab0 f080    	clz	r0, r0
700b1db2: 0940         	lsrs	r0, r0, #0x5
700b1db4: b008         	add	sp, #0x20
700b1db6: e8bd 4010    	pop.w	{r4, lr}
700b1dba: f005 bb01    	b.w	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x5602
700b1dbe: 0000         	movs	r0, r0

700b1dc0 <UdmaChPrms_init>:
700b1dc0: b580         	push	{r7, lr}
700b1dc2: b082         	sub	sp, #0x8
700b1dc4: 9001         	str	r0, [sp, #0x4]
700b1dc6: 9100         	str	r1, [sp]
700b1dc8: 9801         	ldr	r0, [sp, #0x4]
700b1dca: b368         	cbz	r0, 0x700b1e28 <UdmaChPrms_init+0x68> @ imm = #0x5a
700b1dcc: e7ff         	b	0x700b1dce <UdmaChPrms_init+0xe> @ imm = #-0x2
700b1dce: 9901         	ldr	r1, [sp, #0x4]
700b1dd0: 2001         	movs	r0, #0x1
700b1dd2: f6cf 70ff    	movt	r0, #0xffff
700b1dd6: 6008         	str	r0, [r1]
700b1dd8: 9901         	ldr	r1, [sp, #0x4]
700b1dda: 2000         	movs	r0, #0x0
700b1ddc: f6cf 70ff    	movt	r0, #0xffff
700b1de0: 6048         	str	r0, [r1, #0x4]
700b1de2: 9800         	ldr	r0, [sp]
700b1de4: 2807         	cmp	r0, #0x7
700b1de6: d106         	bne	0x700b1df6 <UdmaChPrms_init+0x36> @ imm = #0xc
700b1de8: e7ff         	b	0x700b1dea <UdmaChPrms_init+0x2a> @ imm = #-0x2
700b1dea: 9901         	ldr	r1, [sp, #0x4]
700b1dec: 2002         	movs	r0, #0x2
700b1dee: f6cf 70ff    	movt	r0, #0xffff
700b1df2: 6048         	str	r0, [r1, #0x4]
700b1df4: e7ff         	b	0x700b1df6 <UdmaChPrms_init+0x36> @ imm = #-0x2
700b1df6: 9901         	ldr	r1, [sp, #0x4]
700b1df8: 2004         	movs	r0, #0x4
700b1dfa: f6cf 70ff    	movt	r0, #0xffff
700b1dfe: 6088         	str	r0, [r1, #0x8]
700b1e00: 9901         	ldr	r1, [sp, #0x4]
700b1e02: 2000         	movs	r0, #0x0
700b1e04: 60c8         	str	r0, [r1, #0xc]
700b1e06: 9801         	ldr	r0, [sp, #0x4]
700b1e08: 3010         	adds	r0, #0x10
700b1e0a: f001 fb89    	bl	0x700b3520 <UdmaRingPrms_init> @ imm = #0x1712
700b1e0e: 9801         	ldr	r0, [sp, #0x4]
700b1e10: 302c         	adds	r0, #0x2c
700b1e12: f001 fb85    	bl	0x700b3520 <UdmaRingPrms_init> @ imm = #0x170a
700b1e16: 9801         	ldr	r0, [sp, #0x4]
700b1e18: 3048         	adds	r0, #0x48
700b1e1a: f001 fb81    	bl	0x700b3520 <UdmaRingPrms_init> @ imm = #0x1702
700b1e1e: 9901         	ldr	r1, [sp, #0x4]
700b1e20: 2001         	movs	r0, #0x1
700b1e22: f881 0058    	strb.w	r0, [r1, #0x58]
700b1e26: e7ff         	b	0x700b1e28 <UdmaChPrms_init+0x68> @ imm = #-0x2
700b1e28: b002         	add	sp, #0x8
700b1e2a: bd80         	pop	{r7, pc}
700b1e2c: 0000         	movs	r0, r0
700b1e2e: 0000         	movs	r0, r0

700b1e30 <Pinmux_lockMMR>:
700b1e30: b580         	push	{r7, lr}
700b1e32: b084         	sub	sp, #0x10
700b1e34: 9003         	str	r0, [sp, #0xc]
700b1e36: 9803         	ldr	r0, [sp, #0xc]
700b1e38: b908         	cbnz	r0, 0x700b1e3e <Pinmux_lockMMR+0xe> @ imm = #0x2
700b1e3a: e7ff         	b	0x700b1e3c <Pinmux_lockMMR+0xc> @ imm = #-0x2
700b1e3c: e7ff         	b	0x700b1e3e <Pinmux_lockMMR+0xe> @ imm = #-0x2
700b1e3e: 9803         	ldr	r0, [sp, #0xc]
700b1e40: 2801         	cmp	r0, #0x1
700b1e42: d128         	bne	0x700b1e96 <Pinmux_lockMMR+0x66> @ imm = #0x50
700b1e44: e7ff         	b	0x700b1e46 <Pinmux_lockMMR+0x16> @ imm = #-0x2
700b1e46: f04f 6081    	mov.w	r0, #0x4080000
700b1e4a: 2100         	movs	r1, #0x0
700b1e4c: 9100         	str	r1, [sp]
700b1e4e: f7fa fdbf    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x5482
700b1e52: 9900         	ldr	r1, [sp]
700b1e54: 9002         	str	r0, [sp, #0x8]
700b1e56: 9802         	ldr	r0, [sp, #0x8]
700b1e58: f241 0208    	movw	r2, #0x1008
700b1e5c: 4410         	add	r0, r2
700b1e5e: 9001         	str	r0, [sp, #0x4]
700b1e60: 9801         	ldr	r0, [sp, #0x4]
700b1e62: f003 fded    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x3bda
700b1e66: 9900         	ldr	r1, [sp]
700b1e68: 9801         	ldr	r0, [sp, #0x4]
700b1e6a: 3004         	adds	r0, #0x4
700b1e6c: 9001         	str	r0, [sp, #0x4]
700b1e6e: 9801         	ldr	r0, [sp, #0x4]
700b1e70: f003 fde6    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x3bcc
700b1e74: 9900         	ldr	r1, [sp]
700b1e76: 9802         	ldr	r0, [sp, #0x8]
700b1e78: f245 0208    	movw	r2, #0x5008
700b1e7c: 4410         	add	r0, r2
700b1e7e: 9001         	str	r0, [sp, #0x4]
700b1e80: 9801         	ldr	r0, [sp, #0x4]
700b1e82: f003 fddd    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x3bba
700b1e86: 9900         	ldr	r1, [sp]
700b1e88: 9801         	ldr	r0, [sp, #0x4]
700b1e8a: 3004         	adds	r0, #0x4
700b1e8c: 9001         	str	r0, [sp, #0x4]
700b1e8e: 9801         	ldr	r0, [sp, #0x4]
700b1e90: f003 fdd6    	bl	0x700b5a40 <CSL_REG32_WR_RAW> @ imm = #0x3bac
700b1e94: e7ff         	b	0x700b1e96 <Pinmux_lockMMR+0x66> @ imm = #-0x2
700b1e96: b004         	add	sp, #0x10
700b1e98: bd80         	pop	{r7, pc}
700b1e9a: 0000         	movs	r0, r0
700b1e9c: 0000         	movs	r0, r0
700b1e9e: 0000         	movs	r0, r0

700b1ea0 <Sciclient_rmIrqCfgIsDirectEvent>:
700b1ea0: b580         	push	{r7, lr}
700b1ea2: b082         	sub	sp, #0x8
700b1ea4: 9001         	str	r0, [sp, #0x4]
700b1ea6: 2000         	movs	r0, #0x0
700b1ea8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1eac: 9801         	ldr	r0, [sp, #0x4]
700b1eae: 2101         	movs	r1, #0x1
700b1eb0: f002 ff66    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2ecc
700b1eb4: b310         	cbz	r0, 0x700b1efc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x44
700b1eb6: e7ff         	b	0x700b1eb8 <Sciclient_rmIrqCfgIsDirectEvent+0x18> @ imm = #-0x2
700b1eb8: 9801         	ldr	r0, [sp, #0x4]
700b1eba: 2102         	movs	r1, #0x2
700b1ebc: f002 ff60    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2ec0
700b1ec0: b1e0         	cbz	r0, 0x700b1efc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x38
700b1ec2: e7ff         	b	0x700b1ec4 <Sciclient_rmIrqCfgIsDirectEvent+0x24> @ imm = #-0x2
700b1ec4: 9801         	ldr	r0, [sp, #0x4]
700b1ec6: 2104         	movs	r1, #0x4
700b1ec8: f002 ff5a    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2eb4
700b1ecc: b1b0         	cbz	r0, 0x700b1efc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x2c
700b1ece: e7ff         	b	0x700b1ed0 <Sciclient_rmIrqCfgIsDirectEvent+0x30> @ imm = #-0x2
700b1ed0: 9801         	ldr	r0, [sp, #0x4]
700b1ed2: 2108         	movs	r1, #0x8
700b1ed4: f002 ff54    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2ea8
700b1ed8: b180         	cbz	r0, 0x700b1efc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x20
700b1eda: e7ff         	b	0x700b1edc <Sciclient_rmIrqCfgIsDirectEvent+0x3c> @ imm = #-0x2
700b1edc: 9801         	ldr	r0, [sp, #0x4]
700b1ede: 2110         	movs	r1, #0x10
700b1ee0: f002 ff4e    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2e9c
700b1ee4: b150         	cbz	r0, 0x700b1efc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x14
700b1ee6: e7ff         	b	0x700b1ee8 <Sciclient_rmIrqCfgIsDirectEvent+0x48> @ imm = #-0x2
700b1ee8: 9801         	ldr	r0, [sp, #0x4]
700b1eea: 2120         	movs	r1, #0x20
700b1eec: f002 ff48    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2e90
700b1ef0: b120         	cbz	r0, 0x700b1efc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x8
700b1ef2: e7ff         	b	0x700b1ef4 <Sciclient_rmIrqCfgIsDirectEvent+0x54> @ imm = #-0x2
700b1ef4: 2001         	movs	r0, #0x1
700b1ef6: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1efa: e7ff         	b	0x700b1efc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #-0x2
700b1efc: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1f00: f000 0001    	and	r0, r0, #0x1
700b1f04: b002         	add	sp, #0x8
700b1f06: bd80         	pop	{r7, pc}
		...

700b1f10 <Sciclient_rmIrqCfgIsDirectNonEvent>:
700b1f10: b580         	push	{r7, lr}
700b1f12: b082         	sub	sp, #0x8
700b1f14: 9001         	str	r0, [sp, #0x4]
700b1f16: 2000         	movs	r0, #0x0
700b1f18: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1f1c: 9801         	ldr	r0, [sp, #0x4]
700b1f1e: 2101         	movs	r1, #0x1
700b1f20: f002 ff2e    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2e5c
700b1f24: b310         	cbz	r0, 0x700b1f6c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x44
700b1f26: e7ff         	b	0x700b1f28 <Sciclient_rmIrqCfgIsDirectNonEvent+0x18> @ imm = #-0x2
700b1f28: 9801         	ldr	r0, [sp, #0x4]
700b1f2a: 2102         	movs	r1, #0x2
700b1f2c: f002 ff28    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2e50
700b1f30: b1e0         	cbz	r0, 0x700b1f6c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x38
700b1f32: e7ff         	b	0x700b1f34 <Sciclient_rmIrqCfgIsDirectNonEvent+0x24> @ imm = #-0x2
700b1f34: 9801         	ldr	r0, [sp, #0x4]
700b1f36: 2104         	movs	r1, #0x4
700b1f38: f002 ff22    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2e44
700b1f3c: b9b0         	cbnz	r0, 0x700b1f6c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x2c
700b1f3e: e7ff         	b	0x700b1f40 <Sciclient_rmIrqCfgIsDirectNonEvent+0x30> @ imm = #-0x2
700b1f40: 9801         	ldr	r0, [sp, #0x4]
700b1f42: 2108         	movs	r1, #0x8
700b1f44: f002 ff1c    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2e38
700b1f48: b980         	cbnz	r0, 0x700b1f6c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x20
700b1f4a: e7ff         	b	0x700b1f4c <Sciclient_rmIrqCfgIsDirectNonEvent+0x3c> @ imm = #-0x2
700b1f4c: 9801         	ldr	r0, [sp, #0x4]
700b1f4e: 2110         	movs	r1, #0x10
700b1f50: f002 ff16    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2e2c
700b1f54: b950         	cbnz	r0, 0x700b1f6c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x14
700b1f56: e7ff         	b	0x700b1f58 <Sciclient_rmIrqCfgIsDirectNonEvent+0x48> @ imm = #-0x2
700b1f58: 9801         	ldr	r0, [sp, #0x4]
700b1f5a: 2120         	movs	r1, #0x20
700b1f5c: f002 ff10    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2e20
700b1f60: b920         	cbnz	r0, 0x700b1f6c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x8
700b1f62: e7ff         	b	0x700b1f64 <Sciclient_rmIrqCfgIsDirectNonEvent+0x54> @ imm = #-0x2
700b1f64: 2001         	movs	r0, #0x1
700b1f66: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1f6a: e7ff         	b	0x700b1f6c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #-0x2
700b1f6c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1f70: f000 0001    	and	r0, r0, #0x1
700b1f74: b002         	add	sp, #0x8
700b1f76: bd80         	pop	{r7, pc}
		...

700b1f80 <Sciclient_rmIrqCfgIsEventToVintMappingOnly>:
700b1f80: b580         	push	{r7, lr}
700b1f82: b082         	sub	sp, #0x8
700b1f84: 9001         	str	r0, [sp, #0x4]
700b1f86: 2000         	movs	r0, #0x0
700b1f88: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1f8c: 9801         	ldr	r0, [sp, #0x4]
700b1f8e: 2101         	movs	r1, #0x1
700b1f90: f002 fef6    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2dec
700b1f94: bb10         	cbnz	r0, 0x700b1fdc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x44
700b1f96: e7ff         	b	0x700b1f98 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x18> @ imm = #-0x2
700b1f98: 9801         	ldr	r0, [sp, #0x4]
700b1f9a: 2102         	movs	r1, #0x2
700b1f9c: f002 fef0    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2de0
700b1fa0: b9e0         	cbnz	r0, 0x700b1fdc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x38
700b1fa2: e7ff         	b	0x700b1fa4 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x24> @ imm = #-0x2
700b1fa4: 9801         	ldr	r0, [sp, #0x4]
700b1fa6: 2104         	movs	r1, #0x4
700b1fa8: f002 feea    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2dd4
700b1fac: b1b0         	cbz	r0, 0x700b1fdc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x2c
700b1fae: e7ff         	b	0x700b1fb0 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x30> @ imm = #-0x2
700b1fb0: 9801         	ldr	r0, [sp, #0x4]
700b1fb2: 2108         	movs	r1, #0x8
700b1fb4: f002 fee4    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2dc8
700b1fb8: b180         	cbz	r0, 0x700b1fdc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x20
700b1fba: e7ff         	b	0x700b1fbc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x3c> @ imm = #-0x2
700b1fbc: 9801         	ldr	r0, [sp, #0x4]
700b1fbe: 2110         	movs	r1, #0x10
700b1fc0: f002 fede    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2dbc
700b1fc4: b150         	cbz	r0, 0x700b1fdc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x14
700b1fc6: e7ff         	b	0x700b1fc8 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x48> @ imm = #-0x2
700b1fc8: 9801         	ldr	r0, [sp, #0x4]
700b1fca: 2120         	movs	r1, #0x20
700b1fcc: f002 fed8    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2db0
700b1fd0: b120         	cbz	r0, 0x700b1fdc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x8
700b1fd2: e7ff         	b	0x700b1fd4 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x54> @ imm = #-0x2
700b1fd4: 2001         	movs	r0, #0x1
700b1fd6: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1fda: e7ff         	b	0x700b1fdc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #-0x2
700b1fdc: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1fe0: f000 0001    	and	r0, r0, #0x1
700b1fe4: b002         	add	sp, #0x8
700b1fe6: bd80         	pop	{r7, pc}
		...

700b1ff0 <Sciclient_rmIrqCfgIsOesOnly>:
700b1ff0: b580         	push	{r7, lr}
700b1ff2: b082         	sub	sp, #0x8
700b1ff4: 9001         	str	r0, [sp, #0x4]
700b1ff6: 2000         	movs	r0, #0x0
700b1ff8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1ffc: 9801         	ldr	r0, [sp, #0x4]
700b1ffe: 2101         	movs	r1, #0x1
700b2000: f002 febe    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2d7c
700b2004: bb10         	cbnz	r0, 0x700b204c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x44
700b2006: e7ff         	b	0x700b2008 <Sciclient_rmIrqCfgIsOesOnly+0x18> @ imm = #-0x2
700b2008: 9801         	ldr	r0, [sp, #0x4]
700b200a: 2102         	movs	r1, #0x2
700b200c: f002 feb8    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2d70
700b2010: b9e0         	cbnz	r0, 0x700b204c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x38
700b2012: e7ff         	b	0x700b2014 <Sciclient_rmIrqCfgIsOesOnly+0x24> @ imm = #-0x2
700b2014: 9801         	ldr	r0, [sp, #0x4]
700b2016: 2104         	movs	r1, #0x4
700b2018: f002 feb2    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2d64
700b201c: b9b0         	cbnz	r0, 0x700b204c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x2c
700b201e: e7ff         	b	0x700b2020 <Sciclient_rmIrqCfgIsOesOnly+0x30> @ imm = #-0x2
700b2020: 9801         	ldr	r0, [sp, #0x4]
700b2022: 2108         	movs	r1, #0x8
700b2024: f002 feac    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2d58
700b2028: b980         	cbnz	r0, 0x700b204c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x20
700b202a: e7ff         	b	0x700b202c <Sciclient_rmIrqCfgIsOesOnly+0x3c> @ imm = #-0x2
700b202c: 9801         	ldr	r0, [sp, #0x4]
700b202e: 2110         	movs	r1, #0x10
700b2030: f002 fea6    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2d4c
700b2034: b150         	cbz	r0, 0x700b204c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x14
700b2036: e7ff         	b	0x700b2038 <Sciclient_rmIrqCfgIsOesOnly+0x48> @ imm = #-0x2
700b2038: 9801         	ldr	r0, [sp, #0x4]
700b203a: 2120         	movs	r1, #0x20
700b203c: f002 fea0    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2d40
700b2040: b920         	cbnz	r0, 0x700b204c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x8
700b2042: e7ff         	b	0x700b2044 <Sciclient_rmIrqCfgIsOesOnly+0x54> @ imm = #-0x2
700b2044: 2001         	movs	r0, #0x1
700b2046: f88d 0003    	strb.w	r0, [sp, #0x3]
700b204a: e7ff         	b	0x700b204c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #-0x2
700b204c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b2050: f000 0001    	and	r0, r0, #0x1
700b2054: b002         	add	sp, #0x8
700b2056: bd80         	pop	{r7, pc}
		...

700b2060 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent>:
700b2060: b580         	push	{r7, lr}
700b2062: b082         	sub	sp, #0x8
700b2064: 9001         	str	r0, [sp, #0x4]
700b2066: 2000         	movs	r0, #0x0
700b2068: f88d 0003    	strb.w	r0, [sp, #0x3]
700b206c: 9801         	ldr	r0, [sp, #0x4]
700b206e: 2101         	movs	r1, #0x1
700b2070: f002 fe86    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2d0c
700b2074: b310         	cbz	r0, 0x700b20bc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x44
700b2076: e7ff         	b	0x700b2078 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x18> @ imm = #-0x2
700b2078: 9801         	ldr	r0, [sp, #0x4]
700b207a: 2102         	movs	r1, #0x2
700b207c: f002 fe80    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2d00
700b2080: b1e0         	cbz	r0, 0x700b20bc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x38
700b2082: e7ff         	b	0x700b2084 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x24> @ imm = #-0x2
700b2084: 9801         	ldr	r0, [sp, #0x4]
700b2086: 2104         	movs	r1, #0x4
700b2088: f002 fe7a    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2cf4
700b208c: b1b0         	cbz	r0, 0x700b20bc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x2c
700b208e: e7ff         	b	0x700b2090 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x30> @ imm = #-0x2
700b2090: 9801         	ldr	r0, [sp, #0x4]
700b2092: 2108         	movs	r1, #0x8
700b2094: f002 fe74    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2ce8
700b2098: b180         	cbz	r0, 0x700b20bc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x20
700b209a: e7ff         	b	0x700b209c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x3c> @ imm = #-0x2
700b209c: 9801         	ldr	r0, [sp, #0x4]
700b209e: 2110         	movs	r1, #0x10
700b20a0: f002 fe6e    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2cdc
700b20a4: b950         	cbnz	r0, 0x700b20bc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x14
700b20a6: e7ff         	b	0x700b20a8 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x48> @ imm = #-0x2
700b20a8: 9801         	ldr	r0, [sp, #0x4]
700b20aa: 2120         	movs	r1, #0x20
700b20ac: f002 fe68    	bl	0x700b4d80 <Sciclient_rmParamIsValid> @ imm = #0x2cd0
700b20b0: b920         	cbnz	r0, 0x700b20bc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x8
700b20b2: e7ff         	b	0x700b20b4 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x54> @ imm = #-0x2
700b20b4: 2001         	movs	r0, #0x1
700b20b6: f88d 0003    	strb.w	r0, [sp, #0x3]
700b20ba: e7ff         	b	0x700b20bc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #-0x2
700b20bc: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b20c0: f000 0001    	and	r0, r0, #0x1
700b20c4: b002         	add	sp, #0x8
700b20c6: bd80         	pop	{r7, pc}
		...

700b20d0 <UART_divisorValCompute>:
700b20d0: b580         	push	{r7, lr}
700b20d2: b088         	sub	sp, #0x20
700b20d4: 9007         	str	r0, [sp, #0x1c]
700b20d6: 9106         	str	r1, [sp, #0x18]
700b20d8: 9205         	str	r2, [sp, #0x14]
700b20da: 9304         	str	r3, [sp, #0x10]
700b20dc: 2000         	movs	r0, #0x0
700b20de: 9003         	str	r0, [sp, #0xc]
700b20e0: 9805         	ldr	r0, [sp, #0x14]
700b20e2: f000 0007    	and	r0, r0, #0x7
700b20e6: 9002         	str	r0, [sp, #0x8]
700b20e8: 9802         	ldr	r0, [sp, #0x8]
700b20ea: 9001         	str	r0, [sp, #0x4]
700b20ec: 2805         	cmp	r0, #0x5
700b20ee: d81f         	bhi	0x700b2130 <UART_divisorValCompute+0x60> @ imm = #0x3e
700b20f0: 9901         	ldr	r1, [sp, #0x4]
700b20f2: e8df f001    	tbb	[pc, r1]
700b20f6: 03 03 1d 0a  	.word	0x0a1d0303
700b20fa: 12 1a        	.short	0x1a12
700b20fc: 9807         	ldr	r0, [sp, #0x1c]
700b20fe: 9906         	ldr	r1, [sp, #0x18]
700b2100: 0109         	lsls	r1, r1, #0x4
700b2102: f003 fbad    	bl	0x700b5860 <UART_divideRoundCloset> @ imm = #0x375a
700b2106: 9003         	str	r0, [sp, #0xc]
700b2108: e013         	b	0x700b2132 <UART_divisorValCompute+0x62> @ imm = #0x26
700b210a: 9807         	ldr	r0, [sp, #0x1c]
700b210c: 9906         	ldr	r1, [sp, #0x18]
700b210e: 220d         	movs	r2, #0xd
700b2110: 4351         	muls	r1, r2, r1
700b2112: f003 fba5    	bl	0x700b5860 <UART_divideRoundCloset> @ imm = #0x374a
700b2116: 9003         	str	r0, [sp, #0xc]
700b2118: e00b         	b	0x700b2132 <UART_divisorValCompute+0x62> @ imm = #0x16
700b211a: 9807         	ldr	r0, [sp, #0x1c]
700b211c: 9904         	ldr	r1, [sp, #0x10]
700b211e: 9a06         	ldr	r2, [sp, #0x18]
700b2120: 4351         	muls	r1, r2, r1
700b2122: f003 fb9d    	bl	0x700b5860 <UART_divideRoundCloset> @ imm = #0x373a
700b2126: 9003         	str	r0, [sp, #0xc]
700b2128: e003         	b	0x700b2132 <UART_divisorValCompute+0x62> @ imm = #0x6
700b212a: 2000         	movs	r0, #0x0
700b212c: 9003         	str	r0, [sp, #0xc]
700b212e: e000         	b	0x700b2132 <UART_divisorValCompute+0x62> @ imm = #0x0
700b2130: e7ff         	b	0x700b2132 <UART_divisorValCompute+0x62> @ imm = #-0x2
700b2132: 9803         	ldr	r0, [sp, #0xc]
700b2134: b008         	add	sp, #0x20
700b2136: bd80         	pop	{r7, pc}
		...

700b2140 <_txe_semaphore_get>:
700b2140: b580         	push	{r7, lr}
700b2142: b084         	sub	sp, #0x10
700b2144: 9003         	str	r0, [sp, #0xc]
700b2146: 9102         	str	r1, [sp, #0x8]
700b2148: 2000         	movs	r0, #0x0
700b214a: 9001         	str	r0, [sp, #0x4]
700b214c: 9803         	ldr	r0, [sp, #0xc]
700b214e: b918         	cbnz	r0, 0x700b2158 <_txe_semaphore_get+0x18> @ imm = #0x6
700b2150: e7ff         	b	0x700b2152 <_txe_semaphore_get+0x12> @ imm = #-0x2
700b2152: 200c         	movs	r0, #0xc
700b2154: 9001         	str	r0, [sp, #0x4]
700b2156: e01b         	b	0x700b2190 <_txe_semaphore_get+0x50> @ imm = #0x36
700b2158: 9803         	ldr	r0, [sp, #0xc]
700b215a: 6800         	ldr	r0, [r0]
700b215c: f644 5141    	movw	r1, #0x4d41
700b2160: f2c5 3145    	movt	r1, #0x5345
700b2164: 4288         	cmp	r0, r1
700b2166: d003         	beq	0x700b2170 <_txe_semaphore_get+0x30> @ imm = #0x6
700b2168: e7ff         	b	0x700b216a <_txe_semaphore_get+0x2a> @ imm = #-0x2
700b216a: 200c         	movs	r0, #0xc
700b216c: 9001         	str	r0, [sp, #0x4]
700b216e: e00e         	b	0x700b218e <_txe_semaphore_get+0x4e> @ imm = #0x1c
700b2170: 9802         	ldr	r0, [sp, #0x8]
700b2172: b158         	cbz	r0, 0x700b218c <_txe_semaphore_get+0x4c> @ imm = #0x16
700b2174: e7ff         	b	0x700b2176 <_txe_semaphore_get+0x36> @ imm = #-0x2
700b2176: f648 2068    	movw	r0, #0x8a68
700b217a: f2c7 000b    	movt	r0, #0x700b
700b217e: 6800         	ldr	r0, [r0]
700b2180: b118         	cbz	r0, 0x700b218a <_txe_semaphore_get+0x4a> @ imm = #0x6
700b2182: e7ff         	b	0x700b2184 <_txe_semaphore_get+0x44> @ imm = #-0x2
700b2184: 2004         	movs	r0, #0x4
700b2186: 9001         	str	r0, [sp, #0x4]
700b2188: e7ff         	b	0x700b218a <_txe_semaphore_get+0x4a> @ imm = #-0x2
700b218a: e7ff         	b	0x700b218c <_txe_semaphore_get+0x4c> @ imm = #-0x2
700b218c: e7ff         	b	0x700b218e <_txe_semaphore_get+0x4e> @ imm = #-0x2
700b218e: e7ff         	b	0x700b2190 <_txe_semaphore_get+0x50> @ imm = #-0x2
700b2190: 9801         	ldr	r0, [sp, #0x4]
700b2192: b930         	cbnz	r0, 0x700b21a2 <_txe_semaphore_get+0x62> @ imm = #0xc
700b2194: e7ff         	b	0x700b2196 <_txe_semaphore_get+0x56> @ imm = #-0x2
700b2196: 9803         	ldr	r0, [sp, #0xc]
700b2198: 9902         	ldr	r1, [sp, #0x8]
700b219a: f7fa fd81    	bl	0x700acca0 <_tx_semaphore_get> @ imm = #-0x54fe
700b219e: 9001         	str	r0, [sp, #0x4]
700b21a0: e7ff         	b	0x700b21a2 <_txe_semaphore_get+0x62> @ imm = #-0x2
700b21a2: 9801         	ldr	r0, [sp, #0x4]
700b21a4: b004         	add	sp, #0x10
700b21a6: bd80         	pop	{r7, pc}

700b21a8 <atoi>:
700b21a8: e59f105c     	ldr	r1, [pc, #0x5c]         @ 0x700b220c <atoi+0x64>
700b21ac: e4d02001     	ldrb	r2, [r0], #1
700b21b0: e0813002     	add	r3, r1, r2
700b21b4: e5d33001     	ldrb	r3, [r3, #0x1]
700b21b8: e3130010     	tst	r3, #16
700b21bc: 1afffffa     	bne	0x700b21ac <atoi+0x4>   @ imm = #-0x18
700b21c0: e3a01000     	mov	r1, #0
700b21c4: e352002b     	cmp	r2, #43
700b21c8: 1352002d     	cmpne	r2, #45
700b21cc: 0a000002     	beq	0x700b21dc <atoi+0x34>  @ imm = #0x8
700b21d0: e2400001     	sub	r0, r0, #1
700b21d4: e1a03002     	mov	r3, r2
700b21d8: ea000000     	b	0x700b21e0 <atoi+0x38>  @ imm = #0x0
700b21dc: e5d03000     	ldrb	r3, [r0]
700b21e0: e2433030     	sub	r3, r3, #48
700b21e4: e3530009     	cmp	r3, #9
700b21e8: 8a000003     	bhi	0x700b21fc <atoi+0x54>  @ imm = #0xc
700b21ec: e0811101     	add	r1, r1, r1, lsl #2
700b21f0: e2800001     	add	r0, r0, #1
700b21f4: e0831081     	add	r1, r3, r1, lsl #1
700b21f8: eafffff7     	b	0x700b21dc <atoi+0x34>  @ imm = #-0x24
700b21fc: e352002d     	cmp	r2, #45
700b2200: 02611000     	rsbeq	r1, r1, #0
700b2204: e1a00001     	mov	r0, r1
700b2208: e12fff1e     	bx	lr
700b220c: e0 76 0b 70  	.word	0x700b76e0

700b2210 <CSL_udmapCppi5SetIds>:
700b2210: b085         	sub	sp, #0x14
700b2212: 9004         	str	r0, [sp, #0x10]
700b2214: 9103         	str	r1, [sp, #0xc]
700b2216: 9202         	str	r2, [sp, #0x8]
700b2218: 9301         	str	r3, [sp, #0x4]
700b221a: 9803         	ldr	r0, [sp, #0xc]
700b221c: 2803         	cmp	r0, #0x3
700b221e: d114         	bne	0x700b224a <CSL_udmapCppi5SetIds+0x3a> @ imm = #0x28
700b2220: e7ff         	b	0x700b2222 <CSL_udmapCppi5SetIds+0x12> @ imm = #-0x2
700b2222: 9804         	ldr	r0, [sp, #0x10]
700b2224: 6840         	ldr	r0, [r0, #0x4]
700b2226: 9000         	str	r0, [sp]
700b2228: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b222c: 0600         	lsls	r0, r0, #0x18
700b222e: 9000         	str	r0, [sp]
700b2230: 9802         	ldr	r0, [sp, #0x8]
700b2232: 9901         	ldr	r1, [sp, #0x4]
700b2234: f36f 319f    	bfc	r1, #14, #18
700b2238: f360 3197    	bfi	r1, r0, #14, #10
700b223c: 9800         	ldr	r0, [sp]
700b223e: 4308         	orrs	r0, r1
700b2240: 9000         	str	r0, [sp]
700b2242: 9800         	ldr	r0, [sp]
700b2244: 9904         	ldr	r1, [sp, #0x10]
700b2246: 6048         	str	r0, [r1, #0x4]
700b2248: e013         	b	0x700b2272 <CSL_udmapCppi5SetIds+0x62> @ imm = #0x26
700b224a: 9804         	ldr	r0, [sp, #0x10]
700b224c: 6840         	ldr	r0, [r0, #0x4]
700b224e: 9000         	str	r0, [sp]
700b2250: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b2254: 0600         	lsls	r0, r0, #0x18
700b2256: 9000         	str	r0, [sp]
700b2258: 9802         	ldr	r0, [sp, #0x8]
700b225a: 9901         	ldr	r1, [sp, #0x4]
700b225c: f36f 319f    	bfc	r1, #14, #18
700b2260: f360 3197    	bfi	r1, r0, #14, #10
700b2264: 9800         	ldr	r0, [sp]
700b2266: 4308         	orrs	r0, r1
700b2268: 9000         	str	r0, [sp]
700b226a: 9800         	ldr	r0, [sp]
700b226c: 9904         	ldr	r1, [sp, #0x10]
700b226e: 6048         	str	r0, [r1, #0x4]
700b2270: e7ff         	b	0x700b2272 <CSL_udmapCppi5SetIds+0x62> @ imm = #-0x2
700b2272: b005         	add	sp, #0x14
700b2274: 4770         	bx	lr
		...
700b227e: 0000         	movs	r0, r0

700b2280 <Sciclient_rmIrGetInst>:
700b2280: b083         	sub	sp, #0xc
700b2282: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b2286: 2000         	movs	r0, #0x0
700b2288: 9001         	str	r0, [sp, #0x4]
700b228a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b228e: e7ff         	b	0x700b2290 <Sciclient_rmIrGetInst+0x10> @ imm = #-0x2
700b2290: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b2294: 2803         	cmp	r0, #0x3
700b2296: dc22         	bgt	0x700b22de <Sciclient_rmIrGetInst+0x5e> @ imm = #0x44
700b2298: e7ff         	b	0x700b229a <Sciclient_rmIrGetInst+0x1a> @ imm = #-0x2
700b229a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b229e: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b22a2: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b22a6: f648 0174    	movw	r1, #0x8874
700b22aa: f2c7 010b    	movt	r1, #0x700b
700b22ae: f831 1032    	ldrh.w	r1, [r1, r2, lsl #3]
700b22b2: 4288         	cmp	r0, r1
700b22b4: d10c         	bne	0x700b22d0 <Sciclient_rmIrGetInst+0x50> @ imm = #0x18
700b22b6: e7ff         	b	0x700b22b8 <Sciclient_rmIrGetInst+0x38> @ imm = #-0x2
700b22b8: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b22bc: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b22c0: f648 0074    	movw	r0, #0x8874
700b22c4: f2c7 000b    	movt	r0, #0x700b
700b22c8: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b22cc: 9001         	str	r0, [sp, #0x4]
700b22ce: e006         	b	0x700b22de <Sciclient_rmIrGetInst+0x5e> @ imm = #0xc
700b22d0: e7ff         	b	0x700b22d2 <Sciclient_rmIrGetInst+0x52> @ imm = #-0x2
700b22d2: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b22d6: 3001         	adds	r0, #0x1
700b22d8: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b22dc: e7d8         	b	0x700b2290 <Sciclient_rmIrGetInst+0x10> @ imm = #-0x50
700b22de: 9801         	ldr	r0, [sp, #0x4]
700b22e0: b003         	add	sp, #0xc
700b22e2: 4770         	bx	lr
		...

700b22f0 <UART_fifoRegisterWrite>:
700b22f0: b580         	push	{r7, lr}
700b22f2: b088         	sub	sp, #0x20
700b22f4: 9007         	str	r0, [sp, #0x1c]
700b22f6: 9106         	str	r1, [sp, #0x18]
700b22f8: 2000         	movs	r0, #0x0
700b22fa: 9001         	str	r0, [sp, #0x4]
700b22fc: 9002         	str	r0, [sp, #0x8]
700b22fe: 9807         	ldr	r0, [sp, #0x1c]
700b2300: 2180         	movs	r1, #0x80
700b2302: f000 fd85    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #0xb0a
700b2306: 9901         	ldr	r1, [sp, #0x4]
700b2308: 9003         	str	r0, [sp, #0xc]
700b230a: 9807         	ldr	r0, [sp, #0x1c]
700b230c: f7f9 fcb0    	bl	0x700abc70 <UART_divisorLatchWrite> @ imm = #-0x66a0
700b2310: 9005         	str	r0, [sp, #0x14]
700b2312: 9807         	ldr	r0, [sp, #0x1c]
700b2314: f002 f8c4    	bl	0x700b44a0 <UART_enhanFuncEnable> @ imm = #0x2188
700b2318: 9004         	str	r0, [sp, #0x10]
700b231a: 9807         	ldr	r0, [sp, #0x1c]
700b231c: 3008         	adds	r0, #0x8
700b231e: 9906         	ldr	r1, [sp, #0x18]
700b2320: f003 fbde    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x37bc
700b2324: e7ff         	b	0x700b2326 <UART_fifoRegisterWrite+0x36> @ imm = #-0x2
700b2326: 9802         	ldr	r0, [sp, #0x8]
700b2328: b928         	cbnz	r0, 0x700b2336 <UART_fifoRegisterWrite+0x46> @ imm = #0xa
700b232a: e7ff         	b	0x700b232c <UART_fifoRegisterWrite+0x3c> @ imm = #-0x2
700b232c: 9807         	ldr	r0, [sp, #0x1c]
700b232e: f002 f897    	bl	0x700b4460 <UART_IsTxRxFifoEmpty> @ imm = #0x212e
700b2332: 9002         	str	r0, [sp, #0x8]
700b2334: e7f7         	b	0x700b2326 <UART_fifoRegisterWrite+0x36> @ imm = #-0x12
700b2336: 9807         	ldr	r0, [sp, #0x1c]
700b2338: 9904         	ldr	r1, [sp, #0x10]
700b233a: f002 fb31    	bl	0x700b49a0 <UART_enhanFuncBitValRestore> @ imm = #0x2662
700b233e: 9807         	ldr	r0, [sp, #0x1c]
700b2340: 9905         	ldr	r1, [sp, #0x14]
700b2342: f7f9 fc95    	bl	0x700abc70 <UART_divisorLatchWrite> @ imm = #-0x66d6
700b2346: 9807         	ldr	r0, [sp, #0x1c]
700b2348: 300c         	adds	r0, #0xc
700b234a: 9903         	ldr	r1, [sp, #0xc]
700b234c: f003 fbc8    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x3790
700b2350: b008         	add	sp, #0x20
700b2352: bd80         	pop	{r7, pc}
		...

700b2360 <UART_lld_deInitDma>:
700b2360: b580         	push	{r7, lr}
700b2362: b084         	sub	sp, #0x10
700b2364: 9003         	str	r0, [sp, #0xc]
700b2366: 2000         	movs	r0, #0x0
700b2368: 9002         	str	r0, [sp, #0x8]
700b236a: 9803         	ldr	r0, [sp, #0xc]
700b236c: b318         	cbz	r0, 0x700b23b6 <UART_lld_deInitDma+0x56> @ imm = #0x46
700b236e: e7ff         	b	0x700b2370 <UART_lld_deInitDma+0x10> @ imm = #-0x2
700b2370: 9903         	ldr	r1, [sp, #0xc]
700b2372: 2002         	movs	r0, #0x2
700b2374: 6548         	str	r0, [r1, #0x54]
700b2376: 9803         	ldr	r0, [sp, #0xc]
700b2378: f7fe fc3a    	bl	0x700b0bf0 <UART_lld_flushTxFifo> @ imm = #-0x178c
700b237c: 9002         	str	r0, [sp, #0x8]
700b237e: 9802         	ldr	r0, [sp, #0x8]
700b2380: b9a0         	cbnz	r0, 0x700b23ac <UART_lld_deInitDma+0x4c> @ imm = #0x28
700b2382: e7ff         	b	0x700b2384 <UART_lld_deInitDma+0x24> @ imm = #-0x2
700b2384: 9803         	ldr	r0, [sp, #0xc]
700b2386: 6800         	ldr	r0, [r0]
700b2388: 2107         	movs	r1, #0x7
700b238a: 9101         	str	r1, [sp, #0x4]
700b238c: f7fa ffa8    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #-0x50b0
700b2390: 9803         	ldr	r0, [sp, #0xc]
700b2392: 6800         	ldr	r0, [r0]
700b2394: 2102         	movs	r1, #0x2
700b2396: f002 fd3b    	bl	0x700b4e10 <UART_intr2Disable> @ imm = #0x2a76
700b239a: 9901         	ldr	r1, [sp, #0x4]
700b239c: 9803         	ldr	r0, [sp, #0xc]
700b239e: 6800         	ldr	r0, [r0]
700b23a0: f002 fd7e    	bl	0x700b4ea0 <UART_operatingModeSelect> @ imm = #0x2afc
700b23a4: 9903         	ldr	r1, [sp, #0xc]
700b23a6: 2000         	movs	r0, #0x0
700b23a8: 6548         	str	r0, [r1, #0x54]
700b23aa: e7ff         	b	0x700b23ac <UART_lld_deInitDma+0x4c> @ imm = #-0x2
700b23ac: 9803         	ldr	r0, [sp, #0xc]
700b23ae: f002 f897    	bl	0x700b44e0 <UART_lld_dmaDeInit> @ imm = #0x212e
700b23b2: 9002         	str	r0, [sp, #0x8]
700b23b4: e003         	b	0x700b23be <UART_lld_deInitDma+0x5e> @ imm = #0x6
700b23b6: f06f 0002    	mvn	r0, #0x2
700b23ba: 9002         	str	r0, [sp, #0x8]
700b23bc: e7ff         	b	0x700b23be <UART_lld_deInitDma+0x5e> @ imm = #-0x2
700b23be: 9802         	ldr	r0, [sp, #0x8]
700b23c0: b004         	add	sp, #0x10
700b23c2: bd80         	pop	{r7, pc}
		...

700b23d0 <Udma_rmFreeEvent>:
700b23d0: b580         	push	{r7, lr}
700b23d2: b088         	sub	sp, #0x20
700b23d4: 9007         	str	r0, [sp, #0x1c]
700b23d6: 9106         	str	r1, [sp, #0x18]
700b23d8: 9806         	ldr	r0, [sp, #0x18]
700b23da: f500 70ea    	add.w	r0, r0, #0x1d4
700b23de: 9001         	str	r0, [sp, #0x4]
700b23e0: 9806         	ldr	r0, [sp, #0x18]
700b23e2: f500 609f    	add.w	r0, r0, #0x4f8
700b23e6: f04f 31ff    	mov.w	r1, #0xffffffff
700b23ea: f000 fc21    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x842
700b23ee: 9807         	ldr	r0, [sp, #0x1c]
700b23f0: 9901         	ldr	r1, [sp, #0x4]
700b23f2: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b23f6: 1a40         	subs	r0, r0, r1
700b23f8: 9005         	str	r0, [sp, #0x14]
700b23fa: 9805         	ldr	r0, [sp, #0x14]
700b23fc: 0940         	lsrs	r0, r0, #0x5
700b23fe: 9004         	str	r0, [sp, #0x10]
700b2400: 9805         	ldr	r0, [sp, #0x14]
700b2402: 9904         	ldr	r1, [sp, #0x10]
700b2404: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2408: 9003         	str	r0, [sp, #0xc]
700b240a: 9903         	ldr	r1, [sp, #0xc]
700b240c: 2001         	movs	r0, #0x1
700b240e: 4088         	lsls	r0, r1
700b2410: 9002         	str	r0, [sp, #0x8]
700b2412: 9a02         	ldr	r2, [sp, #0x8]
700b2414: 9806         	ldr	r0, [sp, #0x18]
700b2416: 9904         	ldr	r1, [sp, #0x10]
700b2418: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b241c: f8d1 0424    	ldr.w	r0, [r1, #0x424]
700b2420: 4310         	orrs	r0, r2
700b2422: f8c1 0424    	str.w	r0, [r1, #0x424]
700b2426: 9806         	ldr	r0, [sp, #0x18]
700b2428: f500 609f    	add.w	r0, r0, #0x4f8
700b242c: f001 fc90    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x1920
700b2430: b008         	add	sp, #0x20
700b2432: bd80         	pop	{r7, pc}
		...

700b2440 <Udma_rmFreeIrIntr>:
700b2440: b580         	push	{r7, lr}
700b2442: b088         	sub	sp, #0x20
700b2444: 9007         	str	r0, [sp, #0x1c]
700b2446: 9106         	str	r1, [sp, #0x18]
700b2448: 9806         	ldr	r0, [sp, #0x18]
700b244a: f500 70ea    	add.w	r0, r0, #0x1d4
700b244e: 9001         	str	r0, [sp, #0x4]
700b2450: 9806         	ldr	r0, [sp, #0x18]
700b2452: f500 609f    	add.w	r0, r0, #0x4f8
700b2456: f04f 31ff    	mov.w	r1, #0xffffffff
700b245a: f000 fbe9    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x7d2
700b245e: 9807         	ldr	r0, [sp, #0x1c]
700b2460: 9901         	ldr	r1, [sp, #0x4]
700b2462: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700b2466: 1a40         	subs	r0, r0, r1
700b2468: 9005         	str	r0, [sp, #0x14]
700b246a: 9805         	ldr	r0, [sp, #0x14]
700b246c: 0940         	lsrs	r0, r0, #0x5
700b246e: 9004         	str	r0, [sp, #0x10]
700b2470: 9805         	ldr	r0, [sp, #0x14]
700b2472: 9904         	ldr	r1, [sp, #0x10]
700b2474: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2478: 9003         	str	r0, [sp, #0xc]
700b247a: 9903         	ldr	r1, [sp, #0xc]
700b247c: 2001         	movs	r0, #0x1
700b247e: 4088         	lsls	r0, r1
700b2480: 9002         	str	r0, [sp, #0x8]
700b2482: 9a02         	ldr	r2, [sp, #0x8]
700b2484: 9806         	ldr	r0, [sp, #0x18]
700b2486: 9904         	ldr	r1, [sp, #0x10]
700b2488: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b248c: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700b2490: 4310         	orrs	r0, r2
700b2492: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700b2496: 9806         	ldr	r0, [sp, #0x18]
700b2498: f500 609f    	add.w	r0, r0, #0x4f8
700b249c: f001 fc58    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x18b0
700b24a0: b008         	add	sp, #0x20
700b24a2: bd80         	pop	{r7, pc}
		...

700b24b0 <Udma_rmFreeVintr>:
700b24b0: b580         	push	{r7, lr}
700b24b2: b088         	sub	sp, #0x20
700b24b4: 9007         	str	r0, [sp, #0x1c]
700b24b6: 9106         	str	r1, [sp, #0x18]
700b24b8: 9806         	ldr	r0, [sp, #0x18]
700b24ba: f500 70ea    	add.w	r0, r0, #0x1d4
700b24be: 9001         	str	r0, [sp, #0x4]
700b24c0: 9806         	ldr	r0, [sp, #0x18]
700b24c2: f500 609f    	add.w	r0, r0, #0x4f8
700b24c6: f04f 31ff    	mov.w	r1, #0xffffffff
700b24ca: f000 fbb1    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x762
700b24ce: 9807         	ldr	r0, [sp, #0x1c]
700b24d0: 9901         	ldr	r1, [sp, #0x4]
700b24d2: f8d1 10e0    	ldr.w	r1, [r1, #0xe0]
700b24d6: 1a40         	subs	r0, r0, r1
700b24d8: 9005         	str	r0, [sp, #0x14]
700b24da: 9805         	ldr	r0, [sp, #0x14]
700b24dc: 0940         	lsrs	r0, r0, #0x5
700b24de: 9004         	str	r0, [sp, #0x10]
700b24e0: 9805         	ldr	r0, [sp, #0x14]
700b24e2: 9904         	ldr	r1, [sp, #0x10]
700b24e4: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b24e8: 9003         	str	r0, [sp, #0xc]
700b24ea: 9903         	ldr	r1, [sp, #0xc]
700b24ec: 2001         	movs	r0, #0x1
700b24ee: 4088         	lsls	r0, r1
700b24f0: 9002         	str	r0, [sp, #0x8]
700b24f2: 9a02         	ldr	r2, [sp, #0x8]
700b24f4: 9806         	ldr	r0, [sp, #0x18]
700b24f6: 9904         	ldr	r1, [sp, #0x10]
700b24f8: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b24fc: f8d1 04a4    	ldr.w	r0, [r1, #0x4a4]
700b2500: 4310         	orrs	r0, r2
700b2502: f8c1 04a4    	str.w	r0, [r1, #0x4a4]
700b2506: 9806         	ldr	r0, [sp, #0x18]
700b2508: f500 609f    	add.w	r0, r0, #0x4f8
700b250c: f001 fc20    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x1840
700b2510: b008         	add	sp, #0x20
700b2512: bd80         	pop	{r7, pc}
		...

700b2520 <UdmaEventPrms_init>:
700b2520: b082         	sub	sp, #0x8
700b2522: 9001         	str	r0, [sp, #0x4]
700b2524: 9801         	ldr	r0, [sp, #0x4]
700b2526: b350         	cbz	r0, 0x700b257e <UdmaEventPrms_init+0x5e> @ imm = #0x54
700b2528: e7ff         	b	0x700b252a <UdmaEventPrms_init+0xa> @ imm = #-0x2
700b252a: 9801         	ldr	r0, [sp, #0x4]
700b252c: 2101         	movs	r1, #0x1
700b252e: 6001         	str	r1, [r0]
700b2530: 9a01         	ldr	r2, [sp, #0x4]
700b2532: 2002         	movs	r0, #0x2
700b2534: 6050         	str	r0, [r2, #0x4]
700b2536: 9a01         	ldr	r2, [sp, #0x4]
700b2538: 2000         	movs	r0, #0x0
700b253a: 9000         	str	r0, [sp]
700b253c: 6090         	str	r0, [r2, #0x8]
700b253e: 9a01         	ldr	r2, [sp, #0x4]
700b2540: 60d0         	str	r0, [r2, #0xc]
700b2542: 9a01         	ldr	r2, [sp, #0x4]
700b2544: 6110         	str	r0, [r2, #0x10]
700b2546: 9a01         	ldr	r2, [sp, #0x4]
700b2548: 6150         	str	r0, [r2, #0x14]
700b254a: 9a01         	ldr	r2, [sp, #0x4]
700b254c: 6191         	str	r1, [r2, #0x18]
700b254e: 9901         	ldr	r1, [sp, #0x4]
700b2550: 61c8         	str	r0, [r1, #0x1c]
700b2552: 9a01         	ldr	r2, [sp, #0x4]
700b2554: 2101         	movs	r1, #0x1
700b2556: f6cf 71ff    	movt	r1, #0xffff
700b255a: 6211         	str	r1, [r2, #0x20]
700b255c: 9901         	ldr	r1, [sp, #0x4]
700b255e: 6248         	str	r0, [r1, #0x24]
700b2560: 9901         	ldr	r1, [sp, #0x4]
700b2562: 6288         	str	r0, [r1, #0x28]
700b2564: 9901         	ldr	r1, [sp, #0x4]
700b2566: 6348         	str	r0, [r1, #0x34]
700b2568: 6308         	str	r0, [r1, #0x30]
700b256a: 9901         	ldr	r1, [sp, #0x4]
700b256c: f64f 70ff    	movw	r0, #0xffff
700b2570: 6388         	str	r0, [r1, #0x38]
700b2572: 9901         	ldr	r1, [sp, #0x4]
700b2574: 2000         	movs	r0, #0x0
700b2576: f6cf 70ff    	movt	r0, #0xffff
700b257a: 63c8         	str	r0, [r1, #0x3c]
700b257c: e7ff         	b	0x700b257e <UdmaEventPrms_init+0x5e> @ imm = #-0x2
700b257e: b002         	add	sp, #0x8
700b2580: 4770         	bx	lr
		...
700b258e: 0000         	movs	r0, r0

700b2590 <Udma_rmFreeBlkCopyCh>:
700b2590: b580         	push	{r7, lr}
700b2592: b088         	sub	sp, #0x20
700b2594: 9007         	str	r0, [sp, #0x1c]
700b2596: 9106         	str	r1, [sp, #0x18]
700b2598: 9806         	ldr	r0, [sp, #0x18]
700b259a: f500 70ea    	add.w	r0, r0, #0x1d4
700b259e: 9001         	str	r0, [sp, #0x4]
700b25a0: 9806         	ldr	r0, [sp, #0x18]
700b25a2: f500 609f    	add.w	r0, r0, #0x4f8
700b25a6: f04f 31ff    	mov.w	r1, #0xffffffff
700b25aa: f000 fb41    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x682
700b25ae: 9807         	ldr	r0, [sp, #0x1c]
700b25b0: 9901         	ldr	r1, [sp, #0x4]
700b25b2: 6909         	ldr	r1, [r1, #0x10]
700b25b4: 1a40         	subs	r0, r0, r1
700b25b6: 9005         	str	r0, [sp, #0x14]
700b25b8: 9805         	ldr	r0, [sp, #0x14]
700b25ba: 0940         	lsrs	r0, r0, #0x5
700b25bc: 9004         	str	r0, [sp, #0x10]
700b25be: 9805         	ldr	r0, [sp, #0x14]
700b25c0: 9904         	ldr	r1, [sp, #0x10]
700b25c2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b25c6: 9003         	str	r0, [sp, #0xc]
700b25c8: 9903         	ldr	r1, [sp, #0xc]
700b25ca: 2001         	movs	r0, #0x1
700b25cc: 4088         	lsls	r0, r1
700b25ce: 9002         	str	r0, [sp, #0x8]
700b25d0: 9a02         	ldr	r2, [sp, #0x8]
700b25d2: 9806         	ldr	r0, [sp, #0x18]
700b25d4: 9904         	ldr	r1, [sp, #0x10]
700b25d6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b25da: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700b25de: 4310         	orrs	r0, r2
700b25e0: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700b25e4: 9806         	ldr	r0, [sp, #0x18]
700b25e6: f500 609f    	add.w	r0, r0, #0x4f8
700b25ea: f001 fbb1    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x1762
700b25ee: b008         	add	sp, #0x20
700b25f0: bd80         	pop	{r7, pc}
		...
700b25fe: 0000         	movs	r0, r0

700b2600 <Udma_rmFreeBlkCopyHcCh>:
700b2600: b580         	push	{r7, lr}
700b2602: b088         	sub	sp, #0x20
700b2604: 9007         	str	r0, [sp, #0x1c]
700b2606: 9106         	str	r1, [sp, #0x18]
700b2608: 9806         	ldr	r0, [sp, #0x18]
700b260a: f500 70ea    	add.w	r0, r0, #0x1d4
700b260e: 9001         	str	r0, [sp, #0x4]
700b2610: 9806         	ldr	r0, [sp, #0x18]
700b2612: f500 609f    	add.w	r0, r0, #0x4f8
700b2616: f04f 31ff    	mov.w	r1, #0xffffffff
700b261a: f000 fb09    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x612
700b261e: 9807         	ldr	r0, [sp, #0x1c]
700b2620: 9901         	ldr	r1, [sp, #0x4]
700b2622: 6889         	ldr	r1, [r1, #0x8]
700b2624: 1a40         	subs	r0, r0, r1
700b2626: 9005         	str	r0, [sp, #0x14]
700b2628: 9805         	ldr	r0, [sp, #0x14]
700b262a: 0940         	lsrs	r0, r0, #0x5
700b262c: 9004         	str	r0, [sp, #0x10]
700b262e: 9805         	ldr	r0, [sp, #0x14]
700b2630: 9904         	ldr	r1, [sp, #0x10]
700b2632: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2636: 9003         	str	r0, [sp, #0xc]
700b2638: 9903         	ldr	r1, [sp, #0xc]
700b263a: 2001         	movs	r0, #0x1
700b263c: 4088         	lsls	r0, r1
700b263e: 9002         	str	r0, [sp, #0x8]
700b2640: 9a02         	ldr	r2, [sp, #0x8]
700b2642: 9806         	ldr	r0, [sp, #0x18]
700b2644: 9904         	ldr	r1, [sp, #0x10]
700b2646: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b264a: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700b264e: 4310         	orrs	r0, r2
700b2650: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700b2654: 9806         	ldr	r0, [sp, #0x18]
700b2656: f500 609f    	add.w	r0, r0, #0x4f8
700b265a: f001 fb79    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x16f2
700b265e: b008         	add	sp, #0x20
700b2660: bd80         	pop	{r7, pc}
		...
700b266e: 0000         	movs	r0, r0

700b2670 <Udma_rmFreeBlkCopyUhcCh>:
700b2670: b580         	push	{r7, lr}
700b2672: b088         	sub	sp, #0x20
700b2674: 9007         	str	r0, [sp, #0x1c]
700b2676: 9106         	str	r1, [sp, #0x18]
700b2678: 9806         	ldr	r0, [sp, #0x18]
700b267a: f500 70ea    	add.w	r0, r0, #0x1d4
700b267e: 9001         	str	r0, [sp, #0x4]
700b2680: 9806         	ldr	r0, [sp, #0x18]
700b2682: f500 609f    	add.w	r0, r0, #0x4f8
700b2686: f04f 31ff    	mov.w	r1, #0xffffffff
700b268a: f000 fad1    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x5a2
700b268e: 9807         	ldr	r0, [sp, #0x1c]
700b2690: 9901         	ldr	r1, [sp, #0x4]
700b2692: 6809         	ldr	r1, [r1]
700b2694: 1a40         	subs	r0, r0, r1
700b2696: 9005         	str	r0, [sp, #0x14]
700b2698: 9805         	ldr	r0, [sp, #0x14]
700b269a: 0940         	lsrs	r0, r0, #0x5
700b269c: 9004         	str	r0, [sp, #0x10]
700b269e: 9805         	ldr	r0, [sp, #0x14]
700b26a0: 9904         	ldr	r1, [sp, #0x10]
700b26a2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b26a6: 9003         	str	r0, [sp, #0xc]
700b26a8: 9903         	ldr	r1, [sp, #0xc]
700b26aa: 2001         	movs	r0, #0x1
700b26ac: 4088         	lsls	r0, r1
700b26ae: 9002         	str	r0, [sp, #0x8]
700b26b0: 9a02         	ldr	r2, [sp, #0x8]
700b26b2: 9806         	ldr	r0, [sp, #0x18]
700b26b4: 9904         	ldr	r1, [sp, #0x10]
700b26b6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b26ba: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700b26be: 4310         	orrs	r0, r2
700b26c0: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700b26c4: 9806         	ldr	r0, [sp, #0x18]
700b26c6: f500 609f    	add.w	r0, r0, #0x4f8
700b26ca: f001 fb41    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x1682
700b26ce: b008         	add	sp, #0x20
700b26d0: bd80         	pop	{r7, pc}
		...
700b26de: 0000         	movs	r0, r0

700b26e0 <Udma_rmFreeRxCh>:
700b26e0: b580         	push	{r7, lr}
700b26e2: b088         	sub	sp, #0x20
700b26e4: 9007         	str	r0, [sp, #0x1c]
700b26e6: 9106         	str	r1, [sp, #0x18]
700b26e8: 9806         	ldr	r0, [sp, #0x18]
700b26ea: f500 70ea    	add.w	r0, r0, #0x1d4
700b26ee: 9001         	str	r0, [sp, #0x4]
700b26f0: 9806         	ldr	r0, [sp, #0x18]
700b26f2: f500 609f    	add.w	r0, r0, #0x4f8
700b26f6: f04f 31ff    	mov.w	r1, #0xffffffff
700b26fa: f000 fa99    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x532
700b26fe: 9807         	ldr	r0, [sp, #0x1c]
700b2700: 9901         	ldr	r1, [sp, #0x4]
700b2702: 6c09         	ldr	r1, [r1, #0x40]
700b2704: 1a40         	subs	r0, r0, r1
700b2706: 9005         	str	r0, [sp, #0x14]
700b2708: 9805         	ldr	r0, [sp, #0x14]
700b270a: 0940         	lsrs	r0, r0, #0x5
700b270c: 9004         	str	r0, [sp, #0x10]
700b270e: 9805         	ldr	r0, [sp, #0x14]
700b2710: 9904         	ldr	r1, [sp, #0x10]
700b2712: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2716: 9003         	str	r0, [sp, #0xc]
700b2718: 9903         	ldr	r1, [sp, #0xc]
700b271a: 2001         	movs	r0, #0x1
700b271c: 4088         	lsls	r0, r1
700b271e: 9002         	str	r0, [sp, #0x8]
700b2720: 9a02         	ldr	r2, [sp, #0x8]
700b2722: 9806         	ldr	r0, [sp, #0x18]
700b2724: 9904         	ldr	r1, [sp, #0x10]
700b2726: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b272a: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700b272e: 4310         	orrs	r0, r2
700b2730: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700b2734: 9806         	ldr	r0, [sp, #0x18]
700b2736: f500 609f    	add.w	r0, r0, #0x4f8
700b273a: f001 fb09    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x1612
700b273e: b008         	add	sp, #0x20
700b2740: bd80         	pop	{r7, pc}
		...
700b274e: 0000         	movs	r0, r0

700b2750 <Udma_rmFreeRxHcCh>:
700b2750: b580         	push	{r7, lr}
700b2752: b088         	sub	sp, #0x20
700b2754: 9007         	str	r0, [sp, #0x1c]
700b2756: 9106         	str	r1, [sp, #0x18]
700b2758: 9806         	ldr	r0, [sp, #0x18]
700b275a: f500 70ea    	add.w	r0, r0, #0x1d4
700b275e: 9001         	str	r0, [sp, #0x4]
700b2760: 9806         	ldr	r0, [sp, #0x18]
700b2762: f500 609f    	add.w	r0, r0, #0x4f8
700b2766: f04f 31ff    	mov.w	r1, #0xffffffff
700b276a: f000 fa61    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x4c2
700b276e: 9807         	ldr	r0, [sp, #0x1c]
700b2770: 9901         	ldr	r1, [sp, #0x4]
700b2772: 6b89         	ldr	r1, [r1, #0x38]
700b2774: 1a40         	subs	r0, r0, r1
700b2776: 9005         	str	r0, [sp, #0x14]
700b2778: 9805         	ldr	r0, [sp, #0x14]
700b277a: 0940         	lsrs	r0, r0, #0x5
700b277c: 9004         	str	r0, [sp, #0x10]
700b277e: 9805         	ldr	r0, [sp, #0x14]
700b2780: 9904         	ldr	r1, [sp, #0x10]
700b2782: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2786: 9003         	str	r0, [sp, #0xc]
700b2788: 9903         	ldr	r1, [sp, #0xc]
700b278a: 2001         	movs	r0, #0x1
700b278c: 4088         	lsls	r0, r1
700b278e: 9002         	str	r0, [sp, #0x8]
700b2790: 9a02         	ldr	r2, [sp, #0x8]
700b2792: 9806         	ldr	r0, [sp, #0x18]
700b2794: 9904         	ldr	r1, [sp, #0x10]
700b2796: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b279a: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700b279e: 4310         	orrs	r0, r2
700b27a0: f8c1 031c    	str.w	r0, [r1, #0x31c]
700b27a4: 9806         	ldr	r0, [sp, #0x18]
700b27a6: f500 609f    	add.w	r0, r0, #0x4f8
700b27aa: f001 fad1    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x15a2
700b27ae: b008         	add	sp, #0x20
700b27b0: bd80         	pop	{r7, pc}
		...
700b27be: 0000         	movs	r0, r0

700b27c0 <Udma_rmFreeRxUhcCh>:
700b27c0: b580         	push	{r7, lr}
700b27c2: b088         	sub	sp, #0x20
700b27c4: 9007         	str	r0, [sp, #0x1c]
700b27c6: 9106         	str	r1, [sp, #0x18]
700b27c8: 9806         	ldr	r0, [sp, #0x18]
700b27ca: f500 70ea    	add.w	r0, r0, #0x1d4
700b27ce: 9001         	str	r0, [sp, #0x4]
700b27d0: 9806         	ldr	r0, [sp, #0x18]
700b27d2: f500 609f    	add.w	r0, r0, #0x4f8
700b27d6: f04f 31ff    	mov.w	r1, #0xffffffff
700b27da: f000 fa29    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x452
700b27de: 9807         	ldr	r0, [sp, #0x1c]
700b27e0: 9901         	ldr	r1, [sp, #0x4]
700b27e2: 6b09         	ldr	r1, [r1, #0x30]
700b27e4: 1a40         	subs	r0, r0, r1
700b27e6: 9005         	str	r0, [sp, #0x14]
700b27e8: 9805         	ldr	r0, [sp, #0x14]
700b27ea: 0940         	lsrs	r0, r0, #0x5
700b27ec: 9004         	str	r0, [sp, #0x10]
700b27ee: 9805         	ldr	r0, [sp, #0x14]
700b27f0: 9904         	ldr	r1, [sp, #0x10]
700b27f2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b27f6: 9003         	str	r0, [sp, #0xc]
700b27f8: 9903         	ldr	r1, [sp, #0xc]
700b27fa: 2001         	movs	r0, #0x1
700b27fc: 4088         	lsls	r0, r1
700b27fe: 9002         	str	r0, [sp, #0x8]
700b2800: 9a02         	ldr	r2, [sp, #0x8]
700b2802: 9806         	ldr	r0, [sp, #0x18]
700b2804: 9904         	ldr	r1, [sp, #0x10]
700b2806: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b280a: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700b280e: 4310         	orrs	r0, r2
700b2810: f8c1 0320    	str.w	r0, [r1, #0x320]
700b2814: 9806         	ldr	r0, [sp, #0x18]
700b2816: f500 609f    	add.w	r0, r0, #0x4f8
700b281a: f001 fa99    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x1532
700b281e: b008         	add	sp, #0x20
700b2820: bd80         	pop	{r7, pc}
		...
700b282e: 0000         	movs	r0, r0

700b2830 <Udma_rmFreeTxCh>:
700b2830: b580         	push	{r7, lr}
700b2832: b088         	sub	sp, #0x20
700b2834: 9007         	str	r0, [sp, #0x1c]
700b2836: 9106         	str	r1, [sp, #0x18]
700b2838: 9806         	ldr	r0, [sp, #0x18]
700b283a: f500 70ea    	add.w	r0, r0, #0x1d4
700b283e: 9001         	str	r0, [sp, #0x4]
700b2840: 9806         	ldr	r0, [sp, #0x18]
700b2842: f500 609f    	add.w	r0, r0, #0x4f8
700b2846: f04f 31ff    	mov.w	r1, #0xffffffff
700b284a: f000 f9f1    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x3e2
700b284e: 9807         	ldr	r0, [sp, #0x1c]
700b2850: 9901         	ldr	r1, [sp, #0x4]
700b2852: 6a89         	ldr	r1, [r1, #0x28]
700b2854: 1a40         	subs	r0, r0, r1
700b2856: 9005         	str	r0, [sp, #0x14]
700b2858: 9805         	ldr	r0, [sp, #0x14]
700b285a: 0940         	lsrs	r0, r0, #0x5
700b285c: 9004         	str	r0, [sp, #0x10]
700b285e: 9805         	ldr	r0, [sp, #0x14]
700b2860: 9904         	ldr	r1, [sp, #0x10]
700b2862: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2866: 9003         	str	r0, [sp, #0xc]
700b2868: 9903         	ldr	r1, [sp, #0xc]
700b286a: 2001         	movs	r0, #0x1
700b286c: 4088         	lsls	r0, r1
700b286e: 9002         	str	r0, [sp, #0x8]
700b2870: 9a02         	ldr	r2, [sp, #0x8]
700b2872: 9806         	ldr	r0, [sp, #0x18]
700b2874: 9904         	ldr	r1, [sp, #0x10]
700b2876: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b287a: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700b287e: 4310         	orrs	r0, r2
700b2880: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700b2884: 9806         	ldr	r0, [sp, #0x18]
700b2886: f500 609f    	add.w	r0, r0, #0x4f8
700b288a: f001 fa61    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x14c2
700b288e: b008         	add	sp, #0x20
700b2890: bd80         	pop	{r7, pc}
		...
700b289e: 0000         	movs	r0, r0

700b28a0 <Udma_rmFreeTxHcCh>:
700b28a0: b580         	push	{r7, lr}
700b28a2: b088         	sub	sp, #0x20
700b28a4: 9007         	str	r0, [sp, #0x1c]
700b28a6: 9106         	str	r1, [sp, #0x18]
700b28a8: 9806         	ldr	r0, [sp, #0x18]
700b28aa: f500 70ea    	add.w	r0, r0, #0x1d4
700b28ae: 9001         	str	r0, [sp, #0x4]
700b28b0: 9806         	ldr	r0, [sp, #0x18]
700b28b2: f500 609f    	add.w	r0, r0, #0x4f8
700b28b6: f04f 31ff    	mov.w	r1, #0xffffffff
700b28ba: f000 f9b9    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x372
700b28be: 9807         	ldr	r0, [sp, #0x1c]
700b28c0: 9901         	ldr	r1, [sp, #0x4]
700b28c2: 6a09         	ldr	r1, [r1, #0x20]
700b28c4: 1a40         	subs	r0, r0, r1
700b28c6: 9005         	str	r0, [sp, #0x14]
700b28c8: 9805         	ldr	r0, [sp, #0x14]
700b28ca: 0940         	lsrs	r0, r0, #0x5
700b28cc: 9004         	str	r0, [sp, #0x10]
700b28ce: 9805         	ldr	r0, [sp, #0x14]
700b28d0: 9904         	ldr	r1, [sp, #0x10]
700b28d2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b28d6: 9003         	str	r0, [sp, #0xc]
700b28d8: 9903         	ldr	r1, [sp, #0xc]
700b28da: 2001         	movs	r0, #0x1
700b28dc: 4088         	lsls	r0, r1
700b28de: 9002         	str	r0, [sp, #0x8]
700b28e0: 9a02         	ldr	r2, [sp, #0x8]
700b28e2: 9806         	ldr	r0, [sp, #0x18]
700b28e4: 9904         	ldr	r1, [sp, #0x10]
700b28e6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b28ea: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700b28ee: 4310         	orrs	r0, r2
700b28f0: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700b28f4: 9806         	ldr	r0, [sp, #0x18]
700b28f6: f500 609f    	add.w	r0, r0, #0x4f8
700b28fa: f001 fa29    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x1452
700b28fe: b008         	add	sp, #0x20
700b2900: bd80         	pop	{r7, pc}
		...
700b290e: 0000         	movs	r0, r0

700b2910 <Udma_rmFreeTxUhcCh>:
700b2910: b580         	push	{r7, lr}
700b2912: b088         	sub	sp, #0x20
700b2914: 9007         	str	r0, [sp, #0x1c]
700b2916: 9106         	str	r1, [sp, #0x18]
700b2918: 9806         	ldr	r0, [sp, #0x18]
700b291a: f500 70ea    	add.w	r0, r0, #0x1d4
700b291e: 9001         	str	r0, [sp, #0x4]
700b2920: 9806         	ldr	r0, [sp, #0x18]
700b2922: f500 609f    	add.w	r0, r0, #0x4f8
700b2926: f04f 31ff    	mov.w	r1, #0xffffffff
700b292a: f000 f981    	bl	0x700b2c30 <SemaphoreP_pend> @ imm = #0x302
700b292e: 9807         	ldr	r0, [sp, #0x1c]
700b2930: 9901         	ldr	r1, [sp, #0x4]
700b2932: 6989         	ldr	r1, [r1, #0x18]
700b2934: 1a40         	subs	r0, r0, r1
700b2936: 9005         	str	r0, [sp, #0x14]
700b2938: 9805         	ldr	r0, [sp, #0x14]
700b293a: 0940         	lsrs	r0, r0, #0x5
700b293c: 9004         	str	r0, [sp, #0x10]
700b293e: 9805         	ldr	r0, [sp, #0x14]
700b2940: 9904         	ldr	r1, [sp, #0x10]
700b2942: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2946: 9003         	str	r0, [sp, #0xc]
700b2948: 9903         	ldr	r1, [sp, #0xc]
700b294a: 2001         	movs	r0, #0x1
700b294c: 4088         	lsls	r0, r1
700b294e: 9002         	str	r0, [sp, #0x8]
700b2950: 9a02         	ldr	r2, [sp, #0x8]
700b2952: 9806         	ldr	r0, [sp, #0x18]
700b2954: 9904         	ldr	r1, [sp, #0x10]
700b2956: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b295a: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700b295e: 4310         	orrs	r0, r2
700b2960: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700b2964: 9806         	ldr	r0, [sp, #0x18]
700b2966: f500 609f    	add.w	r0, r0, #0x4f8
700b296a: f001 f9f1    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x13e2
700b296e: b008         	add	sp, #0x20
700b2970: bd80         	pop	{r7, pc}
		...
700b297e: 0000         	movs	r0, r0

700b2980 <tm_thread_create>:
; {
700b2980: b5b0         	push	{r4, r5, r7, lr}
700b2982: b086         	sub	sp, #0x18
700b2984: 4604         	mov	r4, r0
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b2986: f249 7c14    	movw	r12, #0x9714
700b298a: f2c7 0c08    	movt	r12, #0x7008
700b298e: 20b4         	movs	r0, #0xb4
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b2990: f240 0300    	movw	r3, #0x0
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b2994: fb04 c000    	mla	r0, r4, r0, r12
700b2998: f44f 6e03    	mov.w	lr, #0x830
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b299c: f2c7 0308    	movt	r3, #0x7008
700b29a0: 468c         	mov	r12, r1
;    tm_thread_entry_functions[thread_id] = (void*) entry_function;
700b29a2: f64a 4190    	movw	r1, #0xac90
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b29a6: fb04 330e    	mla	r3, r4, lr, r3
;    tm_thread_entry_functions[thread_id] = (void*) entry_function;
700b29aa: f2c7 0108    	movt	r1, #0x7008
700b29ae: 2500         	movs	r5, #0x0
700b29b0: f841 2024    	str.w	r2, [r1, r4, lsl #2]
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b29b4: f248 0154    	movw	r1, #0x8054
700b29b8: f245 32f1    	movw	r2, #0x53f1
700b29bc: f2c7 010b    	movt	r1, #0x700b
700b29c0: f2c7 020b    	movt	r2, #0x700b
700b29c4: e9cd 3e00    	strd	r3, lr, [sp]
700b29c8: 4623         	mov	r3, r4
700b29ca: f8cd c008    	str.w	r12, [sp, #0x8]
700b29ce: e9cd c503    	strd	r12, r5, [sp, #12]
700b29d2: 9505         	str	r5, [sp, #0x14]
700b29d4: f7f4 fb04    	bl	0x700a6fe0 <_tx_thread_create> @ imm = #-0xb9f8
;    if (status == TX_SUCCESS)
700b29d8: 2800         	cmp	r0, #0x0
700b29da: bf18         	it	ne
700b29dc: 2001         	movne	r0, #0x1
; }
700b29de: b006         	add	sp, #0x18
700b29e0: bdb0         	pop	{r4, r5, r7, pc}
		...
700b29ee: 0000         	movs	r0, r0

700b29f0 <UART_getChar>:
700b29f0: b580         	push	{r7, lr}
700b29f2: b086         	sub	sp, #0x18
700b29f4: 9005         	str	r0, [sp, #0x14]
700b29f6: 9104         	str	r1, [sp, #0x10]
700b29f8: 2000         	movs	r0, #0x0
700b29fa: 9003         	str	r0, [sp, #0xc]
700b29fc: 9002         	str	r0, [sp, #0x8]
700b29fe: 9805         	ldr	r0, [sp, #0x14]
700b2a00: 300c         	adds	r0, #0xc
700b2a02: f003 f865    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x30ca
700b2a06: 9003         	str	r0, [sp, #0xc]
700b2a08: 9805         	ldr	r0, [sp, #0x14]
700b2a0a: 300c         	adds	r0, #0xc
700b2a0c: 9000         	str	r0, [sp]
700b2a0e: f003 f85f    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x30be
700b2a12: 4601         	mov	r1, r0
700b2a14: 9800         	ldr	r0, [sp]
700b2a16: f001 017f    	and	r1, r1, #0x7f
700b2a1a: f003 f861    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x30c2
700b2a1e: 9805         	ldr	r0, [sp, #0x14]
700b2a20: 3014         	adds	r0, #0x14
700b2a22: f003 f855    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x30aa
700b2a26: 07c0         	lsls	r0, r0, #0x1f
700b2a28: b150         	cbz	r0, 0x700b2a40 <UART_getChar+0x50> @ imm = #0x14
700b2a2a: e7ff         	b	0x700b2a2c <UART_getChar+0x3c> @ imm = #-0x2
700b2a2c: 9805         	ldr	r0, [sp, #0x14]
700b2a2e: f003 f84f    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x309e
700b2a32: 9001         	str	r0, [sp, #0x4]
700b2a34: 9801         	ldr	r0, [sp, #0x4]
700b2a36: 9904         	ldr	r1, [sp, #0x10]
700b2a38: 7008         	strb	r0, [r1]
700b2a3a: 2001         	movs	r0, #0x1
700b2a3c: 9002         	str	r0, [sp, #0x8]
700b2a3e: e7ff         	b	0x700b2a40 <UART_getChar+0x50> @ imm = #-0x2
700b2a40: 9805         	ldr	r0, [sp, #0x14]
700b2a42: 300c         	adds	r0, #0xc
700b2a44: 9903         	ldr	r1, [sp, #0xc]
700b2a46: f003 f84b    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x3096
700b2a4a: 9802         	ldr	r0, [sp, #0x8]
700b2a4c: b006         	add	sp, #0x18
700b2a4e: bd80         	pop	{r7, pc}

700b2a50 <UART_writeData>:
700b2a50: b580         	push	{r7, lr}
700b2a52: b086         	sub	sp, #0x18
700b2a54: 9005         	str	r0, [sp, #0x14]
700b2a56: 9104         	str	r1, [sp, #0x10]
700b2a58: 9805         	ldr	r0, [sp, #0x14]
700b2a5a: 6840         	ldr	r0, [r0, #0x4]
700b2a5c: 9001         	str	r0, [sp, #0x4]
700b2a5e: 9804         	ldr	r0, [sp, #0x10]
700b2a60: 9003         	str	r0, [sp, #0xc]
700b2a62: 9803         	ldr	r0, [sp, #0xc]
700b2a64: 9901         	ldr	r1, [sp, #0x4]
700b2a66: 6bc9         	ldr	r1, [r1, #0x3c]
700b2a68: 4288         	cmp	r0, r1
700b2a6a: d304         	blo	0x700b2a76 <UART_writeData+0x26> @ imm = #0x8
700b2a6c: e7ff         	b	0x700b2a6e <UART_writeData+0x1e> @ imm = #-0x2
700b2a6e: 9801         	ldr	r0, [sp, #0x4]
700b2a70: 6bc0         	ldr	r0, [r0, #0x3c]
700b2a72: 9003         	str	r0, [sp, #0xc]
700b2a74: e7ff         	b	0x700b2a76 <UART_writeData+0x26> @ imm = #-0x2
700b2a76: 9803         	ldr	r0, [sp, #0xc]
700b2a78: 9002         	str	r0, [sp, #0x8]
700b2a7a: e7ff         	b	0x700b2a7c <UART_writeData+0x2c> @ imm = #-0x2
700b2a7c: 9803         	ldr	r0, [sp, #0xc]
700b2a7e: b190         	cbz	r0, 0x700b2aa6 <UART_writeData+0x56> @ imm = #0x24
700b2a80: e7ff         	b	0x700b2a82 <UART_writeData+0x32> @ imm = #-0x2
700b2a82: 9905         	ldr	r1, [sp, #0x14]
700b2a84: 6808         	ldr	r0, [r1]
700b2a86: 6889         	ldr	r1, [r1, #0x8]
700b2a88: 7809         	ldrb	r1, [r1]
700b2a8a: f002 fe51    	bl	0x700b5730 <UART_putChar> @ imm = #0x2ca2
700b2a8e: 9905         	ldr	r1, [sp, #0x14]
700b2a90: 6888         	ldr	r0, [r1, #0x8]
700b2a92: 3001         	adds	r0, #0x1
700b2a94: 6088         	str	r0, [r1, #0x8]
700b2a96: 9803         	ldr	r0, [sp, #0xc]
700b2a98: 3801         	subs	r0, #0x1
700b2a9a: 9003         	str	r0, [sp, #0xc]
700b2a9c: 9905         	ldr	r1, [sp, #0x14]
700b2a9e: 68c8         	ldr	r0, [r1, #0xc]
700b2aa0: 3001         	adds	r0, #0x1
700b2aa2: 60c8         	str	r0, [r1, #0xc]
700b2aa4: e7ea         	b	0x700b2a7c <UART_writeData+0x2c> @ imm = #-0x2c
700b2aa6: 9804         	ldr	r0, [sp, #0x10]
700b2aa8: 9902         	ldr	r1, [sp, #0x8]
700b2aaa: 1a40         	subs	r0, r0, r1
700b2aac: b006         	add	sp, #0x18
700b2aae: bd80         	pop	{r7, pc}

700b2ab0 <Udma_virtToPhyFxn>:
700b2ab0: b580         	push	{r7, lr}
700b2ab2: b088         	sub	sp, #0x20
700b2ab4: 9007         	str	r0, [sp, #0x1c]
700b2ab6: 9106         	str	r1, [sp, #0x18]
700b2ab8: 9205         	str	r2, [sp, #0x14]
700b2aba: 2000         	movs	r0, #0x0
700b2abc: f6cf 70ff    	movt	r0, #0xffff
700b2ac0: 9004         	str	r0, [sp, #0x10]
700b2ac2: 2000         	movs	r0, #0x0
700b2ac4: 9003         	str	r0, [sp, #0xc]
700b2ac6: 9805         	ldr	r0, [sp, #0x14]
700b2ac8: b138         	cbz	r0, 0x700b2ada <Udma_virtToPhyFxn+0x2a> @ imm = #0xe
700b2aca: e7ff         	b	0x700b2acc <Udma_virtToPhyFxn+0x1c> @ imm = #-0x2
700b2acc: 9805         	ldr	r0, [sp, #0x14]
700b2ace: 6840         	ldr	r0, [r0, #0x4]
700b2ad0: 9004         	str	r0, [sp, #0x10]
700b2ad2: 9805         	ldr	r0, [sp, #0x14]
700b2ad4: 6900         	ldr	r0, [r0, #0x10]
700b2ad6: 9003         	str	r0, [sp, #0xc]
700b2ad8: e7ff         	b	0x700b2ada <Udma_virtToPhyFxn+0x2a> @ imm = #-0x2
700b2ada: 9806         	ldr	r0, [sp, #0x18]
700b2adc: f8d0 01cc    	ldr.w	r0, [r0, #0x1cc]
700b2ae0: b150         	cbz	r0, 0x700b2af8 <Udma_virtToPhyFxn+0x48> @ imm = #0x14
700b2ae2: e7ff         	b	0x700b2ae4 <Udma_virtToPhyFxn+0x34> @ imm = #-0x2
700b2ae4: 9806         	ldr	r0, [sp, #0x18]
700b2ae6: f8d0 31cc    	ldr.w	r3, [r0, #0x1cc]
700b2aea: 9807         	ldr	r0, [sp, #0x1c]
700b2aec: 9904         	ldr	r1, [sp, #0x10]
700b2aee: 9a03         	ldr	r2, [sp, #0xc]
700b2af0: 4798         	blx	r3
700b2af2: 9101         	str	r1, [sp, #0x4]
700b2af4: 9000         	str	r0, [sp]
700b2af6: e007         	b	0x700b2b08 <Udma_virtToPhyFxn+0x58> @ imm = #0xe
700b2af8: 9807         	ldr	r0, [sp, #0x1c]
700b2afa: 9904         	ldr	r1, [sp, #0x10]
700b2afc: 9a03         	ldr	r2, [sp, #0xc]
700b2afe: f002 feff    	bl	0x700b5900 <Udma_defaultVirtToPhyFxn> @ imm = #0x2dfe
700b2b02: 9101         	str	r1, [sp, #0x4]
700b2b04: 9000         	str	r0, [sp]
700b2b06: e7ff         	b	0x700b2b08 <Udma_virtToPhyFxn+0x58> @ imm = #-0x2
700b2b08: 9800         	ldr	r0, [sp]
700b2b0a: 9901         	ldr	r1, [sp, #0x4]
700b2b0c: b008         	add	sp, #0x20
700b2b0e: bd80         	pop	{r7, pc}

700b2b10 <Sciclient_pmSetModuleRst>:
700b2b10: b580         	push	{r7, lr}
700b2b12: b090         	sub	sp, #0x40
700b2b14: 900f         	str	r0, [sp, #0x3c]
700b2b16: 910e         	str	r1, [sp, #0x38]
700b2b18: 920d         	str	r2, [sp, #0x34]
700b2b1a: 2000         	movs	r0, #0x0
700b2b1c: 900c         	str	r0, [sp, #0x30]
700b2b1e: 990f         	ldr	r1, [sp, #0x3c]
700b2b20: 910a         	str	r1, [sp, #0x28]
700b2b22: 990e         	ldr	r1, [sp, #0x38]
700b2b24: 910b         	str	r1, [sp, #0x2c]
700b2b26: f240 2102    	movw	r1, #0x202
700b2b2a: f8ad 100c    	strh.w	r1, [sp, #0xc]
700b2b2e: 2102         	movs	r1, #0x2
700b2b30: 9104         	str	r1, [sp, #0x10]
700b2b32: a908         	add	r1, sp, #0x20
700b2b34: 9105         	str	r1, [sp, #0x14]
700b2b36: 2110         	movs	r1, #0x10
700b2b38: 9106         	str	r1, [sp, #0x18]
700b2b3a: 990d         	ldr	r1, [sp, #0x34]
700b2b3c: 9107         	str	r1, [sp, #0x1c]
700b2b3e: 9000         	str	r0, [sp]
700b2b40: 9001         	str	r0, [sp, #0x4]
700b2b42: 9002         	str	r0, [sp, #0x8]
700b2b44: a803         	add	r0, sp, #0xc
700b2b46: 4669         	mov	r1, sp
700b2b48: f7f1 f992    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xecdc
700b2b4c: 900c         	str	r0, [sp, #0x30]
700b2b4e: 980c         	ldr	r0, [sp, #0x30]
700b2b50: b930         	cbnz	r0, 0x700b2b60 <Sciclient_pmSetModuleRst+0x50> @ imm = #0xc
700b2b52: e7ff         	b	0x700b2b54 <Sciclient_pmSetModuleRst+0x44> @ imm = #-0x2
700b2b54: 9800         	ldr	r0, [sp]
700b2b56: f000 0002    	and	r0, r0, #0x2
700b2b5a: 2802         	cmp	r0, #0x2
700b2b5c: d004         	beq	0x700b2b68 <Sciclient_pmSetModuleRst+0x58> @ imm = #0x8
700b2b5e: e7ff         	b	0x700b2b60 <Sciclient_pmSetModuleRst+0x50> @ imm = #-0x2
700b2b60: f04f 30ff    	mov.w	r0, #0xffffffff
700b2b64: 900c         	str	r0, [sp, #0x30]
700b2b66: e7ff         	b	0x700b2b68 <Sciclient_pmSetModuleRst+0x58> @ imm = #-0x2
700b2b68: 980c         	ldr	r0, [sp, #0x30]
700b2b6a: b010         	add	sp, #0x40
700b2b6c: bd80         	pop	{r7, pc}
700b2b6e: 0000         	movs	r0, r0

700b2b70 <Sciclient_rmIaGetInst>:
700b2b70: b083         	sub	sp, #0xc
700b2b72: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b2b76: 2000         	movs	r0, #0x0
700b2b78: 9001         	str	r0, [sp, #0x4]
700b2b7a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b2b7e: e7ff         	b	0x700b2b80 <Sciclient_rmIaGetInst+0x10> @ imm = #-0x2
700b2b80: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b2b84: 2800         	cmp	r0, #0x0
700b2b86: dc1e         	bgt	0x700b2bc6 <Sciclient_rmIaGetInst+0x56> @ imm = #0x3c
700b2b88: e7ff         	b	0x700b2b8a <Sciclient_rmIaGetInst+0x1a> @ imm = #-0x2
700b2b8a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b2b8e: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b2b92: 014a         	lsls	r2, r1, #0x5
700b2b94: f648 114c    	movw	r1, #0x894c
700b2b98: f2c7 010b    	movt	r1, #0x700b
700b2b9c: 5a89         	ldrh	r1, [r1, r2]
700b2b9e: 4288         	cmp	r0, r1
700b2ba0: d10a         	bne	0x700b2bb8 <Sciclient_rmIaGetInst+0x48> @ imm = #0x14
700b2ba2: e7ff         	b	0x700b2ba4 <Sciclient_rmIaGetInst+0x34> @ imm = #-0x2
700b2ba4: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b2ba8: f648 104c    	movw	r0, #0x894c
700b2bac: f2c7 000b    	movt	r0, #0x700b
700b2bb0: eb00 1041    	add.w	r0, r0, r1, lsl #5
700b2bb4: 9001         	str	r0, [sp, #0x4]
700b2bb6: e006         	b	0x700b2bc6 <Sciclient_rmIaGetInst+0x56> @ imm = #0xc
700b2bb8: e7ff         	b	0x700b2bba <Sciclient_rmIaGetInst+0x4a> @ imm = #-0x2
700b2bba: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b2bbe: 3001         	adds	r0, #0x1
700b2bc0: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b2bc4: e7dc         	b	0x700b2b80 <Sciclient_rmIaGetInst+0x10> @ imm = #-0x48
700b2bc6: 9801         	ldr	r0, [sp, #0x4]
700b2bc8: b003         	add	sp, #0xc
700b2bca: 4770         	bx	lr
700b2bcc: 0000         	movs	r0, r0
700b2bce: 0000         	movs	r0, r0

700b2bd0 <Sciclient_rmPsPush>:
700b2bd0: b083         	sub	sp, #0xc
700b2bd2: 9002         	str	r0, [sp, #0x8]
700b2bd4: f8ad 1006    	strh.w	r1, [sp, #0x6]
700b2bd8: 2000         	movs	r0, #0x0
700b2bda: 9000         	str	r0, [sp]
700b2bdc: f64a 4068    	movw	r0, #0xac68
700b2be0: f2c7 0008    	movt	r0, #0x7008
700b2be4: 8c80         	ldrh	r0, [r0, #0x24]
700b2be6: 2802         	cmp	r0, #0x2
700b2be8: dc19         	bgt	0x700b2c1e <Sciclient_rmPsPush+0x4e> @ imm = #0x32
700b2bea: e7ff         	b	0x700b2bec <Sciclient_rmPsPush+0x1c> @ imm = #-0x2
700b2bec: 9802         	ldr	r0, [sp, #0x8]
700b2bee: b1b0         	cbz	r0, 0x700b2c1e <Sciclient_rmPsPush+0x4e> @ imm = #0x2c
700b2bf0: e7ff         	b	0x700b2bf2 <Sciclient_rmPsPush+0x22> @ imm = #-0x2
700b2bf2: 9802         	ldr	r0, [sp, #0x8]
700b2bf4: f64a 4168    	movw	r1, #0xac68
700b2bf8: f2c7 0108    	movt	r1, #0x7008
700b2bfc: 8c8a         	ldrh	r2, [r1, #0x24]
700b2bfe: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b2c02: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b2c06: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b2c0a: 8c8a         	ldrh	r2, [r1, #0x24]
700b2c0c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b2c10: eb01 0282    	add.w	r2, r1, r2, lsl #2
700b2c14: 8090         	strh	r0, [r2, #0x4]
700b2c16: 8c88         	ldrh	r0, [r1, #0x24]
700b2c18: 3001         	adds	r0, #0x1
700b2c1a: 8488         	strh	r0, [r1, #0x24]
700b2c1c: e003         	b	0x700b2c26 <Sciclient_rmPsPush+0x56> @ imm = #0x6
700b2c1e: f04f 30ff    	mov.w	r0, #0xffffffff
700b2c22: 9000         	str	r0, [sp]
700b2c24: e7ff         	b	0x700b2c26 <Sciclient_rmPsPush+0x56> @ imm = #-0x2
700b2c26: 9800         	ldr	r0, [sp]
700b2c28: b003         	add	sp, #0xc
700b2c2a: 4770         	bx	lr
700b2c2c: 0000         	movs	r0, r0
700b2c2e: 0000         	movs	r0, r0

700b2c30 <SemaphoreP_pend>:
700b2c30: b580         	push	{r7, lr}
700b2c32: b086         	sub	sp, #0x18
700b2c34: 9005         	str	r0, [sp, #0x14]
700b2c36: 9104         	str	r1, [sp, #0x10]
700b2c38: 9805         	ldr	r0, [sp, #0x14]
700b2c3a: 9003         	str	r0, [sp, #0xc]
700b2c3c: 9803         	ldr	r0, [sp, #0xc]
700b2c3e: 6d40         	ldr	r0, [r0, #0x54]
700b2c40: 2801         	cmp	r0, #0x1
700b2c42: d107         	bne	0x700b2c54 <SemaphoreP_pend+0x24> @ imm = #0xe
700b2c44: e7ff         	b	0x700b2c46 <SemaphoreP_pend+0x16> @ imm = #-0x2
700b2c46: 9803         	ldr	r0, [sp, #0xc]
700b2c48: 301c         	adds	r0, #0x1c
700b2c4a: 9904         	ldr	r1, [sp, #0x10]
700b2c4c: f7fc ffc8    	bl	0x700afbe0 <_txe_mutex_get> @ imm = #-0x3070
700b2c50: 9001         	str	r0, [sp, #0x4]
700b2c52: e005         	b	0x700b2c60 <SemaphoreP_pend+0x30> @ imm = #0xa
700b2c54: 9803         	ldr	r0, [sp, #0xc]
700b2c56: 9904         	ldr	r1, [sp, #0x10]
700b2c58: f7ff fa72    	bl	0x700b2140 <_txe_semaphore_get> @ imm = #-0xb1c
700b2c5c: 9001         	str	r0, [sp, #0x4]
700b2c5e: e7ff         	b	0x700b2c60 <SemaphoreP_pend+0x30> @ imm = #-0x2
700b2c60: 9801         	ldr	r0, [sp, #0x4]
700b2c62: b168         	cbz	r0, 0x700b2c80 <SemaphoreP_pend+0x50> @ imm = #0x1a
700b2c64: e7ff         	b	0x700b2c66 <SemaphoreP_pend+0x36> @ imm = #-0x2
700b2c66: 9801         	ldr	r0, [sp, #0x4]
700b2c68: 280d         	cmp	r0, #0xd
700b2c6a: d104         	bne	0x700b2c76 <SemaphoreP_pend+0x46> @ imm = #0x8
700b2c6c: e7ff         	b	0x700b2c6e <SemaphoreP_pend+0x3e> @ imm = #-0x2
700b2c6e: f06f 0001    	mvn	r0, #0x1
700b2c72: 9002         	str	r0, [sp, #0x8]
700b2c74: e003         	b	0x700b2c7e <SemaphoreP_pend+0x4e> @ imm = #0x6
700b2c76: f04f 30ff    	mov.w	r0, #0xffffffff
700b2c7a: 9002         	str	r0, [sp, #0x8]
700b2c7c: e7ff         	b	0x700b2c7e <SemaphoreP_pend+0x4e> @ imm = #-0x2
700b2c7e: e002         	b	0x700b2c86 <SemaphoreP_pend+0x56> @ imm = #0x4
700b2c80: 2000         	movs	r0, #0x0
700b2c82: 9002         	str	r0, [sp, #0x8]
700b2c84: e7ff         	b	0x700b2c86 <SemaphoreP_pend+0x56> @ imm = #-0x2
700b2c86: 9802         	ldr	r0, [sp, #0x8]
700b2c88: b006         	add	sp, #0x18
700b2c8a: bd80         	pop	{r7, pc}
700b2c8c: 0000         	movs	r0, r0
700b2c8e: 0000         	movs	r0, r0

700b2c90 <UART_lld_deInit>:
700b2c90: b580         	push	{r7, lr}
700b2c92: b084         	sub	sp, #0x10
700b2c94: 9003         	str	r0, [sp, #0xc]
700b2c96: 2000         	movs	r0, #0x0
700b2c98: 9002         	str	r0, [sp, #0x8]
700b2c9a: 9803         	ldr	r0, [sp, #0xc]
700b2c9c: b1f8         	cbz	r0, 0x700b2cde <UART_lld_deInit+0x4e> @ imm = #0x3e
700b2c9e: e7ff         	b	0x700b2ca0 <UART_lld_deInit+0x10> @ imm = #-0x2
700b2ca0: 9903         	ldr	r1, [sp, #0xc]
700b2ca2: 2002         	movs	r0, #0x2
700b2ca4: 6548         	str	r0, [r1, #0x54]
700b2ca6: 9803         	ldr	r0, [sp, #0xc]
700b2ca8: f7fd ffa2    	bl	0x700b0bf0 <UART_lld_flushTxFifo> @ imm = #-0x20bc
700b2cac: 9002         	str	r0, [sp, #0x8]
700b2cae: 9802         	ldr	r0, [sp, #0x8]
700b2cb0: b988         	cbnz	r0, 0x700b2cd6 <UART_lld_deInit+0x46> @ imm = #0x22
700b2cb2: e7ff         	b	0x700b2cb4 <UART_lld_deInit+0x24> @ imm = #-0x2
700b2cb4: 9803         	ldr	r0, [sp, #0xc]
700b2cb6: 6800         	ldr	r0, [r0]
700b2cb8: 2107         	movs	r1, #0x7
700b2cba: 9101         	str	r1, [sp, #0x4]
700b2cbc: f7fa fb10    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #-0x59e0
700b2cc0: 9803         	ldr	r0, [sp, #0xc]
700b2cc2: 6800         	ldr	r0, [r0]
700b2cc4: 2102         	movs	r1, #0x2
700b2cc6: f002 f8a3    	bl	0x700b4e10 <UART_intr2Disable> @ imm = #0x2146
700b2cca: 9901         	ldr	r1, [sp, #0x4]
700b2ccc: 9803         	ldr	r0, [sp, #0xc]
700b2cce: 6800         	ldr	r0, [r0]
700b2cd0: f002 f8e6    	bl	0x700b4ea0 <UART_operatingModeSelect> @ imm = #0x21cc
700b2cd4: e7ff         	b	0x700b2cd6 <UART_lld_deInit+0x46> @ imm = #-0x2
700b2cd6: 9903         	ldr	r1, [sp, #0xc]
700b2cd8: 2000         	movs	r0, #0x0
700b2cda: 6548         	str	r0, [r1, #0x54]
700b2cdc: e003         	b	0x700b2ce6 <UART_lld_deInit+0x56> @ imm = #0x6
700b2cde: f06f 0002    	mvn	r0, #0x2
700b2ce2: 9002         	str	r0, [sp, #0x8]
700b2ce4: e7ff         	b	0x700b2ce6 <UART_lld_deInit+0x56> @ imm = #-0x2
700b2ce6: 9802         	ldr	r0, [sp, #0x8]
700b2ce8: b004         	add	sp, #0x10
700b2cea: bd80         	pop	{r7, pc}
700b2cec: 0000         	movs	r0, r0
700b2cee: 0000         	movs	r0, r0

700b2cf0 <UART_lld_writeCompleteCallback>:
700b2cf0: b580         	push	{r7, lr}
700b2cf2: b086         	sub	sp, #0x18
700b2cf4: 9005         	str	r0, [sp, #0x14]
700b2cf6: 9805         	ldr	r0, [sp, #0x14]
700b2cf8: 9002         	str	r0, [sp, #0x8]
700b2cfa: 9802         	ldr	r0, [sp, #0x8]
700b2cfc: b320         	cbz	r0, 0x700b2d48 <UART_lld_writeCompleteCallback+0x58> @ imm = #0x48
700b2cfe: e7ff         	b	0x700b2d00 <UART_lld_writeCompleteCallback+0x10> @ imm = #-0x2
700b2d00: 9802         	ldr	r0, [sp, #0x8]
700b2d02: 6e00         	ldr	r0, [r0, #0x60]
700b2d04: 9001         	str	r0, [sp, #0x4]
700b2d06: 9801         	ldr	r0, [sp, #0x4]
700b2d08: b1e8         	cbz	r0, 0x700b2d46 <UART_lld_writeCompleteCallback+0x56> @ imm = #0x3a
700b2d0a: e7ff         	b	0x700b2d0c <UART_lld_writeCompleteCallback+0x1c> @ imm = #-0x2
700b2d0c: 9801         	ldr	r0, [sp, #0x4]
700b2d0e: 9004         	str	r0, [sp, #0x10]
700b2d10: 9804         	ldr	r0, [sp, #0x10]
700b2d12: 6840         	ldr	r0, [r0, #0x4]
700b2d14: 9003         	str	r0, [sp, #0xc]
700b2d16: 9802         	ldr	r0, [sp, #0x8]
700b2d18: 6c00         	ldr	r0, [r0, #0x40]
700b2d1a: 9903         	ldr	r1, [sp, #0xc]
700b2d1c: f8d1 1080    	ldr.w	r1, [r1, #0x80]
700b2d20: 6048         	str	r0, [r1, #0x4]
700b2d22: 9803         	ldr	r0, [sp, #0xc]
700b2d24: 69c0         	ldr	r0, [r0, #0x1c]
700b2d26: 2801         	cmp	r0, #0x1
700b2d28: d107         	bne	0x700b2d3a <UART_lld_writeCompleteCallback+0x4a> @ imm = #0xe
700b2d2a: e7ff         	b	0x700b2d2c <UART_lld_writeCompleteCallback+0x3c> @ imm = #-0x2
700b2d2c: 9803         	ldr	r0, [sp, #0xc]
700b2d2e: 6a42         	ldr	r2, [r0, #0x24]
700b2d30: 9802         	ldr	r0, [sp, #0x8]
700b2d32: f100 013c    	add.w	r1, r0, #0x3c
700b2d36: 4790         	blx	r2
700b2d38: e004         	b	0x700b2d44 <UART_lld_writeCompleteCallback+0x54> @ imm = #0x8
700b2d3a: 9802         	ldr	r0, [sp, #0x8]
700b2d3c: 6dc0         	ldr	r0, [r0, #0x5c]
700b2d3e: f001 f807    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0x100e
700b2d42: e7ff         	b	0x700b2d44 <UART_lld_writeCompleteCallback+0x54> @ imm = #-0x2
700b2d44: e7ff         	b	0x700b2d46 <UART_lld_writeCompleteCallback+0x56> @ imm = #-0x2
700b2d46: e7ff         	b	0x700b2d48 <UART_lld_writeCompleteCallback+0x58> @ imm = #-0x2
700b2d48: b006         	add	sp, #0x18
700b2d4a: bd80         	pop	{r7, pc}
700b2d4c: 0000         	movs	r0, r0
700b2d4e: 0000         	movs	r0, r0

700b2d50 <Sciclient_rmIaValidateGlobalEvt>:
700b2d50: b580         	push	{r7, lr}
700b2d52: b086         	sub	sp, #0x18
700b2d54: f8ad 0016    	strh.w	r0, [sp, #0x16]
700b2d58: f8ad 1014    	strh.w	r1, [sp, #0x14]
700b2d5c: 2000         	movs	r0, #0x0
700b2d5e: 9004         	str	r0, [sp, #0x10]
700b2d60: 9003         	str	r0, [sp, #0xc]
700b2d62: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700b2d66: f7ff ff03    	bl	0x700b2b70 <Sciclient_rmIaGetInst> @ imm = #-0x1fa
700b2d6a: 9003         	str	r0, [sp, #0xc]
700b2d6c: 9803         	ldr	r0, [sp, #0xc]
700b2d6e: b920         	cbnz	r0, 0x700b2d7a <Sciclient_rmIaValidateGlobalEvt+0x2a> @ imm = #0x8
700b2d70: e7ff         	b	0x700b2d72 <Sciclient_rmIaValidateGlobalEvt+0x22> @ imm = #-0x2
700b2d72: f06f 0001    	mvn	r0, #0x1
700b2d76: 9004         	str	r0, [sp, #0x10]
700b2d78: e7ff         	b	0x700b2d7a <Sciclient_rmIaValidateGlobalEvt+0x2a> @ imm = #-0x2
700b2d7a: 9804         	ldr	r0, [sp, #0x10]
700b2d7c: b990         	cbnz	r0, 0x700b2da4 <Sciclient_rmIaValidateGlobalEvt+0x54> @ imm = #0x24
700b2d7e: e7ff         	b	0x700b2d80 <Sciclient_rmIaValidateGlobalEvt+0x30> @ imm = #-0x2
700b2d80: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700b2d84: 9903         	ldr	r1, [sp, #0xc]
700b2d86: 8909         	ldrh	r1, [r1, #0x8]
700b2d88: 1a40         	subs	r0, r0, r1
700b2d8a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b2d8e: 9803         	ldr	r0, [sp, #0xc]
700b2d90: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700b2d94: 466a         	mov	r2, sp
700b2d96: 2300         	movs	r3, #0x0
700b2d98: 6013         	str	r3, [r2]
700b2d9a: 461a         	mov	r2, r3
700b2d9c: f7f8 fb78    	bl	0x700ab490 <Sciclient_rmIaValidateEvt> @ imm = #-0x7910
700b2da0: 9004         	str	r0, [sp, #0x10]
700b2da2: e7ff         	b	0x700b2da4 <Sciclient_rmIaValidateGlobalEvt+0x54> @ imm = #-0x2
700b2da4: 9804         	ldr	r0, [sp, #0x10]
700b2da6: b006         	add	sp, #0x18
700b2da8: bd80         	pop	{r7, pc}
700b2daa: 0000         	movs	r0, r0
700b2dac: 0000         	movs	r0, r0
700b2dae: 0000         	movs	r0, r0

700b2db0 <UART_lld_readCompleteCallback>:
700b2db0: b580         	push	{r7, lr}
700b2db2: b086         	sub	sp, #0x18
700b2db4: 9005         	str	r0, [sp, #0x14]
700b2db6: 9805         	ldr	r0, [sp, #0x14]
700b2db8: 9002         	str	r0, [sp, #0x8]
700b2dba: 9802         	ldr	r0, [sp, #0x8]
700b2dbc: b318         	cbz	r0, 0x700b2e06 <UART_lld_readCompleteCallback+0x56> @ imm = #0x46
700b2dbe: e7ff         	b	0x700b2dc0 <UART_lld_readCompleteCallback+0x10> @ imm = #-0x2
700b2dc0: 9802         	ldr	r0, [sp, #0x8]
700b2dc2: 6e00         	ldr	r0, [r0, #0x60]
700b2dc4: 9001         	str	r0, [sp, #0x4]
700b2dc6: 9801         	ldr	r0, [sp, #0x4]
700b2dc8: b1e0         	cbz	r0, 0x700b2e04 <UART_lld_readCompleteCallback+0x54> @ imm = #0x38
700b2dca: e7ff         	b	0x700b2dcc <UART_lld_readCompleteCallback+0x1c> @ imm = #-0x2
700b2dcc: 9801         	ldr	r0, [sp, #0x4]
700b2dce: 9004         	str	r0, [sp, #0x10]
700b2dd0: 9804         	ldr	r0, [sp, #0x10]
700b2dd2: 6840         	ldr	r0, [r0, #0x4]
700b2dd4: 9003         	str	r0, [sp, #0xc]
700b2dd6: 9802         	ldr	r0, [sp, #0x8]
700b2dd8: 6ac0         	ldr	r0, [r0, #0x2c]
700b2dda: 9903         	ldr	r1, [sp, #0xc]
700b2ddc: 6fc9         	ldr	r1, [r1, #0x7c]
700b2dde: 6048         	str	r0, [r1, #0x4]
700b2de0: 9803         	ldr	r0, [sp, #0xc]
700b2de2: 6940         	ldr	r0, [r0, #0x14]
700b2de4: 2801         	cmp	r0, #0x1
700b2de6: d107         	bne	0x700b2df8 <UART_lld_readCompleteCallback+0x48> @ imm = #0xe
700b2de8: e7ff         	b	0x700b2dea <UART_lld_readCompleteCallback+0x3a> @ imm = #-0x2
700b2dea: 9803         	ldr	r0, [sp, #0xc]
700b2dec: 6a02         	ldr	r2, [r0, #0x20]
700b2dee: 9802         	ldr	r0, [sp, #0x8]
700b2df0: f100 0128    	add.w	r1, r0, #0x28
700b2df4: 4790         	blx	r2
700b2df6: e004         	b	0x700b2e02 <UART_lld_readCompleteCallback+0x52> @ imm = #0x8
700b2df8: 9802         	ldr	r0, [sp, #0x8]
700b2dfa: 6d80         	ldr	r0, [r0, #0x58]
700b2dfc: f000 ffa8    	bl	0x700b3d50 <SemaphoreP_post> @ imm = #0xf50
700b2e00: e7ff         	b	0x700b2e02 <UART_lld_readCompleteCallback+0x52> @ imm = #-0x2
700b2e02: e7ff         	b	0x700b2e04 <UART_lld_readCompleteCallback+0x54> @ imm = #-0x2
700b2e04: e7ff         	b	0x700b2e06 <UART_lld_readCompleteCallback+0x56> @ imm = #-0x2
700b2e06: b006         	add	sp, #0x18
700b2e08: bd80         	pop	{r7, pc}
700b2e0a: 0000         	movs	r0, r0
700b2e0c: 0000         	movs	r0, r0
700b2e0e: 0000         	movs	r0, r0

700b2e10 <UART_regConfigModeEnable>:
700b2e10: b580         	push	{r7, lr}
700b2e12: b086         	sub	sp, #0x18
700b2e14: 9005         	str	r0, [sp, #0x14]
700b2e16: 9104         	str	r1, [sp, #0x10]
700b2e18: 9805         	ldr	r0, [sp, #0x14]
700b2e1a: 300c         	adds	r0, #0xc
700b2e1c: f002 fe58    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x2cb0
700b2e20: 9003         	str	r0, [sp, #0xc]
700b2e22: 9804         	ldr	r0, [sp, #0x10]
700b2e24: 9002         	str	r0, [sp, #0x8]
700b2e26: 287f         	cmp	r0, #0x7f
700b2e28: d00f         	beq	0x700b2e4a <UART_regConfigModeEnable+0x3a> @ imm = #0x1e
700b2e2a: e7ff         	b	0x700b2e2c <UART_regConfigModeEnable+0x1c> @ imm = #-0x2
700b2e2c: 9802         	ldr	r0, [sp, #0x8]
700b2e2e: 2880         	cmp	r0, #0x80
700b2e30: d004         	beq	0x700b2e3c <UART_regConfigModeEnable+0x2c> @ imm = #0x8
700b2e32: e7ff         	b	0x700b2e34 <UART_regConfigModeEnable+0x24> @ imm = #-0x2
700b2e34: 9802         	ldr	r0, [sp, #0x8]
700b2e36: 28bf         	cmp	r0, #0xbf
700b2e38: d113         	bne	0x700b2e62 <UART_regConfigModeEnable+0x52> @ imm = #0x26
700b2e3a: e7ff         	b	0x700b2e3c <UART_regConfigModeEnable+0x2c> @ imm = #-0x2
700b2e3c: 9805         	ldr	r0, [sp, #0x14]
700b2e3e: 300c         	adds	r0, #0xc
700b2e40: f89d 1010    	ldrb.w	r1, [sp, #0x10]
700b2e44: f002 fe4c    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x2c98
700b2e48: e00c         	b	0x700b2e64 <UART_regConfigModeEnable+0x54> @ imm = #0x18
700b2e4a: 9805         	ldr	r0, [sp, #0x14]
700b2e4c: 300c         	adds	r0, #0xc
700b2e4e: 9001         	str	r0, [sp, #0x4]
700b2e50: f002 fe3e    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x2c7c
700b2e54: 4601         	mov	r1, r0
700b2e56: 9801         	ldr	r0, [sp, #0x4]
700b2e58: f001 017f    	and	r1, r1, #0x7f
700b2e5c: f002 fe40    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x2c80
700b2e60: e000         	b	0x700b2e64 <UART_regConfigModeEnable+0x54> @ imm = #0x0
700b2e62: e7ff         	b	0x700b2e64 <UART_regConfigModeEnable+0x54> @ imm = #-0x2
700b2e64: 9803         	ldr	r0, [sp, #0xc]
700b2e66: b006         	add	sp, #0x18
700b2e68: bd80         	pop	{r7, pc}
700b2e6a: 0000         	movs	r0, r0
700b2e6c: 0000         	movs	r0, r0
700b2e6e: 0000         	movs	r0, r0

700b2e70 <_tx_initialize_kernel_enter>:
700b2e70: b580         	push	{r7, lr}
700b2e72: b082         	sub	sp, #0x8
700b2e74: f648 2068    	movw	r0, #0x8a68
700b2e78: f2c7 000b    	movt	r0, #0x700b
700b2e7c: 6800         	ldr	r0, [r0]
700b2e7e: f110 3f0f    	cmn.w	r0, #0xf0f0f0f
700b2e82: d00c         	beq	0x700b2e9e <_tx_initialize_kernel_enter+0x2e> @ imm = #0x18
700b2e84: e7ff         	b	0x700b2e86 <_tx_initialize_kernel_enter+0x16> @ imm = #-0x2
700b2e86: f648 2168    	movw	r1, #0x8a68
700b2e8a: f2c7 010b    	movt	r1, #0x700b
700b2e8e: f04f 30f0    	mov.w	r0, #0xf0f0f0f0
700b2e92: 6008         	str	r0, [r1]
700b2e94: f003 edb4    	blx	0x700b6a00 <_tx_initialize_low_level> @ imm = #0x3b68
700b2e98: f002 fe92    	bl	0x700b5bc0 <_tx_initialize_high_level> @ imm = #0x2d24
700b2e9c: e7ff         	b	0x700b2e9e <_tx_initialize_kernel_enter+0x2e> @ imm = #-0x2
700b2e9e: f648 2168    	movw	r1, #0x8a68
700b2ea2: f2c7 010b    	movt	r1, #0x700b
700b2ea6: 9101         	str	r1, [sp, #0x4]
700b2ea8: f04f 30f0    	mov.w	r0, #0xf0f0f0f0
700b2eac: 6008         	str	r0, [r1]
700b2eae: f247 10ec    	movw	r0, #0x71ec
700b2eb2: f2c7 0008    	movt	r0, #0x7008
700b2eb6: 6800         	ldr	r0, [r0]
700b2eb8: f7fe ff4a    	bl	0x700b1d50 <tx_application_define> @ imm = #-0x116c
700b2ebc: 9901         	ldr	r1, [sp, #0x4]
700b2ebe: 2000         	movs	r0, #0x0
700b2ec0: 6008         	str	r0, [r1]
700b2ec2: f7fd ef68    	blx	0x700b0d94 <_tx_thread_schedule> @ imm = #-0x2130
700b2ec6: b002         	add	sp, #0x8
700b2ec8: bd80         	pop	{r7, pc}
700b2eca: 0000         	movs	r0, r0
700b2ecc: 0000         	movs	r0, r0
700b2ece: 0000         	movs	r0, r0

700b2ed0 <Sciclient_rmIrqSetRaw>:
700b2ed0: b580         	push	{r7, lr}
700b2ed2: b08c         	sub	sp, #0x30
700b2ed4: 900b         	str	r0, [sp, #0x2c]
700b2ed6: 910a         	str	r1, [sp, #0x28]
700b2ed8: 9209         	str	r2, [sp, #0x24]
700b2eda: f44f 5080    	mov.w	r0, #0x1000
700b2ede: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2ee2: 2002         	movs	r0, #0x2
700b2ee4: 9004         	str	r0, [sp, #0x10]
700b2ee6: 980b         	ldr	r0, [sp, #0x2c]
700b2ee8: 9005         	str	r0, [sp, #0x14]
700b2eea: 201c         	movs	r0, #0x1c
700b2eec: 9006         	str	r0, [sp, #0x18]
700b2eee: 9809         	ldr	r0, [sp, #0x24]
700b2ef0: 9007         	str	r0, [sp, #0x1c]
700b2ef2: 2000         	movs	r0, #0x0
700b2ef4: 9000         	str	r0, [sp]
700b2ef6: 980a         	ldr	r0, [sp, #0x28]
700b2ef8: 9001         	str	r0, [sp, #0x4]
700b2efa: 2008         	movs	r0, #0x8
700b2efc: 9002         	str	r0, [sp, #0x8]
700b2efe: a803         	add	r0, sp, #0xc
700b2f00: 4669         	mov	r1, sp
700b2f02: f7f0 ffb5    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xf096
700b2f06: 9008         	str	r0, [sp, #0x20]
700b2f08: 9808         	ldr	r0, [sp, #0x20]
700b2f0a: b930         	cbnz	r0, 0x700b2f1a <Sciclient_rmIrqSetRaw+0x4a> @ imm = #0xc
700b2f0c: e7ff         	b	0x700b2f0e <Sciclient_rmIrqSetRaw+0x3e> @ imm = #-0x2
700b2f0e: 9800         	ldr	r0, [sp]
700b2f10: f000 0002    	and	r0, r0, #0x2
700b2f14: 2802         	cmp	r0, #0x2
700b2f16: d004         	beq	0x700b2f22 <Sciclient_rmIrqSetRaw+0x52> @ imm = #0x8
700b2f18: e7ff         	b	0x700b2f1a <Sciclient_rmIrqSetRaw+0x4a> @ imm = #-0x2
700b2f1a: f04f 30ff    	mov.w	r0, #0xffffffff
700b2f1e: 9008         	str	r0, [sp, #0x20]
700b2f20: e7ff         	b	0x700b2f22 <Sciclient_rmIrqSetRaw+0x52> @ imm = #-0x2
700b2f22: 9808         	ldr	r0, [sp, #0x20]
700b2f24: b00c         	add	sp, #0x30
700b2f26: bd80         	pop	{r7, pc}
		...

700b2f30 <Sciclient_rmIrqUnmappedVintRouteDelete>:
700b2f30: b580         	push	{r7, lr}
700b2f32: b084         	sub	sp, #0x10
700b2f34: 9003         	str	r0, [sp, #0xc]
700b2f36: 2000         	movs	r0, #0x0
700b2f38: 9002         	str	r0, [sp, #0x8]
700b2f3a: 9903         	ldr	r1, [sp, #0xc]
700b2f3c: 8a08         	ldrh	r0, [r1, #0x10]
700b2f3e: 8a49         	ldrh	r1, [r1, #0x12]
700b2f40: f10d 0207    	add.w	r2, sp, #0x7
700b2f44: f7fe fe94    	bl	0x700b1c70 <Sciclient_rmIaVintGetInfo> @ imm = #-0x12d8
700b2f48: 9002         	str	r0, [sp, #0x8]
700b2f4a: 9802         	ldr	r0, [sp, #0x8]
700b2f4c: b940         	cbnz	r0, 0x700b2f60 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #0x10
700b2f4e: e7ff         	b	0x700b2f50 <Sciclient_rmIrqUnmappedVintRouteDelete+0x20> @ imm = #-0x2
700b2f50: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b2f54: b120         	cbz	r0, 0x700b2f60 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #0x8
700b2f56: e7ff         	b	0x700b2f58 <Sciclient_rmIrqUnmappedVintRouteDelete+0x28> @ imm = #-0x2
700b2f58: f06f 0001    	mvn	r0, #0x1
700b2f5c: 9002         	str	r0, [sp, #0x8]
700b2f5e: e7ff         	b	0x700b2f60 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #-0x2
700b2f60: 9802         	ldr	r0, [sp, #0x8]
700b2f62: b970         	cbnz	r0, 0x700b2f82 <Sciclient_rmIrqUnmappedVintRouteDelete+0x52> @ imm = #0x1c
700b2f64: e7ff         	b	0x700b2f66 <Sciclient_rmIrqUnmappedVintRouteDelete+0x36> @ imm = #-0x2
700b2f66: 9803         	ldr	r0, [sp, #0xc]
700b2f68: f7f0 f992    	bl	0x700a3290 <Sciclient_rmIrqGetRoute> @ imm = #-0xfcdc
700b2f6c: 9002         	str	r0, [sp, #0x8]
700b2f6e: 9802         	ldr	r0, [sp, #0x8]
700b2f70: b930         	cbnz	r0, 0x700b2f80 <Sciclient_rmIrqUnmappedVintRouteDelete+0x50> @ imm = #0xc
700b2f72: e7ff         	b	0x700b2f74 <Sciclient_rmIrqUnmappedVintRouteDelete+0x44> @ imm = #-0x2
700b2f74: 9803         	ldr	r0, [sp, #0xc]
700b2f76: 2100         	movs	r1, #0x0
700b2f78: f7f4 fe2a    	bl	0x700a7bd0 <Sciclient_rmIrqDeleteRoute> @ imm = #-0xb3ac
700b2f7c: 9002         	str	r0, [sp, #0x8]
700b2f7e: e7ff         	b	0x700b2f80 <Sciclient_rmIrqUnmappedVintRouteDelete+0x50> @ imm = #-0x2
700b2f80: e7ff         	b	0x700b2f82 <Sciclient_rmIrqUnmappedVintRouteDelete+0x52> @ imm = #-0x2
700b2f82: 9802         	ldr	r0, [sp, #0x8]
700b2f84: b004         	add	sp, #0x10
700b2f86: bd80         	pop	{r7, pc}
		...

700b2f90 <Sciclient_rmRingCfg>:
700b2f90: b580         	push	{r7, lr}
700b2f92: b08c         	sub	sp, #0x30
700b2f94: 900b         	str	r0, [sp, #0x2c]
700b2f96: 910a         	str	r1, [sp, #0x28]
700b2f98: 9209         	str	r2, [sp, #0x24]
700b2f9a: f241 1010    	movw	r0, #0x1110
700b2f9e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2fa2: 2002         	movs	r0, #0x2
700b2fa4: 9004         	str	r0, [sp, #0x10]
700b2fa6: 980b         	ldr	r0, [sp, #0x2c]
700b2fa8: 9005         	str	r0, [sp, #0x14]
700b2faa: 2022         	movs	r0, #0x22
700b2fac: 9006         	str	r0, [sp, #0x18]
700b2fae: 9809         	ldr	r0, [sp, #0x24]
700b2fb0: 9007         	str	r0, [sp, #0x1c]
700b2fb2: 2000         	movs	r0, #0x0
700b2fb4: 9000         	str	r0, [sp]
700b2fb6: 980a         	ldr	r0, [sp, #0x28]
700b2fb8: 9001         	str	r0, [sp, #0x4]
700b2fba: 2008         	movs	r0, #0x8
700b2fbc: 9002         	str	r0, [sp, #0x8]
700b2fbe: a803         	add	r0, sp, #0xc
700b2fc0: 4669         	mov	r1, sp
700b2fc2: f7f0 ff55    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xf156
700b2fc6: 9008         	str	r0, [sp, #0x20]
700b2fc8: 9808         	ldr	r0, [sp, #0x20]
700b2fca: b930         	cbnz	r0, 0x700b2fda <Sciclient_rmRingCfg+0x4a> @ imm = #0xc
700b2fcc: e7ff         	b	0x700b2fce <Sciclient_rmRingCfg+0x3e> @ imm = #-0x2
700b2fce: 9800         	ldr	r0, [sp]
700b2fd0: f000 0002    	and	r0, r0, #0x2
700b2fd4: 2802         	cmp	r0, #0x2
700b2fd6: d004         	beq	0x700b2fe2 <Sciclient_rmRingCfg+0x52> @ imm = #0x8
700b2fd8: e7ff         	b	0x700b2fda <Sciclient_rmRingCfg+0x4a> @ imm = #-0x2
700b2fda: f04f 30ff    	mov.w	r0, #0xffffffff
700b2fde: 9008         	str	r0, [sp, #0x20]
700b2fe0: e7ff         	b	0x700b2fe2 <Sciclient_rmRingCfg+0x52> @ imm = #-0x2
700b2fe2: 9808         	ldr	r0, [sp, #0x20]
700b2fe4: b00c         	add	sp, #0x30
700b2fe6: bd80         	pop	{r7, pc}
		...

700b2ff0 <Sciclient_rmUdmapFlowCfg>:
700b2ff0: b580         	push	{r7, lr}
700b2ff2: b08c         	sub	sp, #0x30
700b2ff4: 900b         	str	r0, [sp, #0x2c]
700b2ff6: 910a         	str	r1, [sp, #0x28]
700b2ff8: 9209         	str	r2, [sp, #0x24]
700b2ffa: f241 2030    	movw	r0, #0x1230
700b2ffe: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b3002: 2002         	movs	r0, #0x2
700b3004: 9004         	str	r0, [sp, #0x10]
700b3006: 980b         	ldr	r0, [sp, #0x2c]
700b3008: 9005         	str	r0, [sp, #0x14]
700b300a: 2029         	movs	r0, #0x29
700b300c: 9006         	str	r0, [sp, #0x18]
700b300e: 9809         	ldr	r0, [sp, #0x24]
700b3010: 9007         	str	r0, [sp, #0x1c]
700b3012: 2000         	movs	r0, #0x0
700b3014: 9000         	str	r0, [sp]
700b3016: 980a         	ldr	r0, [sp, #0x28]
700b3018: 9001         	str	r0, [sp, #0x4]
700b301a: 2008         	movs	r0, #0x8
700b301c: 9002         	str	r0, [sp, #0x8]
700b301e: a803         	add	r0, sp, #0xc
700b3020: 4669         	mov	r1, sp
700b3022: f7f0 ff25    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xf1b6
700b3026: 9008         	str	r0, [sp, #0x20]
700b3028: 9808         	ldr	r0, [sp, #0x20]
700b302a: b930         	cbnz	r0, 0x700b303a <Sciclient_rmUdmapFlowCfg+0x4a> @ imm = #0xc
700b302c: e7ff         	b	0x700b302e <Sciclient_rmUdmapFlowCfg+0x3e> @ imm = #-0x2
700b302e: 9800         	ldr	r0, [sp]
700b3030: f000 0002    	and	r0, r0, #0x2
700b3034: 2802         	cmp	r0, #0x2
700b3036: d004         	beq	0x700b3042 <Sciclient_rmUdmapFlowCfg+0x52> @ imm = #0x8
700b3038: e7ff         	b	0x700b303a <Sciclient_rmUdmapFlowCfg+0x4a> @ imm = #-0x2
700b303a: f04f 30ff    	mov.w	r0, #0xffffffff
700b303e: 9008         	str	r0, [sp, #0x20]
700b3040: e7ff         	b	0x700b3042 <Sciclient_rmUdmapFlowCfg+0x52> @ imm = #-0x2
700b3042: 9808         	ldr	r0, [sp, #0x20]
700b3044: b00c         	add	sp, #0x30
700b3046: bd80         	pop	{r7, pc}
		...

700b3050 <Sciclient_rmUdmapFlowSizeThreshCfg>:
700b3050: b580         	push	{r7, lr}
700b3052: b08c         	sub	sp, #0x30
700b3054: 900b         	str	r0, [sp, #0x2c]
700b3056: 910a         	str	r1, [sp, #0x28]
700b3058: 9209         	str	r2, [sp, #0x24]
700b305a: f241 2031    	movw	r0, #0x1231
700b305e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b3062: 2002         	movs	r0, #0x2
700b3064: 9004         	str	r0, [sp, #0x10]
700b3066: 980b         	ldr	r0, [sp, #0x2c]
700b3068: 9005         	str	r0, [sp, #0x14]
700b306a: 201d         	movs	r0, #0x1d
700b306c: 9006         	str	r0, [sp, #0x18]
700b306e: 9809         	ldr	r0, [sp, #0x24]
700b3070: 9007         	str	r0, [sp, #0x1c]
700b3072: 2000         	movs	r0, #0x0
700b3074: 9000         	str	r0, [sp]
700b3076: 980a         	ldr	r0, [sp, #0x28]
700b3078: 9001         	str	r0, [sp, #0x4]
700b307a: 2008         	movs	r0, #0x8
700b307c: 9002         	str	r0, [sp, #0x8]
700b307e: a803         	add	r0, sp, #0xc
700b3080: 4669         	mov	r1, sp
700b3082: f7f0 fef5    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xf216
700b3086: 9008         	str	r0, [sp, #0x20]
700b3088: 9808         	ldr	r0, [sp, #0x20]
700b308a: b930         	cbnz	r0, 0x700b309a <Sciclient_rmUdmapFlowSizeThreshCfg+0x4a> @ imm = #0xc
700b308c: e7ff         	b	0x700b308e <Sciclient_rmUdmapFlowSizeThreshCfg+0x3e> @ imm = #-0x2
700b308e: 9800         	ldr	r0, [sp]
700b3090: f000 0002    	and	r0, r0, #0x2
700b3094: 2802         	cmp	r0, #0x2
700b3096: d004         	beq	0x700b30a2 <Sciclient_rmUdmapFlowSizeThreshCfg+0x52> @ imm = #0x8
700b3098: e7ff         	b	0x700b309a <Sciclient_rmUdmapFlowSizeThreshCfg+0x4a> @ imm = #-0x2
700b309a: f04f 30ff    	mov.w	r0, #0xffffffff
700b309e: 9008         	str	r0, [sp, #0x20]
700b30a0: e7ff         	b	0x700b30a2 <Sciclient_rmUdmapFlowSizeThreshCfg+0x52> @ imm = #-0x2
700b30a2: 9808         	ldr	r0, [sp, #0x20]
700b30a4: b00c         	add	sp, #0x30
700b30a6: bd80         	pop	{r7, pc}
		...

700b30b0 <Sciclient_rmUdmapRxChCfg>:
700b30b0: b580         	push	{r7, lr}
700b30b2: b08c         	sub	sp, #0x30
700b30b4: 900b         	str	r0, [sp, #0x2c]
700b30b6: 910a         	str	r1, [sp, #0x28]
700b30b8: 9209         	str	r2, [sp, #0x24]
700b30ba: f241 2015    	movw	r0, #0x1215
700b30be: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b30c2: 2002         	movs	r0, #0x2
700b30c4: 9004         	str	r0, [sp, #0x10]
700b30c6: 980b         	ldr	r0, [sp, #0x2c]
700b30c8: 9005         	str	r0, [sp, #0x14]
700b30ca: 2022         	movs	r0, #0x22
700b30cc: 9006         	str	r0, [sp, #0x18]
700b30ce: 9809         	ldr	r0, [sp, #0x24]
700b30d0: 9007         	str	r0, [sp, #0x1c]
700b30d2: 2000         	movs	r0, #0x0
700b30d4: 9000         	str	r0, [sp]
700b30d6: 980a         	ldr	r0, [sp, #0x28]
700b30d8: 9001         	str	r0, [sp, #0x4]
700b30da: 2008         	movs	r0, #0x8
700b30dc: 9002         	str	r0, [sp, #0x8]
700b30de: a803         	add	r0, sp, #0xc
700b30e0: 4669         	mov	r1, sp
700b30e2: f7f0 fec5    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xf276
700b30e6: 9008         	str	r0, [sp, #0x20]
700b30e8: 9808         	ldr	r0, [sp, #0x20]
700b30ea: b930         	cbnz	r0, 0x700b30fa <Sciclient_rmUdmapRxChCfg+0x4a> @ imm = #0xc
700b30ec: e7ff         	b	0x700b30ee <Sciclient_rmUdmapRxChCfg+0x3e> @ imm = #-0x2
700b30ee: 9800         	ldr	r0, [sp]
700b30f0: f000 0002    	and	r0, r0, #0x2
700b30f4: 2802         	cmp	r0, #0x2
700b30f6: d004         	beq	0x700b3102 <Sciclient_rmUdmapRxChCfg+0x52> @ imm = #0x8
700b30f8: e7ff         	b	0x700b30fa <Sciclient_rmUdmapRxChCfg+0x4a> @ imm = #-0x2
700b30fa: f04f 30ff    	mov.w	r0, #0xffffffff
700b30fe: 9008         	str	r0, [sp, #0x20]
700b3100: e7ff         	b	0x700b3102 <Sciclient_rmUdmapRxChCfg+0x52> @ imm = #-0x2
700b3102: 9808         	ldr	r0, [sp, #0x20]
700b3104: b00c         	add	sp, #0x30
700b3106: bd80         	pop	{r7, pc}
		...

700b3110 <Sciclient_rmUdmapTxChCfg>:
700b3110: b580         	push	{r7, lr}
700b3112: b08c         	sub	sp, #0x30
700b3114: 900b         	str	r0, [sp, #0x2c]
700b3116: 910a         	str	r1, [sp, #0x28]
700b3118: 9209         	str	r2, [sp, #0x24]
700b311a: f241 2005    	movw	r0, #0x1205
700b311e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b3122: 2002         	movs	r0, #0x2
700b3124: 9004         	str	r0, [sp, #0x10]
700b3126: 980b         	ldr	r0, [sp, #0x2c]
700b3128: 9005         	str	r0, [sp, #0x14]
700b312a: 2024         	movs	r0, #0x24
700b312c: 9006         	str	r0, [sp, #0x18]
700b312e: 9809         	ldr	r0, [sp, #0x24]
700b3130: 9007         	str	r0, [sp, #0x1c]
700b3132: 2000         	movs	r0, #0x0
700b3134: 9000         	str	r0, [sp]
700b3136: 980a         	ldr	r0, [sp, #0x28]
700b3138: 9001         	str	r0, [sp, #0x4]
700b313a: 2008         	movs	r0, #0x8
700b313c: 9002         	str	r0, [sp, #0x8]
700b313e: a803         	add	r0, sp, #0xc
700b3140: 4669         	mov	r1, sp
700b3142: f7f0 fe95    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xf2d6
700b3146: 9008         	str	r0, [sp, #0x20]
700b3148: 9808         	ldr	r0, [sp, #0x20]
700b314a: b930         	cbnz	r0, 0x700b315a <Sciclient_rmUdmapTxChCfg+0x4a> @ imm = #0xc
700b314c: e7ff         	b	0x700b314e <Sciclient_rmUdmapTxChCfg+0x3e> @ imm = #-0x2
700b314e: 9800         	ldr	r0, [sp]
700b3150: f000 0002    	and	r0, r0, #0x2
700b3154: 2802         	cmp	r0, #0x2
700b3156: d004         	beq	0x700b3162 <Sciclient_rmUdmapTxChCfg+0x52> @ imm = #0x8
700b3158: e7ff         	b	0x700b315a <Sciclient_rmUdmapTxChCfg+0x4a> @ imm = #-0x2
700b315a: f04f 30ff    	mov.w	r0, #0xffffffff
700b315e: 9008         	str	r0, [sp, #0x20]
700b3160: e7ff         	b	0x700b3162 <Sciclient_rmUdmapTxChCfg+0x52> @ imm = #-0x2
700b3162: 9808         	ldr	r0, [sp, #0x20]
700b3164: b00c         	add	sp, #0x30
700b3166: bd80         	pop	{r7, pc}

700b3168 <_outs>:
700b3168: e92d4070     	push	{r4, r5, r6, lr}
700b316c: e5916004     	ldr	r6, [r1, #0x4]
700b3170: e1a04001     	mov	r4, r1
700b3174: e5913008     	ldr	r3, [r1, #0x8]
700b3178: e1a05002     	mov	r5, r2
700b317c: e1560003     	cmp	r6, r3
700b3180: 9a00000a     	bls	0x700b31b0 <_outs+0x48> @ imm = #0x28
700b3184: e0466003     	sub	r6, r6, r3
700b3188: e1a01000     	mov	r1, r0
700b318c: e5940000     	ldr	r0, [r4]
700b3190: e1560005     	cmp	r6, r5
700b3194: 21a06005     	movhs	r6, r5
700b3198: e1a02006     	mov	r2, r6
700b319c: ebffbb16     	bl	0x700a1dfc <__aeabi_memcpy8> @ imm = #-0x113a8
700b31a0: e5940000     	ldr	r0, [r4]
700b31a4: e5943008     	ldr	r3, [r4, #0x8]
700b31a8: e0800006     	add	r0, r0, r6
700b31ac: e5840000     	str	r0, [r4]
700b31b0: e0831005     	add	r1, r3, r5
700b31b4: e1a00005     	mov	r0, r5
700b31b8: e5841008     	str	r1, [r4, #0x8]
700b31bc: e8bd8070     	pop	{r4, r5, r6, pc}

700b31c0 <_tx_thread_system_return>:
700b31c0: e10f1000     	mrs	r1, apsr
700b31c4: f10c0080     	cpsid	i
700b31c8: e92d4ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700b31cc: e59f503c     	ldr	r5, [pc, #0x3c]         @ 0x700b3210 <__tx_thread_dont_save_ts+0x8>
700b31d0: e5956000     	ldr	r6, [r5]
700b31d4: eef14a10     	vmrs	r4, fpscr
700b31d8: e52d4004     	str	r4, [sp, #-0x4]!
700b31dc: ed2d0b20     	vpush	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b31e0: e3a00000     	mov	r0, #0
700b31e4: e92d0003     	push	{r0, r1}
700b31e8: e59f2024     	ldr	r2, [pc, #0x24]         @ 0x700b3214 <__tx_thread_dont_save_ts+0xc>
700b31ec: e5921000     	ldr	r1, [r2]
700b31f0: e586d008     	str	sp, [r6, #0x8]
700b31f4: e3a04000     	mov	r4, #0
700b31f8: e3510000     	cmp	r1, #0
700b31fc: 0a000001     	beq	0x700b3208 <__tx_thread_dont_save_ts> @ imm = #0x4
700b3200: e5824000     	str	r4, [r2]
700b3204: e5861018     	str	r1, [r6, #0x18]

700b3208 <__tx_thread_dont_save_ts>:
700b3208: e5854000     	str	r4, [r5]
700b320c: eafff6e0     	b	0x700b0d94 <_tx_thread_schedule> @ imm = #-0x2480
700b3210: ec ac 08 70  	.word	0x7008acec
700b3214: 24 ad 08 70  	.word	0x7008ad24
700b3218: 00 00 00 00  	.word	0x00000000
700b321c: 00 00 00 00  	.word	0x00000000

700b3220 <Sciclient_rmIrqReleaseRaw>:
700b3220: b580         	push	{r7, lr}
700b3222: b08e         	sub	sp, #0x38
700b3224: 900d         	str	r0, [sp, #0x34]
700b3226: 910c         	str	r1, [sp, #0x30]
700b3228: f241 0001    	movw	r0, #0x1001
700b322c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b3230: 2002         	movs	r0, #0x2
700b3232: 9007         	str	r0, [sp, #0x1c]
700b3234: 980d         	ldr	r0, [sp, #0x34]
700b3236: 9008         	str	r0, [sp, #0x20]
700b3238: 201c         	movs	r0, #0x1c
700b323a: 9009         	str	r0, [sp, #0x24]
700b323c: 980c         	ldr	r0, [sp, #0x30]
700b323e: 900a         	str	r0, [sp, #0x28]
700b3240: 2000         	movs	r0, #0x0
700b3242: 9003         	str	r0, [sp, #0xc]
700b3244: a801         	add	r0, sp, #0x4
700b3246: 9004         	str	r0, [sp, #0x10]
700b3248: 2008         	movs	r0, #0x8
700b324a: 9005         	str	r0, [sp, #0x14]
700b324c: a806         	add	r0, sp, #0x18
700b324e: a903         	add	r1, sp, #0xc
700b3250: f7f0 fe0e    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xf3e4
700b3254: 900b         	str	r0, [sp, #0x2c]
700b3256: 980b         	ldr	r0, [sp, #0x2c]
700b3258: b930         	cbnz	r0, 0x700b3268 <Sciclient_rmIrqReleaseRaw+0x48> @ imm = #0xc
700b325a: e7ff         	b	0x700b325c <Sciclient_rmIrqReleaseRaw+0x3c> @ imm = #-0x2
700b325c: 9803         	ldr	r0, [sp, #0xc]
700b325e: f000 0002    	and	r0, r0, #0x2
700b3262: 2802         	cmp	r0, #0x2
700b3264: d004         	beq	0x700b3270 <Sciclient_rmIrqReleaseRaw+0x50> @ imm = #0x8
700b3266: e7ff         	b	0x700b3268 <Sciclient_rmIrqReleaseRaw+0x48> @ imm = #-0x2
700b3268: f04f 30ff    	mov.w	r0, #0xffffffff
700b326c: 900b         	str	r0, [sp, #0x2c]
700b326e: e7ff         	b	0x700b3270 <Sciclient_rmIrqReleaseRaw+0x50> @ imm = #-0x2
700b3270: 980b         	ldr	r0, [sp, #0x2c]
700b3272: b00e         	add	sp, #0x38
700b3274: bd80         	pop	{r7, pc}
		...
700b327e: 0000         	movs	r0, r0

700b3280 <Sciclient_rmPsilPair>:
700b3280: b580         	push	{r7, lr}
700b3282: b08e         	sub	sp, #0x38
700b3284: 900d         	str	r0, [sp, #0x34]
700b3286: 910c         	str	r1, [sp, #0x30]
700b3288: f44f 5094    	mov.w	r0, #0x1280
700b328c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b3290: 2002         	movs	r0, #0x2
700b3292: 9007         	str	r0, [sp, #0x1c]
700b3294: 980d         	ldr	r0, [sp, #0x34]
700b3296: 9008         	str	r0, [sp, #0x20]
700b3298: 2014         	movs	r0, #0x14
700b329a: 9009         	str	r0, [sp, #0x24]
700b329c: 980c         	ldr	r0, [sp, #0x30]
700b329e: 900a         	str	r0, [sp, #0x28]
700b32a0: 2000         	movs	r0, #0x0
700b32a2: 9003         	str	r0, [sp, #0xc]
700b32a4: a801         	add	r0, sp, #0x4
700b32a6: 9004         	str	r0, [sp, #0x10]
700b32a8: 2008         	movs	r0, #0x8
700b32aa: 9005         	str	r0, [sp, #0x14]
700b32ac: a806         	add	r0, sp, #0x18
700b32ae: a903         	add	r1, sp, #0xc
700b32b0: f7f0 fdde    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xf444
700b32b4: 900b         	str	r0, [sp, #0x2c]
700b32b6: 980b         	ldr	r0, [sp, #0x2c]
700b32b8: b930         	cbnz	r0, 0x700b32c8 <Sciclient_rmPsilPair+0x48> @ imm = #0xc
700b32ba: e7ff         	b	0x700b32bc <Sciclient_rmPsilPair+0x3c> @ imm = #-0x2
700b32bc: 9803         	ldr	r0, [sp, #0xc]
700b32be: f000 0002    	and	r0, r0, #0x2
700b32c2: 2802         	cmp	r0, #0x2
700b32c4: d004         	beq	0x700b32d0 <Sciclient_rmPsilPair+0x50> @ imm = #0x8
700b32c6: e7ff         	b	0x700b32c8 <Sciclient_rmPsilPair+0x48> @ imm = #-0x2
700b32c8: f04f 30ff    	mov.w	r0, #0xffffffff
700b32cc: 900b         	str	r0, [sp, #0x2c]
700b32ce: e7ff         	b	0x700b32d0 <Sciclient_rmPsilPair+0x50> @ imm = #-0x2
700b32d0: 980b         	ldr	r0, [sp, #0x2c]
700b32d2: b00e         	add	sp, #0x38
700b32d4: bd80         	pop	{r7, pc}
		...
700b32de: 0000         	movs	r0, r0

700b32e0 <Sciclient_rmPsilUnpair>:
700b32e0: b580         	push	{r7, lr}
700b32e2: b08e         	sub	sp, #0x38
700b32e4: 900d         	str	r0, [sp, #0x34]
700b32e6: 910c         	str	r1, [sp, #0x30]
700b32e8: f241 2081    	movw	r0, #0x1281
700b32ec: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b32f0: 2002         	movs	r0, #0x2
700b32f2: 9007         	str	r0, [sp, #0x1c]
700b32f4: 980d         	ldr	r0, [sp, #0x34]
700b32f6: 9008         	str	r0, [sp, #0x20]
700b32f8: 2014         	movs	r0, #0x14
700b32fa: 9009         	str	r0, [sp, #0x24]
700b32fc: 980c         	ldr	r0, [sp, #0x30]
700b32fe: 900a         	str	r0, [sp, #0x28]
700b3300: 2000         	movs	r0, #0x0
700b3302: 9003         	str	r0, [sp, #0xc]
700b3304: a801         	add	r0, sp, #0x4
700b3306: 9004         	str	r0, [sp, #0x10]
700b3308: 2008         	movs	r0, #0x8
700b330a: 9005         	str	r0, [sp, #0x14]
700b330c: a806         	add	r0, sp, #0x18
700b330e: a903         	add	r1, sp, #0xc
700b3310: f7f0 fdae    	bl	0x700a3e70 <Sciclient_service> @ imm = #-0xf4a4
700b3314: 900b         	str	r0, [sp, #0x2c]
700b3316: 980b         	ldr	r0, [sp, #0x2c]
700b3318: b930         	cbnz	r0, 0x700b3328 <Sciclient_rmPsilUnpair+0x48> @ imm = #0xc
700b331a: e7ff         	b	0x700b331c <Sciclient_rmPsilUnpair+0x3c> @ imm = #-0x2
700b331c: 9803         	ldr	r0, [sp, #0xc]
700b331e: f000 0002    	and	r0, r0, #0x2
700b3322: 2802         	cmp	r0, #0x2
700b3324: d004         	beq	0x700b3330 <Sciclient_rmPsilUnpair+0x50> @ imm = #0x8
700b3326: e7ff         	b	0x700b3328 <Sciclient_rmPsilUnpair+0x48> @ imm = #-0x2
700b3328: f04f 30ff    	mov.w	r0, #0xffffffff
700b332c: 900b         	str	r0, [sp, #0x2c]
700b332e: e7ff         	b	0x700b3330 <Sciclient_rmPsilUnpair+0x50> @ imm = #-0x2
700b3330: 980b         	ldr	r0, [sp, #0x2c]
700b3332: b00e         	add	sp, #0x38
700b3334: bd80         	pop	{r7, pc}
		...
700b333e: 0000         	movs	r0, r0

700b3340 <Udma_chSetPeerReg>:
700b3340: b580         	push	{r7, lr}
700b3342: b086         	sub	sp, #0x18
700b3344: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b3348: 9005         	str	r0, [sp, #0x14]
700b334a: 9104         	str	r1, [sp, #0x10]
700b334c: 9203         	str	r2, [sp, #0xc]
700b334e: 9302         	str	r3, [sp, #0x8]
700b3350: 9803         	ldr	r0, [sp, #0xc]
700b3352: f002 fc0d    	bl	0x700b5b70 <CSL_REG32_RD_RAW> @ imm = #0x281a
700b3356: 9001         	str	r0, [sp, #0x4]
700b3358: 9801         	ldr	r0, [sp, #0x4]
700b335a: f020 4000    	bic	r0, r0, #0x80000000
700b335e: 9001         	str	r0, [sp, #0x4]
700b3360: 9803         	ldr	r0, [sp, #0xc]
700b3362: 9901         	ldr	r1, [sp, #0x4]
700b3364: f002 fb84    	bl	0x700b5a70 <CSL_REG32_WR_RAW> @ imm = #0x2708
700b3368: 9804         	ldr	r0, [sp, #0x10]
700b336a: 6801         	ldr	r1, [r0]
700b336c: 6840         	ldr	r0, [r0, #0x4]
700b336e: f36f 301f    	bfc	r0, #12, #20
700b3372: f361 601a    	bfi	r0, r1, #24, #3
700b3376: 9001         	str	r0, [sp, #0x4]
700b3378: 9808         	ldr	r0, [sp, #0x20]
700b337a: 9901         	ldr	r1, [sp, #0x4]
700b337c: f002 fb78    	bl	0x700b5a70 <CSL_REG32_WR_RAW> @ imm = #0x26f0
700b3380: 9804         	ldr	r0, [sp, #0x10]
700b3382: 6880         	ldr	r0, [r0, #0x8]
700b3384: f36f 301f    	bfc	r0, #12, #20
700b3388: 9001         	str	r0, [sp, #0x4]
700b338a: 9802         	ldr	r0, [sp, #0x8]
700b338c: 9901         	ldr	r1, [sp, #0x4]
700b338e: f002 fb6f    	bl	0x700b5a70 <CSL_REG32_WR_RAW> @ imm = #0x26de
700b3392: b006         	add	sp, #0x18
700b3394: bd80         	pop	{r7, pc}
		...
700b339e: 0000         	movs	r0, r0

700b33a0 <Udma_eventGetGlobalHandle>:
700b33a0: b084         	sub	sp, #0x10
700b33a2: 9003         	str	r0, [sp, #0xc]
700b33a4: 2000         	movs	r0, #0x0
700b33a6: 9002         	str	r0, [sp, #0x8]
700b33a8: 9000         	str	r0, [sp]
700b33aa: 9803         	ldr	r0, [sp, #0xc]
700b33ac: b920         	cbnz	r0, 0x700b33b8 <Udma_eventGetGlobalHandle+0x18> @ imm = #0x8
700b33ae: e7ff         	b	0x700b33b0 <Udma_eventGetGlobalHandle+0x10> @ imm = #-0x2
700b33b0: f06f 0001    	mvn	r0, #0x1
700b33b4: 9002         	str	r0, [sp, #0x8]
700b33b6: e7ff         	b	0x700b33b8 <Udma_eventGetGlobalHandle+0x18> @ imm = #-0x2
700b33b8: 9802         	ldr	r0, [sp, #0x8]
700b33ba: b988         	cbnz	r0, 0x700b33e0 <Udma_eventGetGlobalHandle+0x40> @ imm = #0x22
700b33bc: e7ff         	b	0x700b33be <Udma_eventGetGlobalHandle+0x1e> @ imm = #-0x2
700b33be: 9803         	ldr	r0, [sp, #0xc]
700b33c0: 9001         	str	r0, [sp, #0x4]
700b33c2: 9801         	ldr	r0, [sp, #0x4]
700b33c4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b33c8: f64a 31cd    	movw	r1, #0xabcd
700b33cc: f6ca 31dc    	movt	r1, #0xabdc
700b33d0: 4288         	cmp	r0, r1
700b33d2: d004         	beq	0x700b33de <Udma_eventGetGlobalHandle+0x3e> @ imm = #0x8
700b33d4: e7ff         	b	0x700b33d6 <Udma_eventGetGlobalHandle+0x36> @ imm = #-0x2
700b33d6: f04f 30ff    	mov.w	r0, #0xffffffff
700b33da: 9002         	str	r0, [sp, #0x8]
700b33dc: e7ff         	b	0x700b33de <Udma_eventGetGlobalHandle+0x3e> @ imm = #-0x2
700b33de: e7ff         	b	0x700b33e0 <Udma_eventGetGlobalHandle+0x40> @ imm = #-0x2
700b33e0: 9802         	ldr	r0, [sp, #0x8]
700b33e2: b928         	cbnz	r0, 0x700b33f0 <Udma_eventGetGlobalHandle+0x50> @ imm = #0xa
700b33e4: e7ff         	b	0x700b33e6 <Udma_eventGetGlobalHandle+0x46> @ imm = #-0x2
700b33e6: 9801         	ldr	r0, [sp, #0x4]
700b33e8: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700b33ec: 9000         	str	r0, [sp]
700b33ee: e7ff         	b	0x700b33f0 <Udma_eventGetGlobalHandle+0x50> @ imm = #-0x2
700b33f0: 9800         	ldr	r0, [sp]
700b33f2: b004         	add	sp, #0x10
700b33f4: 4770         	bx	lr
		...
700b33fe: 0000         	movs	r0, r0

700b3400 <CSL_pktdmaIsValidChanIdx>:
700b3400: b084         	sub	sp, #0x10
700b3402: 9003         	str	r0, [sp, #0xc]
700b3404: 9102         	str	r1, [sp, #0x8]
700b3406: 9201         	str	r2, [sp, #0x4]
700b3408: 9801         	ldr	r0, [sp, #0x4]
700b340a: b950         	cbnz	r0, 0x700b3422 <CSL_pktdmaIsValidChanIdx+0x22> @ imm = #0x14
700b340c: e7ff         	b	0x700b340e <CSL_pktdmaIsValidChanIdx+0xe> @ imm = #-0x2
700b340e: 9802         	ldr	r0, [sp, #0x8]
700b3410: 9903         	ldr	r1, [sp, #0xc]
700b3412: 6a09         	ldr	r1, [r1, #0x20]
700b3414: 4288         	cmp	r0, r1
700b3416: d204         	bhs	0x700b3422 <CSL_pktdmaIsValidChanIdx+0x22> @ imm = #0x8
700b3418: e7ff         	b	0x700b341a <CSL_pktdmaIsValidChanIdx+0x1a> @ imm = #-0x2
700b341a: 2001         	movs	r0, #0x1
700b341c: f88d 0003    	strb.w	r0, [sp, #0x3]
700b3420: e012         	b	0x700b3448 <CSL_pktdmaIsValidChanIdx+0x48> @ imm = #0x24
700b3422: 9801         	ldr	r0, [sp, #0x4]
700b3424: 2801         	cmp	r0, #0x1
700b3426: d10a         	bne	0x700b343e <CSL_pktdmaIsValidChanIdx+0x3e> @ imm = #0x14
700b3428: e7ff         	b	0x700b342a <CSL_pktdmaIsValidChanIdx+0x2a> @ imm = #-0x2
700b342a: 9802         	ldr	r0, [sp, #0x8]
700b342c: 9903         	ldr	r1, [sp, #0xc]
700b342e: 6a49         	ldr	r1, [r1, #0x24]
700b3430: 4288         	cmp	r0, r1
700b3432: d204         	bhs	0x700b343e <CSL_pktdmaIsValidChanIdx+0x3e> @ imm = #0x8
700b3434: e7ff         	b	0x700b3436 <CSL_pktdmaIsValidChanIdx+0x36> @ imm = #-0x2
700b3436: 2001         	movs	r0, #0x1
700b3438: f88d 0003    	strb.w	r0, [sp, #0x3]
700b343c: e003         	b	0x700b3446 <CSL_pktdmaIsValidChanIdx+0x46> @ imm = #0x6
700b343e: 2000         	movs	r0, #0x0
700b3440: f88d 0003    	strb.w	r0, [sp, #0x3]
700b3444: e7ff         	b	0x700b3446 <CSL_pktdmaIsValidChanIdx+0x46> @ imm = #-0x2
700b3446: e7ff         	b	0x700b3448 <CSL_pktdmaIsValidChanIdx+0x48> @ imm = #-0x2
700b3448: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b344c: f000 0001    	and	r0, r0, #0x1
700b3450: b004         	add	sp, #0x10
700b3452: 4770         	bx	lr
		...

700b3460 <Sciclient_rmUnmappedVintRouteCreate>:
700b3460: b580         	push	{r7, lr}
700b3462: b084         	sub	sp, #0x10
700b3464: 9003         	str	r0, [sp, #0xc]
700b3466: 9903         	ldr	r1, [sp, #0xc]
700b3468: 8a08         	ldrh	r0, [r1, #0x10]
700b346a: 8a49         	ldrh	r1, [r1, #0x12]
700b346c: f10d 0207    	add.w	r2, sp, #0x7
700b3470: f7fe fbfe    	bl	0x700b1c70 <Sciclient_rmIaVintGetInfo> @ imm = #-0x1804
700b3474: 9002         	str	r0, [sp, #0x8]
700b3476: 9802         	ldr	r0, [sp, #0x8]
700b3478: b940         	cbnz	r0, 0x700b348c <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #0x10
700b347a: e7ff         	b	0x700b347c <Sciclient_rmUnmappedVintRouteCreate+0x1c> @ imm = #-0x2
700b347c: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b3480: b120         	cbz	r0, 0x700b348c <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #0x8
700b3482: e7ff         	b	0x700b3484 <Sciclient_rmUnmappedVintRouteCreate+0x24> @ imm = #-0x2
700b3484: f06f 0001    	mvn	r0, #0x1
700b3488: 9002         	str	r0, [sp, #0x8]
700b348a: e7ff         	b	0x700b348c <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #-0x2
700b348c: 9802         	ldr	r0, [sp, #0x8]
700b348e: b970         	cbnz	r0, 0x700b34ae <Sciclient_rmUnmappedVintRouteCreate+0x4e> @ imm = #0x1c
700b3490: e7ff         	b	0x700b3492 <Sciclient_rmUnmappedVintRouteCreate+0x32> @ imm = #-0x2
700b3492: 9803         	ldr	r0, [sp, #0xc]
700b3494: f7f1 fdec    	bl	0x700a5070 <Sciclient_rmIrqFindRoute> @ imm = #-0xe428
700b3498: 9002         	str	r0, [sp, #0x8]
700b349a: 9802         	ldr	r0, [sp, #0x8]
700b349c: b930         	cbnz	r0, 0x700b34ac <Sciclient_rmUnmappedVintRouteCreate+0x4c> @ imm = #0xc
700b349e: e7ff         	b	0x700b34a0 <Sciclient_rmUnmappedVintRouteCreate+0x40> @ imm = #-0x2
700b34a0: 9803         	ldr	r0, [sp, #0xc]
700b34a2: 2100         	movs	r1, #0x0
700b34a4: f7f4 fdec    	bl	0x700a8080 <Sciclient_rmIrqProgramRoute> @ imm = #-0xb428
700b34a8: 9002         	str	r0, [sp, #0x8]
700b34aa: e7ff         	b	0x700b34ac <Sciclient_rmUnmappedVintRouteCreate+0x4c> @ imm = #-0x2
700b34ac: e7ff         	b	0x700b34ae <Sciclient_rmUnmappedVintRouteCreate+0x4e> @ imm = #-0x2
700b34ae: 9802         	ldr	r0, [sp, #0x8]
700b34b0: b004         	add	sp, #0x10
700b34b2: bd80         	pop	{r7, pc}
		...

700b34c0 <UART_OperModeValid>:
700b34c0: b082         	sub	sp, #0x8
700b34c2: 9001         	str	r0, [sp, #0x4]
700b34c4: f06f 0002    	mvn	r0, #0x2
700b34c8: 9000         	str	r0, [sp]
700b34ca: 9801         	ldr	r0, [sp, #0x4]
700b34cc: b1e0         	cbz	r0, 0x700b3508 <UART_OperModeValid+0x48> @ imm = #0x38
700b34ce: e7ff         	b	0x700b34d0 <UART_OperModeValid+0x10> @ imm = #-0x2
700b34d0: 9801         	ldr	r0, [sp, #0x4]
700b34d2: 2801         	cmp	r0, #0x1
700b34d4: d018         	beq	0x700b3508 <UART_OperModeValid+0x48> @ imm = #0x30
700b34d6: e7ff         	b	0x700b34d8 <UART_OperModeValid+0x18> @ imm = #-0x2
700b34d8: 9801         	ldr	r0, [sp, #0x4]
700b34da: 2802         	cmp	r0, #0x2
700b34dc: d014         	beq	0x700b3508 <UART_OperModeValid+0x48> @ imm = #0x28
700b34de: e7ff         	b	0x700b34e0 <UART_OperModeValid+0x20> @ imm = #-0x2
700b34e0: 9801         	ldr	r0, [sp, #0x4]
700b34e2: 2803         	cmp	r0, #0x3
700b34e4: d010         	beq	0x700b3508 <UART_OperModeValid+0x48> @ imm = #0x20
700b34e6: e7ff         	b	0x700b34e8 <UART_OperModeValid+0x28> @ imm = #-0x2
700b34e8: 9801         	ldr	r0, [sp, #0x4]
700b34ea: 2804         	cmp	r0, #0x4
700b34ec: d00c         	beq	0x700b3508 <UART_OperModeValid+0x48> @ imm = #0x18
700b34ee: e7ff         	b	0x700b34f0 <UART_OperModeValid+0x30> @ imm = #-0x2
700b34f0: 9801         	ldr	r0, [sp, #0x4]
700b34f2: 2805         	cmp	r0, #0x5
700b34f4: d008         	beq	0x700b3508 <UART_OperModeValid+0x48> @ imm = #0x10
700b34f6: e7ff         	b	0x700b34f8 <UART_OperModeValid+0x38> @ imm = #-0x2
700b34f8: 9801         	ldr	r0, [sp, #0x4]
700b34fa: 2806         	cmp	r0, #0x6
700b34fc: d004         	beq	0x700b3508 <UART_OperModeValid+0x48> @ imm = #0x8
700b34fe: e7ff         	b	0x700b3500 <UART_OperModeValid+0x40> @ imm = #-0x2
700b3500: 9801         	ldr	r0, [sp, #0x4]
700b3502: 2807         	cmp	r0, #0x7
700b3504: d103         	bne	0x700b350e <UART_OperModeValid+0x4e> @ imm = #0x6
700b3506: e7ff         	b	0x700b3508 <UART_OperModeValid+0x48> @ imm = #-0x2
700b3508: 2000         	movs	r0, #0x0
700b350a: 9000         	str	r0, [sp]
700b350c: e7ff         	b	0x700b350e <UART_OperModeValid+0x4e> @ imm = #-0x2
700b350e: 9800         	ldr	r0, [sp]
700b3510: b002         	add	sp, #0x8
700b3512: 4770         	bx	lr
		...

700b3520 <UdmaRingPrms_init>:
700b3520: b081         	sub	sp, #0x4
700b3522: 9000         	str	r0, [sp]
700b3524: 9800         	ldr	r0, [sp]
700b3526: b318         	cbz	r0, 0x700b3570 <UdmaRingPrms_init+0x50> @ imm = #0x46
700b3528: e7ff         	b	0x700b352a <UdmaRingPrms_init+0xa> @ imm = #-0x2
700b352a: 9900         	ldr	r1, [sp]
700b352c: 2000         	movs	r0, #0x0
700b352e: 6008         	str	r0, [r1]
700b3530: 9a00         	ldr	r2, [sp]
700b3532: f64a 31cd    	movw	r1, #0xabcd
700b3536: f6ca 31dc    	movt	r1, #0xabdc
700b353a: 6051         	str	r1, [r2, #0x4]
700b353c: 9900         	ldr	r1, [sp]
700b353e: 7208         	strb	r0, [r1, #0x8]
700b3540: 9a00         	ldr	r2, [sp]
700b3542: f64f 71ff    	movw	r1, #0xffff
700b3546: 8151         	strh	r1, [r2, #0xa]
700b3548: 9900         	ldr	r1, [sp]
700b354a: 60c8         	str	r0, [r1, #0xc]
700b354c: 9a00         	ldr	r2, [sp]
700b354e: 2101         	movs	r1, #0x1
700b3550: 7411         	strb	r1, [r2, #0x10]
700b3552: 9900         	ldr	r1, [sp]
700b3554: 7448         	strb	r0, [r1, #0x11]
700b3556: 9900         	ldr	r1, [sp]
700b3558: 7488         	strb	r0, [r1, #0x12]
700b355a: 9900         	ldr	r1, [sp]
700b355c: 2004         	movs	r0, #0x4
700b355e: f6cf 70ff    	movt	r0, #0xffff
700b3562: 6148         	str	r0, [r1, #0x14]
700b3564: 9900         	ldr	r1, [sp]
700b3566: 2000         	movs	r0, #0x0
700b3568: f6cf 70ff    	movt	r0, #0xffff
700b356c: 6188         	str	r0, [r1, #0x18]
700b356e: e7ff         	b	0x700b3570 <UdmaRingPrms_init+0x50> @ imm = #-0x2
700b3570: b001         	add	sp, #0x4
700b3572: 4770         	bx	lr
		...

700b3580 <_tx_thread_shell_entry>:
700b3580: b580         	push	{r7, lr}
700b3582: b082         	sub	sp, #0x8
700b3584: f64a 40ec    	movw	r0, #0xacec
700b3588: f2c7 0008    	movt	r0, #0x7008
700b358c: 6800         	ldr	r0, [r0]
700b358e: 9000         	str	r0, [sp]
700b3590: 9800         	ldr	r0, [sp]
700b3592: 6c81         	ldr	r1, [r0, #0x48]
700b3594: 6cc0         	ldr	r0, [r0, #0x4c]
700b3596: 4788         	blx	r1
700b3598: f64a 40f8    	movw	r0, #0xacf8
700b359c: f2c7 0008    	movt	r0, #0x7008
700b35a0: 6800         	ldr	r0, [r0]
700b35a2: b140         	cbz	r0, 0x700b35b6 <_tx_thread_shell_entry+0x36> @ imm = #0x10
700b35a4: e7ff         	b	0x700b35a6 <_tx_thread_shell_entry+0x26> @ imm = #-0x2
700b35a6: f64a 40f8    	movw	r0, #0xacf8
700b35aa: f2c7 0008    	movt	r0, #0x7008
700b35ae: 6801         	ldr	r1, [r0]
700b35b0: 9800         	ldr	r0, [sp]
700b35b2: 4788         	blx	r1
700b35b4: e7ff         	b	0x700b35b6 <_tx_thread_shell_entry+0x36> @ imm = #-0x2
700b35b6: f7ef efee    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x10024
700b35ba: 9001         	str	r0, [sp, #0x4]
700b35bc: 9900         	ldr	r1, [sp]
700b35be: 2001         	movs	r0, #0x1
700b35c0: 6348         	str	r0, [r1, #0x34]
700b35c2: 9800         	ldr	r0, [sp]
700b35c4: 2100         	movs	r1, #0x0
700b35c6: f7f0 f96b    	bl	0x700a38a0 <_tx_thread_system_ni_suspend> @ imm = #-0xfd2a
700b35ca: 9801         	ldr	r0, [sp, #0x4]
700b35cc: f7ef e95c    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x10d48
700b35d0: b002         	add	sp, #0x8
700b35d2: bd80         	pop	{r7, pc}
		...

700b35e0 <_tx_thread_system_preempt_check>:
700b35e0: b580         	push	{r7, lr}
700b35e2: b084         	sub	sp, #0x10
700b35e4: f64a 40fc    	movw	r0, #0xacfc
700b35e8: f2c7 0008    	movt	r0, #0x7008
700b35ec: 6800         	ldr	r0, [r0]
700b35ee: 9003         	str	r0, [sp, #0xc]
700b35f0: 9803         	ldr	r0, [sp, #0xc]
700b35f2: f648 2168    	movw	r1, #0x8a68
700b35f6: f2c7 010b    	movt	r1, #0x700b
700b35fa: 6809         	ldr	r1, [r1]
700b35fc: 4308         	orrs	r0, r1
700b35fe: 9003         	str	r0, [sp, #0xc]
700b3600: 9803         	ldr	r0, [sp, #0xc]
700b3602: b9a8         	cbnz	r0, 0x700b3630 <_tx_thread_system_preempt_check+0x50> @ imm = #0x2a
700b3604: e7ff         	b	0x700b3606 <_tx_thread_system_preempt_check+0x26> @ imm = #-0x2
700b3606: f64a 40ec    	movw	r0, #0xacec
700b360a: f2c7 0008    	movt	r0, #0x7008
700b360e: 6800         	ldr	r0, [r0]
700b3610: 9002         	str	r0, [sp, #0x8]
700b3612: f64a 40f0    	movw	r0, #0xacf0
700b3616: f2c7 0008    	movt	r0, #0x7008
700b361a: 6800         	ldr	r0, [r0]
700b361c: 9001         	str	r0, [sp, #0x4]
700b361e: 9802         	ldr	r0, [sp, #0x8]
700b3620: 9901         	ldr	r1, [sp, #0x4]
700b3622: 4288         	cmp	r0, r1
700b3624: d003         	beq	0x700b362e <_tx_thread_system_preempt_check+0x4e> @ imm = #0x6
700b3626: e7ff         	b	0x700b3628 <_tx_thread_system_preempt_check+0x48> @ imm = #-0x2
700b3628: f7ff edca    	blx	0x700b31c0 <_tx_thread_system_return> @ imm = #-0x46c
700b362c: e7ff         	b	0x700b362e <_tx_thread_system_preempt_check+0x4e> @ imm = #-0x2
700b362e: e7ff         	b	0x700b3630 <_tx_thread_system_preempt_check+0x50> @ imm = #-0x2
700b3630: b004         	add	sp, #0x10
700b3632: bd80         	pop	{r7, pc}

700b3634 <__TI_auto_init_nobinit_nopinit>:
700b3634: e92d4070     	push	{r4, r5, r6, lr}
700b3638: e59f403c     	ldr	r4, [pc, #0x3c]         @ 0x700b367c <__TI_auto_init_nobinit_nopinit+0x48>
700b363c: e59f0034     	ldr	r0, [pc, #0x34]         @ 0x700b3678 <__TI_auto_init_nobinit_nopinit+0x44>
700b3640: e1540000     	cmp	r4, r0
700b3644: 0a000009     	beq	0x700b3670 <__TI_auto_init_nobinit_nopinit+0x3c> @ imm = #0x24
700b3648: e59f5030     	ldr	r5, [pc, #0x30]         @ 0x700b3680 <__TI_auto_init_nobinit_nopinit+0x4c>
700b364c: e59f6030     	ldr	r6, [pc, #0x30]         @ 0x700b3684 <__TI_auto_init_nobinit_nopinit+0x50>
700b3650: e1550006     	cmp	r5, r6
700b3654: 0a000005     	beq	0x700b3670 <__TI_auto_init_nobinit_nopinit+0x3c> @ imm = #0x14
700b3658: e1c500d0     	ldrd	r0, r1, [r5]
700b365c: e4d02001     	ldrb	r2, [r0], #1
700b3660: e7942102     	ldr	r2, [r4, r2, lsl #2]
700b3664: e12fff32     	blx	r2
700b3668: e2855008     	add	r5, r5, #8
700b366c: eafffff7     	b	0x700b3650 <__TI_auto_init_nobinit_nopinit+0x1c> @ imm = #-0x24
700b3670: e1a00000     	mov	r0, r0
700b3674: e8bd8070     	pop	{r4, r5, r6, pc}
700b3678: 00 00 00 00  	.word	0x00000000
700b367c: 00 00 00 00  	.word	0x00000000
700b3680: 00 00 00 00  	.word	0x00000000
700b3684: 00 00 00 00  	.word	0x00000000
700b3688: 00 00 00 00  	.word	0x00000000
700b368c: 00 00 00 00  	.word	0x00000000

700b3690 <Drivers_open>:
; {
700b3690: b5b0         	push	{r4, r5, r7, lr}
700b3692: b082         	sub	sp, #0x8
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b3694: f648 01d4    	movw	r1, #0x88d4
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b3698: f64a 5428    	movw	r4, #0xad28
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b369c: f2c7 010b    	movt	r1, #0x700b
700b36a0: 2500         	movs	r5, #0x0
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b36a2: f2c7 0408    	movt	r4, #0x7008
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b36a6: 2000         	movs	r0, #0x0
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b36a8: 6025         	str	r5, [r4]
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b36aa: f7ed ffc1    	bl	0x700a1630 <UART_open>  @ imm = #-0x1207e
700b36ae: 6020         	str	r0, [r4]
;         if(NULL == gUartHandle[instCnt])
700b36b0: b108         	cbz	r0, 0x700b36b6 <Drivers_open+0x26> @ imm = #0x2
; }
700b36b2: b002         	add	sp, #0x8
700b36b4: bdb0         	pop	{r4, r5, r7, pc}
;             DebugP_logError("UART open failed for instance %d !!!\r\n", instCnt);
700b36b6: f647 31b2    	movw	r1, #0x7bb2
700b36ba: f248 1253    	movw	r2, #0x8153
700b36be: f2c7 010b    	movt	r1, #0x700b
700b36c2: f2c7 020b    	movt	r2, #0x700b
700b36c6: 2002         	movs	r0, #0x2
700b36c8: 236e         	movs	r3, #0x6e
700b36ca: 9500         	str	r5, [sp]
700b36cc: f7fc fe98    	bl	0x700b0400 <_DebugP_logZone> @ imm = #-0x32d0
;         if(gUartHandle[instCnt] != NULL)
700b36d0: 6820         	ldr	r0, [r4]
700b36d2: 2800         	cmp	r0, #0x0
700b36d4: d0ed         	beq	0x700b36b2 <Drivers_open+0x22> @ imm = #-0x26
;             UART_close(gUartHandle[instCnt]);
700b36d6: f7f3 ff23    	bl	0x700a7520 <UART_close> @ imm = #-0xc1ba
700b36da: 2000         	movs	r0, #0x0
;             gUartHandle[instCnt] = NULL;
700b36dc: 6020         	str	r0, [r4]
; }
700b36de: b002         	add	sp, #0x8
700b36e0: bdb0         	pop	{r4, r5, r7, pc}
		...
700b36ee: 0000         	movs	r0, r0

700b36f0 <Sciclient_getDevId>:
700b36f0: b083         	sub	sp, #0xc
700b36f2: 9002         	str	r0, [sp, #0x8]
700b36f4: f04f 30ff    	mov.w	r0, #0xffffffff
700b36f8: 9001         	str	r0, [sp, #0x4]
700b36fa: 9802         	ldr	r0, [sp, #0x8]
700b36fc: 9000         	str	r0, [sp]
700b36fe: 2806         	cmp	r0, #0x6
700b3700: d81b         	bhi	0x700b373a <Sciclient_getDevId+0x4a> @ imm = #0x36
700b3702: 9900         	ldr	r1, [sp]
700b3704: e8df f001    	tbb	[pc, r1]
700b3708: 04 07 0a 0d  	.word	0x0d0a0704
700b370c: 10 13 16 00  	.word	0x00161310
700b3710: 2009         	movs	r0, #0x9
700b3712: 9001         	str	r0, [sp, #0x4]
700b3714: e012         	b	0x700b373c <Sciclient_getDevId+0x4c> @ imm = #0x24
700b3716: 2079         	movs	r0, #0x79
700b3718: 9001         	str	r0, [sp, #0x4]
700b371a: e00f         	b	0x700b373c <Sciclient_getDevId+0x4c> @ imm = #0x1e
700b371c: 207a         	movs	r0, #0x7a
700b371e: 9001         	str	r0, [sp, #0x4]
700b3720: e00c         	b	0x700b373c <Sciclient_getDevId+0x4c> @ imm = #0x18
700b3722: 207b         	movs	r0, #0x7b
700b3724: 9001         	str	r0, [sp, #0x4]
700b3726: e009         	b	0x700b373c <Sciclient_getDevId+0x4c> @ imm = #0x12
700b3728: 207c         	movs	r0, #0x7c
700b372a: 9001         	str	r0, [sp, #0x4]
700b372c: e006         	b	0x700b373c <Sciclient_getDevId+0x4c> @ imm = #0xc
700b372e: 2087         	movs	r0, #0x87
700b3730: 9001         	str	r0, [sp, #0x4]
700b3732: e003         	b	0x700b373c <Sciclient_getDevId+0x4c> @ imm = #0x6
700b3734: 2088         	movs	r0, #0x88
700b3736: 9001         	str	r0, [sp, #0x4]
700b3738: e000         	b	0x700b373c <Sciclient_getDevId+0x4c> @ imm = #0x0
700b373a: e7ff         	b	0x700b373c <Sciclient_getDevId+0x4c> @ imm = #-0x2
700b373c: 9801         	ldr	r0, [sp, #0x4]
700b373e: b003         	add	sp, #0xc
700b3740: 4770         	bx	lr
		...
700b374e: 0000         	movs	r0, r0

700b3750 <Udma_chInitRegs>:
700b3750: b081         	sub	sp, #0x4
700b3752: 9000         	str	r0, [sp]
700b3754: 9900         	ldr	r1, [sp]
700b3756: 2000         	movs	r0, #0x0
700b3758: f8c1 0214    	str.w	r0, [r1, #0x214]
700b375c: 9900         	ldr	r1, [sp]
700b375e: f8c1 0218    	str.w	r0, [r1, #0x218]
700b3762: 9900         	ldr	r1, [sp]
700b3764: f8c1 021c    	str.w	r0, [r1, #0x21c]
700b3768: 9900         	ldr	r1, [sp]
700b376a: f8c1 0220    	str.w	r0, [r1, #0x220]
700b376e: 9900         	ldr	r1, [sp]
700b3770: f8c1 0224    	str.w	r0, [r1, #0x224]
700b3774: 9900         	ldr	r1, [sp]
700b3776: f8c1 0228    	str.w	r0, [r1, #0x228]
700b377a: 9900         	ldr	r1, [sp]
700b377c: f8c1 022c    	str.w	r0, [r1, #0x22c]
700b3780: 9900         	ldr	r1, [sp]
700b3782: f8c1 0230    	str.w	r0, [r1, #0x230]
700b3786: 9900         	ldr	r1, [sp]
700b3788: f8c1 0234    	str.w	r0, [r1, #0x234]
700b378c: 9900         	ldr	r1, [sp]
700b378e: f8c1 0238    	str.w	r0, [r1, #0x238]
700b3792: 9900         	ldr	r1, [sp]
700b3794: f8c1 023c    	str.w	r0, [r1, #0x23c]
700b3798: 9900         	ldr	r1, [sp]
700b379a: f8c1 0240    	str.w	r0, [r1, #0x240]
700b379e: b001         	add	sp, #0x4
700b37a0: 4770         	bx	lr
		...
700b37ae: 0000         	movs	r0, r0

700b37b0 <UART_checkCharsAvailInFifo>:
700b37b0: b580         	push	{r7, lr}
700b37b2: b084         	sub	sp, #0x10
700b37b4: 9003         	str	r0, [sp, #0xc]
700b37b6: 2000         	movs	r0, #0x0
700b37b8: 9002         	str	r0, [sp, #0x8]
700b37ba: 9001         	str	r0, [sp, #0x4]
700b37bc: 9803         	ldr	r0, [sp, #0xc]
700b37be: 300c         	adds	r0, #0xc
700b37c0: f002 f986    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x230c
700b37c4: 9002         	str	r0, [sp, #0x8]
700b37c6: 9803         	ldr	r0, [sp, #0xc]
700b37c8: 300c         	adds	r0, #0xc
700b37ca: 9000         	str	r0, [sp]
700b37cc: f002 f980    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x2300
700b37d0: 4601         	mov	r1, r0
700b37d2: 9800         	ldr	r0, [sp]
700b37d4: f001 017f    	and	r1, r1, #0x7f
700b37d8: f002 f982    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x2304
700b37dc: 9803         	ldr	r0, [sp, #0xc]
700b37de: 3014         	adds	r0, #0x14
700b37e0: f002 f976    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x22ec
700b37e4: 07c0         	lsls	r0, r0, #0x1f
700b37e6: b118         	cbz	r0, 0x700b37f0 <UART_checkCharsAvailInFifo+0x40> @ imm = #0x6
700b37e8: e7ff         	b	0x700b37ea <UART_checkCharsAvailInFifo+0x3a> @ imm = #-0x2
700b37ea: 2001         	movs	r0, #0x1
700b37ec: 9001         	str	r0, [sp, #0x4]
700b37ee: e7ff         	b	0x700b37f0 <UART_checkCharsAvailInFifo+0x40> @ imm = #-0x2
700b37f0: 9803         	ldr	r0, [sp, #0xc]
700b37f2: 300c         	adds	r0, #0xc
700b37f4: 9902         	ldr	r1, [sp, #0x8]
700b37f6: f002 f973    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x22e6
700b37fa: 9801         	ldr	r0, [sp, #0x4]
700b37fc: b004         	add	sp, #0x10
700b37fe: bd80         	pop	{r7, pc}

700b3800 <CSL_pktdmaIsChanEnabled>:
700b3800: b580         	push	{r7, lr}
700b3802: b084         	sub	sp, #0x10
700b3804: 9003         	str	r0, [sp, #0xc]
700b3806: 9102         	str	r1, [sp, #0x8]
700b3808: 9201         	str	r2, [sp, #0x4]
700b380a: 9801         	ldr	r0, [sp, #0x4]
700b380c: b960         	cbnz	r0, 0x700b3828 <CSL_pktdmaIsChanEnabled+0x28> @ imm = #0x18
700b380e: e7ff         	b	0x700b3810 <CSL_pktdmaIsChanEnabled+0x10> @ imm = #-0x2
700b3810: 9803         	ldr	r0, [sp, #0xc]
700b3812: 6900         	ldr	r0, [r0, #0x10]
700b3814: 9902         	ldr	r1, [sp, #0x8]
700b3816: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b381a: f04f 4100    	mov.w	r1, #0x80000000
700b381e: 221f         	movs	r2, #0x1f
700b3820: f001 fc46    	bl	0x700b50b0 <CSL_REG32_FEXT_RAW> @ imm = #0x188c
700b3824: 9000         	str	r0, [sp]
700b3826: e00b         	b	0x700b3840 <CSL_pktdmaIsChanEnabled+0x40> @ imm = #0x16
700b3828: 9803         	ldr	r0, [sp, #0xc]
700b382a: 6940         	ldr	r0, [r0, #0x14]
700b382c: 9902         	ldr	r1, [sp, #0x8]
700b382e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3832: f04f 4100    	mov.w	r1, #0x80000000
700b3836: 221f         	movs	r2, #0x1f
700b3838: f001 fc3a    	bl	0x700b50b0 <CSL_REG32_FEXT_RAW> @ imm = #0x1874
700b383c: 9000         	str	r0, [sp]
700b383e: e7ff         	b	0x700b3840 <CSL_pktdmaIsChanEnabled+0x40> @ imm = #-0x2
700b3840: 9800         	ldr	r0, [sp]
700b3842: 3801         	subs	r0, #0x1
700b3844: fab0 f080    	clz	r0, r0
700b3848: 0940         	lsrs	r0, r0, #0x5
700b384a: b004         	add	sp, #0x10
700b384c: bd80         	pop	{r7, pc}
700b384e: 0000         	movs	r0, r0

700b3850 <UART_getHandle>:
700b3850: b083         	sub	sp, #0xc
700b3852: 9002         	str	r0, [sp, #0x8]
700b3854: 2000         	movs	r0, #0x0
700b3856: 9001         	str	r0, [sp, #0x4]
700b3858: 9802         	ldr	r0, [sp, #0x8]
700b385a: f648 218c    	movw	r1, #0x8a8c
700b385e: f2c7 010b    	movt	r1, #0x700b
700b3862: 6809         	ldr	r1, [r1]
700b3864: 4288         	cmp	r0, r1
700b3866: d217         	bhs	0x700b3898 <UART_getHandle+0x48> @ imm = #0x2e
700b3868: e7ff         	b	0x700b386a <UART_getHandle+0x1a> @ imm = #-0x2
700b386a: 9902         	ldr	r1, [sp, #0x8]
700b386c: f648 2054    	movw	r0, #0x8a54
700b3870: f2c7 000b    	movt	r0, #0x700b
700b3874: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b3878: 6840         	ldr	r0, [r0, #0x4]
700b387a: 9000         	str	r0, [sp]
700b387c: 9800         	ldr	r0, [sp]
700b387e: b150         	cbz	r0, 0x700b3896 <UART_getHandle+0x46> @ imm = #0x14
700b3880: e7ff         	b	0x700b3882 <UART_getHandle+0x32> @ imm = #-0x2
700b3882: 9800         	ldr	r0, [sp]
700b3884: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700b3888: 2801         	cmp	r0, #0x1
700b388a: d104         	bne	0x700b3896 <UART_getHandle+0x46> @ imm = #0x8
700b388c: e7ff         	b	0x700b388e <UART_getHandle+0x3e> @ imm = #-0x2
700b388e: 9800         	ldr	r0, [sp]
700b3890: 6800         	ldr	r0, [r0]
700b3892: 9001         	str	r0, [sp, #0x4]
700b3894: e7ff         	b	0x700b3896 <UART_getHandle+0x46> @ imm = #-0x2
700b3896: e7ff         	b	0x700b3898 <UART_getHandle+0x48> @ imm = #-0x2
700b3898: 9801         	ldr	r0, [sp, #0x4]
700b389a: b003         	add	sp, #0xc
700b389c: 4770         	bx	lr
700b389e: 0000         	movs	r0, r0

700b38a0 <_tx_thread_timeout>:
700b38a0: b580         	push	{r7, lr}
700b38a2: b086         	sub	sp, #0x18
700b38a4: 9005         	str	r0, [sp, #0x14]
700b38a6: 9805         	ldr	r0, [sp, #0x14]
700b38a8: 9003         	str	r0, [sp, #0xc]
700b38aa: f7ef ee74    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x10318
700b38ae: 9004         	str	r0, [sp, #0x10]
700b38b0: 9803         	ldr	r0, [sp, #0xc]
700b38b2: 6b40         	ldr	r0, [r0, #0x34]
700b38b4: 2804         	cmp	r0, #0x4
700b38b6: d107         	bne	0x700b38c8 <_tx_thread_timeout+0x28> @ imm = #0xe
700b38b8: e7ff         	b	0x700b38ba <_tx_thread_timeout+0x1a> @ imm = #-0x2
700b38ba: 9803         	ldr	r0, [sp, #0xc]
700b38bc: f7f4 fca8    	bl	0x700a8210 <_tx_thread_system_ni_resume> @ imm = #-0xb6b0
700b38c0: 9804         	ldr	r0, [sp, #0x10]
700b38c2: f7ee efe2    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x1103c
700b38c6: e010         	b	0x700b38ea <_tx_thread_timeout+0x4a> @ imm = #0x20
700b38c8: 9803         	ldr	r0, [sp, #0xc]
700b38ca: 6ec0         	ldr	r0, [r0, #0x6c]
700b38cc: 9002         	str	r0, [sp, #0x8]
700b38ce: 2000         	movs	r0, #0x0
700b38d0: 9001         	str	r0, [sp, #0x4]
700b38d2: 9802         	ldr	r0, [sp, #0x8]
700b38d4: b128         	cbz	r0, 0x700b38e2 <_tx_thread_timeout+0x42> @ imm = #0xa
700b38d6: e7ff         	b	0x700b38d8 <_tx_thread_timeout+0x38> @ imm = #-0x2
700b38d8: 9a02         	ldr	r2, [sp, #0x8]
700b38da: 9803         	ldr	r0, [sp, #0xc]
700b38dc: 9901         	ldr	r1, [sp, #0x4]
700b38de: 4790         	blx	r2
700b38e0: e7ff         	b	0x700b38e2 <_tx_thread_timeout+0x42> @ imm = #-0x2
700b38e2: 9804         	ldr	r0, [sp, #0x10]
700b38e4: f7ee efd0    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x11060
700b38e8: e7ff         	b	0x700b38ea <_tx_thread_timeout+0x4a> @ imm = #-0x2
700b38ea: b006         	add	sp, #0x18
700b38ec: bd80         	pop	{r7, pc}
700b38ee: 0000         	movs	r0, r0

700b38f0 <_txe_semaphore_ceiling_put>:
700b38f0: b580         	push	{r7, lr}
700b38f2: b084         	sub	sp, #0x10
700b38f4: 9003         	str	r0, [sp, #0xc]
700b38f6: 9102         	str	r1, [sp, #0x8]
700b38f8: 9803         	ldr	r0, [sp, #0xc]
700b38fa: b918         	cbnz	r0, 0x700b3904 <_txe_semaphore_ceiling_put+0x14> @ imm = #0x6
700b38fc: e7ff         	b	0x700b38fe <_txe_semaphore_ceiling_put+0xe> @ imm = #-0x2
700b38fe: 200c         	movs	r0, #0xc
700b3900: 9001         	str	r0, [sp, #0x4]
700b3902: e019         	b	0x700b3938 <_txe_semaphore_ceiling_put+0x48> @ imm = #0x32
700b3904: 9803         	ldr	r0, [sp, #0xc]
700b3906: 6800         	ldr	r0, [r0]
700b3908: f644 5141    	movw	r1, #0x4d41
700b390c: f2c5 3145    	movt	r1, #0x5345
700b3910: 4288         	cmp	r0, r1
700b3912: d003         	beq	0x700b391c <_txe_semaphore_ceiling_put+0x2c> @ imm = #0x6
700b3914: e7ff         	b	0x700b3916 <_txe_semaphore_ceiling_put+0x26> @ imm = #-0x2
700b3916: 200c         	movs	r0, #0xc
700b3918: 9001         	str	r0, [sp, #0x4]
700b391a: e00c         	b	0x700b3936 <_txe_semaphore_ceiling_put+0x46> @ imm = #0x18
700b391c: 9802         	ldr	r0, [sp, #0x8]
700b391e: b918         	cbnz	r0, 0x700b3928 <_txe_semaphore_ceiling_put+0x38> @ imm = #0x6
700b3920: e7ff         	b	0x700b3922 <_txe_semaphore_ceiling_put+0x32> @ imm = #-0x2
700b3922: 2022         	movs	r0, #0x22
700b3924: 9001         	str	r0, [sp, #0x4]
700b3926: e005         	b	0x700b3934 <_txe_semaphore_ceiling_put+0x44> @ imm = #0xa
700b3928: 9803         	ldr	r0, [sp, #0xc]
700b392a: 9902         	ldr	r1, [sp, #0x8]
700b392c: f7fb f978    	bl	0x700aec20 <_tx_semaphore_ceiling_put> @ imm = #-0x4d10
700b3930: 9001         	str	r0, [sp, #0x4]
700b3932: e7ff         	b	0x700b3934 <_txe_semaphore_ceiling_put+0x44> @ imm = #-0x2
700b3934: e7ff         	b	0x700b3936 <_txe_semaphore_ceiling_put+0x46> @ imm = #-0x2
700b3936: e7ff         	b	0x700b3938 <_txe_semaphore_ceiling_put+0x48> @ imm = #-0x2
700b3938: 9801         	ldr	r0, [sp, #0x4]
700b393a: b004         	add	sp, #0x10
700b393c: bd80         	pop	{r7, pc}
700b393e: 0000         	movs	r0, r0

700b3940 <Sciclient_rmPsSetInp>:
700b3940: b082         	sub	sp, #0x8
700b3942: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3946: f8ad 1004    	strh.w	r1, [sp, #0x4]
700b394a: 2000         	movs	r0, #0x0
700b394c: 9000         	str	r0, [sp]
700b394e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3952: f64a 4168    	movw	r1, #0xac68
700b3956: f2c7 0108    	movt	r1, #0x7008
700b395a: 8c89         	ldrh	r1, [r1, #0x24]
700b395c: 4288         	cmp	r0, r1
700b395e: da0e         	bge	0x700b397e <Sciclient_rmPsSetInp+0x3e> @ imm = #0x1c
700b3960: e7ff         	b	0x700b3962 <Sciclient_rmPsSetInp+0x22> @ imm = #-0x2
700b3962: f8bd 0004    	ldrh.w	r0, [sp, #0x4]
700b3966: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b396a: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b396e: f64a 4168    	movw	r1, #0xac68
700b3972: f2c7 0108    	movt	r1, #0x7008
700b3976: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b397a: 80c8         	strh	r0, [r1, #0x6]
700b397c: e003         	b	0x700b3986 <Sciclient_rmPsSetInp+0x46> @ imm = #0x6
700b397e: f06f 0001    	mvn	r0, #0x1
700b3982: 9000         	str	r0, [sp]
700b3984: e7ff         	b	0x700b3986 <Sciclient_rmPsSetInp+0x46> @ imm = #-0x2
700b3986: 9800         	ldr	r0, [sp]
700b3988: b002         	add	sp, #0x8
700b398a: 4770         	bx	lr
700b398c: 0000         	movs	r0, r0
700b398e: 0000         	movs	r0, r0

700b3990 <Sciclient_rmPsSetOutp>:
700b3990: b082         	sub	sp, #0x8
700b3992: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3996: f8ad 1004    	strh.w	r1, [sp, #0x4]
700b399a: 2000         	movs	r0, #0x0
700b399c: 9000         	str	r0, [sp]
700b399e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b39a2: f64a 4168    	movw	r1, #0xac68
700b39a6: f2c7 0108    	movt	r1, #0x7008
700b39aa: 8c89         	ldrh	r1, [r1, #0x24]
700b39ac: 4288         	cmp	r0, r1
700b39ae: da0e         	bge	0x700b39ce <Sciclient_rmPsSetOutp+0x3e> @ imm = #0x1c
700b39b0: e7ff         	b	0x700b39b2 <Sciclient_rmPsSetOutp+0x22> @ imm = #-0x2
700b39b2: f8bd 0004    	ldrh.w	r0, [sp, #0x4]
700b39b6: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b39ba: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b39be: f64a 4168    	movw	r1, #0xac68
700b39c2: f2c7 0108    	movt	r1, #0x7008
700b39c6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b39ca: 8108         	strh	r0, [r1, #0x8]
700b39cc: e003         	b	0x700b39d6 <Sciclient_rmPsSetOutp+0x46> @ imm = #0x6
700b39ce: f06f 0001    	mvn	r0, #0x1
700b39d2: 9000         	str	r0, [sp]
700b39d4: e7ff         	b	0x700b39d6 <Sciclient_rmPsSetOutp+0x46> @ imm = #-0x2
700b39d6: 9800         	ldr	r0, [sp]
700b39d8: b002         	add	sp, #0x8
700b39da: 4770         	bx	lr
700b39dc: 0000         	movs	r0, r0
700b39de: 0000         	movs	r0, r0

700b39e0 <Udma_eventGetId>:
700b39e0: b084         	sub	sp, #0x10
700b39e2: 9003         	str	r0, [sp, #0xc]
700b39e4: f64f 70ff    	movw	r0, #0xffff
700b39e8: 9002         	str	r0, [sp, #0x8]
700b39ea: 9803         	ldr	r0, [sp, #0xc]
700b39ec: 9000         	str	r0, [sp]
700b39ee: 9800         	ldr	r0, [sp]
700b39f0: b1c8         	cbz	r0, 0x700b3a26 <Udma_eventGetId+0x46> @ imm = #0x32
700b39f2: e7ff         	b	0x700b39f4 <Udma_eventGetId+0x14> @ imm = #-0x2
700b39f4: 9800         	ldr	r0, [sp]
700b39f6: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700b39fa: f64a 31cd    	movw	r1, #0xabcd
700b39fe: f6ca 31dc    	movt	r1, #0xabdc
700b3a02: 4288         	cmp	r0, r1
700b3a04: d10f         	bne	0x700b3a26 <Udma_eventGetId+0x46> @ imm = #0x1e
700b3a06: e7ff         	b	0x700b3a08 <Udma_eventGetId+0x28> @ imm = #-0x2
700b3a08: 9800         	ldr	r0, [sp]
700b3a0a: 6800         	ldr	r0, [r0]
700b3a0c: 9001         	str	r0, [sp, #0x4]
700b3a0e: 9801         	ldr	r0, [sp, #0x4]
700b3a10: b140         	cbz	r0, 0x700b3a24 <Udma_eventGetId+0x44> @ imm = #0x10
700b3a12: e7ff         	b	0x700b3a14 <Udma_eventGetId+0x34> @ imm = #-0x2
700b3a14: 9801         	ldr	r0, [sp, #0x4]
700b3a16: f8d0 0118    	ldr.w	r0, [r0, #0x118]
700b3a1a: 9900         	ldr	r1, [sp]
700b3a1c: 6c89         	ldr	r1, [r1, #0x48]
700b3a1e: 4408         	add	r0, r1
700b3a20: 9002         	str	r0, [sp, #0x8]
700b3a22: e7ff         	b	0x700b3a24 <Udma_eventGetId+0x44> @ imm = #-0x2
700b3a24: e7ff         	b	0x700b3a26 <Udma_eventGetId+0x46> @ imm = #-0x2
700b3a26: 9802         	ldr	r0, [sp, #0x8]
700b3a28: b004         	add	sp, #0x10
700b3a2a: 4770         	bx	lr

700b3a2c <memccpy>:
700b3a2c: e1a0c000     	mov	r12, r0
700b3a30: e3a00000     	mov	r0, #0
700b3a34: e3530000     	cmp	r3, #0
700b3a38: 012fff1e     	bxeq	lr
700b3a3c: e92d4800     	push	{r11, lr}
700b3a40: e6efe072     	uxtb	lr, r2
700b3a44: e28c2001     	add	r2, r12, #1
700b3a48: e5d1c000     	ldrb	r12, [r1]
700b3a4c: e15c000e     	cmp	r12, lr
700b3a50: e542c001     	strb	r12, [r2, #-0x1]
700b3a54: 0a000004     	beq	0x700b3a6c <memccpy+0x40> @ imm = #0x10
700b3a58: e2811001     	add	r1, r1, #1
700b3a5c: e2533001     	subs	r3, r3, #1
700b3a60: e2822001     	add	r2, r2, #1
700b3a64: 1afffff7     	bne	0x700b3a48 <memccpy+0x1c> @ imm = #-0x24
700b3a68: ea000000     	b	0x700b3a70 <memccpy+0x44> @ imm = #0x0
700b3a6c: e1a00002     	mov	r0, r2
700b3a70: e8bd4800     	pop	{r11, lr}
700b3a74: e12fff1e     	bx	lr
		...

700b3a80 <CSL_pktdmaGetRxRT>:
700b3a80: b580         	push	{r7, lr}
700b3a82: b084         	sub	sp, #0x10
700b3a84: 9003         	str	r0, [sp, #0xc]
700b3a86: 9102         	str	r1, [sp, #0x8]
700b3a88: 9201         	str	r2, [sp, #0x4]
700b3a8a: 9803         	ldr	r0, [sp, #0xc]
700b3a8c: 6940         	ldr	r0, [r0, #0x14]
700b3a8e: 9902         	ldr	r1, [sp, #0x8]
700b3a90: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3a94: f002 f854    	bl	0x700b5b40 <CSL_REG32_RD_RAW> @ imm = #0x20a8
700b3a98: 9000         	str	r0, [sp]
700b3a9a: 9800         	ldr	r0, [sp]
700b3a9c: 0fc0         	lsrs	r0, r0, #0x1f
700b3a9e: 9901         	ldr	r1, [sp, #0x4]
700b3aa0: 6008         	str	r0, [r1]
700b3aa2: 9800         	ldr	r0, [sp]
700b3aa4: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700b3aa8: 9901         	ldr	r1, [sp, #0x4]
700b3aaa: 6048         	str	r0, [r1, #0x4]
700b3aac: 9901         	ldr	r1, [sp, #0x4]
700b3aae: 2000         	movs	r0, #0x0
700b3ab0: 6108         	str	r0, [r1, #0x10]
700b3ab2: 9900         	ldr	r1, [sp]
700b3ab4: f3c1 7140    	ubfx	r1, r1, #0x1d, #0x1
700b3ab8: 9a01         	ldr	r2, [sp, #0x4]
700b3aba: 6091         	str	r1, [r2, #0x8]
700b3abc: 9900         	ldr	r1, [sp]
700b3abe: f001 0101    	and	r1, r1, #0x1
700b3ac2: 9a01         	ldr	r2, [sp, #0x4]
700b3ac4: 60d1         	str	r1, [r2, #0xc]
700b3ac6: b004         	add	sp, #0x10
700b3ac8: bd80         	pop	{r7, pc}
700b3aca: 0000         	movs	r0, r0
700b3acc: 0000         	movs	r0, r0
700b3ace: 0000         	movs	r0, r0

700b3ad0 <CSL_pktdmaGetTxRT>:
700b3ad0: b580         	push	{r7, lr}
700b3ad2: b084         	sub	sp, #0x10
700b3ad4: 9003         	str	r0, [sp, #0xc]
700b3ad6: 9102         	str	r1, [sp, #0x8]
700b3ad8: 9201         	str	r2, [sp, #0x4]
700b3ada: 9803         	ldr	r0, [sp, #0xc]
700b3adc: 6900         	ldr	r0, [r0, #0x10]
700b3ade: 9902         	ldr	r1, [sp, #0x8]
700b3ae0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3ae4: f002 f82c    	bl	0x700b5b40 <CSL_REG32_RD_RAW> @ imm = #0x2058
700b3ae8: 9000         	str	r0, [sp]
700b3aea: 9800         	ldr	r0, [sp]
700b3aec: 0fc0         	lsrs	r0, r0, #0x1f
700b3aee: 9901         	ldr	r1, [sp, #0x4]
700b3af0: 6008         	str	r0, [r1]
700b3af2: 9800         	ldr	r0, [sp]
700b3af4: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700b3af8: 9901         	ldr	r1, [sp, #0x4]
700b3afa: 6048         	str	r0, [r1, #0x4]
700b3afc: 9901         	ldr	r1, [sp, #0x4]
700b3afe: 2000         	movs	r0, #0x0
700b3b00: 6108         	str	r0, [r1, #0x10]
700b3b02: 9900         	ldr	r1, [sp]
700b3b04: f3c1 7140    	ubfx	r1, r1, #0x1d, #0x1
700b3b08: 9a01         	ldr	r2, [sp, #0x4]
700b3b0a: 6091         	str	r1, [r2, #0x8]
700b3b0c: 9900         	ldr	r1, [sp]
700b3b0e: f001 0101    	and	r1, r1, #0x1
700b3b12: 9a01         	ldr	r2, [sp, #0x4]
700b3b14: 60d1         	str	r1, [r2, #0xc]
700b3b16: b004         	add	sp, #0x10
700b3b18: bd80         	pop	{r7, pc}
700b3b1a: 0000         	movs	r0, r0
700b3b1c: 0000         	movs	r0, r0
700b3b1e: 0000         	movs	r0, r0

700b3b20 <UART_getIntrIdentityStatus>:
700b3b20: b580         	push	{r7, lr}
700b3b22: b084         	sub	sp, #0x10
700b3b24: 9003         	str	r0, [sp, #0xc]
700b3b26: 2000         	movs	r0, #0x0
700b3b28: 9002         	str	r0, [sp, #0x8]
700b3b2a: 9001         	str	r0, [sp, #0x4]
700b3b2c: 9803         	ldr	r0, [sp, #0xc]
700b3b2e: 300c         	adds	r0, #0xc
700b3b30: f001 ffce    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x1f9c
700b3b34: 9002         	str	r0, [sp, #0x8]
700b3b36: 9803         	ldr	r0, [sp, #0xc]
700b3b38: 300c         	adds	r0, #0xc
700b3b3a: 9000         	str	r0, [sp]
700b3b3c: f001 ffc8    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x1f90
700b3b40: 4601         	mov	r1, r0
700b3b42: 9800         	ldr	r0, [sp]
700b3b44: f001 017f    	and	r1, r1, #0x7f
700b3b48: f001 ffca    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x1f94
700b3b4c: 9803         	ldr	r0, [sp, #0xc]
700b3b4e: 3008         	adds	r0, #0x8
700b3b50: f001 ffbe    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x1f7c
700b3b54: f000 003e    	and	r0, r0, #0x3e
700b3b58: 9001         	str	r0, [sp, #0x4]
700b3b5a: 9803         	ldr	r0, [sp, #0xc]
700b3b5c: 300c         	adds	r0, #0xc
700b3b5e: 9902         	ldr	r1, [sp, #0x8]
700b3b60: f001 ffbe    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x1f7c
700b3b64: 9801         	ldr	r0, [sp, #0x4]
700b3b66: b004         	add	sp, #0x10
700b3b68: bd80         	pop	{r7, pc}
700b3b6a: 0000         	movs	r0, r0
700b3b6c: 0000         	movs	r0, r0
700b3b6e: 0000         	movs	r0, r0

700b3b70 <UART_lineCharConfig>:
700b3b70: b580         	push	{r7, lr}
700b3b72: b084         	sub	sp, #0x10
700b3b74: 9003         	str	r0, [sp, #0xc]
700b3b76: 9102         	str	r1, [sp, #0x8]
700b3b78: 9201         	str	r2, [sp, #0x4]
700b3b7a: 9803         	ldr	r0, [sp, #0xc]
700b3b7c: 300c         	adds	r0, #0xc
700b3b7e: f001 ffa7    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x1f4e
700b3b82: 9000         	str	r0, [sp]
700b3b84: 9800         	ldr	r0, [sp]
700b3b86: f020 0007    	bic	r0, r0, #0x7
700b3b8a: 9000         	str	r0, [sp]
700b3b8c: 9802         	ldr	r0, [sp, #0x8]
700b3b8e: f000 0107    	and	r1, r0, #0x7
700b3b92: 9800         	ldr	r0, [sp]
700b3b94: 4308         	orrs	r0, r1
700b3b96: 9000         	str	r0, [sp]
700b3b98: 9800         	ldr	r0, [sp]
700b3b9a: f020 0038    	bic	r0, r0, #0x38
700b3b9e: 9000         	str	r0, [sp]
700b3ba0: 9801         	ldr	r0, [sp, #0x4]
700b3ba2: f000 0138    	and	r1, r0, #0x38
700b3ba6: 9800         	ldr	r0, [sp]
700b3ba8: 4308         	orrs	r0, r1
700b3baa: 9000         	str	r0, [sp]
700b3bac: 9803         	ldr	r0, [sp, #0xc]
700b3bae: 300c         	adds	r0, #0xc
700b3bb0: 9900         	ldr	r1, [sp]
700b3bb2: f001 ff95    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x1f2a
700b3bb6: b004         	add	sp, #0x10
700b3bb8: bd80         	pop	{r7, pc}
700b3bba: 0000         	movs	r0, r0
700b3bbc: 0000         	movs	r0, r0
700b3bbe: 0000         	movs	r0, r0

700b3bc0 <UART_lld_dmaInit>:
700b3bc0: b580         	push	{r7, lr}
700b3bc2: b084         	sub	sp, #0x10
700b3bc4: 9003         	str	r0, [sp, #0xc]
700b3bc6: 9102         	str	r1, [sp, #0x8]
700b3bc8: 2000         	movs	r0, #0x0
700b3bca: 9001         	str	r0, [sp, #0x4]
700b3bcc: 9802         	ldr	r0, [sp, #0x8]
700b3bce: 9000         	str	r0, [sp]
700b3bd0: 9803         	ldr	r0, [sp, #0xc]
700b3bd2: 9900         	ldr	r1, [sp]
700b3bd4: f7f7 fbcc    	bl	0x700ab370 <UART_udmaInitRxCh> @ imm = #-0x8868
700b3bd8: 9001         	str	r0, [sp, #0x4]
700b3bda: 9803         	ldr	r0, [sp, #0xc]
700b3bdc: 9900         	ldr	r1, [sp]
700b3bde: f7f6 fdd7    	bl	0x700aa790 <UART_udmaInitTxCh> @ imm = #-0x9452
700b3be2: 4601         	mov	r1, r0
700b3be4: 9801         	ldr	r0, [sp, #0x4]
700b3be6: 4408         	add	r0, r1
700b3be8: 9001         	str	r0, [sp, #0x4]
700b3bea: 9801         	ldr	r0, [sp, #0x4]
700b3bec: b930         	cbnz	r0, 0x700b3bfc <UART_lld_dmaInit+0x3c> @ imm = #0xc
700b3bee: e7ff         	b	0x700b3bf0 <UART_lld_dmaInit+0x30> @ imm = #-0x2
700b3bf0: 9900         	ldr	r1, [sp]
700b3bf2: 2001         	movs	r0, #0x1
700b3bf4: 6388         	str	r0, [r1, #0x38]
700b3bf6: 2000         	movs	r0, #0x0
700b3bf8: 9001         	str	r0, [sp, #0x4]
700b3bfa: e003         	b	0x700b3c04 <UART_lld_dmaInit+0x44> @ imm = #0x6
700b3bfc: f04f 30ff    	mov.w	r0, #0xffffffff
700b3c00: 9001         	str	r0, [sp, #0x4]
700b3c02: e7ff         	b	0x700b3c04 <UART_lld_dmaInit+0x44> @ imm = #-0x2
700b3c04: 9801         	ldr	r0, [sp, #0x4]
700b3c06: b004         	add	sp, #0x10
700b3c08: bd80         	pop	{r7, pc}
700b3c0a: 0000         	movs	r0, r0
700b3c0c: 0000         	movs	r0, r0
700b3c0e: 0000         	movs	r0, r0

700b3c10 <UART_resetModule>:
700b3c10: b580         	push	{r7, lr}
700b3c12: b082         	sub	sp, #0x8
700b3c14: 9001         	str	r0, [sp, #0x4]
700b3c16: 9801         	ldr	r0, [sp, #0x4]
700b3c18: 6800         	ldr	r0, [r0]
700b3c1a: f000 fc41    	bl	0x700b44a0 <UART_enhanFuncEnable> @ imm = #0x882
700b3c1e: 9801         	ldr	r0, [sp, #0x4]
700b3c20: 6800         	ldr	r0, [r0]
700b3c22: 2100         	movs	r1, #0x0
700b3c24: f001 fe2c    	bl	0x700b5880 <UART_regConfModeRestore> @ imm = #0x1c58
700b3c28: 9801         	ldr	r0, [sp, #0x4]
700b3c2a: 6800         	ldr	r0, [r0]
700b3c2c: f001 fd70    	bl	0x700b5710 <UART_modemControlReset> @ imm = #0x1ae0
700b3c30: 9801         	ldr	r0, [sp, #0x4]
700b3c32: 6800         	ldr	r0, [r0]
700b3c34: 21ff         	movs	r1, #0xff
700b3c36: f7f9 fb53    	bl	0x700ad2e0 <UART_intrDisable> @ imm = #-0x695a
700b3c3a: 9801         	ldr	r0, [sp, #0x4]
700b3c3c: 6800         	ldr	r0, [r0]
700b3c3e: 2102         	movs	r1, #0x2
700b3c40: f001 f8e6    	bl	0x700b4e10 <UART_intr2Disable> @ imm = #0x11cc
700b3c44: 9801         	ldr	r0, [sp, #0x4]
700b3c46: 6800         	ldr	r0, [r0]
700b3c48: 2107         	movs	r1, #0x7
700b3c4a: f001 f929    	bl	0x700b4ea0 <UART_operatingModeSelect> @ imm = #0x1252
700b3c4e: 9801         	ldr	r0, [sp, #0x4]
700b3c50: f7fd f9be    	bl	0x700b0fd0 <UART_moduleReset> @ imm = #-0x2c84
700b3c54: b002         	add	sp, #0x8
700b3c56: bd80         	pop	{r7, pc}
		...

700b3c60 <CSL_bcdmaTeardownRxChan>:
700b3c60: b580         	push	{r7, lr}
700b3c62: b086         	sub	sp, #0x18
700b3c64: 9005         	str	r0, [sp, #0x14]
700b3c66: 9104         	str	r1, [sp, #0x10]
700b3c68: f88d 200f    	strb.w	r2, [sp, #0xf]
700b3c6c: f88d 300e    	strb.w	r3, [sp, #0xe]
700b3c70: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b3c74: f000 0001    	and	r0, r0, #0x1
700b3c78: 9000         	str	r0, [sp]
700b3c7a: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700b3c7e: f000 0001    	and	r0, r0, #0x1
700b3c82: 9001         	str	r0, [sp, #0x4]
700b3c84: 9805         	ldr	r0, [sp, #0x14]
700b3c86: 9a04         	ldr	r2, [sp, #0x10]
700b3c88: 2105         	movs	r1, #0x5
700b3c8a: 466b         	mov	r3, sp
700b3c8c: f7fd fca0    	bl	0x700b15d0 <CSL_bcdmaDoChanOp> @ imm = #-0x26c0
700b3c90: 9002         	str	r0, [sp, #0x8]
700b3c92: 9802         	ldr	r0, [sp, #0x8]
700b3c94: b120         	cbz	r0, 0x700b3ca0 <CSL_bcdmaTeardownRxChan+0x40> @ imm = #0x8
700b3c96: e7ff         	b	0x700b3c98 <CSL_bcdmaTeardownRxChan+0x38> @ imm = #-0x2
700b3c98: f04f 30ff    	mov.w	r0, #0xffffffff
700b3c9c: 9002         	str	r0, [sp, #0x8]
700b3c9e: e7ff         	b	0x700b3ca0 <CSL_bcdmaTeardownRxChan+0x40> @ imm = #-0x2
700b3ca0: 9802         	ldr	r0, [sp, #0x8]
700b3ca2: b006         	add	sp, #0x18
700b3ca4: bd80         	pop	{r7, pc}
		...
700b3cae: 0000         	movs	r0, r0

700b3cb0 <CSL_bcdmaTeardownTxChan>:
700b3cb0: b580         	push	{r7, lr}
700b3cb2: b086         	sub	sp, #0x18
700b3cb4: 9005         	str	r0, [sp, #0x14]
700b3cb6: 9104         	str	r1, [sp, #0x10]
700b3cb8: f88d 200f    	strb.w	r2, [sp, #0xf]
700b3cbc: f88d 300e    	strb.w	r3, [sp, #0xe]
700b3cc0: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b3cc4: f000 0001    	and	r0, r0, #0x1
700b3cc8: 9000         	str	r0, [sp]
700b3cca: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700b3cce: f000 0001    	and	r0, r0, #0x1
700b3cd2: 9001         	str	r0, [sp, #0x4]
700b3cd4: 9805         	ldr	r0, [sp, #0x14]
700b3cd6: 9a04         	ldr	r2, [sp, #0x10]
700b3cd8: 2105         	movs	r1, #0x5
700b3cda: 466b         	mov	r3, sp
700b3cdc: f7fd fc78    	bl	0x700b15d0 <CSL_bcdmaDoChanOp> @ imm = #-0x2710
700b3ce0: 9002         	str	r0, [sp, #0x8]
700b3ce2: 9802         	ldr	r0, [sp, #0x8]
700b3ce4: b120         	cbz	r0, 0x700b3cf0 <CSL_bcdmaTeardownTxChan+0x40> @ imm = #0x8
700b3ce6: e7ff         	b	0x700b3ce8 <CSL_bcdmaTeardownTxChan+0x38> @ imm = #-0x2
700b3ce8: f04f 30ff    	mov.w	r0, #0xffffffff
700b3cec: 9002         	str	r0, [sp, #0x8]
700b3cee: e7ff         	b	0x700b3cf0 <CSL_bcdmaTeardownTxChan+0x40> @ imm = #-0x2
700b3cf0: 9802         	ldr	r0, [sp, #0x8]
700b3cf2: b006         	add	sp, #0x18
700b3cf4: bd80         	pop	{r7, pc}
		...
700b3cfe: 0000         	movs	r0, r0

700b3d00 <DebugP_uartLogWriterPutChar>:
700b3d00: b580         	push	{r7, lr}
700b3d02: b088         	sub	sp, #0x20
700b3d04: f88d 001f    	strb.w	r0, [sp, #0x1f]
700b3d08: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700b3d0c: f88d 001e    	strb.w	r0, [sp, #0x1e]
700b3d10: f648 2084    	movw	r0, #0x8a84
700b3d14: f2c7 000b    	movt	r0, #0x700b
700b3d18: 6800         	ldr	r0, [r0]
700b3d1a: f7ff fd99    	bl	0x700b3850 <UART_getHandle> @ imm = #-0x4ce
700b3d1e: 9006         	str	r0, [sp, #0x18]
700b3d20: 9806         	ldr	r0, [sp, #0x18]
700b3d22: b170         	cbz	r0, 0x700b3d42 <DebugP_uartLogWriterPutChar+0x42> @ imm = #0x1c
700b3d24: e7ff         	b	0x700b3d26 <DebugP_uartLogWriterPutChar+0x26> @ imm = #-0x2
700b3d26: a801         	add	r0, sp, #0x4
700b3d28: 9000         	str	r0, [sp]
700b3d2a: f001 f859    	bl	0x700b4de0 <UART_Transaction_init> @ imm = #0x10b2
700b3d2e: 9900         	ldr	r1, [sp]
700b3d30: f10d 001e    	add.w	r0, sp, #0x1e
700b3d34: 9001         	str	r0, [sp, #0x4]
700b3d36: 2001         	movs	r0, #0x1
700b3d38: 9002         	str	r0, [sp, #0x8]
700b3d3a: 9806         	ldr	r0, [sp, #0x18]
700b3d3c: f7f3 fcd0    	bl	0x700a76e0 <UART_write> @ imm = #-0xc660
700b3d40: e7ff         	b	0x700b3d42 <DebugP_uartLogWriterPutChar+0x42> @ imm = #-0x2
700b3d42: b008         	add	sp, #0x20
700b3d44: bd80         	pop	{r7, pc}
		...
700b3d4e: 0000         	movs	r0, r0

700b3d50 <SemaphoreP_post>:
700b3d50: b580         	push	{r7, lr}
700b3d52: b084         	sub	sp, #0x10
700b3d54: 9003         	str	r0, [sp, #0xc]
700b3d56: 9803         	ldr	r0, [sp, #0xc]
700b3d58: 9002         	str	r0, [sp, #0x8]
700b3d5a: 9802         	ldr	r0, [sp, #0x8]
700b3d5c: 6d40         	ldr	r0, [r0, #0x54]
700b3d5e: 2801         	cmp	r0, #0x1
700b3d60: d106         	bne	0x700b3d70 <SemaphoreP_post+0x20> @ imm = #0xc
700b3d62: e7ff         	b	0x700b3d64 <SemaphoreP_post+0x14> @ imm = #-0x2
700b3d64: 9802         	ldr	r0, [sp, #0x8]
700b3d66: 301c         	adds	r0, #0x1c
700b3d68: f7fd fdf2    	bl	0x700b1950 <_txe_mutex_put> @ imm = #-0x241c
700b3d6c: 9001         	str	r0, [sp, #0x4]
700b3d6e: e010         	b	0x700b3d92 <SemaphoreP_post+0x42> @ imm = #0x20
700b3d70: 9802         	ldr	r0, [sp, #0x8]
700b3d72: 6d80         	ldr	r0, [r0, #0x58]
700b3d74: 2801         	cmp	r0, #0x1
700b3d76: d106         	bne	0x700b3d86 <SemaphoreP_post+0x36> @ imm = #0xc
700b3d78: e7ff         	b	0x700b3d7a <SemaphoreP_post+0x2a> @ imm = #-0x2
700b3d7a: 9802         	ldr	r0, [sp, #0x8]
700b3d7c: 2101         	movs	r1, #0x1
700b3d7e: f7ff fdb7    	bl	0x700b38f0 <_txe_semaphore_ceiling_put> @ imm = #-0x492
700b3d82: 9001         	str	r0, [sp, #0x4]
700b3d84: e004         	b	0x700b3d90 <SemaphoreP_post+0x40> @ imm = #0x8
700b3d86: 9802         	ldr	r0, [sp, #0x8]
700b3d88: f000 fbea    	bl	0x700b4560 <_txe_semaphore_put> @ imm = #0x7d4
700b3d8c: 9001         	str	r0, [sp, #0x4]
700b3d8e: e7ff         	b	0x700b3d90 <SemaphoreP_post+0x40> @ imm = #-0x2
700b3d90: e7ff         	b	0x700b3d92 <SemaphoreP_post+0x42> @ imm = #-0x2
700b3d92: b004         	add	sp, #0x10
700b3d94: bd80         	pop	{r7, pc}
		...
700b3d9e: 0000         	movs	r0, r0

700b3da0 <UART_readLineStatus>:
700b3da0: b580         	push	{r7, lr}
700b3da2: b084         	sub	sp, #0x10
700b3da4: 9003         	str	r0, [sp, #0xc]
700b3da6: 2000         	movs	r0, #0x0
700b3da8: 9002         	str	r0, [sp, #0x8]
700b3daa: 9001         	str	r0, [sp, #0x4]
700b3dac: 9803         	ldr	r0, [sp, #0xc]
700b3dae: 300c         	adds	r0, #0xc
700b3db0: f001 fe8e    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x1d1c
700b3db4: 9002         	str	r0, [sp, #0x8]
700b3db6: 9803         	ldr	r0, [sp, #0xc]
700b3db8: 300c         	adds	r0, #0xc
700b3dba: 9000         	str	r0, [sp]
700b3dbc: f001 fe88    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x1d10
700b3dc0: 4601         	mov	r1, r0
700b3dc2: 9800         	ldr	r0, [sp]
700b3dc4: f001 017f    	and	r1, r1, #0x7f
700b3dc8: f001 fe8a    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x1d14
700b3dcc: 9803         	ldr	r0, [sp, #0xc]
700b3dce: 3014         	adds	r0, #0x14
700b3dd0: f001 fe7e    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x1cfc
700b3dd4: 9001         	str	r0, [sp, #0x4]
700b3dd6: 9803         	ldr	r0, [sp, #0xc]
700b3dd8: 300c         	adds	r0, #0xc
700b3dda: 9902         	ldr	r1, [sp, #0x8]
700b3ddc: f001 fe80    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x1d00
700b3de0: 9801         	ldr	r0, [sp, #0x4]
700b3de2: b004         	add	sp, #0x10
700b3de4: bd80         	pop	{r7, pc}
		...
700b3dee: 0000         	movs	r0, r0

700b3df0 <CSL_bcdmaGetChanPeerReg>:
700b3df0: b580         	push	{r7, lr}
700b3df2: b088         	sub	sp, #0x20
700b3df4: f8dd c028    	ldr.w	r12, [sp, #0x28]
700b3df8: 9007         	str	r0, [sp, #0x1c]
700b3dfa: 9106         	str	r1, [sp, #0x18]
700b3dfc: 9205         	str	r2, [sp, #0x14]
700b3dfe: 9304         	str	r3, [sp, #0x10]
700b3e00: 9804         	ldr	r0, [sp, #0x10]
700b3e02: 9001         	str	r0, [sp, #0x4]
700b3e04: 9807         	ldr	r0, [sp, #0x1c]
700b3e06: 9a06         	ldr	r2, [sp, #0x18]
700b3e08: 210b         	movs	r1, #0xb
700b3e0a: ab01         	add	r3, sp, #0x4
700b3e0c: f7fd fbe0    	bl	0x700b15d0 <CSL_bcdmaDoChanOp> @ imm = #-0x2840
700b3e10: 9003         	str	r0, [sp, #0xc]
700b3e12: 9803         	ldr	r0, [sp, #0xc]
700b3e14: b920         	cbnz	r0, 0x700b3e20 <CSL_bcdmaGetChanPeerReg+0x30> @ imm = #0x8
700b3e16: e7ff         	b	0x700b3e18 <CSL_bcdmaGetChanPeerReg+0x28> @ imm = #-0x2
700b3e18: 9802         	ldr	r0, [sp, #0x8]
700b3e1a: 990a         	ldr	r1, [sp, #0x28]
700b3e1c: 6008         	str	r0, [r1]
700b3e1e: e006         	b	0x700b3e2e <CSL_bcdmaGetChanPeerReg+0x3e> @ imm = #0xc
700b3e20: 990a         	ldr	r1, [sp, #0x28]
700b3e22: 2000         	movs	r0, #0x0
700b3e24: 6008         	str	r0, [r1]
700b3e26: f04f 30ff    	mov.w	r0, #0xffffffff
700b3e2a: 9003         	str	r0, [sp, #0xc]
700b3e2c: e7ff         	b	0x700b3e2e <CSL_bcdmaGetChanPeerReg+0x3e> @ imm = #-0x2
700b3e2e: 9803         	ldr	r0, [sp, #0xc]
700b3e30: b008         	add	sp, #0x20
700b3e32: bd80         	pop	{r7, pc}
		...

700b3e40 <_strnlen_s>:
700b3e40: b084         	sub	sp, #0x10
700b3e42: 9003         	str	r0, [sp, #0xc]
700b3e44: 9102         	str	r1, [sp, #0x8]
700b3e46: 9803         	ldr	r0, [sp, #0xc]
700b3e48: 9001         	str	r0, [sp, #0x4]
700b3e4a: e7ff         	b	0x700b3e4c <_strnlen_s+0xc> @ imm = #-0x2
700b3e4c: 9801         	ldr	r0, [sp, #0x4]
700b3e4e: 7801         	ldrb	r1, [r0]
700b3e50: 2000         	movs	r0, #0x0
700b3e52: 9000         	str	r0, [sp]
700b3e54: b141         	cbz	r1, 0x700b3e68 <_strnlen_s+0x28> @ imm = #0x10
700b3e56: e7ff         	b	0x700b3e58 <_strnlen_s+0x18> @ imm = #-0x2
700b3e58: 9802         	ldr	r0, [sp, #0x8]
700b3e5a: 1e41         	subs	r1, r0, #0x1
700b3e5c: 9102         	str	r1, [sp, #0x8]
700b3e5e: 2800         	cmp	r0, #0x0
700b3e60: bf18         	it	ne
700b3e62: 2001         	movne	r0, #0x1
700b3e64: 9000         	str	r0, [sp]
700b3e66: e7ff         	b	0x700b3e68 <_strnlen_s+0x28> @ imm = #-0x2
700b3e68: 9800         	ldr	r0, [sp]
700b3e6a: 07c0         	lsls	r0, r0, #0x1f
700b3e6c: b128         	cbz	r0, 0x700b3e7a <_strnlen_s+0x3a> @ imm = #0xa
700b3e6e: e7ff         	b	0x700b3e70 <_strnlen_s+0x30> @ imm = #-0x2
700b3e70: e7ff         	b	0x700b3e72 <_strnlen_s+0x32> @ imm = #-0x2
700b3e72: 9801         	ldr	r0, [sp, #0x4]
700b3e74: 3001         	adds	r0, #0x1
700b3e76: 9001         	str	r0, [sp, #0x4]
700b3e78: e7e8         	b	0x700b3e4c <_strnlen_s+0xc> @ imm = #-0x30
700b3e7a: 9801         	ldr	r0, [sp, #0x4]
700b3e7c: 9903         	ldr	r1, [sp, #0xc]
700b3e7e: 1a40         	subs	r0, r0, r1
700b3e80: b004         	add	sp, #0x10
700b3e82: 4770         	bx	lr
		...

700b3e90 <CSL_udmapCppi5SetPktLen>:
700b3e90: b083         	sub	sp, #0xc
700b3e92: 9002         	str	r0, [sp, #0x8]
700b3e94: 9101         	str	r1, [sp, #0x4]
700b3e96: 9200         	str	r2, [sp]
700b3e98: 9801         	ldr	r0, [sp, #0x4]
700b3e9a: 2801         	cmp	r0, #0x1
700b3e9c: d004         	beq	0x700b3ea8 <CSL_udmapCppi5SetPktLen+0x18> @ imm = #0x8
700b3e9e: e7ff         	b	0x700b3ea0 <CSL_udmapCppi5SetPktLen+0x10> @ imm = #-0x2
700b3ea0: 9801         	ldr	r0, [sp, #0x4]
700b3ea2: 2802         	cmp	r0, #0x2
700b3ea4: d107         	bne	0x700b3eb6 <CSL_udmapCppi5SetPktLen+0x26> @ imm = #0xe
700b3ea6: e7ff         	b	0x700b3ea8 <CSL_udmapCppi5SetPktLen+0x18> @ imm = #-0x2
700b3ea8: 9902         	ldr	r1, [sp, #0x8]
700b3eaa: 6808         	ldr	r0, [r1]
700b3eac: 9a00         	ldr	r2, [sp]
700b3eae: f362 0015    	bfi	r0, r2, #0, #22
700b3eb2: 6008         	str	r0, [r1]
700b3eb4: e7ff         	b	0x700b3eb6 <CSL_udmapCppi5SetPktLen+0x26> @ imm = #-0x2
700b3eb6: 9801         	ldr	r0, [sp, #0x4]
700b3eb8: 2803         	cmp	r0, #0x3
700b3eba: d108         	bne	0x700b3ece <CSL_udmapCppi5SetPktLen+0x3e> @ imm = #0x10
700b3ebc: e7ff         	b	0x700b3ebe <CSL_udmapCppi5SetPktLen+0x2e> @ imm = #-0x2
700b3ebe: 9902         	ldr	r1, [sp, #0x8]
700b3ec0: 6808         	ldr	r0, [r1]
700b3ec2: 9a00         	ldr	r2, [sp]
700b3ec4: 3a01         	subs	r2, #0x1
700b3ec6: f362 000d    	bfi	r0, r2, #0, #14
700b3eca: 6008         	str	r0, [r1]
700b3ecc: e7ff         	b	0x700b3ece <CSL_udmapCppi5SetPktLen+0x3e> @ imm = #-0x2
700b3ece: b003         	add	sp, #0xc
700b3ed0: 4770         	bx	lr
		...
700b3ede: 0000         	movs	r0, r0

700b3ee0 <Sciclient_rmIrqGetNodeItf>:
700b3ee0: b084         	sub	sp, #0x10
700b3ee2: 9003         	str	r0, [sp, #0xc]
700b3ee4: f8ad 100a    	strh.w	r1, [sp, #0xa]
700b3ee8: 9201         	str	r2, [sp, #0x4]
700b3eea: 2000         	movs	r0, #0x0
700b3eec: 9000         	str	r0, [sp]
700b3eee: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b3ef2: 9903         	ldr	r1, [sp, #0xc]
700b3ef4: 8849         	ldrh	r1, [r1, #0x2]
700b3ef6: 4288         	cmp	r0, r1
700b3ef8: da09         	bge	0x700b3f0e <Sciclient_rmIrqGetNodeItf+0x2e> @ imm = #0x12
700b3efa: e7ff         	b	0x700b3efc <Sciclient_rmIrqGetNodeItf+0x1c> @ imm = #-0x2
700b3efc: 9803         	ldr	r0, [sp, #0xc]
700b3efe: 6840         	ldr	r0, [r0, #0x4]
700b3f00: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700b3f04: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b3f08: 9901         	ldr	r1, [sp, #0x4]
700b3f0a: 6008         	str	r0, [r1]
700b3f0c: e006         	b	0x700b3f1c <Sciclient_rmIrqGetNodeItf+0x3c> @ imm = #0xc
700b3f0e: 9901         	ldr	r1, [sp, #0x4]
700b3f10: 2000         	movs	r0, #0x0
700b3f12: 6008         	str	r0, [r1]
700b3f14: f06f 0001    	mvn	r0, #0x1
700b3f18: 9000         	str	r0, [sp]
700b3f1a: e7ff         	b	0x700b3f1c <Sciclient_rmIrqGetNodeItf+0x3c> @ imm = #-0x2
700b3f1c: 9800         	ldr	r0, [sp]
700b3f1e: b004         	add	sp, #0x10
700b3f20: 4770         	bx	lr
		...
700b3f2e: 0000         	movs	r0, r0

700b3f30 <UART_checkOpenParams>:
700b3f30: b082         	sub	sp, #0x8
700b3f32: 9001         	str	r0, [sp, #0x4]
700b3f34: 2000         	movs	r0, #0x0
700b3f36: 9000         	str	r0, [sp]
700b3f38: 9801         	ldr	r0, [sp, #0x4]
700b3f3a: 6900         	ldr	r0, [r0, #0x10]
700b3f3c: 2801         	cmp	r0, #0x1
700b3f3e: d108         	bne	0x700b3f52 <UART_checkOpenParams+0x22> @ imm = #0x10
700b3f40: e7ff         	b	0x700b3f42 <UART_checkOpenParams+0x12> @ imm = #-0x2
700b3f42: 9801         	ldr	r0, [sp, #0x4]
700b3f44: 69c0         	ldr	r0, [r0, #0x1c]
700b3f46: b920         	cbnz	r0, 0x700b3f52 <UART_checkOpenParams+0x22> @ imm = #0x8
700b3f48: e7ff         	b	0x700b3f4a <UART_checkOpenParams+0x1a> @ imm = #-0x2
700b3f4a: f04f 30ff    	mov.w	r0, #0xffffffff
700b3f4e: 9000         	str	r0, [sp]
700b3f50: e7ff         	b	0x700b3f52 <UART_checkOpenParams+0x22> @ imm = #-0x2
700b3f52: 9801         	ldr	r0, [sp, #0x4]
700b3f54: 6980         	ldr	r0, [r0, #0x18]
700b3f56: 2801         	cmp	r0, #0x1
700b3f58: d108         	bne	0x700b3f6c <UART_checkOpenParams+0x3c> @ imm = #0x10
700b3f5a: e7ff         	b	0x700b3f5c <UART_checkOpenParams+0x2c> @ imm = #-0x2
700b3f5c: 9801         	ldr	r0, [sp, #0x4]
700b3f5e: 6a00         	ldr	r0, [r0, #0x20]
700b3f60: b920         	cbnz	r0, 0x700b3f6c <UART_checkOpenParams+0x3c> @ imm = #0x8
700b3f62: e7ff         	b	0x700b3f64 <UART_checkOpenParams+0x34> @ imm = #-0x2
700b3f64: f04f 30ff    	mov.w	r0, #0xffffffff
700b3f68: 9000         	str	r0, [sp]
700b3f6a: e7ff         	b	0x700b3f6c <UART_checkOpenParams+0x3c> @ imm = #-0x2
700b3f6c: 9800         	ldr	r0, [sp]
700b3f6e: b002         	add	sp, #0x8
700b3f70: 4770         	bx	lr
		...
700b3f7e: 0000         	movs	r0, r0

700b3f80 <UdmaUtils_getRingMemSize>:
700b3f80: b084         	sub	sp, #0x10
700b3f82: f88d 000f    	strb.w	r0, [sp, #0xf]
700b3f86: 9102         	str	r1, [sp, #0x8]
700b3f88: f88d 2007    	strb.w	r2, [sp, #0x7]
700b3f8c: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b3f90: 1c81         	adds	r1, r0, #0x2
700b3f92: 2001         	movs	r0, #0x1
700b3f94: 4088         	lsls	r0, r1
700b3f96: 9000         	str	r0, [sp]
700b3f98: 9902         	ldr	r1, [sp, #0x8]
700b3f9a: 9800         	ldr	r0, [sp]
700b3f9c: 4348         	muls	r0, r1, r0
700b3f9e: 9000         	str	r0, [sp]
700b3fa0: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b3fa4: 2802         	cmp	r0, #0x2
700b3fa6: d005         	beq	0x700b3fb4 <UdmaUtils_getRingMemSize+0x34> @ imm = #0xa
700b3fa8: e7ff         	b	0x700b3faa <UdmaUtils_getRingMemSize+0x2a> @ imm = #-0x2
700b3faa: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b3fae: 2803         	cmp	r0, #0x3
700b3fb0: d104         	bne	0x700b3fbc <UdmaUtils_getRingMemSize+0x3c> @ imm = #0x8
700b3fb2: e7ff         	b	0x700b3fb4 <UdmaUtils_getRingMemSize+0x34> @ imm = #-0x2
700b3fb4: 9800         	ldr	r0, [sp]
700b3fb6: 0040         	lsls	r0, r0, #0x1
700b3fb8: 9000         	str	r0, [sp]
700b3fba: e7ff         	b	0x700b3fbc <UdmaUtils_getRingMemSize+0x3c> @ imm = #-0x2
700b3fbc: 9800         	ldr	r0, [sp]
700b3fbe: b004         	add	sp, #0x10
700b3fc0: 4770         	bx	lr
		...
700b3fce: 0000         	movs	r0, r0

700b3fd0 <tm_queue_create>:
; {
700b3fd0: b580         	push	{r7, lr}
700b3fd2: b082         	sub	sp, #0x8
;    status = tx_queue_create(&tm_queue_array[queue_id], "Thread-Metric test", (UINT) MESSAGE_SIZE,
700b3fd4: f24a 7288    	movw	r2, #0xa788
700b3fd8: ebc0 01c0    	rsb	r1, r0, r0, lsl #3
700b3fdc: f2c7 0208    	movt	r2, #0x7008
;                             &tm_queue_memory_area[queue_id * TM_THREADX_QUEUE_SIZE], TM_THREADX_QUEUE_SIZE);
700b3fe0: f24a 5388    	movw	r3, #0xa588
700b3fe4: f2c7 0308    	movt	r3, #0x7008
700b3fe8: f04f 0c80    	mov.w	r12, #0x80
;    status = tx_queue_create(&tm_queue_array[queue_id], "Thread-Metric test", (UINT) MESSAGE_SIZE,
700b3fec: eb02 02c1    	add.w	r2, r2, r1, lsl #3
700b3ff0: f248 0154    	movw	r1, #0x8054
700b3ff4: f2c7 010b    	movt	r1, #0x700b
;                             &tm_queue_memory_area[queue_id * TM_THREADX_QUEUE_SIZE], TM_THREADX_QUEUE_SIZE);
700b3ff8: eb03 13c0    	add.w	r3, r3, r0, lsl #7
;    status = tx_queue_create(&tm_queue_array[queue_id], "Thread-Metric test", (UINT) MESSAGE_SIZE,
700b3ffc: f8cd c000    	str.w	r12, [sp]
700b4000: 4610         	mov	r0, r2
700b4002: 2220         	movs	r2, #0x20
700b4004: f7f9 f81c    	bl	0x700ad040 <_tx_queue_create> @ imm = #-0x6fc8
;    if (status == TX_SUCCESS)
700b4008: 2800         	cmp	r0, #0x0
700b400a: bf18         	it	ne
700b400c: 2001         	movne	r0, #0x1
; }
700b400e: b002         	add	sp, #0x8
700b4010: bd80         	pop	{r7, pc}
		...
700b401e: 0000         	movs	r0, r0

700b4020 <CSL_lcdma_ringaccIsTeardownComplete>:
700b4020: b580         	push	{r7, lr}
700b4022: b084         	sub	sp, #0x10
700b4024: 9003         	str	r0, [sp, #0xc]
700b4026: 9102         	str	r1, [sp, #0x8]
700b4028: 2000         	movs	r0, #0x0
700b402a: f88d 0007    	strb.w	r0, [sp, #0x7]
700b402e: 9803         	ldr	r0, [sp, #0xc]
700b4030: 6840         	ldr	r0, [r0, #0x4]
700b4032: 9902         	ldr	r1, [sp, #0x8]
700b4034: eb00 3041    	add.w	r0, r0, r1, lsl #13
700b4038: f241 0118    	movw	r1, #0x1018
700b403c: 4408         	add	r0, r1
700b403e: f04f 4100    	mov.w	r1, #0x80000000
700b4042: 221f         	movs	r2, #0x1f
700b4044: f001 f81c    	bl	0x700b5080 <CSL_REG32_FEXT_RAW> @ imm = #0x1038
700b4048: b120         	cbz	r0, 0x700b4054 <CSL_lcdma_ringaccIsTeardownComplete+0x34> @ imm = #0x8
700b404a: e7ff         	b	0x700b404c <CSL_lcdma_ringaccIsTeardownComplete+0x2c> @ imm = #-0x2
700b404c: 2001         	movs	r0, #0x1
700b404e: f88d 0007    	strb.w	r0, [sp, #0x7]
700b4052: e7ff         	b	0x700b4054 <CSL_lcdma_ringaccIsTeardownComplete+0x34> @ imm = #-0x2
700b4054: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b4058: f000 0001    	and	r0, r0, #0x1
700b405c: b004         	add	sp, #0x10
700b405e: bd80         	pop	{r7, pc}

700b4060 <Sciclient_rmIrqProgramOesRegister>:
700b4060: b580         	push	{r7, lr}
700b4062: b088         	sub	sp, #0x20
700b4064: 9007         	str	r0, [sp, #0x1c]
700b4066: 2010         	movs	r0, #0x10
700b4068: f2c8 0000    	movt	r0, #0x8000
700b406c: 9002         	str	r0, [sp, #0x8]
700b406e: 9807         	ldr	r0, [sp, #0x1c]
700b4070: 7900         	ldrb	r0, [r0, #0x4]
700b4072: f88d 001b    	strb.w	r0, [sp, #0x1b]
700b4076: 9807         	ldr	r0, [sp, #0x1c]
700b4078: 88c0         	ldrh	r0, [r0, #0x6]
700b407a: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b407e: 9807         	ldr	r0, [sp, #0x1c]
700b4080: 8900         	ldrh	r0, [r0, #0x8]
700b4082: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b4086: 9807         	ldr	r0, [sp, #0x1c]
700b4088: 89c0         	ldrh	r0, [r0, #0xe]
700b408a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b408e: 9807         	ldr	r0, [sp, #0x1c]
700b4090: 6981         	ldr	r1, [r0, #0x18]
700b4092: 4668         	mov	r0, sp
700b4094: f04f 32ff    	mov.w	r2, #0xffffffff
700b4098: f7fe ff1a    	bl	0x700b2ed0 <Sciclient_rmIrqSetRaw> @ imm = #-0x11cc
700b409c: b008         	add	sp, #0x20
700b409e: bd80         	pop	{r7, pc}

700b40a0 <Sciclient_rmPsGetIfIdx>:
700b40a0: b082         	sub	sp, #0x8
700b40a2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b40a6: f06f 0001    	mvn	r0, #0x1
700b40aa: 9000         	str	r0, [sp]
700b40ac: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b40b0: f64a 4168    	movw	r1, #0xac68
700b40b4: f2c7 0108    	movt	r1, #0x7008
700b40b8: 8c89         	ldrh	r1, [r1, #0x24]
700b40ba: 4288         	cmp	r0, r1
700b40bc: da0d         	bge	0x700b40da <Sciclient_rmPsGetIfIdx+0x3a> @ imm = #0x1a
700b40be: e7ff         	b	0x700b40c0 <Sciclient_rmPsGetIfIdx+0x20> @ imm = #-0x2
700b40c0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b40c4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b40c8: f64a 4068    	movw	r0, #0xac68
700b40cc: f2c7 0008    	movt	r0, #0x7008
700b40d0: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b40d4: 8880         	ldrh	r0, [r0, #0x4]
700b40d6: 9000         	str	r0, [sp]
700b40d8: e7ff         	b	0x700b40da <Sciclient_rmPsGetIfIdx+0x3a> @ imm = #-0x2
700b40da: 9800         	ldr	r0, [sp]
700b40dc: b002         	add	sp, #0x8
700b40de: 4770         	bx	lr

700b40e0 <Sciclient_rmPsGetInp>:
700b40e0: b082         	sub	sp, #0x8
700b40e2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b40e6: f06f 0001    	mvn	r0, #0x1
700b40ea: 9000         	str	r0, [sp]
700b40ec: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b40f0: f64a 4168    	movw	r1, #0xac68
700b40f4: f2c7 0108    	movt	r1, #0x7008
700b40f8: 8c89         	ldrh	r1, [r1, #0x24]
700b40fa: 4288         	cmp	r0, r1
700b40fc: da0d         	bge	0x700b411a <Sciclient_rmPsGetInp+0x3a> @ imm = #0x1a
700b40fe: e7ff         	b	0x700b4100 <Sciclient_rmPsGetInp+0x20> @ imm = #-0x2
700b4100: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b4104: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b4108: f64a 4068    	movw	r0, #0xac68
700b410c: f2c7 0008    	movt	r0, #0x7008
700b4110: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b4114: 88c0         	ldrh	r0, [r0, #0x6]
700b4116: 9000         	str	r0, [sp]
700b4118: e7ff         	b	0x700b411a <Sciclient_rmPsGetInp+0x3a> @ imm = #-0x2
700b411a: 9800         	ldr	r0, [sp]
700b411c: b002         	add	sp, #0x8
700b411e: 4770         	bx	lr

700b4120 <Sciclient_rmPsGetOutp>:
700b4120: b082         	sub	sp, #0x8
700b4122: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b4126: f06f 0001    	mvn	r0, #0x1
700b412a: 9000         	str	r0, [sp]
700b412c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b4130: f64a 4168    	movw	r1, #0xac68
700b4134: f2c7 0108    	movt	r1, #0x7008
700b4138: 8c89         	ldrh	r1, [r1, #0x24]
700b413a: 4288         	cmp	r0, r1
700b413c: da0d         	bge	0x700b415a <Sciclient_rmPsGetOutp+0x3a> @ imm = #0x1a
700b413e: e7ff         	b	0x700b4140 <Sciclient_rmPsGetOutp+0x20> @ imm = #-0x2
700b4140: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b4144: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b4148: f64a 4068    	movw	r0, #0xac68
700b414c: f2c7 0008    	movt	r0, #0x7008
700b4150: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b4154: 8900         	ldrh	r0, [r0, #0x8]
700b4156: 9000         	str	r0, [sp]
700b4158: e7ff         	b	0x700b415a <Sciclient_rmPsGetOutp+0x3a> @ imm = #-0x2
700b415a: 9800         	ldr	r0, [sp]
700b415c: b002         	add	sp, #0x8
700b415e: 4770         	bx	lr

700b4160 <Sciclient_secProxyWaitThread>:
700b4160: b580         	push	{r7, lr}
700b4162: b084         	sub	sp, #0x10
700b4164: 9003         	str	r0, [sp, #0xc]
700b4166: 9102         	str	r1, [sp, #0x8]
700b4168: f06f 0003    	mvn	r0, #0x3
700b416c: 9001         	str	r0, [sp, #0x4]
700b416e: 9802         	ldr	r0, [sp, #0x8]
700b4170: 9000         	str	r0, [sp]
700b4172: e7ff         	b	0x700b4174 <Sciclient_secProxyWaitThread+0x14> @ imm = #-0x2
700b4174: 9800         	ldr	r0, [sp]
700b4176: b178         	cbz	r0, 0x700b4198 <Sciclient_secProxyWaitThread+0x38> @ imm = #0x1e
700b4178: e7ff         	b	0x700b417a <Sciclient_secProxyWaitThread+0x1a> @ imm = #-0x2
700b417a: 9803         	ldr	r0, [sp, #0xc]
700b417c: f001 fa88    	bl	0x700b5690 <Sciclient_secProxyThreadStatusReg> @ imm = #0x1510
700b4180: f001 fce6    	bl	0x700b5b50 <CSL_REG32_RD_RAW> @ imm = #0x19cc
700b4184: 0600         	lsls	r0, r0, #0x18
700b4186: b118         	cbz	r0, 0x700b4190 <Sciclient_secProxyWaitThread+0x30> @ imm = #0x6
700b4188: e7ff         	b	0x700b418a <Sciclient_secProxyWaitThread+0x2a> @ imm = #-0x2
700b418a: 2000         	movs	r0, #0x0
700b418c: 9001         	str	r0, [sp, #0x4]
700b418e: e003         	b	0x700b4198 <Sciclient_secProxyWaitThread+0x38> @ imm = #0x6
700b4190: 9800         	ldr	r0, [sp]
700b4192: 3801         	subs	r0, #0x1
700b4194: 9000         	str	r0, [sp]
700b4196: e7ed         	b	0x700b4174 <Sciclient_secProxyWaitThread+0x14> @ imm = #-0x26
700b4198: 9801         	ldr	r0, [sp, #0x4]
700b419a: b004         	add	sp, #0x10
700b419c: bd80         	pop	{r7, pc}
700b419e: 0000         	movs	r0, r0

700b41a0 <UART_IsHWFlowCtrlValid>:
700b41a0: b082         	sub	sp, #0x8
700b41a2: 9001         	str	r0, [sp, #0x4]
700b41a4: f06f 0002    	mvn	r0, #0x2
700b41a8: 9000         	str	r0, [sp]
700b41aa: 9801         	ldr	r0, [sp, #0x4]
700b41ac: 2801         	cmp	r0, #0x1
700b41ae: d010         	beq	0x700b41d2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x20
700b41b0: e7ff         	b	0x700b41b2 <UART_IsHWFlowCtrlValid+0x12> @ imm = #-0x2
700b41b2: 9801         	ldr	r0, [sp, #0x4]
700b41b4: 2808         	cmp	r0, #0x8
700b41b6: d00c         	beq	0x700b41d2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x18
700b41b8: e7ff         	b	0x700b41ba <UART_IsHWFlowCtrlValid+0x1a> @ imm = #-0x2
700b41ba: 9801         	ldr	r0, [sp, #0x4]
700b41bc: 2810         	cmp	r0, #0x10
700b41be: d008         	beq	0x700b41d2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x10
700b41c0: e7ff         	b	0x700b41c2 <UART_IsHWFlowCtrlValid+0x22> @ imm = #-0x2
700b41c2: 9801         	ldr	r0, [sp, #0x4]
700b41c4: 2838         	cmp	r0, #0x38
700b41c6: d004         	beq	0x700b41d2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x8
700b41c8: e7ff         	b	0x700b41ca <UART_IsHWFlowCtrlValid+0x2a> @ imm = #-0x2
700b41ca: 9801         	ldr	r0, [sp, #0x4]
700b41cc: 283c         	cmp	r0, #0x3c
700b41ce: d103         	bne	0x700b41d8 <UART_IsHWFlowCtrlValid+0x38> @ imm = #0x6
700b41d0: e7ff         	b	0x700b41d2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #-0x2
700b41d2: 2000         	movs	r0, #0x0
700b41d4: 9000         	str	r0, [sp]
700b41d6: e7ff         	b	0x700b41d8 <UART_IsHWFlowCtrlValid+0x38> @ imm = #-0x2
700b41d8: 9800         	ldr	r0, [sp]
700b41da: b002         	add	sp, #0x8
700b41dc: 4770         	bx	lr
700b41de: 0000         	movs	r0, r0

700b41e0 <UART_IsRxTrigLvlValid>:
700b41e0: b082         	sub	sp, #0x8
700b41e2: 9001         	str	r0, [sp, #0x4]
700b41e4: f06f 0002    	mvn	r0, #0x2
700b41e8: 9000         	str	r0, [sp]
700b41ea: 9801         	ldr	r0, [sp, #0x4]
700b41ec: 2801         	cmp	r0, #0x1
700b41ee: d010         	beq	0x700b4212 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x20
700b41f0: e7ff         	b	0x700b41f2 <UART_IsRxTrigLvlValid+0x12> @ imm = #-0x2
700b41f2: 9801         	ldr	r0, [sp, #0x4]
700b41f4: 2808         	cmp	r0, #0x8
700b41f6: d00c         	beq	0x700b4212 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x18
700b41f8: e7ff         	b	0x700b41fa <UART_IsRxTrigLvlValid+0x1a> @ imm = #-0x2
700b41fa: 9801         	ldr	r0, [sp, #0x4]
700b41fc: 2810         	cmp	r0, #0x10
700b41fe: d008         	beq	0x700b4212 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x10
700b4200: e7ff         	b	0x700b4202 <UART_IsRxTrigLvlValid+0x22> @ imm = #-0x2
700b4202: 9801         	ldr	r0, [sp, #0x4]
700b4204: 2838         	cmp	r0, #0x38
700b4206: d004         	beq	0x700b4212 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x8
700b4208: e7ff         	b	0x700b420a <UART_IsRxTrigLvlValid+0x2a> @ imm = #-0x2
700b420a: 9801         	ldr	r0, [sp, #0x4]
700b420c: 283c         	cmp	r0, #0x3c
700b420e: d103         	bne	0x700b4218 <UART_IsRxTrigLvlValid+0x38> @ imm = #0x6
700b4210: e7ff         	b	0x700b4212 <UART_IsRxTrigLvlValid+0x32> @ imm = #-0x2
700b4212: 2000         	movs	r0, #0x0
700b4214: 9000         	str	r0, [sp]
700b4216: e7ff         	b	0x700b4218 <UART_IsRxTrigLvlValid+0x38> @ imm = #-0x2
700b4218: 9800         	ldr	r0, [sp]
700b421a: b002         	add	sp, #0x8
700b421c: 4770         	bx	lr
700b421e: 0000         	movs	r0, r0

700b4220 <UART_IsTxTrigLvlValid>:
700b4220: b082         	sub	sp, #0x8
700b4222: 9001         	str	r0, [sp, #0x4]
700b4224: f06f 0002    	mvn	r0, #0x2
700b4228: 9000         	str	r0, [sp]
700b422a: 9801         	ldr	r0, [sp, #0x4]
700b422c: 2801         	cmp	r0, #0x1
700b422e: d010         	beq	0x700b4252 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x20
700b4230: e7ff         	b	0x700b4232 <UART_IsTxTrigLvlValid+0x12> @ imm = #-0x2
700b4232: 9801         	ldr	r0, [sp, #0x4]
700b4234: 2808         	cmp	r0, #0x8
700b4236: d00c         	beq	0x700b4252 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x18
700b4238: e7ff         	b	0x700b423a <UART_IsTxTrigLvlValid+0x1a> @ imm = #-0x2
700b423a: 9801         	ldr	r0, [sp, #0x4]
700b423c: 2810         	cmp	r0, #0x10
700b423e: d008         	beq	0x700b4252 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x10
700b4240: e7ff         	b	0x700b4242 <UART_IsTxTrigLvlValid+0x22> @ imm = #-0x2
700b4242: 9801         	ldr	r0, [sp, #0x4]
700b4244: 2820         	cmp	r0, #0x20
700b4246: d004         	beq	0x700b4252 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x8
700b4248: e7ff         	b	0x700b424a <UART_IsTxTrigLvlValid+0x2a> @ imm = #-0x2
700b424a: 9801         	ldr	r0, [sp, #0x4]
700b424c: 2838         	cmp	r0, #0x38
700b424e: d103         	bne	0x700b4258 <UART_IsTxTrigLvlValid+0x38> @ imm = #0x6
700b4250: e7ff         	b	0x700b4252 <UART_IsTxTrigLvlValid+0x32> @ imm = #-0x2
700b4252: 2000         	movs	r0, #0x0
700b4254: 9000         	str	r0, [sp]
700b4256: e7ff         	b	0x700b4258 <UART_IsTxTrigLvlValid+0x38> @ imm = #-0x2
700b4258: 9800         	ldr	r0, [sp]
700b425a: b002         	add	sp, #0x8
700b425c: 4770         	bx	lr
700b425e: 0000         	movs	r0, r0

700b4260 <UART_i2310WA>:
700b4260: b580         	push	{r7, lr}
700b4262: b084         	sub	sp, #0x10
700b4264: 9003         	str	r0, [sp, #0xc]
700b4266: 9803         	ldr	r0, [sp, #0xc]
700b4268: 3098         	adds	r0, #0x98
700b426a: 21ff         	movs	r1, #0xff
700b426c: 9101         	str	r1, [sp, #0x4]
700b426e: f001 fc37    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x186e
700b4272: 9901         	ldr	r1, [sp, #0x4]
700b4274: 9803         	ldr	r0, [sp, #0xc]
700b4276: 309c         	adds	r0, #0x9c
700b4278: f001 fc32    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x1864
700b427c: 9803         	ldr	r0, [sp, #0xc]
700b427e: 308c         	adds	r0, #0x8c
700b4280: 2206         	movs	r2, #0x6
700b4282: 9202         	str	r2, [sp, #0x8]
700b4284: 2301         	movs	r3, #0x1
700b4286: 4611         	mov	r1, r2
700b4288: f000 fb6a    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x6d4
700b428c: 9a02         	ldr	r2, [sp, #0x8]
700b428e: 9803         	ldr	r0, [sp, #0xc]
700b4290: 308c         	adds	r0, #0x8c
700b4292: 2300         	movs	r3, #0x0
700b4294: 4611         	mov	r1, r2
700b4296: f000 fb63    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x6c6
700b429a: b004         	add	sp, #0x10
700b429c: bd80         	pop	{r7, pc}
700b429e: 0000         	movs	r0, r0

700b42a0 <UART_spaceAvail>:
700b42a0: b580         	push	{r7, lr}
700b42a2: b084         	sub	sp, #0x10
700b42a4: 9003         	str	r0, [sp, #0xc]
700b42a6: 2000         	movs	r0, #0x0
700b42a8: 9002         	str	r0, [sp, #0x8]
700b42aa: 9001         	str	r0, [sp, #0x4]
700b42ac: 9803         	ldr	r0, [sp, #0xc]
700b42ae: 217f         	movs	r1, #0x7f
700b42b0: f7fe fdae    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #-0x14a4
700b42b4: 9002         	str	r0, [sp, #0x8]
700b42b6: 9803         	ldr	r0, [sp, #0xc]
700b42b8: 3014         	adds	r0, #0x14
700b42ba: f001 fc09    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x1812
700b42be: f000 0060    	and	r0, r0, #0x60
700b42c2: 2860         	cmp	r0, #0x60
700b42c4: d103         	bne	0x700b42ce <UART_spaceAvail+0x2e> @ imm = #0x6
700b42c6: e7ff         	b	0x700b42c8 <UART_spaceAvail+0x28> @ imm = #-0x2
700b42c8: 2001         	movs	r0, #0x1
700b42ca: 9001         	str	r0, [sp, #0x4]
700b42cc: e7ff         	b	0x700b42ce <UART_spaceAvail+0x2e> @ imm = #-0x2
700b42ce: 9803         	ldr	r0, [sp, #0xc]
700b42d0: 300c         	adds	r0, #0xc
700b42d2: 9902         	ldr	r1, [sp, #0x8]
700b42d4: f001 fc04    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x1808
700b42d8: 9801         	ldr	r0, [sp, #0x4]
700b42da: b004         	add	sp, #0x10
700b42dc: bd80         	pop	{r7, pc}
700b42de: 0000         	movs	r0, r0

700b42e0 <CSL_bcdmaSetChanPeerReg>:
700b42e0: b580         	push	{r7, lr}
700b42e2: b088         	sub	sp, #0x20
700b42e4: f8dd c028    	ldr.w	r12, [sp, #0x28]
700b42e8: 9007         	str	r0, [sp, #0x1c]
700b42ea: 9106         	str	r1, [sp, #0x18]
700b42ec: 9205         	str	r2, [sp, #0x14]
700b42ee: 9304         	str	r3, [sp, #0x10]
700b42f0: 9804         	ldr	r0, [sp, #0x10]
700b42f2: 9001         	str	r0, [sp, #0x4]
700b42f4: 980a         	ldr	r0, [sp, #0x28]
700b42f6: 6800         	ldr	r0, [r0]
700b42f8: 9002         	str	r0, [sp, #0x8]
700b42fa: 9807         	ldr	r0, [sp, #0x1c]
700b42fc: 9a06         	ldr	r2, [sp, #0x18]
700b42fe: 210c         	movs	r1, #0xc
700b4300: ab01         	add	r3, sp, #0x4
700b4302: f7fd f965    	bl	0x700b15d0 <CSL_bcdmaDoChanOp> @ imm = #-0x2d36
700b4306: 9003         	str	r0, [sp, #0xc]
700b4308: 9803         	ldr	r0, [sp, #0xc]
700b430a: b120         	cbz	r0, 0x700b4316 <CSL_bcdmaSetChanPeerReg+0x36> @ imm = #0x8
700b430c: e7ff         	b	0x700b430e <CSL_bcdmaSetChanPeerReg+0x2e> @ imm = #-0x2
700b430e: f04f 30ff    	mov.w	r0, #0xffffffff
700b4312: 9003         	str	r0, [sp, #0xc]
700b4314: e7ff         	b	0x700b4316 <CSL_bcdmaSetChanPeerReg+0x36> @ imm = #-0x2
700b4316: 9803         	ldr	r0, [sp, #0xc]
700b4318: b008         	add	sp, #0x20
700b431a: bd80         	pop	{r7, pc}
700b431c: 0000         	movs	r0, r0
700b431e: 0000         	movs	r0, r0

700b4320 <CSL_intaggrIsValidStatusBitNum>:
700b4320: b084         	sub	sp, #0x10
700b4322: 9003         	str	r0, [sp, #0xc]
700b4324: 9102         	str	r1, [sp, #0x8]
700b4326: 9802         	ldr	r0, [sp, #0x8]
700b4328: 9000         	str	r0, [sp]
700b432a: 9800         	ldr	r0, [sp]
700b432c: f020 4000    	bic	r0, r0, #0x80000000
700b4330: 9000         	str	r0, [sp]
700b4332: 9800         	ldr	r0, [sp]
700b4334: 9903         	ldr	r1, [sp, #0xc]
700b4336: 6a49         	ldr	r1, [r1, #0x24]
700b4338: ebb0 1f81    	cmp.w	r0, r1, lsl #6
700b433c: d204         	bhs	0x700b4348 <CSL_intaggrIsValidStatusBitNum+0x28> @ imm = #0x8
700b433e: e7ff         	b	0x700b4340 <CSL_intaggrIsValidStatusBitNum+0x20> @ imm = #-0x2
700b4340: 2001         	movs	r0, #0x1
700b4342: f88d 0007    	strb.w	r0, [sp, #0x7]
700b4346: e003         	b	0x700b4350 <CSL_intaggrIsValidStatusBitNum+0x30> @ imm = #0x6
700b4348: 2000         	movs	r0, #0x0
700b434a: f88d 0007    	strb.w	r0, [sp, #0x7]
700b434e: e7ff         	b	0x700b4350 <CSL_intaggrIsValidStatusBitNum+0x30> @ imm = #-0x2
700b4350: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b4354: f000 0001    	and	r0, r0, #0x1
700b4358: b004         	add	sp, #0x10
700b435a: 4770         	bx	lr
700b435c: 0000         	movs	r0, r0
700b435e: 0000         	movs	r0, r0

700b4360 <CSL_pktdmaSetRxRT>:
700b4360: b580         	push	{r7, lr}
700b4362: b084         	sub	sp, #0x10
700b4364: 9003         	str	r0, [sp, #0xc]
700b4366: 9102         	str	r1, [sp, #0x8]
700b4368: 9201         	str	r2, [sp, #0x4]
700b436a: 9803         	ldr	r0, [sp, #0xc]
700b436c: 6940         	ldr	r0, [r0, #0x14]
700b436e: 9902         	ldr	r1, [sp, #0x8]
700b4370: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b4374: 9901         	ldr	r1, [sp, #0x4]
700b4376: 680b         	ldr	r3, [r1]
700b4378: f8d1 c004    	ldr.w	r12, [r1, #0x4]
700b437c: 688a         	ldr	r2, [r1, #0x8]
700b437e: f04f 4180    	mov.w	r1, #0x40000000
700b4382: ea01 718c    	and.w	r1, r1, r12, lsl #30
700b4386: ea41 71c3    	orr.w	r1, r1, r3, lsl #31
700b438a: f002 0201    	and	r2, r2, #0x1
700b438e: ea41 7142    	orr.w	r1, r1, r2, lsl #29
700b4392: f001 fb4d    	bl	0x700b5a30 <CSL_REG32_WR_RAW> @ imm = #0x169a
700b4396: 2000         	movs	r0, #0x0
700b4398: b004         	add	sp, #0x10
700b439a: bd80         	pop	{r7, pc}
700b439c: 0000         	movs	r0, r0
700b439e: 0000         	movs	r0, r0

700b43a0 <CSL_pktdmaSetTxRT>:
700b43a0: b580         	push	{r7, lr}
700b43a2: b084         	sub	sp, #0x10
700b43a4: 9003         	str	r0, [sp, #0xc]
700b43a6: 9102         	str	r1, [sp, #0x8]
700b43a8: 9201         	str	r2, [sp, #0x4]
700b43aa: 9803         	ldr	r0, [sp, #0xc]
700b43ac: 6900         	ldr	r0, [r0, #0x10]
700b43ae: 9902         	ldr	r1, [sp, #0x8]
700b43b0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b43b4: 9901         	ldr	r1, [sp, #0x4]
700b43b6: 680b         	ldr	r3, [r1]
700b43b8: f8d1 c004    	ldr.w	r12, [r1, #0x4]
700b43bc: 688a         	ldr	r2, [r1, #0x8]
700b43be: f04f 4180    	mov.w	r1, #0x40000000
700b43c2: ea01 718c    	and.w	r1, r1, r12, lsl #30
700b43c6: ea41 71c3    	orr.w	r1, r1, r3, lsl #31
700b43ca: f002 0201    	and	r2, r2, #0x1
700b43ce: ea41 7142    	orr.w	r1, r1, r2, lsl #29
700b43d2: f001 fb2d    	bl	0x700b5a30 <CSL_REG32_WR_RAW> @ imm = #0x165a
700b43d6: 2000         	movs	r0, #0x0
700b43d8: b004         	add	sp, #0x10
700b43da: bd80         	pop	{r7, pc}
700b43dc: 0000         	movs	r0, r0
700b43de: 0000         	movs	r0, r0

700b43e0 <Sciclient_rmIrqClearOesRegister>:
700b43e0: b580         	push	{r7, lr}
700b43e2: b088         	sub	sp, #0x20
700b43e4: 9007         	str	r0, [sp, #0x1c]
700b43e6: 2010         	movs	r0, #0x10
700b43e8: f2c8 0000    	movt	r0, #0x8000
700b43ec: 9002         	str	r0, [sp, #0x8]
700b43ee: 9807         	ldr	r0, [sp, #0x1c]
700b43f0: 7900         	ldrb	r0, [r0, #0x4]
700b43f2: f88d 001b    	strb.w	r0, [sp, #0x1b]
700b43f6: 9807         	ldr	r0, [sp, #0x1c]
700b43f8: 88c0         	ldrh	r0, [r0, #0x6]
700b43fa: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b43fe: 9807         	ldr	r0, [sp, #0x1c]
700b4400: 8900         	ldrh	r0, [r0, #0x8]
700b4402: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b4406: 9807         	ldr	r0, [sp, #0x1c]
700b4408: 89c0         	ldrh	r0, [r0, #0xe]
700b440a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b440e: 4668         	mov	r0, sp
700b4410: f04f 31ff    	mov.w	r1, #0xffffffff
700b4414: f7fe ff04    	bl	0x700b3220 <Sciclient_rmIrqReleaseRaw> @ imm = #-0x11f8
700b4418: b008         	add	sp, #0x20
700b441a: bd80         	pop	{r7, pc}
700b441c: 0000         	movs	r0, r0
700b441e: 0000         	movs	r0, r0

700b4420 <UART_IsParityTypeValid>:
700b4420: b082         	sub	sp, #0x8
700b4422: 9001         	str	r0, [sp, #0x4]
700b4424: f06f 0002    	mvn	r0, #0x2
700b4428: 9000         	str	r0, [sp]
700b442a: 9801         	ldr	r0, [sp, #0x4]
700b442c: b180         	cbz	r0, 0x700b4450 <UART_IsParityTypeValid+0x30> @ imm = #0x20
700b442e: e7ff         	b	0x700b4430 <UART_IsParityTypeValid+0x10> @ imm = #-0x2
700b4430: 9801         	ldr	r0, [sp, #0x4]
700b4432: 2801         	cmp	r0, #0x1
700b4434: d00c         	beq	0x700b4450 <UART_IsParityTypeValid+0x30> @ imm = #0x18
700b4436: e7ff         	b	0x700b4438 <UART_IsParityTypeValid+0x18> @ imm = #-0x2
700b4438: 9801         	ldr	r0, [sp, #0x4]
700b443a: 2803         	cmp	r0, #0x3
700b443c: d008         	beq	0x700b4450 <UART_IsParityTypeValid+0x30> @ imm = #0x10
700b443e: e7ff         	b	0x700b4440 <UART_IsParityTypeValid+0x20> @ imm = #-0x2
700b4440: 9801         	ldr	r0, [sp, #0x4]
700b4442: 2807         	cmp	r0, #0x7
700b4444: d004         	beq	0x700b4450 <UART_IsParityTypeValid+0x30> @ imm = #0x8
700b4446: e7ff         	b	0x700b4448 <UART_IsParityTypeValid+0x28> @ imm = #-0x2
700b4448: 9801         	ldr	r0, [sp, #0x4]
700b444a: 2805         	cmp	r0, #0x5
700b444c: d103         	bne	0x700b4456 <UART_IsParityTypeValid+0x36> @ imm = #0x6
700b444e: e7ff         	b	0x700b4450 <UART_IsParityTypeValid+0x30> @ imm = #-0x2
700b4450: 2000         	movs	r0, #0x0
700b4452: 9000         	str	r0, [sp]
700b4454: e7ff         	b	0x700b4456 <UART_IsParityTypeValid+0x36> @ imm = #-0x2
700b4456: 9800         	ldr	r0, [sp]
700b4458: b002         	add	sp, #0x8
700b445a: 4770         	bx	lr
700b445c: 0000         	movs	r0, r0
700b445e: 0000         	movs	r0, r0

700b4460 <UART_IsTxRxFifoEmpty>:
700b4460: b580         	push	{r7, lr}
700b4462: b084         	sub	sp, #0x10
700b4464: 9003         	str	r0, [sp, #0xc]
700b4466: 2000         	movs	r0, #0x0
700b4468: 9002         	str	r0, [sp, #0x8]
700b446a: 9001         	str	r0, [sp, #0x4]
700b446c: 9803         	ldr	r0, [sp, #0xc]
700b446e: 217f         	movs	r1, #0x7f
700b4470: f7fe fcce    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #-0x1664
700b4474: 9002         	str	r0, [sp, #0x8]
700b4476: 9803         	ldr	r0, [sp, #0xc]
700b4478: 3014         	adds	r0, #0x14
700b447a: f001 fb29    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x1652
700b447e: 0680         	lsls	r0, r0, #0x1a
700b4480: 2800         	cmp	r0, #0x0
700b4482: d503         	bpl	0x700b448c <UART_IsTxRxFifoEmpty+0x2c> @ imm = #0x6
700b4484: e7ff         	b	0x700b4486 <UART_IsTxRxFifoEmpty+0x26> @ imm = #-0x2
700b4486: 2001         	movs	r0, #0x1
700b4488: 9001         	str	r0, [sp, #0x4]
700b448a: e7ff         	b	0x700b448c <UART_IsTxRxFifoEmpty+0x2c> @ imm = #-0x2
700b448c: 9803         	ldr	r0, [sp, #0xc]
700b448e: 300c         	adds	r0, #0xc
700b4490: 9902         	ldr	r1, [sp, #0x8]
700b4492: f001 fb25    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x164a
700b4496: 9801         	ldr	r0, [sp, #0x4]
700b4498: b004         	add	sp, #0x10
700b449a: bd80         	pop	{r7, pc}
700b449c: 0000         	movs	r0, r0
700b449e: 0000         	movs	r0, r0

700b44a0 <UART_enhanFuncEnable>:
700b44a0: b580         	push	{r7, lr}
700b44a2: b084         	sub	sp, #0x10
700b44a4: 9003         	str	r0, [sp, #0xc]
700b44a6: 9803         	ldr	r0, [sp, #0xc]
700b44a8: 21bf         	movs	r1, #0xbf
700b44aa: f7fe fcb1    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #-0x169e
700b44ae: 9001         	str	r0, [sp, #0x4]
700b44b0: 9803         	ldr	r0, [sp, #0xc]
700b44b2: 3008         	adds	r0, #0x8
700b44b4: f001 fb0c    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x1618
700b44b8: f000 0010    	and	r0, r0, #0x10
700b44bc: 9002         	str	r0, [sp, #0x8]
700b44be: 9803         	ldr	r0, [sp, #0xc]
700b44c0: 3008         	adds	r0, #0x8
700b44c2: 2110         	movs	r1, #0x10
700b44c4: 2204         	movs	r2, #0x4
700b44c6: 2301         	movs	r3, #0x1
700b44c8: f000 fa4a    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #0x494
700b44cc: 9803         	ldr	r0, [sp, #0xc]
700b44ce: 300c         	adds	r0, #0xc
700b44d0: 9901         	ldr	r1, [sp, #0x4]
700b44d2: f001 fb05    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x160a
700b44d6: 9802         	ldr	r0, [sp, #0x8]
700b44d8: b004         	add	sp, #0x10
700b44da: bd80         	pop	{r7, pc}
700b44dc: 0000         	movs	r0, r0
700b44de: 0000         	movs	r0, r0

700b44e0 <UART_lld_dmaDeInit>:
700b44e0: b580         	push	{r7, lr}
700b44e2: b084         	sub	sp, #0x10
700b44e4: 9003         	str	r0, [sp, #0xc]
700b44e6: 2000         	movs	r0, #0x0
700b44e8: 9002         	str	r0, [sp, #0x8]
700b44ea: 9803         	ldr	r0, [sp, #0xc]
700b44ec: 6840         	ldr	r0, [r0, #0x4]
700b44ee: 6cc0         	ldr	r0, [r0, #0x4c]
700b44f0: 9001         	str	r0, [sp, #0x4]
700b44f2: 9801         	ldr	r0, [sp, #0x4]
700b44f4: 6b80         	ldr	r0, [r0, #0x38]
700b44f6: b170         	cbz	r0, 0x700b4516 <UART_lld_dmaDeInit+0x36> @ imm = #0x1c
700b44f8: e7ff         	b	0x700b44fa <UART_lld_dmaDeInit+0x1a> @ imm = #-0x2
700b44fa: 9901         	ldr	r1, [sp, #0x4]
700b44fc: 6888         	ldr	r0, [r1, #0x8]
700b44fe: 6909         	ldr	r1, [r1, #0x10]
700b4500: f7f9 f98e    	bl	0x700ad820 <UART_udmaDeInitCh> @ imm = #-0x6ce4
700b4504: 9901         	ldr	r1, [sp, #0x4]
700b4506: 6848         	ldr	r0, [r1, #0x4]
700b4508: 68c9         	ldr	r1, [r1, #0xc]
700b450a: f7f9 f989    	bl	0x700ad820 <UART_udmaDeInitCh> @ imm = #-0x6cee
700b450e: 9901         	ldr	r1, [sp, #0x4]
700b4510: 2000         	movs	r0, #0x0
700b4512: 6388         	str	r0, [r1, #0x38]
700b4514: e7ff         	b	0x700b4516 <UART_lld_dmaDeInit+0x36> @ imm = #-0x2
700b4516: 9802         	ldr	r0, [sp, #0x8]
700b4518: b004         	add	sp, #0x10
700b451a: bd80         	pop	{r7, pc}
700b451c: 0000         	movs	r0, r0
700b451e: 0000         	movs	r0, r0

700b4520 <_tx_timer_initialize>:
700b4520: f64a 5118    	movw	r1, #0xad18
700b4524: f2c7 0108    	movt	r1, #0x7008
700b4528: f64a 20b4    	movw	r0, #0xaab4
700b452c: f2c7 0008    	movt	r0, #0x7008
700b4530: 6008         	str	r0, [r1]
700b4532: f64a 5104    	movw	r1, #0xad04
700b4536: f2c7 0108    	movt	r1, #0x7008
700b453a: 6008         	str	r0, [r1]
700b453c: 307c         	adds	r0, #0x7c
700b453e: f64a 5114    	movw	r1, #0xad14
700b4542: f2c7 0108    	movt	r1, #0x7008
700b4546: 6008         	str	r0, [r1]
700b4548: 6808         	ldr	r0, [r1]
700b454a: 3004         	adds	r0, #0x4
700b454c: 6008         	str	r0, [r1]
700b454e: f64a 511c    	movw	r1, #0xad1c
700b4552: f2c7 0108    	movt	r1, #0x7008
700b4556: 2000         	movs	r0, #0x0
700b4558: 6008         	str	r0, [r1]
700b455a: 4770         	bx	lr
700b455c: 0000         	movs	r0, r0
700b455e: 0000         	movs	r0, r0

700b4560 <_txe_semaphore_put>:
700b4560: b580         	push	{r7, lr}
700b4562: b082         	sub	sp, #0x8
700b4564: 9001         	str	r0, [sp, #0x4]
700b4566: 9801         	ldr	r0, [sp, #0x4]
700b4568: b918         	cbnz	r0, 0x700b4572 <_txe_semaphore_put+0x12> @ imm = #0x6
700b456a: e7ff         	b	0x700b456c <_txe_semaphore_put+0xc> @ imm = #-0x2
700b456c: 200c         	movs	r0, #0xc
700b456e: 9000         	str	r0, [sp]
700b4570: e011         	b	0x700b4596 <_txe_semaphore_put+0x36> @ imm = #0x22
700b4572: 9801         	ldr	r0, [sp, #0x4]
700b4574: 6800         	ldr	r0, [r0]
700b4576: f644 5141    	movw	r1, #0x4d41
700b457a: f2c5 3145    	movt	r1, #0x5345
700b457e: 4288         	cmp	r0, r1
700b4580: d003         	beq	0x700b458a <_txe_semaphore_put+0x2a> @ imm = #0x6
700b4582: e7ff         	b	0x700b4584 <_txe_semaphore_put+0x24> @ imm = #-0x2
700b4584: 200c         	movs	r0, #0xc
700b4586: 9000         	str	r0, [sp]
700b4588: e004         	b	0x700b4594 <_txe_semaphore_put+0x34> @ imm = #0x8
700b458a: 9801         	ldr	r0, [sp, #0x4]
700b458c: f7fc faa0    	bl	0x700b0ad0 <_tx_semaphore_put> @ imm = #-0x3ac0
700b4590: 9000         	str	r0, [sp]
700b4592: e7ff         	b	0x700b4594 <_txe_semaphore_put+0x34> @ imm = #-0x2
700b4594: e7ff         	b	0x700b4596 <_txe_semaphore_put+0x36> @ imm = #-0x2
700b4596: 9800         	ldr	r0, [sp]
700b4598: b002         	add	sp, #0x8
700b459a: bd80         	pop	{r7, pc}
700b459c: 0000         	movs	r0, r0
700b459e: 0000         	movs	r0, r0

700b45a0 <Dpl_init>:
; {
700b45a0: b510         	push	{r4, lr}
;     HwiP_init();
700b45a2: f001 fda5    	bl	0x700b60f0 <HwiP_init>  @ imm = #0x1b4a
;     DebugP_memLogWriterInit(CSL_CORE_ID_R5FSS0_0);
700b45a6: 2001         	movs	r0, #0x1
700b45a8: f000 ff42    	bl	0x700b5430 <DebugP_memLogWriterInit> @ imm = #0xe84
;     DebugP_uartSetDrvIndex(CONFIG_UART_CONSOLE);
700b45ac: 2000         	movs	r0, #0x0
700b45ae: 2400         	movs	r4, #0x0
700b45b0: f001 f986    	bl	0x700b58c0 <DebugP_uartSetDrvIndex> @ imm = #0x130c
;     SOC_controlModuleUnlockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b45b4: 2000         	movs	r0, #0x0
700b45b6: 2102         	movs	r1, #0x2
700b45b8: f7fb f932    	bl	0x700af820 <SOC_controlModuleUnlockMMR> @ imm = #-0x4d9c
700b45bc: f248 10d0    	movw	r0, #0x81d0
;     SOC_controlModuleLockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b45c0: 2102         	movs	r1, #0x2
700b45c2: f2c4 3000    	movt	r0, #0x4300
;     *(volatile uint32_t*)(TIMER8_CLOCK_SRC_MUX_ADDR) = TIMER8_CLOCK_SRC_MCU_HFOSC0;
700b45c6: 6004         	str	r4, [r0]
;     SOC_controlModuleLockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b45c8: 2000         	movs	r0, #0x0
700b45ca: f7fc fac9    	bl	0x700b0b60 <SOC_controlModuleLockMMR> @ imm = #-0x3a6e
;     ClockP_init();
700b45ce: f7f5 fc97    	bl	0x700a9f00 <ClockP_init> @ imm = #-0xa6d2
;     HwiP_enable();
700b45d2: e8bd 4010    	pop.w	{r4, lr}
700b45d6: f7ef b95d    	b.w	0x700a3894 <$Ven$TA$L$PI$$HwiP_enable> @ imm = #-0x10d46
700b45da: 0000         	movs	r0, r0
700b45dc: 0000         	movs	r0, r0
700b45de: 0000         	movs	r0, r0

700b45e0 <PMU_enableAllCounters>:
700b45e0: b580         	push	{r7, lr}
700b45e2: b082         	sub	sp, #0x8
700b45e4: 9001         	str	r0, [sp, #0x4]
700b45e6: 2001         	movs	r0, #0x1
700b45e8: f7f4 ef80    	blx	0x700a94ec <CSL_armR5PmuEnableAllCntrs> @ imm = #-0xb100
700b45ec: 2000         	movs	r0, #0x0
700b45ee: 9000         	str	r0, [sp]
700b45f0: e7ff         	b	0x700b45f2 <PMU_enableAllCounters+0x12> @ imm = #-0x2
700b45f2: 9800         	ldr	r0, [sp]
700b45f4: 9901         	ldr	r1, [sp, #0x4]
700b45f6: 4288         	cmp	r0, r1
700b45f8: d209         	bhs	0x700b460e <PMU_enableAllCounters+0x2e> @ imm = #0x12
700b45fa: e7ff         	b	0x700b45fc <PMU_enableAllCounters+0x1c> @ imm = #-0x2
700b45fc: 9800         	ldr	r0, [sp]
700b45fe: 2101         	movs	r1, #0x1
700b4600: f7f4 efaa    	blx	0x700a9558 <CSL_armR5PmuEnableCntr> @ imm = #-0xb0ac
700b4604: e7ff         	b	0x700b4606 <PMU_enableAllCounters+0x26> @ imm = #-0x2
700b4606: 9800         	ldr	r0, [sp]
700b4608: 3001         	adds	r0, #0x1
700b460a: 9000         	str	r0, [sp]
700b460c: e7f1         	b	0x700b45f2 <PMU_enableAllCounters+0x12> @ imm = #-0x1e
700b460e: 201f         	movs	r0, #0x1f
700b4610: 2101         	movs	r1, #0x1
700b4612: f7f4 efa2    	blx	0x700a9558 <CSL_armR5PmuEnableCntr> @ imm = #-0xb0bc
700b4616: b002         	add	sp, #0x8
700b4618: bd80         	pop	{r7, pc}
700b461a: 0000         	movs	r0, r0
700b461c: 0000         	movs	r0, r0
700b461e: 0000         	movs	r0, r0

700b4620 <_atoi>:
700b4620: b580         	push	{r7, lr}
700b4622: b082         	sub	sp, #0x8
700b4624: 9001         	str	r0, [sp, #0x4]
700b4626: 2000         	movs	r0, #0x0
700b4628: 9000         	str	r0, [sp]
700b462a: e7ff         	b	0x700b462c <_atoi+0xc>  @ imm = #-0x2
700b462c: 9801         	ldr	r0, [sp, #0x4]
700b462e: 6800         	ldr	r0, [r0]
700b4630: 7800         	ldrb	r0, [r0]
700b4632: f000 fae5    	bl	0x700b4c00 <_is_digit>  @ imm = #0x5ca
700b4636: b168         	cbz	r0, 0x700b4654 <_atoi+0x34> @ imm = #0x1a
700b4638: e7ff         	b	0x700b463a <_atoi+0x1a> @ imm = #-0x2
700b463a: 9800         	ldr	r0, [sp]
700b463c: eb00 0180    	add.w	r1, r0, r0, lsl #2
700b4640: 9b01         	ldr	r3, [sp, #0x4]
700b4642: 6818         	ldr	r0, [r3]
700b4644: 1c42         	adds	r2, r0, #0x1
700b4646: 601a         	str	r2, [r3]
700b4648: 7800         	ldrb	r0, [r0]
700b464a: eb00 0041    	add.w	r0, r0, r1, lsl #1
700b464e: 3830         	subs	r0, #0x30
700b4650: 9000         	str	r0, [sp]
700b4652: e7eb         	b	0x700b462c <_atoi+0xc>  @ imm = #-0x2a
700b4654: 9800         	ldr	r0, [sp]
700b4656: b002         	add	sp, #0x8
700b4658: bd80         	pop	{r7, pc}
700b465a: 0000         	movs	r0, r0
700b465c: 0000         	movs	r0, r0
700b465e: 0000         	movs	r0, r0

700b4660 <snprintf_>:
700b4660: b081         	sub	sp, #0x4
700b4662: b580         	push	{r7, lr}
700b4664: b087         	sub	sp, #0x1c
700b4666: 9309         	str	r3, [sp, #0x24]
700b4668: 9006         	str	r0, [sp, #0x18]
700b466a: 9105         	str	r1, [sp, #0x14]
700b466c: 9204         	str	r2, [sp, #0x10]
700b466e: a809         	add	r0, sp, #0x24
700b4670: 9003         	str	r0, [sp, #0xc]
700b4672: 9906         	ldr	r1, [sp, #0x18]
700b4674: 9a05         	ldr	r2, [sp, #0x14]
700b4676: 9b04         	ldr	r3, [sp, #0x10]
700b4678: 9803         	ldr	r0, [sp, #0xc]
700b467a: 46ec         	mov	r12, sp
700b467c: f8cc 0000    	str.w	r0, [r12]
700b4680: f245 0021    	movw	r0, #0x5021
700b4684: f2c7 000b    	movt	r0, #0x700b
700b4688: f7eb fa6a    	bl	0x7009fb60 <_vsnprintf> @ imm = #-0x14b2c
700b468c: 9002         	str	r0, [sp, #0x8]
700b468e: 9802         	ldr	r0, [sp, #0x8]
700b4690: b007         	add	sp, #0x1c
700b4692: e8bd 4080    	pop.w	{r7, lr}
700b4696: b001         	add	sp, #0x4
700b4698: 4770         	bx	lr
700b469a: 0000         	movs	r0, r0
700b469c: 0000         	movs	r0, r0
700b469e: 0000         	movs	r0, r0

700b46a0 <CSL_REG32_FINS_RAW>:
700b46a0: b580         	push	{r7, lr}
700b46a2: b086         	sub	sp, #0x18
700b46a4: 9005         	str	r0, [sp, #0x14]
700b46a6: 9104         	str	r1, [sp, #0x10]
700b46a8: 9203         	str	r2, [sp, #0xc]
700b46aa: 9302         	str	r3, [sp, #0x8]
700b46ac: 9805         	ldr	r0, [sp, #0x14]
700b46ae: f001 fa37    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0x146e
700b46b2: 9001         	str	r0, [sp, #0x4]
700b46b4: 9801         	ldr	r0, [sp, #0x4]
700b46b6: 9904         	ldr	r1, [sp, #0x10]
700b46b8: 4388         	bics	r0, r1
700b46ba: 9001         	str	r0, [sp, #0x4]
700b46bc: 9802         	ldr	r0, [sp, #0x8]
700b46be: 9903         	ldr	r1, [sp, #0xc]
700b46c0: 4088         	lsls	r0, r1
700b46c2: 9904         	ldr	r1, [sp, #0x10]
700b46c4: 4001         	ands	r1, r0
700b46c6: 9801         	ldr	r0, [sp, #0x4]
700b46c8: 4308         	orrs	r0, r1
700b46ca: 9001         	str	r0, [sp, #0x4]
700b46cc: 9805         	ldr	r0, [sp, #0x14]
700b46ce: 9901         	ldr	r1, [sp, #0x4]
700b46d0: f001 f9a6    	bl	0x700b5a20 <CSL_REG32_WR_RAW> @ imm = #0x134c
700b46d4: b006         	add	sp, #0x18
700b46d6: bd80         	pop	{r7, pc}
		...

700b46e0 <SOC_getCoreName>:
700b46e0: b082         	sub	sp, #0x8
700b46e2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b46e6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b46ea: 2806         	cmp	r0, #0x6
700b46ec: d80a         	bhi	0x700b4704 <SOC_getCoreName+0x24> @ imm = #0x14
700b46ee: e7ff         	b	0x700b46f0 <SOC_getCoreName+0x10> @ imm = #-0x2
700b46f0: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b46f4: f648 102c    	movw	r0, #0x892c
700b46f8: f2c7 000b    	movt	r0, #0x700b
700b46fc: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b4700: 9000         	str	r0, [sp]
700b4702: e006         	b	0x700b4712 <SOC_getCoreName+0x32> @ imm = #0xc
700b4704: f648 102c    	movw	r0, #0x892c
700b4708: f2c7 000b    	movt	r0, #0x700b
700b470c: 69c0         	ldr	r0, [r0, #0x1c]
700b470e: 9000         	str	r0, [sp]
700b4710: e7ff         	b	0x700b4712 <SOC_getCoreName+0x32> @ imm = #-0x2
700b4712: 9800         	ldr	r0, [sp]
700b4714: b002         	add	sp, #0x8
700b4716: 4770         	bx	lr
		...

700b4720 <Sciclient_secProxyFlush>:
700b4720: b580         	push	{r7, lr}
700b4722: b082         	sub	sp, #0x8
700b4724: 9001         	str	r0, [sp, #0x4]
700b4726: e7ff         	b	0x700b4728 <Sciclient_secProxyFlush+0x8> @ imm = #-0x2
700b4728: 9801         	ldr	r0, [sp, #0x4]
700b472a: f000 ffb1    	bl	0x700b5690 <Sciclient_secProxyThreadStatusReg> @ imm = #0xf62
700b472e: f001 fa0f    	bl	0x700b5b50 <CSL_REG32_RD_RAW> @ imm = #0x141e
700b4732: 0600         	lsls	r0, r0, #0x18
700b4734: b170         	cbz	r0, 0x700b4754 <Sciclient_secProxyFlush+0x34> @ imm = #0x1c
700b4736: e7ff         	b	0x700b4738 <Sciclient_secProxyFlush+0x18> @ imm = #-0x2
700b4738: 9801         	ldr	r0, [sp, #0x4]
700b473a: f648 11f8    	movw	r1, #0x89f8
700b473e: f2c7 010b    	movt	r1, #0x700b
700b4742: 694a         	ldr	r2, [r1, #0x14]
700b4744: f04f 31ff    	mov.w	r1, #0xffffffff
700b4748: eb01 0192    	add.w	r1, r1, r2, lsr #2
700b474c: b2c9         	uxtb	r1, r1
700b474e: f000 fa27    	bl	0x700b4ba0 <Sciclient_secProxyReadThread32> @ imm = #0x44e
700b4752: e7e9         	b	0x700b4728 <Sciclient_secProxyFlush+0x8> @ imm = #-0x2e
700b4754: b002         	add	sp, #0x8
700b4756: bd80         	pop	{r7, pc}
		...

700b4760 <UART_writeDataPolling>:
700b4760: b580         	push	{r7, lr}
700b4762: b082         	sub	sp, #0x8
700b4764: 9001         	str	r0, [sp, #0x4]
700b4766: 2000         	movs	r0, #0x0
700b4768: 9000         	str	r0, [sp]
700b476a: 9801         	ldr	r0, [sp, #0x4]
700b476c: 6881         	ldr	r1, [r0, #0x8]
700b476e: 6902         	ldr	r2, [r0, #0x10]
700b4770: f7f9 ff8e    	bl	0x700ae690 <UART_fifoWrite> @ imm = #-0x60e4
700b4774: 9000         	str	r0, [sp]
700b4776: 9a00         	ldr	r2, [sp]
700b4778: 9901         	ldr	r1, [sp, #0x4]
700b477a: 6908         	ldr	r0, [r1, #0x10]
700b477c: 1a80         	subs	r0, r0, r2
700b477e: 6108         	str	r0, [r1, #0x10]
700b4780: 9901         	ldr	r1, [sp, #0x4]
700b4782: 6888         	ldr	r0, [r1, #0x8]
700b4784: 9a00         	ldr	r2, [sp]
700b4786: 4410         	add	r0, r2
700b4788: 6088         	str	r0, [r1, #0x8]
700b478a: 9a00         	ldr	r2, [sp]
700b478c: 9901         	ldr	r1, [sp, #0x4]
700b478e: 68c8         	ldr	r0, [r1, #0xc]
700b4790: 4410         	add	r0, r2
700b4792: 60c8         	str	r0, [r1, #0xc]
700b4794: b002         	add	sp, #0x8
700b4796: bd80         	pop	{r7, pc}
		...

700b47a0 <SemaphoreP_destruct>:
700b47a0: b580         	push	{r7, lr}
700b47a2: b082         	sub	sp, #0x8
700b47a4: 9001         	str	r0, [sp, #0x4]
700b47a6: 2000         	movs	r0, #0x0
700b47a8: 9000         	str	r0, [sp]
700b47aa: 9801         	ldr	r0, [sp, #0x4]
700b47ac: b188         	cbz	r0, 0x700b47d2 <SemaphoreP_destruct+0x32> @ imm = #0x22
700b47ae: e7ff         	b	0x700b47b0 <SemaphoreP_destruct+0x10> @ imm = #-0x2
700b47b0: 9801         	ldr	r0, [sp, #0x4]
700b47b2: 9000         	str	r0, [sp]
700b47b4: 9800         	ldr	r0, [sp]
700b47b6: 6d40         	ldr	r0, [r0, #0x54]
700b47b8: 2801         	cmp	r0, #0x1
700b47ba: d105         	bne	0x700b47c8 <SemaphoreP_destruct+0x28> @ imm = #0xa
700b47bc: e7ff         	b	0x700b47be <SemaphoreP_destruct+0x1e> @ imm = #-0x2
700b47be: 9800         	ldr	r0, [sp]
700b47c0: 301c         	adds	r0, #0x1c
700b47c2: f7f7 f815    	bl	0x700ab7f0 <_tx_mutex_delete> @ imm = #-0x8fd6
700b47c6: e003         	b	0x700b47d0 <SemaphoreP_destruct+0x30> @ imm = #0x6
700b47c8: 9800         	ldr	r0, [sp]
700b47ca: f7f7 ff19    	bl	0x700ac600 <_tx_semaphore_delete> @ imm = #-0x81ce
700b47ce: e7ff         	b	0x700b47d0 <SemaphoreP_destruct+0x30> @ imm = #-0x2
700b47d0: e7ff         	b	0x700b47d2 <SemaphoreP_destruct+0x32> @ imm = #-0x2
700b47d2: b002         	add	sp, #0x8
700b47d4: bd80         	pop	{r7, pc}
		...
700b47de: 0000         	movs	r0, r0

700b47e0 <CSL_pktdmaTeardownRxChan>:
700b47e0: b580         	push	{r7, lr}
700b47e2: b084         	sub	sp, #0x10
700b47e4: 9003         	str	r0, [sp, #0xc]
700b47e6: 9102         	str	r1, [sp, #0x8]
700b47e8: f88d 2007    	strb.w	r2, [sp, #0x7]
700b47ec: f88d 3006    	strb.w	r3, [sp, #0x6]
700b47f0: 9803         	ldr	r0, [sp, #0xc]
700b47f2: 9902         	ldr	r1, [sp, #0x8]
700b47f4: f89d 2007    	ldrb.w	r2, [sp, #0x7]
700b47f8: f89d 3006    	ldrb.w	r3, [sp, #0x6]
700b47fc: f003 0301    	and	r3, r3, #0x1
700b4800: 46ec         	mov	r12, sp
700b4802: f8cc 3000    	str.w	r3, [r12]
700b4806: f002 0301    	and	r3, r2, #0x1
700b480a: 2201         	movs	r2, #0x1
700b480c: f7f7 fce0    	bl	0x700ac1d0 <CSL_pktdmaTeardownChan> @ imm = #-0x8640
700b4810: b004         	add	sp, #0x10
700b4812: bd80         	pop	{r7, pc}
		...

700b4820 <CSL_pktdmaTeardownTxChan>:
700b4820: b580         	push	{r7, lr}
700b4822: b084         	sub	sp, #0x10
700b4824: 9003         	str	r0, [sp, #0xc]
700b4826: 9102         	str	r1, [sp, #0x8]
700b4828: f88d 2007    	strb.w	r2, [sp, #0x7]
700b482c: f88d 3006    	strb.w	r3, [sp, #0x6]
700b4830: 9803         	ldr	r0, [sp, #0xc]
700b4832: 9902         	ldr	r1, [sp, #0x8]
700b4834: f89d 2007    	ldrb.w	r2, [sp, #0x7]
700b4838: f89d 3006    	ldrb.w	r3, [sp, #0x6]
700b483c: f003 0301    	and	r3, r3, #0x1
700b4840: 46ec         	mov	r12, sp
700b4842: f8cc 3000    	str.w	r3, [r12]
700b4846: f002 0301    	and	r3, r2, #0x1
700b484a: 2200         	movs	r2, #0x0
700b484c: f7f7 fcc0    	bl	0x700ac1d0 <CSL_pktdmaTeardownChan> @ imm = #-0x8680
700b4850: b004         	add	sp, #0x10
700b4852: bd80         	pop	{r7, pc}
		...

700b4860 <TimerP_Params_init>:
700b4860: b081         	sub	sp, #0x4
700b4862: 9000         	str	r0, [sp]
700b4864: 9800         	ldr	r0, [sp]
700b4866: 2101         	movs	r1, #0x1
700b4868: 6001         	str	r1, [r0]
700b486a: 9a00         	ldr	r2, [sp]
700b486c: f647 0040    	movw	r0, #0x7840
700b4870: f2c0 107d    	movt	r0, #0x17d
700b4874: 6050         	str	r0, [r2, #0x4]
700b4876: 9a00         	ldr	r2, [sp]
700b4878: f44f 707a    	mov.w	r0, #0x3e8
700b487c: 6090         	str	r0, [r2, #0x8]
700b487e: 9a00         	ldr	r2, [sp]
700b4880: 2000         	movs	r0, #0x0
700b4882: 60d0         	str	r0, [r2, #0xc]
700b4884: 9a00         	ldr	r2, [sp]
700b4886: 6110         	str	r0, [r2, #0x10]
700b4888: 9a00         	ldr	r2, [sp]
700b488a: 6151         	str	r1, [r2, #0x14]
700b488c: 9900         	ldr	r1, [sp]
700b488e: 6188         	str	r0, [r1, #0x18]
700b4890: b001         	add	sp, #0x4
700b4892: 4770         	bx	lr
		...

700b48a0 <UART_IsDataLengthValid>:
700b48a0: b082         	sub	sp, #0x8
700b48a2: 9001         	str	r0, [sp, #0x4]
700b48a4: f06f 0002    	mvn	r0, #0x2
700b48a8: 9000         	str	r0, [sp]
700b48aa: 9801         	ldr	r0, [sp, #0x4]
700b48ac: b160         	cbz	r0, 0x700b48c8 <UART_IsDataLengthValid+0x28> @ imm = #0x18
700b48ae: e7ff         	b	0x700b48b0 <UART_IsDataLengthValid+0x10> @ imm = #-0x2
700b48b0: 9801         	ldr	r0, [sp, #0x4]
700b48b2: 2801         	cmp	r0, #0x1
700b48b4: d008         	beq	0x700b48c8 <UART_IsDataLengthValid+0x28> @ imm = #0x10
700b48b6: e7ff         	b	0x700b48b8 <UART_IsDataLengthValid+0x18> @ imm = #-0x2
700b48b8: 9801         	ldr	r0, [sp, #0x4]
700b48ba: 2802         	cmp	r0, #0x2
700b48bc: d004         	beq	0x700b48c8 <UART_IsDataLengthValid+0x28> @ imm = #0x8
700b48be: e7ff         	b	0x700b48c0 <UART_IsDataLengthValid+0x20> @ imm = #-0x2
700b48c0: 9801         	ldr	r0, [sp, #0x4]
700b48c2: 2803         	cmp	r0, #0x3
700b48c4: d103         	bne	0x700b48ce <UART_IsDataLengthValid+0x2e> @ imm = #0x6
700b48c6: e7ff         	b	0x700b48c8 <UART_IsDataLengthValid+0x28> @ imm = #-0x2
700b48c8: 2000         	movs	r0, #0x0
700b48ca: 9000         	str	r0, [sp]
700b48cc: e7ff         	b	0x700b48ce <UART_IsDataLengthValid+0x2e> @ imm = #-0x2
700b48ce: 9800         	ldr	r0, [sp]
700b48d0: b002         	add	sp, #0x8
700b48d2: 4770         	bx	lr
		...

700b48e0 <UART_checkTransaction>:
700b48e0: b082         	sub	sp, #0x8
700b48e2: 9001         	str	r0, [sp, #0x4]
700b48e4: 2000         	movs	r0, #0x0
700b48e6: 9000         	str	r0, [sp]
700b48e8: 9801         	ldr	r0, [sp, #0x4]
700b48ea: 6840         	ldr	r0, [r0, #0x4]
700b48ec: b938         	cbnz	r0, 0x700b48fe <UART_checkTransaction+0x1e> @ imm = #0xe
700b48ee: e7ff         	b	0x700b48f0 <UART_checkTransaction+0x10> @ imm = #-0x2
700b48f0: 9901         	ldr	r1, [sp, #0x4]
700b48f2: 200a         	movs	r0, #0xa
700b48f4: 60c8         	str	r0, [r1, #0xc]
700b48f6: f04f 30ff    	mov.w	r0, #0xffffffff
700b48fa: 9000         	str	r0, [sp]
700b48fc: e7ff         	b	0x700b48fe <UART_checkTransaction+0x1e> @ imm = #-0x2
700b48fe: 9801         	ldr	r0, [sp, #0x4]
700b4900: 6800         	ldr	r0, [r0]
700b4902: b920         	cbnz	r0, 0x700b490e <UART_checkTransaction+0x2e> @ imm = #0x8
700b4904: e7ff         	b	0x700b4906 <UART_checkTransaction+0x26> @ imm = #-0x2
700b4906: f04f 30ff    	mov.w	r0, #0xffffffff
700b490a: 9000         	str	r0, [sp]
700b490c: e7ff         	b	0x700b490e <UART_checkTransaction+0x2e> @ imm = #-0x2
700b490e: 9800         	ldr	r0, [sp]
700b4910: b002         	add	sp, #0x8
700b4912: 4770         	bx	lr
		...

700b4920 <ClockP_timerTickIsr>:
700b4920: b580         	push	{r7, lr}
700b4922: b082         	sub	sp, #0x8
700b4924: 9001         	str	r0, [sp, #0x4]
700b4926: f64a 4130    	movw	r1, #0xac30
700b492a: f2c7 0108    	movt	r1, #0x7008
700b492e: 680a         	ldr	r2, [r1]
700b4930: 6848         	ldr	r0, [r1, #0x4]
700b4932: 3201         	adds	r2, #0x1
700b4934: f140 0000    	adc	r0, r0, #0x0
700b4938: 600a         	str	r2, [r1]
700b493a: 6048         	str	r0, [r1, #0x4]
700b493c: f7f7 eedc    	blx	0x700ac6f8 <_tx_timer_interrupt> @ imm = #-0x8248
700b4940: f648 10b0    	movw	r0, #0x89b0
700b4944: f2c7 000b    	movt	r0, #0x700b
700b4948: 6800         	ldr	r0, [r0]
700b494a: f001 f8b9    	bl	0x700b5ac0 <ClockP_timerClearOverflowInt> @ imm = #0x1172
700b494e: b002         	add	sp, #0x8
700b4950: bd80         	pop	{r7, pc}
		...
700b495e: 0000         	movs	r0, r0

700b4960 <HW_WR_FIELD32_RAW>:
700b4960: b085         	sub	sp, #0x14
700b4962: 9004         	str	r0, [sp, #0x10]
700b4964: 9103         	str	r1, [sp, #0xc]
700b4966: 9202         	str	r2, [sp, #0x8]
700b4968: 9301         	str	r3, [sp, #0x4]
700b496a: 9804         	ldr	r0, [sp, #0x10]
700b496c: 6800         	ldr	r0, [r0]
700b496e: 9000         	str	r0, [sp]
700b4970: 9903         	ldr	r1, [sp, #0xc]
700b4972: 9800         	ldr	r0, [sp]
700b4974: 4388         	bics	r0, r1
700b4976: 9000         	str	r0, [sp]
700b4978: 9801         	ldr	r0, [sp, #0x4]
700b497a: 9902         	ldr	r1, [sp, #0x8]
700b497c: 4088         	lsls	r0, r1
700b497e: 9903         	ldr	r1, [sp, #0xc]
700b4980: 4001         	ands	r1, r0
700b4982: 9800         	ldr	r0, [sp]
700b4984: 4308         	orrs	r0, r1
700b4986: 9000         	str	r0, [sp]
700b4988: 9800         	ldr	r0, [sp]
700b498a: 9904         	ldr	r1, [sp, #0x10]
700b498c: 6008         	str	r0, [r1]
700b498e: b005         	add	sp, #0x14
700b4990: 4770         	bx	lr
		...
700b499e: 0000         	movs	r0, r0

700b49a0 <UART_enhanFuncBitValRestore>:
700b49a0: b580         	push	{r7, lr}
700b49a2: b084         	sub	sp, #0x10
700b49a4: 9003         	str	r0, [sp, #0xc]
700b49a6: 9102         	str	r1, [sp, #0x8]
700b49a8: 9803         	ldr	r0, [sp, #0xc]
700b49aa: 21bf         	movs	r1, #0xbf
700b49ac: f7fe fa30    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #-0x1ba0
700b49b0: 9001         	str	r0, [sp, #0x4]
700b49b2: 9803         	ldr	r0, [sp, #0xc]
700b49b4: 3008         	adds	r0, #0x8
700b49b6: 9902         	ldr	r1, [sp, #0x8]
700b49b8: ea4f 1311    	lsr.w	r3, r1, #0x4
700b49bc: 2110         	movs	r1, #0x10
700b49be: 2204         	movs	r2, #0x4
700b49c0: f7ff ffce    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #-0x64
700b49c4: 9803         	ldr	r0, [sp, #0xc]
700b49c6: 300c         	adds	r0, #0xc
700b49c8: 9901         	ldr	r1, [sp, #0x4]
700b49ca: f001 f889    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x1112
700b49ce: b004         	add	sp, #0x10
700b49d0: bd80         	pop	{r7, pc}
		...
700b49de: 0000         	movs	r0, r0

700b49e0 <UART_hardwareFlowCtrlOptSet>:
700b49e0: b580         	push	{r7, lr}
700b49e2: b084         	sub	sp, #0x10
700b49e4: 9003         	str	r0, [sp, #0xc]
700b49e6: 9102         	str	r1, [sp, #0x8]
700b49e8: 2000         	movs	r0, #0x0
700b49ea: 9001         	str	r0, [sp, #0x4]
700b49ec: 9803         	ldr	r0, [sp, #0xc]
700b49ee: 21bf         	movs	r1, #0xbf
700b49f0: f7fe fa0e    	bl	0x700b2e10 <UART_regConfigModeEnable> @ imm = #-0x1be4
700b49f4: 9001         	str	r0, [sp, #0x4]
700b49f6: 9803         	ldr	r0, [sp, #0xc]
700b49f8: 3008         	adds	r0, #0x8
700b49fa: 9b02         	ldr	r3, [sp, #0x8]
700b49fc: 21c0         	movs	r1, #0xc0
700b49fe: 2206         	movs	r2, #0x6
700b4a00: f7ff ffae    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #-0xa4
700b4a04: 9803         	ldr	r0, [sp, #0xc]
700b4a06: 300c         	adds	r0, #0xc
700b4a08: 9901         	ldr	r1, [sp, #0x4]
700b4a0a: f001 f869    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x10d2
700b4a0e: b004         	add	sp, #0x10
700b4a10: bd80         	pop	{r7, pc}
		...
700b4a1e: 0000         	movs	r0, r0

700b4a20 <CSL_pktdmaGetChanPeerReg>:
700b4a20: b510         	push	{r4, lr}
700b4a22: b086         	sub	sp, #0x18
700b4a24: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b4a28: 9005         	str	r0, [sp, #0x14]
700b4a2a: 9104         	str	r1, [sp, #0x10]
700b4a2c: 9203         	str	r2, [sp, #0xc]
700b4a2e: 9302         	str	r3, [sp, #0x8]
700b4a30: 9805         	ldr	r0, [sp, #0x14]
700b4a32: 9904         	ldr	r1, [sp, #0x10]
700b4a34: 9a02         	ldr	r2, [sp, #0x8]
700b4a36: 9b08         	ldr	r3, [sp, #0x20]
700b4a38: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700b4a3c: 46ee         	mov	lr, sp
700b4a3e: 2401         	movs	r4, #0x1
700b4a40: f8ce 4004    	str.w	r4, [lr, #0x4]
700b4a44: f8ce c000    	str.w	r12, [lr]
700b4a48: f7f9 fdc2    	bl	0x700ae5d0 <CSL_pktdmaAccessChanPeerReg> @ imm = #-0x647c
700b4a4c: b006         	add	sp, #0x18
700b4a4e: bd10         	pop	{r4, pc}

700b4a50 <CSL_pktdmaSetChanPeerReg>:
700b4a50: b510         	push	{r4, lr}
700b4a52: b086         	sub	sp, #0x18
700b4a54: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b4a58: 9005         	str	r0, [sp, #0x14]
700b4a5a: 9104         	str	r1, [sp, #0x10]
700b4a5c: 9203         	str	r2, [sp, #0xc]
700b4a5e: 9302         	str	r3, [sp, #0x8]
700b4a60: 9805         	ldr	r0, [sp, #0x14]
700b4a62: 9904         	ldr	r1, [sp, #0x10]
700b4a64: 9a02         	ldr	r2, [sp, #0x8]
700b4a66: 9b08         	ldr	r3, [sp, #0x20]
700b4a68: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700b4a6c: 46ee         	mov	lr, sp
700b4a6e: 2400         	movs	r4, #0x0
700b4a70: f8ce 4004    	str.w	r4, [lr, #0x4]
700b4a74: f8ce c000    	str.w	r12, [lr]
700b4a78: f7f9 fdaa    	bl	0x700ae5d0 <CSL_pktdmaAccessChanPeerReg> @ imm = #-0x64ac
700b4a7c: b006         	add	sp, #0x18
700b4a7e: bd10         	pop	{r4, pc}

700b4a80 <UART_flowCtrlTrigLvlConfig>:
700b4a80: b580         	push	{r7, lr}
700b4a82: b084         	sub	sp, #0x10
700b4a84: 9003         	str	r0, [sp, #0xc]
700b4a86: 9102         	str	r1, [sp, #0x8]
700b4a88: 9201         	str	r2, [sp, #0x4]
700b4a8a: 2000         	movs	r0, #0x0
700b4a8c: 9000         	str	r0, [sp]
700b4a8e: 9802         	ldr	r0, [sp, #0x8]
700b4a90: f000 000f    	and	r0, r0, #0xf
700b4a94: 9000         	str	r0, [sp]
700b4a96: 9801         	ldr	r0, [sp, #0x4]
700b4a98: 0100         	lsls	r0, r0, #0x4
700b4a9a: b2c1         	uxtb	r1, r0
700b4a9c: 9800         	ldr	r0, [sp]
700b4a9e: 4308         	orrs	r0, r1
700b4aa0: 9000         	str	r0, [sp]
700b4aa2: 9803         	ldr	r0, [sp, #0xc]
700b4aa4: 3018         	adds	r0, #0x18
700b4aa6: 9900         	ldr	r1, [sp]
700b4aa8: f001 f81a    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x1034
700b4aac: b004         	add	sp, #0x10
700b4aae: bd80         	pop	{r7, pc}

700b4ab0 <_txe_thread_relinquish>:
700b4ab0: b580         	push	{r7, lr}
700b4ab2: b082         	sub	sp, #0x8
700b4ab4: f64a 40ec    	movw	r0, #0xacec
700b4ab8: f2c7 0008    	movt	r0, #0x7008
700b4abc: 6800         	ldr	r0, [r0]
700b4abe: 9001         	str	r0, [sp, #0x4]
700b4ac0: 9801         	ldr	r0, [sp, #0x4]
700b4ac2: b158         	cbz	r0, 0x700b4adc <_txe_thread_relinquish+0x2c> @ imm = #0x16
700b4ac4: e7ff         	b	0x700b4ac6 <_txe_thread_relinquish+0x16> @ imm = #-0x2
700b4ac6: f648 2068    	movw	r0, #0x8a68
700b4aca: f2c7 000b    	movt	r0, #0x700b
700b4ace: 6800         	ldr	r0, [r0]
700b4ad0: b918         	cbnz	r0, 0x700b4ada <_txe_thread_relinquish+0x2a> @ imm = #0x6
700b4ad2: e7ff         	b	0x700b4ad4 <_txe_thread_relinquish+0x24> @ imm = #-0x2
700b4ad4: f7fa f8fc    	bl	0x700aecd0 <_tx_thread_relinquish> @ imm = #-0x5e08
700b4ad8: e7ff         	b	0x700b4ada <_txe_thread_relinquish+0x2a> @ imm = #-0x2
700b4ada: e7ff         	b	0x700b4adc <_txe_thread_relinquish+0x2c> @ imm = #-0x2
700b4adc: b002         	add	sp, #0x8
700b4ade: bd80         	pop	{r7, pc}

700b4ae0 <CycleCounterP_getCount32>:
700b4ae0: ee190f1d     	mrc	p15, #0x0, r0, c9, c13, #0x0
700b4ae4: e12fff1e     	bx	lr

700b4ae8 <PmuP_setup>:
700b4ae8: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700b4aec: e12fff1e     	bx	lr

700b4af0 <PmuP_enableCounters>:
700b4af0: ee090f3c     	mcr	p15, #0x0, r0, c9, c12, #0x1
700b4af4: e12fff1e     	bx	lr

700b4af8 <PmuP_disableCounters>:
700b4af8: ee090f5c     	mcr	p15, #0x0, r0, c9, c12, #0x2
700b4afc: e12fff1e     	bx	lr

700b4b00 <PmuP_getOverflowStatus>:
700b4b00: ee190f7c     	mrc	p15, #0x0, r0, c9, c12, #0x3
700b4b04: e12fff1e     	bx	lr

700b4b08 <PmuP_clearOverflowStatus>:
700b4b08: ee090f7c     	mcr	p15, #0x0, r0, c9, c12, #0x3
700b4b0c: e12fff1e     	bx	lr

700b4b10 <CSL_secProxyGetMaxMsgSize>:
700b4b10: b580         	push	{r7, lr}
700b4b12: b082         	sub	sp, #0x8
700b4b14: 9001         	str	r0, [sp, #0x4]
700b4b16: 9801         	ldr	r0, [sp, #0x4]
700b4b18: 6980         	ldr	r0, [r0, #0x18]
700b4b1a: b960         	cbnz	r0, 0x700b4b36 <CSL_secProxyGetMaxMsgSize+0x26> @ imm = #0x18
700b4b1c: e7ff         	b	0x700b4b1e <CSL_secProxyGetMaxMsgSize+0xe> @ imm = #-0x2
700b4b1e: 9801         	ldr	r0, [sp, #0x4]
700b4b20: 6800         	ldr	r0, [r0]
700b4b22: 3004         	adds	r0, #0x4
700b4b24: 2100         	movs	r1, #0x0
700b4b26: f6cf 71ff    	movt	r1, #0xffff
700b4b2a: 2210         	movs	r2, #0x10
700b4b2c: f000 fad8    	bl	0x700b50e0 <CSL_REG32_FEXT_RAW> @ imm = #0x5b0
700b4b30: 9901         	ldr	r1, [sp, #0x4]
700b4b32: 6188         	str	r0, [r1, #0x18]
700b4b34: e7ff         	b	0x700b4b36 <CSL_secProxyGetMaxMsgSize+0x26> @ imm = #-0x2
700b4b36: 9801         	ldr	r0, [sp, #0x4]
700b4b38: 6980         	ldr	r0, [r0, #0x18]
700b4b3a: b002         	add	sp, #0x8
700b4b3c: bd80         	pop	{r7, pc}
700b4b3e: 0000         	movs	r0, r0

700b4b40 <Sciclient_rmIaIsIa>:
700b4b40: b580         	push	{r7, lr}
700b4b42: b082         	sub	sp, #0x8
700b4b44: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b4b48: 2000         	movs	r0, #0x0
700b4b4a: f88d 0005    	strb.w	r0, [sp, #0x5]
700b4b4e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b4b52: f7fe f80d    	bl	0x700b2b70 <Sciclient_rmIaGetInst> @ imm = #-0x1fe6
700b4b56: b120         	cbz	r0, 0x700b4b62 <Sciclient_rmIaIsIa+0x22> @ imm = #0x8
700b4b58: e7ff         	b	0x700b4b5a <Sciclient_rmIaIsIa+0x1a> @ imm = #-0x2
700b4b5a: 2001         	movs	r0, #0x1
700b4b5c: f88d 0005    	strb.w	r0, [sp, #0x5]
700b4b60: e7ff         	b	0x700b4b62 <Sciclient_rmIaIsIa+0x22> @ imm = #-0x2
700b4b62: f89d 0005    	ldrb.w	r0, [sp, #0x5]
700b4b66: f000 0001    	and	r0, r0, #0x1
700b4b6a: b002         	add	sp, #0x8
700b4b6c: bd80         	pop	{r7, pc}
700b4b6e: 0000         	movs	r0, r0

700b4b70 <Sciclient_rmIrIsIr>:
700b4b70: b580         	push	{r7, lr}
700b4b72: b082         	sub	sp, #0x8
700b4b74: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b4b78: 2000         	movs	r0, #0x0
700b4b7a: f88d 0005    	strb.w	r0, [sp, #0x5]
700b4b7e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b4b82: f7fd fb7d    	bl	0x700b2280 <Sciclient_rmIrGetInst> @ imm = #-0x2906
700b4b86: b120         	cbz	r0, 0x700b4b92 <Sciclient_rmIrIsIr+0x22> @ imm = #0x8
700b4b88: e7ff         	b	0x700b4b8a <Sciclient_rmIrIsIr+0x1a> @ imm = #-0x2
700b4b8a: 2001         	movs	r0, #0x1
700b4b8c: f88d 0005    	strb.w	r0, [sp, #0x5]
700b4b90: e7ff         	b	0x700b4b92 <Sciclient_rmIrIsIr+0x22> @ imm = #-0x2
700b4b92: f89d 0005    	ldrb.w	r0, [sp, #0x5]
700b4b96: f000 0001    	and	r0, r0, #0x1
700b4b9a: b002         	add	sp, #0x8
700b4b9c: bd80         	pop	{r7, pc}
700b4b9e: 0000         	movs	r0, r0

700b4ba0 <Sciclient_secProxyReadThread32>:
700b4ba0: b580         	push	{r7, lr}
700b4ba2: b084         	sub	sp, #0x10
700b4ba4: 9003         	str	r0, [sp, #0xc]
700b4ba6: f88d 100b    	strb.w	r1, [sp, #0xb]
700b4baa: 9903         	ldr	r1, [sp, #0xc]
700b4bac: f648 1070    	movw	r0, #0x8970
700b4bb0: f2c7 000b    	movt	r0, #0x700b
700b4bb4: 2200         	movs	r2, #0x0
700b4bb6: f000 fcab    	bl	0x700b5510 <CSL_secProxyGetDataAddr> @ imm = #0x956
700b4bba: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700b4bbe: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b4bc2: f000 ffc5    	bl	0x700b5b50 <CSL_REG32_RD_RAW> @ imm = #0xf8a
700b4bc6: 9001         	str	r0, [sp, #0x4]
700b4bc8: 9801         	ldr	r0, [sp, #0x4]
700b4bca: b004         	add	sp, #0x10
700b4bcc: bd80         	pop	{r7, pc}
700b4bce: 0000         	movs	r0, r0

700b4bd0 <System_init>:
; {
700b4bd0: b580         	push	{r7, lr}
;     Dpl_init();
700b4bd2: f7ff fce5    	bl	0x700b45a0 <Dpl_init>   @ imm = #-0x636
;         retVal = Sciclient_init(CSL_CORE_ID_R5FSS0_0);
700b4bd6: 2001         	movs	r0, #0x1
700b4bd8: f7fb f8f2    	bl	0x700afdc0 <Sciclient_init> @ imm = #-0x4e1c
;         DebugP_assertNoLog(SystemP_SUCCESS == retVal);
700b4bdc: fab0 f080    	clz	r0, r0
700b4be0: 0940         	lsrs	r0, r0, #0x5
700b4be2: f002 fbed    	bl	0x700b73c0 <_DebugP_assertNoLog> @ imm = #0x27da
;     CycleCounterP_init(SOC_getSelfCpuClk());
700b4be6: f000 faab    	bl	0x700b5140 <SOC_getSelfCpuClk> @ imm = #0x556
700b4bea: f7fa fa29    	bl	0x700af040 <CycleCounterP_init> @ imm = #-0x5bae
;         PowerClock_init();
700b4bee: f7fc f88f    	bl	0x700b0d10 <PowerClock_init> @ imm = #-0x3ee2
;         Pinmux_init();
700b4bf2: f000 fb15    	bl	0x700b5220 <Pinmux_init> @ imm = #0x62a
;     UART_init();
700b4bf6: e8bd 4080    	pop.w	{r7, lr}
700b4bfa: f7f9 bda9    	b.w	0x700ae750 <UART_init>  @ imm = #-0x64ae
700b4bfe: 0000         	movs	r0, r0

700b4c00 <_is_digit>:
700b4c00: b082         	sub	sp, #0x8
700b4c02: f88d 0007    	strb.w	r0, [sp, #0x7]
700b4c06: f89d 1007    	ldrb.w	r1, [sp, #0x7]
700b4c0a: 2000         	movs	r0, #0x0
700b4c0c: 2930         	cmp	r1, #0x30
700b4c0e: 9000         	str	r0, [sp]
700b4c10: db08         	blt	0x700b4c24 <_is_digit+0x24> @ imm = #0x10
700b4c12: e7ff         	b	0x700b4c14 <_is_digit+0x14> @ imm = #-0x2
700b4c14: f89d 1007    	ldrb.w	r1, [sp, #0x7]
700b4c18: 2000         	movs	r0, #0x0
700b4c1a: 293a         	cmp	r1, #0x3a
700b4c1c: bfb8         	it	lt
700b4c1e: 2001         	movlt	r0, #0x1
700b4c20: 9000         	str	r0, [sp]
700b4c22: e7ff         	b	0x700b4c24 <_is_digit+0x24> @ imm = #-0x2
700b4c24: 9800         	ldr	r0, [sp]
700b4c26: f000 0001    	and	r0, r0, #0x1
700b4c2a: b002         	add	sp, #0x8
700b4c2c: 4770         	bx	lr
700b4c2e: 0000         	movs	r0, r0

700b4c30 <CSL_bcdmaGetRxRT>:
700b4c30: b580         	push	{r7, lr}
700b4c32: b084         	sub	sp, #0x10
700b4c34: 9003         	str	r0, [sp, #0xc]
700b4c36: 9102         	str	r1, [sp, #0x8]
700b4c38: 9201         	str	r2, [sp, #0x4]
700b4c3a: 9803         	ldr	r0, [sp, #0xc]
700b4c3c: 9a02         	ldr	r2, [sp, #0x8]
700b4c3e: 9b01         	ldr	r3, [sp, #0x4]
700b4c40: 2107         	movs	r1, #0x7
700b4c42: f7fc fcc5    	bl	0x700b15d0 <CSL_bcdmaDoChanOp> @ imm = #-0x3676
700b4c46: 9000         	str	r0, [sp]
700b4c48: 9800         	ldr	r0, [sp]
700b4c4a: b120         	cbz	r0, 0x700b4c56 <CSL_bcdmaGetRxRT+0x26> @ imm = #0x8
700b4c4c: e7ff         	b	0x700b4c4e <CSL_bcdmaGetRxRT+0x1e> @ imm = #-0x2
700b4c4e: f04f 30ff    	mov.w	r0, #0xffffffff
700b4c52: 9000         	str	r0, [sp]
700b4c54: e7ff         	b	0x700b4c56 <CSL_bcdmaGetRxRT+0x26> @ imm = #-0x2
700b4c56: 9800         	ldr	r0, [sp]
700b4c58: b004         	add	sp, #0x10
700b4c5a: bd80         	pop	{r7, pc}
700b4c5c: 0000         	movs	r0, r0
700b4c5e: 0000         	movs	r0, r0

700b4c60 <CSL_bcdmaGetTxRT>:
700b4c60: b580         	push	{r7, lr}
700b4c62: b084         	sub	sp, #0x10
700b4c64: 9003         	str	r0, [sp, #0xc]
700b4c66: 9102         	str	r1, [sp, #0x8]
700b4c68: 9201         	str	r2, [sp, #0x4]
700b4c6a: 9803         	ldr	r0, [sp, #0xc]
700b4c6c: 9a02         	ldr	r2, [sp, #0x8]
700b4c6e: 9b01         	ldr	r3, [sp, #0x4]
700b4c70: 2107         	movs	r1, #0x7
700b4c72: f7fc fcad    	bl	0x700b15d0 <CSL_bcdmaDoChanOp> @ imm = #-0x36a6
700b4c76: 9000         	str	r0, [sp]
700b4c78: 9800         	ldr	r0, [sp]
700b4c7a: b120         	cbz	r0, 0x700b4c86 <CSL_bcdmaGetTxRT+0x26> @ imm = #0x8
700b4c7c: e7ff         	b	0x700b4c7e <CSL_bcdmaGetTxRT+0x1e> @ imm = #-0x2
700b4c7e: f04f 30ff    	mov.w	r0, #0xffffffff
700b4c82: 9000         	str	r0, [sp]
700b4c84: e7ff         	b	0x700b4c86 <CSL_bcdmaGetTxRT+0x26> @ imm = #-0x2
700b4c86: 9800         	ldr	r0, [sp]
700b4c88: b004         	add	sp, #0x10
700b4c8a: bd80         	pop	{r7, pc}
700b4c8c: 0000         	movs	r0, r0
700b4c8e: 0000         	movs	r0, r0

700b4c90 <CSL_bcdmaSetRxRT>:
700b4c90: b580         	push	{r7, lr}
700b4c92: b084         	sub	sp, #0x10
700b4c94: 9003         	str	r0, [sp, #0xc]
700b4c96: 9102         	str	r1, [sp, #0x8]
700b4c98: 9201         	str	r2, [sp, #0x4]
700b4c9a: 9803         	ldr	r0, [sp, #0xc]
700b4c9c: 9a02         	ldr	r2, [sp, #0x8]
700b4c9e: 9b01         	ldr	r3, [sp, #0x4]
700b4ca0: 2108         	movs	r1, #0x8
700b4ca2: f7fc fc95    	bl	0x700b15d0 <CSL_bcdmaDoChanOp> @ imm = #-0x36d6
700b4ca6: 9000         	str	r0, [sp]
700b4ca8: 9800         	ldr	r0, [sp]
700b4caa: b120         	cbz	r0, 0x700b4cb6 <CSL_bcdmaSetRxRT+0x26> @ imm = #0x8
700b4cac: e7ff         	b	0x700b4cae <CSL_bcdmaSetRxRT+0x1e> @ imm = #-0x2
700b4cae: f04f 30ff    	mov.w	r0, #0xffffffff
700b4cb2: 9000         	str	r0, [sp]
700b4cb4: e7ff         	b	0x700b4cb6 <CSL_bcdmaSetRxRT+0x26> @ imm = #-0x2
700b4cb6: 9800         	ldr	r0, [sp]
700b4cb8: b004         	add	sp, #0x10
700b4cba: bd80         	pop	{r7, pc}
700b4cbc: 0000         	movs	r0, r0
700b4cbe: 0000         	movs	r0, r0

700b4cc0 <CSL_bcdmaSetTxRT>:
700b4cc0: b580         	push	{r7, lr}
700b4cc2: b084         	sub	sp, #0x10
700b4cc4: 9003         	str	r0, [sp, #0xc]
700b4cc6: 9102         	str	r1, [sp, #0x8]
700b4cc8: 9201         	str	r2, [sp, #0x4]
700b4cca: 9803         	ldr	r0, [sp, #0xc]
700b4ccc: 9a02         	ldr	r2, [sp, #0x8]
700b4cce: 9b01         	ldr	r3, [sp, #0x4]
700b4cd0: 2108         	movs	r1, #0x8
700b4cd2: f7fc fc7d    	bl	0x700b15d0 <CSL_bcdmaDoChanOp> @ imm = #-0x3706
700b4cd6: 9000         	str	r0, [sp]
700b4cd8: 9800         	ldr	r0, [sp]
700b4cda: b120         	cbz	r0, 0x700b4ce6 <CSL_bcdmaSetTxRT+0x26> @ imm = #0x8
700b4cdc: e7ff         	b	0x700b4cde <CSL_bcdmaSetTxRT+0x1e> @ imm = #-0x2
700b4cde: f04f 30ff    	mov.w	r0, #0xffffffff
700b4ce2: 9000         	str	r0, [sp]
700b4ce4: e7ff         	b	0x700b4ce6 <CSL_bcdmaSetTxRT+0x26> @ imm = #-0x2
700b4ce6: 9800         	ldr	r0, [sp]
700b4ce8: b004         	add	sp, #0x10
700b4cea: bd80         	pop	{r7, pc}
700b4cec: 0000         	movs	r0, r0
700b4cee: 0000         	movs	r0, r0

700b4cf0 <Sciclient_getIrAddr>:
700b4cf0: b580         	push	{r7, lr}
700b4cf2: b084         	sub	sp, #0x10
700b4cf4: 9003         	str	r0, [sp, #0xc]
700b4cf6: 9102         	str	r1, [sp, #0x8]
700b4cf8: 9803         	ldr	r0, [sp, #0xc]
700b4cfa: 9000         	str	r0, [sp]
700b4cfc: f8bd 0008    	ldrh.w	r0, [sp, #0x8]
700b4d00: f000 fdee    	bl	0x700b58e0 <Sciclient_rmIrIntControlReg> @ imm = #0xbdc
700b4d04: 4601         	mov	r1, r0
700b4d06: 9800         	ldr	r0, [sp]
700b4d08: 4408         	add	r0, r1
700b4d0a: 9001         	str	r0, [sp, #0x4]
700b4d0c: 9801         	ldr	r0, [sp, #0x4]
700b4d0e: 2100         	movs	r1, #0x0
700b4d10: f7f7 fe5e    	bl	0x700ac9d0 <AddrTranslateP_getLocalAddr> @ imm = #-0x8344
700b4d14: 9001         	str	r0, [sp, #0x4]
700b4d16: 9801         	ldr	r0, [sp, #0x4]
700b4d18: b004         	add	sp, #0x10
700b4d1a: bd80         	pop	{r7, pc}
700b4d1c: 0000         	movs	r0, r0
700b4d1e: 0000         	movs	r0, r0

700b4d20 <TimerP_clearOverflowInt>:
700b4d20: b083         	sub	sp, #0xc
700b4d22: 9002         	str	r0, [sp, #0x8]
700b4d24: 2002         	movs	r0, #0x2
700b4d26: 9000         	str	r0, [sp]
700b4d28: 9802         	ldr	r0, [sp, #0x8]
700b4d2a: 3028         	adds	r0, #0x28
700b4d2c: 9001         	str	r0, [sp, #0x4]
700b4d2e: 9800         	ldr	r0, [sp]
700b4d30: 9901         	ldr	r1, [sp, #0x4]
700b4d32: 6008         	str	r0, [r1]
700b4d34: 9801         	ldr	r0, [sp, #0x4]
700b4d36: 6800         	ldr	r0, [r0]
700b4d38: 9900         	ldr	r1, [sp]
700b4d3a: 4208         	tst	r0, r1
700b4d3c: d004         	beq	0x700b4d48 <TimerP_clearOverflowInt+0x28> @ imm = #0x8
700b4d3e: e7ff         	b	0x700b4d40 <TimerP_clearOverflowInt+0x20> @ imm = #-0x2
700b4d40: 9800         	ldr	r0, [sp]
700b4d42: 9901         	ldr	r1, [sp, #0x4]
700b4d44: 6008         	str	r0, [r1]
700b4d46: e7ff         	b	0x700b4d48 <TimerP_clearOverflowInt+0x28> @ imm = #-0x2
700b4d48: b003         	add	sp, #0xc
700b4d4a: 4770         	bx	lr

700b4d4c <_outc>:
700b4d4c: e1c120d4     	ldrd	r2, r3, [r1, #4]
700b4d50: e1530002     	cmp	r3, r2
700b4d54: 2a000004     	bhs	0x700b4d6c <_outc+0x20> @ imm = #0x10
700b4d58: e5912000     	ldr	r2, [r1]
700b4d5c: e2823001     	add	r3, r2, #1
700b4d60: e5813000     	str	r3, [r1]
700b4d64: e5c20000     	strb	r0, [r2]
700b4d68: e5913008     	ldr	r3, [r1, #0x8]
700b4d6c: e2832001     	add	r2, r3, #1
700b4d70: e5812008     	str	r2, [r1, #0x8]
700b4d74: e12fff1e     	bx	lr
		...

700b4d80 <Sciclient_rmParamIsValid>:
700b4d80: b083         	sub	sp, #0xc
700b4d82: 9002         	str	r0, [sp, #0x8]
700b4d84: 9101         	str	r1, [sp, #0x4]
700b4d86: 2000         	movs	r0, #0x0
700b4d88: f88d 0003    	strb.w	r0, [sp, #0x3]
700b4d8c: 9802         	ldr	r0, [sp, #0x8]
700b4d8e: 9901         	ldr	r1, [sp, #0x4]
700b4d90: 4208         	tst	r0, r1
700b4d92: d004         	beq	0x700b4d9e <Sciclient_rmParamIsValid+0x1e> @ imm = #0x8
700b4d94: e7ff         	b	0x700b4d96 <Sciclient_rmParamIsValid+0x16> @ imm = #-0x2
700b4d96: 2001         	movs	r0, #0x1
700b4d98: f88d 0003    	strb.w	r0, [sp, #0x3]
700b4d9c: e7ff         	b	0x700b4d9e <Sciclient_rmParamIsValid+0x1e> @ imm = #-0x2
700b4d9e: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b4da2: f000 0001    	and	r0, r0, #0x1
700b4da6: b003         	add	sp, #0xc
700b4da8: 4770         	bx	lr
700b4daa: 0000         	movs	r0, r0
700b4dac: 0000         	movs	r0, r0
700b4dae: 0000         	movs	r0, r0

700b4db0 <Sciclient_rmPsIsEmpty>:
700b4db0: b081         	sub	sp, #0x4
700b4db2: 2001         	movs	r0, #0x1
700b4db4: f88d 0003    	strb.w	r0, [sp, #0x3]
700b4db8: f64a 4068    	movw	r0, #0xac68
700b4dbc: f2c7 0008    	movt	r0, #0x7008
700b4dc0: 8c80         	ldrh	r0, [r0, #0x24]
700b4dc2: b120         	cbz	r0, 0x700b4dce <Sciclient_rmPsIsEmpty+0x1e> @ imm = #0x8
700b4dc4: e7ff         	b	0x700b4dc6 <Sciclient_rmPsIsEmpty+0x16> @ imm = #-0x2
700b4dc6: 2000         	movs	r0, #0x0
700b4dc8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b4dcc: e7ff         	b	0x700b4dce <Sciclient_rmPsIsEmpty+0x1e> @ imm = #-0x2
700b4dce: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b4dd2: f000 0001    	and	r0, r0, #0x1
700b4dd6: b001         	add	sp, #0x4
700b4dd8: 4770         	bx	lr
700b4dda: 0000         	movs	r0, r0
700b4ddc: 0000         	movs	r0, r0
700b4dde: 0000         	movs	r0, r0

700b4de0 <UART_Transaction_init>:
700b4de0: b081         	sub	sp, #0x4
700b4de2: 9000         	str	r0, [sp]
700b4de4: 9800         	ldr	r0, [sp]
700b4de6: b170         	cbz	r0, 0x700b4e06 <UART_Transaction_init+0x26> @ imm = #0x1c
700b4de8: e7ff         	b	0x700b4dea <UART_Transaction_init+0xa> @ imm = #-0x2
700b4dea: 9900         	ldr	r1, [sp]
700b4dec: 2000         	movs	r0, #0x0
700b4dee: 6008         	str	r0, [r1]
700b4df0: 9900         	ldr	r1, [sp]
700b4df2: 6048         	str	r0, [r1, #0x4]
700b4df4: 9a00         	ldr	r2, [sp]
700b4df6: f04f 31ff    	mov.w	r1, #0xffffffff
700b4dfa: 6091         	str	r1, [r2, #0x8]
700b4dfc: 9900         	ldr	r1, [sp]
700b4dfe: 60c8         	str	r0, [r1, #0xc]
700b4e00: 9900         	ldr	r1, [sp]
700b4e02: 6108         	str	r0, [r1, #0x10]
700b4e04: e7ff         	b	0x700b4e06 <UART_Transaction_init+0x26> @ imm = #-0x2
700b4e06: b001         	add	sp, #0x4
700b4e08: 4770         	bx	lr
700b4e0a: 0000         	movs	r0, r0
700b4e0c: 0000         	movs	r0, r0
700b4e0e: 0000         	movs	r0, r0

700b4e10 <UART_intr2Disable>:
700b4e10: b580         	push	{r7, lr}
700b4e12: b084         	sub	sp, #0x10
700b4e14: 9003         	str	r0, [sp, #0xc]
700b4e16: 9102         	str	r1, [sp, #0x8]
700b4e18: 9803         	ldr	r0, [sp, #0xc]
700b4e1a: 306c         	adds	r0, #0x6c
700b4e1c: 9001         	str	r0, [sp, #0x4]
700b4e1e: f000 fe57    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0xcae
700b4e22: 4601         	mov	r1, r0
700b4e24: 9801         	ldr	r0, [sp, #0x4]
700b4e26: 9b02         	ldr	r3, [sp, #0x8]
700b4e28: f06f 0203    	mvn	r2, #0x3
700b4e2c: ea62 0203    	orn	r2, r2, r3
700b4e30: 4011         	ands	r1, r2
700b4e32: f000 fe55    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0xcaa
700b4e36: b004         	add	sp, #0x10
700b4e38: bd80         	pop	{r7, pc}
700b4e3a: 0000         	movs	r0, r0
700b4e3c: 0000         	movs	r0, r0
700b4e3e: 0000         	movs	r0, r0

700b4e40 <UART_lld_Transaction_init>:
700b4e40: b081         	sub	sp, #0x4
700b4e42: 9000         	str	r0, [sp]
700b4e44: 9800         	ldr	r0, [sp]
700b4e46: b170         	cbz	r0, 0x700b4e66 <UART_lld_Transaction_init+0x26> @ imm = #0x1c
700b4e48: e7ff         	b	0x700b4e4a <UART_lld_Transaction_init+0xa> @ imm = #-0x2
700b4e4a: 9900         	ldr	r1, [sp]
700b4e4c: 2000         	movs	r0, #0x0
700b4e4e: 6008         	str	r0, [r1]
700b4e50: 9900         	ldr	r1, [sp]
700b4e52: 6048         	str	r0, [r1, #0x4]
700b4e54: 9a00         	ldr	r2, [sp]
700b4e56: f04f 31ff    	mov.w	r1, #0xffffffff
700b4e5a: 6091         	str	r1, [r2, #0x8]
700b4e5c: 9900         	ldr	r1, [sp]
700b4e5e: 60c8         	str	r0, [r1, #0xc]
700b4e60: 9900         	ldr	r1, [sp]
700b4e62: 6108         	str	r0, [r1, #0x10]
700b4e64: e7ff         	b	0x700b4e66 <UART_lld_Transaction_init+0x26> @ imm = #-0x2
700b4e66: b001         	add	sp, #0x4
700b4e68: 4770         	bx	lr
700b4e6a: 0000         	movs	r0, r0
700b4e6c: 0000         	movs	r0, r0
700b4e6e: 0000         	movs	r0, r0

700b4e70 <UART_lld_dmaWrite>:
700b4e70: b580         	push	{r7, lr}
700b4e72: b084         	sub	sp, #0x10
700b4e74: 9003         	str	r0, [sp, #0xc]
700b4e76: 9102         	str	r1, [sp, #0x8]
700b4e78: 2000         	movs	r0, #0x0
700b4e7a: 9001         	str	r0, [sp, #0x4]
700b4e7c: 9803         	ldr	r0, [sp, #0xc]
700b4e7e: 9902         	ldr	r1, [sp, #0x8]
700b4e80: f7f8 fa9e    	bl	0x700ad3c0 <UART_udmaConfigPdmaTx> @ imm = #-0x7ac4
700b4e84: 9001         	str	r0, [sp, #0x4]
700b4e86: 9801         	ldr	r0, [sp, #0x4]
700b4e88: b120         	cbz	r0, 0x700b4e94 <UART_lld_dmaWrite+0x24> @ imm = #0x8
700b4e8a: e7ff         	b	0x700b4e8c <UART_lld_dmaWrite+0x1c> @ imm = #-0x2
700b4e8c: f04f 30ff    	mov.w	r0, #0xffffffff
700b4e90: 9001         	str	r0, [sp, #0x4]
700b4e92: e7ff         	b	0x700b4e94 <UART_lld_dmaWrite+0x24> @ imm = #-0x2
700b4e94: 9801         	ldr	r0, [sp, #0x4]
700b4e96: b004         	add	sp, #0x10
700b4e98: bd80         	pop	{r7, pc}
700b4e9a: 0000         	movs	r0, r0
700b4e9c: 0000         	movs	r0, r0
700b4e9e: 0000         	movs	r0, r0

700b4ea0 <UART_operatingModeSelect>:
700b4ea0: b580         	push	{r7, lr}
700b4ea2: b084         	sub	sp, #0x10
700b4ea4: 9003         	str	r0, [sp, #0xc]
700b4ea6: 9102         	str	r1, [sp, #0x8]
700b4ea8: 9803         	ldr	r0, [sp, #0xc]
700b4eaa: 3020         	adds	r0, #0x20
700b4eac: f000 fe10    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0xc20
700b4eb0: f000 0007    	and	r0, r0, #0x7
700b4eb4: 9001         	str	r0, [sp, #0x4]
700b4eb6: 9803         	ldr	r0, [sp, #0xc]
700b4eb8: 3020         	adds	r0, #0x20
700b4eba: 9b02         	ldr	r3, [sp, #0x8]
700b4ebc: 2107         	movs	r1, #0x7
700b4ebe: 2200         	movs	r2, #0x0
700b4ec0: f7ff fd4e    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #-0x564
700b4ec4: 9801         	ldr	r0, [sp, #0x4]
700b4ec6: b004         	add	sp, #0x10
700b4ec8: bd80         	pop	{r7, pc}
700b4eca: 0000         	movs	r0, r0
700b4ecc: 0000         	movs	r0, r0
700b4ece: 0000         	movs	r0, r0

700b4ed0 <Udma_eventProgramSteering>:
700b4ed0: b084         	sub	sp, #0x10
700b4ed2: 9003         	str	r0, [sp, #0xc]
700b4ed4: 9102         	str	r1, [sp, #0x8]
700b4ed6: 9802         	ldr	r0, [sp, #0x8]
700b4ed8: 3008         	adds	r0, #0x8
700b4eda: 9000         	str	r0, [sp]
700b4edc: 9800         	ldr	r0, [sp]
700b4ede: 6800         	ldr	r0, [r0]
700b4ee0: 2803         	cmp	r0, #0x3
700b4ee2: d108         	bne	0x700b4ef6 <Udma_eventProgramSteering+0x26> @ imm = #0x10
700b4ee4: e7ff         	b	0x700b4ee6 <Udma_eventProgramSteering+0x16> @ imm = #-0x2
700b4ee6: 9800         	ldr	r0, [sp]
700b4ee8: 6880         	ldr	r0, [r0, #0x8]
700b4eea: 9001         	str	r0, [sp, #0x4]
700b4eec: 9901         	ldr	r1, [sp, #0x4]
700b4eee: 2001         	movs	r0, #0x1
700b4ef0: f8c1 0248    	str.w	r0, [r1, #0x248]
700b4ef4: e7ff         	b	0x700b4ef6 <Udma_eventProgramSteering+0x26> @ imm = #-0x2
700b4ef6: b004         	add	sp, #0x10
700b4ef8: 4770         	bx	lr
700b4efa: 0000         	movs	r0, r0
700b4efc: 0000         	movs	r0, r0
700b4efe: 0000         	movs	r0, r0

700b4f00 <Udma_eventResetSteering>:
700b4f00: b084         	sub	sp, #0x10
700b4f02: 9003         	str	r0, [sp, #0xc]
700b4f04: 9102         	str	r1, [sp, #0x8]
700b4f06: 9802         	ldr	r0, [sp, #0x8]
700b4f08: 3008         	adds	r0, #0x8
700b4f0a: 9000         	str	r0, [sp]
700b4f0c: 9800         	ldr	r0, [sp]
700b4f0e: 6800         	ldr	r0, [r0]
700b4f10: 2803         	cmp	r0, #0x3
700b4f12: d108         	bne	0x700b4f26 <Udma_eventResetSteering+0x26> @ imm = #0x10
700b4f14: e7ff         	b	0x700b4f16 <Udma_eventResetSteering+0x16> @ imm = #-0x2
700b4f16: 9800         	ldr	r0, [sp]
700b4f18: 6880         	ldr	r0, [r0, #0x8]
700b4f1a: 9001         	str	r0, [sp, #0x4]
700b4f1c: 9901         	ldr	r1, [sp, #0x4]
700b4f1e: 2000         	movs	r0, #0x0
700b4f20: f8c1 0248    	str.w	r0, [r1, #0x248]
700b4f24: e7ff         	b	0x700b4f26 <Udma_eventResetSteering+0x26> @ imm = #-0x2
700b4f26: b004         	add	sp, #0x10
700b4f28: 4770         	bx	lr
700b4f2a: 0000         	movs	r0, r0
700b4f2c: 0000         	movs	r0, r0
700b4f2e: 0000         	movs	r0, r0

700b4f30 <Sciclient_secProxyVerifyThread>:
700b4f30: b580         	push	{r7, lr}
700b4f32: b082         	sub	sp, #0x8
700b4f34: 9001         	str	r0, [sp, #0x4]
700b4f36: 2000         	movs	r0, #0x0
700b4f38: 9000         	str	r0, [sp]
700b4f3a: 9801         	ldr	r0, [sp, #0x4]
700b4f3c: f000 fba8    	bl	0x700b5690 <Sciclient_secProxyThreadStatusReg> @ imm = #0x750
700b4f40: f000 fe06    	bl	0x700b5b50 <CSL_REG32_RD_RAW> @ imm = #0xc0c
700b4f44: 0fc0         	lsrs	r0, r0, #0x1f
700b4f46: b120         	cbz	r0, 0x700b4f52 <Sciclient_secProxyVerifyThread+0x22> @ imm = #0x8
700b4f48: e7ff         	b	0x700b4f4a <Sciclient_secProxyVerifyThread+0x1a> @ imm = #-0x2
700b4f4a: f04f 30ff    	mov.w	r0, #0xffffffff
700b4f4e: 9000         	str	r0, [sp]
700b4f50: e7ff         	b	0x700b4f52 <Sciclient_secProxyVerifyThread+0x22> @ imm = #-0x2
700b4f52: 9800         	ldr	r0, [sp]
700b4f54: b002         	add	sp, #0x8
700b4f56: bd80         	pop	{r7, pc}
		...

700b4f60 <vprintf_>:
700b4f60: b580         	push	{r7, lr}
700b4f62: b084         	sub	sp, #0x10
700b4f64: 9103         	str	r1, [sp, #0xc]
700b4f66: 9002         	str	r0, [sp, #0x8]
700b4f68: 9b02         	ldr	r3, [sp, #0x8]
700b4f6a: 9803         	ldr	r0, [sp, #0xc]
700b4f6c: 4669         	mov	r1, sp
700b4f6e: 6008         	str	r0, [r1]
700b4f70: f245 10c1    	movw	r0, #0x51c1
700b4f74: f2c7 000b    	movt	r0, #0x700b
700b4f78: f10d 0107    	add.w	r1, sp, #0x7
700b4f7c: f04f 32ff    	mov.w	r2, #0xffffffff
700b4f80: f7ea fdee    	bl	0x7009fb60 <_vsnprintf> @ imm = #-0x15424
700b4f84: b004         	add	sp, #0x10
700b4f86: bd80         	pop	{r7, pc}
		...

700b4f90 <UART_udmapSetReturnPolicy>:
700b4f90: b580         	push	{r7, lr}
700b4f92: b086         	sub	sp, #0x18
700b4f94: 9005         	str	r0, [sp, #0x14]
700b4f96: 9104         	str	r1, [sp, #0x10]
700b4f98: 2001         	movs	r0, #0x1
700b4f9a: 9003         	str	r0, [sp, #0xc]
700b4f9c: 9804         	ldr	r0, [sp, #0x10]
700b4f9e: 9002         	str	r0, [sp, #0x8]
700b4fa0: 9802         	ldr	r0, [sp, #0x8]
700b4fa2: 9903         	ldr	r1, [sp, #0xc]
700b4fa4: 466a         	mov	r2, sp
700b4fa6: 2300         	movs	r3, #0x0
700b4fa8: 6053         	str	r3, [r2, #0x4]
700b4faa: 6013         	str	r3, [r2]
700b4fac: 461a         	mov	r2, r3
700b4fae: f7fb ff37    	bl	0x700b0e20 <CSL_udmapCppi5SetReturnPolicy> @ imm = #-0x4192
700b4fb2: b006         	add	sp, #0x18
700b4fb4: bd80         	pop	{r7, pc}
		...
700b4fbe: 0000         	movs	r0, r0

700b4fc0 <Udma_ringGetForwardRingOcc>:
700b4fc0: b580         	push	{r7, lr}
700b4fc2: b084         	sub	sp, #0x10
700b4fc4: 9003         	str	r0, [sp, #0xc]
700b4fc6: 2000         	movs	r0, #0x0
700b4fc8: 9002         	str	r0, [sp, #0x8]
700b4fca: 9803         	ldr	r0, [sp, #0xc]
700b4fcc: 9001         	str	r0, [sp, #0x4]
700b4fce: 9801         	ldr	r0, [sp, #0x4]
700b4fd0: 6800         	ldr	r0, [r0]
700b4fd2: 9000         	str	r0, [sp]
700b4fd4: 9800         	ldr	r0, [sp]
700b4fd6: f8d0 15a8    	ldr.w	r1, [r0, #0x5a8]
700b4fda: 9801         	ldr	r0, [sp, #0x4]
700b4fdc: 4788         	blx	r1
700b4fde: 9002         	str	r0, [sp, #0x8]
700b4fe0: 9802         	ldr	r0, [sp, #0x8]
700b4fe2: b004         	add	sp, #0x10
700b4fe4: bd80         	pop	{r7, pc}
		...
700b4fee: 0000         	movs	r0, r0

700b4ff0 <Udma_ringGetReverseRingOcc>:
700b4ff0: b580         	push	{r7, lr}
700b4ff2: b084         	sub	sp, #0x10
700b4ff4: 9003         	str	r0, [sp, #0xc]
700b4ff6: 2000         	movs	r0, #0x0
700b4ff8: 9002         	str	r0, [sp, #0x8]
700b4ffa: 9803         	ldr	r0, [sp, #0xc]
700b4ffc: 9001         	str	r0, [sp, #0x4]
700b4ffe: 9801         	ldr	r0, [sp, #0x4]
700b5000: 6800         	ldr	r0, [r0]
700b5002: 9000         	str	r0, [sp]
700b5004: 9800         	ldr	r0, [sp]
700b5006: f8d0 15ac    	ldr.w	r1, [r0, #0x5ac]
700b500a: 9801         	ldr	r0, [sp, #0x4]
700b500c: 4788         	blx	r1
700b500e: 9002         	str	r0, [sp, #0x8]
700b5010: 9802         	ldr	r0, [sp, #0x8]
700b5012: b004         	add	sp, #0x10
700b5014: bd80         	pop	{r7, pc}
		...
700b501e: 0000         	movs	r0, r0

700b5020 <_out_buffer>:
700b5020: b084         	sub	sp, #0x10
700b5022: f88d 000f    	strb.w	r0, [sp, #0xf]
700b5026: 9102         	str	r1, [sp, #0x8]
700b5028: 9201         	str	r2, [sp, #0x4]
700b502a: 9300         	str	r3, [sp]
700b502c: 9801         	ldr	r0, [sp, #0x4]
700b502e: 9900         	ldr	r1, [sp]
700b5030: 4288         	cmp	r0, r1
700b5032: d206         	bhs	0x700b5042 <_out_buffer+0x22> @ imm = #0xc
700b5034: e7ff         	b	0x700b5036 <_out_buffer+0x16> @ imm = #-0x2
700b5036: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b503a: 9902         	ldr	r1, [sp, #0x8]
700b503c: 9a01         	ldr	r2, [sp, #0x4]
700b503e: 5488         	strb	r0, [r1, r2]
700b5040: e7ff         	b	0x700b5042 <_out_buffer+0x22> @ imm = #-0x2
700b5042: b004         	add	sp, #0x10
700b5044: 4770         	bx	lr
		...
700b504e: 0000         	movs	r0, r0

700b5050 <CSL_REG32_FEXT_RAW>:
700b5050: b580         	push	{r7, lr}
700b5052: b084         	sub	sp, #0x10
700b5054: 9003         	str	r0, [sp, #0xc]
700b5056: 9102         	str	r1, [sp, #0x8]
700b5058: 9201         	str	r2, [sp, #0x4]
700b505a: 9803         	ldr	r0, [sp, #0xc]
700b505c: f000 fd60    	bl	0x700b5b20 <CSL_REG32_RD_RAW> @ imm = #0xac0
700b5060: 9000         	str	r0, [sp]
700b5062: 9800         	ldr	r0, [sp]
700b5064: 9902         	ldr	r1, [sp, #0x8]
700b5066: 4008         	ands	r0, r1
700b5068: 9901         	ldr	r1, [sp, #0x4]
700b506a: 40c8         	lsrs	r0, r1
700b506c: 9000         	str	r0, [sp]
700b506e: 9800         	ldr	r0, [sp]
700b5070: b004         	add	sp, #0x10
700b5072: bd80         	pop	{r7, pc}
		...

700b5080 <CSL_REG32_FEXT_RAW>:
700b5080: b580         	push	{r7, lr}
700b5082: b084         	sub	sp, #0x10
700b5084: 9003         	str	r0, [sp, #0xc]
700b5086: 9102         	str	r1, [sp, #0x8]
700b5088: 9201         	str	r2, [sp, #0x4]
700b508a: 9803         	ldr	r0, [sp, #0xc]
700b508c: f000 fd50    	bl	0x700b5b30 <CSL_REG32_RD_RAW> @ imm = #0xaa0
700b5090: 9000         	str	r0, [sp]
700b5092: 9800         	ldr	r0, [sp]
700b5094: 9902         	ldr	r1, [sp, #0x8]
700b5096: 4008         	ands	r0, r1
700b5098: 9901         	ldr	r1, [sp, #0x4]
700b509a: 40c8         	lsrs	r0, r1
700b509c: 9000         	str	r0, [sp]
700b509e: 9800         	ldr	r0, [sp]
700b50a0: b004         	add	sp, #0x10
700b50a2: bd80         	pop	{r7, pc}
		...

700b50b0 <CSL_REG32_FEXT_RAW>:
700b50b0: b580         	push	{r7, lr}
700b50b2: b084         	sub	sp, #0x10
700b50b4: 9003         	str	r0, [sp, #0xc]
700b50b6: 9102         	str	r1, [sp, #0x8]
700b50b8: 9201         	str	r2, [sp, #0x4]
700b50ba: 9803         	ldr	r0, [sp, #0xc]
700b50bc: f000 fd40    	bl	0x700b5b40 <CSL_REG32_RD_RAW> @ imm = #0xa80
700b50c0: 9000         	str	r0, [sp]
700b50c2: 9800         	ldr	r0, [sp]
700b50c4: 9902         	ldr	r1, [sp, #0x8]
700b50c6: 4008         	ands	r0, r1
700b50c8: 9901         	ldr	r1, [sp, #0x4]
700b50ca: 40c8         	lsrs	r0, r1
700b50cc: 9000         	str	r0, [sp]
700b50ce: 9800         	ldr	r0, [sp]
700b50d0: b004         	add	sp, #0x10
700b50d2: bd80         	pop	{r7, pc}
		...

700b50e0 <CSL_REG32_FEXT_RAW>:
700b50e0: b580         	push	{r7, lr}
700b50e2: b084         	sub	sp, #0x10
700b50e4: 9003         	str	r0, [sp, #0xc]
700b50e6: 9102         	str	r1, [sp, #0x8]
700b50e8: 9201         	str	r2, [sp, #0x4]
700b50ea: 9803         	ldr	r0, [sp, #0xc]
700b50ec: f000 fd30    	bl	0x700b5b50 <CSL_REG32_RD_RAW> @ imm = #0xa60
700b50f0: 9000         	str	r0, [sp]
700b50f2: 9800         	ldr	r0, [sp]
700b50f4: 9902         	ldr	r1, [sp, #0x8]
700b50f6: 4008         	ands	r0, r1
700b50f8: 9901         	ldr	r1, [sp, #0x4]
700b50fa: 40c8         	lsrs	r0, r1
700b50fc: 9000         	str	r0, [sp]
700b50fe: 9800         	ldr	r0, [sp]
700b5100: b004         	add	sp, #0x10
700b5102: bd80         	pop	{r7, pc}
		...

700b5110 <CSL_REG32_FEXT_RAW>:
700b5110: b580         	push	{r7, lr}
700b5112: b084         	sub	sp, #0x10
700b5114: 9003         	str	r0, [sp, #0xc]
700b5116: 9102         	str	r1, [sp, #0x8]
700b5118: 9201         	str	r2, [sp, #0x4]
700b511a: 9803         	ldr	r0, [sp, #0xc]
700b511c: f000 fd20    	bl	0x700b5b60 <CSL_REG32_RD_RAW> @ imm = #0xa40
700b5120: 9000         	str	r0, [sp]
700b5122: 9800         	ldr	r0, [sp]
700b5124: 9902         	ldr	r1, [sp, #0x8]
700b5126: 4008         	ands	r0, r1
700b5128: 9901         	ldr	r1, [sp, #0x4]
700b512a: 40c8         	lsrs	r0, r1
700b512c: 9000         	str	r0, [sp]
700b512e: 9800         	ldr	r0, [sp]
700b5130: b004         	add	sp, #0x10
700b5132: bd80         	pop	{r7, pc}
		...

700b5140 <SOC_getSelfCpuClk>:
700b5140: b580         	push	{r7, lr}
700b5142: b084         	sub	sp, #0x10
700b5144: 2000         	movs	r0, #0x0
700b5146: 9001         	str	r0, [sp, #0x4]
700b5148: 9003         	str	r0, [sp, #0xc]
700b514a: 9002         	str	r0, [sp, #0x8]
700b514c: f000 fd20    	bl	0x700b5b90 <Sciclient_getSelfDevIdCore> @ imm = #0xa40
700b5150: 9901         	ldr	r1, [sp, #0x4]
700b5152: aa02         	add	r2, sp, #0x8
700b5154: f04f 33ff    	mov.w	r3, #0xffffffff
700b5158: f7fa fac2    	bl	0x700af6e0 <Sciclient_pmGetModuleClkFreq> @ imm = #-0x5a7c
700b515c: 9802         	ldr	r0, [sp, #0x8]
700b515e: 9903         	ldr	r1, [sp, #0xc]
700b5160: b004         	add	sp, #0x10
700b5162: bd80         	pop	{r7, pc}
		...

700b5170 <UART_IsStopBitsValid>:
700b5170: b082         	sub	sp, #0x8
700b5172: 9001         	str	r0, [sp, #0x4]
700b5174: f06f 0002    	mvn	r0, #0x2
700b5178: 9000         	str	r0, [sp]
700b517a: 9801         	ldr	r0, [sp, #0x4]
700b517c: b120         	cbz	r0, 0x700b5188 <UART_IsStopBitsValid+0x18> @ imm = #0x8
700b517e: e7ff         	b	0x700b5180 <UART_IsStopBitsValid+0x10> @ imm = #-0x2
700b5180: 9801         	ldr	r0, [sp, #0x4]
700b5182: 2801         	cmp	r0, #0x1
700b5184: d103         	bne	0x700b518e <UART_IsStopBitsValid+0x1e> @ imm = #0x6
700b5186: e7ff         	b	0x700b5188 <UART_IsStopBitsValid+0x18> @ imm = #-0x2
700b5188: 2000         	movs	r0, #0x0
700b518a: 9000         	str	r0, [sp]
700b518c: e7ff         	b	0x700b518e <UART_IsStopBitsValid+0x1e> @ imm = #-0x2
700b518e: 9800         	ldr	r0, [sp]
700b5190: b002         	add	sp, #0x8
700b5192: 4770         	bx	lr

700b5194 <__aeabi_uldivmod>:
700b5194: e92d4040     	push	{r6, lr}
700b5198: e24dd010     	sub	sp, sp, #16
700b519c: e28d6008     	add	r6, sp, #8
700b51a0: e58d6000     	str	r6, [sp]
700b51a4: ebffda20     	bl	0x700aba2c <__udivmoddi4> @ imm = #-0x9780
700b51a8: e59d2008     	ldr	r2, [sp, #0x8]
700b51ac: e59d300c     	ldr	r3, [sp, #0xc]
700b51b0: e28dd010     	add	sp, sp, #16
700b51b4: e8bd8040     	pop	{r6, pc}
		...

700b51c0 <_out_char>:
700b51c0: b580         	push	{r7, lr}
700b51c2: b084         	sub	sp, #0x10
700b51c4: f88d 000f    	strb.w	r0, [sp, #0xf]
700b51c8: 9102         	str	r1, [sp, #0x8]
700b51ca: 9201         	str	r2, [sp, #0x4]
700b51cc: 9300         	str	r3, [sp]
700b51ce: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b51d2: b128         	cbz	r0, 0x700b51e0 <_out_char+0x20> @ imm = #0xa
700b51d4: e7ff         	b	0x700b51d6 <_out_char+0x16> @ imm = #-0x2
700b51d6: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b51da: f000 fbf1    	bl	0x700b59c0 <putchar_>   @ imm = #0x7e2
700b51de: e7ff         	b	0x700b51e0 <_out_char+0x20> @ imm = #-0x2
700b51e0: b004         	add	sp, #0x10
700b51e2: bd80         	pop	{r7, pc}
		...

700b51f0 <CSL_udmapCppi5SetEpiDataPresent>:
700b51f0: b082         	sub	sp, #0x8
700b51f2: 9001         	str	r0, [sp, #0x4]
700b51f4: f88d 1003    	strb.w	r1, [sp, #0x3]
700b51f8: 9901         	ldr	r1, [sp, #0x4]
700b51fa: 6808         	ldr	r0, [r1]
700b51fc: f020 5000    	bic	r0, r0, #0x20000000
700b5200: f89d 2003    	ldrb.w	r2, [sp, #0x3]
700b5204: f002 0201    	and	r2, r2, #0x1
700b5208: ea40 7042    	orr.w	r0, r0, r2, lsl #29
700b520c: 6008         	str	r0, [r1]
700b520e: b002         	add	sp, #0x8
700b5210: 4770         	bx	lr
		...
700b521e: 0000         	movs	r0, r0

700b5220 <Pinmux_init>:
; {
700b5220: b580         	push	{r7, lr}
;     Pinmux_config(gPinMuxMainDomainCfg, PINMUX_DOMAIN_ID_MAIN);
700b5222: f648 10c8    	movw	r0, #0x89c8
700b5226: 2100         	movs	r1, #0x0
700b5228: f2c7 000b    	movt	r0, #0x700b
700b522c: f7fa fa08    	bl	0x700af640 <Pinmux_config> @ imm = #-0x5bf0
;     Pinmux_config(gPinMuxMcuDomainCfg, PINMUX_DOMAIN_ID_MCU);
700b5230: f648 203c    	movw	r0, #0x8a3c
700b5234: 2101         	movs	r1, #0x1
700b5236: f2c7 000b    	movt	r0, #0x700b
700b523a: e8bd 4080    	pop.w	{r7, lr}
700b523e: f7fa b9ff    	b.w	0x700af640 <Pinmux_config> @ imm = #-0x5c02
		...
700b524e: 0000         	movs	r0, r0

700b5250 <Udma_rmTranslateCoreIntrInput>:
700b5250: b083         	sub	sp, #0xc
700b5252: 9002         	str	r0, [sp, #0x8]
700b5254: 9101         	str	r1, [sp, #0x4]
700b5256: 2000         	movs	r0, #0x0
700b5258: f6cf 70ff    	movt	r0, #0xffff
700b525c: 9000         	str	r0, [sp]
700b525e: 9802         	ldr	r0, [sp, #0x8]
700b5260: 6800         	ldr	r0, [r0]
700b5262: b118         	cbz	r0, 0x700b526c <Udma_rmTranslateCoreIntrInput+0x1c> @ imm = #0x6
700b5264: e7ff         	b	0x700b5266 <Udma_rmTranslateCoreIntrInput+0x16> @ imm = #-0x2
700b5266: 9801         	ldr	r0, [sp, #0x4]
700b5268: 9000         	str	r0, [sp]
700b526a: e7ff         	b	0x700b526c <Udma_rmTranslateCoreIntrInput+0x1c> @ imm = #-0x2
700b526c: 9800         	ldr	r0, [sp]
700b526e: b003         	add	sp, #0xc
700b5270: 4770         	bx	lr
		...
700b527e: 0000         	movs	r0, r0

700b5280 <Udma_rmTranslateIrOutput>:
700b5280: b083         	sub	sp, #0xc
700b5282: 9002         	str	r0, [sp, #0x8]
700b5284: 9101         	str	r1, [sp, #0x4]
700b5286: 2000         	movs	r0, #0x0
700b5288: f6cf 70ff    	movt	r0, #0xffff
700b528c: 9000         	str	r0, [sp]
700b528e: 9802         	ldr	r0, [sp, #0x8]
700b5290: 6800         	ldr	r0, [r0]
700b5292: b118         	cbz	r0, 0x700b529c <Udma_rmTranslateIrOutput+0x1c> @ imm = #0x6
700b5294: e7ff         	b	0x700b5296 <Udma_rmTranslateIrOutput+0x16> @ imm = #-0x2
700b5296: 9801         	ldr	r0, [sp, #0x4]
700b5298: 9000         	str	r0, [sp]
700b529a: e7ff         	b	0x700b529c <Udma_rmTranslateIrOutput+0x1c> @ imm = #-0x2
700b529c: 9800         	ldr	r0, [sp]
700b529e: b003         	add	sp, #0xc
700b52a0: 4770         	bx	lr
		...
700b52ae: 0000         	movs	r0, r0

700b52b0 <_tx_thread_initialize>:
700b52b0: f64a 41f4    	movw	r1, #0xacf4
700b52b4: f2c7 0108    	movt	r1, #0x7008
700b52b8: 2020         	movs	r0, #0x20
700b52ba: 6008         	str	r0, [r1]
700b52bc: f247 11e8    	movw	r1, #0x71e8
700b52c0: f2c7 0108    	movt	r1, #0x7008
700b52c4: 6808         	ldr	r0, [r1]
700b52c6: 2200         	movs	r2, #0x0
700b52c8: f2cc 12ee    	movt	r2, #0xc1ee
700b52cc: 4310         	orrs	r0, r2
700b52ce: 6008         	str	r0, [r1]
700b52d0: 4770         	bx	lr
		...
700b52de: 0000         	movs	r0, r0

700b52e0 <_tx_time_get>:
700b52e0: b580         	push	{r7, lr}
700b52e2: b082         	sub	sp, #0x8
700b52e4: f7ee e956    	blx	0x700a3594 <_tx_thread_interrupt_disable> @ imm = #-0x11d54
700b52e8: 9001         	str	r0, [sp, #0x4]
700b52ea: f64a 5020    	movw	r0, #0xad20
700b52ee: f2c7 0008    	movt	r0, #0x7008
700b52f2: 6800         	ldr	r0, [r0]
700b52f4: 9000         	str	r0, [sp]
700b52f6: 9801         	ldr	r0, [sp, #0x4]
700b52f8: f7ed eac6    	blx	0x700a2888 <_tx_thread_interrupt_restore> @ imm = #-0x12a74
700b52fc: 9800         	ldr	r0, [sp]
700b52fe: b002         	add	sp, #0x8
700b5300: bd80         	pop	{r7, pc}
		...
700b530e: 0000         	movs	r0, r0

700b5310 <tm_queue_receive>:
; {
700b5310: b580         	push	{r7, lr}
;    status = tx_queue_receive(&tm_queue_array[queue_id], message_ptr, TX_WAIT_FOREVER);
700b5312: f24a 7288    	movw	r2, #0xa788
700b5316: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b531a: f2c7 0208    	movt	r2, #0x7008
700b531e: eb02 00c0    	add.w	r0, r2, r0, lsl #3
700b5322: f04f 32ff    	mov.w	r2, #0xffffffff
700b5326: f7ed f8fb    	bl	0x700a2520 <_tx_queue_receive> @ imm = #-0x12e0a
;    if (status == TX_SUCCESS)
700b532a: 2800         	cmp	r0, #0x0
700b532c: bf18         	it	ne
700b532e: 2001         	movne	r0, #0x1
; }
700b5330: bd80         	pop	{r7, pc}
		...
700b533e: 0000         	movs	r0, r0

700b5340 <tm_queue_send_from_isr>:
; {
700b5340: b580         	push	{r7, lr}
;    status = tx_queue_send(&tm_queue_array[queue_id], message_ptr, TX_WAIT_FOREVER);
700b5342: f24a 7288    	movw	r2, #0xa788
700b5346: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b534a: f2c7 0208    	movt	r2, #0x7008
700b534e: eb02 00c0    	add.w	r0, r2, r0, lsl #3
700b5352: f04f 32ff    	mov.w	r2, #0xffffffff
700b5356: f7f0 fd43    	bl	0x700a5de0 <_tx_queue_send> @ imm = #-0xf57a
;    if (status == TX_SUCCESS)
700b535a: 2800         	cmp	r0, #0x0
700b535c: bf18         	it	ne
700b535e: 2001         	movne	r0, #0x1
; }
700b5360: bd80         	pop	{r7, pc}
		...
700b536e: 0000         	movs	r0, r0

700b5370 <ClockP_usecToTicks>:
700b5370: b580         	push	{r7, lr}
700b5372: b082         	sub	sp, #0x8
700b5374: 9101         	str	r1, [sp, #0x4]
700b5376: 9000         	str	r0, [sp]
700b5378: 9800         	ldr	r0, [sp]
700b537a: 9901         	ldr	r1, [sp, #0x4]
700b537c: f64a 4230    	movw	r2, #0xac30
700b5380: f2c7 0208    	movt	r2, #0x7008
700b5384: 6892         	ldr	r2, [r2, #0x8]
700b5386: 2300         	movs	r3, #0x0
700b5388: f7ff ef04    	blx	0x700b5194 <__aeabi_uldivmod> @ imm = #-0x1f8
700b538c: b002         	add	sp, #0x8
700b538e: bd80         	pop	{r7, pc}

700b5390 <HW_RD_FIELD32_RAW>:
700b5390: b084         	sub	sp, #0x10
700b5392: 9003         	str	r0, [sp, #0xc]
700b5394: 9102         	str	r1, [sp, #0x8]
700b5396: 9201         	str	r2, [sp, #0x4]
700b5398: 9803         	ldr	r0, [sp, #0xc]
700b539a: 6800         	ldr	r0, [r0]
700b539c: 9000         	str	r0, [sp]
700b539e: 9800         	ldr	r0, [sp]
700b53a0: 9902         	ldr	r1, [sp, #0x8]
700b53a2: 4008         	ands	r0, r1
700b53a4: 9901         	ldr	r1, [sp, #0x4]
700b53a6: 40c8         	lsrs	r0, r1
700b53a8: 9000         	str	r0, [sp]
700b53aa: 9800         	ldr	r0, [sp]
700b53ac: b004         	add	sp, #0x10
700b53ae: 4770         	bx	lr

700b53b0 <Sciclient_getRxThreadId>:
700b53b0: b082         	sub	sp, #0x8
700b53b2: 9001         	str	r0, [sp, #0x4]
700b53b4: 9801         	ldr	r0, [sp, #0x4]
700b53b6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b53ba: f247 4040    	movw	r0, #0x7440
700b53be: f2c7 000b    	movt	r0, #0x700b
700b53c2: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b53c6: 68c0         	ldr	r0, [r0, #0xc]
700b53c8: 9000         	str	r0, [sp]
700b53ca: 9800         	ldr	r0, [sp]
700b53cc: b002         	add	sp, #0x8
700b53ce: 4770         	bx	lr

700b53d0 <Sciclient_getTxThreadId>:
700b53d0: b082         	sub	sp, #0x8
700b53d2: 9001         	str	r0, [sp, #0x4]
700b53d4: 9801         	ldr	r0, [sp, #0x4]
700b53d6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b53da: f247 4040    	movw	r0, #0x7440
700b53de: f2c7 000b    	movt	r0, #0x700b
700b53e2: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b53e6: 6880         	ldr	r0, [r0, #0x8]
700b53e8: 9000         	str	r0, [sp]
700b53ea: 9800         	ldr	r0, [sp]
700b53ec: b002         	add	sp, #0x8
700b53ee: 4770         	bx	lr

700b53f0 <tm_thread_entry>:
;    void* param = tm_thread_entry_params[thread_input];
700b53f0: f64a 41b8    	movw	r1, #0xacb8
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b53f4: f64a 4290    	movw	r2, #0xac90
;    void* param = tm_thread_entry_params[thread_input];
700b53f8: f2c7 0108    	movt	r1, #0x7008
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b53fc: f2c7 0208    	movt	r2, #0x7008
;    void* param = tm_thread_entry_params[thread_input];
700b5400: f851 1020    	ldr.w	r1, [r1, r0, lsl #2]
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b5404: f852 3020    	ldr.w	r3, [r2, r0, lsl #2]
;    entry_function(param, NULL, NULL);
700b5408: 2200         	movs	r2, #0x0
700b540a: 4608         	mov	r0, r1
700b540c: 2100         	movs	r1, #0x0
700b540e: 4718         	bx	r3

700b5410 <wcslen>:
700b5410: e3a01000     	mov	r1, #0
700b5414: e7902001     	ldr	r2, [r0, r1]
700b5418: e2811004     	add	r1, r1, #4
700b541c: e3520000     	cmp	r2, #0
700b5420: 1afffffb     	bne	0x700b5414 <wcslen+0x4> @ imm = #-0x14
700b5424: e2410004     	sub	r0, r1, #4
700b5428: e1a00140     	asr	r0, r0, #2
700b542c: e12fff1e     	bx	lr

700b5430 <DebugP_memLogWriterInit>:
700b5430: b580         	push	{r7, lr}
700b5432: b082         	sub	sp, #0x8
700b5434: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b5438: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b543c: f7ff f950    	bl	0x700b46e0 <SOC_getCoreName> @ imm = #-0xd60
700b5440: f648 2180    	movw	r1, #0x8a80
700b5444: f2c7 010b    	movt	r1, #0x700b
700b5448: 6008         	str	r0, [r1]
700b544a: b002         	add	sp, #0x8
700b544c: bd80         	pop	{r7, pc}
700b544e: 0000         	movs	r0, r0

700b5450 <Sciclient_rmPsGetIrqNode>:
700b5450: b081         	sub	sp, #0x4
700b5452: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b5456: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b545a: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b545e: f64a 4068    	movw	r0, #0xac68
700b5462: f2c7 0008    	movt	r0, #0x7008
700b5466: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b546a: b001         	add	sp, #0x4
700b546c: 4770         	bx	lr
700b546e: 0000         	movs	r0, r0

700b5470 <Sciclient_rmPsInit>:
700b5470: b580         	push	{r7, lr}
700b5472: b082         	sub	sp, #0x8
700b5474: f64a 4068    	movw	r0, #0xac68
700b5478: f2c7 0008    	movt	r0, #0x7008
700b547c: 9001         	str	r0, [sp, #0x4]
700b547e: 2124         	movs	r1, #0x24
700b5480: f7eb ee78    	blx	0x700a1174 <__aeabi_memclr8> @ imm = #-0x14310
700b5484: 9901         	ldr	r1, [sp, #0x4]
700b5486: 2000         	movs	r0, #0x0
700b5488: 8488         	strh	r0, [r1, #0x24]
700b548a: b002         	add	sp, #0x8
700b548c: bd80         	pop	{r7, pc}
700b548e: 0000         	movs	r0, r0

700b5490 <UART_breakCtl>:
700b5490: b580         	push	{r7, lr}
700b5492: b082         	sub	sp, #0x8
700b5494: 9001         	str	r0, [sp, #0x4]
700b5496: 9100         	str	r1, [sp]
700b5498: 9801         	ldr	r0, [sp, #0x4]
700b549a: 300c         	adds	r0, #0xc
700b549c: 9900         	ldr	r1, [sp]
700b549e: ea4f 1391    	lsr.w	r3, r1, #0x6
700b54a2: 2140         	movs	r1, #0x40
700b54a4: 2206         	movs	r2, #0x6
700b54a6: f7ff fa5b    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #-0xb4a
700b54aa: b002         	add	sp, #0x8
700b54ac: bd80         	pop	{r7, pc}
700b54ae: 0000         	movs	r0, r0

700b54b0 <UART_lld_Transaction_deInit>:
700b54b0: b081         	sub	sp, #0x4
700b54b2: 9000         	str	r0, [sp]
700b54b4: 9900         	ldr	r1, [sp]
700b54b6: 2000         	movs	r0, #0x0
700b54b8: 6008         	str	r0, [r1]
700b54ba: 9900         	ldr	r1, [sp]
700b54bc: 6048         	str	r0, [r1, #0x4]
700b54be: 9900         	ldr	r1, [sp]
700b54c0: 6088         	str	r0, [r1, #0x8]
700b54c2: 9900         	ldr	r1, [sp]
700b54c4: 60c8         	str	r0, [r1, #0xc]
700b54c6: 9900         	ldr	r1, [sp]
700b54c8: 6108         	str	r0, [r1, #0x10]
700b54ca: b001         	add	sp, #0x4
700b54cc: 4770         	bx	lr
700b54ce: 0000         	movs	r0, r0

700b54d0 <UART_writeInterrupt>:
700b54d0: b580         	push	{r7, lr}
700b54d2: b084         	sub	sp, #0x10
700b54d4: 9003         	str	r0, [sp, #0xc]
700b54d6: 2000         	movs	r0, #0x0
700b54d8: 9002         	str	r0, [sp, #0x8]
700b54da: 9803         	ldr	r0, [sp, #0xc]
700b54dc: 6800         	ldr	r0, [r0]
700b54de: 9001         	str	r0, [sp, #0x4]
700b54e0: 9801         	ldr	r0, [sp, #0x4]
700b54e2: 2102         	movs	r1, #0x2
700b54e4: f7f7 fd3c    	bl	0x700acf60 <UART_intrEnable> @ imm = #-0x8588
700b54e8: 9802         	ldr	r0, [sp, #0x8]
700b54ea: b004         	add	sp, #0x10
700b54ec: bd80         	pop	{r7, pc}
700b54ee: 0000         	movs	r0, r0

700b54f0 <UdmaChPdmaPrms_init>:
700b54f0: b081         	sub	sp, #0x4
700b54f2: 9000         	str	r0, [sp]
700b54f4: 9800         	ldr	r0, [sp]
700b54f6: b140         	cbz	r0, 0x700b550a <UdmaChPdmaPrms_init+0x1a> @ imm = #0x10
700b54f8: e7ff         	b	0x700b54fa <UdmaChPdmaPrms_init+0xa> @ imm = #-0x2
700b54fa: 9900         	ldr	r1, [sp]
700b54fc: 2000         	movs	r0, #0x0
700b54fe: 6008         	str	r0, [r1]
700b5500: 9900         	ldr	r1, [sp]
700b5502: 6048         	str	r0, [r1, #0x4]
700b5504: 9900         	ldr	r1, [sp]
700b5506: 6088         	str	r0, [r1, #0x8]
700b5508: e7ff         	b	0x700b550a <UdmaChPdmaPrms_init+0x1a> @ imm = #-0x2
700b550a: b001         	add	sp, #0x4
700b550c: 4770         	bx	lr
700b550e: 0000         	movs	r0, r0

700b5510 <CSL_secProxyGetDataAddr>:
700b5510: b084         	sub	sp, #0x10
700b5512: 9003         	str	r0, [sp, #0xc]
700b5514: 9102         	str	r1, [sp, #0x8]
700b5516: 9201         	str	r2, [sp, #0x4]
700b5518: 9803         	ldr	r0, [sp, #0xc]
700b551a: 6900         	ldr	r0, [r0, #0x10]
700b551c: 9902         	ldr	r1, [sp, #0x8]
700b551e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b5522: 3004         	adds	r0, #0x4
700b5524: 9000         	str	r0, [sp]
700b5526: 9800         	ldr	r0, [sp]
700b5528: b004         	add	sp, #0x10
700b552a: 4770         	bx	lr
700b552c: 0000         	movs	r0, r0
700b552e: 0000         	movs	r0, r0

700b5530 <UART_IsParameter>:
700b5530: b082         	sub	sp, #0x8
700b5532: 9001         	str	r0, [sp, #0x4]
700b5534: 2000         	movs	r0, #0x0
700b5536: 9000         	str	r0, [sp]
700b5538: 9801         	ldr	r0, [sp, #0x4]
700b553a: b920         	cbnz	r0, 0x700b5546 <UART_IsParameter+0x16> @ imm = #0x8
700b553c: e7ff         	b	0x700b553e <UART_IsParameter+0xe> @ imm = #-0x2
700b553e: f06f 0002    	mvn	r0, #0x2
700b5542: 9000         	str	r0, [sp]
700b5544: e7ff         	b	0x700b5546 <UART_IsParameter+0x16> @ imm = #-0x2
700b5546: 9800         	ldr	r0, [sp]
700b5548: b002         	add	sp, #0x8
700b554a: 4770         	bx	lr

700b554c <strlen>:
700b554c: e3a01000     	mov	r1, #0
700b5550: e7d02001     	ldrb	r2, [r0, r1]
700b5554: e2811001     	add	r1, r1, #1
700b5558: e3520000     	cmp	r2, #0
700b555c: 1afffffb     	bne	0x700b5550 <strlen+0x4> @ imm = #-0x14
700b5560: e2410001     	sub	r0, r1, #1
700b5564: e12fff1e     	bx	lr
		...

700b5570 <tm_thread_resume>:
; {
700b5570: b580         	push	{r7, lr}
;    status = tx_thread_resume(&tm_thread_array[thread_id]);
700b5572: f249 7214    	movw	r2, #0x9714
700b5576: 21b4         	movs	r1, #0xb4
700b5578: f2c7 0208    	movt	r2, #0x7008
700b557c: fb00 2001    	mla	r0, r0, r1, r2
700b5580: f7f1 f866    	bl	0x700a6650 <_tx_thread_resume> @ imm = #-0xef34
;    if (status == TX_SUCCESS)
700b5584: 2800         	cmp	r0, #0x0
700b5586: bf18         	it	ne
700b5588: 2001         	movne	r0, #0x1
; }
700b558a: bd80         	pop	{r7, pc}
700b558c: 0000         	movs	r0, r0
700b558e: 0000         	movs	r0, r0

700b5590 <tm_thread_suspend>:
; {
700b5590: b580         	push	{r7, lr}
;    status = tx_thread_suspend(&tm_thread_array[thread_id]);
700b5592: f249 7214    	movw	r2, #0x9714
700b5596: 21b4         	movs	r1, #0xb4
700b5598: f2c7 0208    	movt	r2, #0x7008
700b559c: fb00 2001    	mla	r0, r0, r1, r2
700b55a0: f7ec fdf6    	bl	0x700a2190 <_tx_thread_suspend> @ imm = #-0x13414
;    if (status == TX_SUCCESS)
700b55a4: 2800         	cmp	r0, #0x0
700b55a6: bf18         	it	ne
700b55a8: 2001         	movne	r0, #0x1
; }
700b55aa: bd80         	pop	{r7, pc}

700b55ac <TI_memcpy_small>:
700b55ac: e3a0c000     	mov	r12, #0

700b55b0 <_loop>:
700b55b0: e152000c     	cmp	r2, r12
700b55b4: 012fff1e     	bxeq	lr
700b55b8: e7d1300c     	ldrb	r3, [r1, r12]
700b55bc: e7c0300c     	strb	r3, [r0, r12]
700b55c0: e28cc001     	add	r12, r12, #1
700b55c4: eafffff9     	b	0x700b55b0 <_loop>      @ imm = #-0x1c
		...

700b55d0 <CSL_udmapCppi5SetDescType>:
700b55d0: b082         	sub	sp, #0x8
700b55d2: 9001         	str	r0, [sp, #0x4]
700b55d4: 9100         	str	r1, [sp]
700b55d6: 9901         	ldr	r1, [sp, #0x4]
700b55d8: 6808         	ldr	r0, [r1]
700b55da: f020 4040    	bic	r0, r0, #0xc0000000
700b55de: 9a00         	ldr	r2, [sp]
700b55e0: ea40 7082    	orr.w	r0, r0, r2, lsl #30
700b55e4: 6008         	str	r0, [r1]
700b55e6: b002         	add	sp, #0x8
700b55e8: 4770         	bx	lr
700b55ea: 0000         	movs	r0, r0
700b55ec: 0000         	movs	r0, r0
700b55ee: 0000         	movs	r0, r0

700b55f0 <UART_fifoCharGet>:
700b55f0: b580         	push	{r7, lr}
700b55f2: b082         	sub	sp, #0x8
700b55f4: 9001         	str	r0, [sp, #0x4]
700b55f6: 2000         	movs	r0, #0x0
700b55f8: 9000         	str	r0, [sp]
700b55fa: 9801         	ldr	r0, [sp, #0x4]
700b55fc: f000 fa68    	bl	0x700b5ad0 <HW_RD_REG32_RAW> @ imm = #0x4d0
700b5600: 9000         	str	r0, [sp]
700b5602: f89d 0000    	ldrb.w	r0, [sp]
700b5606: b002         	add	sp, #0x8
700b5608: bd80         	pop	{r7, pc}
700b560a: 0000         	movs	r0, r0
700b560c: 0000         	movs	r0, r0
700b560e: 0000         	movs	r0, r0

700b5610 <UART_timeGuardConfig>:
700b5610: b580         	push	{r7, lr}
700b5612: b082         	sub	sp, #0x8
700b5614: 9001         	str	r0, [sp, #0x4]
700b5616: 9100         	str	r1, [sp]
700b5618: 9801         	ldr	r0, [sp, #0x4]
700b561a: 3094         	adds	r0, #0x94
700b561c: 9b00         	ldr	r3, [sp]
700b561e: 21ff         	movs	r1, #0xff
700b5620: 2200         	movs	r2, #0x0
700b5622: f7ff f99d    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #-0xcc6
700b5626: b002         	add	sp, #0x8
700b5628: bd80         	pop	{r7, pc}
700b562a: 0000         	movs	r0, r0
700b562c: 0000         	movs	r0, r0
700b562e: 0000         	movs	r0, r0

700b5630 <CSL_udmapCppi5SetPsDataLen>:
700b5630: b082         	sub	sp, #0x8
700b5632: 9001         	str	r0, [sp, #0x4]
700b5634: 9100         	str	r1, [sp]
700b5636: 9901         	ldr	r1, [sp, #0x4]
700b5638: 6808         	ldr	r0, [r1]
700b563a: 9a00         	ldr	r2, [sp]
700b563c: 0892         	lsrs	r2, r2, #0x2
700b563e: f362 509b    	bfi	r0, r2, #22, #6
700b5642: 6008         	str	r0, [r1]
700b5644: b002         	add	sp, #0x8
700b5646: 4770         	bx	lr
		...

700b5650 <CSL_udmapCppi5SetPsFlags>:
700b5650: b082         	sub	sp, #0x8
700b5652: 9001         	str	r0, [sp, #0x4]
700b5654: 9100         	str	r1, [sp]
700b5656: 9901         	ldr	r1, [sp, #0x4]
700b5658: 6848         	ldr	r0, [r1, #0x4]
700b565a: f89d 2000    	ldrb.w	r2, [sp]
700b565e: f362 601b    	bfi	r0, r2, #24, #4
700b5662: 6048         	str	r0, [r1, #0x4]
700b5664: b002         	add	sp, #0x8
700b5666: 4770         	bx	lr
		...

700b5670 <Sciclient_rmIrqSet>:
700b5670: b580         	push	{r7, lr}
700b5672: b084         	sub	sp, #0x10
700b5674: 9003         	str	r0, [sp, #0xc]
700b5676: 9102         	str	r1, [sp, #0x8]
700b5678: 9201         	str	r2, [sp, #0x4]
700b567a: 9803         	ldr	r0, [sp, #0xc]
700b567c: 9902         	ldr	r1, [sp, #0x8]
700b567e: 9a01         	ldr	r2, [sp, #0x4]
700b5680: f7f2 fb6e    	bl	0x700a7d60 <Sciclient_rmProgramInterruptRoute> @ imm = #-0xd924
700b5684: b004         	add	sp, #0x10
700b5686: bd80         	pop	{r7, pc}
		...

700b5690 <Sciclient_secProxyThreadStatusReg>:
700b5690: b081         	sub	sp, #0x4
700b5692: 9000         	str	r0, [sp]
700b5694: f648 1070    	movw	r0, #0x8970
700b5698: f2c7 000b    	movt	r0, #0x700b
700b569c: 6880         	ldr	r0, [r0, #0x8]
700b569e: 9900         	ldr	r1, [sp]
700b56a0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b56a4: b001         	add	sp, #0x4
700b56a6: 4770         	bx	lr
		...

700b56b0 <TimerP_start>:
700b56b0: b082         	sub	sp, #0x8
700b56b2: 9001         	str	r0, [sp, #0x4]
700b56b4: 9801         	ldr	r0, [sp, #0x4]
700b56b6: 3038         	adds	r0, #0x38
700b56b8: 9000         	str	r0, [sp]
700b56ba: 9900         	ldr	r1, [sp]
700b56bc: 6808         	ldr	r0, [r1]
700b56be: f040 0001    	orr	r0, r0, #0x1
700b56c2: 6008         	str	r0, [r1]
700b56c4: b002         	add	sp, #0x8
700b56c6: 4770         	bx	lr
		...

700b56d0 <TimerP_stop>:
700b56d0: b082         	sub	sp, #0x8
700b56d2: 9001         	str	r0, [sp, #0x4]
700b56d4: 9801         	ldr	r0, [sp, #0x4]
700b56d6: 3038         	adds	r0, #0x38
700b56d8: 9000         	str	r0, [sp]
700b56da: 9900         	ldr	r1, [sp]
700b56dc: 6808         	ldr	r0, [r1]
700b56de: f020 0001    	bic	r0, r0, #0x1
700b56e2: 6008         	str	r0, [r1]
700b56e4: b002         	add	sp, #0x8
700b56e6: 4770         	bx	lr
		...

700b56f0 <UART_divisorLatchDisable>:
700b56f0: b580         	push	{r7, lr}
700b56f2: b082         	sub	sp, #0x8
700b56f4: 9001         	str	r0, [sp, #0x4]
700b56f6: 9801         	ldr	r0, [sp, #0x4]
700b56f8: 300c         	adds	r0, #0xc
700b56fa: 2180         	movs	r1, #0x80
700b56fc: 2207         	movs	r2, #0x7
700b56fe: 2300         	movs	r3, #0x0
700b5700: f7ff f92e    	bl	0x700b4960 <HW_WR_FIELD32_RAW> @ imm = #-0xda4
700b5704: b002         	add	sp, #0x8
700b5706: bd80         	pop	{r7, pc}
		...

700b5710 <UART_modemControlReset>:
700b5710: b580         	push	{r7, lr}
700b5712: b082         	sub	sp, #0x8
700b5714: 9001         	str	r0, [sp, #0x4]
700b5716: 2000         	movs	r0, #0x0
700b5718: 9000         	str	r0, [sp]
700b571a: 9801         	ldr	r0, [sp, #0x4]
700b571c: 3010         	adds	r0, #0x10
700b571e: 9900         	ldr	r1, [sp]
700b5720: f000 f9de    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x3bc
700b5724: b002         	add	sp, #0x8
700b5726: bd80         	pop	{r7, pc}
		...

700b5730 <UART_putChar>:
700b5730: b580         	push	{r7, lr}
700b5732: b082         	sub	sp, #0x8
700b5734: 9001         	str	r0, [sp, #0x4]
700b5736: f88d 1003    	strb.w	r1, [sp, #0x3]
700b573a: 9801         	ldr	r0, [sp, #0x4]
700b573c: f89d 1003    	ldrb.w	r1, [sp, #0x3]
700b5740: f000 f9ce    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x39c
700b5744: b002         	add	sp, #0x8
700b5746: bd80         	pop	{r7, pc}

700b5748 <TI_memset_small>:
700b5748: e3a03000     	mov	r3, #0

700b574c <_loop>:
700b574c: e1520003     	cmp	r2, r3
700b5750: 012fff1e     	bxeq	lr
700b5754: e7c01003     	strb	r1, [r0, r3]
700b5758: e2833001     	add	r3, r3, #1
700b575c: eafffffa     	b	0x700b574c <_loop>      @ imm = #-0x18

700b5760 <CSL_REG64_WR_RAW>:
700b5760: b084         	sub	sp, #0x10
700b5762: 9003         	str	r0, [sp, #0xc]
700b5764: 9301         	str	r3, [sp, #0x4]
700b5766: 9200         	str	r2, [sp]
700b5768: 9800         	ldr	r0, [sp]
700b576a: 9901         	ldr	r1, [sp, #0x4]
700b576c: 9a03         	ldr	r2, [sp, #0xc]
700b576e: e9c2 0100    	strd	r0, r1, [r2]
700b5772: b004         	add	sp, #0x10
700b5774: 4770         	bx	lr
		...
700b577e: 0000         	movs	r0, r0

700b5780 <CSL_udmapCppi5LinkDesc>:
700b5780: b084         	sub	sp, #0x10
700b5782: 9003         	str	r0, [sp, #0xc]
700b5784: 9301         	str	r3, [sp, #0x4]
700b5786: 9200         	str	r2, [sp]
700b5788: 9800         	ldr	r0, [sp]
700b578a: 9a01         	ldr	r2, [sp, #0x4]
700b578c: 9903         	ldr	r1, [sp, #0xc]
700b578e: 614a         	str	r2, [r1, #0x14]
700b5790: 6108         	str	r0, [r1, #0x10]
700b5792: b004         	add	sp, #0x10
700b5794: 4770         	bx	lr
		...
700b579e: 0000         	movs	r0, r0

700b57a0 <CSL_udmapCppi5SetBufferAddr>:
700b57a0: b084         	sub	sp, #0x10
700b57a2: 9003         	str	r0, [sp, #0xc]
700b57a4: 9301         	str	r3, [sp, #0x4]
700b57a6: 9200         	str	r2, [sp]
700b57a8: 9800         	ldr	r0, [sp]
700b57aa: 9a01         	ldr	r2, [sp, #0x4]
700b57ac: 9903         	ldr	r1, [sp, #0xc]
700b57ae: 61ca         	str	r2, [r1, #0x1c]
700b57b0: 6188         	str	r0, [r1, #0x18]
700b57b2: b004         	add	sp, #0x10
700b57b4: 4770         	bx	lr
		...
700b57be: 0000         	movs	r0, r0

700b57c0 <CSL_udmapCppi5SetBufferLen>:
700b57c0: b082         	sub	sp, #0x8
700b57c2: 9001         	str	r0, [sp, #0x4]
700b57c4: 9100         	str	r1, [sp]
700b57c6: 9901         	ldr	r1, [sp, #0x4]
700b57c8: 6a08         	ldr	r0, [r1, #0x20]
700b57ca: 9a00         	ldr	r2, [sp]
700b57cc: f362 0015    	bfi	r0, r2, #0, #22
700b57d0: 6208         	str	r0, [r1, #0x20]
700b57d2: b002         	add	sp, #0x8
700b57d4: 4770         	bx	lr
		...
700b57de: 0000         	movs	r0, r0

700b57e0 <CSL_udmapCppi5SetOrgBufferAddr>:
700b57e0: b084         	sub	sp, #0x10
700b57e2: 9003         	str	r0, [sp, #0xc]
700b57e4: 9301         	str	r3, [sp, #0x4]
700b57e6: 9200         	str	r2, [sp]
700b57e8: 9800         	ldr	r0, [sp]
700b57ea: 9a01         	ldr	r2, [sp, #0x4]
700b57ec: 9903         	ldr	r1, [sp, #0xc]
700b57ee: 62ca         	str	r2, [r1, #0x2c]
700b57f0: 6288         	str	r0, [r1, #0x28]
700b57f2: b004         	add	sp, #0x10
700b57f4: 4770         	bx	lr
		...
700b57fe: 0000         	movs	r0, r0

700b5800 <CSL_udmapCppi5SetPsDataLoc>:
700b5800: b082         	sub	sp, #0x8
700b5802: 9001         	str	r0, [sp, #0x4]
700b5804: 9100         	str	r1, [sp]
700b5806: 9901         	ldr	r1, [sp, #0x4]
700b5808: 6808         	ldr	r0, [r1]
700b580a: 9a00         	ldr	r2, [sp]
700b580c: f362 701c    	bfi	r0, r2, #28, #1
700b5810: 6008         	str	r0, [r1]
700b5812: b002         	add	sp, #0x8
700b5814: 4770         	bx	lr
		...
700b581e: 0000         	movs	r0, r0

700b5820 <Sciclient_rmIrqRelease>:
700b5820: b580         	push	{r7, lr}
700b5822: b084         	sub	sp, #0x10
700b5824: 9003         	str	r0, [sp, #0xc]
700b5826: 9102         	str	r1, [sp, #0x8]
700b5828: 9803         	ldr	r0, [sp, #0xc]
700b582a: 9a02         	ldr	r2, [sp, #0x8]
700b582c: 4669         	mov	r1, sp
700b582e: f7f2 f82f    	bl	0x700a7890 <Sciclient_rmClearInterruptRoute> @ imm = #-0xdfa2
700b5832: b004         	add	sp, #0x10
700b5834: bd80         	pop	{r7, pc}
		...
700b583e: 0000         	movs	r0, r0

700b5840 <Sciclient_secProxyReadThreadCount>:
700b5840: b580         	push	{r7, lr}
700b5842: b082         	sub	sp, #0x8
700b5844: 9001         	str	r0, [sp, #0x4]
700b5846: 9801         	ldr	r0, [sp, #0x4]
700b5848: f7ff ff22    	bl	0x700b5690 <Sciclient_secProxyThreadStatusReg> @ imm = #-0x1bc
700b584c: f000 f980    	bl	0x700b5b50 <CSL_REG32_RD_RAW> @ imm = #0x300
700b5850: b2c0         	uxtb	r0, r0
700b5852: b002         	add	sp, #0x8
700b5854: bd80         	pop	{r7, pc}
		...
700b585e: 0000         	movs	r0, r0

700b5860 <UART_divideRoundCloset>:
700b5860: b082         	sub	sp, #0x8
700b5862: 9001         	str	r0, [sp, #0x4]
700b5864: 9100         	str	r1, [sp]
700b5866: 9801         	ldr	r0, [sp, #0x4]
700b5868: 9900         	ldr	r1, [sp]
700b586a: eb00 0051    	add.w	r0, r0, r1, lsr #1
700b586e: fbb0 f0f1    	udiv	r0, r0, r1
700b5872: b002         	add	sp, #0x8
700b5874: 4770         	bx	lr
		...
700b587e: 0000         	movs	r0, r0

700b5880 <UART_regConfModeRestore>:
700b5880: b580         	push	{r7, lr}
700b5882: b082         	sub	sp, #0x8
700b5884: 9001         	str	r0, [sp, #0x4]
700b5886: 9100         	str	r1, [sp]
700b5888: 9801         	ldr	r0, [sp, #0x4]
700b588a: 300c         	adds	r0, #0xc
700b588c: 9900         	ldr	r1, [sp]
700b588e: f000 f927    	bl	0x700b5ae0 <HW_WR_REG32_RAW> @ imm = #0x24e
700b5892: b002         	add	sp, #0x8
700b5894: bd80         	pop	{r7, pc}
		...
700b589e: 0000         	movs	r0, r0

700b58a0 <tx_threadx_stack_build_cpsr_get>:
700b58a0: b081         	sub	sp, #0x4
700b58a2: f3ef 8000    	mrs	r0, apsr
700b58a6: 9000         	str	r0, [sp]
700b58a8: 9800         	ldr	r0, [sp]
700b58aa: f040 0020    	orr	r0, r0, #0x20
700b58ae: 9000         	str	r0, [sp]
700b58b0: 9800         	ldr	r0, [sp]
700b58b2: b001         	add	sp, #0x4
700b58b4: 4770         	bx	lr
		...
700b58be: 0000         	movs	r0, r0

700b58c0 <DebugP_uartSetDrvIndex>:
700b58c0: b081         	sub	sp, #0x4
700b58c2: 9000         	str	r0, [sp]
700b58c4: 9800         	ldr	r0, [sp]
700b58c6: f648 2184    	movw	r1, #0x8a84
700b58ca: f2c7 010b    	movt	r1, #0x700b
700b58ce: 6008         	str	r0, [r1]
700b58d0: b001         	add	sp, #0x4
700b58d2: 4770         	bx	lr
		...

700b58e0 <Sciclient_rmIrIntControlReg>:
700b58e0: b081         	sub	sp, #0x4
700b58e2: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b58e6: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b58ea: 2004         	movs	r0, #0x4
700b58ec: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b58f0: b001         	add	sp, #0x4
700b58f2: 4770         	bx	lr
		...

700b5900 <Udma_defaultVirtToPhyFxn>:
700b5900: b084         	sub	sp, #0x10
700b5902: 9003         	str	r0, [sp, #0xc]
700b5904: 9102         	str	r1, [sp, #0x8]
700b5906: 9201         	str	r2, [sp, #0x4]
700b5908: 9803         	ldr	r0, [sp, #0xc]
700b590a: 9000         	str	r0, [sp]
700b590c: 9800         	ldr	r0, [sp]
700b590e: 2100         	movs	r1, #0x0
700b5910: b004         	add	sp, #0x10
700b5912: 4770         	bx	lr
		...

700b5920 <Udma_rmAllocFreeRing>:
700b5920: b082         	sub	sp, #0x8
700b5922: 9001         	str	r0, [sp, #0x4]
700b5924: f64f 70ff    	movw	r0, #0xffff
700b5928: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b592c: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b5930: b002         	add	sp, #0x8
700b5932: 4770         	bx	lr
		...

700b5940 <CSL_udmapCppi5SetSrcTag>:
700b5940: b082         	sub	sp, #0x8
700b5942: 9001         	str	r0, [sp, #0x4]
700b5944: 9100         	str	r1, [sp]
700b5946: 9901         	ldr	r1, [sp, #0x4]
700b5948: f8bd 0000    	ldrh.w	r0, [sp]
700b594c: 81c8         	strh	r0, [r1, #0xe]
700b594e: b002         	add	sp, #0x8
700b5950: 4770         	bx	lr
		...
700b595e: 0000         	movs	r0, r0

700b5960 <TimerP_getCount>:
700b5960: b082         	sub	sp, #0x8
700b5962: 9001         	str	r0, [sp, #0x4]
700b5964: 9801         	ldr	r0, [sp, #0x4]
700b5966: 303c         	adds	r0, #0x3c
700b5968: 9000         	str	r0, [sp]
700b596a: 9800         	ldr	r0, [sp]
700b596c: 6800         	ldr	r0, [r0]
700b596e: b002         	add	sp, #0x8
700b5970: 4770         	bx	lr
		...
700b597e: 0000         	movs	r0, r0

700b5980 <TimerP_getReloadCount>:
700b5980: b082         	sub	sp, #0x8
700b5982: 9001         	str	r0, [sp, #0x4]
700b5984: 9801         	ldr	r0, [sp, #0x4]
700b5986: 3040         	adds	r0, #0x40
700b5988: 9000         	str	r0, [sp]
700b598a: 9800         	ldr	r0, [sp]
700b598c: 6800         	ldr	r0, [r0]
700b598e: b002         	add	sp, #0x8
700b5990: 4770         	bx	lr
		...
700b599e: 0000         	movs	r0, r0

700b59a0 <main_message_isr_test>:
; {
700b59a0: b580         	push	{r7, lr}
;    tm_initialize(tm_message_isr_to_task_initialize);
700b59a2: f644 6011    	movw	r0, #0x4e11
700b59a6: f2c7 000a    	movt	r0, #0x700a
700b59aa: f000 f989    	bl	0x700b5cc0 <tm_initialize> @ imm = #0x312
;    return 0;
700b59ae: 2000         	movs	r0, #0x0
700b59b0: bd80         	pop	{r7, pc}
		...
700b59be: 0000         	movs	r0, r0

700b59c0 <putchar_>:
; {
700b59c0: b510         	push	{r4, lr}
700b59c2: 4604         	mov	r4, r0
;     DebugP_memLogWriterPutChar(character);
700b59c4: f7f3 ff6c    	bl	0x700a98a0 <DebugP_memLogWriterPutChar> @ imm = #-0xc128
;     DebugP_uartLogWriterPutChar(character);
700b59c8: 4620         	mov	r0, r4
700b59ca: e8bd 4010    	pop.w	{r4, lr}
700b59ce: f7fe b997    	b.w	0x700b3d00 <DebugP_uartLogWriterPutChar> @ imm = #-0x1cd2
		...
700b59de: 0000         	movs	r0, r0

700b59e0 <tm_interrupt_handler>:
;    if (test_interrupt_handler != NULL)
700b59e0: f648 2098    	movw	r0, #0x8a98
700b59e4: f2c7 000b    	movt	r0, #0x700b
700b59e8: 6800         	ldr	r0, [r0]
700b59ea: 2800         	cmp	r0, #0x0
; }
700b59ec: bf08         	it	eq
700b59ee: 4770         	bxeq	lr
;       ((void (*)(void)) test_interrupt_handler)();
700b59f0: 4700         	bx	r0
		...
700b59fe: 0000         	movs	r0, r0

700b5a00 <tm_setup_pmu>:
; {
700b5a00: b580         	push	{r7, lr}
;    PMU_init(&gPmuConfig);
700b5a02: f648 2030    	movw	r0, #0x8a30
700b5a06: f2c7 000b    	movt	r0, #0x700b
700b5a0a: f7f2 fa71    	bl	0x700a7ef0 <PMU_init>   @ imm = #-0xdb1e
;    return 1;
700b5a0e: 2001         	movs	r0, #0x1
700b5a10: bd80         	pop	{r7, pc}
		...
700b5a1e: 0000         	movs	r0, r0

700b5a20 <CSL_REG32_WR_RAW>:
700b5a20: b082         	sub	sp, #0x8
700b5a22: 9001         	str	r0, [sp, #0x4]
700b5a24: 9100         	str	r1, [sp]
700b5a26: 9800         	ldr	r0, [sp]
700b5a28: 9901         	ldr	r1, [sp, #0x4]
700b5a2a: 6008         	str	r0, [r1]
700b5a2c: b002         	add	sp, #0x8
700b5a2e: 4770         	bx	lr

700b5a30 <CSL_REG32_WR_RAW>:
700b5a30: b082         	sub	sp, #0x8
700b5a32: 9001         	str	r0, [sp, #0x4]
700b5a34: 9100         	str	r1, [sp]
700b5a36: 9800         	ldr	r0, [sp]
700b5a38: 9901         	ldr	r1, [sp, #0x4]
700b5a3a: 6008         	str	r0, [r1]
700b5a3c: b002         	add	sp, #0x8
700b5a3e: 4770         	bx	lr

700b5a40 <CSL_REG32_WR_RAW>:
700b5a40: b082         	sub	sp, #0x8
700b5a42: 9001         	str	r0, [sp, #0x4]
700b5a44: 9100         	str	r1, [sp]
700b5a46: 9800         	ldr	r0, [sp]
700b5a48: 9901         	ldr	r1, [sp, #0x4]
700b5a4a: 6008         	str	r0, [r1]
700b5a4c: b002         	add	sp, #0x8
700b5a4e: 4770         	bx	lr

700b5a50 <CSL_REG32_WR_RAW>:
700b5a50: b082         	sub	sp, #0x8
700b5a52: 9001         	str	r0, [sp, #0x4]
700b5a54: 9100         	str	r1, [sp]
700b5a56: 9800         	ldr	r0, [sp]
700b5a58: 9901         	ldr	r1, [sp, #0x4]
700b5a5a: 6008         	str	r0, [r1]
700b5a5c: b002         	add	sp, #0x8
700b5a5e: 4770         	bx	lr

700b5a60 <CSL_REG32_WR_RAW>:
700b5a60: b082         	sub	sp, #0x8
700b5a62: 9001         	str	r0, [sp, #0x4]
700b5a64: 9100         	str	r1, [sp]
700b5a66: 9800         	ldr	r0, [sp]
700b5a68: 9901         	ldr	r1, [sp, #0x4]
700b5a6a: 6008         	str	r0, [r1]
700b5a6c: b002         	add	sp, #0x8
700b5a6e: 4770         	bx	lr

700b5a70 <CSL_REG32_WR_RAW>:
700b5a70: b082         	sub	sp, #0x8
700b5a72: 9001         	str	r0, [sp, #0x4]
700b5a74: 9100         	str	r1, [sp]
700b5a76: 9800         	ldr	r0, [sp]
700b5a78: 9901         	ldr	r1, [sp, #0x4]
700b5a7a: 6008         	str	r0, [r1]
700b5a7c: b002         	add	sp, #0x8
700b5a7e: 4770         	bx	lr

700b5a80 <CSL_udmapCppi5SetDstTag>:
700b5a80: b082         	sub	sp, #0x8
700b5a82: 9001         	str	r0, [sp, #0x4]
700b5a84: 9100         	str	r1, [sp]
700b5a86: 9901         	ldr	r1, [sp, #0x4]
700b5a88: 9800         	ldr	r0, [sp]
700b5a8a: 8188         	strh	r0, [r1, #0xc]
700b5a8c: b002         	add	sp, #0x8
700b5a8e: 4770         	bx	lr

700b5a90 <CSL_udmapCppi5SetOrgBufferLen>:
700b5a90: b082         	sub	sp, #0x8
700b5a92: 9001         	str	r0, [sp, #0x4]
700b5a94: 9100         	str	r1, [sp]
700b5a96: 9800         	ldr	r0, [sp]
700b5a98: 9901         	ldr	r1, [sp, #0x4]
700b5a9a: 6248         	str	r0, [r1, #0x24]
700b5a9c: b002         	add	sp, #0x8
700b5a9e: 4770         	bx	lr

700b5aa0 <ClockP_getTimerCount>:
700b5aa0: b580         	push	{r7, lr}
700b5aa2: b082         	sub	sp, #0x8
700b5aa4: 9001         	str	r0, [sp, #0x4]
700b5aa6: 9801         	ldr	r0, [sp, #0x4]
700b5aa8: f7ff ff5a    	bl	0x700b5960 <TimerP_getCount> @ imm = #-0x14c
700b5aac: b002         	add	sp, #0x8
700b5aae: bd80         	pop	{r7, pc}

700b5ab0 <ClockP_sleepTicks>:
700b5ab0: b580         	push	{r7, lr}
700b5ab2: b082         	sub	sp, #0x8
700b5ab4: 9001         	str	r0, [sp, #0x4]
700b5ab6: 9801         	ldr	r0, [sp, #0x4]
700b5ab8: f7fa f842    	bl	0x700afb40 <_tx_thread_sleep> @ imm = #-0x5f7c
700b5abc: b002         	add	sp, #0x8
700b5abe: bd80         	pop	{r7, pc}

700b5ac0 <ClockP_timerClearOverflowInt>:
700b5ac0: b580         	push	{r7, lr}
700b5ac2: b082         	sub	sp, #0x8
700b5ac4: 9001         	str	r0, [sp, #0x4]
700b5ac6: 9801         	ldr	r0, [sp, #0x4]
700b5ac8: f7ff f92a    	bl	0x700b4d20 <TimerP_clearOverflowInt> @ imm = #-0xdac
700b5acc: b002         	add	sp, #0x8
700b5ace: bd80         	pop	{r7, pc}

700b5ad0 <HW_RD_REG32_RAW>:
700b5ad0: b082         	sub	sp, #0x8
700b5ad2: 9001         	str	r0, [sp, #0x4]
700b5ad4: 9801         	ldr	r0, [sp, #0x4]
700b5ad6: 6800         	ldr	r0, [r0]
700b5ad8: 9000         	str	r0, [sp]
700b5ada: 9800         	ldr	r0, [sp]
700b5adc: b002         	add	sp, #0x8
700b5ade: 4770         	bx	lr

700b5ae0 <HW_WR_REG32_RAW>:
700b5ae0: b082         	sub	sp, #0x8
700b5ae2: 9001         	str	r0, [sp, #0x4]
700b5ae4: 9100         	str	r1, [sp]
700b5ae6: 9800         	ldr	r0, [sp]
700b5ae8: 9901         	ldr	r1, [sp, #0x4]
700b5aea: 6008         	str	r0, [r1]
700b5aec: b002         	add	sp, #0x8
700b5aee: 4770         	bx	lr

700b5af0 <__aeabi_memset8>:
700b5af0: e1a03001     	mov	r3, r1
700b5af4: e1a01002     	mov	r1, r2
700b5af8: e1a02003     	mov	r2, r3
700b5afc: eaffff11     	b	0x700b5748 <TI_memset_small> @ imm = #-0x3bc

700b5b00 <_out_null>:
700b5b00: b084         	sub	sp, #0x10
700b5b02: f88d 000f    	strb.w	r0, [sp, #0xf]
700b5b06: 9102         	str	r1, [sp, #0x8]
700b5b08: 9201         	str	r2, [sp, #0x4]
700b5b0a: 9300         	str	r3, [sp]
700b5b0c: b004         	add	sp, #0x10
700b5b0e: 4770         	bx	lr

700b5b10 <CSL_REG64_RD_RAW>:
700b5b10: b081         	sub	sp, #0x4
700b5b12: 9000         	str	r0, [sp]
700b5b14: 9800         	ldr	r0, [sp]
700b5b16: e9d0 0100    	ldrd	r0, r1, [r0]
700b5b1a: b001         	add	sp, #0x4
700b5b1c: 4770         	bx	lr
700b5b1e: 0000         	movs	r0, r0

700b5b20 <CSL_REG32_RD_RAW>:
700b5b20: b081         	sub	sp, #0x4
700b5b22: 9000         	str	r0, [sp]
700b5b24: 9800         	ldr	r0, [sp]
700b5b26: 6800         	ldr	r0, [r0]
700b5b28: b001         	add	sp, #0x4
700b5b2a: 4770         	bx	lr
700b5b2c: 0000         	movs	r0, r0
700b5b2e: 0000         	movs	r0, r0

700b5b30 <CSL_REG32_RD_RAW>:
700b5b30: b081         	sub	sp, #0x4
700b5b32: 9000         	str	r0, [sp]
700b5b34: 9800         	ldr	r0, [sp]
700b5b36: 6800         	ldr	r0, [r0]
700b5b38: b001         	add	sp, #0x4
700b5b3a: 4770         	bx	lr
700b5b3c: 0000         	movs	r0, r0
700b5b3e: 0000         	movs	r0, r0

700b5b40 <CSL_REG32_RD_RAW>:
700b5b40: b081         	sub	sp, #0x4
700b5b42: 9000         	str	r0, [sp]
700b5b44: 9800         	ldr	r0, [sp]
700b5b46: 6800         	ldr	r0, [r0]
700b5b48: b001         	add	sp, #0x4
700b5b4a: 4770         	bx	lr
700b5b4c: 0000         	movs	r0, r0
700b5b4e: 0000         	movs	r0, r0

700b5b50 <CSL_REG32_RD_RAW>:
700b5b50: b081         	sub	sp, #0x4
700b5b52: 9000         	str	r0, [sp]
700b5b54: 9800         	ldr	r0, [sp]
700b5b56: 6800         	ldr	r0, [r0]
700b5b58: b001         	add	sp, #0x4
700b5b5a: 4770         	bx	lr
700b5b5c: 0000         	movs	r0, r0
700b5b5e: 0000         	movs	r0, r0

700b5b60 <CSL_REG32_RD_RAW>:
700b5b60: b081         	sub	sp, #0x4
700b5b62: 9000         	str	r0, [sp]
700b5b64: 9800         	ldr	r0, [sp]
700b5b66: 6800         	ldr	r0, [r0]
700b5b68: b001         	add	sp, #0x4
700b5b6a: 4770         	bx	lr
700b5b6c: 0000         	movs	r0, r0
700b5b6e: 0000         	movs	r0, r0

700b5b70 <CSL_REG32_RD_RAW>:
700b5b70: b081         	sub	sp, #0x4
700b5b72: 9000         	str	r0, [sp]
700b5b74: 9800         	ldr	r0, [sp]
700b5b76: 6800         	ldr	r0, [r0]
700b5b78: b001         	add	sp, #0x4
700b5b7a: 4770         	bx	lr
700b5b7c: 0000         	movs	r0, r0
700b5b7e: 0000         	movs	r0, r0

700b5b80 <PMU_resetCounters>:
700b5b80: b580         	push	{r7, lr}
700b5b82: f7f3 ed28    	blx	0x700a95d4 <CSL_armR5PmuResetCycleCnt> @ imm = #-0xc5b0
700b5b86: f7f3 ed2e    	blx	0x700a95e4 <CSL_armR5PmuResetCntrs> @ imm = #-0xc5a4
700b5b8a: bd80         	pop	{r7, pc}
700b5b8c: 0000         	movs	r0, r0
700b5b8e: 0000         	movs	r0, r0

700b5b90 <Sciclient_getSelfDevIdCore>:
700b5b90: f648 10f8    	movw	r0, #0x89f8
700b5b94: f2c7 000b    	movt	r0, #0x700b
700b5b98: 6880         	ldr	r0, [r0, #0x8]
700b5b9a: 4770         	bx	lr
700b5b9c: 0000         	movs	r0, r0
700b5b9e: 0000         	movs	r0, r0

700b5ba0 <Sciclient_rmPsGetPsp>:
700b5ba0: f64a 4068    	movw	r0, #0xac68
700b5ba4: f2c7 0008    	movt	r0, #0x7008
700b5ba8: 8c80         	ldrh	r0, [r0, #0x24]
700b5baa: 4770         	bx	lr
700b5bac: 0000         	movs	r0, r0
700b5bae: 0000         	movs	r0, r0

700b5bb0 <Udma_rmFreeFreeRing>:
700b5bb0: b082         	sub	sp, #0x8
700b5bb2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b5bb6: 9100         	str	r1, [sp]
700b5bb8: b002         	add	sp, #0x8
700b5bba: 4770         	bx	lr
700b5bbc: 0000         	movs	r0, r0
700b5bbe: 0000         	movs	r0, r0

700b5bc0 <_tx_initialize_high_level>:
700b5bc0: b580         	push	{r7, lr}
700b5bc2: f7ff fb75    	bl	0x700b52b0 <_tx_thread_initialize> @ imm = #-0x916
700b5bc6: f7fe fcab    	bl	0x700b4520 <_tx_timer_initialize> @ imm = #-0x16aa
700b5bca: bd80         	pop	{r7, pc}
700b5bcc: 0000         	movs	r0, r0
700b5bce: 0000         	movs	r0, r0

700b5bd0 <Hwip_dataAndInstructionBarrier>:
700b5bd0: f3bf 8f6f    	isb	sy
700b5bd4: f3bf 8f4f    	dsb	sy
700b5bd8: 4770         	bx	lr
700b5bda: 0000         	movs	r0, r0
700b5bdc: 0000         	movs	r0, r0
700b5bde: 0000         	movs	r0, r0

700b5be0 <.Lfastpath_exit>:
700b5be0: e0420003     	sub	r0, r2, r3
700b5be4: e12fff1e     	bx	lr
700b5be8: e320f000     	nop
700b5bec: 00000000     	andeq	r0, r0, r0

700b5bf0 <ClockP_getTicks>:
700b5bf0: b580         	push	{r7, lr}
700b5bf2: f7ff fb75    	bl	0x700b52e0 <_tx_time_get> @ imm = #-0x916
700b5bf6: bd80         	pop	{r7, pc}
		...

700b5c00 <TaskP_yield>:
700b5c00: b580         	push	{r7, lr}
700b5c02: f7fe ff55    	bl	0x700b4ab0 <_txe_thread_relinquish> @ imm = #-0x1156
700b5c06: bd80         	pop	{r7, pc}
		...

700b5c10 <UART_lld_errorCallback>:
700b5c10: b081         	sub	sp, #0x4
700b5c12: 9000         	str	r0, [sp]
700b5c14: b001         	add	sp, #0x4
700b5c16: 4770         	bx	lr
		...

700b5c20 <Udma_ringAssertFnPointers>:
700b5c20: b081         	sub	sp, #0x4
700b5c22: 9000         	str	r0, [sp]
700b5c24: b001         	add	sp, #0x4
700b5c26: 4770         	bx	lr
		...

700b5c30 <tm_interrupt_raise>:
;    HwiP_post(SOFTWARE_INTERRUPT_ID);
700b5c30: 200a         	movs	r0, #0xa
700b5c32: f000 b8ed    	b.w	0x700b5e10 <HwiP_post>  @ imm = #0x1da
		...
700b5c3e: 0000         	movs	r0, r0

700b5c40 <Board_driversOpen>:
;     return status;
700b5c40: 2000         	movs	r0, #0x0
700b5c42: 4770         	bx	lr
		...

700b5c50 <Sciclient_rmPsGetMaxPsp>:
700b5c50: 2003         	movs	r0, #0x3
700b5c52: 4770         	bx	lr
		...

700b5c60 <main>:
;    return rtos_main_threadx();
700b5c60: f7fb bd76    	b.w	0x700b1750 <rtos_main_threadx> @ imm = #-0x4514
		...

700b5c70 <threadx_main>:
;    main_message_isr_test(); /* Startet den Benchmark-Test */
700b5c70: f7ff be96    	b.w	0x700b59a0 <main_message_isr_test> @ imm = #-0x2d4
		...

700b5c80 <tm_pmu_profile_end>:
;    PMU_profileEnd(name);
700b5c80: f7f6 bdb6    	b.w	0x700ac7f0 <PMU_profileEnd> @ imm = #-0x9494
		...

700b5c90 <tm_pmu_profile_print>:
;    PMU_profilePrintEntry(name);
700b5c90: f7f8 bc3e    	b.w	0x700ae510 <PMU_profilePrintEntry> @ imm = #-0x7784
		...

700b5ca0 <tm_pmu_profile_start>:
;    PMU_profileStart(name);
700b5ca0: f7fa b83e    	b.w	0x700afd20 <PMU_profileStart> @ imm = #-0x5f84
		...

700b5cb0 <Board_init>:
; }
700b5cb0: 4770         	bx	lr
		...
700b5cbe: 0000         	movs	r0, r0

700b5cc0 <tm_initialize>:
;    test_initialization_function();
700b5cc0: 4700         	bx	r0
		...
700b5cde: 0000         	movs	r0, r0
