

================================================================
== Synthesis Summary Report of 'adders'
================================================================
+ General Information: 
    * Date:           Fri Oct 14 21:27:17 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        adders_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |  Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |  & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ adders  |     -|  0.32|        1|   3.250|         -|        2|     -|        no|     -|   -|  34 (~0%)|  220 (~0%)|    -|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| in1       | ap_none | 32       |
| in2       | ap_none | 32       |
| in3       | ap_none | 32       |
| in4       | ap_none | 32       |
| in5       | ap_none | 32       |
| in6       | ap_none | 32       |
| in7       | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in1      | in        | int      |
| in2      | in        | int      |
| in3      | in        | int      |
| in4      | in        | int      |
| in5      | in        | int      |
| in6      | in        | int      |
| in7      | in        | int      |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| in1      | in1          | port    |
| in2      | in2          | port    |
| in3      | in3          | port    |
| in4      | in4          | port    |
| in5      | in5          | port    |
| in6      | in6          | port    |
| in7      | in7          | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+------------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------+-----+--------+------------+-----+--------+---------+
| + adders              | 0   |        |            |     |        |         |
|   add_ln63_fu_80_p2   | -   |        | add_ln63   | add | fabric | 0       |
|   add_ln63_3_fu_74_p2 | -   |        | add_ln63_3 | add | fabric | 0       |
+-----------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------+----------------------------+
| Type      | Options          | Location                   |
+-----------+------------------+----------------------------+
| interface | ap_none port=in1 | adders.c:52 in adders, in1 |
| interface | ap_none port=in2 | adders.c:53 in adders, in2 |
| interface | ap_none port=in3 | adders.c:54 in adders, in3 |
| interface | ap_none port=in4 | adders.c:55 in adders, in4 |
| interface | ap_none port=in5 | adders.c:56 in adders, in5 |
| interface | ap_none port=in6 | adders.c:57 in adders, in6 |
| interface | ap_none port=in7 | adders.c:58 in adders, in7 |
+-----------+------------------+----------------------------+


