// Seed: 3452942628
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input logic id_7
    , id_8
);
  assign id_5 = 1'd0;
  type_13(
      id_5, 1
  );
  assign id_6 = 1'd0 == 1;
endmodule
module module_1;
  logic id_8;
endmodule
