Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /cad/xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fault_injector_behav xil_defaultlib.tb_fault_injector xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 3 into 'FI_out' is out of bounds [/home/azafeer/Desktop/test/fault_injector/tb_fault_injector.sv:32]
WARNING: [VRFC 10-9466] unpacked array widths (4 versus 3) do not match [/home/azafeer/Desktop/test/fault_injector/tb_fault_injector.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fault_injector
Compiling module xil_defaultlib.tb_fault_injector
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fault_injector_behav
