version 3
E:/Programs and Simulations/GitHub/MIPS_SingleCycle/ALU.vhd
ALU
VHDL
VHDL
ALU_TBW.xwv
Comb
50000000
50000000
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
COMP_DIFF
Output_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
In1
In2
SEL
Output
COMP
SIGNAL_ORDER_END
-X-X-X-

