sch2hdl,-intstyle,ise,-family,spartan6,-verilog,C:/usr/FPGA3/JK_FF_/JK_FF_C.vf,-w,C:/usr/FPGA3/JK_FF_/JK_FF_C.sch
