<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\impl\gwsynthesis\GOWIN_DIGITALTUBE.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\FILE\FPGA\GOWIN_PRJ\GOWIN_DIGITALTUBE\src\GOWIN_DIGITALTUBE.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.03Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr 25 10:50:35 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1972</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1066</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>I_sys_clk_ibuf/I </td>
</tr>
<tr>
<td>dut_inst0/clk_div_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut_inst0/clk_div_s1/Q </td>
</tr>
<tr>
<td>MeaDut_inst0/clkb_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q </td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>I_sys_clk_ibuf/I</td>
<td>I_sys_clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>I_sys_clk_ibuf/I</td>
<td>I_sys_clk</td>
<td>pll_inst0/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>I_sys_clk_ibuf/I</td>
<td>I_sys_clk</td>
<td>pll_inst0/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.714
<td>0.000</td>
<td>29.915</td>
<td>I_sys_clk_ibuf/I</td>
<td>I_sys_clk</td>
<td>pll_inst0/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>dut_inst0/clk_div_4</td>
<td>100.000(MHz)</td>
<td>458.537(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>MeaDut_inst0/clkb_Z</td>
<td>100.000(MHz)</td>
<td>150.760(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>116.413(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I_sys_clk!</h4>
<h4>No timing paths to get frequency of pll_inst0/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst0/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst0/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut_inst0/clk_div_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut_inst0/clk_div_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MeaDut_inst0/clkb_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MeaDut_inst0/clkb_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.367</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/num_3_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.601</td>
</tr>
<tr>
<td>2</td>
<td>3.615</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/num_0_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.353</td>
</tr>
<tr>
<td>3</td>
<td>3.615</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/num_1_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.353</td>
</tr>
<tr>
<td>4</td>
<td>3.615</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.353</td>
</tr>
<tr>
<td>5</td>
<td>3.908</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_0_s3/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.796</td>
</tr>
<tr>
<td>6</td>
<td>3.946</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.022</td>
</tr>
<tr>
<td>7</td>
<td>3.946</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_2_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.022</td>
</tr>
<tr>
<td>8</td>
<td>3.946</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.022</td>
</tr>
<tr>
<td>9</td>
<td>4.503</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_1_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.464</td>
</tr>
<tr>
<td>10</td>
<td>4.503</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_2_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.464</td>
</tr>
<tr>
<td>11</td>
<td>4.503</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.464</td>
</tr>
<tr>
<td>12</td>
<td>4.680</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_5_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.288</td>
</tr>
<tr>
<td>13</td>
<td>4.783</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/Q</td>
<td>MeaDut_inst0/USART_tx_inst1/tx_s1/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.920</td>
</tr>
<tr>
<td>14</td>
<td>4.866</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_0_s3/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.838</td>
</tr>
<tr>
<td>15</td>
<td>5.142</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/Q</td>
<td>MeaDut_inst0/USART_tx_inst1/state_3_s1/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.561</td>
</tr>
<tr>
<td>16</td>
<td>5.193</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_0_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.775</td>
</tr>
<tr>
<td>17</td>
<td>5.193</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_1_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.775</td>
</tr>
<tr>
<td>18</td>
<td>5.277</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.691</td>
</tr>
<tr>
<td>19</td>
<td>5.303</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_6_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.665</td>
</tr>
<tr>
<td>20</td>
<td>5.458</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1/Q</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.246</td>
</tr>
<tr>
<td>21</td>
<td>5.559</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s0/CE</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.409</td>
</tr>
<tr>
<td>22</td>
<td>5.597</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1/Q</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_0_s1/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.107</td>
</tr>
<tr>
<td>23</td>
<td>5.597</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1/Q</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_1_s1/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.107</td>
</tr>
<tr>
<td>24</td>
<td>5.692</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/state_0_s1/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.011</td>
</tr>
<tr>
<td>25</td>
<td>5.808</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1/Q</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_2_s1/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.896</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.420</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5/Q</td>
<td>MeaDut_inst0/measure_inst0/R_done_pre_s0/CE</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.431</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0/Q</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/Q</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_3_s1/Q</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_3_s1/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1/Q</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1/D</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>MeaDut_inst0/MeaDut_inst0_0/O_data0_12_s2/Q</td>
<td>MeaDut_inst0/MeaDut_inst0_0/O_data0_12_s2/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>MeaDut_inst0/Err_cnt_3_s1/Q</td>
<td>MeaDut_inst0/Err_cnt_3_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>MeaDut_inst0/Err_cnt_17_s1/Q</td>
<td>MeaDut_inst0/Err_cnt_17_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.524</td>
<td>MeaDut_inst0/Err_cnt_29_s1/Q</td>
<td>MeaDut_inst0/Err_cnt_29_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>14</td>
<td>0.524</td>
<td>MeaDut_inst0/R_txlength_0_s2/Q</td>
<td>MeaDut_inst0/R_txlength_0_s2/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>15</td>
<td>0.524</td>
<td>MeaDut_inst0/R_txlength_3_s2/Q</td>
<td>MeaDut_inst0/R_txlength_3_s2/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>16</td>
<td>0.524</td>
<td>MeaDut_inst0/R_rxlength_7_s1/Q</td>
<td>MeaDut_inst0/R_rxlength_7_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>17</td>
<td>0.524</td>
<td>MeaDut_inst0/Recv_64Byte_0_s1/Q</td>
<td>MeaDut_inst0/Recv_64Byte_0_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>18</td>
<td>0.524</td>
<td>MeaDut_inst0/Recv_64Byte_3_s1/Q</td>
<td>MeaDut_inst0/Recv_64Byte_3_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>19</td>
<td>0.524</td>
<td>MeaDut_inst0/Recv_64Byte_5_s1/Q</td>
<td>MeaDut_inst0/Recv_64Byte_5_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>20</td>
<td>0.524</td>
<td>MeaDut_inst0/Recv_64Byte_7_s1/Q</td>
<td>MeaDut_inst0/Recv_64Byte_7_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>21</td>
<td>0.524</td>
<td>MeaDut_inst0/Recv_64Byte_13_s1/Q</td>
<td>MeaDut_inst0/Recv_64Byte_13_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>22</td>
<td>0.524</td>
<td>MeaDut_inst0/Recv_64Byte_14_s1/Q</td>
<td>MeaDut_inst0/Recv_64Byte_14_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>23</td>
<td>0.524</td>
<td>MeaDut_inst0/Recv_64Byte_16_s1/Q</td>
<td>MeaDut_inst0/Recv_64Byte_16_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>24</td>
<td>0.524</td>
<td>MeaDut_inst0/Recv_64Byte_18_s1/Q</td>
<td>MeaDut_inst0/Recv_64Byte_18_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>25</td>
<td>0.524</td>
<td>MeaDut_inst0/Recv_64Byte_22_s1/Q</td>
<td>MeaDut_inst0/Recv_64Byte_22_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>17.330</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_8_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.581</td>
</tr>
<tr>
<td>2</td>
<td>17.330</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_15_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.581</td>
</tr>
<tr>
<td>3</td>
<td>17.330</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_18_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.581</td>
</tr>
<tr>
<td>4</td>
<td>17.330</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_23_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.581</td>
</tr>
<tr>
<td>5</td>
<td>17.456</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_1_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.455</td>
</tr>
<tr>
<td>6</td>
<td>17.456</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_26_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.455</td>
</tr>
<tr>
<td>7</td>
<td>17.456</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_2_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.455</td>
</tr>
<tr>
<td>8</td>
<td>17.456</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_3_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.455</td>
</tr>
<tr>
<td>9</td>
<td>17.468</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_27_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.443</td>
</tr>
<tr>
<td>10</td>
<td>17.468</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_28_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.443</td>
</tr>
<tr>
<td>11</td>
<td>17.468</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.443</td>
</tr>
<tr>
<td>12</td>
<td>17.560</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_13_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.351</td>
</tr>
<tr>
<td>13</td>
<td>17.560</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_16_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.351</td>
</tr>
<tr>
<td>14</td>
<td>17.560</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_24_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.351</td>
</tr>
<tr>
<td>15</td>
<td>17.560</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_25_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.351</td>
</tr>
<tr>
<td>16</td>
<td>17.696</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_9_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.215</td>
</tr>
<tr>
<td>17</td>
<td>17.696</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_29_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.215</td>
</tr>
<tr>
<td>18</td>
<td>17.696</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_30_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.215</td>
</tr>
<tr>
<td>19</td>
<td>17.699</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_17_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.211</td>
</tr>
<tr>
<td>20</td>
<td>17.701</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.210</td>
</tr>
<tr>
<td>21</td>
<td>17.701</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_4_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.210</td>
</tr>
<tr>
<td>22</td>
<td>17.701</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_7_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.210</td>
</tr>
<tr>
<td>23</td>
<td>17.701</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_14_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.210</td>
</tr>
<tr>
<td>24</td>
<td>17.701</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_5_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.210</td>
</tr>
<tr>
<td>25</td>
<td>17.701</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>2.210</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.105</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_0_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>2</td>
<td>1.105</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_19_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>3</td>
<td>1.108</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_20_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.119</td>
</tr>
<tr>
<td>4</td>
<td>1.108</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.119</td>
</tr>
<tr>
<td>5</td>
<td>1.108</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_22_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.119</td>
</tr>
<tr>
<td>6</td>
<td>1.111</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_11_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>7</td>
<td>1.111</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_10_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>8</td>
<td>1.111</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_12_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>9</td>
<td>1.312</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_13_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.323</td>
</tr>
<tr>
<td>10</td>
<td>1.312</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_16_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.323</td>
</tr>
<tr>
<td>11</td>
<td>1.312</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_24_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.323</td>
</tr>
<tr>
<td>12</td>
<td>1.312</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_25_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.323</td>
</tr>
<tr>
<td>13</td>
<td>1.332</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_17_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.343</td>
</tr>
<tr>
<td>14</td>
<td>1.333</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.344</td>
</tr>
<tr>
<td>15</td>
<td>1.333</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_4_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.344</td>
</tr>
<tr>
<td>16</td>
<td>1.333</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_7_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.344</td>
</tr>
<tr>
<td>17</td>
<td>1.333</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_14_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.344</td>
</tr>
<tr>
<td>18</td>
<td>1.333</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_5_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.344</td>
</tr>
<tr>
<td>19</td>
<td>1.333</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.344</td>
</tr>
<tr>
<td>20</td>
<td>1.333</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/R_done_pre_s0/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.344</td>
</tr>
<tr>
<td>21</td>
<td>1.335</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_9_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.346</td>
</tr>
<tr>
<td>22</td>
<td>1.335</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_29_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.346</td>
</tr>
<tr>
<td>23</td>
<td>1.335</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_30_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.346</td>
</tr>
<tr>
<td>24</td>
<td>1.532</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_8_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>25</td>
<td>1.532</td>
<td>MeaDut_inst0/R_measure_1_s2/Q</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_15_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>dut_inst0/clk_div_4</td>
<td>dut_inst0/R_sel_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>dut_inst0/clk_div_4</td>
<td>dut_inst0/R_sel_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>dut_inst0/clk_div_4</td>
<td>dut_inst0/R_sel_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>dut_inst0/clk_div_4</td>
<td>dut_inst0/R_sel_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.729</td>
<td>4.655</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>MeaDut_inst0/clkb_Z</td>
<td>MeaDut_inst0/USART_rx_inst1/rx_busy_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.729</td>
<td>4.655</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>MeaDut_inst0/clkb_Z</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_0_s3</td>
</tr>
<tr>
<td>7</td>
<td>3.729</td>
<td>4.655</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>MeaDut_inst0/clkb_Z</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
<tr>
<td>8</td>
<td>3.729</td>
<td>4.655</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>MeaDut_inst0/clkb_Z</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.729</td>
<td>4.655</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>MeaDut_inst0/clkb_Z</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.729</td>
<td>4.655</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>MeaDut_inst0/clkb_Z</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.858</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_3_s5/I3</td>
</tr>
<tr>
<td>6.644</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/num_3_s5/F</td>
</tr>
<tr>
<td>7.477</td>
<td>0.833</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/num_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_3_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 43.612%; route: 3.383, 51.243%; tC2Q: 0.340, 5.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.858</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_3_s5/I3</td>
</tr>
<tr>
<td>6.644</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/num_3_s5/F</td>
</tr>
<tr>
<td>7.230</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/num_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_0_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 45.313%; route: 3.135, 49.342%; tC2Q: 0.340, 5.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.858</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_3_s5/I3</td>
</tr>
<tr>
<td>6.644</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/num_3_s5/F</td>
</tr>
<tr>
<td>7.230</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/num_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_1_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 45.313%; route: 3.135, 49.342%; tC2Q: 0.340, 5.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.858</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_3_s5/I3</td>
</tr>
<tr>
<td>6.644</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/num_3_s5/F</td>
</tr>
<tr>
<td>7.230</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/num_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 45.313%; route: 3.135, 49.342%; tC2Q: 0.340, 5.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.858</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n178_s3/I1</td>
</tr>
<tr>
<td>6.672</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n178_s3/F</td>
</tr>
<tr>
<td>6.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>10.580</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.907, 50.157%; route: 2.549, 43.983%; tC2Q: 0.340, 5.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.858</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s5/I1</td>
</tr>
<tr>
<td>6.644</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/dcnt_3_s5/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 47.803%; route: 2.804, 46.557%; tC2Q: 0.340, 5.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.858</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s5/I1</td>
</tr>
<tr>
<td>6.644</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/dcnt_3_s5/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 47.803%; route: 2.804, 46.557%; tC2Q: 0.340, 5.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.858</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s5/I1</td>
</tr>
<tr>
<td>6.644</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/dcnt_3_s5/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 47.803%; route: 2.804, 46.557%; tC2Q: 0.340, 5.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.492</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s5/I2</td>
</tr>
<tr>
<td>6.086</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.687, 49.170%; route: 2.438, 44.615%; tC2Q: 0.340, 6.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.492</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s5/I2</td>
</tr>
<tr>
<td>6.086</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/cnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.687, 49.170%; route: 2.438, 44.615%; tC2Q: 0.340, 6.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>5.492</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s5/I2</td>
</tr>
<tr>
<td>6.086</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s5/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/cnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.687, 49.170%; route: 2.438, 44.615%; tC2Q: 0.340, 6.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
</tr>
<tr>
<td>1.827</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n214_s21/I0</td>
</tr>
<tr>
<td>2.592</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n214_s21/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/I2</td>
</tr>
<tr>
<td>3.668</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.276</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_5_s3/I3</td>
</tr>
<tr>
<td>5.036</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_5_s3/F</td>
</tr>
<tr>
<td>6.164</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/rxdata_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_5_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.989, 37.613%; route: 2.959, 55.964%; tC2Q: 0.340, 6.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_tx_inst1/tx_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/n84_s6/I2</td>
</tr>
<tr>
<td>3.197</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n84_s6/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/n80_s11/I1</td>
</tr>
<tr>
<td>4.615</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n80_s11/F</td>
</tr>
<tr>
<td>4.982</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n80_s10/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n80_s10/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/tx_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/tx_s1/CLK</td>
</tr>
<tr>
<td>10.580</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/tx_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.393, 48.642%; route: 2.187, 44.455%; tC2Q: 0.340, 6.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>4.900</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/n50_s3/I3</td>
</tr>
<tr>
<td>5.714</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n50_s3/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>10.580</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.907, 60.087%; route: 1.591, 32.893%; tC2Q: 0.340, 7.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_tx_inst1/state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/n84_s6/I2</td>
</tr>
<tr>
<td>3.197</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n84_s6/F</td>
</tr>
<tr>
<td>3.801</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/n80_s11/I1</td>
</tr>
<tr>
<td>4.615</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n80_s11/F</td>
</tr>
<tr>
<td>4.623</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/n82_s9/I2</td>
</tr>
<tr>
<td>5.438</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n82_s9/F</td>
</tr>
<tr>
<td>5.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/state_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/state_3_s1/CLK</td>
</tr>
<tr>
<td>10.580</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.393, 52.471%; route: 1.828, 40.083%; tC2Q: 0.340, 7.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
</tr>
<tr>
<td>1.827</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n214_s21/I0</td>
</tr>
<tr>
<td>2.592</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n214_s21/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/I2</td>
</tr>
<tr>
<td>3.668</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.642</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_0_s3/I3</td>
</tr>
<tr>
<td>5.402</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_0_s3/F</td>
</tr>
<tr>
<td>5.651</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/rxdata_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_0_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.989, 41.650%; route: 2.447, 51.237%; tC2Q: 0.340, 7.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
</tr>
<tr>
<td>1.827</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n214_s21/I0</td>
</tr>
<tr>
<td>2.592</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n214_s21/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/I2</td>
</tr>
<tr>
<td>3.668</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.642</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_1_s3/I3</td>
</tr>
<tr>
<td>5.402</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_1_s3/F</td>
</tr>
<tr>
<td>5.651</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/rxdata_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_1_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.989, 41.650%; route: 2.447, 51.237%; tC2Q: 0.340, 7.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
</tr>
<tr>
<td>1.827</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n214_s21/I0</td>
</tr>
<tr>
<td>2.592</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n214_s21/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/I2</td>
</tr>
<tr>
<td>3.668</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s3/I3</td>
</tr>
<tr>
<td>5.318</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s3/F</td>
</tr>
<tr>
<td>5.567</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.015, 42.950%; route: 2.337, 49.810%; tC2Q: 0.340, 7.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
</tr>
<tr>
<td>1.827</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n214_s21/I0</td>
</tr>
<tr>
<td>2.592</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n214_s21/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/I2</td>
</tr>
<tr>
<td>3.668</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_6_s3/I3</td>
</tr>
<tr>
<td>5.292</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_6_s3/F</td>
</tr>
<tr>
<td>5.541</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/rxdata_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_6_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.989, 42.633%; route: 2.337, 50.087%; tC2Q: 0.340, 7.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/state_1_s1/Q</td>
</tr>
<tr>
<td>1.843</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n72_s11/I3</td>
</tr>
<tr>
<td>2.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n72_s11/F</td>
</tr>
<tr>
<td>3.235</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n72_s13/I1</td>
</tr>
<tr>
<td>3.995</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n72_s13/F</td>
</tr>
<tr>
<td>4.308</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n72_s9/I2</td>
</tr>
<tr>
<td>5.122</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n72_s9/F</td>
</tr>
<tr>
<td>5.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>10.580</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.339, 55.094%; route: 1.567, 36.907%; tC2Q: 0.340, 7.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/state_1_s1/Q</td>
</tr>
<tr>
<td>1.827</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n214_s21/I0</td>
</tr>
<tr>
<td>2.592</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n214_s21/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/I2</td>
</tr>
<tr>
<td>3.668</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.276</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s3/I3</td>
</tr>
<tr>
<td>5.036</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_7_s3/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/rxdata_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s0/CLK</td>
</tr>
<tr>
<td>10.844</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.989, 45.106%; route: 2.081, 47.192%; tC2Q: 0.340, 7.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/state_1_s1/Q</td>
</tr>
<tr>
<td>1.843</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n72_s11/I3</td>
</tr>
<tr>
<td>2.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n72_s11/F</td>
</tr>
<tr>
<td>3.235</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n72_s13/I1</td>
</tr>
<tr>
<td>3.999</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n72_s13/F</td>
</tr>
<tr>
<td>4.374</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/n78_s8/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n78_s8/F</td>
</tr>
<tr>
<td>4.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>10.580</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.139, 52.075%; route: 1.628, 39.654%; tC2Q: 0.340, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/state_1_s1/Q</td>
</tr>
<tr>
<td>1.843</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n72_s11/I3</td>
</tr>
<tr>
<td>2.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n72_s11/F</td>
</tr>
<tr>
<td>3.235</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n72_s13/I1</td>
</tr>
<tr>
<td>3.999</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n72_s13/F</td>
</tr>
<tr>
<td>4.374</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n76_s8/I0</td>
</tr>
<tr>
<td>4.983</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n76_s8/F</td>
</tr>
<tr>
<td>4.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>10.580</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.139, 52.075%; route: 1.628, 39.654%; tC2Q: 0.340, 8.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.820</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/I1</td>
</tr>
<tr>
<td>2.635</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>3.006</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n216_s19/I1</td>
</tr>
<tr>
<td>4.888</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n216_s19/F</td>
</tr>
<tr>
<td>4.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/state_0_s1/CLK</td>
</tr>
<tr>
<td>10.580</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 52.166%; route: 1.579, 39.367%; tC2Q: 0.340, 8.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/state_1_s1/Q</td>
</tr>
<tr>
<td>1.843</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n72_s11/I3</td>
</tr>
<tr>
<td>2.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n72_s11/F</td>
</tr>
<tr>
<td>3.235</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n72_s13/I1</td>
</tr>
<tr>
<td>3.995</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n72_s13/F</td>
</tr>
<tr>
<td>4.308</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/n74_s8/I2</td>
</tr>
<tr>
<td>4.772</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n74_s8/F</td>
</tr>
<tr>
<td>4.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>10.580</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.989, 51.054%; route: 1.567, 40.228%; tC2Q: 0.340, 8.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/R_done_pre_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C26[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/R_start_s5/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/R_done_pre_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>MeaDut_inst0/measure_inst0/R_done_pre_s0/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>MeaDut_inst0/measure_inst0/R_done_pre_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 42.680%; tC2Q: 0.247, 57.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0/CLK</td>
</tr>
<tr>
<td>0.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/num_2_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n162_s2/I3</td>
</tr>
<tr>
<td>1.160</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n162_s2/F</td>
</tr>
<tr>
<td>1.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/num_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0/CLK</td>
</tr>
<tr>
<td>0.635</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_3_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/n175_s1/I2</td>
</tr>
<tr>
<td>1.160</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_rx_inst1/n175_s1/F</td>
</tr>
<tr>
<td>1.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_rx_inst1/dcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.635</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n93_s13/I0</td>
</tr>
<tr>
<td>1.160</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n93_s13/F</td>
</tr>
<tr>
<td>1.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.635</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/dcnt_3_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n91_s13/I2</td>
</tr>
<tr>
<td>1.160</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n91_s13/F</td>
</tr>
<tr>
<td>1.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/dcnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.635</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/dcnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MeaDut_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.882</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/n72_s9/I3</td>
</tr>
<tr>
<td>1.160</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/USART_tx_inst1/n72_s9/F</td>
</tr>
<tr>
<td>1.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/USART_tx_inst1/cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C22[0][A]</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.635</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.635, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/MeaDut_inst0_0/O_data0_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/MeaDut_inst0_0/O_data0_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>MeaDut_inst0/MeaDut_inst0_0/O_data0_12_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/MeaDut_inst0_0/O_data0_12_s2/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>MeaDut_inst0/MeaDut_inst0_0/n255_s2/I3</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/MeaDut_inst0_0/n255_s2/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/MeaDut_inst0_0/O_data0_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>MeaDut_inst0/MeaDut_inst0_0/O_data0_12_s2/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>MeaDut_inst0/MeaDut_inst0_0/O_data0_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_6_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>MeaDut_inst0/measure_inst0/n94_s1/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n94_s1/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_21_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>MeaDut_inst0/measure_inst0/n79_s1/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n79_s1/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_31_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>MeaDut_inst0/measure_inst0/n69_s1/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n69_s1/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Err_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Err_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>MeaDut_inst0/Err_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Err_cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>MeaDut_inst0/n2543_s5/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n2543_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Err_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>MeaDut_inst0/Err_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>MeaDut_inst0/Err_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Err_cnt_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Err_cnt_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>MeaDut_inst0/Err_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Err_cnt_17_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>MeaDut_inst0/n2515_s5/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n2515_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Err_cnt_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>MeaDut_inst0/Err_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>MeaDut_inst0/Err_cnt_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Err_cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Err_cnt_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>MeaDut_inst0/Err_cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Err_cnt_29_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>MeaDut_inst0/n2491_s5/I0</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n2491_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Err_cnt_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>MeaDut_inst0/Err_cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>MeaDut_inst0/Err_cnt_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_txlength_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/R_txlength_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>MeaDut_inst0/R_txlength_0_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_txlength_0_s2/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>MeaDut_inst0/n2195_s6/I0</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n2195_s6/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_txlength_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>MeaDut_inst0/R_txlength_0_s2/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>MeaDut_inst0/R_txlength_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_txlength_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/R_txlength_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>MeaDut_inst0/R_txlength_3_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_txlength_3_s2/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>MeaDut_inst0/n1632_s1/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n1632_s1/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_txlength_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>MeaDut_inst0/R_txlength_3_s2/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>MeaDut_inst0/R_txlength_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_rxlength_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/R_rxlength_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>MeaDut_inst0/R_rxlength_7_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_rxlength_7_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>MeaDut_inst0/n2165_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n2165_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_rxlength_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>MeaDut_inst0/R_rxlength_7_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>MeaDut_inst0/R_rxlength_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Recv_64Byte_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Recv_64Byte_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_0_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_0_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>MeaDut_inst0/n1907_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n1907_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_0_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Recv_64Byte_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Recv_64Byte_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_3_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_3_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>MeaDut_inst0/n1901_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n1901_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_3_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Recv_64Byte_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Recv_64Byte_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_5_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_5_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>MeaDut_inst0/n1897_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n1897_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_5_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Recv_64Byte_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Recv_64Byte_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_7_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_7_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>MeaDut_inst0/n1893_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n1893_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_7_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Recv_64Byte_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Recv_64Byte_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_13_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_13_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>MeaDut_inst0/n1881_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n1881_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_13_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Recv_64Byte_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Recv_64Byte_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_14_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_14_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>MeaDut_inst0/n1879_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n1879_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_14_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>MeaDut_inst0/Recv_64Byte_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Recv_64Byte_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Recv_64Byte_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_16_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_16_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>MeaDut_inst0/n1875_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n1875_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_16_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Recv_64Byte_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Recv_64Byte_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_18_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C28[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_18_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>MeaDut_inst0/n1871_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n1871_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_18_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/Recv_64Byte_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/Recv_64Byte_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_22_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_22_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>MeaDut_inst0/n1863_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/n1863_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/Recv_64Byte_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_22_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>MeaDut_inst0/Recv_64Byte_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.750</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_8_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 17.972%; route: 1.778, 68.870%; tC2Q: 0.340, 13.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.750</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_15_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_15_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 17.972%; route: 1.778, 68.870%; tC2Q: 0.340, 13.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_18_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.750</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_18_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_18_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_18_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 17.972%; route: 1.778, 68.870%; tC2Q: 0.340, 13.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_23_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.750</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_23_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_23_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_23_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 17.972%; route: 1.778, 68.870%; tC2Q: 0.340, 13.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.623</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 18.895%; route: 1.651, 67.270%; tC2Q: 0.340, 13.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_26_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.623</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_26_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_26_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_26_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 18.895%; route: 1.651, 67.270%; tC2Q: 0.340, 13.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.623</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 18.895%; route: 1.651, 67.270%; tC2Q: 0.340, 13.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.623</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 18.895%; route: 1.651, 67.270%; tC2Q: 0.340, 13.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.612</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_27_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_27_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 18.986%; route: 1.640, 67.113%; tC2Q: 0.340, 13.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.612</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_28_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 18.986%; route: 1.640, 67.113%; tC2Q: 0.340, 13.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.612</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 18.986%; route: 1.640, 67.113%; tC2Q: 0.340, 13.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.520</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_13_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 19.730%; route: 1.548, 65.825%; tC2Q: 0.340, 14.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.520</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_16_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 19.730%; route: 1.548, 65.825%; tC2Q: 0.340, 14.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.520</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_24_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 19.730%; route: 1.548, 65.825%; tC2Q: 0.340, 14.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.520</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_25_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_25_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 19.730%; route: 1.548, 65.825%; tC2Q: 0.340, 14.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.383</td>
<td>1.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 20.944%; route: 1.411, 63.722%; tC2Q: 0.340, 15.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.383</td>
<td>1.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_29_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 20.944%; route: 1.411, 63.722%; tC2Q: 0.340, 15.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.383</td>
<td>1.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_30_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 20.944%; route: 1.411, 63.722%; tC2Q: 0.340, 15.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.380</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 20.976%; route: 1.408, 63.666%; tC2Q: 0.340, 15.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.379</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/R_start_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 20.987%; route: 1.407, 63.647%; tC2Q: 0.340, 15.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.379</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 20.987%; route: 1.407, 63.647%; tC2Q: 0.340, 15.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.379</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_7_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 20.987%; route: 1.407, 63.647%; tC2Q: 0.340, 15.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.379</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_14_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 20.987%; route: 1.407, 63.647%; tC2Q: 0.340, 15.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.379</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 20.987%; route: 1.407, 63.647%; tC2Q: 0.340, 15.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.282</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.379</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 20.987%; route: 1.407, 63.647%; tC2Q: 0.340, 15.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 25.549%; route: 0.584, 52.330%; tC2Q: 0.247, 22.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_19_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_19_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_19_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_19_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 25.549%; route: 0.584, 52.330%; tC2Q: 0.247, 22.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.283</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_20_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 25.486%; route: 0.587, 52.449%; tC2Q: 0.247, 22.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.283</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 25.486%; route: 0.587, 52.449%; tC2Q: 0.247, 22.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.283</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_22_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 25.486%; route: 0.587, 52.449%; tC2Q: 0.247, 22.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.286</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_11_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_11_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 25.423%; route: 0.590, 52.567%; tC2Q: 0.247, 22.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.286</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_10_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 25.423%; route: 0.590, 52.567%; tC2Q: 0.247, 22.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.286</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 25.423%; route: 0.590, 52.567%; tC2Q: 0.247, 22.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.487</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_13_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.561%; route: 0.791, 59.772%; tC2Q: 0.247, 18.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.487</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_16_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.561%; route: 0.791, 59.772%; tC2Q: 0.247, 18.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.487</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_24_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.561%; route: 0.791, 59.772%; tC2Q: 0.247, 18.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.487</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_25_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_25_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.561%; route: 0.791, 59.772%; tC2Q: 0.247, 18.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.243%; route: 0.811, 60.365%; tC2Q: 0.247, 18.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/R_start_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>MeaDut_inst0/measure_inst0/R_start_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.232%; route: 0.811, 60.385%; tC2Q: 0.247, 18.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.232%; route: 0.811, 60.385%; tC2Q: 0.247, 18.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_7_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.232%; route: 0.811, 60.385%; tC2Q: 0.247, 18.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_14_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.232%; route: 0.811, 60.385%; tC2Q: 0.247, 18.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.232%; route: 0.811, 60.385%; tC2Q: 0.247, 18.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.232%; route: 0.811, 60.385%; tC2Q: 0.247, 18.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/R_done_pre_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.507</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/R_done_pre_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>MeaDut_inst0/measure_inst0/R_done_pre_s0/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>MeaDut_inst0/measure_inst0/R_done_pre_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.232%; route: 0.811, 60.385%; tC2Q: 0.247, 18.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.510</td>
<td>0.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.199%; route: 0.813, 60.447%; tC2Q: 0.247, 18.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.510</td>
<td>0.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_29_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.199%; route: 0.813, 60.447%; tC2Q: 0.247, 18.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.510</td>
<td>0.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_30_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 21.199%; route: 0.813, 60.447%; tC2Q: 0.247, 18.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.707</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_8_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 18.490%; route: 1.011, 65.502%; tC2Q: 0.247, 16.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>MeaDut_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>MeaDut_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>MeaDut_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.285</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">MeaDut_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>2.707</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">MeaDut_inst0/measure_inst0/gate_cnt_15_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>338</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_15_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>MeaDut_inst0/measure_inst0/gate_cnt_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.285, 18.490%; route: 1.011, 65.502%; tC2Q: 0.247, 16.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut_inst0/R_sel_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut_inst0/clk_div_s1/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>dut_inst0/R_sel_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut_inst0/clk_div_s1/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>dut_inst0/R_sel_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut_inst0/R_sel_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut_inst0/clk_div_s1/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>dut_inst0/R_sel_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut_inst0/clk_div_s1/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>dut_inst0/R_sel_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut_inst0/R_sel_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut_inst0/clk_div_s1/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>dut_inst0/R_sel_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut_inst0/clk_div_s1/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>dut_inst0/R_sel_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut_inst0/R_sel_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut_inst0/clk_div_s1/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>dut_inst0/R_sel_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut_inst0/clk_div_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut_inst0/clk_div_s1/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>dut_inst0/R_sel_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.655</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MeaDut_inst0/USART_rx_inst1/rx_busy_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>MeaDut_inst0/USART_rx_inst1/rx_busy_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>MeaDut_inst0/USART_rx_inst1/rx_busy_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.655</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>MeaDut_inst0/USART_rx_inst1/cnt_0_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.655</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>MeaDut_inst0/USART_rx_inst1/dcnt_0_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.655</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>MeaDut_inst0/USART_tx_inst1/cnt_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.655</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>MeaDut_inst0/USART_rx_inst1/num_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.655</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MeaDut_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>MeaDut_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.635</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>MeaDut_inst0/USART_rx_inst1/rxdata_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>338</td>
<td>clkout_50M</td>
<td>11.353</td>
<td>0.030</td>
</tr>
<tr>
<td>92</td>
<td>n1739_9</td>
<td>14.524</td>
<td>2.307</td>
</tr>
<tr>
<td>88</td>
<td>n1717_3</td>
<td>13.435</td>
<td>3.163</td>
</tr>
<tr>
<td>60</td>
<td>n4283_4</td>
<td>13.733</td>
<td>1.377</td>
</tr>
<tr>
<td>59</td>
<td>n1753_19</td>
<td>14.899</td>
<td>2.066</td>
</tr>
<tr>
<td>58</td>
<td>n1739_12</td>
<td>11.407</td>
<td>1.727</td>
</tr>
<tr>
<td>56</td>
<td>n2195_11</td>
<td>11.612</td>
<td>2.065</td>
</tr>
<tr>
<td>56</td>
<td>n1797_10</td>
<td>11.705</td>
<td>2.817</td>
</tr>
<tr>
<td>44</td>
<td>clkb_Z</td>
<td>3.367</td>
<td>0.980</td>
</tr>
<tr>
<td>35</td>
<td>R_start</td>
<td>17.354</td>
<td>1.127</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C24</td>
<td>65.28%</td>
</tr>
<tr>
<td>R11C22</td>
<td>61.11%</td>
</tr>
<tr>
<td>R12C22</td>
<td>55.56%</td>
</tr>
<tr>
<td>R11C17</td>
<td>54.17%</td>
</tr>
<tr>
<td>R11C18</td>
<td>47.22%</td>
</tr>
<tr>
<td>R8C16</td>
<td>45.83%</td>
</tr>
<tr>
<td>R11C21</td>
<td>45.83%</td>
</tr>
<tr>
<td>R11C23</td>
<td>45.83%</td>
</tr>
<tr>
<td>R9C9</td>
<td>43.06%</td>
</tr>
<tr>
<td>R12C13</td>
<td>41.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
