Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Mon Dec  8 20:39:44 2025
| Host             : BOOK-LUCP9UJFMJ running 64-bit major release  (build 9200)
| Command          : report_power -file sys_base_power_routed.rpt -pb sys_base_power_summary_routed.pb -rpx sys_base_power_routed.rpx
| Design           : sys_base
| Device           : xc7s75fgga484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 20.320       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 20.070       |
| Device Static (W)        | 0.250        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 29.7         |
| Junction Temperature (C) | 80.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     1.900 |     2202 |       --- |             --- |
|   LUT as Logic          |     1.632 |      970 |     48000 |            2.02 |
|   CARRY4                |     0.194 |      117 |     16000 |            0.73 |
|   Register              |     0.065 |      698 |     96000 |            0.73 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |     0.004 |       22 |     64000 |            0.03 |
|   LUT as Shift Register |    <0.001 |       34 |     17600 |            0.19 |
|   Others                |     0.000 |       25 |       --- |             --- |
| Signals                 |     1.585 |     1545 |       --- |             --- |
| I/O                     |    16.585 |       61 |       338 |           18.05 |
| Static Power            |     0.250 |          |           |                 |
| Total                   |    20.320 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     3.625 |       3.501 |      0.124 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.646 |       0.607 |      0.039 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     4.694 |       4.690 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.000 |      0.007 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| sys_base              |    20.070 |
|   u_array_seg         |     0.272 |
|   u_btn_ctrl          |     0.027 |
|   u_clk_div           |     0.159 |
|   u_discrete_led_ctrl |     0.020 |
|   u_game_timer        |     0.045 |
|   u_intro_player      |     0.575 |
|   u_judge_ctrl        |     0.220 |
|   u_lcd_ctrl          |     0.674 |
|   u_led_ctrl          |     0.015 |
|   u_note_gen          |     0.778 |
|   u_piezo_ctrl        |     0.287 |
|   u_score_ctrl        |     0.313 |
+-----------------------+-----------+


