

================================================================
== Vitis HLS Report for 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'
================================================================
* Date:           Fri Dec 13 17:04:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1179|     1179|  11.790 us|  11.790 us|  1179|  1179|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3  |     1177|     1177|         3|          1|          1|  1176|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     185|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      72|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      72|     266|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_237_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln24_fu_260_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln25_1_fu_280_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln25_fu_334_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln26_fu_416_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln28_fu_391_p2                |         +|   0|  0|  19|           8|           8|
    |sub_ln28_fu_381_p2                |         -|   0|  0|  19|           8|           8|
    |and_ln24_fu_328_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_231_p2               |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln25_fu_266_p2               |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln26_fu_322_p2               |      icmp|   0|  0|  12|           4|           3|
    |or_ln25_fu_340_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_272_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln24_fu_310_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln25_1_fu_353_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln25_2_fu_286_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln25_fu_345_p3             |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_317_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 185|          80|          60|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |INPUT_r_blk_n_R                         |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten11_load  |   9|          2|   11|         22|
    |c_fu_102                                |   9|          2|    3|          6|
    |h_fu_94                                 |   9|          2|    4|          8|
    |indvar_flatten11_fu_106                 |   9|          2|   11|         22|
    |indvar_flatten_fu_98                    |   9|          2|    8|         16|
    |w_fu_90                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |INPUT_r_addr_read_reg_487         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_102                          |   3|   0|    3|          0|
    |h_fu_94                           |   4|   0|    4|          0|
    |icmp_ln24_reg_472                 |   1|   0|    1|          0|
    |icmp_ln25_reg_476                 |   1|   0|    1|          0|
    |indvar_flatten11_fu_106           |  11|   0|   11|          0|
    |indvar_flatten_fu_98              |   8|   0|    8|          0|
    |select_ln24_1_reg_483             |   3|   0|    3|          0|
    |w_fu_90                           |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  72|   0|   72|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|m_axi_INPUT_r_AWVALID   |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY   |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR    |  out|   64|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWID      |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN     |  out|   32|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE    |  out|    3|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST   |  out|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK    |  out|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE   |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT    |  out|    3|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS     |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION  |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER    |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID    |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY    |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA     |  out|   32|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB     |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST     |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WID       |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER     |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID   |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY   |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR    |  out|   64|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARID      |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN     |  out|   32|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE    |  out|    3|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST   |  out|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK    |  out|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE   |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT    |  out|    3|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS     |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION  |  out|    4|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER    |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID    |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY    |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA     |   in|   32|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST     |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RID       |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RFIFONUM  |   in|    9|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER     |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP     |   in|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID    |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY    |  out|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP     |   in|    2|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BID       |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER     |   in|    1|       m_axi|                                                                    INPUT_r|       pointer|
|sext_ln24               |   in|   62|     ap_none|                                                                  sext_ln24|        scalar|
|local_input_address0    |  out|    8|   ap_memory|                                                                local_input|         array|
|local_input_ce0         |  out|    1|   ap_memory|                                                                local_input|         array|
|local_input_we0         |  out|    1|   ap_memory|                                                                local_input|         array|
|local_input_d0          |  out|   32|   ap_memory|                                                                local_input|         array|
|local_input_1_address0  |  out|    8|   ap_memory|                                                              local_input_1|         array|
|local_input_1_ce0       |  out|    1|   ap_memory|                                                              local_input_1|         array|
|local_input_1_we0       |  out|    1|   ap_memory|                                                              local_input_1|         array|
|local_input_1_d0        |  out|   32|   ap_memory|                                                              local_input_1|         array|
|local_input_2_address0  |  out|    8|   ap_memory|                                                              local_input_2|         array|
|local_input_2_ce0       |  out|    1|   ap_memory|                                                              local_input_2|         array|
|local_input_2_we0       |  out|    1|   ap_memory|                                                              local_input_2|         array|
|local_input_2_d0        |  out|   32|   ap_memory|                                                              local_input_2|         array|
|local_input_3_address0  |  out|    8|   ap_memory|                                                              local_input_3|         array|
|local_input_3_ce0       |  out|    1|   ap_memory|                                                              local_input_3|         array|
|local_input_3_we0       |  out|    1|   ap_memory|                                                              local_input_3|         array|
|local_input_3_d0        |  out|   32|   ap_memory|                                                              local_input_3|         array|
|local_input_4_address0  |  out|    8|   ap_memory|                                                              local_input_4|         array|
|local_input_4_ce0       |  out|    1|   ap_memory|                                                              local_input_4|         array|
|local_input_4_we0       |  out|    1|   ap_memory|                                                              local_input_4|         array|
|local_input_4_d0        |  out|   32|   ap_memory|                                                              local_input_4|         array|
|local_input_5_address0  |  out|    8|   ap_memory|                                                              local_input_5|         array|
|local_input_5_ce0       |  out|    1|   ap_memory|                                                              local_input_5|         array|
|local_input_5_we0       |  out|    1|   ap_memory|                                                              local_input_5|         array|
|local_input_5_d0        |  out|   32|   ap_memory|                                                              local_input_5|         array|
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

