// Seed: 325118896
module module_0;
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  assign id_1[1] = 1;
  supply0 id_2;
  always @(posedge id_2, 1) begin
    $display;
  end
endmodule
module module_1;
  wire id_2;
  module_0();
  supply1 id_3;
  reg id_4;
  reg id_5;
  wire id_6;
  task automatic id_7;
    integer id_8;
    output id_9;
    inout id_10;
    integer id_11;
    begin
      if (id_1) begin
        id_10 <= id_8;
        id_4  <= 1;
      end else begin
        if (~^id_9) id_8 <= 1 == 1;
      end
    end
  endtask
  always @(posedge 1'b0 or 1'b0) begin
    id_11 = id_9 ==? id_3;
    id_5 <= 1;
    assign id_11.id_8 = id_7 == id_4;
    disable id_12;
    id_5  <= 1;
    id_11 <= 1;
    id_9  <= 1'b0;
  end
  initial id_9 <= 1;
endmodule
