Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Oct 16 14:13:09 2021
| Host         : DESKTOP-0VQB5DC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file registrador16bits_timing_summary_routed.rpt -pb registrador16bits_timing_summary_routed.pb -rpx registrador16bits_timing_summary_routed.rpx -warn_on_violation
| Design       : registrador16bits
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: clock/s_1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.761        0.000                      0                   28        0.152        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.761        0.000                      0                   28        0.152        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.268ns  (logic 2.267ns (43.031%)  route 3.001ns (56.969%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 19.776 - 15.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553    10.074    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.459    10.533 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.004    11.537    clock/count_reg[26]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.661 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.953    12.614    clock/s_1hz_i_6_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.738 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.044    13.781    clock/load
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.905 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.905    clock/count[0]_i_6_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.437 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.437    clock/count_reg[0]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.551    clock/count_reg[4]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.665    clock/count_reg[8]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.779    clock/count_reg[12]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.893 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.893    clock/count_reg[16]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  clock/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.008    clock/count_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.342 r  clock/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.342    clock/count_reg[24]_i_1_n_6
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    19.776    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.298    20.074    
                         clock uncertainty           -0.035    20.039    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.065    20.104    clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         20.104    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.154ns  (logic 2.153ns (41.777%)  route 3.001ns (58.223%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 19.786 - 15.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553    10.074    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.459    10.533 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.004    11.537    clock/count_reg[26]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.661 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.953    12.614    clock/s_1hz_i_6_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.738 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.044    13.781    clock/load
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.905 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.905    clock/count[0]_i_6_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.437 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.437    clock/count_reg[0]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.551    clock/count_reg[4]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.665    clock/count_reg[8]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.779    clock/count_reg[12]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.893 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.893    clock/count_reg[16]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.227 r  clock/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.227    clock/count_reg[20]_i_1_n_6
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    19.786    clock/clk
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.180    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.065    19.996    clock/count_reg[21]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.133ns  (logic 2.132ns (41.539%)  route 3.001ns (58.461%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 19.786 - 15.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553    10.074    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.459    10.533 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.004    11.537    clock/count_reg[26]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.661 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.953    12.614    clock/s_1hz_i_6_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.738 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.044    13.781    clock/load
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.905 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.905    clock/count[0]_i_6_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.437 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.437    clock/count_reg[0]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.551    clock/count_reg[4]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.665    clock/count_reg[8]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.779    clock/count_reg[12]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.893 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.893    clock/count_reg[16]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.206 r  clock/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.206    clock/count_reg[20]_i_1_n_4
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    19.786    clock/clk
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.180    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.065    19.996    clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                         -15.206    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.173ns  (logic 2.172ns (41.985%)  route 3.001ns (58.015%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 19.776 - 15.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553    10.074    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.459    10.533 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.004    11.537    clock/count_reg[26]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.661 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.953    12.614    clock/s_1hz_i_6_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.738 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.044    13.781    clock/load
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.905 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.905    clock/count[0]_i_6_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.437 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.437    clock/count_reg[0]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.551    clock/count_reg[4]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.665    clock/count_reg[8]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.779    clock/count_reg[12]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.893 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.893    clock/count_reg[16]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  clock/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.008    clock/count_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.247 r  clock/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.247    clock/count_reg[24]_i_1_n_5
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    19.776    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.298    20.074    
                         clock uncertainty           -0.035    20.039    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.065    20.104    clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         20.104    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.059ns  (logic 2.058ns (40.683%)  route 3.001ns (59.317%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 19.786 - 15.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553    10.074    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.459    10.533 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.004    11.537    clock/count_reg[26]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.661 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.953    12.614    clock/s_1hz_i_6_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.738 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.044    13.781    clock/load
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.905 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.905    clock/count[0]_i_6_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.437 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.437    clock/count_reg[0]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.551    clock/count_reg[4]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.665    clock/count_reg[8]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.779    clock/count_reg[12]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.893 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.893    clock/count_reg[16]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.132 r  clock/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.132    clock/count_reg[20]_i_1_n_5
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    19.786    clock/clk
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.180    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.065    19.996    clock/count_reg[22]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.157ns  (logic 2.156ns (41.805%)  route 3.001ns (58.195%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 19.776 - 15.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553    10.074    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.459    10.533 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.004    11.537    clock/count_reg[26]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.661 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.953    12.614    clock/s_1hz_i_6_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.738 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.044    13.781    clock/load
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.905 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.905    clock/count[0]_i_6_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.437 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.437    clock/count_reg[0]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.551    clock/count_reg[4]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.665    clock/count_reg[8]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.779    clock/count_reg[12]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.893 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.893    clock/count_reg[16]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  clock/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.008    clock/count_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.231 r  clock/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.231    clock/count_reg[24]_i_1_n_7
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    19.776    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.298    20.074    
                         clock uncertainty           -0.035    20.039    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.065    20.104    clock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         20.104    
                         arrival time                         -15.231    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.043ns  (logic 2.042ns (40.495%)  route 3.001ns (59.505%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 19.786 - 15.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553    10.074    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.459    10.533 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.004    11.537    clock/count_reg[26]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.661 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.953    12.614    clock/s_1hz_i_6_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.738 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.044    13.781    clock/load
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.905 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.905    clock/count[0]_i_6_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.437 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.437    clock/count_reg[0]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.551    clock/count_reg[4]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.665    clock/count_reg[8]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.779    clock/count_reg[12]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.893 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.893    clock/count_reg[16]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.116 r  clock/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.116    clock/count_reg[20]_i_1_n_7
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    19.786    clock/clk
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.180    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.065    19.996    clock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.040ns  (logic 2.039ns (40.460%)  route 3.001ns (59.540%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 19.786 - 15.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553    10.074    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.459    10.533 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.004    11.537    clock/count_reg[26]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.661 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.953    12.614    clock/s_1hz_i_6_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.738 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.044    13.781    clock/load
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.905 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.905    clock/count[0]_i_6_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.437 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.437    clock/count_reg[0]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.551    clock/count_reg[4]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.665    clock/count_reg[8]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.779    clock/count_reg[12]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.113 r  clock/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.113    clock/count_reg[16]_i_1_n_6
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    19.786    clock/clk
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.180    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.065    19.996    clock/count_reg[17]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                         -15.113    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.019ns  (logic 2.018ns (40.211%)  route 3.001ns (59.789%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 19.786 - 15.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553    10.074    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.459    10.533 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.004    11.537    clock/count_reg[26]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.661 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.953    12.614    clock/s_1hz_i_6_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.738 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.044    13.781    clock/load
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.905 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.905    clock/count[0]_i_6_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.437 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.437    clock/count_reg[0]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.551    clock/count_reg[4]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.665    clock/count_reg[8]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.779    clock/count_reg[12]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.092 r  clock/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.092    clock/count_reg[16]_i_1_n_4
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    19.786    clock/clk
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.180    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.065    19.996    clock/count_reg[19]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                         -15.092    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.945ns  (logic 1.944ns (39.316%)  route 3.001ns (60.684%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 19.786 - 15.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553    10.074    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.459    10.533 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.004    11.537    clock/count_reg[26]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.661 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.953    12.614    clock/s_1hz_i_6_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.738 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.044    13.781    clock/load
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124    13.905 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.905    clock/count[0]_i_6_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.437 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.437    clock/count_reg[0]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.551    clock/count_reg[4]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.665    clock/count_reg[8]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.779    clock/count_reg[12]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.018 r  clock/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.018    clock/count_reg[16]_i_1_n_5
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    19.786    clock/clk
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.180    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.065    19.996    clock/count_reg[18]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                         -15.018    
  -------------------------------------------------------------------
                         slack                                  4.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.531ns  (logic 0.360ns (67.805%)  route 0.171ns (32.195%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 6.957 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     6.446    clock/clk
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.146     6.592 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           0.170     6.762    clock/count_reg[23]
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.045     6.807 r  clock/count[20]_i_2/O
                         net (fo=1, routed)           0.000     6.807    clock/count[20]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.922 r  clock/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.923    clock/count_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.977 r  clock/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.977    clock/count_reg[24]_i_1_n_7
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     6.957    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.713    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.112     6.825    clock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.825    
                         arrival time                           6.977    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.542ns  (logic 0.371ns (68.459%)  route 0.171ns (31.541%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 6.957 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     6.446    clock/clk
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.146     6.592 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           0.170     6.762    clock/count_reg[23]
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.045     6.807 r  clock/count[20]_i_2/O
                         net (fo=1, routed)           0.000     6.807    clock/count[20]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.922 r  clock/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.923    clock/count_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     6.988 r  clock/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.988    clock/count_reg[24]_i_1_n_5
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     6.957    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.713    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.112     6.825    clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.825    
                         arrival time                           6.988    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.567ns  (logic 0.396ns (69.850%)  route 0.171ns (30.150%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 6.957 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     6.446    clock/clk
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.146     6.592 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           0.170     6.762    clock/count_reg[23]
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.045     6.807 r  clock/count[20]_i_2/O
                         net (fo=1, routed)           0.000     6.807    clock/count[20]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.922 r  clock/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.923    clock/count_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     7.013 r  clock/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.013    clock/count_reg[24]_i_1_n_6
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     6.957    clock/clk
    SLICE_X35Y50         FDCE                                         r  clock/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.713    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.112     6.825    clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.825    
                         arrival time                           7.013    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clock/count_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.423ns  (logic 0.254ns (60.018%)  route 0.169ns (39.982%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     6.446    clock/clk
    SLICE_X35Y47         FDCE                                         r  clock/count_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.146     6.592 r  clock/count_reg[15]/Q
                         net (fo=2, routed)           0.169     6.761    clock/count_reg[15]
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.045     6.806 r  clock/count[12]_i_2/O
                         net (fo=1, routed)           0.000     6.806    clock/count[12]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.869 r  clock/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.869    clock/count_reg[12]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  clock/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     6.959    clock/clk
    SLICE_X35Y47         FDCE                                         r  clock/count_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.446    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.112     6.558    clock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.558    
                         arrival time                           6.869    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clock/count_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.423ns  (logic 0.254ns (60.018%)  route 0.169ns (39.982%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     6.445    clock/clk
    SLICE_X35Y44         FDCE                                         r  clock/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  clock/count_reg[3]/Q
                         net (fo=2, routed)           0.169     6.760    clock/count_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045     6.805 r  clock/count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.805    clock/count[0]_i_3_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.868 r  clock/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.868    clock/count_reg[0]_i_1_n_4
    SLICE_X35Y44         FDCE                                         r  clock/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     6.958    clock/clk
    SLICE_X35Y44         FDCE                                         r  clock/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.445    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.112     6.557    clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.557    
                         arrival time                           6.868    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clock/count_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.423ns  (logic 0.254ns (60.018%)  route 0.169ns (39.982%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     6.445    clock/clk
    SLICE_X35Y45         FDCE                                         r  clock/count_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  clock/count_reg[7]/Q
                         net (fo=2, routed)           0.169     6.760    clock/count_reg[7]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.805 r  clock/count[4]_i_2/O
                         net (fo=1, routed)           0.000     6.805    clock/count[4]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.868 r  clock/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.868    clock/count_reg[4]_i_1_n_4
    SLICE_X35Y45         FDCE                                         r  clock/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     6.958    clock/clk
    SLICE_X35Y45         FDCE                                         r  clock/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.112     6.557    clock/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.557    
                         arrival time                           6.868    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clock/count_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.254ns (59.872%)  route 0.170ns (40.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     6.446    clock/clk
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.146     6.592 r  clock/count_reg[19]/Q
                         net (fo=2, routed)           0.170     6.762    clock/count_reg[19]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.045     6.807 r  clock/count[16]_i_2/O
                         net (fo=1, routed)           0.000     6.807    clock/count[16]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.870 r  clock/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.870    clock/count_reg[16]_i_1_n_4
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     6.959    clock/clk
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.112     6.558    clock/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.558    
                         arrival time                           6.870    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.254ns (59.872%)  route 0.170ns (40.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     6.446    clock/clk
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.146     6.592 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           0.170     6.762    clock/count_reg[23]
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.045     6.807 r  clock/count[20]_i_2/O
                         net (fo=1, routed)           0.000     6.807    clock/count[20]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.870 r  clock/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.870    clock/count_reg[20]_i_1_n_4
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     6.959    clock/clk
    SLICE_X35Y49         FDCE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.446    
    SLICE_X35Y49         FDCE (Hold_fdce_C_D)         0.112     6.558    clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.558    
                         arrival time                           6.870    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clock/count_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.254ns (59.863%)  route 0.170ns (40.137%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     6.445    clock/clk
    SLICE_X35Y46         FDCE                                         r  clock/count_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  clock/count_reg[11]/Q
                         net (fo=2, routed)           0.170     6.761    clock/count_reg[11]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.806 r  clock/count[8]_i_2/O
                         net (fo=1, routed)           0.000     6.806    clock/count[8]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.869 r  clock/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.869    clock/count_reg[8]_i_1_n_4
    SLICE_X35Y46         FDCE                                         r  clock/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     6.958    clock/clk
    SLICE_X35Y46         FDCE                                         r  clock/count_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.112     6.557    clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.557    
                         arrival time                           6.869    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clock/count_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.428ns  (logic 0.261ns (60.952%)  route 0.167ns (39.048%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     6.446    clock/clk
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.146     6.592 r  clock/count_reg[16]/Q
                         net (fo=2, routed)           0.167     6.759    clock/count_reg[16]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.045     6.804 r  clock/count[16]_i_5/O
                         net (fo=1, routed)           0.000     6.804    clock/count[16]_i_5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.874 r  clock/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.874    clock/count_reg[16]_i_1_n_7
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     6.959    clock/clk
    SLICE_X35Y48         FDCE                                         r  clock/count_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.112     6.558    clock/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.558    
                         arrival time                           6.874    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   clock/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clock/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clock/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clock/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clock/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clock/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clock/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   clock/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   clock/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clock/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clock/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clock/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clock/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clock/count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clock/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clock/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clock/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clock/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   clock/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clock/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clock/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clock/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clock/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   clock/count_reg[13]/C



