# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TRABAJO_SED_FINAL.srcs/sources_1/new/SYNCHRONIZER.vhd" \
"../../../../TRABAJO_SED_FINAL.srcs/sim_1/new/SYNCHRONIZER_tb.vhd" \

# Do not sort compile order
nosort
