/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~((celloutsig_0_13z | celloutsig_0_33z) & celloutsig_0_32z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_1z[3]) & celloutsig_0_3z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_0z[5]) & celloutsig_0_2z[0]);
  assign celloutsig_0_13z = ~((celloutsig_0_11z | _00_) & celloutsig_0_1z[1]);
  assign celloutsig_1_2z = { in_data[139:138], celloutsig_1_0z } + in_data[178:176];
  assign celloutsig_0_7z = { in_data[48:34], celloutsig_0_6z } + { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z[3:1], celloutsig_0_13z, celloutsig_0_1z } + { celloutsig_0_2z[0], celloutsig_0_3z, _02_, _03_[8:7], _01_, _00_, celloutsig_0_3z, celloutsig_0_15z[2:0], celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[34:30] + celloutsig_0_1z[5:1];
  reg [2:0] _12_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 3'h0;
    else _12_ <= { in_data[83:82], celloutsig_0_3z };
  assign celloutsig_0_15z[2:0] = _12_;
  reg [4:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 5'h00;
    else _13_ <= celloutsig_0_0z[11:7];
  assign { _02_, _03_[8:7], _01_, _00_ } = _13_;
  assign { celloutsig_1_4z[13:12], celloutsig_1_4z[10] } = celloutsig_1_1z[10] ? { celloutsig_1_2z[1], celloutsig_1_0z, 1'h1 } : { in_data[142:141], 1'h0 };
  assign celloutsig_0_9z = _03_[8] ? { celloutsig_0_1z[5:4], celloutsig_0_2z } : { celloutsig_0_0z[9:4], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[4] ? celloutsig_0_0z[7:0] : in_data[85:78];
  assign celloutsig_0_0z = in_data[42:29] | in_data[50:37];
  assign celloutsig_1_1z = in_data[142:131] | { in_data[137:127], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_1z[11], celloutsig_1_4z[10], celloutsig_1_1z[9:3] } | { celloutsig_1_1z[11], celloutsig_1_4z[10], celloutsig_1_1z[9:4], celloutsig_1_3z };
  assign celloutsig_0_34z = | celloutsig_0_14z[7:3];
  assign celloutsig_1_18z = | celloutsig_1_1z[8:3];
  assign celloutsig_0_32z = ~^ celloutsig_0_9z[5:0];
  assign celloutsig_0_3z = ~^ celloutsig_0_1z[6:1];
  assign celloutsig_0_33z = ~^ in_data[18:1];
  assign celloutsig_1_0z = ~^ in_data[188:182];
  assign celloutsig_1_3z = ~^ { in_data[187:176], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = ~^ celloutsig_1_10z[8:5];
  assign celloutsig_0_10z = ~^ { in_data[54:51], celloutsig_0_7z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_1z[4:0], _02_, _03_[8:7], _01_, _00_ };
  assign { _03_[11:9], _03_[6:0] } = { celloutsig_0_2z[0], celloutsig_0_3z, _02_, _01_, _00_, celloutsig_0_3z, celloutsig_0_15z[2:0], celloutsig_0_10z };
  assign { celloutsig_1_4z[11], celloutsig_1_4z[9:0] } = { celloutsig_1_1z[11], celloutsig_1_1z[9:0] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
