Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 13:03:21 2024
| Host         : LAPTOP-VB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     197         
LUTAR-1    Warning           LUT drives async reset alert    32          
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (312)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (358)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (312)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: keyboard/CLK50MHZ_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: keyboard/uut/dataprev_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/uut/db_clk/O_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: singlepulserENT/enable_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: singlepulserUSB/enable_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (358)
--------------------------------------------------
 There are 358 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.137        0.000                      0                  638        0.119        0.000                      0                  638        4.500        0.000                       0                   355  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.137        0.000                      0                  638        0.119        0.000                      0                  638        4.500        0.000                       0                   355  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 2.640ns (30.203%)  route 6.101ns (69.797%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.677     6.692    tsg/a_rom/DOBDO[4]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.422 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.664     8.086    tsg/dp_ram/O[3]
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.328     8.414 r  tsg/dp_ram/rgb_reg[11]_i_45/O
                         net (fo=30, routed)          1.479     9.893    tsg/sel[11]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.328    10.221 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_37/O
                         net (fo=1, routed)           0.694    10.915    tsg/p_0_out_inferred__0/rgb_reg[11]_i_37_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.039 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_12/O
                         net (fo=1, routed)           0.802    11.841    tsg/dp_ram/rgb_reg_reg[7][4]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.965 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.413    12.378    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I4_O)        0.124    12.502 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.372    13.874    rgb_next[7]
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)       -0.061    15.011    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 2.640ns (30.373%)  route 6.052ns (69.627%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.677     6.692    tsg/a_rom/DOBDO[4]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.422 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.664     8.086    tsg/dp_ram/O[3]
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.328     8.414 r  tsg/dp_ram/rgb_reg[11]_i_45/O
                         net (fo=30, routed)          1.479     9.893    tsg/sel[11]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.328    10.221 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_37/O
                         net (fo=1, routed)           0.694    10.915    tsg/p_0_out_inferred__0/rgb_reg[11]_i_37_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.039 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_12/O
                         net (fo=1, routed)           0.802    11.841    tsg/dp_ram/rgb_reg_reg[7][4]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.965 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.493    12.458    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I4_O)        0.124    12.582 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.242    13.825    rgb_next[11]
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.067    15.005    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -13.825    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 2.640ns (30.425%)  route 6.037ns (69.575%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.677     6.692    tsg/a_rom/DOBDO[4]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.422 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.664     8.086    tsg/dp_ram/O[3]
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.328     8.414 r  tsg/dp_ram/rgb_reg[11]_i_45/O
                         net (fo=30, routed)          1.479     9.893    tsg/sel[11]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.328    10.221 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_37/O
                         net (fo=1, routed)           0.694    10.915    tsg/p_0_out_inferred__0/rgb_reg[11]_i_37_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.039 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_12/O
                         net (fo=1, routed)           0.802    11.841    tsg/dp_ram/rgb_reg_reg[7][4]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.965 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.493    12.458    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I4_O)        0.124    12.582 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.227    13.810    rgb_next[11]
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.081    14.991    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 2.640ns (30.425%)  route 6.037ns (69.575%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.677     6.692    tsg/a_rom/DOBDO[4]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.422 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.664     8.086    tsg/dp_ram/O[3]
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.328     8.414 r  tsg/dp_ram/rgb_reg[11]_i_45/O
                         net (fo=30, routed)          1.479     9.893    tsg/sel[11]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.328    10.221 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_37/O
                         net (fo=1, routed)           0.694    10.915    tsg/p_0_out_inferred__0/rgb_reg[11]_i_37_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.039 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_12/O
                         net (fo=1, routed)           0.802    11.841    tsg/dp_ram/rgb_reg_reg[7][4]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.965 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.493    12.458    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I4_O)        0.124    12.582 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.227    13.810    rgb_next[11]
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.061    15.011    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 2.640ns (30.630%)  route 5.979ns (69.370%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.677     6.692    tsg/a_rom/DOBDO[4]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.422 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.664     8.086    tsg/dp_ram/O[3]
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.328     8.414 r  tsg/dp_ram/rgb_reg[11]_i_45/O
                         net (fo=30, routed)          1.479     9.893    tsg/sel[11]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.328    10.221 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_37/O
                         net (fo=1, routed)           0.694    10.915    tsg/p_0_out_inferred__0/rgb_reg[11]_i_37_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.039 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_12/O
                         net (fo=1, routed)           0.802    11.841    tsg/dp_ram/rgb_reg_reg[7][4]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.965 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.413    12.378    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I4_O)        0.124    12.502 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.250    13.752    rgb_next[7]
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)       -0.081    14.991    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 2.640ns (30.609%)  route 5.985ns (69.391%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.677     6.692    tsg/a_rom/DOBDO[4]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.422 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.664     8.086    tsg/dp_ram/O[3]
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.328     8.414 r  tsg/dp_ram/rgb_reg[11]_i_45/O
                         net (fo=30, routed)          1.479     9.893    tsg/sel[11]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.328    10.221 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_37/O
                         net (fo=1, routed)           0.694    10.915    tsg/p_0_out_inferred__0/rgb_reg[11]_i_37_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.039 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_12/O
                         net (fo=1, routed)           0.802    11.841    tsg/dp_ram/rgb_reg_reg[7][4]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.965 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.413    12.378    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I4_O)        0.124    12.502 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.256    13.758    rgb_next[7]
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)       -0.067    15.005    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -13.758    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 2.640ns (30.798%)  route 5.932ns (69.202%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.677     6.692    tsg/a_rom/DOBDO[4]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.422 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.664     8.086    tsg/dp_ram/O[3]
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.328     8.414 r  tsg/dp_ram/rgb_reg[11]_i_45/O
                         net (fo=30, routed)          1.479     9.893    tsg/sel[11]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.328    10.221 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_37/O
                         net (fo=1, routed)           0.694    10.915    tsg/p_0_out_inferred__0/rgb_reg[11]_i_37_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.039 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_12/O
                         net (fo=1, routed)           0.802    11.841    tsg/dp_ram/rgb_reg_reg[7][4]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.965 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.413    12.378    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I4_O)        0.124    12.502 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.203    13.705    rgb_next[7]
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)       -0.058    15.014    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 2.640ns (30.960%)  route 5.887ns (69.040%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.677     6.692    tsg/a_rom/DOBDO[4]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.422 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.664     8.086    tsg/dp_ram/O[3]
    SLICE_X8Y8           LUT4 (Prop_lut4_I3_O)        0.328     8.414 r  tsg/dp_ram/rgb_reg[11]_i_45/O
                         net (fo=30, routed)          1.479     9.893    tsg/sel[11]
    SLICE_X5Y11          LUT6 (Prop_lut6_I2_O)        0.328    10.221 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_37/O
                         net (fo=1, routed)           0.694    10.915    tsg/p_0_out_inferred__0/rgb_reg[11]_i_37_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    11.039 r  tsg/p_0_out_inferred__0/rgb_reg[11]_i_12/O
                         net (fo=1, routed)           0.802    11.841    tsg/dp_ram/rgb_reg_reg[7][4]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.965 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.493    12.458    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I4_O)        0.124    12.582 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.077    13.660    rgb_next[11]
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.058    15.014    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.506ns (45.325%)  route 3.023ns (54.675%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.560     5.081    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.142    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.259    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.376    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.699 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.594     8.293    baudrate_gen/p_0_in[30]
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.306     8.599 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.774     9.373    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.497 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.113    10.610    baudrate_gen/clear
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.444    14.785    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.506ns (45.325%)  route 3.023ns (54.675%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.560     5.081    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.142    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.259    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.376    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.699 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.594     8.293    baudrate_gen/p_0_in[30]
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.306     8.599 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.774     9.373    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.497 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.113    10.610    baudrate_gen/clear
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.444    14.785    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  3.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_y1_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.673    tsg/pix_y1_reg[8]
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.078     1.554    tsg/pix_y2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_y1_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.673    tsg/pix_y1_reg[6]
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.076     1.552    tsg/pix_y2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_y1_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     1.673    tsg/pix_y1_reg[4]
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.075     1.551    tsg/pix_y2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_y1_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     1.673    tsg/pix_y1_reg[5]
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.071     1.547    tsg/pix_y2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.254%)  route 0.224ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.224     1.837    tsg/dp_ram/ADDRBWRADDR[6]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.171%)  route 0.244ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.244     1.857    tsg/dp_ram/ADDRBWRADDR[1]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  tsg/pix_x1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/pix_x1_reg_reg[9]/Q
                         net (fo=1, routed)           0.110     1.700    tsg/pix_x1_reg[9]
    SLICE_X9Y3           FDCE                                         r  tsg/pix_x2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  tsg/pix_x2_reg_reg[9]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y3           FDCE (Hold_fdce_C_D)         0.072     1.521    tsg/pix_x2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  tsg/pix_x1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_x1_reg_reg[2]/Q
                         net (fo=1, routed)           0.110     1.727    tsg/pix_x1_reg[2]
    SLICE_X5Y5           FDCE                                         r  tsg/pix_x2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  tsg/pix_x2_reg_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.072     1.548    tsg/pix_x2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.950%)  route 0.280ns (63.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X10Y4          FDCE                                         r  tsg/cur_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  tsg/cur_x_reg_reg[5]/Q
                         net (fo=37, routed)          0.280     1.893    tsg/dp_ram/addr_w[5]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.877     2.005    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.710    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y1_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.164ns (65.713%)  route 0.086ns (34.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.086     1.726    tsg/w_y[6]
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y1_reg_reg[6]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.047     1.536    tsg/pix_y1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y29    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y29    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y29    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y29    rgb_reg_reg[7]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           341 Endpoints
Min Delay           341 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.435ns  (logic 4.768ns (41.696%)  route 6.667ns (58.304%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tdm/ps_reg[1]/Q
                         net (fo=17, routed)          1.485     1.963    tdm/ps[1]
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.264 r  tdm/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.954     3.217    tdm/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.454     4.796    tdm/sel0[1]
    SLICE_X40Y14         LUT4 (Prop_lut4_I3_O)        0.152     4.948 r  tdm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.774     7.722    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.435 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.435    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.202ns  (logic 4.763ns (42.523%)  route 6.439ns (57.477%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tdm/ps_reg[1]/Q
                         net (fo=17, routed)          1.485     1.963    tdm/ps[1]
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.264 r  tdm/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.954     3.217    tdm/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.282     4.623    tdm/sel0[1]
    SLICE_X40Y14         LUT4 (Prop_lut4_I3_O)        0.153     4.776 r  tdm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.718     7.495    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    11.202 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.202    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.201ns  (logic 4.556ns (40.676%)  route 6.645ns (59.324%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tdm/ps_reg[1]/Q
                         net (fo=17, routed)          1.485     1.963    tdm/ps[1]
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.264 r  tdm/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.954     3.217    tdm/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.454     4.796    tdm/sel0[1]
    SLICE_X40Y14         LUT4 (Prop_lut4_I2_O)        0.124     4.920 r  tdm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.752     7.672    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.201 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.201    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.196ns  (logic 4.562ns (40.748%)  route 6.634ns (59.252%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tdm/ps_reg[1]/Q
                         net (fo=17, routed)          1.485     1.963    tdm/ps[1]
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.264 r  tdm/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.954     3.217    tdm/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.447     4.789    tdm/sel0[1]
    SLICE_X40Y14         LUT4 (Prop_lut4_I2_O)        0.124     4.913 r  tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.748     7.661    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.196 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.196    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.192ns  (logic 4.799ns (42.877%)  route 6.393ns (57.123%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tdm/ps_reg[1]/Q
                         net (fo=17, routed)          1.485     1.963    tdm/ps[1]
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.264 r  tdm/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.954     3.217    tdm/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.447     4.789    tdm/sel0[1]
    SLICE_X40Y14         LUT4 (Prop_lut4_I3_O)        0.152     4.941 r  tdm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.507     7.448    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.192 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.192    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.124ns  (logic 4.558ns (40.980%)  route 6.565ns (59.020%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tdm/ps_reg[1]/Q
                         net (fo=17, routed)          1.485     1.963    tdm/ps[1]
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.264 r  tdm/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.954     3.217    tdm/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.438     4.780    tdm/sel0[1]
    SLICE_X40Y14         LUT4 (Prop_lut4_I3_O)        0.124     4.904 r  tdm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.689     7.592    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.124 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.124    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.615ns  (logic 4.547ns (42.834%)  route 6.068ns (57.166%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  tdm/ps_reg[1]/Q
                         net (fo=17, routed)          1.485     1.963    tdm/ps[1]
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.264 f  tdm/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.954     3.217    tdm/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.341 f  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.282     4.623    tdm/sel0[1]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  tdm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.348     7.095    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.615 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.615    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 3.972ns (42.792%)  route 5.310ns (57.208%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/transmitter/bit_out_reg/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartPuttyToAnotherBoard/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.310     5.766    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.282 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.282    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.126ns  (logic 4.289ns (47.002%)  route 4.836ns (52.998%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  tdm/ps_reg[1]/Q
                         net (fo=17, routed)          1.455     1.933    tdm/ps[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.301     2.234 r  tdm/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.381     5.615    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     9.126 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.126    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.098ns  (logic 4.510ns (49.570%)  route 4.588ns (50.430%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tdm/ps_reg[1]/Q
                         net (fo=17, routed)          0.947     1.425    tdm/ps[1]
    SLICE_X13Y14         LUT2 (Prop_lut2_I0_O)        0.327     1.752 r  tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.641     5.393    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     9.098 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.098    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/uut/dataprev_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/uut/keycode_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  keyboard/uut/dataprev_reg[5]/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/uut/dataprev_reg[5]/Q
                         net (fo=15, routed)          0.068     0.209    keyboard/uut/p_1_in[13]
    SLICE_X13Y20         FDRE                                         r  keyboard/uut/keycode_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/receiver/data_out_reg[6]/C
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartPuttyToAnotherBoard/receiver/data_out_reg[6]/Q
                         net (fo=3, routed)           0.122     0.263    data_waste[6]
    SLICE_X14Y23         FDPE                                         r  display_out_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartAnotherBoardToMyPutty/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/receiver/data_out_reg[3]/C
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartAnotherBoardToMyPutty/receiver/data_out_reg[3]/Q
                         net (fo=4, routed)           0.122     0.263    uartAnotherBoardToMyPutty/transmitter/Q[3]
    SLICE_X9Y15          FDRE                                         r  uartAnotherBoardToMyPutty/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/receiver/data_out_reg[1]/C
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartPuttyToAnotherBoard/receiver/data_out_reg[1]/Q
                         net (fo=3, routed)           0.126     0.267    data_waste[1]
    SLICE_X15Y10         FDPE                                         r  display_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartAnotherBoardToMyPutty/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.831%)  route 0.136ns (49.169%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/receiver/received_reg/C
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartAnotherBoardToMyPutty/receiver/received_reg/Q
                         net (fo=5, routed)           0.136     0.277    uartAnotherBoardToMyPutty/en1
    SLICE_X11Y9          FDRE                                         r  uartAnotherBoardToMyPutty/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sentData_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            uartPuttyToAnotherBoard/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE                         0.000     0.000 r  sentData_reg[4]_C/C
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sentData_reg[4]_C/Q
                         net (fo=1, routed)           0.096     0.237    uartPuttyToAnotherBoard/temp_reg[4]_1
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.282 r  uartPuttyToAnotherBoard/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.282    uartPuttyToAnotherBoard/transmitter/D[4]
    SLICE_X15Y19         FDRE                                         r  uartPuttyToAnotherBoard/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/uut/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/uut/dataprev_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.167ns (58.090%)  route 0.120ns (41.910%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE                         0.000     0.000 r  keyboard/uut/datacur_reg[7]/C
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  keyboard/uut/datacur_reg[7]/Q
                         net (fo=2, routed)           0.120     0.287    keyboard/uut/p_1_in[7]
    SLICE_X13Y20         FDRE                                         r  keyboard/uut/dataprev_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/uut/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/uut/dataprev_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.167ns (57.964%)  route 0.121ns (42.036%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE                         0.000     0.000 r  keyboard/uut/datacur_reg[3]/C
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  keyboard/uut/datacur_reg[3]/Q
                         net (fo=2, routed)           0.121     0.288    keyboard/uut/p_1_in[3]
    SLICE_X12Y19         FDRE                                         r  keyboard/uut/dataprev_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sentData_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            uartPuttyToAnotherBoard/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE                         0.000     0.000 r  sentData_reg[1]_C/C
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sentData_reg[1]_C/Q
                         net (fo=1, routed)           0.082     0.246    uartPuttyToAnotherBoard/temp_reg[1]_1
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  uartPuttyToAnotherBoard/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.291    uartPuttyToAnotherBoard/transmitter/D[1]
    SLICE_X13Y13         FDRE                                         r  uartPuttyToAnotherBoard/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartAnotherBoardToMyPutty/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/receiver/last_bit_reg/C
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartAnotherBoardToMyPutty/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uartAnotherBoardToMyPutty/receiver/last_bit
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uartAnotherBoardToMyPutty/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    uartAnotherBoardToMyPutty/receiver/receiving_i_1__0_n_0
    SLICE_X11Y11         FDRE                                         r  uartAnotherBoardToMyPutty/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.635ns  (logic 4.015ns (60.505%)  route 2.621ns (39.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.621     8.229    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.725 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.725    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 3.959ns (62.961%)  route 2.329ns (37.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.329     7.943    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.447 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.283ns  (logic 3.986ns (63.448%)  route 2.297ns (36.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.297     7.896    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.426 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.426    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 3.975ns (65.439%)  route 2.100ns (34.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.100     7.699    rgb_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.218 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.218    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 3.980ns (65.610%)  route 2.086ns (34.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.086     7.685    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.209 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.209    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.985ns (65.871%)  route 2.065ns (34.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.065     7.664    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.193 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.193    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 3.961ns (65.664%)  route 2.071ns (34.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.071     7.671    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.176 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.176    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 3.980ns (67.863%)  route 1.885ns (32.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.885     7.484    rgb_reg_reg[11]_lopt_replica_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.008 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.008    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 3.977ns (67.825%)  route 1.887ns (32.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.887     7.486    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.007 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.007    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.786ns  (logic 3.958ns (68.415%)  route 1.828ns (31.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.828     7.427    rgb_reg_reg[11]_lopt_replica_2_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.929 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.929    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     1.716    vga/v_count_reg_reg[8]_0[1]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    vga/v_count_next[1]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     1.716    vga/v_count_reg_reg[8]_0[1]
    SLICE_X6Y4           LUT5 (Prop_lut5_I3_O)        0.048     1.764 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.764    vga/v_count_next[3]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.209ns (57.680%)  route 0.153ns (42.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.153     1.766    vga/w_x[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.811    vga/h_count_next[9]
    SLICE_X8Y4           FDRE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.154%)  route 0.151ns (44.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[9]/Q
                         net (fo=2, routed)           0.151     1.768    vga/w_y[9]
    SLICE_X6Y5           LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.813    vga/v_count_next[9]_i_2_n_0
    SLICE_X6Y5           FDRE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.602%)  route 0.155ns (45.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.155     1.772    vga/v_count_reg_reg[8]_0[5]
    SLICE_X6Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga/v_count_next[8]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.005%)  route 0.139ns (39.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.139     1.778    vga/w_x[2]
    SLICE_X5Y7           LUT3 (Prop_lut3_I2_O)        0.045     1.823 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga/h_count_next[2]
    SLICE_X5Y7           FDRE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.209ns (55.632%)  route 0.167ns (44.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.167     1.780    vga/w_x[7]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.825    vga/h_count_next[8]
    SLICE_X9Y5           FDRE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.188ns (53.495%)  route 0.163ns (46.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.163     1.781    vga/v_count_reg_reg[8]_0[7]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.047     1.828 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga/v_count_next[7]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.209ns (55.191%)  route 0.170ns (44.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.170     1.783    vga/w_x[7]
    SLICE_X9Y5           LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga/h_count_next[5]
    SLICE_X9Y5           FDRE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.215ns (60.682%)  route 0.139ns (39.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.139     1.778    vga/w_x[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.051     1.829 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga/h_count_next[3]
    SLICE_X5Y7           FDRE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           335 Endpoints
Min Delay           335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.147ns  (logic 1.704ns (16.794%)  route 8.443ns (83.206%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.113     7.569    tsg/reset_IBUF
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.959     8.652    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.776 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.372    10.147    rgb_next[7]
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.032ns  (logic 1.704ns (16.988%)  route 8.327ns (83.012%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.113     7.569    tsg/reset_IBUF
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.959     8.652    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.776 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.256    10.032    rgb_next[7]
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.026ns  (logic 1.704ns (16.998%)  route 8.322ns (83.002%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.113     7.569    tsg/reset_IBUF
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.959     8.652    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.776 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.250    10.026    rgb_next[7]
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.018ns  (logic 1.704ns (17.011%)  route 8.314ns (82.989%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.113     7.569    tsg/reset_IBUF
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.959     8.652    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.776 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.242    10.018    rgb_next[11]
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.003ns  (logic 1.704ns (17.036%)  route 8.299ns (82.964%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.113     7.569    tsg/reset_IBUF
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.959     8.652    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.776 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.227    10.003    rgb_next[11]
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.003ns  (logic 1.704ns (17.036%)  route 8.299ns (82.964%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.113     7.569    tsg/reset_IBUF
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.959     8.652    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.776 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.227    10.003    rgb_next[11]
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.979ns  (logic 1.704ns (17.078%)  route 8.275ns (82.922%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.113     7.569    tsg/reset_IBUF
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.959     8.652    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.776 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.203     9.979    rgb_next[7]
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.853ns  (logic 1.704ns (17.296%)  route 8.149ns (82.704%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.113     7.569    tsg/reset_IBUF
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.959     8.652    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.776 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.077     9.853    rgb_next[11]
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/max_row_reg[12][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.653ns  (logic 1.580ns (18.262%)  route 7.073ns (81.738%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.400     7.856    tsg/reset_IBUF
    SLICE_X12Y6          LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  tsg/max_row[12][6]_i_1/O
                         net (fo=7, routed)           0.673     8.653    tsg/max_row[12][6]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  tsg/max_row_reg[12][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.449     4.790    tsg/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  tsg/max_row_reg[12][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/max_row_reg[12][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.653ns  (logic 1.580ns (18.262%)  route 7.073ns (81.738%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.400     7.856    tsg/reset_IBUF
    SLICE_X12Y6          LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  tsg/max_row[12][6]_i_1/O
                         net (fo=7, routed)           0.673     8.653    tsg/max_row[12][6]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  tsg/max_row_reg[12][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.449     4.790    tsg/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  tsg/max_row_reg[12][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.059     0.187    vga/h_count_next_reg_n_0_[7]
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.054     0.195    vga/h_count_next_reg_n_0_[6]
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    vga/h_count_next_reg_n_0_[8]
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.115     0.263    vga/v_count_next_reg_n_0_[2]
    SLICE_X6Y6           FDRE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.116     0.264    vga/v_count_next_reg_n_0_[4]
    SLICE_X6Y6           FDRE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.110     0.274    vga/v_count_next_reg_n_0_[6]
    SLICE_X6Y3           FDRE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.403%)  route 0.160ns (55.597%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.160     0.288    vga/h_count_next_reg_n_0_[3]
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.682%)  route 0.165ns (56.318%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.165     0.293    vga/h_count_next_reg_n_0_[1]
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.493%)  route 0.162ns (53.507%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.162     0.303    vga/h_count_next_reg_n_0_[0]
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.081%)  route 0.170ns (50.919%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.170     0.334    vga/h_count_next_reg_n_0_[9]
    SLICE_X8Y6           FDRE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  vga/h_count_reg_reg[9]/C





