{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349710313550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349710313550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 17:31:53 2012 " "Processing started: Mon Oct 08 17:31:53 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349710313550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349710313550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pwm_gen -c pwm_gen " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pwm_gen -c pwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349710313550 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1349710313644 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_gen EPM2210F324C3 " "Selected device EPM2210F324C3 for design \"pwm_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1349710313647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349710313702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349710313702 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1349710313769 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1349710313778 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1349710313915 ""}
{ "Info" "ISTA_SDC_FOUND" "pwm_gen.sdc " "Reading SDC File: 'pwm_gen.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1349710314008 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1349710314014 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349710314014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349710314014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000          clk " " 125.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349710314014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000     data_clk " "1000.000     data_clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349710314014 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349710314014 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1349710314017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1349710314017 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1349710314036 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN K13 " "Automatically promoted signal \"clk\" to use Global clock in PIN K13" {  } { { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 12 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349710314042 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "data_clk Global clock in PIN J13 " "Automatically promoted some destinations of signal \"data_clk\" to use Global clock in PIN J13" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "interface:data_interface\|reset_int " "Destination \"interface:data_interface\|reset_int\" may be non-global or may not use global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 119 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "interface:data_interface\|data_rdy_buff\[0\] " "Destination \"interface:data_interface\|data_rdy_buff\[0\]\" may be non-global or may not use global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 144 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "interface:data_interface\|data_rdy_buff\[1\] " "Destination \"interface:data_interface\|data_rdy_buff\[1\]\" may be non-global or may not use global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 144 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""}  } { { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349710314042 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "compare_block:\\pwm_compare_blocks:3:pwm_x\|reset_internal Global clock " "Automatically promoted some destinations of signal \"compare_block:\\pwm_compare_blocks:3:pwm_x\|reset_internal\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:0:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:0:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:1:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:1:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:2:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:2:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:3:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:3:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:0:pwm_x\|pwm_pin3~0 " "Destination \"compare_block:\\pwm_compare_blocks:0:pwm_x\|pwm_pin3~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:1:pwm_x\|pwm_pin3~0 " "Destination \"compare_block:\\pwm_compare_blocks:1:pwm_x\|pwm_pin3~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:2:pwm_x\|pwm_pin3~0 " "Destination \"compare_block:\\pwm_compare_blocks:2:pwm_x\|pwm_pin3~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:3:pwm_x\|pwm_pin3~0 " "Destination \"compare_block:\\pwm_compare_blocks:3:pwm_x\|pwm_pin3~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349710314042 ""}  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 101 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349710314042 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "interface:data_interface\|reset_int Global clock " "Automatically promoted signal \"interface:data_interface\|reset_int\" to use Global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 119 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349710314043 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1349710314043 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1349710314044 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1349710314057 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1 1349710314057 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1349710314082 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1349710314083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1 1349710314083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1349710314083 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349710314099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1349710314246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349710314342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1349710314346 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1349710314531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349710314531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1349710314553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X21_Y14 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14" {  } { { "loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14"} 11 0 11 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1349710314794 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1349710314794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349710314862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1349710314864 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1349710314864 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1349710314864 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1349710314889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349710315978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 08 17:31:55 2012 " "Processing ended: Mon Oct 08 17:31:55 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349710315978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349710315978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349710315978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349710315978 ""}
