
*** Running vivado
    with args -log lab_7_new_top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_7_new_top_level.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Nov 28 11:19:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source lab_7_new_top_level.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab7.srcs/utils_1/imports/synth_1/r2r_adc_sar.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab7.srcs/utils_1/imports/synth_1/r2r_adc_sar.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34792
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.438 ; gain = 494.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab_7_new_top_level' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'switch_assignment' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/switch_assignment.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'switch_assignment' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/switch_assignment.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized0' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/synchronizer.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized0' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized1' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/synchronizer.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized1' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab7.runs/synth_1/.Xil/Vivado-40536-VikramAsus/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab7.runs/synth_1/.Xil/Vivado-40536-VikramAsus/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/r2r_adc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sweep' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sweep' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sar' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mydowncounter' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/mydowncounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010011100010000 
INFO: [Synth 8-6155] done synthesizing module 'mydowncounter' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/mydowncounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sar' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'muxS_W' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized0' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized0' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/r2r_adc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_adc' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/pwm_adc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_adc_sweep' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/pwm.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/pwm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'downcounter' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/downcounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010100000000000 
INFO: [Synth 8-6155] done synthesizing module 'downcounter' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/downcounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm_adc_sweep' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'compare_neg_pwm' does not match port width (1) of module 'pwm_adc_sweep' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/pwm_adc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_adc_sar' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/pwm_adc_sar.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'pwm_adc_sar' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/pwm_adc_sar.sv:8]
WARNING: [Synth 8-689] width (8) of port connection 'compare_neg_pwm' does not match port width (1) of module 'pwm_adc_sar' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/pwm_adc.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'pwm_adc' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/pwm_adc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized1' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized1' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized2' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized2' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adc_averager' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/adc_averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/averager.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adc_averager' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/adc_averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scaling_calibrator' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized3' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized3' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized4' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized4' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'scaling_calibrator' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scalar' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/scalar.sv:1]
	Parameter IN_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SCALAR_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SHIFT_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'scalar' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/scalar.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized5' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized5' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'buzzer_volume_control' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/buzzer_volume.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'buzzer_volume_control' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/buzzer_volume.sv:1]
INFO: [Synth 8-6157] synthesizing module 'music_player' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6157] synthesizing module 'song0_dur' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song0_dur.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'song0_dur' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song0_dur.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song1_dur' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song1_dur.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'song1_dur' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song1_dur.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song2_dur' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song2_dur.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'song2_dur' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song2_dur.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song3_dur' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song3_dur.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'song3_dur' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song3_dur.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song4_dur' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song4_dur.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'song4_dur' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song4_dur.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song5_dur' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song5_dur.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'song5_dur' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song5_dur.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song6_dur' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song6_dur.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'song6_dur' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song6_dur.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song7_dur' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song7_dur.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'song7_dur' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song7_dur.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized6' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized6' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song0_pitch' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song0_pitch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'song0_pitch' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song0_pitch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song1_pitch' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song1_pitch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'song1_pitch' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song1_pitch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song2_pitch' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song2_pitch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'song2_pitch' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song2_pitch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song3_pitch' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song3_pitch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'song3_pitch' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song3_pitch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song4_pitch' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song4_pitch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'song4_pitch' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song4_pitch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song5_pitch' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song5_pitch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'song5_pitch' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song5_pitch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song6_pitch' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song6_pitch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'song6_pitch' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song6_pitch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song7_pitch' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song7_pitch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'song7_pitch' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/songs/song7_pitch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized7' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized7' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'song_player_timer' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'song_player_timer' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:1]
WARNING: [Synth 8-7071] port 'song_select' of module 'song_player_timer' is unconnected for instance 'player' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player.sv:128]
WARNING: [Synth 8-7023] instance 'player' of module 'song_player_timer' has 6 connections declared, but only 5 given [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player.sv:128]
INFO: [Synth 8-6157] synthesizing module 'note_to_period' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/note_to_period.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-226] default block is never used [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/note_to_period.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'note_to_period' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/note_to_period.sv:1]
INFO: [Synth 8-6157] synthesizing module 'buzzer_pwm' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/buzzer_pwm.sv:1]
	Parameter CLOCK_FREQ bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'buzzer_pwm' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/buzzer_pwm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'music_player' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player.sv:1]
WARNING: [Synth 8-7071] port 'volume' of module 'music_player' is unconnected for instance 'MUSIC_PLAYER' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:260]
WARNING: [Synth 8-7023] instance 'MUSIC_PLAYER' of module 'music_player' has 7 connections declared, but only 6 given [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:260]
INFO: [Synth 8-6157] synthesizing module 'basys_display' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'basys_display' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lab_7_new_top_level' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/bin_to_bcd.sv:59]
WARNING: [Synth 8-3848] Net old_song_select in module/entity song_player_timer does not have driver. [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:14]
WARNING: [Synth 8-7129] Port ADC_select[1] in module basys_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADC_select[0] in module basys_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_method_select in module basys_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[15] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[14] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[13] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[12] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[11] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[10] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[9] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[8] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[7] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[6] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[5] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[4] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[3] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[2] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[1] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[0] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module scalar is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module scalar is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module scaling_calibrator is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module scaling_calibrator is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable in module pwm_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[12] in module switch_assignment is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[8] in module switch_assignment is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[7] in module switch_assignment is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[6] in module switch_assignment is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[5] in module switch_assignment is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[2] in module switch_assignment is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches[1] in module switch_assignment is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.699 ; gain = 630.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.699 ; gain = 630.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.699 ; gain = 630.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1323.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab7.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC_INST'
Finished Parsing XDC File [c:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab7.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC_INST'
Parsing XDC File [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc]
Finished Parsing XDC File [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab_7_new_top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab_7_new_top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1400.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1400.332 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1400.332 ; gain = 707.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1400.332 ; gain = 707.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1400.332 ; gain = 707.492
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'r2r_adc_sar'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'pwm_adc_sar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                            00001 |                              100
   STATE_SET_CURRENT_BIT |                            00010 |                              000
              STATE_WAIT |                            00100 |                              001
          STATE_TOO_HIGH |                            01000 |                              010
             STATE_SHIFT |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'r2r_adc_sar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                            00001 |                              100
   STATE_SET_CURRENT_BIT |                            00010 |                              000
              STATE_WAIT |                            00100 |                              001
          STATE_TOO_HIGH |                            01000 |                              010
             STATE_SHIFT |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'pwm_adc_sar'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1400.332 ; gain = 707.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   4 Input   24 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---XORs : 
	   2 Input     25 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 257   
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 4     
	  30 Input   27 Bit        Muxes := 1     
	   8 Input   27 Bit        Muxes := 1     
	  19 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	  20 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   2 Input    7 Bit        Muxes := 9     
	   8 Input    7 Bit        Muxes := 1     
	  19 Input    7 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP adc_ave_data_scalar/intermediate, operation Mode is: A2*B.
DSP Report: register adc_ave_data_scalar/intermediate is absorbed into DSP adc_ave_data_scalar/intermediate.
DSP Report: operator adc_ave_data_scalar/intermediate is absorbed into DSP adc_ave_data_scalar/intermediate.
WARNING: [Synth 8-7129] Port volume[15] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[14] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[13] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[12] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[11] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[10] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[9] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[8] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[7] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[6] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[5] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[4] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[3] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[2] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[1] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[0] in module music_player is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[12] in module lab_7_new_top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[8] in module lab_7_new_top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[7] in module lab_7_new_top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[6] in module lab_7_new_top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[5] in module lab_7_new_top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[2] in module lab_7_new_top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[1] in module lab_7_new_top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1482.641 ; gain = 789.801
---------------------------------------------------------------------------------
 Sort Area is  adc_ave_data_scalar/intermediate_0 : 0 0 : 1962 1962 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+----------------------------+---------------+----------------+
|Module Name    | RTL Object                 | Depth x Width | Implemented As | 
+---------------+----------------------------+---------------+----------------+
|song4_dur      | note_dur                   | 2048x26       | LUT            | 
|song4_pitch    | note_pitch                 | 2048x6        | LUT            | 
|song5_pitch    | note_pitch                 | 1024x6        | LUT            | 
|song6_pitch    | note_pitch                 | 1024x6        | LUT            | 
|note_to_period | period                     | 128x24        | LUT            | 
|song2_dur      | note_dur                   | 64x27         | LUT            | 
|song4_dur      | note_dur                   | 2048x26       | LUT            | 
|song5_dur      | note_dur                   | 1024x29       | LUT            | 
|song6_dur      | note_dur                   | 1024x28       | LUT            | 
|song0_pitch    | note_pitch                 | 32x7          | LUT            | 
|song2_pitch    | note_pitch                 | 64x7          | LUT            | 
|song3_pitch    | note_pitch                 | 32x7          | LUT            | 
|song4_pitch    | note_pitch                 | 2048x6        | LUT            | 
|song5_pitch    | note_pitch                 | 1024x6        | LUT            | 
|song6_pitch    | note_pitch                 | 1024x6        | LUT            | 
|music_player   | note_to_period_inst/period | 128x24        | LUT            | 
+---------------+----------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lab_7_new_top_level | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1586.316 ; gain = 893.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1645.977 ; gain = 953.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[10] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[10] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[9] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[9] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[8] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[8] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[7] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[7] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[6] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[6] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[5] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[5] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[4] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[4] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[3] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[3] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[2] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[2] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[1] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[1] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
INFO: [Synth 8-5966] Removing register instance (\MUSIC_PLAYER/player/note_index_reg[0] ) from module (lab_7_new_top_level) as it has self-loop and (\MUSIC_PLAYER/player/cur_note_index_reg[0] ) is actual driver [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/music_player_stuff/song_player_timer.sv:23]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1655.523 ; gain = 962.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 1836.652 ; gain = 1143.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 1836.652 ; gain = 1143.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 1836.652 ; gain = 1143.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 1836.652 ; gain = 1143.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 1836.652 ; gain = 1143.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 1836.652 ; gain = 1143.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lab_7_new_top_level | general_adc_averager/AVERAGER/REG_ARRAY_reg[256][15] | 256    | 16    | YES          | NO                 | YES               | 0      | 128     | 
+--------------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lab_7_new_top_level | A'*B        | 16     | 10     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    47|
|4     |DSP48E1  |     1|
|5     |LUT1     |    98|
|6     |LUT2     |   132|
|7     |LUT3     |   133|
|8     |LUT4     |   178|
|9     |LUT5     |   275|
|10    |LUT6     |  1267|
|11    |MUXF7    |   218|
|12    |MUXF8    |    47|
|13    |SRLC32E  |   128|
|14    |FDRE     |   665|
|15    |FDSE     |    39|
|16    |IBUF     |    15|
|17    |OBUF     |    38|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 1836.652 ; gain = 1143.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:13 . Memory (MB): peak = 1836.652 ; gain = 1067.180
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 1836.652 ; gain = 1143.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1845.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1849.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 60eb6c11
INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:30 . Memory (MB): peak = 1849.523 ; gain = 1345.527
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1849.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7/lab7.runs/synth_1/lab_7_new_top_level.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab_7_new_top_level_utilization_synth.rpt -pb lab_7_new_top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 28 11:21:16 2025...
