library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity headingBuffer is port (
	heading_in : in std_logic_vector(7 downto 0);
	dataReady : in std_logic;
	heading_out : out std_logic_vector(8 downto 0);
);
end UARTreceiver;

architecture behavior of headingBuffer is
begin
process(dataReady)
begin
	if rising_edge(dataReady) then
		heading_out <= shift_left(heading_in);
	end if;
end process;
end headingBuffer;