#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul 12 22:37:49 2018
# Process ID: 6620
# Current directory: /home/blackbus2/usr/naoya/compsys2018-6/vivado/project01/project01.runs/synth_1
# Command line: vivado -log test_mipse.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_mipse.tcl
# Log file: /home/blackbus2/usr/naoya/compsys2018-6/vivado/project01/project01.runs/synth_1/test_mipse.vds
# Journal file: /home/blackbus2/usr/naoya/compsys2018-6/vivado/project01/project01.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source test_mipse.tcl -notrace
Command: synth_design -top test_mipse -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6628 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1396.172 ; gain = 86.902 ; free physical = 12296 ; free virtual = 22990
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_mipse' [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/test_mipse.v:4]
	Parameter STEP bound to: 10 - type: integer 
WARNING: [Synth 8-639] system function call 'fopen' not supported [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/test_mipse.v:32]
WARNING: [Synth 8-85] always block has no event control specified [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/test_mipse.v:17]
INFO: [Synth 8-6157] synthesizing module 'mipse' [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/mipse.v:2]
INFO: [Synth 8-6157] synthesizing module 'rfile' [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/rfile.v:2]
INFO: [Synth 8-6085] Hierarchical reference on 'rf' stops possible memory inference [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/rfile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rfile' (1#1) [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/rfile.v:2]
WARNING: [Synth 8-324] index 15 out of range [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/mipse.v:120]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (2#1) [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/alu.v:3]
WARNING: [Synth 8-350] instance 'alu_1' of module 'alu' requires 5 connections, but only 4 given [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/mipse.v:179]
INFO: [Synth 8-6155] done synthesizing module 'mipse' (3#1) [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/mipse.v:2]
INFO: [Synth 8-6157] synthesizing module 'imem' [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/imem.v:2]
INFO: [Synth 8-3876] $readmem data file 'imem.dat' is read successfully [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/imem.v:12]
INFO: [Synth 8-6155] done synthesizing module 'imem' (4#1) [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/imem.v:2]
INFO: [Synth 8-6157] synthesizing module 'dmem' [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/dmem.v:2]
INFO: [Synth 8-6085] Hierarchical reference on 'mem' stops possible memory inference [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/dmem.v:9]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/dmem.v:18]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (5#1) [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/dmem.v:2]
WARNING: [Synth 8-6014] Unused sequential element stall_reg was removed.  [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/test_mipse.v:53]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/test_mipse.v:54]
INFO: [Synth 8-6155] done synthesizing module 'test_mipse' (6#1) [/home/blackbus2/usr/naoya/compsys2018-6/pipelined/test_mipse.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1564.328 ; gain = 255.059 ; free physical = 12193 ; free virtual = 22890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1564.328 ; gain = 255.059 ; free physical = 12216 ; free virtual = 22913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1572.324 ; gain = 263.055 ; free physical = 12215 ; free virtual = 22912
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "signimmE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 1761.074 ; gain = 451.805 ; free physical = 11951 ; free virtual = 22669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |muxpart__1059   |           1|     32736|
|2     |dmem__GB1       |           1|      7525|
|3     |dmem__GB2       |           1|     14000|
|4     |dmem__GB3       |           1|     17500|
|5     |dmem__GB4       |           1|     21875|
|6     |dmem__GB5       |           1|     27300|
|7     |dmem__GB6       |           1|     45500|
|8     |dmem__GB7       |           1|     45500|
|9     |test_mipse__GC0 |           1|     11537|
+------+----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1066  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2100  
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1024  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2048  
Module rfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 39    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mipse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     26 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mipse_1/multoutE, operation Mode is: A*B.
DSP Report: operator mipse_1/multoutE is absorbed into DSP mipse_1/multoutE.
INFO: [Synth 8-3886] merging instance 'mipse_1/signimmE_reg[26]' (FDE) to 'mipse_1/signimmE_reg[10]'
INFO: [Synth 8-3886] merging instance 'mipse_1/signimmE_reg[27]' (FDE) to 'mipse_1/signimmE_reg[10]'
INFO: [Synth 8-3886] merging instance 'mipse_1/signimmE_reg[28]' (FDRE) to 'mipse_1/signimmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'mipse_1/signimmE_reg[29]' (FDRE) to 'mipse_1/signimmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'mipse_1/signimmE_reg[30]' (FDRE) to 'mipse_1/signimmE_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mipse_1/signimmE_reg[31] )
INFO: [Synth 8-3886] merging instance 'mipse_1/signimmE_reg[10]' (FDE) to 'mipse_1/signimmE_reg[11]'
INFO: [Synth 8-3886] merging instance 'mipse_1/signimmE_reg[11]' (FDE) to 'mipse_1/signimmE_reg[12]'
INFO: [Synth 8-3886] merging instance 'mipse_1/signimmE_reg[12]' (FDE) to 'mipse_1/signimmE_reg[13]'
INFO: [Synth 8-3886] merging instance 'mipse_1/signimmE_reg[13]' (FDE) to 'mipse_1/signimmE_reg[14]'
INFO: [Synth 8-3886] merging instance 'mipse_1/signimmE_reg[14]' (FDE) to 'mipse_1/signimmE_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mipse_1/signimmE_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:08 ; elapsed = 00:06:32 . Memory (MB): peak = 1890.969 ; gain = 581.699 ; free physical = 9716 ; free virtual = 20488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mipse       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |muxpart__1059   |           1|     32736|
|2     |dmem__GB1       |           1|      3024|
|3     |dmem__GB2       |           1|     18325|
|4     |dmem__GB3       |           1|     22876|
|5     |dmem__GB4       |           1|      8519|
|6     |dmem__GB5       |           1|     35628|
|7     |dmem__GB6       |           1|     59188|
|8     |dmem__GB7       |           1|     59214|
|9     |test_mipse__GC0 |           1|      6112|
+------+----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:10 ; elapsed = 00:06:34 . Memory (MB): peak = 1890.969 ; gain = 581.699 ; free physical = 9714 ; free virtual = 20486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |muxpart__1059   |           1|     32736|
|2     |dmem__GB1       |           1|      3024|
|3     |dmem__GB2       |           1|     18325|
|4     |dmem__GB3       |           1|     22876|
|5     |dmem__GB4       |           1|      8519|
|6     |dmem__GB5       |           1|     35628|
|7     |dmem__GB6       |           1|     59188|
|8     |dmem__GB7       |           1|     59214|
|9     |test_mipse__GC0 |           1|      6112|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:27 ; elapsed = 00:06:52 . Memory (MB): peak = 1898.973 ; gain = 589.703 ; free physical = 9733 ; free virtual = 20509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |muxpart__1059   |           1|     15264|
|2     |dmem__GB1       |           1|      1479|
|3     |dmem__GB2       |           1|      5264|
|4     |dmem__GB3       |           1|      6565|
|5     |dmem__GB4       |           1|      4272|
|6     |dmem__GB5       |           1|     10221|
|7     |dmem__GB6       |           1|     16958|
|8     |dmem__GB7       |           1|     16976|
|9     |test_mipse__GC0 |           1|      2883|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:45 ; elapsed = 00:07:11 . Memory (MB): peak = 1951.367 ; gain = 642.098 ; free physical = 9695 ; free virtual = 20503
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:46 ; elapsed = 00:07:12 . Memory (MB): peak = 1951.367 ; gain = 642.098 ; free physical = 9695 ; free virtual = 20503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:52 ; elapsed = 00:07:18 . Memory (MB): peak = 1951.367 ; gain = 642.098 ; free physical = 9687 ; free virtual = 20495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:52 ; elapsed = 00:07:18 . Memory (MB): peak = 1951.367 ; gain = 642.098 ; free physical = 9687 ; free virtual = 20495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:02 ; elapsed = 00:07:28 . Memory (MB): peak = 1951.367 ; gain = 642.098 ; free physical = 9693 ; free virtual = 20501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:02 ; elapsed = 00:07:29 . Memory (MB): peak = 1951.367 ; gain = 642.098 ; free physical = 9693 ; free virtual = 20501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    38|
|3     |DSP48E1 |     1|
|4     |LUT1    |    16|
|5     |LUT2    |   156|
|6     |LUT3    |   103|
|7     |LUT4    |  1570|
|8     |LUT5    |   437|
|9     |LUT6    | 37039|
|10    |MUXF7   |  4608|
|11    |MUXF8   |  2304|
|12    |FDE_1   |  1024|
|13    |FDRE    | 33672|
+------+--------+------+

Report Instance Areas: 
+------+------------+-------+------+
|      |Instance    |Module |Cells |
+------+------------+-------+------+
|1     |top         |       | 80969|
|2     |  dmem_1    |dmem   | 48032|
|3     |  mipse_1   |mipse  | 32935|
|4     |    alu_1   |alu    |   344|
|5     |    rfile_1 |rfile  |  2076|
+------+------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:02 ; elapsed = 00:07:29 . Memory (MB): peak = 1951.367 ; gain = 642.098 ; free physical = 9693 ; free virtual = 20501
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:04 ; elapsed = 00:07:31 . Memory (MB): peak = 1955.273 ; gain = 646.004 ; free physical = 11869 ; free virtual = 22677
Synthesis Optimization Complete : Time (s): cpu = 00:06:04 ; elapsed = 00:07:31 . Memory (MB): peak = 1955.273 ; gain = 646.004 ; free physical = 11875 ; free virtual = 22677
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7975 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:31 ; elapsed = 00:07:59 . Memory (MB): peak = 1999.391 ; gain = 702.672 ; free physical = 11807 ; free virtual = 22619
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/blackbus2/usr/naoya/compsys2018-6/vivado/project01/project01.runs/synth_1/test_mipse.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2023.410 ; gain = 24.020 ; free physical = 11796 ; free virtual = 22616
INFO: [runtcl-4] Executing : report_utilization -file test_mipse_utilization_synth.rpt -pb test_mipse_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2023.410 ; gain = 0.000 ; free physical = 11795 ; free virtual = 22616
INFO: [Common 17-206] Exiting Vivado at Thu Jul 12 22:46:40 2018...
