// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DCT_MAT_Multiply_1_Loop_LoadRow_pr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st4_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;
output  [31:0] ap_return_32;
output  [31:0] ap_return_33;
output  [31:0] ap_return_34;
output  [31:0] ap_return_35;
output  [31:0] ap_return_36;
output  [31:0] ap_return_37;
output  [31:0] ap_return_38;
output  [31:0] ap_return_39;
output  [31:0] ap_return_40;
output  [31:0] ap_return_41;
output  [31:0] ap_return_42;
output  [31:0] ap_return_43;
output  [31:0] ap_return_44;
output  [31:0] ap_return_45;
output  [31:0] ap_return_46;
output  [31:0] ap_return_47;
output  [31:0] ap_return_48;
output  [31:0] ap_return_49;
output  [31:0] ap_return_50;
output  [31:0] ap_return_51;
output  [31:0] ap_return_52;
output  [31:0] ap_return_53;
output  [31:0] ap_return_54;
output  [31:0] ap_return_55;
output  [31:0] ap_return_56;
output  [31:0] ap_return_57;
output  [31:0] ap_return_58;
output  [31:0] ap_return_59;
output  [31:0] ap_return_60;
output  [31:0] ap_return_61;
output  [31:0] ap_return_62;
output  [31:0] ap_return_63;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
wire   [5:0] Tinv_address0;
reg    Tinv_ce0;
wire   [31:0] Tinv_q0;
reg   [6:0] indvar_flatten_reg_70;
reg   [3:0] i_0_i_i_reg_81;
reg   [3:0] j_0_i_i_reg_92;
reg   [31:0] B_cached_1_1_1_reg_103;
reg   [31:0] B_cached_1_2_1_reg_115;
reg   [31:0] B_cached_1_3_1_reg_127;
reg   [31:0] B_cached_1_0_1_reg_139;
reg   [31:0] B_cached_1_4_1_reg_151;
reg   [31:0] B_cached_1_5_1_reg_163;
reg   [31:0] B_cached_0_7_1_reg_175;
reg   [31:0] B_cached_1_6_1_reg_187;
reg   [31:0] B_cached_1_7_1_reg_199;
reg   [31:0] B_cached_0_6_1_reg_211;
reg   [31:0] B_cached_2_0_1_reg_223;
reg   [31:0] B_cached_2_1_1_reg_235;
reg   [31:0] B_cached_0_5_1_reg_247;
reg   [31:0] B_cached_2_2_1_reg_259;
reg   [31:0] B_cached_2_3_1_reg_271;
reg   [31:0] B_cached_0_4_1_reg_283;
reg   [31:0] B_cached_2_4_1_reg_295;
reg   [31:0] B_cached_2_5_1_reg_307;
reg   [31:0] B_cached_0_3_1_reg_319;
reg   [31:0] B_cached_2_6_1_reg_331;
reg   [31:0] B_cached_2_7_1_reg_343;
reg   [31:0] B_cached_0_2_1_reg_355;
reg   [31:0] B_cached_3_0_1_reg_367;
reg   [31:0] B_cached_3_1_1_reg_379;
reg   [31:0] B_cached_0_1_1_reg_391;
reg   [31:0] B_cached_3_2_1_reg_403;
reg   [31:0] B_cached_3_3_1_reg_415;
reg   [31:0] B_cached_0_0_1_reg_427;
reg   [31:0] B_cached_3_4_1_reg_439;
reg   [31:0] B_cached_3_5_1_reg_451;
reg   [31:0] B_cached_5_1_1_reg_463;
reg   [31:0] B_cached_5_2_1_reg_475;
reg   [31:0] B_cached_5_0_1_reg_487;
reg   [31:0] B_cached_5_3_1_reg_499;
reg   [31:0] B_cached_5_4_1_reg_511;
reg   [31:0] B_cached_4_7_1_reg_523;
reg   [31:0] B_cached_5_5_1_reg_535;
reg   [31:0] B_cached_5_6_1_reg_547;
reg   [31:0] B_cached_4_6_1_reg_559;
reg   [31:0] B_cached_5_7_1_reg_571;
reg   [31:0] B_cached_6_0_1_reg_583;
reg   [31:0] B_cached_4_5_1_reg_595;
reg   [31:0] B_cached_6_1_1_reg_607;
reg   [31:0] B_cached_6_2_1_reg_619;
reg   [31:0] B_cached_4_4_1_reg_631;
reg   [31:0] B_cached_6_3_1_reg_643;
reg   [31:0] B_cached_6_4_1_reg_655;
reg   [31:0] B_cached_4_3_1_reg_667;
reg   [31:0] B_cached_6_5_1_reg_679;
reg   [31:0] B_cached_6_6_1_reg_691;
reg   [31:0] B_cached_4_2_1_reg_703;
reg   [31:0] B_cached_6_7_1_reg_715;
reg   [31:0] B_cached_7_0_1_reg_727;
reg   [31:0] B_cached_4_1_1_reg_739;
reg   [31:0] B_cached_7_1_1_reg_751;
reg   [31:0] B_cached_7_2_1_reg_763;
reg   [31:0] B_cached_4_0_1_reg_775;
reg   [31:0] B_cached_7_3_1_reg_787;
reg   [31:0] B_cached_7_4_1_reg_799;
reg   [31:0] B_cached_3_7_1_reg_811;
reg   [31:0] B_cached_7_5_1_reg_823;
reg   [31:0] B_cached_7_6_1_reg_835;
reg   [31:0] B_cached_3_6_1_reg_847;
reg   [31:0] B_cached_7_7_1_reg_859;
wire   [0:0] exitcond_flatten_fu_13608_p2;
reg   [0:0] exitcond_flatten_reg_14073;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_370;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [6:0] indvar_flatten_next_fu_13614_p2;
wire   [3:0] i_0_i_i_mid2_fu_13640_p3;
reg   [3:0] i_0_i_i_mid2_reg_14082;
wire   [2:0] tmp_20_fu_13648_p1;
reg   [2:0] tmp_20_reg_14087;
wire   [2:0] tmp_21_fu_13679_p1;
reg   [2:0] tmp_21_reg_14096;
wire   [3:0] j_fu_13683_p2;
reg    ap_sig_bdd_396;
reg   [3:0] i_0_i_i_phi_fu_85_p4;
reg   [31:0] B_cached_1_1_2_phi_fu_875_p128;
reg   [31:0] B_cached_1_2_2_phi_fu_1074_p128;
reg   [31:0] B_cached_1_3_2_phi_fu_1273_p128;
reg   [31:0] B_cached_1_0_2_phi_fu_1472_p128;
reg   [31:0] B_cached_1_4_2_phi_fu_1671_p128;
reg   [31:0] B_cached_1_5_2_phi_fu_1870_p128;
reg   [31:0] B_cached_0_7_2_phi_fu_2069_p128;
reg   [31:0] B_cached_1_6_2_phi_fu_2268_p128;
reg   [31:0] B_cached_1_7_2_phi_fu_2467_p128;
reg   [31:0] B_cached_0_6_2_phi_fu_2666_p128;
reg   [31:0] B_cached_2_0_2_phi_fu_2865_p128;
reg   [31:0] B_cached_2_1_2_phi_fu_3064_p128;
reg   [31:0] B_cached_0_5_2_phi_fu_3263_p128;
reg   [31:0] B_cached_2_2_2_phi_fu_3462_p128;
reg   [31:0] B_cached_2_3_2_phi_fu_3661_p128;
reg   [31:0] B_cached_0_4_2_phi_fu_3860_p128;
reg   [31:0] B_cached_2_4_2_phi_fu_4059_p128;
reg   [31:0] B_cached_2_5_2_phi_fu_4258_p128;
reg   [31:0] B_cached_0_3_2_phi_fu_4457_p128;
reg   [31:0] B_cached_2_6_2_phi_fu_4656_p128;
reg   [31:0] B_cached_2_7_2_phi_fu_4855_p128;
reg   [31:0] B_cached_0_2_2_phi_fu_5054_p128;
reg   [31:0] B_cached_3_0_2_phi_fu_5253_p128;
reg   [31:0] B_cached_3_1_2_phi_fu_5452_p128;
reg   [31:0] B_cached_0_1_2_phi_fu_5651_p128;
reg   [31:0] B_cached_3_2_2_phi_fu_5850_p128;
reg   [31:0] B_cached_3_3_2_phi_fu_6049_p128;
reg   [31:0] B_cached_0_0_2_phi_fu_6248_p128;
reg   [31:0] B_cached_3_4_2_phi_fu_6447_p128;
reg   [31:0] B_cached_3_5_2_phi_fu_6646_p128;
reg   [31:0] B_cached_5_1_2_phi_fu_6845_p128;
reg   [31:0] B_cached_5_2_2_phi_fu_7044_p128;
reg   [31:0] B_cached_5_0_2_phi_fu_7243_p128;
reg   [31:0] B_cached_5_3_2_phi_fu_7442_p128;
reg   [31:0] B_cached_5_4_2_phi_fu_7641_p128;
reg   [31:0] B_cached_4_7_2_phi_fu_7840_p128;
reg   [31:0] B_cached_5_5_2_phi_fu_8039_p128;
reg   [31:0] B_cached_5_6_2_phi_fu_8238_p128;
reg   [31:0] B_cached_4_6_2_phi_fu_8437_p128;
reg   [31:0] B_cached_5_7_2_phi_fu_8636_p128;
reg   [31:0] B_cached_6_0_2_phi_fu_8835_p128;
reg   [31:0] B_cached_4_5_2_phi_fu_9034_p128;
reg   [31:0] B_cached_6_1_2_phi_fu_9233_p128;
reg   [31:0] B_cached_6_2_2_phi_fu_9432_p128;
reg   [31:0] B_cached_4_4_2_phi_fu_9631_p128;
reg   [31:0] B_cached_6_3_2_phi_fu_9830_p128;
reg   [31:0] B_cached_6_4_2_phi_fu_10029_p128;
reg   [31:0] B_cached_4_3_2_phi_fu_10228_p128;
reg   [31:0] B_cached_6_5_2_phi_fu_10427_p128;
reg   [31:0] B_cached_6_6_2_phi_fu_10626_p128;
reg   [31:0] B_cached_4_2_2_phi_fu_10825_p128;
reg   [31:0] B_cached_6_7_2_phi_fu_11024_p128;
reg   [31:0] B_cached_7_0_2_phi_fu_11223_p128;
reg   [31:0] B_cached_4_1_2_phi_fu_11422_p128;
reg   [31:0] B_cached_7_1_2_phi_fu_11621_p128;
reg   [31:0] B_cached_7_2_2_phi_fu_11820_p128;
reg   [31:0] B_cached_4_0_2_phi_fu_12019_p128;
reg   [31:0] B_cached_7_3_2_phi_fu_12218_p128;
reg   [31:0] B_cached_7_4_2_phi_fu_12417_p128;
reg   [31:0] B_cached_3_7_2_phi_fu_12616_p128;
reg   [31:0] B_cached_7_5_2_phi_fu_12815_p128;
reg   [31:0] B_cached_7_6_2_phi_fu_13014_p128;
reg   [31:0] B_cached_3_6_2_phi_fu_13213_p128;
reg   [31:0] B_cached_7_7_2_phi_fu_13412_p128;
wire   [31:0] ap_reg_phiprechg_B_cached_1_1_2_reg_871pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_2_2_reg_1070pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_3_2_reg_1269pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_0_2_reg_1468pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_4_2_reg_1667pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_5_2_reg_1866pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_7_2_reg_2065pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_6_2_reg_2264pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_7_2_reg_2463pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_6_2_reg_2662pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_0_2_reg_2861pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_1_2_reg_3060pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_5_2_reg_3259pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_2_2_reg_3458pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_3_2_reg_3657pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_4_2_reg_3856pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_4_2_reg_4055pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_5_2_reg_4254pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_3_2_reg_4453pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_6_2_reg_4652pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_7_2_reg_4851pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_2_2_reg_5050pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_0_2_reg_5249pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_1_2_reg_5448pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_1_2_reg_5647pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_2_2_reg_5846pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_3_2_reg_6045pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_0_2_reg_6244pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_4_2_reg_6443pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_5_2_reg_6642pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_1_2_reg_6841pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_2_2_reg_7040pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_0_2_reg_7239pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_3_2_reg_7438pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_4_2_reg_7637pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_7_2_reg_7836pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_5_2_reg_8035pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_6_2_reg_8234pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_6_2_reg_8433pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_7_2_reg_8632pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_0_2_reg_8831pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_5_2_reg_9030pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_1_2_reg_9229pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_2_2_reg_9428pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_4_2_reg_9627pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_3_2_reg_9826pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_4_2_reg_10025pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_3_2_reg_10224pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_5_2_reg_10423pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_6_2_reg_10622pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_2_2_reg_10821pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_7_2_reg_11020pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_0_2_reg_11219pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_1_2_reg_11418pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_1_2_reg_11617pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_2_2_reg_11816pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_0_2_reg_12015pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_3_2_reg_12214pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_4_2_reg_12413pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_7_2_reg_12612pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_5_2_reg_12811pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_6_2_reg_13010pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_6_2_reg_13209pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_7_2_reg_13408pp0_it1;
wire   [63:0] tmp_7_fu_13674_p1;
wire   [0:0] exitcond3_i_i8_fu_13620_p2;
wire   [3:0] i6_fu_13634_p2;
wire   [3:0] j_0_i_i_mid2_fu_13626_p3;
wire   [6:0] tmp_fu_13656_p3;
wire   [7:0] Tinv_addr2_cast_fu_13664_p1;
wire   [7:0] tmp_3_i_trn_cast_fu_13652_p1;
wire   [7:0] Tinv_addr3_fu_13668_p2;
reg    ap_sig_cseq_ST_st4_fsm_2;
reg    ap_sig_bdd_3019;
reg   [2:0] ap_NS_fsm;


DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
Tinv_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_address0 ),
    .ce0( Tinv_ce0 ),
    .q0( Tinv_q0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_flatten_fu_13608_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_396)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_396)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0))) begin
        i_0_i_i_reg_81 <= i_0_i_i_mid2_reg_14082;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_396)) begin
        i_0_i_i_reg_81 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_13608_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_70 <= indvar_flatten_next_fu_13614_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_396)) begin
        indvar_flatten_reg_70 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_13608_p2 == ap_const_lv1_0))) begin
        j_0_i_i_reg_92 <= j_fu_13683_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_396)) begin
        j_0_i_i_reg_92 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0))) begin
        B_cached_0_0_1_reg_427 <= B_cached_0_0_2_phi_fu_6248_p128;
        B_cached_0_1_1_reg_391 <= B_cached_0_1_2_phi_fu_5651_p128;
        B_cached_0_2_1_reg_355 <= B_cached_0_2_2_phi_fu_5054_p128;
        B_cached_0_3_1_reg_319 <= B_cached_0_3_2_phi_fu_4457_p128;
        B_cached_0_4_1_reg_283 <= B_cached_0_4_2_phi_fu_3860_p128;
        B_cached_0_5_1_reg_247 <= B_cached_0_5_2_phi_fu_3263_p128;
        B_cached_0_6_1_reg_211 <= B_cached_0_6_2_phi_fu_2666_p128;
        B_cached_0_7_1_reg_175 <= B_cached_0_7_2_phi_fu_2069_p128;
        B_cached_1_0_1_reg_139 <= B_cached_1_0_2_phi_fu_1472_p128;
        B_cached_1_1_1_reg_103 <= B_cached_1_1_2_phi_fu_875_p128;
        B_cached_1_2_1_reg_115 <= B_cached_1_2_2_phi_fu_1074_p128;
        B_cached_1_3_1_reg_127 <= B_cached_1_3_2_phi_fu_1273_p128;
        B_cached_1_4_1_reg_151 <= B_cached_1_4_2_phi_fu_1671_p128;
        B_cached_1_5_1_reg_163 <= B_cached_1_5_2_phi_fu_1870_p128;
        B_cached_1_6_1_reg_187 <= B_cached_1_6_2_phi_fu_2268_p128;
        B_cached_1_7_1_reg_199 <= B_cached_1_7_2_phi_fu_2467_p128;
        B_cached_2_0_1_reg_223 <= B_cached_2_0_2_phi_fu_2865_p128;
        B_cached_2_1_1_reg_235 <= B_cached_2_1_2_phi_fu_3064_p128;
        B_cached_2_2_1_reg_259 <= B_cached_2_2_2_phi_fu_3462_p128;
        B_cached_2_3_1_reg_271 <= B_cached_2_3_2_phi_fu_3661_p128;
        B_cached_2_4_1_reg_295 <= B_cached_2_4_2_phi_fu_4059_p128;
        B_cached_2_5_1_reg_307 <= B_cached_2_5_2_phi_fu_4258_p128;
        B_cached_2_6_1_reg_331 <= B_cached_2_6_2_phi_fu_4656_p128;
        B_cached_2_7_1_reg_343 <= B_cached_2_7_2_phi_fu_4855_p128;
        B_cached_3_0_1_reg_367 <= B_cached_3_0_2_phi_fu_5253_p128;
        B_cached_3_1_1_reg_379 <= B_cached_3_1_2_phi_fu_5452_p128;
        B_cached_3_2_1_reg_403 <= B_cached_3_2_2_phi_fu_5850_p128;
        B_cached_3_3_1_reg_415 <= B_cached_3_3_2_phi_fu_6049_p128;
        B_cached_3_4_1_reg_439 <= B_cached_3_4_2_phi_fu_6447_p128;
        B_cached_3_5_1_reg_451 <= B_cached_3_5_2_phi_fu_6646_p128;
        B_cached_3_6_1_reg_847 <= B_cached_3_6_2_phi_fu_13213_p128;
        B_cached_3_7_1_reg_811 <= B_cached_3_7_2_phi_fu_12616_p128;
        B_cached_4_0_1_reg_775 <= B_cached_4_0_2_phi_fu_12019_p128;
        B_cached_4_1_1_reg_739 <= B_cached_4_1_2_phi_fu_11422_p128;
        B_cached_4_2_1_reg_703 <= B_cached_4_2_2_phi_fu_10825_p128;
        B_cached_4_3_1_reg_667 <= B_cached_4_3_2_phi_fu_10228_p128;
        B_cached_4_4_1_reg_631 <= B_cached_4_4_2_phi_fu_9631_p128;
        B_cached_4_5_1_reg_595 <= B_cached_4_5_2_phi_fu_9034_p128;
        B_cached_4_6_1_reg_559 <= B_cached_4_6_2_phi_fu_8437_p128;
        B_cached_4_7_1_reg_523 <= B_cached_4_7_2_phi_fu_7840_p128;
        B_cached_5_0_1_reg_487 <= B_cached_5_0_2_phi_fu_7243_p128;
        B_cached_5_1_1_reg_463 <= B_cached_5_1_2_phi_fu_6845_p128;
        B_cached_5_2_1_reg_475 <= B_cached_5_2_2_phi_fu_7044_p128;
        B_cached_5_3_1_reg_499 <= B_cached_5_3_2_phi_fu_7442_p128;
        B_cached_5_4_1_reg_511 <= B_cached_5_4_2_phi_fu_7641_p128;
        B_cached_5_5_1_reg_535 <= B_cached_5_5_2_phi_fu_8039_p128;
        B_cached_5_6_1_reg_547 <= B_cached_5_6_2_phi_fu_8238_p128;
        B_cached_5_7_1_reg_571 <= B_cached_5_7_2_phi_fu_8636_p128;
        B_cached_6_0_1_reg_583 <= B_cached_6_0_2_phi_fu_8835_p128;
        B_cached_6_1_1_reg_607 <= B_cached_6_1_2_phi_fu_9233_p128;
        B_cached_6_2_1_reg_619 <= B_cached_6_2_2_phi_fu_9432_p128;
        B_cached_6_3_1_reg_643 <= B_cached_6_3_2_phi_fu_9830_p128;
        B_cached_6_4_1_reg_655 <= B_cached_6_4_2_phi_fu_10029_p128;
        B_cached_6_5_1_reg_679 <= B_cached_6_5_2_phi_fu_10427_p128;
        B_cached_6_6_1_reg_691 <= B_cached_6_6_2_phi_fu_10626_p128;
        B_cached_6_7_1_reg_715 <= B_cached_6_7_2_phi_fu_11024_p128;
        B_cached_7_0_1_reg_727 <= B_cached_7_0_2_phi_fu_11223_p128;
        B_cached_7_1_1_reg_751 <= B_cached_7_1_2_phi_fu_11621_p128;
        B_cached_7_2_1_reg_763 <= B_cached_7_2_2_phi_fu_11820_p128;
        B_cached_7_3_1_reg_787 <= B_cached_7_3_2_phi_fu_12218_p128;
        B_cached_7_4_1_reg_799 <= B_cached_7_4_2_phi_fu_12417_p128;
        B_cached_7_5_1_reg_823 <= B_cached_7_5_2_phi_fu_12815_p128;
        B_cached_7_6_1_reg_835 <= B_cached_7_6_2_phi_fu_13014_p128;
        B_cached_7_7_1_reg_859 <= B_cached_7_7_2_phi_fu_13412_p128;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        exitcond_flatten_reg_14073 <= exitcond_flatten_fu_13608_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_13608_p2 == ap_const_lv1_0))) begin
        i_0_i_i_mid2_reg_14082 <= i_0_i_i_mid2_fu_13640_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_13608_p2 == ap_const_lv1_0))) begin
        tmp_20_reg_14087 <= tmp_20_fu_13648_p1;
        tmp_21_reg_14096 <= tmp_21_fu_13679_p1;
    end
end

/// B_cached_0_0_2_phi_fu_6248_p128 assign process. ///
always @ (Tinv_q0 or B_cached_0_0_1_reg_427 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_0_0_2_reg_6244pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0))) begin
        B_cached_0_0_2_phi_fu_6248_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_0_0_2_phi_fu_6248_p128 = B_cached_0_0_1_reg_427;
    end else begin
        B_cached_0_0_2_phi_fu_6248_p128 = ap_reg_phiprechg_B_cached_0_0_2_reg_6244pp0_it1;
    end
end

/// B_cached_0_1_2_phi_fu_5651_p128 assign process. ///
always @ (Tinv_q0 or B_cached_0_1_1_reg_391 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_0_1_2_reg_5647pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1))) begin
        B_cached_0_1_2_phi_fu_5651_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_0_1_2_phi_fu_5651_p128 = B_cached_0_1_1_reg_391;
    end else begin
        B_cached_0_1_2_phi_fu_5651_p128 = ap_reg_phiprechg_B_cached_0_1_2_reg_5647pp0_it1;
    end
end

/// B_cached_0_2_2_phi_fu_5054_p128 assign process. ///
always @ (Tinv_q0 or B_cached_0_2_1_reg_355 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_0_2_2_reg_5050pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2))) begin
        B_cached_0_2_2_phi_fu_5054_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_0_2_2_phi_fu_5054_p128 = B_cached_0_2_1_reg_355;
    end else begin
        B_cached_0_2_2_phi_fu_5054_p128 = ap_reg_phiprechg_B_cached_0_2_2_reg_5050pp0_it1;
    end
end

/// B_cached_0_3_2_phi_fu_4457_p128 assign process. ///
always @ (Tinv_q0 or B_cached_0_3_1_reg_319 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_0_3_2_reg_4453pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3))) begin
        B_cached_0_3_2_phi_fu_4457_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_0_3_2_phi_fu_4457_p128 = B_cached_0_3_1_reg_319;
    end else begin
        B_cached_0_3_2_phi_fu_4457_p128 = ap_reg_phiprechg_B_cached_0_3_2_reg_4453pp0_it1;
    end
end

/// B_cached_0_4_2_phi_fu_3860_p128 assign process. ///
always @ (Tinv_q0 or B_cached_0_4_1_reg_283 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_0_4_2_reg_3856pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4))) begin
        B_cached_0_4_2_phi_fu_3860_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_0_4_2_phi_fu_3860_p128 = B_cached_0_4_1_reg_283;
    end else begin
        B_cached_0_4_2_phi_fu_3860_p128 = ap_reg_phiprechg_B_cached_0_4_2_reg_3856pp0_it1;
    end
end

/// B_cached_0_5_2_phi_fu_3263_p128 assign process. ///
always @ (Tinv_q0 or B_cached_0_5_1_reg_247 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_0_5_2_reg_3259pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5))) begin
        B_cached_0_5_2_phi_fu_3263_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_0_5_2_phi_fu_3263_p128 = B_cached_0_5_1_reg_247;
    end else begin
        B_cached_0_5_2_phi_fu_3263_p128 = ap_reg_phiprechg_B_cached_0_5_2_reg_3259pp0_it1;
    end
end

/// B_cached_0_6_2_phi_fu_2666_p128 assign process. ///
always @ (Tinv_q0 or B_cached_0_6_1_reg_211 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_0_6_2_reg_2662pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6))) begin
        B_cached_0_6_2_phi_fu_2666_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_0_6_2_phi_fu_2666_p128 = B_cached_0_6_1_reg_211;
    end else begin
        B_cached_0_6_2_phi_fu_2666_p128 = ap_reg_phiprechg_B_cached_0_6_2_reg_2662pp0_it1;
    end
end

/// B_cached_0_7_2_phi_fu_2069_p128 assign process. ///
always @ (Tinv_q0 or B_cached_0_7_1_reg_175 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_0_7_2_reg_2065pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_0_7_2_phi_fu_2069_p128 = B_cached_0_7_1_reg_175;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0))) begin
        B_cached_0_7_2_phi_fu_2069_p128 = Tinv_q0;
    end else begin
        B_cached_0_7_2_phi_fu_2069_p128 = ap_reg_phiprechg_B_cached_0_7_2_reg_2065pp0_it1;
    end
end

/// B_cached_1_0_2_phi_fu_1472_p128 assign process. ///
always @ (Tinv_q0 or B_cached_1_0_1_reg_139 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_1_0_2_reg_1468pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1))) begin
        B_cached_1_0_2_phi_fu_1472_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_1_0_2_phi_fu_1472_p128 = B_cached_1_0_1_reg_139;
    end else begin
        B_cached_1_0_2_phi_fu_1472_p128 = ap_reg_phiprechg_B_cached_1_0_2_reg_1468pp0_it1;
    end
end

/// B_cached_1_1_2_phi_fu_875_p128 assign process. ///
always @ (Tinv_q0 or B_cached_1_1_1_reg_103 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_1_1_2_reg_871pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1))) begin
        B_cached_1_1_2_phi_fu_875_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_1_1_2_phi_fu_875_p128 = B_cached_1_1_1_reg_103;
    end else begin
        B_cached_1_1_2_phi_fu_875_p128 = ap_reg_phiprechg_B_cached_1_1_2_reg_871pp0_it1;
    end
end

/// B_cached_1_2_2_phi_fu_1074_p128 assign process. ///
always @ (Tinv_q0 or B_cached_1_2_1_reg_115 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_1_2_2_reg_1070pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1))) begin
        B_cached_1_2_2_phi_fu_1074_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_1_2_2_phi_fu_1074_p128 = B_cached_1_2_1_reg_115;
    end else begin
        B_cached_1_2_2_phi_fu_1074_p128 = ap_reg_phiprechg_B_cached_1_2_2_reg_1070pp0_it1;
    end
end

/// B_cached_1_3_2_phi_fu_1273_p128 assign process. ///
always @ (Tinv_q0 or B_cached_1_3_1_reg_127 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_1_3_2_reg_1269pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1))) begin
        B_cached_1_3_2_phi_fu_1273_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_1_3_2_phi_fu_1273_p128 = B_cached_1_3_1_reg_127;
    end else begin
        B_cached_1_3_2_phi_fu_1273_p128 = ap_reg_phiprechg_B_cached_1_3_2_reg_1269pp0_it1;
    end
end

/// B_cached_1_4_2_phi_fu_1671_p128 assign process. ///
always @ (Tinv_q0 or B_cached_1_4_1_reg_151 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_1_4_2_reg_1667pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1))) begin
        B_cached_1_4_2_phi_fu_1671_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_1_4_2_phi_fu_1671_p128 = B_cached_1_4_1_reg_151;
    end else begin
        B_cached_1_4_2_phi_fu_1671_p128 = ap_reg_phiprechg_B_cached_1_4_2_reg_1667pp0_it1;
    end
end

/// B_cached_1_5_2_phi_fu_1870_p128 assign process. ///
always @ (Tinv_q0 or B_cached_1_5_1_reg_163 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_1_5_2_reg_1866pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1))) begin
        B_cached_1_5_2_phi_fu_1870_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_1_5_2_phi_fu_1870_p128 = B_cached_1_5_1_reg_163;
    end else begin
        B_cached_1_5_2_phi_fu_1870_p128 = ap_reg_phiprechg_B_cached_1_5_2_reg_1866pp0_it1;
    end
end

/// B_cached_1_6_2_phi_fu_2268_p128 assign process. ///
always @ (Tinv_q0 or B_cached_1_6_1_reg_187 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_1_6_2_reg_2264pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1))) begin
        B_cached_1_6_2_phi_fu_2268_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_1_6_2_phi_fu_2268_p128 = B_cached_1_6_1_reg_187;
    end else begin
        B_cached_1_6_2_phi_fu_2268_p128 = ap_reg_phiprechg_B_cached_1_6_2_reg_2264pp0_it1;
    end
end

/// B_cached_1_7_2_phi_fu_2467_p128 assign process. ///
always @ (Tinv_q0 or B_cached_1_7_1_reg_199 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_1_7_2_reg_2463pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1))) begin
        B_cached_1_7_2_phi_fu_2467_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_1_7_2_phi_fu_2467_p128 = B_cached_1_7_1_reg_199;
    end else begin
        B_cached_1_7_2_phi_fu_2467_p128 = ap_reg_phiprechg_B_cached_1_7_2_reg_2463pp0_it1;
    end
end

/// B_cached_2_0_2_phi_fu_2865_p128 assign process. ///
always @ (Tinv_q0 or B_cached_2_0_1_reg_223 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_2_0_2_reg_2861pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2))) begin
        B_cached_2_0_2_phi_fu_2865_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_2_0_2_phi_fu_2865_p128 = B_cached_2_0_1_reg_223;
    end else begin
        B_cached_2_0_2_phi_fu_2865_p128 = ap_reg_phiprechg_B_cached_2_0_2_reg_2861pp0_it1;
    end
end

/// B_cached_2_1_2_phi_fu_3064_p128 assign process. ///
always @ (Tinv_q0 or B_cached_2_1_1_reg_235 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_2_1_2_reg_3060pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2))) begin
        B_cached_2_1_2_phi_fu_3064_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_2_1_2_phi_fu_3064_p128 = B_cached_2_1_1_reg_235;
    end else begin
        B_cached_2_1_2_phi_fu_3064_p128 = ap_reg_phiprechg_B_cached_2_1_2_reg_3060pp0_it1;
    end
end

/// B_cached_2_2_2_phi_fu_3462_p128 assign process. ///
always @ (Tinv_q0 or B_cached_2_2_1_reg_259 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_2_2_2_reg_3458pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2))) begin
        B_cached_2_2_2_phi_fu_3462_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_2_2_2_phi_fu_3462_p128 = B_cached_2_2_1_reg_259;
    end else begin
        B_cached_2_2_2_phi_fu_3462_p128 = ap_reg_phiprechg_B_cached_2_2_2_reg_3458pp0_it1;
    end
end

/// B_cached_2_3_2_phi_fu_3661_p128 assign process. ///
always @ (Tinv_q0 or B_cached_2_3_1_reg_271 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_2_3_2_reg_3657pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2))) begin
        B_cached_2_3_2_phi_fu_3661_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_2_3_2_phi_fu_3661_p128 = B_cached_2_3_1_reg_271;
    end else begin
        B_cached_2_3_2_phi_fu_3661_p128 = ap_reg_phiprechg_B_cached_2_3_2_reg_3657pp0_it1;
    end
end

/// B_cached_2_4_2_phi_fu_4059_p128 assign process. ///
always @ (Tinv_q0 or B_cached_2_4_1_reg_295 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_2_4_2_reg_4055pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2))) begin
        B_cached_2_4_2_phi_fu_4059_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_2_4_2_phi_fu_4059_p128 = B_cached_2_4_1_reg_295;
    end else begin
        B_cached_2_4_2_phi_fu_4059_p128 = ap_reg_phiprechg_B_cached_2_4_2_reg_4055pp0_it1;
    end
end

/// B_cached_2_5_2_phi_fu_4258_p128 assign process. ///
always @ (Tinv_q0 or B_cached_2_5_1_reg_307 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_2_5_2_reg_4254pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2))) begin
        B_cached_2_5_2_phi_fu_4258_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_2_5_2_phi_fu_4258_p128 = B_cached_2_5_1_reg_307;
    end else begin
        B_cached_2_5_2_phi_fu_4258_p128 = ap_reg_phiprechg_B_cached_2_5_2_reg_4254pp0_it1;
    end
end

/// B_cached_2_6_2_phi_fu_4656_p128 assign process. ///
always @ (Tinv_q0 or B_cached_2_6_1_reg_331 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_2_6_2_reg_4652pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2))) begin
        B_cached_2_6_2_phi_fu_4656_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_2_6_2_phi_fu_4656_p128 = B_cached_2_6_1_reg_331;
    end else begin
        B_cached_2_6_2_phi_fu_4656_p128 = ap_reg_phiprechg_B_cached_2_6_2_reg_4652pp0_it1;
    end
end

/// B_cached_2_7_2_phi_fu_4855_p128 assign process. ///
always @ (Tinv_q0 or B_cached_2_7_1_reg_343 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_2_7_2_reg_4851pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2))) begin
        B_cached_2_7_2_phi_fu_4855_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_2_7_2_phi_fu_4855_p128 = B_cached_2_7_1_reg_343;
    end else begin
        B_cached_2_7_2_phi_fu_4855_p128 = ap_reg_phiprechg_B_cached_2_7_2_reg_4851pp0_it1;
    end
end

/// B_cached_3_0_2_phi_fu_5253_p128 assign process. ///
always @ (Tinv_q0 or B_cached_3_0_1_reg_367 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_3_0_2_reg_5249pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3))) begin
        B_cached_3_0_2_phi_fu_5253_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_3_0_2_phi_fu_5253_p128 = B_cached_3_0_1_reg_367;
    end else begin
        B_cached_3_0_2_phi_fu_5253_p128 = ap_reg_phiprechg_B_cached_3_0_2_reg_5249pp0_it1;
    end
end

/// B_cached_3_1_2_phi_fu_5452_p128 assign process. ///
always @ (Tinv_q0 or B_cached_3_1_1_reg_379 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_3_1_2_reg_5448pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3))) begin
        B_cached_3_1_2_phi_fu_5452_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_3_1_2_phi_fu_5452_p128 = B_cached_3_1_1_reg_379;
    end else begin
        B_cached_3_1_2_phi_fu_5452_p128 = ap_reg_phiprechg_B_cached_3_1_2_reg_5448pp0_it1;
    end
end

/// B_cached_3_2_2_phi_fu_5850_p128 assign process. ///
always @ (Tinv_q0 or B_cached_3_2_1_reg_403 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_3_2_2_reg_5846pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3))) begin
        B_cached_3_2_2_phi_fu_5850_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_3_2_2_phi_fu_5850_p128 = B_cached_3_2_1_reg_403;
    end else begin
        B_cached_3_2_2_phi_fu_5850_p128 = ap_reg_phiprechg_B_cached_3_2_2_reg_5846pp0_it1;
    end
end

/// B_cached_3_3_2_phi_fu_6049_p128 assign process. ///
always @ (Tinv_q0 or B_cached_3_3_1_reg_415 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_3_3_2_reg_6045pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3))) begin
        B_cached_3_3_2_phi_fu_6049_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_3_3_2_phi_fu_6049_p128 = B_cached_3_3_1_reg_415;
    end else begin
        B_cached_3_3_2_phi_fu_6049_p128 = ap_reg_phiprechg_B_cached_3_3_2_reg_6045pp0_it1;
    end
end

/// B_cached_3_4_2_phi_fu_6447_p128 assign process. ///
always @ (Tinv_q0 or B_cached_3_4_1_reg_439 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_3_4_2_reg_6443pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3))) begin
        B_cached_3_4_2_phi_fu_6447_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_3_4_2_phi_fu_6447_p128 = B_cached_3_4_1_reg_439;
    end else begin
        B_cached_3_4_2_phi_fu_6447_p128 = ap_reg_phiprechg_B_cached_3_4_2_reg_6443pp0_it1;
    end
end

/// B_cached_3_5_2_phi_fu_6646_p128 assign process. ///
always @ (Tinv_q0 or B_cached_3_5_1_reg_451 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_3_5_2_reg_6642pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3))) begin
        B_cached_3_5_2_phi_fu_6646_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_3_5_2_phi_fu_6646_p128 = B_cached_3_5_1_reg_451;
    end else begin
        B_cached_3_5_2_phi_fu_6646_p128 = ap_reg_phiprechg_B_cached_3_5_2_reg_6642pp0_it1;
    end
end

/// B_cached_3_6_2_phi_fu_13213_p128 assign process. ///
always @ (Tinv_q0 or B_cached_3_6_1_reg_847 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_3_6_2_reg_13209pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3))) begin
        B_cached_3_6_2_phi_fu_13213_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_3_6_2_phi_fu_13213_p128 = B_cached_3_6_1_reg_847;
    end else begin
        B_cached_3_6_2_phi_fu_13213_p128 = ap_reg_phiprechg_B_cached_3_6_2_reg_13209pp0_it1;
    end
end

/// B_cached_3_7_2_phi_fu_12616_p128 assign process. ///
always @ (Tinv_q0 or B_cached_3_7_1_reg_811 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_3_7_2_reg_12612pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3))) begin
        B_cached_3_7_2_phi_fu_12616_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_3_7_2_phi_fu_12616_p128 = B_cached_3_7_1_reg_811;
    end else begin
        B_cached_3_7_2_phi_fu_12616_p128 = ap_reg_phiprechg_B_cached_3_7_2_reg_12612pp0_it1;
    end
end

/// B_cached_4_0_2_phi_fu_12019_p128 assign process. ///
always @ (Tinv_q0 or B_cached_4_0_1_reg_775 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_4_0_2_reg_12015pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4))) begin
        B_cached_4_0_2_phi_fu_12019_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_4_0_2_phi_fu_12019_p128 = B_cached_4_0_1_reg_775;
    end else begin
        B_cached_4_0_2_phi_fu_12019_p128 = ap_reg_phiprechg_B_cached_4_0_2_reg_12015pp0_it1;
    end
end

/// B_cached_4_1_2_phi_fu_11422_p128 assign process. ///
always @ (Tinv_q0 or B_cached_4_1_1_reg_739 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_4_1_2_reg_11418pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4))) begin
        B_cached_4_1_2_phi_fu_11422_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_4_1_2_phi_fu_11422_p128 = B_cached_4_1_1_reg_739;
    end else begin
        B_cached_4_1_2_phi_fu_11422_p128 = ap_reg_phiprechg_B_cached_4_1_2_reg_11418pp0_it1;
    end
end

/// B_cached_4_2_2_phi_fu_10825_p128 assign process. ///
always @ (Tinv_q0 or B_cached_4_2_1_reg_703 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_4_2_2_reg_10821pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4))) begin
        B_cached_4_2_2_phi_fu_10825_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_4_2_2_phi_fu_10825_p128 = B_cached_4_2_1_reg_703;
    end else begin
        B_cached_4_2_2_phi_fu_10825_p128 = ap_reg_phiprechg_B_cached_4_2_2_reg_10821pp0_it1;
    end
end

/// B_cached_4_3_2_phi_fu_10228_p128 assign process. ///
always @ (Tinv_q0 or B_cached_4_3_1_reg_667 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_4_3_2_reg_10224pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4))) begin
        B_cached_4_3_2_phi_fu_10228_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_4_3_2_phi_fu_10228_p128 = B_cached_4_3_1_reg_667;
    end else begin
        B_cached_4_3_2_phi_fu_10228_p128 = ap_reg_phiprechg_B_cached_4_3_2_reg_10224pp0_it1;
    end
end

/// B_cached_4_4_2_phi_fu_9631_p128 assign process. ///
always @ (Tinv_q0 or B_cached_4_4_1_reg_631 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_4_4_2_reg_9627pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4))) begin
        B_cached_4_4_2_phi_fu_9631_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_4_4_2_phi_fu_9631_p128 = B_cached_4_4_1_reg_631;
    end else begin
        B_cached_4_4_2_phi_fu_9631_p128 = ap_reg_phiprechg_B_cached_4_4_2_reg_9627pp0_it1;
    end
end

/// B_cached_4_5_2_phi_fu_9034_p128 assign process. ///
always @ (Tinv_q0 or B_cached_4_5_1_reg_595 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_4_5_2_reg_9030pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4))) begin
        B_cached_4_5_2_phi_fu_9034_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_4_5_2_phi_fu_9034_p128 = B_cached_4_5_1_reg_595;
    end else begin
        B_cached_4_5_2_phi_fu_9034_p128 = ap_reg_phiprechg_B_cached_4_5_2_reg_9030pp0_it1;
    end
end

/// B_cached_4_6_2_phi_fu_8437_p128 assign process. ///
always @ (Tinv_q0 or B_cached_4_6_1_reg_559 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_4_6_2_reg_8433pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4))) begin
        B_cached_4_6_2_phi_fu_8437_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_4_6_2_phi_fu_8437_p128 = B_cached_4_6_1_reg_559;
    end else begin
        B_cached_4_6_2_phi_fu_8437_p128 = ap_reg_phiprechg_B_cached_4_6_2_reg_8433pp0_it1;
    end
end

/// B_cached_4_7_2_phi_fu_7840_p128 assign process. ///
always @ (Tinv_q0 or B_cached_4_7_1_reg_523 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_4_7_2_reg_7836pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4))) begin
        B_cached_4_7_2_phi_fu_7840_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_4_7_2_phi_fu_7840_p128 = B_cached_4_7_1_reg_523;
    end else begin
        B_cached_4_7_2_phi_fu_7840_p128 = ap_reg_phiprechg_B_cached_4_7_2_reg_7836pp0_it1;
    end
end

/// B_cached_5_0_2_phi_fu_7243_p128 assign process. ///
always @ (Tinv_q0 or B_cached_5_0_1_reg_487 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_5_0_2_reg_7239pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5))) begin
        B_cached_5_0_2_phi_fu_7243_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_5_0_2_phi_fu_7243_p128 = B_cached_5_0_1_reg_487;
    end else begin
        B_cached_5_0_2_phi_fu_7243_p128 = ap_reg_phiprechg_B_cached_5_0_2_reg_7239pp0_it1;
    end
end

/// B_cached_5_1_2_phi_fu_6845_p128 assign process. ///
always @ (Tinv_q0 or B_cached_5_1_1_reg_463 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_5_1_2_reg_6841pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5))) begin
        B_cached_5_1_2_phi_fu_6845_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_5_1_2_phi_fu_6845_p128 = B_cached_5_1_1_reg_463;
    end else begin
        B_cached_5_1_2_phi_fu_6845_p128 = ap_reg_phiprechg_B_cached_5_1_2_reg_6841pp0_it1;
    end
end

/// B_cached_5_2_2_phi_fu_7044_p128 assign process. ///
always @ (Tinv_q0 or B_cached_5_2_1_reg_475 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_5_2_2_reg_7040pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5))) begin
        B_cached_5_2_2_phi_fu_7044_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_5_2_2_phi_fu_7044_p128 = B_cached_5_2_1_reg_475;
    end else begin
        B_cached_5_2_2_phi_fu_7044_p128 = ap_reg_phiprechg_B_cached_5_2_2_reg_7040pp0_it1;
    end
end

/// B_cached_5_3_2_phi_fu_7442_p128 assign process. ///
always @ (Tinv_q0 or B_cached_5_3_1_reg_499 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_5_3_2_reg_7438pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5))) begin
        B_cached_5_3_2_phi_fu_7442_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_5_3_2_phi_fu_7442_p128 = B_cached_5_3_1_reg_499;
    end else begin
        B_cached_5_3_2_phi_fu_7442_p128 = ap_reg_phiprechg_B_cached_5_3_2_reg_7438pp0_it1;
    end
end

/// B_cached_5_4_2_phi_fu_7641_p128 assign process. ///
always @ (Tinv_q0 or B_cached_5_4_1_reg_511 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_5_4_2_reg_7637pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5))) begin
        B_cached_5_4_2_phi_fu_7641_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_5_4_2_phi_fu_7641_p128 = B_cached_5_4_1_reg_511;
    end else begin
        B_cached_5_4_2_phi_fu_7641_p128 = ap_reg_phiprechg_B_cached_5_4_2_reg_7637pp0_it1;
    end
end

/// B_cached_5_5_2_phi_fu_8039_p128 assign process. ///
always @ (Tinv_q0 or B_cached_5_5_1_reg_535 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_5_5_2_reg_8035pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5))) begin
        B_cached_5_5_2_phi_fu_8039_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_5_5_2_phi_fu_8039_p128 = B_cached_5_5_1_reg_535;
    end else begin
        B_cached_5_5_2_phi_fu_8039_p128 = ap_reg_phiprechg_B_cached_5_5_2_reg_8035pp0_it1;
    end
end

/// B_cached_5_6_2_phi_fu_8238_p128 assign process. ///
always @ (Tinv_q0 or B_cached_5_6_1_reg_547 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_5_6_2_reg_8234pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5))) begin
        B_cached_5_6_2_phi_fu_8238_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_5_6_2_phi_fu_8238_p128 = B_cached_5_6_1_reg_547;
    end else begin
        B_cached_5_6_2_phi_fu_8238_p128 = ap_reg_phiprechg_B_cached_5_6_2_reg_8234pp0_it1;
    end
end

/// B_cached_5_7_2_phi_fu_8636_p128 assign process. ///
always @ (Tinv_q0 or B_cached_5_7_1_reg_571 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_5_7_2_reg_8632pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5))) begin
        B_cached_5_7_2_phi_fu_8636_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_5_7_2_phi_fu_8636_p128 = B_cached_5_7_1_reg_571;
    end else begin
        B_cached_5_7_2_phi_fu_8636_p128 = ap_reg_phiprechg_B_cached_5_7_2_reg_8632pp0_it1;
    end
end

/// B_cached_6_0_2_phi_fu_8835_p128 assign process. ///
always @ (Tinv_q0 or B_cached_6_0_1_reg_583 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_6_0_2_reg_8831pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6))) begin
        B_cached_6_0_2_phi_fu_8835_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_6_0_2_phi_fu_8835_p128 = B_cached_6_0_1_reg_583;
    end else begin
        B_cached_6_0_2_phi_fu_8835_p128 = ap_reg_phiprechg_B_cached_6_0_2_reg_8831pp0_it1;
    end
end

/// B_cached_6_1_2_phi_fu_9233_p128 assign process. ///
always @ (Tinv_q0 or B_cached_6_1_1_reg_607 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_6_1_2_reg_9229pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6))) begin
        B_cached_6_1_2_phi_fu_9233_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_6_1_2_phi_fu_9233_p128 = B_cached_6_1_1_reg_607;
    end else begin
        B_cached_6_1_2_phi_fu_9233_p128 = ap_reg_phiprechg_B_cached_6_1_2_reg_9229pp0_it1;
    end
end

/// B_cached_6_2_2_phi_fu_9432_p128 assign process. ///
always @ (Tinv_q0 or B_cached_6_2_1_reg_619 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_6_2_2_reg_9428pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6))) begin
        B_cached_6_2_2_phi_fu_9432_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_6_2_2_phi_fu_9432_p128 = B_cached_6_2_1_reg_619;
    end else begin
        B_cached_6_2_2_phi_fu_9432_p128 = ap_reg_phiprechg_B_cached_6_2_2_reg_9428pp0_it1;
    end
end

/// B_cached_6_3_2_phi_fu_9830_p128 assign process. ///
always @ (Tinv_q0 or B_cached_6_3_1_reg_643 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_6_3_2_reg_9826pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6))) begin
        B_cached_6_3_2_phi_fu_9830_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_6_3_2_phi_fu_9830_p128 = B_cached_6_3_1_reg_643;
    end else begin
        B_cached_6_3_2_phi_fu_9830_p128 = ap_reg_phiprechg_B_cached_6_3_2_reg_9826pp0_it1;
    end
end

/// B_cached_6_4_2_phi_fu_10029_p128 assign process. ///
always @ (Tinv_q0 or B_cached_6_4_1_reg_655 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_6_4_2_reg_10025pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6))) begin
        B_cached_6_4_2_phi_fu_10029_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_6_4_2_phi_fu_10029_p128 = B_cached_6_4_1_reg_655;
    end else begin
        B_cached_6_4_2_phi_fu_10029_p128 = ap_reg_phiprechg_B_cached_6_4_2_reg_10025pp0_it1;
    end
end

/// B_cached_6_5_2_phi_fu_10427_p128 assign process. ///
always @ (Tinv_q0 or B_cached_6_5_1_reg_679 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_6_5_2_reg_10423pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6))) begin
        B_cached_6_5_2_phi_fu_10427_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_6_5_2_phi_fu_10427_p128 = B_cached_6_5_1_reg_679;
    end else begin
        B_cached_6_5_2_phi_fu_10427_p128 = ap_reg_phiprechg_B_cached_6_5_2_reg_10423pp0_it1;
    end
end

/// B_cached_6_6_2_phi_fu_10626_p128 assign process. ///
always @ (Tinv_q0 or B_cached_6_6_1_reg_691 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_6_6_2_reg_10622pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6))) begin
        B_cached_6_6_2_phi_fu_10626_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_6_6_2_phi_fu_10626_p128 = B_cached_6_6_1_reg_691;
    end else begin
        B_cached_6_6_2_phi_fu_10626_p128 = ap_reg_phiprechg_B_cached_6_6_2_reg_10622pp0_it1;
    end
end

/// B_cached_6_7_2_phi_fu_11024_p128 assign process. ///
always @ (Tinv_q0 or B_cached_6_7_1_reg_715 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_6_7_2_reg_11020pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6))) begin
        B_cached_6_7_2_phi_fu_11024_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_6_7_2_phi_fu_11024_p128 = B_cached_6_7_1_reg_715;
    end else begin
        B_cached_6_7_2_phi_fu_11024_p128 = ap_reg_phiprechg_B_cached_6_7_2_reg_11020pp0_it1;
    end
end

/// B_cached_7_0_2_phi_fu_11223_p128 assign process. ///
always @ (Tinv_q0 or B_cached_7_0_1_reg_727 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_7_0_2_reg_11219pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0))) begin
        B_cached_7_0_2_phi_fu_11223_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_7_0_2_phi_fu_11223_p128 = B_cached_7_0_1_reg_727;
    end else begin
        B_cached_7_0_2_phi_fu_11223_p128 = ap_reg_phiprechg_B_cached_7_0_2_reg_11219pp0_it1;
    end
end

/// B_cached_7_1_2_phi_fu_11621_p128 assign process. ///
always @ (Tinv_q0 or B_cached_7_1_1_reg_751 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_7_1_2_reg_11617pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0))) begin
        B_cached_7_1_2_phi_fu_11621_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_7_1_2_phi_fu_11621_p128 = B_cached_7_1_1_reg_751;
    end else begin
        B_cached_7_1_2_phi_fu_11621_p128 = ap_reg_phiprechg_B_cached_7_1_2_reg_11617pp0_it1;
    end
end

/// B_cached_7_2_2_phi_fu_11820_p128 assign process. ///
always @ (Tinv_q0 or B_cached_7_2_1_reg_763 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_7_2_2_reg_11816pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0))) begin
        B_cached_7_2_2_phi_fu_11820_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_7_2_2_phi_fu_11820_p128 = B_cached_7_2_1_reg_763;
    end else begin
        B_cached_7_2_2_phi_fu_11820_p128 = ap_reg_phiprechg_B_cached_7_2_2_reg_11816pp0_it1;
    end
end

/// B_cached_7_3_2_phi_fu_12218_p128 assign process. ///
always @ (Tinv_q0 or B_cached_7_3_1_reg_787 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_7_3_2_reg_12214pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0))) begin
        B_cached_7_3_2_phi_fu_12218_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_7_3_2_phi_fu_12218_p128 = B_cached_7_3_1_reg_787;
    end else begin
        B_cached_7_3_2_phi_fu_12218_p128 = ap_reg_phiprechg_B_cached_7_3_2_reg_12214pp0_it1;
    end
end

/// B_cached_7_4_2_phi_fu_12417_p128 assign process. ///
always @ (Tinv_q0 or B_cached_7_4_1_reg_799 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_7_4_2_reg_12413pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0))) begin
        B_cached_7_4_2_phi_fu_12417_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_7_4_2_phi_fu_12417_p128 = B_cached_7_4_1_reg_799;
    end else begin
        B_cached_7_4_2_phi_fu_12417_p128 = ap_reg_phiprechg_B_cached_7_4_2_reg_12413pp0_it1;
    end
end

/// B_cached_7_5_2_phi_fu_12815_p128 assign process. ///
always @ (Tinv_q0 or B_cached_7_5_1_reg_823 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_7_5_2_reg_12811pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0))) begin
        B_cached_7_5_2_phi_fu_12815_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_7_5_2_phi_fu_12815_p128 = B_cached_7_5_1_reg_823;
    end else begin
        B_cached_7_5_2_phi_fu_12815_p128 = ap_reg_phiprechg_B_cached_7_5_2_reg_12811pp0_it1;
    end
end

/// B_cached_7_6_2_phi_fu_13014_p128 assign process. ///
always @ (Tinv_q0 or B_cached_7_6_1_reg_835 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_7_6_2_reg_13010pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0))) begin
        B_cached_7_6_2_phi_fu_13014_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_7_6_2_phi_fu_13014_p128 = B_cached_7_6_1_reg_835;
    end else begin
        B_cached_7_6_2_phi_fu_13014_p128 = ap_reg_phiprechg_B_cached_7_6_2_reg_13010pp0_it1;
    end
end

/// B_cached_7_7_2_phi_fu_13412_p128 assign process. ///
always @ (Tinv_q0 or B_cached_7_7_1_reg_859 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_20_reg_14087 or tmp_21_reg_14096 or ap_reg_phiprechg_B_cached_7_7_2_reg_13408pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0))) begin
        B_cached_7_7_2_phi_fu_13412_p128 = Tinv_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & ~(tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_20_reg_14087 == ap_const_lv3_0) & (tmp_21_reg_14096 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & (tmp_20_reg_14087 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0) & (tmp_21_reg_14096 == ap_const_lv3_0) & ~(tmp_20_reg_14087 == ap_const_lv3_6) & ~(tmp_20_reg_14087 == ap_const_lv3_5) & ~(tmp_20_reg_14087 == ap_const_lv3_4) & ~(tmp_20_reg_14087 == ap_const_lv3_3) & ~(tmp_20_reg_14087 == ap_const_lv3_2) & ~(tmp_20_reg_14087 == ap_const_lv3_1) & ~(tmp_20_reg_14087 == ap_const_lv3_0)))) begin
        B_cached_7_7_2_phi_fu_13412_p128 = B_cached_7_7_1_reg_859;
    end else begin
        B_cached_7_7_2_phi_fu_13412_p128 = ap_reg_phiprechg_B_cached_7_7_2_reg_13408pp0_it1;
    end
end

/// Tinv_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        Tinv_ce0 = ap_const_logic_1;
    end else begin
        Tinv_ce0 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st4_fsm_2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st4_fsm_2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_370)
begin
    if (ap_sig_bdd_370) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_22)
begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_2 assign process. ///
always @ (ap_sig_bdd_3019)
begin
    if (ap_sig_bdd_3019) begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_0;
    end
end

/// i_0_i_i_phi_fu_85_p4 assign process. ///
always @ (i_0_i_i_reg_81 or exitcond_flatten_reg_14073 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or i_0_i_i_mid2_reg_14082)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_14073 == ap_const_lv1_0))) begin
        i_0_i_i_phi_fu_85_p4 = i_0_i_i_mid2_reg_14082;
    end else begin
        i_0_i_i_phi_fu_85_p4 = i_0_i_i_reg_81;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_396)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_396) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if (~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_2;
            end
        end
        ap_ST_st4_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Tinv_addr2_cast_fu_13664_p1 = tmp_fu_13656_p3;
assign Tinv_addr3_fu_13668_p2 = (Tinv_addr2_cast_fu_13664_p1 + tmp_3_i_trn_cast_fu_13652_p1);
assign Tinv_address0 = tmp_7_fu_13674_p1;
assign ap_reg_phiprechg_B_cached_0_0_2_reg_6244pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_1_2_reg_5647pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_2_2_reg_5050pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_3_2_reg_4453pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_4_2_reg_3856pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_5_2_reg_3259pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_6_2_reg_2662pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_7_2_reg_2065pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_0_2_reg_1468pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_1_2_reg_871pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_2_2_reg_1070pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_3_2_reg_1269pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_4_2_reg_1667pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_5_2_reg_1866pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_6_2_reg_2264pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_7_2_reg_2463pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_0_2_reg_2861pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_1_2_reg_3060pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_2_2_reg_3458pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_3_2_reg_3657pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_4_2_reg_4055pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_5_2_reg_4254pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_6_2_reg_4652pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_7_2_reg_4851pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_0_2_reg_5249pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_1_2_reg_5448pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_2_2_reg_5846pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_3_2_reg_6045pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_4_2_reg_6443pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_5_2_reg_6642pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_6_2_reg_13209pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_7_2_reg_12612pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_0_2_reg_12015pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_1_2_reg_11418pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_2_2_reg_10821pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_3_2_reg_10224pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_4_2_reg_9627pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_5_2_reg_9030pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_6_2_reg_8433pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_7_2_reg_7836pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_0_2_reg_7239pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_1_2_reg_6841pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_2_2_reg_7040pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_3_2_reg_7438pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_4_2_reg_7637pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_5_2_reg_8035pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_6_2_reg_8234pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_7_2_reg_8632pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_0_2_reg_8831pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_1_2_reg_9229pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_2_2_reg_9428pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_3_2_reg_9826pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_4_2_reg_10025pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_5_2_reg_10423pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_6_2_reg_10622pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_7_2_reg_11020pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_0_2_reg_11219pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_1_2_reg_11617pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_2_2_reg_11816pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_3_2_reg_12214pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_4_2_reg_12413pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_5_2_reg_12811pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_6_2_reg_13010pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_7_2_reg_13408pp0_it1 = 'bx;
assign ap_return_0 = B_cached_0_0_1_reg_427;
assign ap_return_1 = B_cached_0_1_1_reg_391;
assign ap_return_10 = B_cached_1_2_1_reg_115;
assign ap_return_11 = B_cached_1_3_1_reg_127;
assign ap_return_12 = B_cached_1_4_1_reg_151;
assign ap_return_13 = B_cached_1_5_1_reg_163;
assign ap_return_14 = B_cached_1_6_1_reg_187;
assign ap_return_15 = B_cached_1_7_1_reg_199;
assign ap_return_16 = B_cached_2_0_1_reg_223;
assign ap_return_17 = B_cached_2_1_1_reg_235;
assign ap_return_18 = B_cached_2_2_1_reg_259;
assign ap_return_19 = B_cached_2_3_1_reg_271;
assign ap_return_2 = B_cached_0_2_1_reg_355;
assign ap_return_20 = B_cached_2_4_1_reg_295;
assign ap_return_21 = B_cached_2_5_1_reg_307;
assign ap_return_22 = B_cached_2_6_1_reg_331;
assign ap_return_23 = B_cached_2_7_1_reg_343;
assign ap_return_24 = B_cached_3_0_1_reg_367;
assign ap_return_25 = B_cached_3_1_1_reg_379;
assign ap_return_26 = B_cached_3_2_1_reg_403;
assign ap_return_27 = B_cached_3_3_1_reg_415;
assign ap_return_28 = B_cached_3_4_1_reg_439;
assign ap_return_29 = B_cached_3_5_1_reg_451;
assign ap_return_3 = B_cached_0_3_1_reg_319;
assign ap_return_30 = B_cached_3_6_1_reg_847;
assign ap_return_31 = B_cached_3_7_1_reg_811;
assign ap_return_32 = B_cached_4_0_1_reg_775;
assign ap_return_33 = B_cached_4_1_1_reg_739;
assign ap_return_34 = B_cached_4_2_1_reg_703;
assign ap_return_35 = B_cached_4_3_1_reg_667;
assign ap_return_36 = B_cached_4_4_1_reg_631;
assign ap_return_37 = B_cached_4_5_1_reg_595;
assign ap_return_38 = B_cached_4_6_1_reg_559;
assign ap_return_39 = B_cached_4_7_1_reg_523;
assign ap_return_4 = B_cached_0_4_1_reg_283;
assign ap_return_40 = B_cached_5_0_1_reg_487;
assign ap_return_41 = B_cached_5_1_1_reg_463;
assign ap_return_42 = B_cached_5_2_1_reg_475;
assign ap_return_43 = B_cached_5_3_1_reg_499;
assign ap_return_44 = B_cached_5_4_1_reg_511;
assign ap_return_45 = B_cached_5_5_1_reg_535;
assign ap_return_46 = B_cached_5_6_1_reg_547;
assign ap_return_47 = B_cached_5_7_1_reg_571;
assign ap_return_48 = B_cached_6_0_1_reg_583;
assign ap_return_49 = B_cached_6_1_1_reg_607;
assign ap_return_5 = B_cached_0_5_1_reg_247;
assign ap_return_50 = B_cached_6_2_1_reg_619;
assign ap_return_51 = B_cached_6_3_1_reg_643;
assign ap_return_52 = B_cached_6_4_1_reg_655;
assign ap_return_53 = B_cached_6_5_1_reg_679;
assign ap_return_54 = B_cached_6_6_1_reg_691;
assign ap_return_55 = B_cached_6_7_1_reg_715;
assign ap_return_56 = B_cached_7_0_1_reg_727;
assign ap_return_57 = B_cached_7_1_1_reg_751;
assign ap_return_58 = B_cached_7_2_1_reg_763;
assign ap_return_59 = B_cached_7_3_1_reg_787;
assign ap_return_6 = B_cached_0_6_1_reg_211;
assign ap_return_60 = B_cached_7_4_1_reg_799;
assign ap_return_61 = B_cached_7_5_1_reg_823;
assign ap_return_62 = B_cached_7_6_1_reg_835;
assign ap_return_63 = B_cached_7_7_1_reg_859;
assign ap_return_7 = B_cached_0_7_1_reg_175;
assign ap_return_8 = B_cached_1_0_1_reg_139;
assign ap_return_9 = B_cached_1_1_1_reg_103;

/// ap_sig_bdd_22 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_3019 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_3019 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_370 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_370 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_396 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_396 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign exitcond3_i_i8_fu_13620_p2 = (j_0_i_i_reg_92 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_flatten_fu_13608_p2 = (indvar_flatten_reg_70 == ap_const_lv7_40? 1'b1: 1'b0);
assign i6_fu_13634_p2 = (ap_const_lv4_1 + i_0_i_i_phi_fu_85_p4);
assign i_0_i_i_mid2_fu_13640_p3 = ((exitcond3_i_i8_fu_13620_p2[0:0]===1'b1)? i6_fu_13634_p2: i_0_i_i_phi_fu_85_p4);
assign indvar_flatten_next_fu_13614_p2 = (indvar_flatten_reg_70 + ap_const_lv7_1);
assign j_0_i_i_mid2_fu_13626_p3 = ((exitcond3_i_i8_fu_13620_p2[0:0]===1'b1)? ap_const_lv4_0: j_0_i_i_reg_92);
assign j_fu_13683_p2 = (j_0_i_i_mid2_fu_13626_p3 + ap_const_lv4_1);
assign tmp_20_fu_13648_p1 = i_0_i_i_mid2_fu_13640_p3[2:0];
assign tmp_21_fu_13679_p1 = j_0_i_i_mid2_fu_13626_p3[2:0];
assign tmp_3_i_trn_cast_fu_13652_p1 = j_0_i_i_mid2_fu_13626_p3;
assign tmp_7_fu_13674_p1 = Tinv_addr3_fu_13668_p2;
assign tmp_fu_13656_p3 = {{i_0_i_i_mid2_fu_13640_p3}, {ap_const_lv3_0}};


endmodule //DCT_MAT_Multiply_1_Loop_LoadRow_pr

