--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 100 -u 100 -o
xdig_routed.twr xdig_routed.ncd xdig.pcf

Design file:              xdig_routed.ncd
Physical constraint file: xdig.pcf
Device,package,speed:     xc3s400an,ftg256,-4 (PRODUCTION 1.42 2013-06-08)
Report level:             error report, limited to 100 items per constraint
                          unconstrained path report, limited to 100 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk100 = PERIOD TIMEGRP "clk100_speed" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.255ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk10 = PERIOD TIMEGRP "clk10_speed" TS_clk100 * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1632 paths analyzed, 220 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.631ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_spi = PERIOD TIMEGRP "spi_speed" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock "clk100" 

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   5.090ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "clk10" 

 68 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.051ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "cfg_sck" 

 3 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.504ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock "cfg_sck" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  42.061ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 233 paths analyzed, 127 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  31.168ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk100                      |     10.000ns|      5.255ns|      0.563ns|            0|            0|           24|         1632|
| TS_clk10                      |    100.000ns|      5.631ns|          N/A|            0|            0|         1632|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CFG_SSELN
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MOSI_IN     |    7.183(R)|    4.985(R)|cfg_sck           |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock FPGA_CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
TRIG_IN[1]  |    7.051(R)|   -1.718(R)|clk10             |   0.000|
TRIG_IN[2]  |    4.780(R)|   -1.703(R)|clk10             |   0.000|
TRIG_IN[3]  |    5.574(R)|   -2.036(R)|clk10             |   0.000|
TRIG_IN[4]  |    5.015(R)|   -1.666(R)|clk10             |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock SCK_IN
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MOSI_IN     |    7.057(R)|    5.143(R)|cfg_sck           |   0.000|
------------+------------+------------+------------------+--------+

Clock CFG_SSELN to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MISO_OUT    |   41.903(F)|cfg_sck           |  10.000|
------------+------------+------------------+--------+

Clock FPGA_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ANTSEL[0]   |    5.061(R)|clk100            |   0.000|
ANTSEL[1]   |    5.061(R)|clk100            |   0.000|
ANTSEL[2]   |    5.090(R)|clk100            |   0.000|
MCU_TRIGIN  |    5.090(R)|clk100            |   0.000|
------------+------------+------------------+--------+

Clock SCK_IN to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MISO_OUT    |   42.061(F)|cfg_sck           |  10.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CFG_SSELN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CFG_SSELN      |    8.504|    8.504|   -1.496|   -1.496|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FPGA_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA_CLK       |    5.631|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CFG_SSELN      |    8.378|    8.378|   -1.622|   -1.622|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ADCF_SDO[1]    |ADC_MISO_OUT   |   13.350|
ADCF_SDO[2]    |ADC_MISO_OUT   |   12.897|
ADCF_SDO[3]    |ADC_MISO_OUT   |   12.120|
ADCF_SDO[4]    |ADC_MISO_OUT   |   12.177|
ADCR_SDO[1]    |ADC_MISO_OUT   |   13.236|
ADCR_SDO[2]    |ADC_MISO_OUT   |   12.874|
ADCR_SDO[3]    |ADC_MISO_OUT   |   11.976|
ADCR_SDO[4]    |ADC_MISO_OUT   |   13.474|
ADC_SCK_IN     |ADCF_SCK[1]    |   10.418|
ADC_SCK_IN     |ADCF_SCK[2]    |   10.076|
ADC_SCK_IN     |ADCF_SCK[3]    |   10.130|
ADC_SCK_IN     |ADCF_SCK[4]    |   10.636|
ADC_SCK_IN     |ADCR_SCK[1]    |    9.713|
ADC_SCK_IN     |ADCR_SCK[2]    |   10.044|
ADC_SCK_IN     |ADCR_SCK[3]    |   10.567|
ADC_SCK_IN     |ADCR_SCK[4]    |   10.202|
ADC_SSEL[0]    |ADCF_SCK[1]    |   12.536|
ADC_SSEL[0]    |ADCF_SCK[2]    |    9.945|
ADC_SSEL[0]    |ADCF_SCK[3]    |    9.096|
ADC_SSEL[0]    |ADCF_SCK[4]    |    7.264|
ADC_SSEL[0]    |ADCR_SCK[1]    |   11.851|
ADC_SSEL[0]    |ADCR_SCK[2]    |   10.052|
ADC_SSEL[0]    |ADCR_SCK[3]    |    9.370|
ADC_SSEL[0]    |ADCR_SCK[4]    |    8.629|
ADC_SSEL[0]    |ADC_MISO_OUT   |   13.675|
ADC_SSEL[1]    |ADCF_SCK[1]    |   10.216|
ADC_SSEL[1]    |ADCF_SCK[2]    |   10.633|
ADC_SSEL[1]    |ADCF_SCK[3]    |   11.164|
ADC_SSEL[1]    |ADCF_SCK[4]    |   10.888|
ADC_SSEL[1]    |ADCR_SCK[1]    |    9.481|
ADC_SSEL[1]    |ADCR_SCK[2]    |   11.010|
ADC_SSEL[1]    |ADCR_SCK[3]    |   11.214|
ADC_SSEL[1]    |ADCR_SCK[4]    |   10.955|
ADC_SSEL[1]    |ADC_MISO_OUT   |   14.188|
ADC_SSEL[2]    |ADCF_SCK[1]    |   11.176|
ADC_SSEL[2]    |ADCF_SCK[2]    |   10.642|
ADC_SSEL[2]    |ADCF_SCK[3]    |   11.179|
ADC_SSEL[2]    |ADCF_SCK[4]    |   11.920|
ADC_SSEL[2]    |ADCR_SCK[1]    |   10.460|
ADC_SSEL[2]    |ADCR_SCK[2]    |   10.538|
ADC_SSEL[2]    |ADCR_SCK[3]    |   11.625|
ADC_SSEL[2]    |ADCR_SCK[4]    |   11.525|
ADC_SSEL[2]    |ADC_MISO_OUT   |   14.552|
BIAS_ENN[1]    |RF_ENN[1]      |    7.594|
BIAS_ENN[2]    |RF_ENN[2]      |    7.828|
BIAS_ENN[3]    |RF_ENN[3]      |    7.698|
BIAS_ENN[4]    |RF_ENN[4]      |    6.973|
CFG_SSELN      |MISO_OUT       |   31.168|
CONV_IN[1]     |CONVN[1]       |    7.811|
CONV_IN[1]     |CONVP[1]       |    7.811|
CONV_IN[2]     |CONVN[2]       |    8.219|
CONV_IN[2]     |CONVP[2]       |    8.219|
CONV_IN[3]     |CONVN[3]       |    7.536|
CONV_IN[3]     |CONVP[3]       |    7.536|
CONV_IN[4]     |CONVN[4]       |    8.152|
CONV_IN[4]     |CONVP[4]       |    8.152|
DAC_SSELN      |DACSSN[1]      |    9.540|
DAC_SSELN      |DACSSN[2]      |   10.408|
DAC_SSELN      |DACSSN[3]      |   12.517|
DAC_SSELN      |DACSSN[4]      |   12.905|
EXT_UNLOCK     |RF_ENN[1]      |    8.744|
EXT_UNLOCK     |RF_ENN[2]      |    8.506|
EXT_UNLOCK     |RF_ENN[3]      |    8.453|
EXT_UNLOCK     |RF_ENN[4]      |    7.116|
GATE[1]        |RF_GATE[1]     |    9.987|
GATE[2]        |RF_GATE[2]     |   10.584|
GATE[3]        |RF_GATE[3]     |   12.002|
GATE[4]        |RF_GATE[4]     |    9.755|
I2C_SEL[0]     |I2CINT         |    7.226|
I2C_SEL[0]     |I2C[1]         |    7.533|
I2C_SEL[0]     |I2C[2]         |    8.404|
I2C_SEL[0]     |I2C[3]         |    8.219|
I2C_SEL[0]     |I2C[4]         |    7.650|
I2C_SEL[1]     |I2CINT         |    7.819|
I2C_SEL[1]     |I2C[1]         |    7.324|
I2C_SEL[1]     |I2C[2]         |    8.070|
I2C_SEL[1]     |I2C[3]         |    8.011|
I2C_SEL[1]     |I2C[4]         |    7.316|
I2C_SEL[2]     |I2CINT         |    7.832|
I2C_SEL[2]     |I2C[1]         |    7.713|
I2C_SEL[2]     |I2C[2]         |    8.520|
I2C_SEL[2]     |I2C[3]         |    8.354|
I2C_SEL[2]     |I2C[4]         |    7.766|
MCU_SYNCOUT    |SYNC_OUTX      |    5.703|
MISO[1]        |MISO_OUT       |   12.931|
MISO[2]        |MISO_OUT       |   12.073|
MISO[3]        |MISO_OUT       |   11.635|
MISO[4]        |MISO_OUT       |   12.434|
MOSI_IN        |MOSI[1]        |    9.398|
MOSI_IN        |MOSI[2]        |   10.351|
MOSI_IN        |MOSI[3]        |   11.015|
MOSI_IN        |MOSI[4]        |   13.288|
RF_PWM[1]      |RF_GATE[1]     |    9.721|
RF_PWM[2]      |RF_GATE[2]     |   10.303|
RF_PWM[3]      |RF_GATE[3]     |   11.629|
RF_PWM[4]      |RF_GATE[4]     |    9.474|
SCK_IN         |SCK[1]         |    9.177|
SCK_IN         |SCK[2]         |   10.007|
SCK_IN         |SCK[3]         |   10.241|
SCK_IN         |SCK[4]         |   10.008|
SSEL[0]        |DACSSN[1]      |    9.620|
SSEL[0]        |DACSSN[2]      |   10.724|
SSEL[0]        |DACSSN[3]      |   12.469|
SSEL[0]        |DACSSN[4]      |   14.113|
SSEL[0]        |MISO_OUT       |   15.170|
SSEL[0]        |MOSI[1]        |    9.351|
SSEL[0]        |MOSI[2]        |   10.759|
SSEL[0]        |MOSI[3]        |   12.368|
SSEL[0]        |MOSI[4]        |   13.721|
SSEL[0]        |SCK[1]         |    9.091|
SSEL[0]        |SCK[2]         |   10.661|
SSEL[0]        |SCK[3]         |   13.017|
SSEL[0]        |SCK[4]         |   13.772|
SSEL[0]        |SYNSSN[1]      |    9.168|
SSEL[0]        |SYNSSN[2]      |   11.555|
SSEL[0]        |SYNSSN[3]      |   13.574|
SSEL[0]        |SYNSSN[4]      |   14.549|
SSEL[0]        |VGASSN[1]      |    9.830|
SSEL[0]        |VGASSN[2]      |   11.116|
SSEL[0]        |VGASSN[3]      |   12.053|
SSEL[0]        |VGASSN[4]      |   13.930|
SSEL[1]        |DACSSN[1]      |    9.901|
SSEL[1]        |DACSSN[2]      |   10.344|
SSEL[1]        |DACSSN[3]      |    9.978|
SSEL[1]        |DACSSN[4]      |   11.422|
SSEL[1]        |MISO_OUT       |   13.190|
SSEL[1]        |MOSI[1]        |    9.723|
SSEL[1]        |MOSI[2]        |   10.797|
SSEL[1]        |MOSI[3]        |    9.840|
SSEL[1]        |MOSI[4]        |   10.229|
SSEL[1]        |SCK[1]         |    9.463|
SSEL[1]        |SCK[2]         |   10.897|
SSEL[1]        |SCK[3]         |   10.254|
SSEL[1]        |SCK[4]         |   11.311|
SSEL[1]        |SYNSSN[1]      |    9.123|
SSEL[1]        |SYNSSN[2]      |   10.880|
SSEL[1]        |SYNSSN[3]      |   11.396|
SSEL[1]        |SYNSSN[4]      |   11.690|
SSEL[1]        |VGASSN[1]      |    9.756|
SSEL[1]        |VGASSN[2]      |   10.811|
SSEL[1]        |VGASSN[3]      |    9.747|
SSEL[1]        |VGASSN[4]      |   11.790|
SYN_SSELN      |SYNSSN[1]      |    8.967|
SYN_SSELN      |SYNSSN[2]      |   10.930|
SYN_SSELN      |SYNSSN[3]      |    9.836|
SYN_SSELN      |SYNSSN[4]      |   10.804|
VGA_SSELN      |MISO_OUT       |    9.932|
VGA_SSELN      |VGASSN[1]      |    9.210|
VGA_SSELN      |VGASSN[2]      |   10.600|
VGA_SSELN      |VGASSN[3]      |   11.486|
VGA_SSELN      |VGASSN[4]      |   12.678|
---------------+---------------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1965 paths, 0 nets, and 540 connections

Design statistics:
   Minimum period:  20.000ns   (Maximum frequency:  50.000MHz)
   Maximum combinational path delay:  31.168ns
   Minimum input required time before clock:   8.504ns
   Maximum output delay after clock:  42.061ns


Analysis completed Thu Oct 31 10:30:23 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



