{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683056205824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683056205824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  3 01:06:45 2023 " "Processing started: Wed May  3 01:06:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683056205824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056205824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056205824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683056205939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683056205939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stall_and_throw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Stall_and_throw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stall_and_throw-behave " "Found design unit 1: Stall_and_throw-behave" {  } { { "Stall_and_throw.vhd" "" { Text "/home/kartik/RISC_Pipelined/Stall_and_throw.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211174 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stall_and_throw " "Found entity 1: Stall_and_throw" {  } { { "Stall_and_throw.vhd" "" { Text "/home/kartik/RISC_Pipelined/Stall_and_throw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_hazards.vhd 2 1 " "Found 2 design units, including 1 entities, in source file load_hazards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_hazards-arch_load_hazards " "Found design unit 1: load_hazards-arch_load_hazards" {  } { { "load_hazards.vhd" "" { Text "/home/kartik/RISC_Pipelined/load_hazards.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211175 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_hazards " "Found entity 1: load_hazards" {  } { { "load_hazards.vhd" "" { Text "/home/kartik/RISC_Pipelined/load_hazards.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execution.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Execution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Executor-Executor_arch " "Found design unit 1: Executor-Executor_arch" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211175 ""} { "Info" "ISGN_ENTITY_NAME" "1 Executor " "Found entity 1: Executor" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FU_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FU_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FwdA-FwdA_arch " "Found design unit 1: FwdA-FwdA_arch" {  } { { "FU_A.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_A.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211176 ""} { "Info" "ISGN_ENTITY_NAME" "1 FwdA " "Found entity 1: FwdA" {  } { { "FU_A.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_A.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FU_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FU_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FwdB-arch_FwdB " "Found design unit 1: FwdB-arch_FwdB" {  } { { "FU_B.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_B.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211176 ""} { "Info" "ISGN_ENTITY_NAME" "1 FwdB " "Found entity 1: FwdB" {  } { { "FU_B.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_MUX_Control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC_MUX_Control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_MUX_Control_unit-arch_PC_MUX_Control_unit " "Found design unit 1: PC_MUX_Control_unit-arch_PC_MUX_Control_unit" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211176 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MUX_Control_unit " "Found entity 1: PC_MUX_Control_unit" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-arch_SignExtender " "Found design unit 1: SignExtender-arch_SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211177 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RegisterFile_arch " "Found design unit 1: RegisterFile-RegisterFile_arch" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211177 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch_register_16bit " "Found design unit 1: register_16bit-arch_register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211177 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-arch_register_1bit " "Found design unit 1: register_1bit-arch_register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211177 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelineRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PipelineRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineRegister-arch_PipelineRegister " "Found design unit 1: PipelineRegister-arch_PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211178 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineRegister " "Found entity 1: PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_4to1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux_4to1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4to1_16bit-arch_Mux_4to1_16bit " "Found design unit 1: Mux_4to1_16bit-arch_Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211178 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1_16bit " "Found entity 1: Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-InstructionMemory_arch " "Found design unit 1: InstructionMemory-InstructionMemory_arch" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211178 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch_Datapath " "Found design unit 1: Datapath-arch_Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211179 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-DataMemory_arch " "Found design unit 1: DataMemory-DataMemory_arch" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211179 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211180 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_tb-test_arch " "Found design unit 1: testbench_tb-test_arch" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211180 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_tb " "Found entity 1: testbench_tb" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683056211180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683056211209 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataAdd Datapath.vhd(160) " "VHDL Signal Declaration warning at Datapath.vhd(160): used implicit default value for signal \"DataAdd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683056211210 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataIn Datapath.vhd(160) " "VHDL Signal Declaration warning at Datapath.vhd(160): used implicit default value for signal \"DataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683056211210 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataOut Datapath.vhd(160) " "Verilog HDL or VHDL warning at Datapath.vhd(160): object \"DataOut\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683056211210 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_WE Datapath.vhd(163) " "VHDL Signal Declaration warning at Datapath.vhd(163): used implicit default value for signal \"C_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683056211210 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zflagout Datapath.vhd(163) " "Verilog HDL or VHDL warning at Datapath.vhd(163): object \"Zflagout\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683056211210 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z_WE Datapath.vhd(163) " "VHDL Signal Declaration warning at Datapath.vhd(163): used implicit default value for signal \"Z_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683056211210 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMem_WE Datapath.vhd(163) " "VHDL Signal Declaration warning at Datapath.vhd(163): used implicit default value for signal \"DMem_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683056211210 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_WE Datapath.vhd(163) " "VHDL Signal Declaration warning at Datapath.vhd(163): used implicit default value for signal \"RF_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683056211210 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_out Datapath.vhd(217) " "VHDL Process Statement warning at Datapath.vhd(217): signal \"IFID_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_out Datapath.vhd(218) " "VHDL Process Statement warning at Datapath.vhd(218): signal \"IFID_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_out Datapath.vhd(221) " "VHDL Process Statement warning at Datapath.vhd(221): signal \"IDRR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_out Datapath.vhd(222) " "VHDL Process Statement warning at Datapath.vhd(222): signal \"IDRR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_in Datapath.vhd(225) " "VHDL Process Statement warning at Datapath.vhd(225): signal \"IDRR_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_in Datapath.vhd(226) " "VHDL Process Statement warning at Datapath.vhd(226): signal \"IDRR_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Datapath.vhd(227) " "VHDL Process Statement warning at Datapath.vhd(227): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Datapath.vhd(228) " "VHDL Process Statement warning at Datapath.vhd(228): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_out Datapath.vhd(231) " "VHDL Process Statement warning at Datapath.vhd(231): signal \"RREX_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_out Datapath.vhd(232) " "VHDL Process Statement warning at Datapath.vhd(232): signal \"RREX_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_out Datapath.vhd(233) " "VHDL Process Statement warning at Datapath.vhd(233): signal \"RREX_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_out Datapath.vhd(234) " "VHDL Process Statement warning at Datapath.vhd(234): signal \"RREX_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu2out Datapath.vhd(235) " "VHDL Process Statement warning at Datapath.vhd(235): signal \"alu2out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_out Datapath.vhd(241) " "VHDL Process Statement warning at Datapath.vhd(241): signal \"EXMEM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_out Datapath.vhd(242) " "VHDL Process Statement warning at Datapath.vhd(242): signal \"EXMEM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_out Datapath.vhd(243) " "VHDL Process Statement warning at Datapath.vhd(243): signal \"EXMEM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_out Datapath.vhd(244) " "VHDL Process Statement warning at Datapath.vhd(244): signal \"EXMEM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_out Datapath.vhd(245) " "VHDL Process Statement warning at Datapath.vhd(245): signal \"EXMEM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMWB_out Datapath.vhd(247) " "VHDL Process Statement warning at Datapath.vhd(247): signal \"MEMWB_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMWB_out Datapath.vhd(250) " "VHDL Process Statement warning at Datapath.vhd(250): signal \"MEMWB_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683056211220 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IFID_in\[122..85\] Datapath.vhd(162) " "Using initial value X (don't care) for net \"IFID_in\[122..85\]\" at Datapath.vhd(162)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211223 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IFID_in\[68..16\] Datapath.vhd(162) " "Using initial value X (don't care) for net \"IFID_in\[68..16\]\" at Datapath.vhd(162)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211223 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IDRR_in\[122..85\] Datapath.vhd(162) " "Using initial value X (don't care) for net \"IDRR_in\[122..85\]\" at Datapath.vhd(162)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211223 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IDRR_in\[68..16\] Datapath.vhd(162) " "Using initial value X (don't care) for net \"IDRR_in\[68..16\]\" at Datapath.vhd(162)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211223 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[122..85\] Datapath.vhd(162) " "Using initial value X (don't care) for net \"RREX_in\[122..85\]\" at Datapath.vhd(162)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211223 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[68..48\] Datapath.vhd(162) " "Using initial value X (don't care) for net \"RREX_in\[68..48\]\" at Datapath.vhd(162)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211223 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[122..101\] Datapath.vhd(162) " "Using initial value X (don't care) for net \"EXMEM_in\[122..101\]\" at Datapath.vhd(162)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211223 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[68..48\] Datapath.vhd(162) " "Using initial value X (don't care) for net \"EXMEM_in\[68..48\]\" at Datapath.vhd(162)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211223 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMWB_in\[122..101\] Datapath.vhd(162) " "Using initial value X (don't care) for net \"MEMWB_in\[122..101\]\" at Datapath.vhd(162)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211223 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMWB_in\[68..48\] Datapath.vhd(162) " "Using initial value X (don't care) for net \"MEMWB_in\[68..48\]\" at Datapath.vhd(162)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211223 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegister PipelineRegister:IFID " "Elaborating entity \"PipelineRegister\" for hierarchy \"PipelineRegister:IFID\"" {  } { { "Datapath.vhd" "IFID" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683056211236 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[0\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[0\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[0\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[1\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[1\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[1\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[2\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[2\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[2\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[3\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[3\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[3\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[4\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[4\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[4\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[5\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[5\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[5\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[6\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[6\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[6\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[7\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[7\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[7\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[8\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[8\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[8\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[9\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[9\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[9\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[10\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[10\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[10\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[11\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[11\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[11\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[12\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[12\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[12\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[13\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[13\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[13\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[14\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[14\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[14\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211240 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[15\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[15\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211241 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[15\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211241 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[16\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[16\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211241 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[16\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211241 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[17\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[17\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211241 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[17\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211241 "|Datapath|PipelineRegister:IFID"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "data_out\[18\] PipelineRegister.vhd(20) " "HDL error at PipelineRegister.vhd(20): can't infer register for \"data_out\[18\]\" because its behavior does not match any supported register model" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 20 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1683056211241 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] PipelineRegister.vhd(18) " "Inferred latch for \"data_out\[18\]\" at PipelineRegister.vhd(18)" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211241 "|Datapath|PipelineRegister:IFID"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "PipelineRegister:IFID " "Can't elaborate user hierarchy \"PipelineRegister:IFID\"" {  } { { "Datapath.vhd" "IFID" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 167 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683056211251 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 39 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683056211315 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  3 01:06:51 2023 " "Processing ended: Wed May  3 01:06:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683056211315 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683056211315 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683056211315 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211315 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 39 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 39 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683056211421 ""}
