<!doctype html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta
      name="viewport"
      content="width=device-width, initial-scale=1.0" />

    <link
      rel="stylesheet"
      href="https://s.brightspace.com/lib/fonts/0.6.1/fonts.css" />
    <link
      rel="stylesheet"
      href="/content/enforced/763384-BUSN620_H5P_Griky_development_8w/globalStyles/GlobalStyles.css" />
    <link
      rel="stylesheet"
      href="/content/enforced/763384-BUSN620_H5P_Griky_development_8w/globalStyles/StylesComponents.css" />
    <!-- Bootstrap CSS -->
    <link
      rel="stylesheet"
      href="/shared/LCS_HTML_Templates/apus_Template_2020/_assets/thirdpartylib/bootstrap-4.3.1/css/bootstrap.min.css" />
    <!-- Font Awesome CSS -->
    <link
      rel="stylesheet"
      href="/shared/LCS_HTML_Templates/apus_Template_2020/_assets/thirdpartylib/fontawesome-free-5.9.0-web/css/all.min.css" />
    <!-- Template CSS -->
    <link
      rel="stylesheet"
      href="/shared/LCS_HTML_Templates/apus_Template_2020/_assets/css/styles.min.css" />
    <link
      rel="stylesheet"
      href="/shared/LCS_HTML_Templates/apus_Template_2020/_assets/css/custom.css" />
    <link
      rel="stylesheet"
      href="../../../Griky Structure/StylesComponents.css" />
    <link
      rel="stylesheet"
      href="../../../Griky Structure/GlobalStyles.css" />

    <style>
      :root {
        --color-primary: #041e42;
        --color-accent: #05c3de;
        --color-text: #333;
      }

      body {
        margin: 0;
        padding: 0;
        font-family: Lato, sans-serif !important;
      }

      /* Bloque del Banner Superior */
      .banner {
        background-color: var(--color-primary);
        padding: 20px;
        color: white;
        text-align: center;
        margin: 0;
      }

      .banner__week-number {
        display: block;
        font-size: 20px;
        color: var(--color-accent);
        font-weight: normal;
      }

      .banner__week-name {
        display: block;
        font-size: 28px;
        font-weight: bold;
      }

      /* Bloque del Contenido Principal */
      .content-wrapper {
        padding: 20px;
      }

      .topic-title {
        text-align: center;
        color: var(--color-primary);
        font-size: 35px;
        margin-bottom: 20px;
      }

      /* Divider */
      .divider-line {
        border: 0;
        border-top: 1px solid #ccc;
        margin: 20px 0;
      }

      /* Logo Footer */
      .logo-footer {
        display: block;
        margin-left: auto;
        width: 110px;
      }

      .dual-box p {
        color: #fff;
      }

      ul.lista-svg-custom {
        list-style: none;
        padding: 40px;
        margin: 20px 0;
      }

      ul.lista-svg-custom li {
        position: relative;
        padding-left: 10px;
        margin-bottom: 12px;
        line-height: 1.5;
      }
      ul.lista-svg-custom li::before {
        content: "";
        position: absolute;
        left: 0;
        top: 2px;
        width: 20px;
        height: 20px;
        background-color: currentColor;
        -webkit-mask-repeat: no-repeat;
        -webkit-mask-position: center;
        -webkit-mask-size: contain;
        mask-repeat: no-repeat;
        mask-position: center;
        mask-size: contain;
      }

      ul.color-azul-oscuro li::before {
        background-color: #004c97;
      }

      ul.color-cyan li::before {
        background-color: #05c3de;
      }

      ul.color-azul-noche li::before {
        background-color: #041e42;
      }

      /* ‚úîÔ∏è Check */
      ul.icono-check li::before {
        -webkit-mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M9 16.17L4.83 12l-1.42 1.41L9 19 21 7l-1.41-1.41z"/></svg>');
        mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M9 16.17L4.83 12l-1.42 1.41L9 19 21 7l-1.41-1.41z"/></svg>');
      }

      /* ‚óæ Cuadrado peque√±o */
      ul.icono-cuadrado li::before {
        -webkit-mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M8 8h8v8H8z"/></svg>');
        mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M8 8h8v8H8z"/></svg>');
      }

      /* ‚û°Ô∏è Flecha derecha */
      ul.icono-flecha li::before {
        -webkit-mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M12 4l-1.41 1.41L16.17 11H4v2h12.17l-5.58 5.59L12 20l8-8z"/></svg>');
        mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M12 4l-1.41 1.41L16.17 11H4v2h12.17l-5.58 5.59L12 20l8-8z"/></svg>');
      }

      /* ‚ùå Cruz (X) */
      ul.icono-cruz li::before {
        -webkit-mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M19 6.41L17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>');
        mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M19 6.41L17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>');
      }

      /* ‚ú≥Ô∏è Asterisco */
      ul.icono-asterisco li::before {
        -webkit-mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M11 2h2v5.17L16.24 3.5l1.76 1.76L14.83 9H20v2h-5.17l3.67 3.24-1.76 1.76L13 12.83V18h-2v-5.17L7.76 16.5l-1.76-1.76L9.17 11H4V9h5.17L5.5 5.76l1.76-1.76L11 7.17z"/></svg>');
        mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M11 2h2v5.17L16.24 3.5l1.76 1.76L14.83 9H20v2h-5.17l3.67 3.24-1.76 1.76L13 12.83V18h-2v-5.17L7.76 16.5l-1.76-1.76L9.17 11H4V9h5.17L5.5 5.76l1.76-1.76L11 7.17z"/></svg>');
      }

      /* ‚ñ∂Ô∏è Play (Tri√°ngulo) */
      ul.icono-play li::before {
        -webkit-mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M8 5v14l11-7z"/></svg>');
        mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M8 5v14l11-7z"/></svg>');
      }

      /* üö© Bandera */
      ul.icono-bandera li::before {
        -webkit-mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M14.4 6L14 4H5v17h2v-7h5.6l.4 2h7V6z"/></svg>');
        mask-image: url('data:image/svg+xml;utf8,<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="black"><path d="M14.4 6L14 4H5v17h2v-7h5.6l.4 2h7V6z"/></svg>');
      }

      details {
        margin-top: 20px;
        background-color: #041d42;
        color: #ffffff;
        padding: 10px 20px;
        font-size: 19px;
        border-radius: 8px;
      }
      summary {
        color: #05c3de;
        font-size: 19px;
      }
      .btn-primary {
        background-color: #05c3de !important;
        border-color: #05c3de !important;
        color: #041e42 !important;
      }

      /* Hover */
      .btn-primary:hover,
      .btn-primary:focus {
        background-color: #041e42 !important;
        border-color: #041e42 !important;
        color: #ffffff !important;
      }

      .btn-primary:disabled {
        opacity: 1 !important;
      }
      .btn-primary a {
        color: inherit !important;
        text-decoration: none !important;
        display: inline-block;
        width: 100%;
        height: 100%;
      }

      .btn-primary:hover a,
      .btn-primary:focus a {
        color: inherit !important;
      }
    </style>
  </head>

  <body>
    <header class="banner">
      <span class="banner__week-number"> Week 5 </span>
      <span class="banner__week-name">
        Power-Efficient Design
      </span>
    </header>

    <main class="content-wrapper">
      <h1 class="topic-title">
        Dynamic Voltage and Frequency Scaling (DVFS)
      </h1>

      <hr class="divider-line" />

      <p>
        DVFS is a prominent&nbsp;power optimization
        technique used in modern processors to manage energy
        consumption effectively. It involves dynamically
        adjusting the voltage and frequency of a processor
        based on the current workload demands.
      </p>
      <p>
        Key aspects of DVFS involve adjusting both the
        supply voltage and clock frequency of a processor to
        optimize power consumption. Dynamic Voltage Scaling
        (DVS) reduces power by adjusting the processor's
        voltage, with lower voltages leading to a quadratic
        reduction in power consumption, making it highly
        effective for reducing dynamic power. Dynamic
        Frequency Scaling (DFS), on the other hand, adjusts
        the processor's clock frequency, where lowering the
        frequency decreases power consumption linearly. This
        is particularly beneficial when the processor does
        not need to operate at full speed.
      </p>
      <p>
        Combined DVFS optimizes both voltage and frequency
        simultaneously, offering a balanced approach to
        power reduction. This technique helps manage both
        dynamic and static power, making it an effective
        method for improving overall energy
        efficiency.&nbsp;
      </p>
      <p>
        Several benefits and challenges of DVFS include:
      </p>
      <div class="dual-box-wrapper">
        <div class="dual-box">
          <strong>Benefits:</strong><br />
          <p>
            Energy Efficiency: Can reduce dynamic power by
            40-‚Äì70% and leakage power by two to three
            times.&nbsp;
          </p>
          <p>
            Extended Battery Life: Helps extend battery life
            in portable devices by reducing power
            consumption during low activity periods.&nbsp;
          </p>
          <p>
            Reduced Heat Generation: Lowers heat generation,
            improving reliability and longevity of
            electronic components.
          </p>
        </div>
        <div class="dual-box">
          <strong>Challenges:</strong><br />
          <p>
            Complexity in Implementation: Requires careful
            management of voltage and frequency
            levels.&nbsp;
          </p>
          <p>
            Performance Trade-offs: May lead to performance
            degradation if not managed properly.&nbsp;
          </p>
          <p>
            Granularity of Control: Effectiveness depends on
            the granularity of control over voltage and
            frequency adjustments.&nbsp;
          </p>
        </div>
      </div>
      <p>
        Dynamic Voltage and Frequency Scaling (DVFS) has a
        wide range of applications across various systems.
        In embedded systems, it helps manage energy
        consumption while ensuring that the system maintains
        sufficient computational capacity. For neural
        network accelerators, DVFS optimizes energy
        efficiency in hardware designed to accelerate neural
        network processing. Additionally, in mobile and IoT
        devices, DVFS plays a crucial role in extending
        battery life and reducing heat generation, making it
        an essential tool for improving the performance and
        longevity of these devices.&nbsp;
      </p>
      <h3>Clock Gating and Power Gating</h3>
      <p>
        Clock gating and power gating are two important
        techniques used in processor design to reduce power
        consumption. These methods target different aspects
        of power usage and can be implemented at various
        levels of granularity.
      </p>
      <h3>Clock Gating</h3>
      <p>
        Clock gating is a technique used to reduce dynamic
        power consumption in digital circuits. It works by
        disabling the clock signal to certain parts of the
        circuit when they are not in use. Key aspects of
        clock gating include the following:
      </p>
      <ul
        class="lista-svg-custom icono-flecha color-azul-noche">
        <li class="blue_arrow">
          Functionality: Stops the clock signals to unused
          sections of the circuit, reducing unnecessary
          switching activities.&nbsp;&nbsp;
        </li>
        <li class="blue_arrow">
          Implementation: Can be based on gates, latches, or
          flip-flops.&nbsp;&nbsp;
        </li>
        <li class="blue_arrow">
          Effectiveness: Widely used in synchronous circuits
          to save power by reducing dynamic power
          dissipation.&nbsp;&nbsp;
        </li>
      </ul>
      <p>
        Clock gating offers several advantages, primarily in
        reducing dynamic power consumption by selectively
        turning off the clock signal to inactive components.
        This technique can be implemented with relatively
        low overhead, making it an efficient method for
        power management. Additionally, clock gating
        provides fine-grained control over power usage,
        allowing for more precise optimization of energy
        consumption in digital circuits.
      </p>
      <h3>Power Gating</h3>
      <p>
        Power gating targets static or leakage power, which
        is the power consumed by a circuit even when it is
        not actively switching. This technique involves
        cutting off the voltage supply to inactive blocks of
        the circuit. Key aspects of power gating include the
        following:&nbsp;
      </p>
      <ul
        class="lista-svg-custom icono-flecha color-azul-noche">
        <li class="blue-arrow">
          Functionality: Physically isolates sections of the
          circuit to prevent leakage power
          consumption.&nbsp;&nbsp;
        </li>
        <li class="blue-arrow">
          Implementation: More invasive than clock gating,
          requiring careful design to manage power-up and
          power-down sequences.&nbsp;&nbsp;
        </li>
        <li class="blue-arrow">
          Effectiveness: Beneficial for reducing stand-by
          power and enabling Iddq testing.&nbsp;&nbsp;
        </li>
      </ul>
      <p>
        Power gating offers significant advantages,
        particularly in reducing static power consumption by
        cutting power to portions of a circuit during idle
        periods. This makes it especially effective for
        scenarios where long idle times occur. However,
        power gating also presents challenges, including
        potential time delays when transitioning into and
        out of power-gated modes, as the system must ensure
        these transitions are done safely. Additionally,
        careful management of state retention and recovery
        is required to ensure that the system maintains
        proper functionality when reactivating power to
        gated components.
      </p>
      <h3>Integration and Comparison&nbsp;</h3>
      <p>
        Both clock gating and power gating are integral to
        power optimization strategies in modern processors
        for the following reasons:
      </p>
      <div class="dual-box-wrapper">
        <div class="dual-box">
          <strong>Complementary Techniques:</strong><br />
          Clock gating primarily reduces dynamic power,
          whereas power gating addresses static power.
        </div>
        <div class="dual-box">
          <strong>Application:</strong><br />
          Clock gating is often used for shorter idle
          periods, whereas power gating is more suitable for
          longer idle times.
        </div>
      </div>
      <div class="dual-box-wrapper">
        <div class="dual-box">
          <strong>Granularity:</strong><br />
          Clock gating can be applied at a finer granularity
          compared to power gating.
        </div>
        <div class="dual-box">
          <strong>Performance Impact:</strong><br />
          Clock gating generally has less impact on
          performance compared to power gating, which may
          introduce latency when powering up circuits.
        </div>
      </div>
      <h3>Memory Power Optimization</h3>
      <p>
        Memory power optimization is a critical area in
        processor design, as memory systems contribute
        significantly to overall power consumption. Various
        strategies have been developed to reduce memory
        power usage while maintaining performance.
      </p>
      <details>
        <summary>Key Strategies</summary>
        <ul
          class="lista-svg-custom icono-asterisco color-cyan">
          <li class="snow-icon">
            <strong
              >Cache Memory Optimization:&nbsp;</strong
            >
            <ul
              class="lista-svg-custom icono-asterisco color-cyan">
              <li>
                Involves dynamic cache management, adjusting
                cache parameters based on workload
                characteristics.&nbsp;
              </li>
              <li>
                Can lead to significant energy
                savings.&nbsp;
              </li>
            </ul>
          </li>
          <li class="snow-icon">
            <strong
              >Architectural Innovations:&nbsp;</strong
            >
            <ul
              class="lista-svg-custom icono-asterisco color-cyan">
              <li>
                Design of application-specific memory
                architectures.&nbsp;
              </li>
              <li>
                Tailors the memory subsystem to specific
                application needs, reducing unnecessary
                power expenditure.&nbsp;
              </li>
            </ul>
          </li>
          <li class="snow-icon">
            <strong>Compiler Optimizations:&nbsp;</strong>
            <ul
              class="lista-svg-custom icono-asterisco color-cyan">
              <li>
                Optimize memory access patterns through
                compiler techniques.&nbsp;
              </li>
              <li>
                Includes loop transformations and data
                layout optimizations to reduce memory
                accesses.&nbsp;
              </li>
            </ul>
          </li>
          <li class="snow-icon">
            <strong
              >Hardware-Assisted Data
              Compression:&nbsp;</strong
            >
            <ul
              class="lista-svg-custom icono-asterisco color-cyan">
              <li>
                Implements data compression at the hardware
                level.&nbsp;
              </li>
              <li>
                Reduces the amount of data stored and
                accessed, saving power.&nbsp;
              </li>
            </ul>
          </li>
          <li class="snow-icon">
            <strong
              >Dynamic Voltage and Frequency Scaling (DVFS)
              for Memory:&nbsp;</strong
            >
            <ul
              class="lista-svg-custom icono-asterisco color-cyan">
              <li>
                Applies DVFS techniques to memory
                subsystems.&nbsp;
              </li>
              <li>
                Adjusts voltage and frequency based on
                current workload.&nbsp;
              </li>
            </ul>
          </li>
          <li class="snow-icon">
            <strong>Memory Access Scheduling:&nbsp;</strong>
            <ul
              class="lista-svg-custom icono-asterisco color-cyan">
              <li>
                Involves efficient scheduling of memory
                accesses.&nbsp;
              </li>
              <li>
                Includes techniques like memory access
                reordering and prioritization.&nbsp;
              </li>
            </ul>
          </li>
          <li class="snow-icon">
            <strong
              >Sub-banking and Bit-Line
              Segmentation:&nbsp;</strong
            >
            <ul
              class="lista-svg-custom icono-asterisco color-cyan">
              <li>
                Divides memory into smaller banks or
                segments.&nbsp;
              </li>
              <li>
                Allows for powering down unused sections,
                saving power.&nbsp;
              </li>
            </ul>
          </li>
          <li class="snow-icon">
            <strong>Drowsy Caches:</strong>
            <ul
              class="lista-svg-custom icono-asterisco color-cyan">
              <li>
                Puts cache lines into a low-power state when
                not actively used.&nbsp;
              </li>
              <li>
                Reduces leakage power in cache memory.
              </li>
            </ul>
          </li>
          <li class="snow-icon">
            <strong
              >Scratchpad Memory Management:&nbsp;</strong
            >
            <ul
              class="lista-svg-custom icono-asterisco color-cyan">
              <li>
                Uses small, fast, and power-efficient
                scratchpad memory.&nbsp;
              </li>
              <li>
                Offloads frequently accessed data from main
                memory, reducing power consumption.&nbsp;
              </li>
            </ul>
          </li>
        </ul>
      </details>
      <p>
        These strategies highlight the diverse approaches
        being taken to optimize memory power consumption,
        ranging from architectural changes to software-level
        optimizations. Each technique offers different
        benefits and can be selected based on the specific
        requirements and constraints of the system being
        designed.&nbsp;
      </p>
      <h3>Thermal Management Strategies</h3>
      <p>
        Thermal management plays a critical role in modern
        processor design, directly influencing performance,
        reliability, and power consumption. Effective
        strategies help maintain optimal operating
        temperatures and prevent thermal-related issues. Key
        approaches include Dynamic Thermal Management (DTM),
        which adjusts processor operations dynamically using
        techniques like clock gating and dynamic voltage and
        frequency scaling (DVFS), applicable to both
        single-core and multi-core processors. Power
        multiplexing distributes power across different
        cores, helping manage heat, especially in many-core
        processors. Microarchitectural techniques, including
        static and dynamic methods such as floorplanning,
        optimize the physical layout of chip components.
        Cooling strategies like conduction cooling transfer
        heat to a heat sink or other medium, commonly used
        in rugged applications, while forced air cooling
        with heatsinks improves thermal dissipation,
        particularly for power components.
      </p>
      <p>
        &nbsp;Advanced strategies consider factors like
        power dissipation and spatial distribution, ensuring
        the processor's reliability and longevity. Thermal
        throttling alternates between full-speed operation
        and sleep states to prevent overheating while
        maintaining functionality. Distributed DVFS adjusts
        voltage and frequency across different cores to
        manage thermal conditions in multicore processors.
      </p>
      <p>
        These strategies are essential for maintaining
        processor performance and reliability, ensuring
        processors can operate efficiently without the risk
        of damage from overheating. The choice of thermal
        management method depends on factors like processor
        architecture, application needs, and environmental
        conditions.
      </p>
      <div class="card card-standard">
        <div class="card-body">
          <div
            class="card-text"
            style="text-align: center">
            <span style="font-size: 24px; color: #004c99"
              ><strong
                ><img
                  src="/content/enforced/960173-CSCI580_development_8w/Week_0_Instructors/Self-Check.png"
                  alt="Self-Check Banner"
                  title="Self-Check Banner"
                  data-d2l-editor-default-img-style="true"
                  style="max-width: 100%" /></strong
            ></span>
          </div>
          <div class="card-text">
            <br />
            <div class="card card-standard card-reveal">
              <div class="card-body">
                <div class="card-text">
                  <h3
                    class="card-text"
                    style="color: #041e42">
                    TRUE or FALSE?
                  </h3>
                  <div
                    class="card-text"
                    style="color: #041e42">
                    <span style="font-size: 19px"
                      ><span
                        style="list-style-type: disc"
                        xml:lang="EN-US"
                        data-contrast="auto"
                        ><span
                          data-ccp-parastyle="Body Text"
                          >Voltage and frequency scaling is
                          a technique used to increase power
                          consumption in processors.</span
                        ></span
                      >
                    </span>
                  </div>
                  <button
                    type="button"
                    class="btn btn-primary btn-reveal"
                    data-toggle="collapse"
                    aria-expanded="false">
                    Show Answer
                  </button>
                  <div
                    class="collapse"
                    tabindex="0">
                    <h3 style="color: #041e42">
                      Answer:&nbsp; FALSE
                    </h3>
                    <p style="color: #041e42">
                      <span data-ccp-parastyle="Body Text"
                        >Explanation:&nbsp; Voltage and
                        frequency scaling is a technique
                        used to reduce power consumption in
                        processors by lowering the voltage
                        and frequency during periods of low
                        demand, thereby saving
                        energy.&nbsp;</span
                      >
                    </p>
                  </div>
                </div>
              </div>
            </div>
          </div>
        </div>
      </div>

      <hr class="divider-line" />

      <footer class="course-footer">
        <img
          class="logo-footer"
          src="/shared/LCS_HTML_Templates/apus_Template_2020/_assets/img/logo.png"
          alt="APUS Logo" />
      </footer>
    </main>

    <script src="/shared/LCS_HTML_Templates/apus_Template_2020/_assets/thirdpartylib/jquery/jquery-3.4.1.min.js"></script>
    <script src="/shared/LCS_HTML_Templates/apus_Template_2020/_assets/thirdpartylib/popper-js/popper.min.js"></script>
    <script src="/shared/LCS_HTML_Templates/apus_Template_2020/_assets/thirdpartylib/bootstrap-4.3.1/js/bootstrap.min.js"></script>
    <script src="/shared/LCS_HTML_Templates/apus_Template_2020/_assets/js/scripts.min.js"></script>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.8/dist/js/bootstrap.bundle.min.js"></script>
    <script src="/content/enforced/763384-BUSN620_H5P_Griky_development_8w/assets/sorting/js/components.js"></script>
  </body>
</html>
