<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">

  <!-- PACE Progress Bar START -->
  
    
<script src="https://raw.githubusercontent.com/HubSpot/pace/v1.0.2/pace.min.js"></script>

    
<link rel="stylesheet" href="https://github.com/HubSpot/pace/raw/master/themes/orange/pace-theme-flash.css">

  
  

  <!-- PACE Progress Bar START -->

  
  <title>Three purple&#39;s blog</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  
  
  
  
  <meta property="og:type" content="website">
<meta property="og:title" content="Three purple&#39;s blog">
<meta property="og:url" content="https://doc.threepurple.cn/page/2/index.html">
<meta property="og:site_name" content="Three purple&#39;s blog">
<meta property="og:locale">
<meta property="article:author" content="Three purple">
<meta name="twitter:card" content="summary">
  
    <link rel="alternate" href="/atom.xml" title="Three purple&#39;s blog" type="application/atom+xml">
  
  <link rel="icon" href="/css/images/favicon.ico">
  
    <link href="//fonts.googleapis.com/css?family=Source+Code+Pro" rel="stylesheet" type="text/css">
  
  <link href="https://fonts.googleapis.com/css?family=Open+Sans|Montserrat:700" rel="stylesheet" type="text/css">
  <link href="https://fonts.googleapis.com/css?family=Roboto:400,300,300italic,400italic" rel="stylesheet" type="text/css">
  <link href="https://cdn.bootcss.com/font-awesome/4.6.3/css/font-awesome.min.css" rel="stylesheet">
  <style type="text/css">
    @font-face{font-family:futura-pt;src:url(https://use.typekit.net/af/9749f0/00000000000000000001008f/27/l?subset_id=2&fvd=n5) format("woff2");font-weight:500;font-style:normal;}
    @font-face{font-family:futura-pt;src:url(https://use.typekit.net/af/90cf9f/000000000000000000010091/27/l?subset_id=2&fvd=n7) format("woff2");font-weight:500;font-style:normal;}
    @font-face{font-family:futura-pt;src:url(https://use.typekit.net/af/8a5494/000000000000000000013365/27/l?subset_id=2&fvd=n4) format("woff2");font-weight:lighter;font-style:normal;}
    @font-face{font-family:futura-pt;src:url(https://use.typekit.net/af/d337d8/000000000000000000010095/27/l?subset_id=2&fvd=i4) format("woff2");font-weight:400;font-style:italic;}</style>
    
  <link rel="stylesheet" id="athemes-headings-fonts-css" href="//fonts.googleapis.com/css?family=Yanone+Kaffeesatz%3A200%2C300%2C400%2C700&amp;ver=4.6.1" type="text/css" media="all">
  
<link rel="stylesheet" href="/css/style.css">


  
<script src="https://code.jquery.com/jquery-3.1.1.min.js"></script>


  <!-- Bootstrap core CSS -->
  <link rel="stylesheet" href="https://netdna.bootstrapcdn.com/bootstrap/3.0.2/css/bootstrap.min.css" >
  <link rel="stylesheet" href="/css/hiero.css" >
  <link rel="stylesheet" href="/css/glyphs.css" >
  
    <link rel="stylesheet" href="/css/vdonate.css" >
  

  <!-- Custom CSS -->
  
<link rel="stylesheet" href="/css/my.css">

  <!-- Google Adsense -->
  
<meta name="generator" content="Hexo 7.3.0"></head>

<script>
var themeMenus = {};

  themeMenus["/"] = "Home"; 

  themeMenus["/archives/"] = "Archives"; 

  themeMenus["/categories/"] = "Categories"; 

  themeMenus["/tags/"] = "Tags"; 

</script>


  <body>


  <header id="allheader" class="site-header" role="banner">
  <div class="clearfix container">
      <div class="site-branding">

          <h1 class="site-title">
            
              <a href="/" rel="home" >
                <img style="margin-bottom: 10px;"  width="124px" height="124px" alt="Hike News" src=" /css/images/bDuck.png">
              </a>
            
          </h1>

          
            
          <nav id="main-navigation" class="main-navigation" role="navigation">
            <a class="nav-open">Menu</a>
            <a class="nav-close">Close</a>
            <div class="clearfix sf-menu">

              <ul id="main-nav" class="nmenu sf-js-enabled">
                    
                      <li class="menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-1663"> <a class="" href="/">Home</a> </li>
                    
                      <li class="menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-1663"> <a class="" href="/archives/">Archives</a> </li>
                    
                      <li class="menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-1663"> <a class="" href="/categories/">Categories</a> </li>
                    
                      <li class="menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-1663"> <a class="" href="/tags/">Tags</a> </li>
                    
              </ul>
            </div>
          </nav>


      </div>
  </div>
</header>


  <div id="originBgDiv" style="background: #fff; width: 100%;">

      <div style="max-height:600px; overflow: hidden;  display: flex; display: -webkit-flex; align-items: center;">
        <img id="originBg" width="100%" alt="" src="">
      </div>

  </div>

  <script>
  function setAboutIMG(){
      var imgUrls = "css/images/pose.jpg,https://source.unsplash.com/collection/954550/1920x1080".split(",");
      var random = Math.floor((Math.random() * imgUrls.length ));
      if (imgUrls[random].startsWith('http') || imgUrls[random].indexOf('://') >= 0) {
        document.getElementById("originBg").src=imgUrls[random];
      } else {
        document.getElementById("originBg").src='/' + imgUrls[random];
      }
  }
  bgDiv=document.getElementById("originBgDiv");
  if(location.pathname.match('about')){
    setAboutIMG();
    bgDiv.style.display='block';
  }else{
    bgDiv.style.display='none';
  }
  </script>



  <div id="container">
    <div id="wrap">
            
      <div id="content" class="outer">
        
          <section id="main">
  
    <article id="post-如何建立实体复杂网络网络的Space-L模型"  class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" itemprop="name">
      <a class="article-title" href="/2020/05/19/%E5%A6%82%E4%BD%95%E5%BB%BA%E7%AB%8B%E5%AE%9E%E4%BD%93%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C%E7%BD%91%E7%BB%9C%E7%9A%84Space-L%E6%A8%A1%E5%9E%8B/">如何建立复杂网络实体网络的Space L模型</a>
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2020/05/19/%E5%A6%82%E4%BD%95%E5%BB%BA%E7%AB%8B%E5%AE%9E%E4%BD%93%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C%E7%BD%91%E7%BB%9C%E7%9A%84Space-L%E6%A8%A1%E5%9E%8B/" class="article-date">
	  <time datetime="2020-05-19T10:21:20.000Z" itemprop="datePublished">May 19, 2020</time>
	</a>

      
    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <p>﻿复杂网络是一个非常庞大的研究领域，有众多研究方法与研究对象，社交网络、科学家网络、生物网络、交通网络、生物网络等等。在进行仿真时候，有的网络过于庞大无法用实际的数据进行仿真，例如社交网络。而有一些网络规模较小，就需要用实际的数据进行仿真了，例如交通网络。</p>
<p>那么无论网络规模大小，对这些网络进行研究的时候，第一步往往是建模，只有模型建好了后续的研究、仿真才好进行下去。建模后，可以对网络指标进行分析，可以分析网络的抗毁性等等。总之，建模总是第一步的。</p>
<p>下面我就分享一下，自己对于复杂网络中实体网络建模的一些经验，以地铁网络为例：</p>
<p>建模方法，一般有<strong><em>Space L、Space P、Space B、Space C</em></strong>法，比较常用的建模规则是Space L法。</p>
<p>地铁网络，一般都有三四百个节点，线路十几条左右，看地铁图的是一个眼花缭乱。若是人工统计出来数据也是一项大工程。看着就想放弃，但其实掌握一定的方法并没有那么的费劲。</p>
<ol>
<li>按线路进行节点的统计，先编号，然后去除掉重合的节点</li>
<li>统计连接关系时有一定的规则：比如从左往右统计、从上往下统计，这样可以避免重复统计</li>
<li>不要直接列出邻接矩阵，先统计出连接关系生成邻接表，然后再转成邻接矩阵</li>
<li>关于邻接表，最好再检查一遍</li>
<li>以上工作最好分成数天进行，否则负荷工作效率低且出错率较高</li>
</ol>
<p>下面给出 邻接表 转成 邻接矩阵的matlab函数代码：</p>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">function</span> <span class="title">b</span>  = <span class="title">ainc2adj</span><span class="params">( x )</span></span></span><br><span class="line"><span class="comment">%  x为邻接表（可在工作区中新建数据），输出的b为邻接矩阵</span></span><br><span class="line"><span class="comment">%   此函数是通过邻接表生成临接矩阵的</span></span><br><span class="line"><span class="keyword">if</span> <span class="built_in">min</span>(x(:))==<span class="number">0</span>;</span><br><span class="line">   x=x+<span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"> d=<span class="built_in">length</span>(x);</span><br><span class="line"> a=<span class="built_in">max</span>(<span class="built_in">max</span>(x));</span><br><span class="line"> b=<span class="built_in">zeros</span>(a,a);</span><br><span class="line"> </span><br><span class="line"><span class="keyword">for</span> <span class="built_in">i</span>=<span class="number">1</span>:d</span><br><span class="line">    <span class="keyword">if</span> x(<span class="built_in">i</span>,<span class="number">1</span>)==x(<span class="built_in">i</span>,<span class="number">2</span>);</span><br><span class="line">       b(x(<span class="built_in">i</span>,<span class="number">1</span>),x(<span class="built_in">i</span>,<span class="number">2</span>))=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">       b(x(<span class="built_in">i</span>,<span class="number">1</span>),x(<span class="built_in">i</span>,<span class="number">2</span>))=<span class="number">1</span>;</span><br><span class="line">        b(x(<span class="built_in">i</span>,<span class="number">2</span>),x(<span class="built_in">i</span>,<span class="number">1</span>))=<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>一般来讲生成邻接矩阵，我们就得到了实体网络的节点连接情况。但我们都知道，人工统计的难免会有一些错漏，而这个时候需要用<strong>Gephi</strong>软件帮助我们进行进一步的检验。关于<strong>Gephi如何导入数据</strong>，可以<a href="https://blog.csdn.net/weixin_43877139/article/details/102959931">参考这一篇文章</a>。导入之后，你会得到一张拓扑图，如下图所示：<br><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2020_5/1.png?raw=true" alt=""></p>
<p>但是这样的图，我们没有办法看出网络可能存有什么问题，需要进一步的操作。<br><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2020_5/2.png?raw=true" alt=""></p>
<p>点击布局中的，选择一个布局。选择<strong>Force Atlas</strong>，选择运行，图会发生变化：<br><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2020_5/3.png?raw=true" alt=""><br>        我们会发现<strong>红圈部分</strong>的点与整体网络没有任何联系，而交通网络是一个整体，那就说明这几个节点的连接关系一定都有问题。那么如何查看这几个点是哪几个点呢？点击预览，然后打开显示标签，最后点下方的刷新，就显示出来了节点标号。</p>
<p>然后可以用鼠标滚轮放大，调节左侧的节点编号显示的颜色，就可以大概看出来是那些节点出现问题了。然后回去对着连接图和节点编号去找就可以了<br><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2020_5/4.png?raw=true" alt=""><br>    这个软件生成的图也是非常漂亮的，大家可以试一试，节点颜色、大小，边的颜色、大小，都可以自己调节，还有很多计算网络指标的功能。那么这次的分享就到这里，感谢大家的时间。</p>
<p>欢迎大家与我交流。</p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C/">复杂网络</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Gephi/" rel="tag">Gephi</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Space-L/" rel="tag">Space L</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/matlab/" rel="tag">matlab</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E5%AE%9E%E4%BD%93%E7%BD%91%E7%BB%9C/" rel="tag">实体网络</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E5%BB%BA%E6%A8%A1/" rel="tag">建模</a></li></ul>

      
            
      
    </footer>
  </div>
  
</article>

<!-- Table of Contents -->

    

  
    <article id="post-matlab实现随机攻击网络边-蓄意攻击网络连边-3"  class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" itemprop="name">
      <a class="article-title" href="/2020/05/04/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%BE%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%BF%9E%E8%BE%B9-3/">matlab实现随机攻击网络边+蓄意攻击网络连边(3)</a>
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2020/05/04/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%BE%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%BF%9E%E8%BE%B9-3/" class="article-date">
	  <time datetime="2020-05-04T02:14:47.000Z" itemprop="datePublished">May 4, 2020</time>
	</a>

      
    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <p>其实在前面已经介绍过随机进攻节点和蓄意进攻节点的原理，今天和大家说一下边攻击。其实原理都是类似的，只要改动之前的一些代码就可以完成这个操作的。如果没有看过前两篇文章，那么建议你先看一下，有助于理解原理。</p>
<h4 id="前两篇地址："><a href="#前两篇地址：" class="headerlink" title="前两篇地址："></a>前两篇地址：</h4><h4 id="matlab实现随机攻击网络节点-蓄意攻击网络节点-1-附github完整工程地址"><a href="#matlab实现随机攻击网络节点-蓄意攻击网络节点-1-附github完整工程地址" class="headerlink" title="matlab实现随机攻击网络节点+蓄意攻击网络节点(1)附github完整工程地址"></a><a href="[https://xuxing0430.github.io/2019/12/13/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9/](https://xuxing0430.github.io/2019/12/13/matlab实现随机攻击网络节点-蓄意攻击网络节点/)">matlab实现随机攻击网络节点+蓄意攻击网络节点(1)附github完整工程地址</a></h4><h4 id="matlab实现随机攻击网络节点-蓄意攻击网络节点-2"><a href="#matlab实现随机攻击网络节点-蓄意攻击网络节点-2" class="headerlink" title="matlab实现随机攻击网络节点+蓄意攻击网络节点(2)"></a><a href="[https://xuxing0430.github.io/2019/12/20/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-2/](https://xuxing0430.github.io/2019/12/20/matlab实现随机攻击网络节点-蓄意攻击网络节点-2/)">matlab实现随机攻击网络节点+蓄意攻击网络节点(2)</a></h4><h3 id="我们首先应该了解删除连边和删除的节点的区别："><a href="#我们首先应该了解删除连边和删除的节点的区别：" class="headerlink" title="我们首先应该了解删除连边和删除的节点的区别："></a>我们首先应该了解删除连边和删除的节点的区别：</h3><p>删除节点：删除该节点及与该节点所有相连的边。</p>
<p>删除连边：只删除该连边，而不改变节点的状态。</p>
<h4 id="如果结合维度为N-N邻接矩阵A来说："><a href="#如果结合维度为N-N邻接矩阵A来说：" class="headerlink" title="如果结合维度为N*N邻接矩阵A来说："></a>如果结合维度为N*N邻接矩阵A来说：</h4><p>删除节点a：要删除A(a，:)和A(:，a)这一列一行，矩阵A变为（N-1）*（N-1）维度</p>
<p>删除节点a和节点b的连边：A(a,b) = 0;A(b,a) = 0;(邻接矩阵的对称性)，矩阵A还是N*N维度。</p>
<h3 id="知道了具体逻辑，那么下面就是代码实现了："><a href="#知道了具体逻辑，那么下面就是代码实现了：" class="headerlink" title="知道了具体逻辑，那么下面就是代码实现了："></a>知道了具体逻辑，那么下面就是代码实现了：</h3><h4 id="之前我们删除节点的代码片段为："><a href="#之前我们删除节点的代码片段为：" class="headerlink" title="之前我们删除节点的代码片段为："></a>之前我们删除节点的代码片段为：</h4><figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">for</span> <span class="built_in">i</span> = <span class="number">1</span>:numDelete</span><br><span class="line">    A( Name_Struct.Node_Key_Degree(<span class="built_in">i</span>),: ) = <span class="number">0</span>;     <span class="comment">%% 删除节点 Node_Key_Degree(i),用 0 占位，不能置空</span></span><br><span class="line">    A( :,Name_Struct.Node_Key_Degree(<span class="built_in">i</span>) ) = <span class="number">0</span>;</span><br><span class="line">    AA = A;</span><br><span class="line">    AA( sum(A)==<span class="number">0</span>,: ) = [];</span><br><span class="line">    AA( :,sum(A)==<span class="number">0</span> ) = [];</span><br><span class="line">    Con_Index_NetEff = testEglob( AA );</span><br><span class="line"></span><br><span class="line">    Eglob(<span class="built_in">i</span>) = Con_Index_NetEff.Net_Eff_Mymod;          </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<h4 id="边攻击需要的数据准备："><a href="#边攻击需要的数据准备：" class="headerlink" title="边攻击需要的数据准备："></a>边攻击需要的数据准备：</h4><h5 id="邻接表：也就是网络中的所有连边关系-也就是下面的代码片段中的-biao（2-edge-number的矩阵）"><a href="#邻接表：也就是网络中的所有连边关系-也就是下面的代码片段中的-biao（2-edge-number的矩阵）" class="headerlink" title="邻接表：也就是网络中的所有连边关系 也就是下面的代码片段中的 biao（2*edge_number的矩阵）"></a>邻接表：也就是网络中的所有连边关系 也就是下面的代码片段中的 biao（2*edge_number的矩阵）</h5><h5 id="边的排序关系：（可以是随机排序，可以是按某种参数进行的排序）下面的代码片段中的Node-edge-bet（1-edge-number的矩阵），就是根据边介数参数得到的边的排序"><a href="#边的排序关系：（可以是随机排序，可以是按某种参数进行的排序）下面的代码片段中的Node-edge-bet（1-edge-number的矩阵），就是根据边介数参数得到的边的排序" class="headerlink" title="边的排序关系：（可以是随机排序，可以是按某种参数进行的排序）下面的代码片段中的Node_edge_bet（1*edge_number的矩阵），就是根据边介数参数得到的边的排序"></a>边的排序关系：（可以是随机排序，可以是按某种参数进行的排序）下面的代码片段中的Node_edge_bet（1*edge_number的矩阵），就是根据边介数参数得到的边的排序</h5><h4 id="那么改动后的边攻击代码片段为："><a href="#那么改动后的边攻击代码片段为：" class="headerlink" title="那么改动后的边攻击代码片段为："></a>那么改动后的边攻击代码片段为：</h4><figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">A = A_Init;          <span class="comment">%% 网络邻接矩阵 A</span></span><br><span class="line"><span class="comment">% numDelete：删除连边的数量</span></span><br><span class="line"><span class="keyword">for</span> <span class="built_in">i</span> = <span class="number">1</span>:numDelete</span><br><span class="line">	<span class="comment">%把要删除的边置为0</span></span><br><span class="line">    A( biao(<span class="number">1</span>,Node_edge_bet(<span class="built_in">i</span>)),biao(<span class="number">2</span>,Node_edge_bet(<span class="built_in">i</span>)) ) = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">%把对称位置的边也置为0</span></span><br><span class="line">    A( biao(<span class="number">2</span>,Node_edge_bet(<span class="built_in">i</span>)),biao(<span class="number">1</span>,Node_edge_bet(<span class="built_in">i</span>)) ) = <span class="number">0</span>;</span><br><span class="line">    AA = A;</span><br><span class="line">    Con_Index_NetEff = testEglob( AA );</span><br><span class="line">    Eglob_edge_bet(<span class="built_in">i</span>) = Con_Index_NetEff.Net_Eff;           </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>经过分析之后，我们可以得到一个推测或者说是结论：那就是边攻击每次只攻击一个边，对网络的影响较小（相对于节点攻击来说）。</p>
<p>感谢大家的时间，并希望以上的内容会对大家有所帮助。</p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C/">复杂网络</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/matlab/" rel="tag">matlab</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E7%BD%91%E7%BB%9C%E8%BF%9E%E8%BE%B9/" rel="tag">网络连边</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB/" rel="tag">蓄意攻击</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB/" rel="tag">随机攻击</a></li></ul>

      
            
      
    </footer>
  </div>
  
</article>

<!-- Table of Contents -->

    

  
    <article id="post-Veirlog学习记录-6-数字频率计的设计与实现-附完整工程"  class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" itemprop="name">
      <a class="article-title" href="/2019/12/30/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-6-%E6%95%B0%E5%AD%97%E9%A2%91%E7%8E%87%E8%AE%A1%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0-%E9%99%84%E5%AE%8C%E6%95%B4%E5%B7%A5%E7%A8%8B/">Veirlog学习记录-6-数字频率计的设计与实现(附完整工程)</a>
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2019/12/30/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-6-%E6%95%B0%E5%AD%97%E9%A2%91%E7%8E%87%E8%AE%A1%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0-%E9%99%84%E5%AE%8C%E6%95%B4%E5%B7%A5%E7%A8%8B/" class="article-date">
	  <time datetime="2019-12-30T02:29:08.000Z" itemprop="datePublished">December 30, 2019</time>
	</a>

      
    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <p>﻿FPGA的课程的大作业，我们选的是数字频率计设计。下面分享一下代码，还有工程文件，还有自己写的论文（里面会有更加详细的介绍），希望可以对你有所启发。</p>
<p><strong><a href="https://github.com/XuXING0430/freDetect">工程文件github地址</a></strong></p>
<p><strong><em>开发环境：Vivado 2015.4+Modelsim(仅用于仿真波形)</em></strong><br><strong><em>开发板：赛灵思公司 xc7a100tcsg324-1</em></strong></p>
<h2 id="总体设计要求："><a href="#总体设计要求：" class="headerlink" title="总体设计要求："></a><strong>总体设计要求：</strong></h2><ul>
<li>可测量脉冲信号的频率</li>
<li>被测信号由100MHz的系统时钟分频获得，频率为学号*1000 Hz</li>
<li>测量结果在6位数码管上显示，高位若是零则不显示该位</li>
<li>采用连续测量方式，每4秒为1个周期，其中1秒用于测量，3秒用于显示</li>
</ul>
<h2 id="总体设计框图："><a href="#总体设计框图：" class="headerlink" title="总体设计框图："></a><strong>总体设计框图：</strong></h2><p><img src="https://img-blog.csdnimg.cn/2019051616143889.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt=""></p>
<h2 id="子模块设计："><a href="#子模块设计：" class="headerlink" title="子模块设计："></a><strong>子模块设计：</strong></h2><h2 id="分频模块："><a href="#分频模块：" class="headerlink" title="- 分频模块："></a>- 分频模块：</h2><p> 结构图：<br><img src="https://img-blog.csdnimg.cn/20190516161623930.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt="">代码如下：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line">module div(</span><br><span class="line">    input clk_100mhz, //系统给定的时钟频率</span><br><span class="line">    output clk_190hz, //数码管的动态扫描频率</span><br><span class="line">    output reg clk_1Hz, //控制模块的驱动频率</span><br><span class="line">    output reg fin  //输出待测试信号的频率</span><br><span class="line">    );</span><br><span class="line">	reg [9:0] cnt0;</span><br><span class="line">	reg [30:0] cnt;</span><br><span class="line">	reg [18:0] cnt1;</span><br><span class="line">	</span><br><span class="line">	always @(posedge clk_100mhz)</span><br><span class="line">		cnt1 = cnt1 + 1;</span><br><span class="line">	assign clk_190hz = cnt1[18];</span><br><span class="line">	always @(posedge clk_100mhz)</span><br><span class="line">		if(cnt == 50000000) begin</span><br><span class="line">			cnt = 0;</span><br><span class="line">			clk_1Hz = ~clk_1Hz;</span><br><span class="line">		    end</span><br><span class="line">		else</span><br><span class="line">			cnt = cnt + 1;</span><br><span class="line">	always @(posedge clk_100mhz)</span><br><span class="line">		if(cnt0 == 499) begin  //生成的测试信号的频率为100KHz</span><br><span class="line">			cnt0 = 0;</span><br><span class="line">			fin = ~fin;</span><br><span class="line">		end</span><br><span class="line">		else</span><br><span class="line">			cnt0 = cnt0 + 1;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p>被测频率本来要求是学号*1000Hz，但是我的学号无法被整除，所以无法度量频率计的的精度，更无法进行误差分析。所以才选取了100KHz作为测试频率。</p>
<h2 id="控制模块"><a href="#控制模块" class="headerlink" title="- 控制模块"></a>- 控制模块</h2><p> 结构图：<br> <img src="https://img-blog.csdnimg.cn/20190516162018357.png" alt=""><br>code：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br></pre></td><td class="code"><pre><span class="line">module control(clk_1Hz, rst, count_en, latch_en, clear);  </span><br><span class="line">  input clk_1Hz;  </span><br><span class="line">  input rst;  //复位信号</span><br><span class="line">  output count_en;  //计数使能</span><br><span class="line">  output latch_en;  //锁存使能</span><br><span class="line">  output clear;  //清零信号</span><br><span class="line">  reg [2:0] state; //状态信号，用于控制各种使能信号  </span><br><span class="line">  reg count_en;  </span><br><span class="line">  reg latch_en;  </span><br><span class="line">  reg clear;</span><br><span class="line">       </span><br><span class="line">  always @(posedge clk_1Hz or negedge rst)  </span><br><span class="line">  if(!rst)   //复位信号有效  </span><br><span class="line">    begin    //各种使能信号清零  </span><br><span class="line">      state &lt;= 3&#x27;b000;  </span><br><span class="line">      count_en &lt;= 1&#x27;b0;  </span><br><span class="line">      latch_en &lt;=1&#x27;b0;  </span><br><span class="line">      clear &lt;= 1&#x27;b0;  </span><br><span class="line">    end  </span><br><span class="line">     else    //遇到基准信号的下一个上升沿，状态变化一次，每次变化后状态持续1s  </span><br><span class="line">    begin</span><br><span class="line">      case(state)  </span><br><span class="line">        3&#x27;b000:   </span><br><span class="line">            begin //第一个上升沿到达，开始计数，计数1个基准信号周期内待测信号的上升沿个数，此个数即为待测信号的频率  </span><br><span class="line">            count_en &lt;= 1&#x27;b1;  //计数使能信号有效  </span><br><span class="line">            latch_en &lt;= 1&#x27;b0;  </span><br><span class="line">            clear &lt;= 1&#x27;b0;  </span><br><span class="line">            state &lt;= 3&#x27;b001;  </span><br><span class="line">          end  </span><br><span class="line">        3&#x27;b001:  </span><br><span class="line">          begin  //第二个上升沿到达，计数完成，锁存使能信号有效，测得频率锁存至锁存器中  </span><br><span class="line">            count_en &lt;= 1&#x27;b0;  </span><br><span class="line">            latch_en &lt;=1&#x27;b1;  </span><br><span class="line">            clear &lt;= 1&#x27;b0;  </span><br><span class="line">            state &lt;= 3&#x27;b010;  </span><br><span class="line">          end</span><br><span class="line">        3&#x27;b010:  </span><br><span class="line">          begin  //第三个上升沿到达，计数完成，锁存使能信号有效，测得频率锁存至锁存器中  </span><br><span class="line">            count_en &lt;= 1&#x27;b0;  </span><br><span class="line">            latch_en &lt;=1&#x27;b1;  </span><br><span class="line">            clear &lt;= 1&#x27;b0;  </span><br><span class="line">            state &lt;= 3&#x27;b011;  </span><br><span class="line">          end</span><br><span class="line">        3&#x27;b011:  </span><br><span class="line">          begin  //第四个上升沿到达，计数完成，锁存使能信号有效，测得频率锁存至锁存器中  </span><br><span class="line">            count_en &lt;= 1&#x27;b0;  </span><br><span class="line">            latch_en &lt;=1&#x27;b1;  </span><br><span class="line">            clear &lt;= 1&#x27;b0;  </span><br><span class="line">            state &lt;= 3&#x27;b100;  </span><br><span class="line">          end</span><br><span class="line">        3&#x27;b100:   </span><br><span class="line">          begin //第五个上升沿到达，清零使能信号有效，计数器清零，为下一次计数做准备  </span><br><span class="line">            count_en &lt;= 1&#x27;b0;</span><br><span class="line">            clear &lt;= 1&#x27;b1;   </span><br><span class="line">            latch_en &lt;=1&#x27;b1;   </span><br><span class="line">            state &lt;= 3&#x27;b000; //状态清零，进入下一次测量  </span><br><span class="line">          end  </span><br><span class="line">        default:  </span><br><span class="line">          begin  </span><br><span class="line">            count_en &lt;= 1&#x27;b0;  </span><br><span class="line">            latch_en &lt;=1&#x27;b0;  </span><br><span class="line">            clear &lt;= 1&#x27;b0;  </span><br><span class="line">            state &lt;= 3&#x27;b000;  </span><br><span class="line">          end     </span><br><span class="line">      endcase        </span><br><span class="line">    end  </span><br></pre></td></tr></table></figure>

<p>​        </p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="计数模块"><a href="#计数模块" class="headerlink" title="- 计数模块"></a>- 计数模块</h2><p> 结构图：<br> <img src="https://img-blog.csdnimg.cn/20190516162359119.png" alt=""><br> code：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line">module counter_10(en_in, rst, clear, fin, en_out, q);  </span><br><span class="line">  input en_in; //输入使能信号  </span><br><span class="line">  input rst;   //复位信号  </span><br><span class="line">  input clear; //清零信号  </span><br><span class="line">  input fin;   //待测信号  </span><br><span class="line">  output en_out; //输出使能，用于控制下一个计数器的状态，当输出使能有效时，下一个模10计数器计数加1  </span><br><span class="line">  output [3:0] q; //计数器的输出，4位BCD码输出  </span><br><span class="line">    </span><br><span class="line">  reg en_out;  </span><br><span class="line">  reg [3:0] q;  </span><br><span class="line">    </span><br><span class="line">  always@ (posedge fin or negedge rst) //输入待测信号的上升沿作为敏感信号  </span><br><span class="line">  if(!rst) //复位信号有效，计数器输出清零  </span><br><span class="line">      begin  </span><br><span class="line">        en_out &lt;= 1&#x27;b0;  </span><br><span class="line">        q &lt;= 4&#x27;b0;  </span><br><span class="line">      end  </span><br><span class="line">    else if(en_in) //进位输入使能信号有效  </span><br><span class="line">      begin  </span><br><span class="line">        if(q == 4&#x27;b1001) //若q = 4&#x27;b1001的话，q清零，同时进位输出使能有效，即en_out 赋值为1&#x27;b1  </span><br><span class="line">          begin  </span><br><span class="line">            q &lt;= 4&#x27;b0;  </span><br><span class="line">            en_out &lt;= 1&#x27;b1;  </span><br><span class="line">          end  </span><br><span class="line">             else //若q未达到4&#x27;b1001时，每到达待测信号的一个上升沿，q加1，同时输出进位清零  </span><br><span class="line">          begin  </span><br><span class="line">            q &lt;= q + 1&#x27;b1;  </span><br><span class="line">            en_out &lt;=1&#x27;b0;  </span><br><span class="line">          end  </span><br><span class="line">      end   </span><br><span class="line">    else if(clear) //若清零信号有效，计数器清零，用于为下一次测量准备  </span><br><span class="line">      begin  </span><br><span class="line">        q &lt;= 4&#x27;b0;  </span><br><span class="line">        en_out &lt;= 1&#x27;b0;  </span><br><span class="line">      end  </span><br><span class="line">    else  </span><br><span class="line">    begin  </span><br><span class="line">    q &lt;= q;  </span><br><span class="line">    en_out &lt;=1&#x27;b0;  </span><br><span class="line">    end   </span><br><span class="line">    </span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="锁存模块"><a href="#锁存模块" class="headerlink" title="锁存模块"></a>锁存模块</h2><p>结构图：<br><img src="https://img-blog.csdnimg.cn/20190516162625789.png" alt=""><br>code：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line">module latch(clk_1Hz, latch_en, rst, q0, q1, q2, q3, q4, q5, q6, q7,  </span><br><span class="line">            d0, d1, d2, d3, d4, d5, d6, d7);            </span><br><span class="line">  input clk_1Hz, latch_en, rst;  </span><br><span class="line">  input[3:0] q0, q1, q2, q3, q4, q5, q6, q7;  </span><br><span class="line">  output[3:0] d0, d1, d2, d3, d4, d5, d6, d7;  </span><br><span class="line">  reg[3:0] d0, d1, d2, d3, d4, d5, d6, d7;  </span><br><span class="line">  always@ (posedge clk_1Hz or negedge rst)  </span><br><span class="line">  if(!rst) //复位信号有效时输出清零  </span><br><span class="line">    begin  </span><br><span class="line">      d0 &lt;= 4&#x27;b0; d1 &lt;= 4&#x27;b0; d2 &lt;= 4&#x27;b0; d3 &lt;= 4&#x27;b0; d4 &lt;= 4&#x27;b0;  </span><br><span class="line">      d5 &lt;= 4&#x27;b0; d6 &lt;= 4&#x27;b0; d7 &lt;= 4&#x27;b0;  </span><br><span class="line">    end  </span><br><span class="line">  else if(latch_en) //锁存信号有效时，将计数器的输出信号锁存至锁存器  </span><br><span class="line">    begin  </span><br><span class="line">      d0 &lt;= q0; d1 &lt;= q1; d2 &lt;= q2; d3 &lt;= q3; d4 &lt;= q4;  </span><br><span class="line">      d5 &lt;= q5; d6 &lt;= q6; d7 &lt;= q7;  </span><br><span class="line">    end  </span><br><span class="line">     else  //上面两种情况均未发生时，输入不变  </span><br><span class="line">    begin  </span><br><span class="line">      d0 &lt;= d0; d1 &lt;= d1; d2 &lt;= d2; d3 &lt;= d3; d4 &lt;= d4;  </span><br><span class="line">      d5 &lt;= d5; d6 &lt;= d6; d7 &lt;= d7;  </span><br><span class="line">    end  </span><br><span class="line">  </span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="显示模块"><a href="#显示模块" class="headerlink" title="显示模块"></a>显示模块</h2><p>结构图：<br><img src="https://img-blog.csdnimg.cn/20190516163048597.png" alt=""><br>code:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br></pre></td><td class="code"><pre><span class="line">module IP_seg_disp(</span><br><span class="line">    input clk_190hz,</span><br><span class="line">    input [3:0] d0,d1,d2,d3,d4,d5,d6,d7</span><br><span class="line">    output reg [7:0] duan,</span><br><span class="line">    output reg [7:0] wei</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    reg [3:0] disp;</span><br><span class="line">    reg [2:0] smg_ctl;</span><br><span class="line">    </span><br><span class="line">    always @ ( posedge clk_190hz)</span><br><span class="line">        smg_ctl = smg_ctl + 1&#x27;b1;</span><br><span class="line">	 always @ (*)</span><br><span class="line">        case ( smg_ctl )</span><br><span class="line">        3&#x27;b000:begin</span><br><span class="line">            wei = 8&#x27;b11111110;</span><br><span class="line">            disp = d0 [3:0];</span><br><span class="line">        end</span><br><span class="line">        3&#x27;b001:begin</span><br><span class="line">            wei = 8&#x27;b11111101;</span><br><span class="line">            disp = d1 [3:0];</span><br><span class="line">        end</span><br><span class="line">        3&#x27;b010:begin</span><br><span class="line">            wei = 8&#x27;b11111011;</span><br><span class="line">            disp = d2 [3:0];</span><br><span class="line">        end</span><br><span class="line">        3&#x27;b011:begin</span><br><span class="line">            wei = 8&#x27;b11110111;</span><br><span class="line">            disp = d3 [3:0];</span><br><span class="line">        end</span><br><span class="line">        3&#x27;b100:begin</span><br><span class="line">            wei = 8&#x27;b11101111;</span><br><span class="line">            disp = d4 [3:0];</span><br><span class="line">        end</span><br><span class="line">        3&#x27;b101:begin</span><br><span class="line">            wei = 8&#x27;b11011111;</span><br><span class="line">            disp = d5 [3:0];</span><br><span class="line">         end</span><br><span class="line">        3&#x27;b110:begin</span><br><span class="line">            wei = 8&#x27;b10111111;</span><br><span class="line">            disp = d6 [3:0];</span><br><span class="line">            if( disp==0 ) //如果高位数值为0，则不显示该位</span><br><span class="line">               disp &lt;=4&#x27;b1111;</span><br><span class="line">            end</span><br><span class="line">        3&#x27;b111:begin</span><br><span class="line">            wei = 8&#x27;b01111111;</span><br><span class="line">            disp = d7 [3:0];</span><br><span class="line">            if( disp==0 )</span><br><span class="line">                disp &lt;=4&#x27;b1111</span><br><span class="line">        end          </span><br><span class="line">        default:;</span><br><span class="line">        endcase</span><br><span class="line"></span><br><span class="line">    always @ ( * )</span><br><span class="line">        case (disp)</span><br><span class="line">        4&#x27;b0000:duan = 8&#x27;b11000000;</span><br><span class="line">        4&#x27;b0001:duan = 8&#x27;b11111001;</span><br><span class="line">        4&#x27;b0010:duan = 8&#x27;b10100100;</span><br><span class="line">        4&#x27;b0011:duan = 8&#x27;b10110000;</span><br><span class="line">        4&#x27;b0100:duan = 8&#x27;b10011001;</span><br><span class="line">        4&#x27;b0101:duan = 8&#x27;b10010010;</span><br><span class="line">        4&#x27;b0110:duan = 8&#x27;b10000010;</span><br><span class="line">        4&#x27;b0111:duan = 8&#x27;b11111000;</span><br><span class="line">        4&#x27;b1000:duan = 8&#x27;b10000000;</span><br><span class="line">        4&#x27;b1001:duan = 8&#x27;b10010000;</span><br><span class="line">        4&#x27;b1010:duan = 8&#x27;b10001000;</span><br><span class="line">        4&#x27;b1011:duan = 8&#x27;b10000011;</span><br><span class="line">        4&#x27;b1100:duan = 8&#x27;b11000110;</span><br><span class="line">        4&#x27;b1101:duan = 8&#x27;b10100001;</span><br><span class="line">        4&#x27;b1110:duan = 8&#x27;b10000110;</span><br><span class="line">        4&#x27;b1111:duan = 8&#x27;b11111111;</span><br><span class="line">        default:duan = 8&#x27;b11000000; </span><br><span class="line">        endcase</span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="顶层模块"><a href="#顶层模块" class="headerlink" title="顶层模块"></a>顶层模块</h2><p>code:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line">module freDetect(clk_100mhz,rst,duan,wei);  </span><br><span class="line">  input clk_100mhz;  </span><br><span class="line">  input rst; //复位信号  </span><br><span class="line">  output [7:0] duan; </span><br><span class="line">  output [7:0] wei;  </span><br><span class="line">  wire[3:0] q0, q1, q2, q3, q4, q5, q6, q7;   //中间数据  </span><br><span class="line">  wire[3:0] d0, d1, d2, d3, d4, d5, d6, d7;</span><br><span class="line">  wire fin;</span><br><span class="line">  wire clk_1Hz;</span><br><span class="line">  wire clk_190hz;</span><br><span class="line">//分频模块实例</span><br><span class="line">  div u_div( </span><br><span class="line">             .clk_1Hz(clk_1Hz),</span><br><span class="line">             .clk_190hz(clk_190hz),</span><br><span class="line">             .clk_100mhz(clk_100mhz),</span><br><span class="line">             .fin(fin)</span><br><span class="line">                ); </span><br><span class="line">  //显示模块实例             </span><br><span class="line">  IP_seg_disp u_IP_seg_disp( .clk_190hz(clk_190hz), .d0(d0), </span><br><span class="line">                           .d1(d1),  .d2(d2),  .d3(d3), .d4(d4), </span><br><span class="line">                           .d5(d5),  .d6(d6),  .d7(d7),</span><br><span class="line">                           .duan(duan), .wei(wei) </span><br><span class="line">);</span><br><span class="line">  //控制模块实例  </span><br><span class="line">  control u_control(.clk_1Hz(clk_1Hz), .rst(rst), .count_en(count_en),  </span><br><span class="line">                    .latch_en(latch_en), .clear(clear));  </span><br><span class="line">    </span><br><span class="line">  //计数器模块实例  </span><br><span class="line">  counter_10 counter0(.en_in(count_en), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out0), .q(q0));  </span><br><span class="line">  counter_10 counter1(.en_in(en_out0), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out1), .q(q1));  </span><br><span class="line">  counter_10 counter2(.en_in(en_out1), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out2), .q(q2));  </span><br><span class="line">  counter_10 counter3(.en_in(en_out2), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out3), .q(q3));  </span><br><span class="line">  counter_10 counter4(.en_in(en_out3), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out4), .q(q4));  </span><br><span class="line">  counter_10 counter5(.en_in(en_out4), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out5), .q(q5));  </span><br><span class="line">  counter_10 counter6(.en_in(en_out5), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out6), .q(q6));  </span><br><span class="line">  counter_10 counter7(.en_in(en_out6), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out7), .q(q7));  </span><br><span class="line">    </span><br><span class="line">  //锁存器模块实例  </span><br><span class="line">  latch u_latch(.clk_1Hz(clk_1Hz), .rst(rst), .latch_en(latch_en),  </span><br><span class="line">                .q0(q0), .q1(q1), .q2(q2), .q3(q3), .q4(q4), .q5(q5),  </span><br><span class="line">                .q6(q6), .q7(q7), .d0(d0), .d1(d1), .d2(d2), .d3(d3),  </span><br><span class="line">                .d4(d4), .d5(d5), .d6(d6), .d7(d7));  </span><br><span class="line">     </span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="测试文件："><a href="#测试文件：" class="headerlink" title="测试文件："></a>测试文件：</h2><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line">module freDetect_tb;  </span><br><span class="line">  parameter CLK_1HZ_DELAY = 50000000; //用于生成1Hz基准信号  </span><br><span class="line">  parameter FIN_DELAY = 500;     //用于生成100KHz待测信号  </span><br><span class="line">  reg clk_1Hz;  </span><br><span class="line">  reg fin;  </span><br><span class="line">  reg rst;  //复位</span><br><span class="line">  wire[3:0] d0, d1, d2, d3, d4, d5, d6, d7;  </span><br><span class="line">  initial  </span><br><span class="line">    begin  </span><br><span class="line">      rst =1&#x27;b0;  </span><br><span class="line">      #1 rst = 1&#x27;b1;  </span><br><span class="line">    end </span><br><span class="line">  initial  </span><br><span class="line">    begin  </span><br><span class="line">      fin = 1&#x27;b0;  </span><br><span class="line">      forever  </span><br><span class="line">      #FIN_DELAY fin = ~fin;  </span><br><span class="line">    end </span><br><span class="line">  initial  </span><br><span class="line">    begin  </span><br><span class="line">      clk_1Hz = 1&#x27;b0;  </span><br><span class="line">      forever  </span><br><span class="line">      #CLK_1HZ_DELAY clk_1Hz = ~clk_1Hz;  </span><br><span class="line">    end</span><br><span class="line">    freDetect freDetect1(.clk_1Hz(clk_1Hz), .rst(rst), .fin(fin),  </span><br><span class="line">    .d0(d0), .d1(d1), .d2(d2), .d3(d3), .d4(d4), .d5(d5), .d6(d6), .d7(d7));  </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p>波形仿真结果如图所示：<br><img src="https://img-blog.csdnimg.cn/20190516164118238.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt="结果显示"><br>实验结果:</p>
<p>两张图片分别为 测量计数时和复位时和显示计数时：<br><img src="https://img-blog.csdnimg.cn/2019051616423041.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt="测量计数时和复位时的显示"><img src="https://img-blog.csdnimg.cn/20190516164412967.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt="显示计数时"></p>
<p><strong>我也写了几篇关于Veirlog的文章，感兴趣的同学可以去看看。该模块链接如下：</strong><br><a href="https://xuxing0430.github.io/categories/Veirlog/">Verilog学习</a></p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/Veirlog/">Veirlog</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/FPGA/" rel="tag">FPGA</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Veirlog/" rel="tag">Veirlog</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E6%95%B0%E5%AD%97%E9%A2%91%E7%8E%87%E8%AE%A1/" rel="tag">数字频率计</a></li></ul>

      
            
      
    </footer>
  </div>
  
</article>

<!-- Table of Contents -->

    

  
    <article id="post-Veirlog学习记录-5-循环移位数码管的设计与实现"  class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" itemprop="name">
      <a class="article-title" href="/2019/12/30/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-5-%E5%BE%AA%E7%8E%AF%E7%A7%BB%E4%BD%8D%E6%95%B0%E7%A0%81%E7%AE%A1%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0/">Veirlog学习记录-5-循环移位数码管的设计与实现</a>
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2019/12/30/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-5-%E5%BE%AA%E7%8E%AF%E7%A7%BB%E4%BD%8D%E6%95%B0%E7%A0%81%E7%AE%A1%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0/" class="article-date">
	  <time datetime="2019-12-30T02:25:18.000Z" itemprop="datePublished">December 30, 2019</time>
	</a>

      
    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <p>﻿<strong>实现功能：在开发板的数码管上显示特定数字，并且让这些数字循环移位。</strong></p>
<p>总体框图如下：<br><img src="https://img-blog.csdnimg.cn/2019050910072775.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt="总体框图"></p>
<p>代码如下：</p>
<p>分频模块：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">module div(</span><br><span class="line">    input clk, //输入自带的系统时钟(100Mhz)</span><br><span class="line">    input rst, //复位</span><br><span class="line">    output scan_clk //输出时钟，用于驱动数码管，让其动态扫描用</span><br><span class="line">    );</span><br><span class="line">    reg [19:0] clkdiv;</span><br><span class="line">    </span><br><span class="line">    always @(posedge clk or posedge rst)</span><br><span class="line">    begin</span><br><span class="line">        if( rst == 1)  clkdiv &lt;=0;</span><br><span class="line">        else  clkdiv &lt;= clkdiv + 1;</span><br><span class="line">    end</span><br><span class="line">    assign scan_clk = clkdiv[15]; //使得san_clk = 190Hz</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p>其他模块（显示模块）：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line">module otherModel(</span><br><span class="line">    input rst,</span><br><span class="line">    input scan_clk,</span><br><span class="line">    </span><br><span class="line">    output reg [7:0] an,</span><br><span class="line">    output reg [6:0] seg</span><br><span class="line">    );</span><br><span class="line">    reg [3:0] digit;  //选择位上显示的数字</span><br><span class="line">    reg [2:0] cnt;  //选择哪一位显示</span><br><span class="line">    </span><br><span class="line">    always @(posedge scan_clk or posedge rst)</span><br><span class="line">        begin</span><br><span class="line">        if ( rst == 1) cnt &lt;=0;</span><br><span class="line">        else cnt &lt;=cnt + 1;</span><br><span class="line">        end</span><br><span class="line">    </span><br><span class="line">    always @ (*)</span><br><span class="line">    begin</span><br><span class="line">        case ( cnt )</span><br><span class="line">        3&#x27;b000:begin digit = 4&#x27;b0000; an = 8&#x27;b01111111; end</span><br><span class="line">        3&#x27;b001:begin digit = 4&#x27;b0001; an = 8&#x27;b10111111; end</span><br><span class="line">        3&#x27;b010:begin digit = 4&#x27;b0010; an = 8&#x27;b11011111; end</span><br><span class="line">        3&#x27;b011:begin digit = 4&#x27;b0011; an = 8&#x27;b11101111; end</span><br><span class="line">        3&#x27;b100:begin digit = 4&#x27;b0100; an = 8&#x27;b11110111; end</span><br><span class="line">        3&#x27;b101:begin digit = 4&#x27;b0101; an = 8&#x27;b11111011; end</span><br><span class="line">        3&#x27;b110:begin digit = 4&#x27;b0110; an = 8&#x27;b11111101; end</span><br><span class="line">        3&#x27;b111:begin digit = 4&#x27;b0111; an = 8&#x27;b11111110; end</span><br><span class="line">         default:begin digit= 4&#x27;b0000; an = 8&#x27;b01111111; end</span><br><span class="line">        endcase</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">    always @ (*)</span><br><span class="line">      begin</span><br><span class="line">         case ( digit )</span><br><span class="line">         4&#x27;b0000:seg = 7&#x27;b0100100;</span><br><span class="line">         4&#x27;b0001:seg = 7&#x27;b1000000;</span><br><span class="line">         4&#x27;b0010:seg = 7&#x27;b1111001;</span><br><span class="line">         4&#x27;b0011:seg= 7&#x27;b0000000;</span><br><span class="line">         4&#x27;b0100:seg =7&#x27;b0100100;</span><br><span class="line">         4&#x27;b0101:seg =7&#x27;b1000000;</span><br><span class="line">         4&#x27;b0110:seg =7&#x27;b1111000;</span><br><span class="line">         4&#x27;b0111:seg =7&#x27;b0000000;</span><br><span class="line">         default: seg = 7&#x27;b0000001;</span><br><span class="line">         endcase</span><br><span class="line">     end</span><br><span class="line">         </span><br><span class="line">         </span><br><span class="line">         </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p>顶层模块：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">module top(</span><br><span class="line">    input clk,</span><br><span class="line">    input rst,</span><br><span class="line">    output [7:0] an,</span><br><span class="line">    output [6:0] seg</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    div u1(clk,rst,scan_clk); //例化模块</span><br><span class="line">    otherModel u2(rst,scan_clk,an,seg);</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p>测试文件：<br><strong>注意：测试文件是针对otherModel文件的。在写测试文件之前，最好不要添加顶层模块，否则测试时会找不到想要测试的那个文件。如果，已经编写完了顶层模块，可以在design列表中，右键要测试的文件，然后点击 设置为顶层文件，这样就会测试到指定的文件了。</strong></p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">module otherModel_tb();</span><br><span class="line">    reg rst,scan_clk; //输入信号要用 reg型</span><br><span class="line">    wire [7:0] an; //输出信号要用 wire型</span><br><span class="line">    wire [6:0] seg; //输出信号</span><br><span class="line">    </span><br><span class="line">    otherModel test(</span><br><span class="line">                     .rst(rst),</span><br><span class="line">                     .scan_clk(scan_clk),</span><br><span class="line">                     .an(an),</span><br><span class="line">                     .seg(seg)</span><br><span class="line">                     </span><br><span class="line">                        );</span><br><span class="line">     initial fork</span><br><span class="line">           scan_clk = 0;</span><br><span class="line">           rst = 1; #50 rst = 0;</span><br><span class="line">     join</span><br><span class="line">                              </span><br><span class="line">     always #10 scan_clk = ~scan_clk; //定义没过10毫秒，信号就会进行翻转</span><br><span class="line">     </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p>仿真波形如下：<br><img src="https://img-blog.csdnimg.cn/20190509101008687.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt="仿真结果"><br><strong>我也写了几篇关于Veirlog的文章，感兴趣的同学可以去看看。该模块链接如下：</strong><br><a href="https://xuxing0430.github.io/categories/Veirlog/">Verilog学习</a></p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/Veirlog/">Veirlog</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/FPGA/" rel="tag">FPGA</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Veirlog/" rel="tag">Veirlog</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E6%95%B0%E7%A0%81%E7%AE%A1/" rel="tag">数码管</a></li></ul>

      
            
      
    </footer>
  </div>
  
</article>

<!-- Table of Contents -->

    

  
    <article id="post-matlab实现随机攻击网络节点-蓄意攻击网络节点-2"  class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" itemprop="name">
      <a class="article-title" href="/2019/12/20/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-2/">matlab实现随机攻击网络节点+蓄意攻击网络节点(2)</a>
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2019/12/20/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-2/" class="article-date">
	  <time datetime="2019-12-20T00:41:36.000Z" itemprop="datePublished">December 20, 2019</time>
	</a>

      
    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <p><strong>更新：</strong> </p>
<p>有同学反馈说：网络效率的函数可能有点问题。可以试试这个<a href="https://pan.baidu.com/s/1PWMNafuW8pZq5c-q2nz8Og">网络效率函数</a>，对应的部分改一下就可以了。 </p>
<p>还有最大连通子图比例函数：<a href="https://pan.baidu.com/s/1lgXTb1OG0-vRNXHa9mJ7Sw">最大连通子图比例函数</a> </p>
<hr>
<p>﻿</p>
<p>上一篇介绍了随机攻击网络节点与蓄意攻击节点的基本方法。<strong>上一篇文章</strong>地址：<a href="https://xuxing0430.github.io/2019/12/13/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9/">matlab实现随机攻击网络节点+蓄意攻击网络节点（1）</a></p>
<p>其中随机攻击的部分还有一些瑕疵，就是在实际的研究中，需要对网络进行<strong>多次</strong>（数十次甚至上百次）攻击后取指标变化平均值，这样的<strong>实验数据</strong>才具有一定的说服力。</p>
<p>其实这个问题乍一听起来，原理也比较简单：<strong>就是让一个程序运行指定的次数然后，累加程序中某一个变量后取平均值</strong>。</p>
<p>实现起来也并不费劲，<strong>首先就是把这个程序定义为一个函数，然后把所需要累加的变量作为函数的返回值。然后在另一个文件中创建循环，在循环中调用该函数，用一个变量接收该函数的返回值，以达到累加的效果，最后在循环外部取一个平均值即可。</strong></p>
<p><strong>代码如下所示：</strong></p>
<p><strong>定义函数文件名称（该名称需要与函数名称相同）</strong></p>
<p><strong>函数的参数介绍：</strong></p>
<p><strong>输入值</strong>： <strong>str</strong>：意为数据文件的路径；<strong>numDelete</strong>:删除节点的个数（这里的命名只是为了方便并不是必选项）<br><strong>返回值</strong>：<strong>Eglob</strong>，即网络效率值的数组</p>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">function</span> <span class="title">Eglob</span> = <span class="title">ATestAver</span><span class="params">(str,numDelete)</span></span></span><br><span class="line"><span class="comment">%输入 ： </span></span><br><span class="line"><span class="comment">%        str：意为数据文件的路径</span></span><br><span class="line"><span class="comment">%        numDelete:删除节点的个数</span></span><br><span class="line"></span><br><span class="line"><span class="comment">%返回值：Eglob，即网络效率值的数组</span></span><br><span class="line"></span><br><span class="line"><span class="comment">%加载数据文件</span></span><br><span class="line">load(str);</span><br><span class="line"></span><br><span class="line">Name_Struct = Node_Key_Sort_Descend;       <span class="comment">%  Name_Struct 数据集名称，更换网络数据集时，需要更改此处结构体名称</span></span><br><span class="line">A_Init =  Name_Struct.Adjacent_Matrix;      <span class="comment">%% 网络邻接矩阵</span></span><br><span class="line">N_Init = <span class="built_in">size</span>(A_Init,<span class="number">1</span>);                     <span class="comment">%% 节点个数</span></span><br><span class="line"></span><br><span class="line">NetEff_Init = <span class="built_in">zeros</span>(<span class="number">1</span>,numDelete);</span><br><span class="line">Struct_Init = struct(<span class="string">&#x27;Deg&#x27;</span>,NetEff_Init);</span><br><span class="line"></span><br><span class="line"><span class="comment">% 初始网络性能</span></span><br><span class="line"><span class="comment">%生成随机数，以此进行随机攻</span></span><br><span class="line">Name_Struct.Node_Key_Degree = randperm(<span class="number">440</span>);</span><br><span class="line"></span><br><span class="line"><span class="comment">%% </span></span><br><span class="line"><span class="comment">%  按照 Degree 算法排序，删除节点</span></span><br><span class="line">A = A_Init;          <span class="comment">%% 网络邻接矩阵 A</span></span><br><span class="line"><span class="keyword">for</span> <span class="built_in">i</span> = <span class="number">1</span>:numDelete</span><br><span class="line">     <span class="comment">% 按照 Degree 算法排序，删除节点       </span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p><strong>定义测试文件：</strong></p>
<p>  <strong>文件中需要定义随机攻击的次数和随机攻击节点的个数，具体参数设置应视具体网络而定。<br>  在调用函数时，要传入文件路径，和删除节点的个数。</strong> </p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">%定义随机攻击节点的个数，具体数值根据网络规模拟定</span><br><span class="line">numDelete = 22;</span><br><span class="line"></span><br><span class="line">%定义网络效率初始矩阵</span><br><span class="line">netSum = zeros(1,numDelete);</span><br><span class="line"></span><br><span class="line">%定义随机攻击的次数，也就是函数循环的次数</span><br><span class="line">numRandom = 50;</span><br><span class="line">for i=1:numRandom</span><br><span class="line">    </span><br><span class="line">    %把得到的网络效率数组赋给netI</span><br><span class="line">    netI = ATestAver(&#x27;Data\12_15jiaQuanData.mat&#x27;,numDelete);</span><br><span class="line">    %累加</span><br><span class="line">    netSum = netSum + netI;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">%求出平均值</span><br><span class="line">netAver = netSum/numRandom;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>我的测试数据具有<strong>小世界特性与无标度特性</strong>。并得到了以下的<strong>结果</strong>:<br><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2019_12/2.png?raw=true" alt="例子"><br><strong>大家可以看出，经过多次随机攻击取指标平均值之后，曲线近似于一条直线，下降速率较小且符合实际的网络情况。验证了无标度网络对于随机攻击拥有较好的鲁棒性。</strong></p>
<p>希望本文对大家有所帮助，有任何问题或者是建议，欢迎大家与我交流。</p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C/">复杂网络</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/matlab/" rel="tag">matlab</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9/" rel="tag">网络节点</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB/" rel="tag">随机攻击</a></li></ul>

      
            
      
    </footer>
  </div>
  
</article>

<!-- Table of Contents -->

    

  
    <article id="post-matlab实现随机攻击网络节点-蓄意攻击网络节点"  class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" itemprop="name">
      <a class="article-title" href="/2019/12/13/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9/">matlab实现随机攻击网络节点+蓄意攻击网络节点(1)附github完整工程地址</a>
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2019/12/13/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9/" class="article-date">
	  <time datetime="2019-12-13T09:20:22.000Z" itemprop="datePublished">December 13, 2019</time>
	</a>

      
    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <p><strong>更新：</strong> </p>
<p>有同学反馈说：网络效率的函数可能有点问题。可以试试这个<a href="https://pan.baidu.com/s/1PWMNafuW8pZq5c-q2nz8Og">网络效率函数</a>，对应的部分改一下就可以了。 </p>
<p>还有最大连通子图比例函数：<a href="https://pan.baidu.com/s/1lgXTb1OG0-vRNXHa9mJ7Sw">最大连通子图比例函数</a> </p>
<hr>
<p><strong>在研究网络的鲁棒性的时候，我们往往会通过随机与蓄意攻击网络节点，观察网络效率的下降比例来进行网络特性的研究。</strong></p>
<p>常见的指标有：<strong>最大连通子图比例、网络效率、平均距离</strong>等等。<br>这三个指标是不同的，但是实现随机攻击与蓄意攻击的<strong>原理是相同的</strong>，这里以按照<strong>节点度</strong>攻击的<strong>网络效率</strong>变化为例（其他两个指标就是函数不同，想按照其他节点重要度排序指标，也是类似的，只需要按照想要的排序方法得出节点的排序即可）。</p>
<p>就是按照节点的重要性排序，通过循环来删除节点。把临界矩阵中节点对应的行和列先置0，然后再删除。每删除一次节点，就生成了一个新的邻接矩阵，然后每一次都通过testEglob函数计算出当前的网络效率值。</p>
<p>首先需要准备的数据如下：</p>
<p> 网络的邻接矩阵，节点度的排序（从大到小排名，度大的排名靠前）。</p>
<p>节点度的排名要按照节点的编号排序，下图是一个简单的例子，建议先在Excel中排列好了，然后再复制到Matlab中转置一下保存为mat文件就可以了。</p>
<p><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2019_12/1.png?raw=true" alt="度排序示例"></p>
<p>明白了蓄意攻击的原理，那么随机攻击的原理也比较好理解了，蓄意攻击是按照节点重要度排序进行的攻击，那么随机攻击可以理解为给所有节点随机赋排名，所以攻击的时候就等效于随机攻击了。也就是说，在随机攻击时，你只需要在蓄意攻击的基础上添加一行代码，把度排序的数组赋值上长度相同的一个随机数组，即：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">Name_Struct.Node_Key_Degree = randperm(440);</span><br></pre></td></tr></table></figure>

<p><strong>具体代码如下：</strong></p>
<p><strong>主函数：</strong> testRandom（命名随意。。。）<br><strong>作用：原理挺简单的，就是通过循环来删除节点。把临界矩阵中节点对应的行和列先置0，然后再删除。每删除一次节点，就生成了一个新的邻接矩阵，然后每一次都通过testEglob函数计算出当前的网络效率值。</strong></p>
<p>部分代码如下：</p>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">% 蓄意攻击：按照节点重要性顺序，一次攻击一个节点</span></span><br><span class="line"></span><br><span class="line">clc;</span><br><span class="line">clear; </span><br><span class="line"></span><br><span class="line">         </span><br><span class="line"><span class="comment">% 初始网络性能</span></span><br><span class="line"><span class="comment">%生成随机数，以此进行随机攻击（注释掉即为蓄意攻击），随机数值改为你自己网络的节点数</span></span><br><span class="line">Name_Struct.Node_Key_Degree = randperm(<span class="number">440</span>);</span><br><span class="line"></span><br><span class="line"><span class="comment">%%</span></span><br><span class="line"><span class="comment">%  按照 Degree 算法排序，删除节点</span></span><br><span class="line">A = A_Init;          <span class="comment">%% 网络邻接矩阵 A</span></span><br><span class="line">B=[];                <span class="comment">%%定义空数组，接收被删除的节点序号</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">for</span> <span class="built_in">i</span> = <span class="number">1</span>:NumDelete</span><br><span class="line">     <span class="comment">%% 删除节点 Node_Key_Degree(i),用 0 占位，不能置空</span></span><br><span class="line">    B(<span class="built_in">i</span>) = Name_Struct.Node_Key_Degree(<span class="built_in">i</span>);</span><br><span class="line">    Con_Index_NetEff = testEglob( AA );</span><br><span class="line">    Eglob(<span class="built_in">i</span>) = Con_Index_NetEff.Net_Eff_Mymod;</span><br><span class="line"><span class="keyword">end</span>          </span><br><span class="line"></span><br><span class="line"><span class="comment">%接下来就是生成网络连通效率图</span></span><br><span class="line"><span class="comment">%Eglob存储了相应的网络效率的数值</span></span><br></pre></td></tr></table></figure>

<p>正常情况下，<strong>一次随机攻击</strong>并不能说明什么，一次随机攻击的数据也并不可靠，所以<strong>需要多次随机攻击之后取平均值</strong>，这样得出的数据才更具有说服力，下一篇将介绍如何实现，<a href="https://xuxing0430.github.io/2019/12/20/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9-2/">matlab实现随机攻击网络节点+蓄意攻击网络节点（2）</a></p>
<p>希望对大家有所帮助，有任何疑问欢迎与我交流，谢谢你的时间。</p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C/">复杂网络</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/matlab/" rel="tag">matlab</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9/" rel="tag">网络节点</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB/" rel="tag">随机攻击</a></li></ul>

      
            
      
    </footer>
  </div>
  
</article>

<!-- Table of Contents -->

    

  
    <article id="post-Veirlog学习记录-4-分频模块-层次化的模块设计"  class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" itemprop="name">
      <a class="article-title" href="/2019/10/06/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-4-%E5%88%86%E9%A2%91%E6%A8%A1%E5%9D%97-%E5%B1%82%E6%AC%A1%E5%8C%96%E7%9A%84%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/">Veirlog学习记录(4)分频模块+层次化的模块设计</a>
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2019/10/06/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-4-%E5%88%86%E9%A2%91%E6%A8%A1%E5%9D%97-%E5%B1%82%E6%AC%A1%E5%8C%96%E7%9A%84%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/" class="article-date">
	  <time datetime="2019-10-06T08:04:47.000Z" itemprop="datePublished">October 6, 2019</time>
	</a>

      
    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <p>﻿     前三篇文章都是单一模块的设计，然后测试是否来完成特定的功能，不过这种方法只能解决一些简单的问题，所以实际中需要层次花的设计。</p>
<p>​    这次给大家分享的就是一个层次化的设计，移位寄存器模块+分频模块，然后再用顶层文件把它们组合在一起。</p>
<p>​    寄存器模块：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">module shift1(clk,D,MD,QB);</span><br><span class="line"></span><br><span class="line">    input clk;  //时钟信号</span><br><span class="line">    input [7:0] D;  //预置数，可以在测试文件中预置，或者在板子上选取</span><br><span class="line">    input [1:0] MD;  //模式选择数值</span><br><span class="line">    output [7:0] QB;  //输出的数值</span><br><span class="line">    reg [7:0] REG;  //定义寄存器类型</span><br><span class="line">       </span><br><span class="line">    always @ ( posedge clk ) begin  //对时钟信号上升沿敏感</span><br><span class="line">        case (MD)   //根据MD的数值，选择模式</span><br><span class="line">            2&#x27;b01: begin REG[0] &lt;= REG[7] ; REG[7:1] &lt;= REG[6:0]; end //循环左移</span><br><span class="line">            2&#x27;b10: begin REG[7] &lt;= REG[0] ; REG[6:0] &lt;= REG[7:1]; end //循环右移</span><br><span class="line">            2&#x27;b00: begin REG &lt;= D; end  //加载预置的数值</span><br><span class="line">      </span><br><span class="line">       endcase</span><br><span class="line">       end</span><br><span class="line">       assign QB[7:0] = REG[7:0];   //把REG中的数值赋给QB</span><br><span class="line">          </span><br><span class="line">       endmodule</span><br></pre></td></tr></table></figure>

<p>​    分频模块：</p>
<p>​    记得一开始的十进制可加可减计数器设计中，我们没有用分频模块，而是把时钟模块绑到了一个按键上，然后按一次表示一个时钟，这样很麻烦，引入分频模块就很有必要了。</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line">module div(</span><br><span class="line">    input div_rst,</span><br><span class="line">    input div_clk,  //输出的时钟是100M的</span><br><span class="line">    output clk_out</span><br><span class="line">    );</span><br><span class="line">    reg [30:0] div_q;</span><br><span class="line">    reg temp;</span><br><span class="line">    always @ (posedge div_clk or posedge div_rst)</span><br><span class="line">    begin</span><br><span class="line">        if ( div_rst == 0 ) div_q &lt;= 0;</span><br><span class="line">        else if( div_q == 50000000) //保证输出的时钟是1s一次的</span><br><span class="line">            begin</span><br><span class="line">         div_q &lt;= 0; temp &lt;= ~temp;</span><br><span class="line">            end</span><br><span class="line">        else div_q &lt;= div_q + 1;</span><br><span class="line">     end</span><br><span class="line">     assign clk_out = temp;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p>​    顶层文件：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module top(</span><br><span class="line">    input clk,</span><br><span class="line">    input rst,</span><br><span class="line">    input [7:0] D,</span><br><span class="line">    input [1:0] MD,</span><br><span class="line">    output [7:0] QB);</span><br><span class="line">    </span><br><span class="line">    wire a; //这个a就是把分频模块输出的时钟信号接入到寄存器模块中</span><br><span class="line">    div u1 (rst,clk,a); //把模块和顶层连接起来，子模块名字要和之前起的一致</span><br><span class="line">    shift1 u2 (a,D,MD,QB);//要注意：这里输入输出端的排布顺序要和在子模块写的顺序一致，否则就会报错。</span><br><span class="line">    </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p><strong>注意：</strong><br><strong>测试子模块时，比如寄存器模块，那么写完这个模块时，就应该编译，然后写测试文件直接就测试，不要先等写完顶层模块再测试，否则系统会默认测试的是顶层文件，可能会导致没有任何输出产生的情况。</strong></p>
<p>​    如果没有什么问题，你写顶层文件，然后保存，会出现如下的样子：<br><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2019_10/2.png?raw=true" alt=""></p>
<p>​    表明顶层文件和子模块联系成功，编译没有错误之后，就可以进行下一步了。顶层模块也可以不用测试，如果不写测试文件的话，可以选择 综合下面的：<br><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2019_10/3.png?raw=true" alt=""><br>​    然后就可以看形成的逻辑图，再比对是否哪里有问题，按照以上程序设计会生成以下的图：</p>
<h4 id=""><a href="#" class="headerlink" title=""></a><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2019_10/4.png?raw=true" alt=""></h4><p><strong>移位寄存器模块如何编写测试文件，可以参考如下链接：</strong><br><a href="https://blog.csdn.net/weixin_43877139/article/details/88851235">https://blog.csdn.net/weixin_43877139/article/details/88851235</a></p>
<p><strong>我也写了几篇关于Veirlog的文章，感兴趣的同学可以去看看。该模块链接如下：</strong><br><a href="https://xuxing0430.github.io/categories/Veirlog/">Verilog学习</a></p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/Veirlog/">Veirlog</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Veirlog/" rel="tag">Veirlog</a></li></ul>

      
            
      
    </footer>
  </div>
  
</article>

<!-- Table of Contents -->

    

  
    <article id="post-阿里云Ubuntu18-04服务器安装Mono-C-开发环境"  class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" itemprop="name">
      <a class="article-title" href="/2019/10/02/%E9%98%BF%E9%87%8C%E4%BA%91Ubuntu18-04%E6%9C%8D%E5%8A%A1%E5%99%A8%E5%AE%89%E8%A3%85Mono-C-%E5%BC%80%E5%8F%91%E7%8E%AF%E5%A2%83/">阿里云Ubuntu18.04服务器安装Mono_C#开发环境</a>
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2019/10/02/%E9%98%BF%E9%87%8C%E4%BA%91Ubuntu18-04%E6%9C%8D%E5%8A%A1%E5%99%A8%E5%AE%89%E8%A3%85Mono-C-%E5%BC%80%E5%8F%91%E7%8E%AF%E5%A2%83/" class="article-date">
	  <time datetime="2019-10-02T10:24:40.000Z" itemprop="datePublished">October 2, 2019</time>
	</a>

      
    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <p>﻿<strong>重要：安装Mono一定要参照官方文档</strong></p>
<p>一开始安装的时候走了很多的弯路，就是没看官方帮助文档。实际上当你想安装什么东西，首选就是官方文档，其次才是别人的经验把。</p>
<p>官方帮助文档：<a href="https://www.mono-project.com/download/stable/#download-lin">https://www.mono-project.com/download/stable/#download-lin</a></p>
<p>这里面介绍的很清楚：对于不同的系统也有自己的安装方法。</p>
<h2 id="第一种方法：直接安装"><a href="#第一种方法：直接安装" class="headerlink" title="第一种方法：直接安装"></a>第一种方法：直接安装</h2><p>第一步：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">sudo apt-get update</span><br></pre></td></tr></table></figure>

<p>第二步：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">sudo apt install gnupg ca-certificates</span><br><span class="line"></span><br><span class="line">sudo apt-key adv --keyserver hkp://keyserver.ubuntu.com:80 --recv-keys 3FA7E0328081BFF6A14DA29AA6A19B38D3D831EF</span><br><span class="line"></span><br><span class="line">echo &quot;deb https://download.mono-project.com/repo/ubuntu stable-bionic main&quot; | sudo tee /etc/apt/sources.list.d/mono-official-stable.list</span><br><span class="line"></span><br><span class="line">sudo apt update</span><br></pre></td></tr></table></figure>

<p>第三步：</p>
<p>根据自己的需要，可以根据官方文档中的提示，选择安装不同的类库。这种方式可能会出现下载速度过慢的情况，可以把安装源换为国内的，然后使用，具体请Goole或者百度。</p>
<h2 id="第二种：解压缩方式或者直接从网站安装"><a href="#第二种：解压缩方式或者直接从网站安装" class="headerlink" title="第二种：解压缩方式或者直接从网站安装"></a>第二种：解压缩方式或者直接从网站安装</h2><p>我这里选择的是5.20.1.19版本，你可以自行选择下载安装的版本。<br>下载地址：<a href="http://download.mono-project.com/sources/mono/">http://download.mono-project.com/sources/mono/</a></p>
<p>第一步：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">sudo apt-get update</span><br></pre></td></tr></table></figure>

<p>第二步：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">cd /usr/local/src/</span><br><span class="line"></span><br><span class="line">sudo wget http://download.mono-project.com/sources/mono/mono-5.20.1.19.tar.bz2</span><br><span class="line"></span><br><span class="line">tar -jxvf mono-5.20.1.19.tar.bz2</span><br><span class="line"></span><br><span class="line">cd mono-5.20.1.19</span><br><span class="line"></span><br><span class="line">sudo ./configure --prefix=/usr</span><br><span class="line"></span><br><span class="line">sudo make</span><br><span class="line"></span><br><span class="line">sudo make install</span><br></pre></td></tr></table></figure>

<p>sudo  make这一步执行之后，可能提示你缺少 cmake 这个依赖。执行</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">sudo apt install cmake</span><br></pre></td></tr></table></figure>

<p>之后继续步骤就可以了。</p>
<p>这些步骤执行之后，可以输入 mono -V  查看版本信息。如下图一样便是成功了。<br><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2019_10/1.png?raw=true" alt=""><br>实际上感觉在ubuntu系统的服务器发布C#写的网页还是比较费劲的，推荐还是用Windows server系统安装IIS来发布Asp.net网站。最近我也在弄这个，有兴趣的朋友可以去看我发的相关内容。</p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/%E4%BA%91%E6%9C%8D%E5%8A%A1%E5%99%A8/">云服务器</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/c/" rel="tag">c#</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/mono/" rel="tag">mono</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/ubuntu/" rel="tag">ubuntu</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E4%BA%91%E6%9C%8D%E5%8A%A1%E5%99%A8/" rel="tag">云服务器</a></li></ul>

      
            
      
    </footer>
  </div>
  
</article>

<!-- Table of Contents -->

    

  
    <article id="post-Veirlog学习记录-3-移位寄存器-左循环，右循环-的实现"  class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" itemprop="name">
      <a class="article-title" href="/2019/09/19/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-3-%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8-%E5%B7%A6%E5%BE%AA%E7%8E%AF%EF%BC%8C%E5%8F%B3%E5%BE%AA%E7%8E%AF-%E7%9A%84%E5%AE%9E%E7%8E%B0/">Veirlog学习记录(3)--移位寄存器(左循环，右循环)的实现</a>
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2019/09/19/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-3-%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8-%E5%B7%A6%E5%BE%AA%E7%8E%AF%EF%BC%8C%E5%8F%B3%E5%BE%AA%E7%8E%AF-%E7%9A%84%E5%AE%9E%E7%8E%B0/" class="article-date">
	  <time datetime="2019-09-19T02:16:39.000Z" itemprop="datePublished">September 19, 2019</time>
	</a>

      
    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <p>﻿移位寄存器的设计：<br>    有三个模式：</p>
<ul>
<li><p>左循环</p>
</li>
<li><p>右循环</p>
</li>
<li><p>加载预置的数</p>
</li>
<li><p><strong>具体功能可以根据需要对程序做出一些修改即可</strong></p>
<p>代码如下：</p>
</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">module shift1(clk,D,MD,QB);</span><br><span class="line"></span><br><span class="line">    input clk;  //时钟信号</span><br><span class="line">    input [7:0] D;  //预置数，可以在测试文件中预置，或者在板子上选取</span><br><span class="line">    input [1:0] MD;  //模式选择数值</span><br><span class="line">    output [7:0] QB;  //输出的数值</span><br><span class="line">    reg [7:0] REG;  //定义寄存器类型</span><br><span class="line">       </span><br><span class="line">    always @ ( posedge clk ) begin  //对时钟信号上升沿敏感</span><br><span class="line">        case (MD)   //根据MD的数值，选择模式</span><br><span class="line">            2&#x27;b01: begin REG[0] &lt;= REG[7] ; REG[7:1] &lt;= REG[6:0]; end //循环左移</span><br><span class="line">            2&#x27;b10: begin REG[7] &lt;= REG[0] ; REG[6:0] &lt;= REG[7:1]; end //循环右移</span><br><span class="line">            2&#x27;b00: begin REG &lt;= D; end  //加载预置的数值</span><br><span class="line">      </span><br><span class="line">       endcase</span><br><span class="line">       end</span><br><span class="line">       assign QB[7:0] = REG[7:0];   //把REG中的数值赋给QB</span><br><span class="line">          </span><br><span class="line">       endmodule</span><br></pre></td></tr></table></figure>

<p>测试文件</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line">module shift1_tb();</span><br><span class="line">    reg clk;</span><br><span class="line">    reg [7:0] D;</span><br><span class="line">    reg [1:0] MD;</span><br><span class="line">    wire [7:0] QB;  //输出</span><br><span class="line">              </span><br><span class="line">   initial </span><br><span class="line">        begin  //初始化</span><br><span class="line">        clk = 0;</span><br><span class="line">        D = 8&#x27;b11110000;  //初始化待移数值（这样赋值只是为了最后好观察波形） </span><br><span class="line">        MD = 2&#x27;b00;  //以置数模式开始</span><br><span class="line">        end </span><br><span class="line">        </span><br><span class="line">         always #10 clk = ~clk;  //时钟信号</span><br><span class="line">        always #100 MD = MD+1；//循环改变模式，</span><br><span class="line"> </span><br><span class="line">     shift1 test( .clk(clk),</span><br><span class="line">                     .D(D),</span><br><span class="line">                     .MD(MD),</span><br><span class="line">                     .QB(QB)</span><br><span class="line">                  );</span><br><span class="line">       </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2019_10/5.png?raw=true" alt=""></p>
<p>这里图形没有从一开始截取，而是选择能看到三个模式效果的时间段，MD=0时，一直在加载预置数，输出等于D 11110000.MD=1时，开始循环左移。MD=2时，开始循环右移。</p>
<p><strong>基本的设计就是这样子，可以在它的基础上进行改进，以达到大家需要的功能，比如在shift1中的case加几个模式。D的值也可以随便赋值。</strong></p>
<p><strong>我也写了几篇关于Veirlog的文章，感兴趣的同学可以去看看。该模块链接如下：</strong><br><a href="https://xuxing0430.github.io/categories/Veirlog/">Verilog学习</a></p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/Veirlog/">Veirlog</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/FPGA/" rel="tag">FPGA</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Veirlog/" rel="tag">Veirlog</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E5%AF%84%E5%AD%98%E5%99%A8/" rel="tag">寄存器</a></li></ul>

      
            
      
    </footer>
  </div>
  
</article>

<!-- Table of Contents -->

    

  
    <article id="post-Veirlog学习记录-2-十-多-进制可加可减计数器的实现"  class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" itemprop="name">
      <a class="article-title" href="/2019/09/19/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-2-%E5%8D%81-%E5%A4%9A-%E8%BF%9B%E5%88%B6%E5%8F%AF%E5%8A%A0%E5%8F%AF%E5%87%8F%E8%AE%A1%E6%95%B0%E5%99%A8%E7%9A%84%E5%AE%9E%E7%8E%B0/">Veirlog学习记录(2)--十(多)进制可加可减计数器的实现</a>
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2019/09/19/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-2-%E5%8D%81-%E5%A4%9A-%E8%BF%9B%E5%88%B6%E5%8F%AF%E5%8A%A0%E5%8F%AF%E5%87%8F%E8%AE%A1%E6%95%B0%E5%99%A8%E7%9A%84%E5%AE%9E%E7%8E%B0/" class="article-date">
	  <time datetime="2019-09-19T02:10:32.000Z" itemprop="datePublished">September 19, 2019</time>
	</a>

      
    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <h4 id="上一篇实现的是，十-多-进制的加计数。"><a href="#上一篇实现的是，十-多-进制的加计数。" class="headerlink" title="上一篇实现的是，十(多)进制的加计数。"></a>上一篇实现的是，十(多)进制的加计数。</h4><h4 id="这次是要加上减计数，也就是实现可加可减的操作，并且在板子上验证，这次设计没有加分频模块，时钟脉冲是用按键控制的，加分频也可以。"><a href="#这次是要加上减计数，也就是实现可加可减的操作，并且在板子上验证，这次设计没有加分频模块，时钟脉冲是用按键控制的，加分频也可以。" class="headerlink" title="这次是要加上减计数，也就是实现可加可减的操作，并且在板子上验证，这次设计没有加分频模块，时钟脉冲是用按键控制的，加分频也可以。"></a>这次是要加上减计数，也就是实现可加可减的操作，并且在板子上验证，这次设计没有加分频模块，时钟脉冲是用按键控制的，加分频也可以。</h4><h4 id="如果要加上一个减的功能，就是要在加计数的基础上加一个使能端up-down，使能端为1的时候，自加。为0的时候自减。同时从0减到9的时候要有一个借位。"><a href="#如果要加上一个减的功能，就是要在加计数的基础上加一个使能端up-down，使能端为1的时候，自加。为0的时候自减。同时从0减到9的时候要有一个借位。" class="headerlink" title="如果要加上一个减的功能，就是要在加计数的基础上加一个使能端up_down，使能端为1的时候，自加。为0的时候自减。同时从0减到9的时候要有一个借位。"></a>如果要加上一个减的功能，就是要在加计数的基础上加一个使能端up_down，使能端为1的时候，自加。为0的时候自减。同时从0减到9的时候要有一个借位。</h4><h4 id="代码如下："><a href="#代码如下：" class="headerlink" title="代码如下："></a>代码如下：</h4><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line">module M10_updown( </span><br><span class="line">    input EN,CP,Rd,up_down, //up_down=1时加计数，up_down=0时减计数</span><br><span class="line">    output reg Cout,</span><br><span class="line">    output reg [3:0] Q</span><br><span class="line">    );</span><br><span class="line">    always @ (posedge CP,negedge Rd)</span><br><span class="line">    </span><br><span class="line">       if( ~Rd ) Q&lt;=4&#x27;b0000;  </span><br><span class="line">        else if(EN&amp;&amp;up_down)  //当使能端为1，且选择加计数时，开始加计数</span><br><span class="line">        begin</span><br><span class="line">            if(Q&lt;4&#x27;b1001) Q&lt;=Q+1&#x27;b1; //判断是否加到了9</span><br><span class="line">            else Q&lt;=4&#x27;b0000;</span><br><span class="line">          end</span><br><span class="line">             else if ( EN &amp;&amp; ~up_down )//当使能端为1，且选择加计数时，开始减计数</span><br><span class="line">                 begin</span><br><span class="line">                    if ( Q&gt;4&#x27;b0000) Q&lt;=Q-1&#x27;b1;//判断是否减到了0</span><br><span class="line">                    else Q&lt;= 4&#x27;b1001;</span><br><span class="line">                 end</span><br><span class="line">                 else Q&lt;= Q;</span><br><span class="line">    always @ (Q)</span><br><span class="line">    </span><br><span class="line">       if(Q==4&#x27;b1001 &amp;&amp; up_down)  Cout = 1;//当加计数时 加到了9，进位</span><br><span class="line">        else if(Q==4&#x27;b0000 &amp;&amp; ~up_down) Cout = 1;//当减计数时 减到了9，借位</span><br><span class="line">          else Cout=0;</span><br><span class="line">          </span><br><span class="line">    endmodule</span><br></pre></td></tr></table></figure>


<p>​    </p>
<h4 id="测试文件："><a href="#测试文件：" class="headerlink" title="测试文件："></a>测试文件：</h4><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">module M10_updown_tb();</span><br><span class="line">    reg EN,CP,Rd,up_down;     //输入端口说明</span><br><span class="line">    wire Cout;           //进位信号</span><br><span class="line">    wire [3:0] Q;     //数据输出端口及变量的数据类型生命</span><br><span class="line">    M10_updown test( .EN(EN),   //M10_updown这的名称要和design的文件名一致</span><br><span class="line">                    .CP(CP),</span><br><span class="line">                    .Rd(Rd),</span><br><span class="line">                    .up_down(up_down),</span><br><span class="line">                    .Cout(Cout),</span><br><span class="line">                    .Q(Q) );</span><br><span class="line">    initial fork</span><br><span class="line">        CP=0;</span><br><span class="line">        EN=1; #20 EN=0;#50 EN=1;</span><br><span class="line">        Rd=0; #30 Rd=1;</span><br><span class="line">        up_down=0; #300 up_down=1;</span><br><span class="line">     join</span><br><span class="line">    always #8 CP=~CP;</span><br><span class="line">    </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p>仿真图如下：</p>
<h4 id=""><a href="#" class="headerlink" title=""></a><img src="https://github.com/XuXING0430/xuxing0430.github.io/blob/master/image/2019_9/14.png?raw=true" alt=""></h4><h4 id="然后就是布局布线，添加约束文件。接上板子就ok了。"><a href="#然后就是布局布线，添加约束文件。接上板子就ok了。" class="headerlink" title="然后就是布局布线，添加约束文件。接上板子就ok了。"></a>然后就是布局布线，添加约束文件。接上板子就ok了。</h4><p><strong>我也写了几篇关于Veirlog的文章，感兴趣的同学可以去看看。该模块链接如下：</strong><br><a href="https://xuxing0430.github.io/categories/Veirlog/">Verilog学习</a></p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/Veirlog/">Veirlog</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/FPGA/" rel="tag">FPGA</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Veirlog/" rel="tag">Veirlog</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E8%AE%A1%E6%95%B0%E5%99%A8/" rel="tag">计数器</a></li></ul>

      
            
      
    </footer>
  </div>
  
</article>

<!-- Table of Contents -->

    

  


  <nav id="page-nav">
    
    <a class="extend prev" rel="prev" href="/">Prev</a><a class="page-number" href="/">1</a><span class="page-number current">2</span><a class="page-number" href="/page/3/">3</a><a class="extend next" rel="next" href="/page/3/">Next</a>
  </nav>

</section>
          <aside id="sidebar">
  
    <div class="widget-wrap" style="margin: 20px 0;">
	<div id="search-form-wrap">

    <form class="search-form">
        <label style="width: 75%;">
            <span class="screen-reader-text">Search for:</span>
            <input type="search" class="search-field" style="height: 42px;" placeholder=" Search…" value="" name="s" title="Search for:">
        </label>
        <input type="submit" class="search-form-submit" value="Search">
    </form>
    <div class="ins-search">
    <div class="ins-search-mask"></div>
    <div class="ins-search-container">
        <div class="ins-input-wrapper">
            <input type="text" class="ins-search-input" placeholder="Type something..."/>
            <span class="ins-close ins-selectable"><i class="fa fa-times-circle"></i></span>
        </div>
        <div class="ins-section-wrapper">
            <div class="ins-section-container"></div>
        </div>
    </div>
</div>
<script>
(function (window) {
    var INSIGHT_CONFIG = {
        TRANSLATION: {
            POSTS: 'Posts',
            PAGES: 'Pages',
            CATEGORIES: 'Categories',
            TAGS: 'Tags',
            UNTITLED: '(Untitled)',
        },
        ROOT_URL: '/',
        CONTENT_URL: '/content.json',
    };
    window.INSIGHT_CONFIG = INSIGHT_CONFIG;
})(window);
</script>

<script src="/js/insight.js"></script>


</div>
</div>
  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Connect With Us</h3>
    <div class="widget widget_athemes_social_icons">

    	<ul class="clearfix widget-social-icons">   
    	
          
     			  <li><a href="https://github.com/XuXING0430" title="Github"><i class="fa fa-github" aria-hidden="true"></i></a></li> 
          
   		
          
     			  <li><a href="https://www.instagram.com/xusk0430/" title="Instagram"><i class="fa fa-instagram" aria-hidden="true"></i></a></li> 
          
   		
          
            <li><a href="mailto:xskjx0430@sina.com?subject=请联系我&body=我能帮你什么" title="email"><i class="fa fa-envelope" aria-hidden="true"></i></a></li> 
          
   		
   		</ul>


   		<!--
   		<ul class="clearfix widget-social-icons">   		
   		<li class="widget-si-twitter"><a href="http://twitter.com" title="Twitter"><i class="ico-twitter"></i></a></li> 
		<li class="widget-si-facebook"><a href="http://facebook.com" title="Facebook"><i class="ico-facebook"></i></a></li>
			<li class="widget-si-gplus"><a href="http://plus.google.com" title="Google+"><i class="ico-gplus"></i></a></li>
			<li class="widget-si-pinterest"><a href="http://pinterest.com" title="Pinterest"><i class="ico-pinterest"></i></a></li>
			<li class="widget-si-flickr"><a href="http://flickr.com" title="Flickr"><i class="ico-flickr"></i></a></li>
			<li class="widget-si-instagram"><a href="http://instagram.com" title="Instagram"><i class="ico-instagram"></i></a></li>
		</ul> -->

    </div>
  </div>


  
    
  <div class="widget_athemes_tabs">
    <ul id="widget-tab" class="clearfix widget-tab-nav">
      <li class="active"><a>Recent Posts</a></li>
    </ul>
    <div class="widget">
      <ul>
        
          <li class="clearfix">

            
              <div class="widget-entry-summary" style="margin: 0;">
            

              <h6 style="margin: 0;"><a href="/2025/10/16/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C%E4%BB%BF%E7%9C%9F%E5%85%A5%E9%97%A8%E5%88%B0%E7%B2%BE%E9%80%9A%E7%B3%BB%E5%88%973-%E7%BD%91%E7%BB%9C%E4%B8%8E%E6%8C%87%E6%A0%87%E4%BB%BF%E7%9C%9F%E5%88%86%E6%9E%90/">复杂网络仿真入门到精通3: 网络可视化与指标仿真分析</a></h6>
              <span>October 16, 2025</span>
            </div>

          </li>
        
          <li class="clearfix">

            
              <div class="widget-entry-summary" style="margin: 0;">
            

              <h6 style="margin: 0;"><a href="/2025/10/10/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C%E4%BB%BF%E7%9C%9F%E5%85%A5%E9%97%A8%E5%88%B0%E7%B2%BE%E9%80%9A%E7%B3%BB%E5%88%972%EF%BC%9A%E7%BD%91%E7%BB%9C%E6%9E%84%E5%BB%BA/">复杂网络仿真入门到精通2: 构建网络（邻接矩阵）</a></h6>
              <span>October 10, 2025</span>
            </div>

          </li>
        
          <li class="clearfix">

            
              <div class="widget-entry-summary" style="margin: 0;">
            

              <h6 style="margin: 0;"><a href="/2025/10/07/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C%E4%BB%BF%E7%9C%9F%E4%BB%8E%E5%85%A5%E9%97%A8%E5%88%B0%E7%B2%BE%E9%80%9A1%EF%BC%9A%E5%85%B3%E9%94%AE%E7%BD%91%E7%BB%9C%E6%8C%87%E6%A0%87%E8%A7%A3%E6%9E%90/">复杂网络仿真从入门到精通1：关键网络指标解析</a></h6>
              <span>October 7, 2025</span>
            </div>

          </li>
        
          <li class="clearfix">

            
              <div class="widget-entry-summary" style="margin: 0;">
            

              <h6 style="margin: 0;"><a href="/2025/10/06/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C%E4%BB%BF%E7%9C%9F%E4%BB%8E%E5%85%A5%E9%97%A8%E5%88%B0%E7%B2%BE%E9%80%9A0%EF%BC%9A%20%E5%AD%A6%E4%B9%A0%E8%B7%AF%E7%BA%BF/">复杂网络仿真从入门到精通0：学习路线</a></h6>
              <span>October 6, 2025</span>
            </div>

          </li>
        
          <li class="clearfix">

            
              <div class="widget-entry-summary" style="margin: 0;">
            

              <h6 style="margin: 0;"><a href="/2025/08/10/matlab%E5%AE%9E%E7%8E%B0%E7%AE%80%E5%8D%95%E7%BA%A7%E8%81%94%E5%A4%B1%E6%95%88%E6%A8%A1%E5%9E%8B/">matlab实现简单级联失效模型</a></h6>
              <span>August 10, 2025</span>
            </div>

          </li>
        
          <li class="clearfix">

            
              <div class="widget-entry-summary" style="margin: 0;">
            

              <h6 style="margin: 0;"><a href="/2020/08/18/%E5%A6%82%E4%BD%95%E4%BD%BF%E7%94%A8postman%E8%BF%9B%E8%A1%8CAPI%E6%B5%8B%E8%AF%95/">如何使用postman进行API测试</a></h6>
              <span>August 18, 2020</span>
            </div>

          </li>
        
      </ul>
    </div>
  </div>

  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Categories</h3>
    <div class="widget">
      <ul class="category-list"><li class="category-list-item"><a class="category-list-link" href="/categories/CentOS/">CentOS</a><span class="category-list-count">1</span><ul class="category-list-child"><li class="category-list-item"><a class="category-list-link" href="/categories/CentOS/docker/">docker</a><span class="category-list-count">1</span></li></ul></li><li class="category-list-item"><a class="category-list-link" href="/categories/Veirlog/">Veirlog</a><span class="category-list-count">6</span></li><li class="category-list-item"><a class="category-list-link" href="/categories/java/">java</a><span class="category-list-count">3</span></li><li class="category-list-item"><a class="category-list-link" href="/categories/matlab/">matlab</a><span class="category-list-count">1</span></li><li class="category-list-item"><a class="category-list-link" href="/categories/postman/">postman</a><span class="category-list-count">1</span><ul class="category-list-child"><li class="category-list-item"><a class="category-list-link" href="/categories/postman/%E6%B5%8B%E8%AF%95/">测试</a><span class="category-list-count">1</span></li></ul></li><li class="category-list-item"><a class="category-list-link" href="/categories/spring-security/">spring security</a><span class="category-list-count">1</span><ul class="category-list-child"><li class="category-list-item"><a class="category-list-link" href="/categories/spring-security/java/">java</a><span class="category-list-count">1</span></li></ul></li><li class="category-list-item"><a class="category-list-link" href="/categories/tensorlfow/">tensorlfow</a><span class="category-list-count">1</span></li><li class="category-list-item"><a class="category-list-link" href="/categories/%E4%BA%91%E6%9C%8D%E5%8A%A1%E5%99%A8/">云服务器</a><span class="category-list-count">1</span></li><li class="category-list-item"><a class="category-list-link" href="/categories/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C/">复杂网络</a><span class="category-list-count">10</span><ul class="category-list-child"><li class="category-list-item"><a class="category-list-link" href="/categories/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C%E5%85%A5%E9%97%A8%E5%88%B0%E7%B2%BE%E9%80%9A/">复杂网络入门到精通</a><span class="category-list-count">4</span></li></ul></li><li class="category-list-item"><a class="category-list-link" href="/categories/%E6%B7%B1%E5%BA%A6%E5%AD%A6%E4%B9%A0/">深度学习</a><span class="category-list-count">1</span></li></ul>
    </div>
  </div>


  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Tags</h3>
    <div class="widget">
      <ul class="tag-list" itemprop="keywords"><li class="tag-list-item"><a class="tag-list-link" href="/tags/AMD/" rel="tag">AMD</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/CentOS/" rel="tag">CentOS</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/FPGA/" rel="tag">FPGA</a><span class="tag-list-count">5</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/Gephi/" rel="tag">Gephi</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/ROCm/" rel="tag">ROCm</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/Space-L/" rel="tag">Space L</a><span class="tag-list-count">2</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/Veirlog/" rel="tag">Veirlog</a><span class="tag-list-count">6</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/c/" rel="tag">c#</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/docker/" rel="tag">docker</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/gpu/" rel="tag">gpu</a><span class="tag-list-count">2</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/idea/" rel="tag">idea</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/java/" rel="tag">java</a><span class="tag-list-count">4</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/javac/" rel="tag">javac</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/java%E6%95%99%E7%A8%8B/" rel="tag">java教程</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/matlab/" rel="tag">matlab</a><span class="tag-list-count">6</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/mono/" rel="tag">mono</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/postman/" rel="tag">postman</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/spring-security/" rel="tag">spring security</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/tensorflow/" rel="tag">tensorflow</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/tensorlfow/" rel="tag">tensorlfow</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/ubuntu/" rel="tag">ubuntu</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/win10/" rel="tag">win10</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E4%B8%B2%E5%8F%A3/" rel="tag">串口</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E4%BA%91%E6%9C%8D%E5%8A%A1%E5%99%A8/" rel="tag">云服务器</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E4%BC%98%E5%8C%96/" rel="tag">优化</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E5%8A%A0%E5%AF%86/" rel="tag">加密</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C/" rel="tag">复杂网络</a><span class="tag-list-count">5</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E5%AE%9E%E4%BD%93%E7%BD%91%E7%BB%9C/" rel="tag">实体网络</a><span class="tag-list-count">2</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E5%AF%84%E5%AD%98%E5%99%A8/" rel="tag">寄存器</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E5%BB%BA%E6%A8%A1/" rel="tag">建模</a><span class="tag-list-count">2</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E6%95%B0%E5%AD%97%E9%A2%91%E7%8E%87%E8%AE%A1/" rel="tag">数字频率计</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E6%95%B0%E6%8D%AE%E9%A2%84%E5%A4%84%E7%90%86/" rel="tag">数据预处理</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E6%95%B0%E7%A0%81%E7%AE%A1/" rel="tag">数码管</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E6%B5%8B%E8%AF%95/" rel="tag">测试</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E7%BA%A7%E8%81%94%E5%A4%B1%E6%95%88/" rel="tag">级联失效</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E7%BC%96%E8%AF%91/" rel="tag">编译</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9/" rel="tag">网络节点</a><span class="tag-list-count">2</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E7%BD%91%E7%BB%9C%E8%BF%9E%E8%BE%B9/" rel="tag">网络连边</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB/" rel="tag">蓄意攻击</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E8%AE%A1%E6%95%B0%E5%99%A8/" rel="tag">计数器</a><span class="tag-list-count">2</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E8%BE%93%E5%85%A5%E6%B3%95/" rel="tag">输入法</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB/" rel="tag">随机攻击</a><span class="tag-list-count">3</span></li></ul>
    </div>
  </div>


  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Tag Cloud</h3>
    <div class="widget tagcloud">
      <a href="/tags/AMD/" style="font-size: 10px;">AMD</a> <a href="/tags/CentOS/" style="font-size: 10px;">CentOS</a> <a href="/tags/FPGA/" style="font-size: 18px;">FPGA</a> <a href="/tags/Gephi/" style="font-size: 10px;">Gephi</a> <a href="/tags/ROCm/" style="font-size: 10px;">ROCm</a> <a href="/tags/Space-L/" style="font-size: 12px;">Space L</a> <a href="/tags/Veirlog/" style="font-size: 20px;">Veirlog</a> <a href="/tags/c/" style="font-size: 10px;">c#</a> <a href="/tags/docker/" style="font-size: 10px;">docker</a> <a href="/tags/gpu/" style="font-size: 12px;">gpu</a> <a href="/tags/idea/" style="font-size: 10px;">idea</a> <a href="/tags/java/" style="font-size: 16px;">java</a> <a href="/tags/javac/" style="font-size: 10px;">javac</a> <a href="/tags/java%E6%95%99%E7%A8%8B/" style="font-size: 10px;">java教程</a> <a href="/tags/matlab/" style="font-size: 20px;">matlab</a> <a href="/tags/mono/" style="font-size: 10px;">mono</a> <a href="/tags/postman/" style="font-size: 10px;">postman</a> <a href="/tags/spring-security/" style="font-size: 10px;">spring security</a> <a href="/tags/tensorflow/" style="font-size: 10px;">tensorflow</a> <a href="/tags/tensorlfow/" style="font-size: 10px;">tensorlfow</a> <a href="/tags/ubuntu/" style="font-size: 10px;">ubuntu</a> <a href="/tags/win10/" style="font-size: 10px;">win10</a> <a href="/tags/%E4%B8%B2%E5%8F%A3/" style="font-size: 10px;">串口</a> <a href="/tags/%E4%BA%91%E6%9C%8D%E5%8A%A1%E5%99%A8/" style="font-size: 10px;">云服务器</a> <a href="/tags/%E4%BC%98%E5%8C%96/" style="font-size: 10px;">优化</a> <a href="/tags/%E5%8A%A0%E5%AF%86/" style="font-size: 10px;">加密</a> <a href="/tags/%E5%A4%8D%E6%9D%82%E7%BD%91%E7%BB%9C/" style="font-size: 18px;">复杂网络</a> <a href="/tags/%E5%AE%9E%E4%BD%93%E7%BD%91%E7%BB%9C/" style="font-size: 12px;">实体网络</a> <a href="/tags/%E5%AF%84%E5%AD%98%E5%99%A8/" style="font-size: 10px;">寄存器</a> <a href="/tags/%E5%BB%BA%E6%A8%A1/" style="font-size: 12px;">建模</a> <a href="/tags/%E6%95%B0%E5%AD%97%E9%A2%91%E7%8E%87%E8%AE%A1/" style="font-size: 10px;">数字频率计</a> <a href="/tags/%E6%95%B0%E6%8D%AE%E9%A2%84%E5%A4%84%E7%90%86/" style="font-size: 10px;">数据预处理</a> <a href="/tags/%E6%95%B0%E7%A0%81%E7%AE%A1/" style="font-size: 10px;">数码管</a> <a href="/tags/%E6%B5%8B%E8%AF%95/" style="font-size: 10px;">测试</a> <a href="/tags/%E7%BA%A7%E8%81%94%E5%A4%B1%E6%95%88/" style="font-size: 10px;">级联失效</a> <a href="/tags/%E7%BC%96%E8%AF%91/" style="font-size: 10px;">编译</a> <a href="/tags/%E7%BD%91%E7%BB%9C%E8%8A%82%E7%82%B9/" style="font-size: 12px;">网络节点</a> <a href="/tags/%E7%BD%91%E7%BB%9C%E8%BF%9E%E8%BE%B9/" style="font-size: 10px;">网络连边</a> <a href="/tags/%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB/" style="font-size: 10px;">蓄意攻击</a> <a href="/tags/%E8%AE%A1%E6%95%B0%E5%99%A8/" style="font-size: 12px;">计数器</a> <a href="/tags/%E8%BE%93%E5%85%A5%E6%B3%95/" style="font-size: 10px;">输入法</a> <a href="/tags/%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB/" style="font-size: 14px;">随机攻击</a>
    </div>
  </div>

  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Archives</h3>

    <div class="widget">
      <ul class="archive-list"><li class="archive-list-item"><a class="archive-list-link" href="/archives/2025/10/">October 2025</a><span class="archive-list-count">4</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2025/08/">August 2025</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2020/08/">August 2020</a><span class="archive-list-count">3</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2020/07/">July 2020</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2020/05/">May 2020</a><span class="archive-list-count">3</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2019/12/">December 2019</a><span class="archive-list-count">4</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2019/10/">October 2019</a><span class="archive-list-count">2</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2019/09/">September 2019</a><span class="archive-list-count">3</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2019/08/">August 2019</a><span class="archive-list-count">5</span></li></ul>
    </div>
  </div>


  
</aside>
        
      </div>
      <footer id="footer" class="site-footer">
  

  <div class="clearfix container">
      <div class="site-info">
	      &copy; 2025 Three purple&#39;s blog All Rights Reserved.
          
            <span id="busuanzi_container_site_uv">
              本站访客数<span id="busuanzi_value_site_uv"></span>人次  
              本站总访问量<span id="busuanzi_value_site_pv"></span>次
            </span>
          
      </div>
      <div class="site-credit">
        Theme by <a href="https://github.com/iTimeTraveler/hexo-theme-hiero" target="_blank">hiero</a>
      </div>
  </div>
</footer>


<!-- min height -->

<script>
    var contentdiv = document.getElementById("content");

    contentdiv.style.minHeight = document.body.offsetHeight - document.getElementById("allheader").offsetHeight - document.getElementById("footer").offsetHeight + "px";
</script>

<!-- Custome JS -->

<script src="/js/my.js"></script>

    </div>
    <!-- <nav id="mobile-nav">
  
    <a href="/" class="mobile-nav-link">Home</a>
  
    <a href="/archives/" class="mobile-nav-link">Archives</a>
  
    <a href="/categories/" class="mobile-nav-link">Categories</a>
  
    <a href="/tags/" class="mobile-nav-link">Tags</a>
  
</nav> -->
    

<!-- mathjax config similar to math.stackexchange -->

<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [ ['$','$'], ["\\(","\\)"] ],
      processEscapes: true
    }
  });
</script>

<script type="text/x-mathjax-config">
    MathJax.Hub.Config({
      tex2jax: {
        skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
      }
    });
</script>

<script type="text/x-mathjax-config">
    MathJax.Hub.Queue(function() {
        var all = MathJax.Hub.getAllJax(), i;
        for(i=0; i < all.length; i += 1) {
            all[i].SourceElement().parentNode.className += ' has-jax';
        }
    });
</script>

<script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
</script>



  
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/fancybox/2.1.5/jquery.fancybox.min.css">

  
<script src="https://cdnjs.cloudflare.com/ajax/libs/fancybox/2.1.5/jquery.fancybox.min.js"></script>




<script src="/js/scripts.js"></script>


<script src="https://stackpath.bootstrapcdn.com/bootstrap/3.3.7/js/bootstrap.min.js"></script>


<script src="/js/main.js"></script>



<!-- Google Analytics -->
<script type="text/javascript">
(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
})(window,document,'script','//www.google-analytics.com/analytics.js','ga');

ga('create', 'G-37QFEM5W0L', 'auto');
ga('send', 'pageview');

</script>
<!-- End Google Analytics -->







	<script async src="https://dnqof95d40fo6.cloudfront.net/atw7f8.js">
	</script>






  </div>

  <a id="rocket" href="#top" class=""></a>
  <script type="text/javascript" src="/js/totop.js" async=""></script>
</body>
</html>
