$date
	Sun Aug 17 10:19:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module muxtest $end
$var wire 1 ! f $end
$var reg 16 " a [15:0] $end
$var reg 4 # s [3:0] $end
$scope module M $end
$var wire 16 $ in [15:0] $end
$var wire 1 ! out $end
$var wire 4 % sel [3:0] $end
$var wire 4 & t [3:0] $end
$scope module m1_4x1 $end
$var wire 4 ' in [3:0] $end
$var wire 1 ( out $end
$var wire 2 ) sel [1:0] $end
$scope module m1_2x1 $end
$var wire 1 * in0 $end
$var wire 1 + in1 $end
$var wire 1 , out $end
$var wire 1 - sel $end
$upscope $end
$scope module m2_2x1 $end
$var wire 1 . in0 $end
$var wire 1 / in1 $end
$var wire 1 0 out $end
$var wire 1 1 sel $end
$upscope $end
$scope module m3_2x1 $end
$var wire 1 , in0 $end
$var wire 1 0 in1 $end
$var wire 1 ( out $end
$var wire 1 2 sel $end
$upscope $end
$upscope $end
$scope module m2_4x1 $end
$var wire 4 3 in [3:0] $end
$var wire 1 4 out $end
$var wire 2 5 sel [1:0] $end
$scope module m1_2x1 $end
$var wire 1 6 in0 $end
$var wire 1 7 in1 $end
$var wire 1 8 out $end
$var wire 1 9 sel $end
$upscope $end
$scope module m2_2x1 $end
$var wire 1 : in0 $end
$var wire 1 ; in1 $end
$var wire 1 < out $end
$var wire 1 = sel $end
$upscope $end
$scope module m3_2x1 $end
$var wire 1 8 in0 $end
$var wire 1 < in1 $end
$var wire 1 4 out $end
$var wire 1 > sel $end
$upscope $end
$upscope $end
$scope module m3_4x1 $end
$var wire 4 ? in [3:0] $end
$var wire 1 @ out $end
$var wire 2 A sel [1:0] $end
$scope module m1_2x1 $end
$var wire 1 B in0 $end
$var wire 1 C in1 $end
$var wire 1 D out $end
$var wire 1 E sel $end
$upscope $end
$scope module m2_2x1 $end
$var wire 1 F in0 $end
$var wire 1 G in1 $end
$var wire 1 H out $end
$var wire 1 I sel $end
$upscope $end
$scope module m3_2x1 $end
$var wire 1 D in0 $end
$var wire 1 H in1 $end
$var wire 1 @ out $end
$var wire 1 J sel $end
$upscope $end
$upscope $end
$scope module m4_4x1 $end
$var wire 4 K in [3:0] $end
$var wire 1 L out $end
$var wire 2 M sel [1:0] $end
$scope module m1_2x1 $end
$var wire 1 N in0 $end
$var wire 1 O in1 $end
$var wire 1 P out $end
$var wire 1 Q sel $end
$upscope $end
$scope module m2_2x1 $end
$var wire 1 R in0 $end
$var wire 1 S in1 $end
$var wire 1 T out $end
$var wire 1 U sel $end
$upscope $end
$scope module m3_2x1 $end
$var wire 1 P in0 $end
$var wire 1 T in1 $end
$var wire 1 L out $end
$var wire 1 V sel $end
$upscope $end
$upscope $end
$scope module m5_4x1 $end
$var wire 4 W in [3:0] $end
$var wire 1 ! out $end
$var wire 2 X sel [1:0] $end
$scope module m1_2x1 $end
$var wire 1 Y in0 $end
$var wire 1 Z in1 $end
$var wire 1 [ out $end
$var wire 1 \ sel $end
$upscope $end
$scope module m2_2x1 $end
$var wire 1 ] in0 $end
$var wire 1 ^ in1 $end
$var wire 1 _ out $end
$var wire 1 ` sel $end
$upscope $end
$scope module m3_2x1 $end
$var wire 1 [ in0 $end
$var wire 1 _ in1 $end
$var wire 1 ! out $end
$var wire 1 a sel $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xa
x`
x_
x^
x]
x\
x[
xZ
xY
bx X
bx W
xV
xU
xT
xS
xR
xQ
xP
xO
xN
bx M
xL
bx K
xJ
xI
xH
xG
xF
xE
xD
xC
xB
bx A
x@
bx ?
x>
x=
x<
x;
x:
x9
x8
x7
x6
bx 5
x4
bx 3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
x(
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#5
0!
0[
0_
0Y
0]
0Z
0^
0(
04
1@
1L
b1100 &
b1100 W
0,
00
08
0<
1D
1H
1P
1T
0-
01
02
09
0=
0>
0E
0I
0J
0Q
0U
0V
0\
0`
0a
0*
1+
0.
1/
06
07
0:
0;
1B
1C
1F
1G
1N
1O
1R
1S
b0 )
b0 5
b0 A
b0 M
b0 X
b1010 '
b0 3
b1111 ?
b11 K
b0 #
b0 %
b11111100001010 "
b11111100001010 $
#10
12
1>
1J
1V
b1 )
b1 5
b1 A
b1 M
b1 #
b1 %
#15
1!
1[
1_
1Y
1]
1(
b1101 &
b1101 W
1,
10
1-
11
02
19
1=
0>
1E
1I
0J
1Q
1U
0V
1a
b10 )
b10 5
b10 A
b10 M
b1 X
b110 #
b110 %
#20
0Y
0]
0(
b1100 &
b1100 W
0!
0,
00
0[
0_
0-
01
09
0=
0E
0I
0Q
0U
1\
1`
b0 )
b0 5
b0 A
b0 M
b11 X
b1100 #
b1100 %
#25
