{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743710182979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743710183004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 15:56:22 2025 " "Processing started: Thu Apr 03 15:56:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743710183004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710183004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710183004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743710203764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743710203764 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"LD_ST_SEL\";  expecting \":\", or \",\" slsRISC_vhdl.vhd(27) " "VHDL syntax error at slsRISC_vhdl.vhd(27) near text \"LD_ST_SEL\";  expecting \":\", or \",\"" {  } { { "slsRISC_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710236300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_vhdl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file slsrisc_vhdl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710236913 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\|\";  expecting \")\", or \",\" slsRISC_CU_vhdl.vhd(78) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(78) near text \"\|\";  expecting \")\", or \",\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 78 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238404 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"!\", or \"=>\" slsRISC_CU_vhdl.vhd(79) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(79) near text \")\";  expecting \"!\", or \"=>\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238642 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(80) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(80) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238643 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(81) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(81) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 81 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238643 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(82) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(82) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238656 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(83) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(83) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238656 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \";\" slsRISC_CU_vhdl.vhd(87) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(87) near text \"<=\";  expecting \";\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 87 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238656 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\|\";  expecting \")\", or \",\" slsRISC_CU_vhdl.vhd(90) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(90) near text \"\|\";  expecting \")\", or \",\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 90 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238656 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(99) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(99) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 99 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238656 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(100) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(100) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238656 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(101) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(101) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238656 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(102) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(102) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 102 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238656 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(105) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(105) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 105 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238657 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(119) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(119) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 119 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(131) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(131) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 131 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(132) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(132) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(133) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(133) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" slsRISC_CU_vhdl.vhd(134) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(134) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 134 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238670 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"(\", or an identifier, or \"range\" slsRISC_CU_vhdl.vhd(141) " "VHDL syntax error at slsRISC_CU_vhdl.vhd(141) near text \";\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 141 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710238670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_cu_vhdl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file slsrisc_cu_vhdl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710239021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_iw2ascii_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_iw2ascii_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_IW2ASCII_vhdl-disassemble " "Found design unit 1: sls_IW2ASCII_vhdl-disassemble" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743710240810 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_IW2ASCII_vhdl " "Found entity 1: sls_IW2ASCII_vhdl" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743710240810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710240810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//tsclient/labs_from_desktop/sls_package/sls_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //tsclient/labs_from_desktop/sls_package/sls_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_package " "Found design unit 1: sls_package" {  } { { "//tsclient/Labs_from_desktop/sls_package/sls_package.vhd" "" { Text "//tsclient/Labs_from_desktop/sls_package/sls_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743710242593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710242593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//tsclient/labs_from_desktop/lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_alu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file //tsclient/labs_from_desktop/lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_alu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_alu_package " "Found design unit 1: sls_alu_package" {  } { { "//tsclient/Labs_from_desktop/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_alu_package.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_alu_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743710244171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710244171 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"slsRisc_DP_struc\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" slsRISC_DP_vhdl.vhd(92) " "VHDL syntax error at slsRISC_DP_vhdl.vhd(92) near text \"slsRisc_DP_struc\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710245645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_dp_vhdl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file slsrisc_dp_vhdl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710246282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_mm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_mm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_MM_vhdl-SYN " "Found design unit 1: sls_MM_vhdl-SYN" {  } { { "sls_MM_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743710248048 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_MM_vhdl " "Found entity 1: sls_MM_vhdl" {  } { { "sls_MM_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743710248048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710248048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_risc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_risc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_RISC_package " "Found design unit 1: sls_RISC_package" {  } { { "sls_RISC_package.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743710250108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710250108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_4loc_stack_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_4loc_stack_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_4loc_stack_vhdl-sls_stack " "Found design unit 1: sls_8bit_4loc_stack_vhdl-sls_stack" {  } { { "sls_8bit_4loc_stack_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743710252147 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_4loc_stack_vhdl " "Found entity 1: sls_8bit_4loc_stack_vhdl" {  } { { "sls_8bit_4loc_stack_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743710252147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710252147 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "slsRISC_CU_vhdl work CU_Temp.vhd(8) " "VHDL Primary Unit Declaration error at CU_Temp.vhd(8): primary unit \"slsRISC_CU_vhdl\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CU_Temp.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/CU_Temp.vhd" 8 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1743710253927 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "slsRISC_CU_vhdl slsRISC_CU_vhdl.vhd(6) " "HDL error at slsRISC_CU_vhdl.vhd(6): see declaration for object \"slsRISC_CU_vhdl\"" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743710254205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"else\", or \"elsif\" CU_Temp.vhd(183) " "VHDL syntax error at CU_Temp.vhd(183) near text \"when\";  expecting \"end\", or \"else\", or \"elsif\"" {  } { { "CU_Temp.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/CU_Temp.vhd" 183 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710254218 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting \"then\" CU_Temp.vhd(184) " "VHDL syntax error at CU_Temp.vhd(184) near text \"is\";  expecting \"then\"" {  } { { "CU_Temp.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/CU_Temp.vhd" 184 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710254218 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement CU_Temp.vhd(199) " "VHDL syntax error at CU_Temp.vhd(199) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "CU_Temp.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/CU_Temp.vhd" 199 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710254218 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement CU_Temp.vhd(208) " "VHDL syntax error at CU_Temp.vhd(208) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "CU_Temp.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/CU_Temp.vhd" 208 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710254218 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement CU_Temp.vhd(218) " "VHDL syntax error at CU_Temp.vhd(218) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "CU_Temp.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/CU_Temp.vhd" 218 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710254232 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"if\" CU_Temp.vhd(226) " "VHDL syntax error at CU_Temp.vhd(226) near text \"case\";  expecting \"if\"" {  } { { "CU_Temp.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/CU_Temp.vhd" 226 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710254232 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement CU_Temp.vhd(299) " "VHDL syntax error at CU_Temp.vhd(299) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "CU_Temp.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/CU_Temp.vhd" 299 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710254232 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"if\" CU_Temp.vhd(307) " "VHDL syntax error at CU_Temp.vhd(307) near text \"case\";  expecting \"if\"" {  } { { "CU_Temp.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/CU_Temp.vhd" 307 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710254232 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" CU_Temp.vhd(309) " "VHDL syntax error at CU_Temp.vhd(309) near text \"process\";  expecting \"if\"" {  } { { "CU_Temp.vhd" "" { Text "//tsclient/Labs_from_desktop/Lab9/slsRISC_vhdl/CU_Temp.vhd" 309 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710254232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_temp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cu_temp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743710254636 ""}
