Source Block: hdl/library/axi_ad7175/axi_ad7175.v@186:196@HdlStmAssign
  wire    [23:0]   phase_data_s;

  // signal name changes
  assign adc_clk = s_axi_aclk;
  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // processor read interface

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin

Diff Content:
+ 191   assign adc_valid_o = adc_valid_s & ~adc_valid_d1;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9250/axi_ad9250.v@161:171
  wire    [13:0]  up_raddr_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // processor read interface

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin

Clone Blocks 2:
hdl/library/axi_ad9625/axi_ad9625.v@156:166
  wire    [ 13:0] up_raddr_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // processor read interface

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin

Clone Blocks 3:
hdl/library/axi_ad7175/axi_ad7175.v@185:195
  wire             clk_div_update_rdy_s;
  wire    [23:0]   phase_data_s;

  // signal name changes
  assign adc_clk = s_axi_aclk;
  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // processor read interface

  always @(negedge up_rstn or posedge up_clk) begin

Clone Blocks 4:
hdl/library/axi_ad7175/axi_ad7175.v@184:194
  
  wire             clk_div_update_rdy_s;
  wire    [23:0]   phase_data_s;

  // signal name changes
  assign adc_clk = s_axi_aclk;
  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // processor read interface


Clone Blocks 5:
hdl/library/axi_ad9671/axi_ad9671.v@172:182
  wire                                  adc_sync;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // processor read interface

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin

Clone Blocks 6:
hdl/library/axi_ad9467/axi_ad9467.v@174:184
  wire    [31:0]  up_wdata_s;

  //defaults

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign adc_valid = 1'b1;

  // processor read interface

  always @(negedge up_rstn or posedge up_clk) begin

