Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 15:08:58 2024
| Host         : 8x8-Bit running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.269       -1.234                      7                 1350        0.030        0.000                      0                 1350        3.750        0.000                       0                   514  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.269       -1.234                      7                 1350        0.030        0.000                      0                 1350        3.750        0.000                       0                   514  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -0.269ns,  Total Violation       -1.234ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.222ns  (logic 4.328ns (42.341%)  route 5.894ns (57.658%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.737     5.289    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X22Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/Q
                         net (fo=93, routed)          0.484     6.229    main_i/ALU_0/U0/D2[0]
    SLICE_X20Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.353 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.189     6.542    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.122 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.122    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.236    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.350    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X21Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.667     8.351    main_i/ALU_0/U0/SHIFT_LEFT2[14]
    SLICE_X19Y106        LUT6 (Prop_lut6_I2_O)        0.303     8.654 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.313     8.967    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.091 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=16, routed)          0.244     9.335    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.459 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.388     9.847    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.971 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.648    10.619    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.275 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.275    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.389 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.628 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[2]
                         net (fo=1, routed)           0.428    12.056    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_5
    SLICE_X21Y109        LUT6 (Prop_lut6_I0_O)        0.302    12.358 r  main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.151    12.510    main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_8_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I4_O)        0.124    12.634 r  main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.588    13.222    main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_4_n_0
    SLICE_X24Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.346 r  main_i/ALU_0/U0/ALU_OUT[11]_INST_0/O
                         net (fo=2, routed)           0.466    13.812    main_i/ALU_0/U0/ALU_OUT[11]
    SLICE_X25Y109        LUT2 (Prop_lut2_I0_O)        0.124    13.936 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_3/O
                         net (fo=3, routed)           0.835    14.771    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_3_n_0
    SLICE_X25Y108        LUT6 (Prop_lut6_I2_O)        0.124    14.895 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.492    15.386    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.124    15.510 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0/O
                         net (fo=1, routed)           0.000    15.510    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X31Y107        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.605    14.976    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X31Y107        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.268    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X31Y107        FDCE (Setup_fdce_C_D)        0.032    15.241    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.195ns  (logic 4.328ns (42.452%)  route 5.867ns (57.548%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.737     5.289    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X22Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/Q
                         net (fo=93, routed)          0.484     6.229    main_i/ALU_0/U0/D2[0]
    SLICE_X20Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.353 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.189     6.542    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.122 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.122    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.236    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.350    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X21Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.667     8.351    main_i/ALU_0/U0/SHIFT_LEFT2[14]
    SLICE_X19Y106        LUT6 (Prop_lut6_I2_O)        0.303     8.654 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.313     8.967    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.091 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=16, routed)          0.244     9.335    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.459 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.388     9.847    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.971 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.648    10.619    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.275 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.275    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.389 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.628 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[2]
                         net (fo=1, routed)           0.428    12.056    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_5
    SLICE_X21Y109        LUT6 (Prop_lut6_I0_O)        0.302    12.358 r  main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.151    12.510    main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_8_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I4_O)        0.124    12.634 r  main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.588    13.222    main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_4_n_0
    SLICE_X24Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.346 r  main_i/ALU_0/U0/ALU_OUT[11]_INST_0/O
                         net (fo=2, routed)           0.466    13.812    main_i/ALU_0/U0/ALU_OUT[11]
    SLICE_X25Y109        LUT2 (Prop_lut2_I0_O)        0.124    13.936 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_3/O
                         net (fo=3, routed)           0.835    14.771    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_3_n_0
    SLICE_X25Y108        LUT6 (Prop_lut6_I2_O)        0.124    14.895 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.465    15.360    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X26Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.484 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0/O
                         net (fo=1, routed)           0.000    15.484    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X26Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.608    14.979    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X26Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.268    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X26Y108        FDCE (Setup_fdce_C_D)        0.032    15.244    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -15.484    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.175ns  (logic 4.328ns (42.535%)  route 5.847ns (57.465%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.737     5.289    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X22Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/Q
                         net (fo=93, routed)          0.484     6.229    main_i/ALU_0/U0/D2[0]
    SLICE_X20Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.353 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.189     6.542    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.122 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.122    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.236    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.350    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X21Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.667     8.351    main_i/ALU_0/U0/SHIFT_LEFT2[14]
    SLICE_X19Y106        LUT6 (Prop_lut6_I2_O)        0.303     8.654 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.313     8.967    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.091 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=16, routed)          0.244     9.335    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.459 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.388     9.847    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.971 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.648    10.619    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.275 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.275    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.389 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.628 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[2]
                         net (fo=1, routed)           0.428    12.056    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_5
    SLICE_X21Y109        LUT6 (Prop_lut6_I0_O)        0.302    12.358 f  main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.151    12.510    main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_8_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I4_O)        0.124    12.634 f  main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.588    13.222    main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_4_n_0
    SLICE_X24Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.346 f  main_i/ALU_0/U0/ALU_OUT[11]_INST_0/O
                         net (fo=2, routed)           0.466    13.812    main_i/ALU_0/U0/ALU_OUT[11]
    SLICE_X25Y109        LUT2 (Prop_lut2_I0_O)        0.124    13.936 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_3/O
                         net (fo=3, routed)           0.833    14.769    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_3_n_0
    SLICE_X25Y108        LUT6 (Prop_lut6_I3_O)        0.124    14.893 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.447    15.340    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X26Y106        LUT5 (Prop_lut5_I1_O)        0.124    15.464 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=1, routed)           0.000    15.464    main_i/Pipelining_Execution_0/U0/Operand1[1]
    SLICE_X26Y106        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609    14.980    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X26Y106        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                         clock pessimism              0.268    15.249    
                         clock uncertainty           -0.035    15.213    
    SLICE_X26Y106        FDCE (Setup_fdce_C_D)        0.031    15.244    main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 4.328ns (42.642%)  route 5.822ns (57.358%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.737     5.289    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X22Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/Q
                         net (fo=93, routed)          0.484     6.229    main_i/ALU_0/U0/D2[0]
    SLICE_X20Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.353 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.189     6.542    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.122 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.122    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.236    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.350    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X21Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.667     8.351    main_i/ALU_0/U0/SHIFT_LEFT2[14]
    SLICE_X19Y106        LUT6 (Prop_lut6_I2_O)        0.303     8.654 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.313     8.967    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.091 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=16, routed)          0.244     9.335    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.459 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.388     9.847    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.971 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.648    10.619    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.275 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.275    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.389 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.628 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[2]
                         net (fo=1, routed)           0.428    12.056    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_5
    SLICE_X21Y109        LUT6 (Prop_lut6_I0_O)        0.302    12.358 f  main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.151    12.510    main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_8_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I4_O)        0.124    12.634 f  main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.588    13.222    main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_4_n_0
    SLICE_X24Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.346 f  main_i/ALU_0/U0/ALU_OUT[11]_INST_0/O
                         net (fo=2, routed)           0.466    13.812    main_i/ALU_0/U0/ALU_OUT[11]
    SLICE_X25Y109        LUT2 (Prop_lut2_I0_O)        0.124    13.936 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_3/O
                         net (fo=3, routed)           0.833    14.769    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_3_n_0
    SLICE_X25Y108        LUT6 (Prop_lut6_I3_O)        0.124    14.893 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.421    15.314    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X25Y107        LUT5 (Prop_lut5_I1_O)        0.124    15.438 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0/O
                         net (fo=1, routed)           0.000    15.438    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X25Y107        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.608    14.979    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X25Y107        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                         clock pessimism              0.268    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X25Y107        FDCE (Setup_fdce_C_D)        0.029    15.241    main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.074ns  (logic 4.042ns (40.124%)  route 6.032ns (59.876%))
  Logic Levels:           17  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.737     5.289    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X22Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/Q
                         net (fo=93, routed)          0.484     6.229    main_i/ALU_0/U0/D2[0]
    SLICE_X20Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.353 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.189     6.542    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.122 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.122    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.236    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.350    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X21Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 f  main_i/ALU_0/U0/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.667     8.351    main_i/ALU_0/U0/SHIFT_LEFT2[14]
    SLICE_X19Y106        LUT6 (Prop_lut6_I2_O)        0.303     8.654 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.313     8.967    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.091 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=16, routed)          0.244     9.335    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.665    10.124    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X22Y105        LUT6 (Prop_lut6_I5_O)        0.124    10.248 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_1/O
                         net (fo=1, routed)           0.336    10.585    main_i/ALU_0/U0/SHIFT_RIGHT4[0]
    SLICE_X22Y106        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    11.183 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[1]
                         net (fo=1, routed)           0.415    11.597    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_6
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.303    11.900 r  main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.154    12.055    main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_13_n_0
    SLICE_X23Y108        LUT6 (Prop_lut6_I1_O)        0.124    12.179 r  main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.717    12.896    main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_9_n_0
    SLICE_X26Y108        LUT6 (Prop_lut6_I5_O)        0.124    13.020 r  main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.159    13.179    main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_3_n_0
    SLICE_X26Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.303 r  main_i/ALU_0/U0/ALU_OUT[2]_INST_0/O
                         net (fo=2, routed)           0.308    13.611    main_i/ALU_0/U0/ALU_OUT[2]
    SLICE_X25Y107        LUT4 (Prop_lut4_I0_O)        0.124    13.735 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=3, routed)           1.068    14.803    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X25Y108        LUT6 (Prop_lut6_I3_O)        0.124    14.927 r  main_i/ALU_0/U0/NOT_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.312    15.239    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[5]
    SLICE_X27Y107        LUT5 (Prop_lut5_I1_O)        0.124    15.363 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6]_INST_0/O
                         net (fo=1, routed)           0.000    15.363    main_i/Pipelining_Execution_0/U0/Operand1[6]
    SLICE_X27Y107        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.608    14.979    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y107        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/C
                         clock pessimism              0.268    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X27Y107        FDCE (Setup_fdce_C_D)        0.031    15.243    main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.067ns  (logic 4.042ns (40.153%)  route 6.025ns (59.847%))
  Logic Levels:           17  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.737     5.289    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X22Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/Q
                         net (fo=93, routed)          0.484     6.229    main_i/ALU_0/U0/D2[0]
    SLICE_X20Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.353 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.189     6.542    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.122 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.122    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.236    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.350    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X21Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 f  main_i/ALU_0/U0/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.667     8.351    main_i/ALU_0/U0/SHIFT_LEFT2[14]
    SLICE_X19Y106        LUT6 (Prop_lut6_I2_O)        0.303     8.654 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.313     8.967    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.091 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=16, routed)          0.244     9.335    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.665    10.124    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X22Y105        LUT6 (Prop_lut6_I5_O)        0.124    10.248 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_1/O
                         net (fo=1, routed)           0.336    10.585    main_i/ALU_0/U0/SHIFT_RIGHT4[0]
    SLICE_X22Y106        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    11.183 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[1]
                         net (fo=1, routed)           0.415    11.597    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_6
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.303    11.900 r  main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.154    12.055    main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_13_n_0
    SLICE_X23Y108        LUT6 (Prop_lut6_I1_O)        0.124    12.179 r  main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.717    12.896    main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_9_n_0
    SLICE_X26Y108        LUT6 (Prop_lut6_I5_O)        0.124    13.020 r  main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.159    13.179    main_i/ALU_0/U0/ALU_OUT[2]_INST_0_i_3_n_0
    SLICE_X26Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.303 r  main_i/ALU_0/U0/ALU_OUT[2]_INST_0/O
                         net (fo=2, routed)           0.308    13.611    main_i/ALU_0/U0/ALU_OUT[2]
    SLICE_X25Y107        LUT4 (Prop_lut4_I0_O)        0.124    13.735 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=3, routed)           1.068    14.803    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X25Y108        LUT6 (Prop_lut6_I3_O)        0.124    14.927 r  main_i/ALU_0/U0/NOT_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.305    15.231    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[5]
    SLICE_X25Y107        LUT5 (Prop_lut5_I1_O)        0.124    15.355 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]_INST_0/O
                         net (fo=1, routed)           0.000    15.355    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X25Y107        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.608    14.979    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X25Y107        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.268    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X25Y107        FDCE (Setup_fdce_C_D)        0.031    15.243    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 4.204ns (42.232%)  route 5.751ns (57.768%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.737     5.289    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X22Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/Q
                         net (fo=93, routed)          0.484     6.229    main_i/ALU_0/U0/D2[0]
    SLICE_X20Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.353 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.189     6.542    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.122 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.122    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.236    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.350    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X21Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.667     8.351    main_i/ALU_0/U0/SHIFT_LEFT2[14]
    SLICE_X19Y106        LUT6 (Prop_lut6_I2_O)        0.303     8.654 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.313     8.967    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.091 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=16, routed)          0.244     9.335    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.459 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.388     9.847    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.971 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.648    10.619    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.275 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.275    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.389 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.628 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[2]
                         net (fo=1, routed)           0.428    12.056    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_5
    SLICE_X21Y109        LUT6 (Prop_lut6_I0_O)        0.302    12.358 f  main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.151    12.510    main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_8_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I4_O)        0.124    12.634 f  main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.588    13.222    main_i/ALU_0/U0/ALU_OUT[11]_INST_0_i_4_n_0
    SLICE_X24Y108        LUT6 (Prop_lut6_I3_O)        0.124    13.346 f  main_i/ALU_0/U0/ALU_OUT[11]_INST_0/O
                         net (fo=2, routed)           0.466    13.812    main_i/ALU_0/U0/ALU_OUT[11]
    SLICE_X25Y109        LUT2 (Prop_lut2_I0_O)        0.124    13.936 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_3/O
                         net (fo=3, routed)           0.833    14.769    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_3_n_0
    SLICE_X25Y108        LUT6 (Prop_lut6_I3_O)        0.124    14.893 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.350    15.243    main_i/Pipelining_WriteBack_0/U0/Flags[1]
    SLICE_X25Y107        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.608    14.979    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X25Y107        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[1]/C
                         clock pessimism              0.268    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X25Y107        FDCE (Setup_fdce_C_D)       -0.047    15.165    main_i/Pipelining_WriteBack_0/U0/flags_s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -15.243    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 2.765ns (56.557%)  route 2.124ns (43.443%))
  Logic Levels:           9  (CARRY4=5 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 9.977 - 5.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.736     5.288    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X26Y106        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y106        FDCE (Prop_fdce_C_Q)         0.456     5.744 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/Q
                         net (fo=26, routed)          0.687     6.431    main_i/CU_JumpDestinationSe_0/U0/Register1[1]
    SLICE_X26Y106        LUT3 (Prop_lut3_I0_O)        0.124     6.555 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0/O
                         net (fo=3, routed)           0.457     7.012    main_i/CU_JumpController_0/U0/JMP_Address[1]
    SLICE_X28Y106        LUT4 (Prop_lut4_I3_O)        0.124     7.136 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.136    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.686 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.686    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.925 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[2]
                         net (fo=1, routed)           0.425     8.350    main_i/CU_JumpController_0/U0/relative_jump_destination[6]
    SLICE_X27Y107        LUT3 (Prop_lut3_I0_O)        0.302     8.652 r  main_i/CU_JumpController_0/U0/PC_Next[6]_INST_0/O
                         net (fo=1, routed)           0.554     9.207    main_i/ProgramCounter_0/U0/Din[6]
    SLICE_X29Y107        LUT3 (Prop_lut3_I0_O)        0.124     9.331 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_3/O
                         net (fo=1, routed)           0.000     9.331    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_3_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.729 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.729    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.177 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.177    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X29Y109        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.606     9.977    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X29Y109        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.268    10.246    
                         clock uncertainty           -0.035    10.210    
    SLICE_X29Y109        FDCE (Setup_fdce_C_D)        0.065    10.275    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.744ns (56.369%)  route 2.124ns (43.631%))
  Logic Levels:           9  (CARRY4=5 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 9.977 - 5.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.736     5.288    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X26Y106        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y106        FDCE (Prop_fdce_C_Q)         0.456     5.744 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/Q
                         net (fo=26, routed)          0.687     6.431    main_i/CU_JumpDestinationSe_0/U0/Register1[1]
    SLICE_X26Y106        LUT3 (Prop_lut3_I0_O)        0.124     6.555 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0/O
                         net (fo=3, routed)           0.457     7.012    main_i/CU_JumpController_0/U0/JMP_Address[1]
    SLICE_X28Y106        LUT4 (Prop_lut4_I3_O)        0.124     7.136 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.136    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.686 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.686    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.925 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[2]
                         net (fo=1, routed)           0.425     8.350    main_i/CU_JumpController_0/U0/relative_jump_destination[6]
    SLICE_X27Y107        LUT3 (Prop_lut3_I0_O)        0.302     8.652 r  main_i/CU_JumpController_0/U0/PC_Next[6]_INST_0/O
                         net (fo=1, routed)           0.554     9.207    main_i/ProgramCounter_0/U0/Din[6]
    SLICE_X29Y107        LUT3 (Prop_lut3_I0_O)        0.124     9.331 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_3/O
                         net (fo=1, routed)           0.000     9.331    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_3_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.729 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.729    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.156 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.156    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X29Y109        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.606     9.977    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X29Y109        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.268    10.246    
                         clock uncertainty           -0.035    10.210    
    SLICE_X29Y109        FDCE (Setup_fdce_C_D)        0.065    10.275    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 4.298ns (43.956%)  route 5.480ns (56.044%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.737     5.289    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X22Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.456     5.745 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/Q
                         net (fo=93, routed)          0.484     6.229    main_i/ALU_0/U0/D2[0]
    SLICE_X20Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.353 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.189     6.542    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.122 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.122    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.236    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.350    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X21Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.667     8.351    main_i/ALU_0/U0/SHIFT_LEFT2[14]
    SLICE_X19Y106        LUT6 (Prop_lut6_I2_O)        0.303     8.654 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.313     8.967    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.091 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=16, routed)          0.244     9.335    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.459 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.388     9.847    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     9.971 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.648    10.619    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.275 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.275    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.389 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.725 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.304    12.029    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X25Y109        LUT2 (Prop_lut2_I1_O)        0.299    12.328 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=1, routed)           0.566    12.893    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I4_O)        0.124    13.017 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.580    13.597    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X25Y107        LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=2, routed)           0.608    14.330    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X19Y105        LUT6 (Prop_lut6_I1_O)        0.124    14.454 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.489    14.943    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[13]
    SLICE_X19Y104        LUT4 (Prop_lut4_I3_O)        0.124    15.067 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[13]_INST_0/O
                         net (fo=1, routed)           0.000    15.067    main_i/Pipelining_Execution_0/U0/Operand1[13]
    SLICE_X19Y104        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.611    14.982    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X19Y104        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/C
                         clock pessimism              0.268    15.251    
                         clock uncertainty           -0.035    15.215    
    SLICE_X19Y104        FDCE (Setup_fdce_C_D)        0.029    15.244    main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -15.067    
  -------------------------------------------------------------------
                         slack                                  0.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.135%)  route 0.140ns (49.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.642     1.556    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y100        FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDCE (Prop_fdce_C_Q)         0.141     1.697 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/Q
                         net (fo=3, routed)           0.140     1.837    main_i/Pipelining_Controller_0/U0/execution_buffer[11]
    SLICE_X31Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.828     1.987    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[11]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X31Y99         FDCE (Hold_fdce_C_D)         0.070     1.807    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.580%)  route 0.244ns (63.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.642     1.556    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X33Y100        FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.141     1.697 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[9]/Q
                         net (fo=3, routed)           0.244     1.941    main_i/Pipelining_Controller_0/U0/execution_buffer[9]
    SLICE_X31Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.828     1.987    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[9]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X31Y99         FDCE (Hold_fdce_C_D)         0.072     1.809    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.271ns  (logic 0.191ns (70.353%)  route 0.080ns (29.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.560     6.473    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X29Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDCE (Prop_fdce_C_Q)         0.146     6.619 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c/Q
                         net (fo=5, routed)           0.080     6.700    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I1_O)        0.045     6.745 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3/O
                         net (fo=1, routed)           0.000     6.745    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3_n_0
    SLICE_X28Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     6.988    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.486    
    SLICE_X28Y99         FDCE (Hold_fdce_C_D)         0.098     6.584    main_i/Pipelining_Controller_0/U0/output_forward_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.584    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/write_address_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.418%)  route 0.446ns (70.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.560     1.473    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X32Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[15]/Q
                         net (fo=36, routed)          0.446     2.061    main_i/Decoder_0/U0/Instruction[15]
    SLICE_X30Y101        LUT5 (Prop_lut5_I0_O)        0.045     2.106 r  main_i/Decoder_0/U0/WriteBackRegister[2]_INST_0/O
                         net (fo=1, routed)           0.000     2.106    main_i/Pipelining_Execution_0/U0/WriteAddress[2]
    SLICE_X30Y101        FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.915     2.073    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X30Y101        FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[2]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X30Y101        FDCE (Hold_fdce_C_D)         0.120     1.944    main_i/Pipelining_Execution_0/U0/write_address_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.641     1.555    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X29Y104        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDCE (Prop_fdce_C_Q)         0.141     1.696 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[0]/Q
                         net (fo=1, routed)           0.122     1.818    main_i/Pipelining_Controller_0/U0/write_back_buffer[0]
    SLICE_X28Y104        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.915     2.073    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y104        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[0]/C
                         clock pessimism             -0.506     1.568    
    SLICE_X28Y104        FDCE (Hold_fdce_C_D)         0.075     1.643    main_i/Pipelining_Controller_0/U0/output_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_address_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.642     1.556    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X29Y102        FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDCE (Prop_fdce_C_Q)         0.141     1.697 r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[3]/Q
                         net (fo=1, routed)           0.119     1.816    main_i/Pipelining_WriteBack_0/U0/WriteAddress[3]
    SLICE_X28Y102        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.916     2.074    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X28Y102        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[3]/C
                         clock pessimism             -0.506     1.569    
    SLICE_X28Y102        FDCE (Hold_fdce_C_D)         0.072     1.641    main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.762%)  route 0.289ns (67.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.642     1.556    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X33Y101        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     1.697 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/Q
                         net (fo=13, routed)          0.289     1.986    main_i/Pipelining_Controller_0/U0/rf_read_buffer[14]
    SLICE_X33Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.828     1.987    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X33Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X33Y99         FDCE (Hold_fdce_C_D)         0.070     1.807    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.641     1.555    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X29Y104        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDCE (Prop_fdce_C_Q)         0.141     1.696 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/Q
                         net (fo=1, routed)           0.116     1.812    main_i/Pipelining_Controller_0/U0/write_back_buffer[4]
    SLICE_X29Y104        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.915     2.073    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X29Y104        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
                         clock pessimism             -0.519     1.555    
    SLICE_X29Y104        FDCE (Hold_fdce_C_D)         0.075     1.630    main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.560     1.473    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[9]/Q
                         net (fo=1, routed)           0.116     1.731    main_i/Pipelining_Controller_0/U0/write_back_buffer[9]
    SLICE_X31Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.828     1.987    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y99         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[9]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X31Y99         FDCE (Hold_fdce_C_D)         0.066     1.539    main_i/Pipelining_Controller_0/U0/output_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.642     1.556    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X33Y100        FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.141     1.697 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/Q
                         net (fo=3, routed)           0.133     1.830    main_i/Pipelining_Controller_0/U0/execution_buffer[10]
    SLICE_X32Y100        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.915     2.073    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X32Y100        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.070     1.639    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { InstrLoad_CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  InstrLoad_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y101   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y100   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y100   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y99    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y99    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y99    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y99    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y101   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y104   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y105   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y105   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y105   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y105   main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 4.043ns (49.836%)  route 4.070ns (50.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.551     5.102    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X34Y99         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.518     5.620 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/Q
                         net (fo=1, routed)           4.070     9.690    led_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.216 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    13.216    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.390ns (48.557%)  route 1.473ns (51.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.559     1.472    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X34Y99         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/Q
                         net (fo=1, routed)           1.473     3.109    led_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     4.336 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     4.336    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           193 Endpoints
Min Delay           193 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 1.467ns (21.762%)  route 5.274ns (78.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         5.274     6.740    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X24Y105        FDCE                                         f  main_i/Pipelining_Execution_0/U0/ma_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609     4.980    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 1.467ns (21.762%)  route 5.274ns (78.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         5.274     6.740    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X24Y105        FDCE                                         f  main_i/Pipelining_Execution_0/U0/ma_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609     4.980    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 1.467ns (21.762%)  route 5.274ns (78.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         5.274     6.740    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X24Y105        FDCE                                         f  main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609     4.980    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 1.467ns (21.762%)  route 5.274ns (78.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         5.274     6.740    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X24Y105        FDCE                                         f  main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609     4.980    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 1.467ns (21.762%)  route 5.274ns (78.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         5.274     6.740    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X24Y105        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609     4.980    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y105        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 1.467ns (21.762%)  route 5.274ns (78.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         5.274     6.740    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X24Y105        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609     4.980    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X24Y105        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 1.467ns (21.762%)  route 5.274ns (78.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         5.274     6.740    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X24Y105        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609     4.980    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X24Y105        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.496ns  (logic 1.467ns (22.580%)  route 5.029ns (77.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         5.029     6.496    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X26Y106        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609     4.980    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X26Y106        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.496ns  (logic 1.467ns (22.580%)  route 5.029ns (77.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         5.029     6.496    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X26Y106        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609     4.980    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X26Y106        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.496ns  (logic 1.467ns (22.580%)  route 5.029ns (77.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         5.029     6.496    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X26Y106        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.609     4.980    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X26Y106        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.235ns (17.349%)  route 1.119ns (82.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         1.119     1.353    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X17Y108        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.916     2.074    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X17Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.235ns (17.349%)  route 1.119ns (82.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         1.119     1.353    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X17Y108        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.916     2.074    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X17Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.235ns (17.349%)  route 1.119ns (82.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         1.119     1.353    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X17Y108        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.916     2.074    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X17Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.235ns (17.293%)  route 1.123ns (82.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         1.123     1.358    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X16Y108        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.916     2.074    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X16Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.235ns (17.293%)  route 1.123ns (82.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         1.123     1.358    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X16Y108        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.916     2.074    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X16Y108        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.235ns (17.293%)  route 1.123ns (82.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         1.123     1.358    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X16Y108        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.916     2.074    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X16Y108        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.235ns (15.787%)  route 1.253ns (84.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         1.253     1.487    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X20Y107        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.916     2.074    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X20Y107        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.235ns (15.787%)  route 1.253ns (84.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         1.253     1.487    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X20Y107        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.916     2.074    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X20Y107        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.235ns (15.787%)  route 1.253ns (84.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         1.253     1.487    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X20Y107        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.916     2.074    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X20Y107        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.235ns (15.420%)  route 1.288ns (84.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=193, routed)         1.288     1.523    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X19Y104        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.917     2.075    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X19Y104        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/C





