Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 11 16:35:38 2019
| Host         : LAPTOP-683OQKA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: M1/mux_clk_div/clk_div_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: S1/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.990        0.000                      0                  195        0.186        0.000                      0                  195        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.990        0.000                      0                  195        0.186        0.000                      0                  195        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 transmit_deb/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/switch_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 2.747ns (57.738%)  route 2.011ns (42.262%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565     5.086    transmit_deb/CLK
    SLICE_X46Y10         FDRE                                         r  transmit_deb/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmit_deb/temp_reg[2]/Q
                         net (fo=2, routed)           1.020     6.624    transmit_deb/temp[3]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  transmit_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.748    transmit_deb/output0_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.261 r  transmit_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    transmit_deb/output0_carry_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  transmit_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    transmit_deb/output0_carry__0_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.495 r  transmit_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.495    transmit_deb/output0_carry__1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 r  transmit_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.612    transmit_deb/output0_carry__2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.729 r  transmit_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.729    transmit_deb/output0_carry__3_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.846 r  transmit_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.846    transmit_deb/output0_carry__4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  transmit_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.963    transmit_deb/output0_carry__5_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  transmit_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.080    transmit_deb/output0_carry__6_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  transmit_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.197    transmit_deb/output0_carry__7_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  transmit_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.314    transmit_deb/output0_carry__8_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.543 r  transmit_deb/output0_carry__9/CO[2]
                         net (fo=10, routed)          0.505     9.048    transmit_deb/O3[0]
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.310     9.358 r  transmit_deb/switch_buffer[7]_i_1/O
                         net (fo=8, routed)           0.486     9.844    S1/E[0]
    SLICE_X42Y18         FDRE                                         r  S1/switch_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.437    14.778    S1/CLK
    SLICE_X42Y18         FDRE                                         r  S1/switch_buffer_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.834    S1/switch_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 transmit_deb/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/switch_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 2.747ns (57.738%)  route 2.011ns (42.262%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565     5.086    transmit_deb/CLK
    SLICE_X46Y10         FDRE                                         r  transmit_deb/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmit_deb/temp_reg[2]/Q
                         net (fo=2, routed)           1.020     6.624    transmit_deb/temp[3]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  transmit_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.748    transmit_deb/output0_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.261 r  transmit_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    transmit_deb/output0_carry_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  transmit_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    transmit_deb/output0_carry__0_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.495 r  transmit_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.495    transmit_deb/output0_carry__1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 r  transmit_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.612    transmit_deb/output0_carry__2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.729 r  transmit_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.729    transmit_deb/output0_carry__3_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.846 r  transmit_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.846    transmit_deb/output0_carry__4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  transmit_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.963    transmit_deb/output0_carry__5_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  transmit_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.080    transmit_deb/output0_carry__6_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  transmit_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.197    transmit_deb/output0_carry__7_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  transmit_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.314    transmit_deb/output0_carry__8_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.543 r  transmit_deb/output0_carry__9/CO[2]
                         net (fo=10, routed)          0.505     9.048    transmit_deb/O3[0]
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.310     9.358 r  transmit_deb/switch_buffer[7]_i_1/O
                         net (fo=8, routed)           0.486     9.844    S1/E[0]
    SLICE_X42Y18         FDRE                                         r  S1/switch_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.437    14.778    S1/CLK
    SLICE_X42Y18         FDRE                                         r  S1/switch_buffer_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.834    S1/switch_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 transmit_deb/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/switch_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 2.747ns (57.738%)  route 2.011ns (42.262%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565     5.086    transmit_deb/CLK
    SLICE_X46Y10         FDRE                                         r  transmit_deb/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmit_deb/temp_reg[2]/Q
                         net (fo=2, routed)           1.020     6.624    transmit_deb/temp[3]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  transmit_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.748    transmit_deb/output0_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.261 r  transmit_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    transmit_deb/output0_carry_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  transmit_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    transmit_deb/output0_carry__0_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.495 r  transmit_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.495    transmit_deb/output0_carry__1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 r  transmit_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.612    transmit_deb/output0_carry__2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.729 r  transmit_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.729    transmit_deb/output0_carry__3_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.846 r  transmit_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.846    transmit_deb/output0_carry__4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  transmit_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.963    transmit_deb/output0_carry__5_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  transmit_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.080    transmit_deb/output0_carry__6_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  transmit_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.197    transmit_deb/output0_carry__7_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  transmit_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.314    transmit_deb/output0_carry__8_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.543 r  transmit_deb/output0_carry__9/CO[2]
                         net (fo=10, routed)          0.505     9.048    transmit_deb/O3[0]
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.310     9.358 r  transmit_deb/switch_buffer[7]_i_1/O
                         net (fo=8, routed)           0.486     9.844    S1/E[0]
    SLICE_X42Y18         FDRE                                         r  S1/switch_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.437    14.778    S1/CLK
    SLICE_X42Y18         FDRE                                         r  S1/switch_buffer_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.834    S1/switch_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 transmit_deb/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/switch_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 2.747ns (59.526%)  route 1.868ns (40.474%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565     5.086    transmit_deb/CLK
    SLICE_X46Y10         FDRE                                         r  transmit_deb/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmit_deb/temp_reg[2]/Q
                         net (fo=2, routed)           1.020     6.624    transmit_deb/temp[3]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  transmit_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.748    transmit_deb/output0_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.261 r  transmit_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    transmit_deb/output0_carry_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  transmit_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    transmit_deb/output0_carry__0_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.495 r  transmit_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.495    transmit_deb/output0_carry__1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 r  transmit_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.612    transmit_deb/output0_carry__2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.729 r  transmit_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.729    transmit_deb/output0_carry__3_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.846 r  transmit_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.846    transmit_deb/output0_carry__4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  transmit_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.963    transmit_deb/output0_carry__5_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  transmit_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.080    transmit_deb/output0_carry__6_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  transmit_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.197    transmit_deb/output0_carry__7_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  transmit_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.314    transmit_deb/output0_carry__8_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.543 r  transmit_deb/output0_carry__9/CO[2]
                         net (fo=10, routed)          0.505     9.048    transmit_deb/O3[0]
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.310     9.358 r  transmit_deb/switch_buffer[7]_i_1/O
                         net (fo=8, routed)           0.343     9.701    S1/E[0]
    SLICE_X42Y20         FDRE                                         r  S1/switch_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.436    14.777    S1/CLK
    SLICE_X42Y20         FDRE                                         r  S1/switch_buffer_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.833    S1/switch_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 transmit_deb/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/switch_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 2.747ns (59.526%)  route 1.868ns (40.474%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565     5.086    transmit_deb/CLK
    SLICE_X46Y10         FDRE                                         r  transmit_deb/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmit_deb/temp_reg[2]/Q
                         net (fo=2, routed)           1.020     6.624    transmit_deb/temp[3]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  transmit_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.748    transmit_deb/output0_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.261 r  transmit_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    transmit_deb/output0_carry_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  transmit_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    transmit_deb/output0_carry__0_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.495 r  transmit_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.495    transmit_deb/output0_carry__1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 r  transmit_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.612    transmit_deb/output0_carry__2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.729 r  transmit_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.729    transmit_deb/output0_carry__3_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.846 r  transmit_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.846    transmit_deb/output0_carry__4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  transmit_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.963    transmit_deb/output0_carry__5_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  transmit_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.080    transmit_deb/output0_carry__6_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  transmit_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.197    transmit_deb/output0_carry__7_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  transmit_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.314    transmit_deb/output0_carry__8_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.543 r  transmit_deb/output0_carry__9/CO[2]
                         net (fo=10, routed)          0.505     9.048    transmit_deb/O3[0]
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.310     9.358 r  transmit_deb/switch_buffer[7]_i_1/O
                         net (fo=8, routed)           0.343     9.701    S1/E[0]
    SLICE_X42Y20         FDRE                                         r  S1/switch_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.436    14.777    S1/CLK
    SLICE_X42Y20         FDRE                                         r  S1/switch_buffer_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.833    S1/switch_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 transmit_deb/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/switch_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 2.747ns (59.526%)  route 1.868ns (40.474%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565     5.086    transmit_deb/CLK
    SLICE_X46Y10         FDRE                                         r  transmit_deb/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmit_deb/temp_reg[2]/Q
                         net (fo=2, routed)           1.020     6.624    transmit_deb/temp[3]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  transmit_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.748    transmit_deb/output0_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.261 r  transmit_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    transmit_deb/output0_carry_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  transmit_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    transmit_deb/output0_carry__0_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.495 r  transmit_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.495    transmit_deb/output0_carry__1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 r  transmit_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.612    transmit_deb/output0_carry__2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.729 r  transmit_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.729    transmit_deb/output0_carry__3_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.846 r  transmit_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.846    transmit_deb/output0_carry__4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  transmit_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.963    transmit_deb/output0_carry__5_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  transmit_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.080    transmit_deb/output0_carry__6_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  transmit_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.197    transmit_deb/output0_carry__7_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  transmit_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.314    transmit_deb/output0_carry__8_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.543 r  transmit_deb/output0_carry__9/CO[2]
                         net (fo=10, routed)          0.505     9.048    transmit_deb/O3[0]
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.310     9.358 r  transmit_deb/switch_buffer[7]_i_1/O
                         net (fo=8, routed)           0.343     9.701    S1/E[0]
    SLICE_X42Y20         FDRE                                         r  S1/switch_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.436    14.777    S1/CLK
    SLICE_X42Y20         FDRE                                         r  S1/switch_buffer_reg[5]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.833    S1/switch_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 transmit_deb/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/switch_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 2.747ns (59.526%)  route 1.868ns (40.474%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565     5.086    transmit_deb/CLK
    SLICE_X46Y10         FDRE                                         r  transmit_deb/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmit_deb/temp_reg[2]/Q
                         net (fo=2, routed)           1.020     6.624    transmit_deb/temp[3]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  transmit_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.748    transmit_deb/output0_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.261 r  transmit_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    transmit_deb/output0_carry_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  transmit_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    transmit_deb/output0_carry__0_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.495 r  transmit_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.495    transmit_deb/output0_carry__1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 r  transmit_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.612    transmit_deb/output0_carry__2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.729 r  transmit_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.729    transmit_deb/output0_carry__3_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.846 r  transmit_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.846    transmit_deb/output0_carry__4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  transmit_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.963    transmit_deb/output0_carry__5_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  transmit_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.080    transmit_deb/output0_carry__6_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  transmit_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.197    transmit_deb/output0_carry__7_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  transmit_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.314    transmit_deb/output0_carry__8_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.543 r  transmit_deb/output0_carry__9/CO[2]
                         net (fo=10, routed)          0.505     9.048    transmit_deb/O3[0]
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.310     9.358 r  transmit_deb/switch_buffer[7]_i_1/O
                         net (fo=8, routed)           0.343     9.701    S1/E[0]
    SLICE_X42Y20         FDRE                                         r  S1/switch_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.436    14.777    S1/CLK
    SLICE_X42Y20         FDRE                                         r  S1/switch_buffer_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.833    S1/switch_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 transmit_deb/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/switch_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 2.747ns (59.526%)  route 1.868ns (40.474%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565     5.086    transmit_deb/CLK
    SLICE_X46Y10         FDRE                                         r  transmit_deb/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmit_deb/temp_reg[2]/Q
                         net (fo=2, routed)           1.020     6.624    transmit_deb/temp[3]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  transmit_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.748    transmit_deb/output0_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.261 r  transmit_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    transmit_deb/output0_carry_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  transmit_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    transmit_deb/output0_carry__0_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.495 r  transmit_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.495    transmit_deb/output0_carry__1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 r  transmit_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.612    transmit_deb/output0_carry__2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.729 r  transmit_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.729    transmit_deb/output0_carry__3_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.846 r  transmit_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.846    transmit_deb/output0_carry__4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  transmit_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.963    transmit_deb/output0_carry__5_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  transmit_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.080    transmit_deb/output0_carry__6_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  transmit_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.197    transmit_deb/output0_carry__7_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  transmit_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.314    transmit_deb/output0_carry__8_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.543 r  transmit_deb/output0_carry__9/CO[2]
                         net (fo=10, routed)          0.505     9.048    transmit_deb/O3[0]
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.310     9.358 r  transmit_deb/switch_buffer[7]_i_1/O
                         net (fo=8, routed)           0.343     9.701    S1/E[0]
    SLICE_X42Y20         FDRE                                         r  S1/switch_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.436    14.777    S1/CLK
    SLICE_X42Y20         FDRE                                         r  S1/switch_buffer_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.833    S1/switch_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 transmit_deb/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 2.747ns (61.128%)  route 1.747ns (38.872%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565     5.086    transmit_deb/CLK
    SLICE_X46Y10         FDRE                                         r  transmit_deb/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmit_deb/temp_reg[2]/Q
                         net (fo=2, routed)           1.020     6.624    transmit_deb/temp[3]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  transmit_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.748    transmit_deb/output0_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.261 r  transmit_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    transmit_deb/output0_carry_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  transmit_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    transmit_deb/output0_carry__0_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.495 r  transmit_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.495    transmit_deb/output0_carry__1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 r  transmit_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.612    transmit_deb/output0_carry__2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.729 r  transmit_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.729    transmit_deb/output0_carry__3_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.846 r  transmit_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.846    transmit_deb/output0_carry__4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  transmit_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.963    transmit_deb/output0_carry__5_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  transmit_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.080    transmit_deb/output0_carry__6_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  transmit_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.197    transmit_deb/output0_carry__7_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  transmit_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.314    transmit_deb/output0_carry__8_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.543 r  transmit_deb/output0_carry__9/CO[2]
                         net (fo=10, routed)          0.727     9.270    S1/O3[0]
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.310     9.580 r  S1/state_i_1/O
                         net (fo=1, routed)           0.000     9.580    S1/state_i_1_n_0
    SLICE_X41Y19         FDRE                                         r  S1/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.436    14.777    S1/CLK
    SLICE_X41Y19         FDRE                                         r  S1/state_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X41Y19         FDRE (Setup_fdre_C_D)        0.029    15.031    S1/state_reg
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 transmit_deb/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/temp_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 2.437ns (61.269%)  route 1.541ns (38.731%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565     5.086    transmit_deb/CLK
    SLICE_X46Y10         FDRE                                         r  transmit_deb/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmit_deb/temp_reg[2]/Q
                         net (fo=2, routed)           1.020     6.624    transmit_deb/temp[3]
    SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  transmit_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.748    transmit_deb/output0_carry_i_4_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.261 r  transmit_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    transmit_deb/output0_carry_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  transmit_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    transmit_deb/output0_carry__0_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.495 r  transmit_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.495    transmit_deb/output0_carry__1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 r  transmit_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.612    transmit_deb/output0_carry__2_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.729 r  transmit_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.729    transmit_deb/output0_carry__3_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.846 r  transmit_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.846    transmit_deb/output0_carry__4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.963 r  transmit_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.963    transmit_deb/output0_carry__5_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  transmit_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.080    transmit_deb/output0_carry__6_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  transmit_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.197    transmit_deb/output0_carry__7_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  transmit_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.314    transmit_deb/output0_carry__8_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.543 r  transmit_deb/output0_carry__9/CO[2]
                         net (fo=10, routed)          0.521     9.064    B1/O3[0]
    SLICE_X44Y20         FDRE                                         r  B1/temp_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.437    14.778    B1/CLK
    SLICE_X44Y20         FDRE                                         r  B1/temp_out_reg[4]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y20         FDRE (Setup_fdre_C_CE)      -0.391    14.626    B1/temp_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 transmit_deb/temp_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_deb/temp_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.268%)  route 0.105ns (42.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.556     1.439    transmit_deb/CLK
    SLICE_X45Y19         FDRE                                         r  transmit_deb/temp_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  transmit_deb/temp_reg[111]/Q
                         net (fo=2, routed)           0.105     1.685    transmit_deb/temp[112]
    SLICE_X47Y19         FDRE                                         r  transmit_deb/temp_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.824     1.951    transmit_deb/CLK
    SLICE_X47Y19         FDRE                                         r  transmit_deb/temp_reg[112]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.046     1.499    transmit_deb/temp_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 transmit_deb/temp_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_deb/temp_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.559     1.442    transmit_deb/CLK
    SLICE_X47Y16         FDRE                                         r  transmit_deb/temp_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  transmit_deb/temp_reg[73]/Q
                         net (fo=2, routed)           0.115     1.698    transmit_deb/temp[74]
    SLICE_X47Y16         FDRE                                         r  transmit_deb/temp_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.827     1.954    transmit_deb/CLK
    SLICE_X47Y16         FDRE                                         r  transmit_deb/temp_reg[74]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.047     1.489    transmit_deb/temp_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 transmit_deb/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_deb/temp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.445    transmit_deb/CLK
    SLICE_X47Y11         FDRE                                         r  transmit_deb/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmit_deb/temp_reg[16]/Q
                         net (fo=2, routed)           0.115     1.701    transmit_deb/temp[17]
    SLICE_X47Y11         FDRE                                         r  transmit_deb/temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.832     1.959    transmit_deb/CLK
    SLICE_X47Y11         FDRE                                         r  transmit_deb/temp_reg[17]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.047     1.492    transmit_deb/temp_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 transmit_deb/temp_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_deb/temp_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.556     1.439    transmit_deb/CLK
    SLICE_X47Y19         FDRE                                         r  transmit_deb/temp_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  transmit_deb/temp_reg[112]/Q
                         net (fo=2, routed)           0.115     1.695    transmit_deb/temp[113]
    SLICE_X47Y19         FDRE                                         r  transmit_deb/temp_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.824     1.951    transmit_deb/CLK
    SLICE_X47Y19         FDRE                                         r  transmit_deb/temp_reg[113]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.047     1.486    transmit_deb/temp_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 transmit_deb/temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_deb/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.561     1.444    transmit_deb/CLK
    SLICE_X47Y12         FDRE                                         r  transmit_deb/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  transmit_deb/temp_reg[24]/Q
                         net (fo=2, routed)           0.115     1.700    transmit_deb/temp[25]
    SLICE_X47Y12         FDRE                                         r  transmit_deb/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.830     1.957    transmit_deb/CLK
    SLICE_X47Y12         FDRE                                         r  transmit_deb/temp_reg[25]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.047     1.491    transmit_deb/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 transmit_deb/temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_deb/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.445    transmit_deb/CLK
    SLICE_X47Y10         FDRE                                         r  transmit_deb/temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmit_deb/temp_reg[12]/Q
                         net (fo=2, routed)           0.116     1.702    transmit_deb/temp[13]
    SLICE_X47Y10         FDRE                                         r  transmit_deb/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.832     1.959    transmit_deb/CLK
    SLICE_X47Y10         FDRE                                         r  transmit_deb/temp_reg[13]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.047     1.492    transmit_deb/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 transmit_deb/temp_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_deb/temp_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.560     1.443    transmit_deb/CLK
    SLICE_X47Y15         FDRE                                         r  transmit_deb/temp_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  transmit_deb/temp_reg[53]/Q
                         net (fo=2, routed)           0.116     1.700    transmit_deb/temp[54]
    SLICE_X47Y15         FDRE                                         r  transmit_deb/temp_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.828     1.955    transmit_deb/CLK
    SLICE_X47Y15         FDRE                                         r  transmit_deb/temp_reg[54]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.047     1.490    transmit_deb/temp_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 transmit_deb/temp_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_deb/temp_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.558     1.441    transmit_deb/CLK
    SLICE_X47Y17         FDRE                                         r  transmit_deb/temp_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  transmit_deb/temp_reg[81]/Q
                         net (fo=2, routed)           0.116     1.698    transmit_deb/temp[82]
    SLICE_X47Y17         FDRE                                         r  transmit_deb/temp_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.826     1.953    transmit_deb/CLK
    SLICE_X47Y17         FDRE                                         r  transmit_deb/temp_reg[82]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.047     1.488    transmit_deb/temp_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 transmit_deb/temp_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_deb/temp_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.557     1.440    transmit_deb/CLK
    SLICE_X47Y18         FDRE                                         r  transmit_deb/temp_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  transmit_deb/temp_reg[89]/Q
                         net (fo=2, routed)           0.116     1.697    transmit_deb/temp[90]
    SLICE_X47Y18         FDRE                                         r  transmit_deb/temp_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.825     1.952    transmit_deb/CLK
    SLICE_X47Y18         FDRE                                         r  transmit_deb/temp_reg[90]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X47Y18         FDRE (Hold_fdre_C_D)         0.047     1.487    transmit_deb/temp_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 transmit_deb/temp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_deb/temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.311%)  route 0.123ns (46.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.445    transmit_deb/CLK
    SLICE_X47Y11         FDRE                                         r  transmit_deb/temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmit_deb/temp_reg[18]/Q
                         net (fo=2, routed)           0.123     1.710    transmit_deb/temp[19]
    SLICE_X47Y11         FDRE                                         r  transmit_deb/temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.832     1.959    transmit_deb/CLK
    SLICE_X47Y11         FDRE                                         r  transmit_deb/temp_reg[19]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.047     1.492    transmit_deb/temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y20   B1/temp_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y19   M1/mux_clk_div/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y19   M1/mux_clk_div/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20   M1/mux_clk_div/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20   M1/mux_clk_div/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20   M1/mux_clk_div/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20   M1/mux_clk_div/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21   M1/mux_clk_div/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21   M1/mux_clk_div/clk_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   transmit_deb/temp_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   transmit_deb/temp_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y10   transmit_deb/temp_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y10   transmit_deb/temp_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   transmit_deb/temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   transmit_deb/temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y10   transmit_deb/temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y10   transmit_deb/temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y10   transmit_deb/temp_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y10   transmit_deb/temp_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   M1/mux_clk_div/clk_div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   M1/mux_clk_div/clk_div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   M1/mux_clk_div/clk_div_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y18   M1/mux_clk_div/clk_div_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y18   M1/mux_clk_div/clk_div_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y18   M1/mux_clk_div/clk_div_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y18   M1/mux_clk_div/clk_div_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   S1/baud_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   S1/clk_div_signal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   S1/clk_div_signal_reg[1]/C



