# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+DigitalFilter_TB DigitalFilter_TB Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5582 kB (elbread=427 elab2=5015 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q7\Digital_Filter\Digital_Filter_Design\src\wave.asdb
#  7:35 PM, Friday, May 2, 2025
#  Simulation has been initialized
# add wave -noreg {/DigitalFilter_TB/clk}
# add wave -noreg {/DigitalFilter_TB/reset}
# add wave -noreg {/DigitalFilter_TB/load}
# add wave -noreg {/DigitalFilter_TB/run}
# add wave -noreg {/DigitalFilter_TB/x_coeff}
# add wave -noreg {/DigitalFilter_TB/y_coeff}
# add wave -noreg {/DigitalFilter_TB/z_coeff}
# add wave -noreg {/DigitalFilter_TB/data_in}
# add wave -noreg {/DigitalFilter_TB/data_out}
# add wave -noreg {/DigitalFilter_TB/overflow}
# add wave -noreg {/DigitalFilter_TB/n}
# add wave -noreg {/DigitalFilter_TB/m}
# add wave -noreg {/DigitalFilter_TB/clk_period}
# VSIM: 13 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q7/Digital_Filter/Digital_Filter_Design/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
# Waveform file 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q7/Digital_Filter/Digital_Filter_Design/src/testb.awc' connected to 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q7/Digital_Filter/Digital_Filter_Design/src/testb.asdb'.
# Adding file D:\IUSTLegacy\IUST-Legacy\Term8\CAD\Homeworks\HW2\Q7\Digital_Filter\Digital_Filter_Design\src\testb.asdb ... Done
# Adding file D:\IUSTLegacy\IUST-Legacy\Term8\CAD\Homeworks\HW2\Q7\Digital_Filter\Digital_Filter_Design\src\testb.awc ... Done
acom -O3 -e 100 -work Digital_Filter_Design -2002  $dsn/src/DigitalFilter.vhd $dsn/src/DigitalFilter_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q7/Digital_Filter/Digital_Filter_Design/src/DigitalFilter.vhd
# Compile Entity "DigitalFilter"
# Compile Architecture "Behavioral" of Entity "DigitalFilter"
# File: D:/IUST Legacy/IUST-Legacy/Term 8/CAD/Homeworks/HW2/Q7/Digital_Filter/Digital_Filter_Design/src/DigitalFilter_TB.vhd
# Compile Entity "DigitalFilter_TB"
# Compile Architecture "Behavioral" of Entity "DigitalFilter_TB"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+DigitalFilter_TB DigitalFilter_TB Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5582 kB (elbread=427 elab2=5015 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\IUST Legacy\IUST-Legacy\Term 8\CAD\Homeworks\HW2\Q7\Digital_Filter\Digital_Filter_Design\src\wave.asdb
#  7:40 PM, Friday, May 2, 2025
#  Simulation has been initialized
# add wave -noreg {/DigitalFilter_TB/clk}
# add wave -noreg {/DigitalFilter_TB/reset}
# add wave -noreg {/DigitalFilter_TB/load}
# add wave -noreg {/DigitalFilter_TB/run}
# add wave -noreg {/DigitalFilter_TB/x_coeff}
# add wave -noreg {/DigitalFilter_TB/y_coeff}
# add wave -noreg {/DigitalFilter_TB/z_coeff}
# add wave -noreg {/DigitalFilter_TB/data_in}
# add wave -noreg {/DigitalFilter_TB/data_out}
# add wave -noreg {/DigitalFilter_TB/overflow}
# add wave -noreg {/DigitalFilter_TB/n}
# add wave -noreg {/DigitalFilter_TB/m}
# add wave -noreg {/DigitalFilter_TB/clk_period}
# add wave -noreg {/DigitalFilter_TB/clk}
# add wave -noreg {/DigitalFilter_TB/reset}
# add wave -noreg {/DigitalFilter_TB/load}
# add wave -noreg {/DigitalFilter_TB/run}
# add wave -noreg {/DigitalFilter_TB/x_coeff}
# add wave -noreg {/DigitalFilter_TB/y_coeff}
# add wave -noreg {/DigitalFilter_TB/z_coeff}
# add wave -noreg {/DigitalFilter_TB/data_in}
# add wave -noreg {/DigitalFilter_TB/data_out}
# add wave -noreg {/DigitalFilter_TB/overflow}
# add wave -noreg {/DigitalFilter_TB/n}
# add wave -noreg {/DigitalFilter_TB/m}
# add wave -noreg {/DigitalFilter_TB/clk_period}
# Waveform file 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q7/Digital_Filter/Digital_Filter_Design/src/testb.awc' connected to 'D:/IUSTLegacy/IUST-Legacy/Term8/CAD/Homeworks/HW2/Q7/Digital_Filter/Digital_Filter_Design/src/testb.asdb'.
endsim
# VSIM: Simulation has finished.
