# compile vhdl design source files
vhdl xil_defaultlib  "../../../a6.srcs/sources_1/new/bch_to_display.vhd"
vhdl xil_defaultlib  "../../../a6.srcs/sim_1/new/test.vhd"

# Do not sort compile order
nosort
