C:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1   -part LFE5UM_85F  -package BG756C  -grade -8    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\synlog\report\cs_rev2_cfg_fpga_impl1_premap.xml  -top_level_module  cs_rev2_cfg_fpga  -oedif  C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\cs_rev2_cfg_fpga_impl1.edi  -conchk_prepass  C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\cs_rev2_cfg_fpga_impl1_cck.rpt   -autoconstraint  -freq 1.000   C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\synwork\cs_rev2_cfg_fpga_impl1_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\synwork\cs_rev2_cfg_fpga_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5um.v  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\syntmp\cs_rev2_cfg_fpga_impl1.plg  -osyn  C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\synwork\cs_rev2_cfg_fpga_impl1_prem.srd  -prjdir  C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\  -prjname  proj_1  -log  C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\synlog\cs_rev2_cfg_fpga_impl1_premap.srr 
rc:1 success:1 runtime:1
file:C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\cs_rev2_cfg_fpga_impl1.edi|io:o|time:1501882051|size:38431|exec:0
file:C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\cs_rev2_cfg_fpga_impl1_cck.rpt|io:o|time:1501882070|size:2394|exec:0
file:C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\synwork\cs_rev2_cfg_fpga_impl1_mult.srs|io:i|time:1501882069|size:1490|exec:0
file:C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\synwork\cs_rev2_cfg_fpga_impl1_prem.srd|io:o|time:1501882069|size:2127|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5um.v|io:i|time:1489054444|size:89971|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1489054444|size:40584|exec:0
file:C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\syntmp\cs_rev2_cfg_fpga_impl1.plg|io:o|time:1501882069|size:0|exec:0
file:C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\synwork\cs_rev2_cfg_fpga_impl1_prem.srd|io:o|time:1501882069|size:2127|exec:0
file:C:\R_and_D\cs_rev2\CS_CFG_FPGA\impl1\synlog\cs_rev2_cfg_fpga_impl1_premap.srr|io:o|time:1501882070|size:3356|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\bin\m_gen_lattice.exe|io:i|time:1489227824|size:19190784|exec:1
file:C:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1489229352|size:23049728|exec:1
