(* ProofFileread.v -- fileread over the SIE-agnostic sconf world.

     int fileread(struct file *f, uint64 addr, int n) {
       int r = 0;
       if (f->readable == 0) return -1;
       if (f->type == FD_PIPE) r = piperead(f->pipe, addr, n);
       else if (f->type == FD_DEVICE) {
         if (f->major < 0 || f->major >= NDEV || !devsw[f->major].read) return -1;
         r = devsw[f->major].read(1, addr, n);
       } else if (f->type == FD_INODE) {
         ilock(f->ip);
         if ((r = readi(f->ip, 1, addr, f->off, n)) > 0) f->off += r;
         iunlock(f->ip);
       } else panic("fileread");
       return r;
     }

   The frame arithmetic, the epilogue at +0x58 (five exits reach it) and the
   [ld s1; ld s3] pair gcc emitted five times are [ProofFilereadParts.v]; what
   is left here is the dispatch and the four arms' ghost steps.

   WHAT THE GHOST STATE HAS TO SUPPLY, arm by arm:

   * the TYPE is read out of the reference's own content fraction, so the
     loaded word IS [fc_type Cf] and taking a branch is the Coq fact
     [fc_type Cf = FD_PIPE] (resp. FD_DEVICE, FD_INODE).  Rewriting that
     reduces [FileInvDefs.file_core] -- a FUNCTION of the content -- to
     exactly the credential the arm's callee wants.  No ghost state tells a
     pipe from an inode; fileread learns the type by reading it.

   * FD_PIPE: [file_pay] reduces to [is_pipe ... ∗ pipe_ref ... (fc_wbool Cf) q],
     which is piperead's premise pair, and piperead returns the [pipe_ref] at
     the same end and fraction, so the payload is rebuilt verbatim.

   * FD_DEVICE: the env's cell is [devsw[major].read], present only when the
     major is in range -- and the [bltu] at +0x7e is exactly that test, so on
     the out-of-range arm the env is [emp] and nothing is owed.  The indirect
     call goes through [WpSconfCtl.wp_cjalr_s_sconf].

   * FD_INODE: ilock's post is peeled for [IcacheEscrow.ic_loaded], whose
     [i_valid ip ↦₄ 1] conjunct IS the borrow MARKER
     ([FileInvDefs.off_mark], off-ledger ruling).  [FileOff.ioff_checkout]
     trades it (plus the payload's ledger fragment and one [flive_tok]) for
     the [f->off] cell out of the inode's LEDGER; readi runs; the
     [c.addw]/[c.sw] pair advances it, [SpecFileread.fileread_off_advance]
     keeps [off_wf]; [ioff_checkin] gives the marker back; the bundle is
     rebuilt and iunlock takes it.

   THE PID QUARTER.  ilock and iunlock each want [p_pid pj ↦₄{dq} pidv]
   separately, while readi's USER arm wants [proc_priv] and borrows the
   quarter internally.  [ProcInv.proc_priv_pid] is an ACCESSOR, so the
   quarter is lent out IMMEDIATELY before each of those two calls and closed
   IMMEDIATELY after; holding it open across anything that wants the block
   creates a [V] vs [upd_upt V P'] shape mismatch. *)
From Stdlib Require Import Eqdep_dec ZArith Lia List.
From stdpp Require Import gmap list list_monad bitvector.definitions bitvector.tactics.
From iris.proofmode Require Import proofmode.
From iris.algebra Require Import excl auth gmap frac numbers.
From iris.base_logic.lib Require Import ghost_var gen_heap invariants ghost_map.
From iris.program_logic Require Import language weakestpre lifting.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvPtsto.
Require Import RegFile.
Require Import HartTp WpNext.
Require Import WpMmodeLeafBase.
Require Import RiscvExtras.
Require Import StackOwn.
Require Import CalleeSaved.
Require Import KernelRvcDecode.
Require Import WpSconfAlu WpSconfMem WpSconfBtype WpSconfCtl.
Require Import WpSmodeIntr WpSmodeHalf.
Require Import IntrDefs.
Require Import CpuOwn.
Require Import FdSlots.
Require Import FileInvDefs.
Require Import PipeInvDefs.
Require Import UserPtTree.
Require Import ProcPtOwn.
Require Import ProcInv.
Require Import WpUart LogInv.
Require Import BioDefs.
Require Import ConsoleInv.
(* THE PAYLOAD'S OWN VOCABULARY (durable-disk 2b-inode-3): [top_frag],
   [fs_gamma_L], [era_node] / [inode_rec_local].  IMPORTED EARLY on purpose
   -- the [FsState*] stack exports [fs_view] and [byte_range], both of which
   have live twins below, and the LAST import wins (durable-notes, "AND
   WHERE THAT IMPORT COLLIDES, PUT IT EARLY"). *)
Require Import InodeInv InodeLock.
Require Import InodeRegion.
Require Import IrefSlots.
Require Import IcacheEscrow.
(* RE-IMPORT: [IcacheInv.islot] shadows [DinodeEnc.islot] and
   [IcacheRef.inode_ref] shadows [FileInv]'s placeholder; neither icache
   name is meant here except through the two contracts. *)
Require Import DinodeEnc.
Require Import WpLock.
Require Import KernelDataInv.
Require Import PrintkArgs.
Require Import SpecPanic.
Require Import SpecPiperead SpecIlock SpecReadi SpecIunlock SpecConsoleread.
Require Import SpecFileread.
Require Import CodeFileread ProofFilereadParts.
From Kernel Require KernelSyms.
Require Import ProcAvail.
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Require Import FsCfg.   (* [fscfg]: the fs configuration is AMBIENT *)
Require Import TsoCtx.
Require Import SieCapCtx.   (* [sie_cap_gpr_own_ctx_acc]: the off checkout borrows the running token *)
Require Import FileOffProtocol.   (* proto_read_llb / _checkout / _park (r25 item 24) *)
Require Import FsStateEra.        (* [era_node]                              *)
Require Import SysReadDefs.     (* [ard_pre], [ard_ret_tie]                *)
Require Import FsAbsReadFire.     (* [arf_read_fire], [read_arms]            *)
Require Import PieceFam.        (* [pfam]: a one-shot piece's receipt beside its refund *)
Require Import FsAbsDefs.         (* LAST (FsAbs's own rule)                 *)
Local Open Scope Z_scope.
Set Printing Depth 40.

(* MAXFILE*BSIZE as a Z LITERAL: stated at [Z.of_nat …], never as a [nat]
   equality -- a nat equality whose RHS is a large literal materializes a
   274432-deep unary successor chain and blows the stack (durable-notes). *)
Lemma fr_maxfile_bsize : (Z.of_nat MAXFILE * Z.of_nat BSIZE = 274432)%Z.
Proof. vm_compute. reflexivity. Qed.

(* the count, in the two shapes piperead / consoleread ask for.  Kept
   [mword]-free: [lia] answers "Cannot find witness" with an [mword] merely in
   CONTEXT, and a whole-function proof's context is full of them. *)
(* the count, in the shape piperead and consoleread both ask for -- which is
   the contract's own premise, now that the contract states the [int] range
   rather than a sign and a bound (31f115a). *)
Lemma fr_n_range (n : Z) : (- 2 ^ 31 <= n < 2 ^ 31)%Z ->
  (- 2 ^ 31 <= n < 2 ^ 31)%Z.
Proof. exact (fun H => H). Qed.

(* THE STACK BOUNDS, one per callee, as [mword]-free lemmas over [nat]: the
   [lia] that discharges them cannot run at the call site, where the context
   holds a register file (durable-notes, "an [mword] merely in CONTEXT"). *)
Lemma fr_K6 (K : nat) : (6 + K_readi <= K)%nat -> (6 <= K)%nat.
Proof. lia. Qed.
Lemma fr_av_pipe (K : nat) : (6 + K_readi <= K)%nat -> (piperead_stack <= K - 6)%nat.
Proof. lia. Qed.
Lemma fr_av_cons (K : nat) : (6 + K_readi <= K)%nat -> (consoleread_stack <= K - 6)%nat.
Proof. lia. Qed.
Lemma fr_av_ilock (K : nat) : (6 + K_readi <= K)%nat -> (K_ilock <= K - 6)%nat.
Proof. lia. Qed.
Lemma fr_av_readi (K : nat) : (6 + K_readi <= K)%nat -> (K_readi <= K - 6)%nat.
Proof. lia. Qed.
Lemma fr_av_iunlock (K : nat) : (6 + K_readi <= K)%nat -> (K_iunlock <= K - 6)%nat.
Proof. lia. Qed.

(* a [short] field's unsigned value is below 2^16 -- the range the major's
   zero extension and the [devsw] index arithmetic both need. *)
Lemma fr_major_range (w : mword 16) : (0 <= bv_unsigned w < 65536)%Z.
Proof.
  pose proof (bv_unsigned_in_range _ w) as H. unfold bv_modulus in H.
  change (2 ^ Z.of_N (MachineWord.MachineWord.Z_idx 16))%Z with 65536%Z in H.
  exact H.
Qed.

Lemma fr_uint_moi (z : Z) : (0 <= z < 2 ^ 64)%Z ->
  uint (mword_of_int z : mword 64) = z.
Proof. intro H. rewrite uint_unsigned moi64_unsigned. by apply bvw64_small. Qed.

(* [bltu a4,a3] with a4 = 9: the NDEV bounds test, on the ZERO-extended
   major.  In range is exactly [major <= 9]. *)
Lemma fr_bltu9_false (mj : Z) : (0 <= mj)%Z -> (mj <= 9)%Z ->
  zopz0zI_u (mword_of_int 9 : mword 64) (mword_of_int mj : mword 64) = false.
Proof.
  intros H0 H9. unfold zopz0zI_u. apply Z.ltb_ge.
  rewrite (fr_uint_moi 9 ltac:(change (2^64)%Z with 18446744073709551616%Z; lia)).
  rewrite (fr_uint_moi mj ltac:(change (2^64)%Z with 18446744073709551616%Z; lia)).
  lia.
Qed.

Lemma fr_bltu9_true (mj : Z) : (9 < mj)%Z -> (mj < 65536)%Z ->
  zopz0zI_u (mword_of_int 9 : mword 64) (mword_of_int mj : mword 64) = true.
Proof.
  intros H9 Hb. unfold zopz0zI_u. apply Z.ltb_lt.
  rewrite (fr_uint_moi 9 ltac:(change (2^64)%Z with 18446744073709551616%Z; lia)).
  rewrite (fr_uint_moi mj ltac:(change (2^64)%Z with 18446744073709551616%Z; lia)).
  lia.
Qed.

(* what a device read returns, in [fileread_ret]'s reading *)
Lemma fr_ret_of_cons (n r : Z) : (0 <= n)%Z -> (-1 <= r <= n)%Z ->
  fileread_ret n (mword_of_int r : mword 64).
Proof.
  intros Hn Hr. rewrite /fileread_ret /pipe_rw_ret.
  destruct (Z.eq_dec r (-1)) as [->|Hne]; [by left|].
  right. exists r. split; [reflexivity|]. rewrite Z.max_r; lia.
Qed.

(* consoleread's entry address is even, so [c.jalr]'s target is it *)
Lemma fr_ret_pc_cons :
  ret_pc (mword_of_int KernelSyms.consoleread : mword 64)
  = (mword_of_int KernelSyms.consoleread : mword 64).
Proof. apply bv_eq; vm_compute; reflexivity. Qed.

(* readi never delivers more than it was asked for: both cases of the clamp
   are at or below [n]. *)
Lemma fr_clamp_le (szw : bv 32) (off nn : nat) : (rd_clamp szw off nn <= nn)%nat.
Proof.
  rewrite /rd_clamp.
  destruct (decide (Z.to_nat (bv_unsigned szw) < off + nn)%nat); lia.
Qed.

(* [off + n < 2^31] from a bound on [off] and the contract's premise on [n] --
   the whole reason [FileInvDefs.off_wf] exists. *)
(* READI'S JOINT BOUND, and it is 32-bit.  The contract no longer carries
   [MAXFILE*BSIZE + n < 2^31]; what it has is [n < 2^31], and the offset is
   inside the file by [off_wf], so the sum is under 274432 + 2^31 < 2^32 --
   which is exactly what [SpecReadi] asks (its premise is at 2^32, guarded by
   the size test).  This is the "cheap half" of the old debt, discharged by
   arithmetic rather than by a premise. *)
Lemma fr_off_n_lt32 (u nz : Z) :
  (0 <= u)%Z -> (u <= Z.of_nat MAXFILE * Z.of_nat BSIZE)%Z ->
  (nz < 2 ^ 31)%Z -> (u + nz < 2 ^ 32)%Z.
Proof.
  rewrite fr_maxfile_bsize.
  change (2 ^ 31)%Z with 2147483648%Z. change (2 ^ 32)%Z with 4294967296%Z. lia.
Qed.

(* the advanced offset is still well-formed *)
Lemma fr_off_wf_new (u t : Z) : (0 <= u)%Z -> (0 <= t)%Z ->
  (u + t <= Z.of_nat MAXFILE * Z.of_nat BSIZE)%Z ->
  off_wf (mword_of_int (u + t) : mword 32).
Proof.
  rewrite /off_wf fr_maxfile_bsize. intros H0 H1 H2.
  rewrite moi32_small; [lia | change (2 ^ 32)%Z with 4294967296%Z; lia].
Qed.

Lemma fr_tot_lt63 (o t : Z) : (0 <= o)%Z ->
  (o + t <= Z.of_nat MAXFILE * Z.of_nat BSIZE)%Z -> (t < 2 ^ 63)%Z.
Proof.
  rewrite fr_maxfile_bsize. change (2 ^ 63)%Z with 9223372036854775808%Z. lia.
Qed.

(* what readi returns, in [fileread_ret]'s reading *)
Lemma fr_ret_of_readi (nz : Z) (tot nn : nat) (r : mword 64) :
  (0 <= nz)%Z -> Z.of_nat nn = nz -> (tot <= nn)%nat ->
  (r = (mword_of_int (-1) : mword 64)
   \/ r = (mword_of_int (Z.of_nat tot) : mword 64)) ->
  fileread_ret nz r.
Proof.
  intros Hn Hnn Ht [-> | ->]; [by left|].
  right. exists (Z.of_nat tot). split; [reflexivity|].
  rewrite Z.max_r; [| exact Hn]. rewrite -Hnn.
  split; [apply Nat2Z.is_nonneg | apply Nat2Z.inj_le; exact Ht].
Qed.

(* the record-eta step: nothing on the two -1 paths touches the page table *)
Lemma fr_upd_upt_id (V : pprivate) : upd_upt V (pv_upt V) = V.
Proof. destruct V; reflexivity. Qed.

(* ===================================================================== *)
(*  THE PANIC MESSAGE.  fileread's one live arm is [panic("fileread")] at  *)
(*  +0xa6 -- the default of the type dispatch; the literal sits at         *)
(*  0x800075a0 in .rodata, eight characters and a NUL.  Hoisted as NAMED   *)
(*  pure lemmas rather than inline [ltac:] -- see optimization.md, and the *)
(*  panic recipe's third trap ([lia]/[lkbelow] against an evar).           *)
(* ===================================================================== *)
Definition fr_msg_a : Z := 0x800075a0.
Definition fr_msg : string := "fileread".

Local Ltac pcw := apply bv_eq; vm_compute; reflexivity.

Lemma fr_panic_K (K : nat) : (fileread_stack <= K)%nat -> (panic_stack <= K - 6)%nat.
Proof. lia. Qed.

Lemma fr_panic_noff : (Z.of_nat 0 + 2 < 2 ^ 31)%Z.
Proof. lia. Qed.

(* "bcache" (rank 2) is below "pr" (16).  A CLOSED lemma over the plain
   gset, not an inline [ltac:(lkbelow)]: that backtracks across four rules
   and each arm ends in [vm_compute; lia], the documented search-forever
   case once a bitvector is in the context. *)
Lemma fr_panic_below (lks : gset string) :
  locks_below lks "bcache" -> locks_below lks "pr".
Proof. intros H. apply (locks_below_mono lks "bcache" "pr" H). vm_compute; lia. Qed.

Lemma fr_msg_nz : eq_vec (mword_of_int fr_msg_a : mword 64) zero_reg = false.
Proof. vm_compute; reflexivity. Qed.

Lemma fr_msg_nonul : PrintkFmt.nonul fr_msg = true.
Proof. vm_compute; reflexivity. Qed.

Lemma fr_msg_bytes :
  forall j b, cstring_bytes fr_msg !! j = Some b ->
    KernelData.kernel_data !! (fr_msg_a + Z.of_nat j)%Z = Some b.
Proof.
  intros j b Hj.
  do 9 (destruct j as [|j]; [ vm_compute in Hj |- *; congruence | ]).
  vm_compute in Hj; discriminate.
Qed.

Section FilereadMsg.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId}.
  (* M1 stage 3: [↦ₛ] is context-indexed, and a rodata message extracted
     from [kernel_data] lands at the READING thread's context. *)
  Context `{XI : CurCtx}.

  Lemma fr_msg_str :
    (kernel_data : iProp Σ) -∗ (mword_of_int fr_msg_a : mword 64) ↦ₛ□ fr_msg.
  Proof using .
    iIntros "#Hd".
    iApply (kernel_data_string fr_msg_a fr_msg _ eq_refl
              ltac:(unfold text_end, fr_msg_a; lia)
              ltac:(vm_compute; discriminate) fr_msg_bytes with "Hd").
  Qed.
End FilereadMsg.

(* ===================================================================== *)
(*  THE RETURN TIE, at the spelling the walk holds it                     *)
(* ===================================================================== *)

(* readi's arm 2 answers [rd_clamp] over the LOADED RECORD's size word, and
   [ard_ret_tie] asks about the OBSERVED row.  On a file the two are one
   equation ([FsAbsReadFire.arf_count_bridge_era]); on a directory or a
   device the wildcard arm wants only the bounds, and the clamp supplies
   them. *)
Lemma fr_ret_tie (nz : Z) (dn : dinode) (bm : blkmap)
    (data : nat -> list (bv 8)) (off tot : nat) :
  (0 <= nz)%Z ->
  tot = rd_clamp (di_size dn) off (Z.to_nat nz) ->
  ard_ret_tie nz (abs_row (era_node dn bm data)) off
    (mword_of_int (Z.of_nat tot) : mword 64).
Proof.
  intros Hnn Htot.
  assert (Hle : (tot <= Z.to_nat nz)%nat)
    by (rewrite Htot; apply fr_clamp_le).
  rewrite /ard_ret_tie.
  destruct (an_node (abs_row (era_node dn bm data))) as [bs | ents | ma mi]
    eqn:Hrow.
  - do 2 f_equal. rewrite Htot.
    exact (arf_count_bridge_era dn bm data bs off (Z.to_nat nz) Hrow).
  - exists (Z.of_nat tot). split; [reflexivity | lia].
  - exists (Z.of_nat tot). split; [reflexivity | lia].
Qed.

(* ...AND THE BUFFER TIE, the other half of the inode arm's receipt.  readi's
   post is an EQUATION on the image -- [umem_wr M dst tot (rd_bytes data off)]
   -- and the fired row is [abs_row (era_node dn bm data)], whose file bytes
   are [FsTree.file_bytes (fn_data ...) (Z.to_nat (fn_size ...))].  So the
   receipt's conjunct is three composed readings: [umem_wr_lookup_in] under
   the caller's linearity, [rd_bytes] as [InodeDefs.file_byte] at [off + j],
   and [FsTree.file_bytes_lookup] at the same index -- which needs
   [off + j] below the size, and THAT is the count tie ([rd_clamp_ard]: the
   clamp never reaches past the end).  The era half ([fn_data] IS [data]
   below the cap) is [FsStateEra.era_node_fb_agree]'s.
   THE OTHER TWO ROWS ARE FREE: a directory's dirent encoding and a device
   are the unstated arms. *)
Lemma fr_buffer_tie (dn : dinode) (bm : blkmap) (data : nat -> list (bv 8))
    (M : gmap Z (bv 8)) (addr : mword 64) (nz : Z) (off tot : nat) :
  blk_holes_zero bm data ->
  bv_unsigned (di_size dn) <= Z.of_nat (MAXFILE * BSIZE)%nat ->
  tot = rd_clamp (di_size dn) off (Z.to_nat nz) ->
  match an_node (abs_row (era_node dn bm data)) with
  | AFile bs =>
      (forall i : nat, (i < tot)%nat ->
         uint (add_vec_int addr (Z.of_nat i)) = (uint addr + Z.of_nat i)%Z) ->
      forall j : nat, (j < tot)%nat ->
        umem_wr M addr tot (rd_bytes data off)
          !! uint (add_vec_int addr (Z.of_nat j))
        = Some (bs !!! (off + j)%nat)
  | _ => True
  end.
Proof.
  intros Hh Hsz Htot.
  destruct (an_node (abs_row (era_node dn bm data))) as [bs | ents | ma mi]
    eqn:Hrow; [| exact I | exact I].
  (* the count tie, as a nat bound on the last index the run touches *)
  assert (Hcap : forall j : nat, (j < tot)%nat ->
                   (off + j < Z.to_nat (bv_unsigned (di_size dn)))%nat).
  { intros j Hj. rewrite Htot rd_clamp_ard /ard_count in Hj. lia. }
  intros Hlin j Hj.
  rewrite (umem_wr_lookup_in M addr tot (rd_bytes data off) j Hj Hlin).
  f_equal. rewrite /rd_bytes.
  rewrite (arf_abs_file_inv (era_node dn bm data) bs Hrow).
  rewrite /fn_file_bytes /fn_size era_node_rec.
  rewrite (FsTree.file_bytes_lookup _ _ _ (Hcap j Hj)).
  symmetry.
  apply (era_node_fb_agree dn bm data Hh).
  pose proof (Hcap j Hj) as Hb. lia.
Qed.

Module FilereadProof (Piperead : PIPEREAD) (Ilock : ILOCK) (Readi : READI)
                     (Iunlock : IUNLOCK) (Consoleread : CONSOLEREAD)
                     (PN : PANIC) : FILEREAD.

Section ProofFileread.
  (* NO [!icacheG Σ]: [fileG] bundles it, and binding both gives two
     instances whose propositions print identically and do not unify.  The
     carve is what makes that visible (durable-notes.md; SpecFileread.v's
     note). *)
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ,
            !irefslotG Σ, !pavG Σ, !wchG Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  Notation Rra := (mword_of_int 1 : mword 5).
  Notation Rs0 := (mword_of_int 8 : mword 5).
  Notation Rs1 := (mword_of_int 9 : mword 5).
  Notation Ra0 := (mword_of_int 10 : mword 5).
  Notation Ra1 := (mword_of_int 11 : mword 5).
  Notation Ra2 := (mword_of_int 12 : mword 5).
  Notation Ra3 := (mword_of_int 13 : mword 5).
  Notation Ra4 := (mword_of_int 14 : mword 5).
  Notation Ra5 := (mword_of_int 15 : mword 5).
  Notation Rs2 := (mword_of_int 18 : mword 5).
  Notation Rs3 := (mword_of_int 19 : mword 5).

  Local Ltac regne := reg_ne_side.

  (* peel a chain of [<[Regidx k := v]>]s down to the entry regfile -- the
     [a1] argument (fileread's [addr]) is parked in s2 at +0x1a and the
     register itself is never written again, so every arm's destination
     argument is [m !!! Ra1] after enough [upd_ne]s.  ProofReadi's [lkp]. *)
  Local Ltac frpeel :=
    repeat first
      [ rewrite upd_ne; [| regne]
      | match goal with |- context [ ?M !!! _ ] => is_var M; progress unfold M end ].
  Local Ltac fra1 := frpeel; reflexivity.

  (* ---- the type-indexed environment, opened at the type the code read ---- *)
  (* ---- the state-keyed environment, opened at the type the code READ ----
     The environment is keyed on the descriptor's state and the code branches
     on [f->type]; [fdstate_ok] is what makes those the same question, and
     these four bridges are where the two meet. *)
  Local Lemma fr_env_dev (γf' : gname) (fn' : fread_names)
      (st' : fdstate) (Cf' : fcontent) (inum : mword 32) (γo : gname)
      (om : offmode) (γp : pipe_names) :
    fdstate_ok inum γo om γp Cf' st' -> fc_type Cf' = FD_DEVICE ->
    fileread_env γf' fn' st' -∗ fileread_dev_env fn' (dev_major Cf').
  Proof using .
    intros Hok Ht. destruct (fdstate_ok_device inum γo om γp Cf' st' Hok Ht) as (? & ? & ->). by iIntros "$".
  Qed.

  Local Lemma fr_env_out_dev (fn' : fread_names)
      (st' : fdstate) (Cf' : fcontent) (inum : mword 32) (γo : gname)
      (om : offmode) (γp : pipe_names) :
    fdstate_ok inum γo om γp Cf' st' -> fc_type Cf' = FD_DEVICE ->
    fileread_dev_env fn' (dev_major Cf') -∗ fileread_env_out fn' st'.
  Proof using .
    intros Hok Ht. destruct (fdstate_ok_device inum γo om γp Cf' st' Hok Ht) as (? & ? & ->). by iIntros "$".
  Qed.

  Local Lemma fr_dev_in (fn' : fread_names) (Cf' : fcontent) :
    (dev_major Cf' <= NDEV_max)%Z ->
    fileread_dev_env fn' (dev_major Cf') -∗
    ⌜(dev_major Cf' <> CONSOLE
       /\ frn_rp fn' (dev_major Cf') = (zero_reg : mword 64))
      \/ (dev_major Cf' = CONSOLE
           /\ frn_rp fn' (dev_major Cf')
              = (mword_of_int KernelSyms.consoleread : mword 64))⌝ ∗
    a_devsw_read (dev_major Cf') ↦₈{frn_dqv fn' (dev_major Cf')}
      frn_rp fn' (dev_major Cf') ∗
    fileread_dev_caps fn'.
  Proof using .
    intro H. rewrite /fileread_dev_env.
    case_decide as H'; [by iIntros "$"|].
    (* the major is a [bv_unsigned], hence non-negative: the lower half of
       the range test the [Z]-keyed environment now carries *)
    exfalso. apply H'. split; [| exact H]. rewrite /dev_major.
    apply (proj1 (bv_unsigned_in_range _ (fc_major Cf'))).
  Qed.

  Local Lemma fr_dev_in_back (fn' : fread_names) (Cf' : fcontent) :
    (dev_major Cf' <= NDEV_max)%Z ->
    ⌜(dev_major Cf' <> CONSOLE
       /\ frn_rp fn' (dev_major Cf') = (zero_reg : mword 64))
      \/ (dev_major Cf' = CONSOLE
           /\ frn_rp fn' (dev_major Cf')
              = (mword_of_int KernelSyms.consoleread : mword 64))⌝ -∗
    a_devsw_read (dev_major Cf') ↦₈{frn_dqv fn' (dev_major Cf')}
      frn_rp fn' (dev_major Cf') -∗
    fileread_dev_caps fn' -∗
    fileread_dev_env fn' (dev_major Cf').
  Proof using .
    intro H. rewrite /fileread_dev_env.
    case_decide as H'; last first.
    { exfalso. apply H'. split; [| exact H]. rewrite /dev_major.
      apply (proj1 (bv_unsigned_in_range _ (fc_major Cf'))). }
    iIntros "%Hd Hc #Hcl".
    iSplitR; [iPureIntro; exact Hd |]. iFrame "Hc Hcl".
  Qed.

  Local Lemma fr_env_fs (γf' : gname) (fn' : fread_names)
      (st' : fdstate) (Cf' : fcontent) (inum : mword 32) (γo : gname)
      (om : offmode) (γp : pipe_names) :
    fdstate_ok inum γo om γp Cf' st' -> fc_type Cf' = FD_INODE ->
    fileread_env γf' fn' st' -∗ fileread_fs_env γf' fn'.
  Proof using .
    intros Hok Ht. destruct (fdstate_ok_inode inum γo om γp Cf' st' Hok Ht) as (? & ? & ->).
    by iIntros "$".
  Qed.

  Local Lemma fr_env_out_fs (fn' : fread_names)
      (st' : fdstate) (Cf' : fcontent) (inum : mword 32) (γo : gname)
      (om : offmode) (γp : pipe_names) :
    fdstate_ok inum γo om γp Cf' st' -> fc_type Cf' = FD_INODE ->
    fileread_fs_out fn' -∗ fileread_env_out fn' st'.
  Proof using .
    intros Hok Ht. destruct (fdstate_ok_inode inum γo om γp Cf' st' Hok Ht) as (? & ? & ->). by iIntros "$".
  Qed.

  Lemma wp_fileread_sconf 
      (γf : gname) (γs : list gname) (j : nat) (γlp : gname)
      (k : nat) (q : Qp) (st : fdstate) (fn : fread_names)
      (pidv : mword 32) (U : ustate)
      (m : regfile) (K : nat) (eb : bool) (n : Z) (b : bool) (lks : gset string)
      (Fr : pfam Σ (aview -> nat -> anode -> nat -> iProp Σ))
      (Rd : nat -> nat -> iProp Σ)
      (Rin : list (list mobs * bv 8) -> iProp Σ)
      (Rp : list (bv 8) -> iProp Σ) (Rpe : list (bv 8) -> pipe_st -> iProp Σ)
      (P : iProp Σ)
    : wp_fileread_sconf_body γf γs j γlp k q st fn pidv U m K eb n b lks Fr
        Rd Rin Rp Rpe P.
  Proof using .
    cbv beta delta [wp_fileread_sconf_body].
    intros pcE pj addr ret_tgt HK Hk Hj Hgs Hlens Ha0 Ha2 Hn Heb Hbelow.
    
    pose (sp0 := (m !!! Regidx csp_rs1 : mword 64)).
    (* [HP] IS THE CALLER'S EXIT PAYLOAD, LENT FOR THE CALL (app-echo.md,
       "SH-LINE RULING", R1).  The keyed input [Hau] is a WAND from it: on
       the console arm it opens [ConsoleInv.cons_acc] and comes back inside
       what the caller asked to be told, on every other arm it comes
       straight back, and every exit pays it into [fileread_extra]. *)
    (* the exit continuation, named: spelled out, [Hcont]'s ~2 KB statement
       rides in Δ at every step of every arm *)
    lazymatch goal with |- context [ bi_wand ?W (wp_triv _ _) ] => set (EXITK := W) end.
    iIntros "Hcg Hcnt #Htext #Hkd Hpc #Hpenv Href Hpriv Hkenv #Hprocs Henv #Hfoff Hau HP Hcont".

    assert (Hspm : m !!! Regidx csp_rs1 = sp0) by reflexivity.
    (* the reference, taken apart: the four content cells the dispatch reads
       are fractions of it, and it is rebuilt unchanged at every exit. *)
    iDestruct "Href" as (Cf) "(Hrtok & Hrfields & Hrpay & Hrlv)".
    iDestruct (file_pay_st_ok with "Hrpay") as "[%Hokx Hrpay]".
    destruct Hokx as (inumx & γox & omfx & γpx & Hok).
    iEval (rewrite /file_fields) in "Hrfields".
    iDestruct "Hrfields" as "(Hcty & Hcrd & Hcwr & Hcpp & Hcip & Hcmaj)".
    (* ===================================================================
       PROLOGUE: push 6 slots, spill ra/s0/s2, s0 := old sp, read
       f->readable.
       =================================================================== *)
    set (spr := add_vec (m !!! Regidx csp_rs1 : mword 64)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 61 : mword 6)))).
    set (R1 := <[Regidx csp_rs1 := regval_into_reg
                  (add_vec (m !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi16sp_imm (mword_of_int 61 : mword 6))))]> m).
    assert (Hpush : add_vec (m !!! Regidx csp_rs1)
                      (sign_extend' 64 (caddi16sp_imm (mword_of_int 61 : mword 6)))
                    = pa_stk (m !!! Regidx csp_rs1) 6) by apply stk_push_48.
    iApply (wp_caddi16sp_push_s_sconf pcE (mword_of_int 61 : mword 6) m K 6 b
              (fr_K6 K HK) Hpush with "Hcg Hpc []").
    { iApply (fri_00 with "Htext"). }
    iIntros (CID1 Hs1) "Hcg Hframe Hpc".
    iEval (rewrite Hspm) in "Hframe".
    change (<[Regidx csp_rs1 := regval_into_reg
        (add_vec (m !!! Regidx csp_rs1)
           (sign_extend' 64 (caddi16sp_imm (mword_of_int 61 : mword 6))))]> m) with R1.
    assert (HspR1 : R1 !!! Regidx csp_rs1 = spr) by (rewrite /R1 upd_eq; reflexivity).
    assert (HsprS : spr = pa_stk sp0 6) by exact Hpush.
    iEval (rewrite (stack_own_slots (KTR := KT1)); cbn [seq]) in "Hframe".
    iDestruct "Hframe" as "(S1 & S2 & S3 & S4 & S5 & S6 & _)".
    iDestruct "S1" as (u1) "Hb1". iDestruct "S2" as (u2) "Hb2".
    iDestruct "S3" as (u3) "Hb3". iDestruct "S4" as (u4) "Hb4".
    iDestruct "S5" as (u5) "Hb5". iDestruct "S6" as (u6) "Hb6".
    assert (Hf1 : add_vec (R1 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 5 : mword 6) ('b"000")))
                  = pa_stk sp0 1) by (rewrite HspR1 HsprS; apply fr_frm1).
    assert (Hf2 : add_vec (R1 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 4 : mword 6) ('b"000")))
                  = pa_stk sp0 2) by (rewrite HspR1 HsprS; apply fr_frm2).
    assert (Hf4 : add_vec (R1 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000")))
                  = pa_stk sp0 4) by (rewrite HspR1 HsprS; apply fr_frm4).
    iEval (rewrite -Hf1) in "Hb1". iEval (rewrite -Hf2) in "Hb2".
    iEval (rewrite -Hf4) in "Hb4".
    assert (Hpp02 : add_vec_int (pcE : mword 64) 2 = mword_of_int (FR + 0x02))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp02) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (FR + 0x02)) (mword_of_int 5 : mword 6) Rra
              R1 (K - 6)%nat u1 b with "Hcg Hpc [] Hb1").
    { iApply (fri_02 with "Htext"). }
    iIntros (CID2 Hs2) "Hcg Hpc Hb1". iEval (rgne) in "Hb1".
    iEval (rewrite Hf1) in "Hb1".
    assert (Hpp04 : add_vec_int (mword_of_int (FR + 0x02) : mword 64) 2
                    = mword_of_int (FR + 0x04)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp04) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (FR + 0x04)) (mword_of_int 4 : mword 6) Rs0
              R1 (K - 6)%nat u2 b with "Hcg Hpc [] Hb2").
    { iApply (fri_04 with "Htext"). }
    iIntros (CID3 Hs3) "Hcg Hpc Hb2". iEval (rgne) in "Hb2".
    iEval (rewrite Hf2) in "Hb2".
    assert (Hpp06 : add_vec_int (mword_of_int (FR + 0x04) : mword 64) 2
                    = mword_of_int (FR + 0x06)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp06) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (FR + 0x06)) (mword_of_int 2 : mword 6) Rs2
              R1 (K - 6)%nat u4 b with "Hcg Hpc [] Hb4").
    { iApply (fri_06 with "Htext"). }
    iIntros (CID4 Hs4) "Hcg Hpc Hb4". iEval (rgne) in "Hb4".
    iEval (rewrite Hf4) in "Hb4".
    assert (Hpp08 : add_vec_int (mword_of_int (FR + 0x06) : mword 64) 2
                    = mword_of_int (FR + 0x08)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp08) in "Hpc".
    (* +0x08 c.addi4spn s0,sp,48 *)
    iApply (wp_caddi4spn_s_sconf (mword_of_int (FR + 0x08)) (Cregidx (mword_of_int 0))
              (mword_of_int 12 : mword 8) Rs0 R1 (K - 6)%nat b
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (fri_08 with "Htext"). }
    iIntros (CID5 Hs5) "Hcg Hpc".
    set (R2 := <[Regidx Rs0 := regval_into_reg
                  (add_vec (R1 !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi4spn_imm (mword_of_int 12 : mword 8))))]> R1).
    assert (HR2sp : R2 !!! Regidx csp_rs1 = spr)
      by (rewrite /R2 upd_ne; [exact HspR1 | vm_compute; discriminate]).
    assert (HR2a0 : R2 !!! Regidx Ra0 = fnode k).
    { rewrite /R2 upd_ne; [| vm_compute; discriminate].
      rewrite /R1 upd_ne; [exact Ha0 | vm_compute; discriminate]. }
    assert (HR2a1 : R2 !!! Regidx Ra1 = m !!! Regidx Ra1).
    { rewrite /R2 upd_ne; [| vm_compute; discriminate].
      rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]. }
    assert (HR2a2 : R2 !!! Regidx Ra2 = (mword_of_int n : mword 64)).
    { rewrite /R2 upd_ne; [| vm_compute; discriminate].
      rewrite /R1 upd_ne; [exact Ha2 | vm_compute; discriminate]. }
    assert (HR2thr : forall c : mword 5, is_cs_idx c = true ->
              c <> csp_rs1 -> c <> Rs0 -> R2 !!! Regidx c = m !!! Regidx c).
    { intros c Hcs N2 N8.
      rewrite /R2 upd_ne; [| regne].
      rewrite /R1 upd_ne; [reflexivity | regne]. }
    assert (Hpp0a : add_vec_int (mword_of_int (FR + 0x08) : mword 64) 2
                    = mword_of_int (FR + 0x0a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0a) in "Hpc".
    (* +0x0a lbu a5,8(a0) : f->readable *)
    assert (Hprd : add_vec (rget R2 Ra0) (sign_extend' 64 (mword_of_int 8 : mword 12))
                   = a_freadable k).
    { rewrite (rget_ne R2 Ra0 ltac:(vm_compute; discriminate)) HR2a0. reflexivity. }
    iEval (rewrite -Hprd) in "Hcrd".
    iApply (wp_lbu_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x0a)) Ra5 Ra0
              (mword_of_int 8 : mword 12) R2 (K - 6)%nat (fc_readable Cf : mword 8) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] Hcrd").
    { iApply (fri_0a with "Htext"). }
    iIntros (CID6 Hs6) "Hcg Hpc Hcrd". iEval (rewrite Hprd) in "Hcrd".
    set (R3 := <[Regidx Ra5 := regval_into_reg
                  (zero_extend' 64 (fc_readable Cf : mword 8))]> R2).
    assert (HR3sp : R3 !!! Regidx csp_rs1 = spr)
      by (rewrite /R3 upd_ne; [exact HR2sp | vm_compute; discriminate]).
    assert (HR3a0 : R3 !!! Regidx Ra0 = fnode k)
      by (rewrite /R3 upd_ne; [exact HR2a0 | vm_compute; discriminate]).
    assert (HR3a1 : R3 !!! Regidx Ra1 = m !!! Regidx Ra1)
      by (rewrite /R3 upd_ne; [exact HR2a1 | vm_compute; discriminate]).
    assert (HR3a2 : R3 !!! Regidx Ra2 = (mword_of_int n : mword 64))
      by (rewrite /R3 upd_ne; [exact HR2a2 | vm_compute; discriminate]).
    assert (HR3thr : forall c : mword 5, is_cs_idx c = true ->
              c <> csp_rs1 -> c <> Rs0 -> R3 !!! Regidx c = m !!! Regidx c).
    { intros c Hcs N2 N8. rewrite /R3 upd_ne; [| regne]. exact (HR2thr c Hcs N2 N8). }
    assert (Hpp0e : add_vec_int (mword_of_int (FR + 0x0a) : mword 64) 4
                    = mword_of_int (FR + 0x0e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0e) in "Hpc".
    assert (Hc7 : creg2reg_idx (Cregidx (mword_of_int 7)) = Regidx Ra5)
      by (vm_compute; reflexivity).
    (* the frame words the epilogue is handed, and the entry values it
       restores: named once, because all five exits quote them. *)
    assert (HR1ra : R1 !!! Regidx Rra = m !!! Regidx Rra)
      by (rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]).
    assert (HR1s0 : R1 !!! Regidx Rs0 = m !!! Regidx Rs0)
      by (rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]).
    assert (HR1s2 : R1 !!! Regidx Rs2 = m !!! Regidx Rs2)
      by (rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]).
    iEval (rewrite HR1ra) in "Hb1". iEval (rewrite HR1s0) in "Hb2".
    iEval (rewrite HR1s2) in "Hb4".
    (* +0x0e c.beqz a5 -> +0xaa *)
    (* the WORD the branch tests, named: it is the content's own readable
       byte, and both arms' keyed extras are read off it. *)
    assert (HR3a5 : rget R3 Ra5
                    = (zero_extend' 64 (fc_readable Cf : mword 8) : mword 64)).
    { rewrite (rget_ne R3 Ra5 ltac:(vm_compute; discriminate)).
      rewrite /R3. apply upd_eq. }
    destruct (eq_vec (rget R3 Ra5) (zero_reg : mword 64)) eqn:Hrdz.
    - (* ===============================================================
         NOT READABLE: return -1.  s1 and s3 were never spilled, and the
         caller's values are still in the registers -- which is why the
         epilogue takes frame slots 3 and 5 as arbitrary words.
         =============================================================== *)
      (* the tested word, at the content's own spelling: no arm of the
         output's match is armed on an unreadable descriptor. *)
      assert (Hrdz0 : eq_vec (zero_extend' 64 (fc_readable Cf : mword 8) : mword 64)
                             (zero_reg : mword 64) = true)
        by (rewrite -HR3a5; exact Hrdz).
      assert (Htgtb4 : add_vec (mword_of_int (FR + 0x0e) : mword 64)
                (sign_extend' 64 (sign_extend' 13
                   (concat_vec (mword_of_int 83 : mword 8) ('b"0"))))
                = mword_of_int (FR + 0xb4))
        by (apply bv_eq; vm_compute; reflexivity).
      iApply (wp_cbeqz_taken_s_sconf (mword_of_int (FR + 0x0e))
                (mword_of_int 83 : mword 8) (Cregidx (mword_of_int 7)) Ra5
                R3 (K - 6)%nat b Hc7 ltac:(vm_compute; discriminate) Hrdz
                ltac:(rewrite Htgtb4; vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (fri_0e with "Htext"). }
      iApply bi.later_intro. iIntros (CID7 Hs7) "Hcg Hpc".
      iEval (rewrite Htgtb4) in "Hpc".
      (* +0xaa c.li a5,-1 *)
      iApply (wp_cli_s_sconf (mword_of_int (FR + 0xb4)) Ra5
                (mword_of_int 63 : mword 6) (mword_of_int (-1) : mword 64)
                R3 (K - 6)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok) fr_lim1
                with "Hcg Hpc []").
      { iApply (fri_b4 with "Htext"). }
      iIntros (CID8 Hs8) "Hcg Hpc".
      set (A1 := <[Regidx Ra5 := regval_into_reg (mword_of_int (-1) : mword 64)]> R3).
      assert (Hppb6 : add_vec_int (mword_of_int (FR + 0xb4) : mword 64) 2
                      = mword_of_int (FR + 0xb6)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hppb6) in "Hpc".
      (* +0xac c.mv s2,a5 *)
      iApply (wp_cmv_s_sconf (mword_of_int (FR + 0xb6)) Rs2 Ra5 A1 (K - 6)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (fri_b6 with "Htext"). }
      iIntros (CID9 Hs9) "Hcg Hpc". iEval (rgne) in "Hcg".
      set (A2 := <[Regidx Rs2 := regval_into_reg (add_vec zero_reg (A1 !!! Regidx Ra5))]> A1).
      assert (HA2s2 : A2 !!! Regidx Rs2 = (mword_of_int (-1) : mword 64)).
      { rewrite /A2 upd_eq. unfold regval_into_reg.
        rewrite /A1 upd_eq. apply add_vec_zero_l. }
      assert (HA2sp : A2 !!! Regidx csp_rs1 = pa_stk sp0 6).
      { rewrite /A2 upd_ne; [| vm_compute; discriminate].
        rewrite /A1 upd_ne; [| vm_compute; discriminate].
        rewrite HR3sp. exact HsprS. }
      assert (HA2thr : forall c : mword 5, is_cs_idx c = true -> c <> csp_rs1 ->
                c <> Rs0 -> c <> Rs2 -> A2 !!! Regidx c = m !!! Regidx c).
      { intros c Hcs N2 N8 N18.
        rewrite /A2 upd_ne; [| regne].
        rewrite /A1 upd_ne; [| regne].
        exact (HR3thr c Hcs N2 N8). }
      assert (Hppb8 : add_vec_int (mword_of_int (FR + 0xb6) : mword 64) 2
                      = mword_of_int (FR + 0xb8)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hppb8) in "Hpc".
      (* +0xae c.j -> +0x58 *)
      assert (Htgt58a : add_vec (mword_of_int (FR + 0xb8) : mword 64)
                (sign_extend' 64 (sign_extend' 21
                   (concat_vec (mword_of_int 2003 : mword 11) ('b"0"))))
                = mword_of_int (FR + 0x5e))
        by (apply bv_eq; vm_compute; reflexivity).
      iApply (wp_cj_s_sconf (mword_of_int (FR + 0xb8))
                (sign_extend' 21 (concat_vec (mword_of_int 2003 : mword 11) ('b"0")))
                A2 (K - 6)%nat b
                ltac:(rewrite Htgt58a; vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (fri_b8 with "Htext"). }
      iIntros (CID10 Hs10). iApply bi.later_intro. iIntros "Hcg Hpc".
      iEval (rewrite Htgt58a) in "Hpc".
      (* ---- the shared epilogue ---- *)
      iApply (fr_epi (CID0 := CID10) m A2 K sp0 (m !!! Regidx Rra)
                (m !!! Regidx Rs0) (m !!! Regidx Rs2) (mword_of_int (-1))
                u3 u5 u6 pj b
                (fr_K6 K HK) eq_refl eq_refl eq_refl eq_refl HA2sp HA2s2 HA2thr
                with "Hcg Htext Hpc Hb1 Hb2 Hb3 Hb4 Hb5 Hb6").
      iIntros (CIDe Hse mf) "%Hcsr Hcg Hpc".
      destruct Hcsr as [Hcsf Hrv].
      iDestruct (cpu_own_transport CID CIDe 0%nat eb pj b ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      iSpecialize ("Hcont" $! CIDe with "[]"); [iPureIntro; wp_next_chain|].
      assert (HVid : upd_usM (us_upt (upd_usV U (upd_ev (us_V U) (pv_ev (us_V U)))) (pv_upt (us_V U))) (us_M U) = U)
          by (rewrite upd_ev_id upd_usV_id us_upt_id; apply upd_usM_id).
      iApply ("Hcont" $! mf (mword_of_int (-1)) (pv_upt (us_V U)) 0%nat (fun _ => bv_0 8) (pv_ev (us_V U))
                with "[%] [%] [%] [%] [%] [%] Hcg Hcnt [Hpc] [Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv]
                      [Hpriv] [Henv] [HP]").
      { exact Hcsf. }
      { apply uptd_ext_sz_refl. }
      { apply Z.le_max_l. }
      { first [ right; reflexivity
                | left; reflexivity
                | destruct Htiepr as [[Hx _] | Hx]; [ right; exact Hx | left; exact Hx ]
                | destruct Hrdret as [[Hx _] | [Hx _]];
                    [ right; exact Hx | left; exact Hx ]
                | destruct (Z.le_gt_cases 0 r) as [H0 | H0];
                    [ left; rewrite (Htiecr H0); reflexivity
                    | right; f_equal; lia ] ]. }
      { exact Hrv. }
      (* permit sweep L1b: nothing lent on this arm *)
      { lia. }
      { iEval (rewrite /ret_tgt). iExact "Hpc". }
      { rewrite /file_ref /file_fields. iFrame "Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv". }
      { cbn [umem_wr]. rewrite HVid. iExact "Hpriv". }
      { by iApply fileread_env_out_of_env. }
      { iSplitR; [iPureIntro; apply fileread_ret_m1 |].
        iApply (fileread_extra_unreadable _ _ inumx γox _ _ Cf st n Fr Rd _
                  _ _ _ _ _ Hok Hrdz0 with "HP"). }
    - (* ===============================================================
         READABLE: spill s1/s3, park the three arguments, dispatch on the
         file's TYPE -- which is read out of the reference's own content
         fraction, so the loaded word IS [fc_type Cf].
         =============================================================== *)
      (* the tested word, at the content's own spelling: what the FD_INODE
         arm reads its descriptor's mode bit off ([fileread_st_inode_rd]). *)
      assert (Hrdnz : eq_vec (zero_extend' 64 (fc_readable Cf : mword 8) : mword 64)
                             (zero_reg : mword 64) = false)
        by (rewrite -HR3a5; exact Hrdz).
      iApply (wp_cbeqz_fall_s_sconf (mword_of_int (FR + 0x0e))
                (mword_of_int 83 : mword 8) (Cregidx (mword_of_int 7)) Ra5
                R3 (K - 6)%nat b Hc7 ltac:(vm_compute; discriminate) Hrdz
                with "Hcg Hpc []").
      { iApply (fri_0e with "Htext"). }
      iIntros (CID7 Hs7) "Hcg Hpc".
      assert (Hpp10 : add_vec_int (mword_of_int (FR + 0x0e) : mword 64) 2
                      = mword_of_int (FR + 0x10)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpp10) in "Hpc".
      (* ---- +0x10 / +0x12: the LATE spills of s1 and s3 ---- *)
      assert (Hf3 : add_vec (R3 !!! Regidx csp_rs1)
                      (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000")))
                    = pa_stk sp0 3) by (rewrite HR3sp HsprS; apply fr_frm3).
      assert (Hf5 : add_vec (R3 !!! Regidx csp_rs1)
                      (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000")))
                    = pa_stk sp0 5) by (rewrite HR3sp HsprS; apply fr_frm5).
      iEval (rewrite -Hf3) in "Hb3".
      iApply (wp_csdsp_s_sconf (mword_of_int (FR + 0x10)) (mword_of_int 3 : mword 6) Rs1
                R3 (K - 6)%nat u3 b with "Hcg Hpc [] Hb3").
      { iApply (fri_10 with "Htext"). }
      iIntros (CID8 Hs8) "Hcg Hpc Hb3". iEval (rgne) in "Hb3".
      iEval (rewrite (HR3thr Rs1 ltac:(vm_compute; reflexivity)
                        ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)))
        in "Hb3".
      iEval (rewrite Hf3) in "Hb3".
      assert (Hpp12 : add_vec_int (mword_of_int (FR + 0x10) : mword 64) 2
                      = mword_of_int (FR + 0x12)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpp12) in "Hpc".
      iEval (rewrite -Hf5) in "Hb5".
      iApply (wp_csdsp_s_sconf (mword_of_int (FR + 0x12)) (mword_of_int 1 : mword 6) Rs3
                R3 (K - 6)%nat u5 b with "Hcg Hpc [] Hb5").
      { iApply (fri_12 with "Htext"). }
      iIntros (CID9 Hs9) "Hcg Hpc Hb5". iEval (rgne) in "Hb5".
      iEval (rewrite (HR3thr Rs3 ltac:(vm_compute; reflexivity)
                        ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)))
        in "Hb5".
      iEval (rewrite Hf5) in "Hb5".
      assert (Hpp14 : add_vec_int (mword_of_int (FR + 0x12) : mword 64) 2
                      = mword_of_int (FR + 0x14)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpp14) in "Hpc".
      (* ---- +0x14 / +0x16 / +0x18: s1 := f, s2 := addr, s3 := n ---- *)
      iApply (wp_cmv_s_sconf (mword_of_int (FR + 0x14)) Rs1 Ra0 R3 (K - 6)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (fri_14 with "Htext"). }
      iIntros (CID10 Hs10) "Hcg Hpc". iEval (rgne) in "Hcg".
      set (B1 := <[Regidx Rs1 := regval_into_reg (add_vec zero_reg (R3 !!! Regidx Ra0))]> R3).
      assert (Hpp16 : add_vec_int (mword_of_int (FR + 0x14) : mword 64) 2
                      = mword_of_int (FR + 0x16)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpp16) in "Hpc".
      iApply (wp_cmv_s_sconf (mword_of_int (FR + 0x16)) Rs2 Ra1 B1 (K - 6)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (fri_16 with "Htext"). }
      iIntros (CID11 Hs11) "Hcg Hpc". iEval (rgne) in "Hcg".
      set (B2 := <[Regidx Rs2 := regval_into_reg (add_vec zero_reg (B1 !!! Regidx Ra1))]> B1).
      assert (Hpp18 : add_vec_int (mword_of_int (FR + 0x16) : mword 64) 2
                      = mword_of_int (FR + 0x18)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpp18) in "Hpc".
      iApply (wp_cmv_s_sconf (mword_of_int (FR + 0x18)) Rs3 Ra2 B2 (K - 6)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (fri_18 with "Htext"). }
      iIntros (CID12 Hs12) "Hcg Hpc". iEval (rgne) in "Hcg".
      set (B3 := <[Regidx Rs3 := regval_into_reg (add_vec zero_reg (B2 !!! Regidx Ra2))]> B2).
      assert (HB3s1 : B3 !!! Regidx Rs1 = fnode k).
      { rewrite /B3 upd_ne; [| vm_compute; discriminate].
        rewrite /B2 upd_ne; [| vm_compute; discriminate].
        rewrite /B1 upd_eq. unfold regval_into_reg. rewrite HR3a0.
        apply add_vec_zero_l. }
      assert (HB3s2 : B3 !!! Regidx Rs2 = m !!! Regidx Ra1).
      { rewrite /B3 upd_ne; [| vm_compute; discriminate].
        rewrite /B2 upd_eq. unfold regval_into_reg.
        rewrite /B1 upd_ne; [| vm_compute; discriminate].
        rewrite HR3a1. apply add_vec_zero_l. }
      assert (HB3s3 : B3 !!! Regidx Rs3 = (mword_of_int n : mword 64)).
      { rewrite /B3 upd_eq. unfold regval_into_reg.
        rewrite /B2 upd_ne; [| vm_compute; discriminate].
        rewrite /B1 upd_ne; [| vm_compute; discriminate].
        rewrite HR3a2. apply add_vec_zero_l. }
      assert (HB3a0 : B3 !!! Regidx Ra0 = fnode k).
      { rewrite /B3 upd_ne; [| vm_compute; discriminate].
        rewrite /B2 upd_ne; [| vm_compute; discriminate].
        rewrite /B1 upd_ne; [exact HR3a0 | vm_compute; discriminate]. }
      assert (HB3a1 : B3 !!! Regidx Ra1 = m !!! Regidx Ra1).
      { rewrite /B3 upd_ne; [| vm_compute; discriminate].
        rewrite /B2 upd_ne; [| vm_compute; discriminate].
        rewrite /B1 upd_ne; [exact HR3a1 | vm_compute; discriminate]. }
      assert (HB3a2 : B3 !!! Regidx Ra2 = (mword_of_int n : mword 64)).
      { rewrite /B3 upd_ne; [| vm_compute; discriminate].
        rewrite /B2 upd_ne; [| vm_compute; discriminate].
        rewrite /B1 upd_ne; [exact HR3a2 | vm_compute; discriminate]. }
      assert (HB3sp : B3 !!! Regidx csp_rs1 = spr).
      { rewrite /B3 upd_ne; [| vm_compute; discriminate].
        rewrite /B2 upd_ne; [| vm_compute; discriminate].
        rewrite /B1 upd_ne; [exact HR3sp | vm_compute; discriminate]. }
      assert (HB3thr : forall c : mword 5, is_cs_idx c = true ->
                c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                B3 !!! Regidx c = m !!! Regidx c).
      { intros c Hcs N2 N8 N9 N18 N19.
        rewrite /B3 upd_ne; [| regne].
        rewrite /B2 upd_ne; [| regne].
        rewrite /B1 upd_ne; [| regne].
        exact (HR3thr c Hcs N2 N8). }
      (* =============================================================
         +0x1a / +0x1e -- THE SIGN TEST (XV6_REV 31f115a).

         [srliw a5,a2,0x1f] lifts the count's sign bit and [c.bnez a5]
         is [if (n < 0) return -1].  This is what lets the CONTRACT take
         [n] at the whole [int] range and say nothing about its sign:
         a syscall reads the count out of a trapframe word the user
         wrote, and no caller can promise anything about it.  Past the
         fall-through [0 <= n] is a FACT OF THE CODE, and everything
         below reads exactly as it did before the guard existed.
         ============================================================= *)
      assert (Hpp1a : add_vec_int (mword_of_int (FR + 0x18) : mword 64) 2
                      = mword_of_int (FR + 0x1a)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpp1a) in "Hpc".
      assert (Hsrl : sign_extend' 64
                       (shift_bits_right
                          (subrange_vec_dec (rget B3 Ra2) 31 0 : mword 32)
                          (mword_of_int 31 : mword 5))
                     = (mword_of_int (if Z_lt_dec n 0 then 1 else 0) : mword 64)).
      { rewrite (rget_ne B3 Ra2 ltac:(vm_compute; discriminate)) HB3a2.
        apply fr_srliw31. exact Hn. }
      iApply (wp_srliw_s_sconf (mword_of_int (FR + 0x1a)) Ra5 Ra2
                (mword_of_int 31 : mword 5)
                (mword_of_int (if Z_lt_dec n 0 then 1 else 0) : mword 64)
                B3 (K - 6)%nat b ltac:(vm_compute; discriminate) ltac:(rdok) Hsrl
                with "Hcg Hpc []").
      { iApply (fri_1a with "Htext"). }
      iIntros (CIDg1 Hsg1) "Hcg Hpc".
      set (B3g := <[Regidx Ra5 :=
                    regval_into_reg
                      (mword_of_int (if Z_lt_dec n 0 then 1 else 0) : mword 64)]> B3).
      assert (HB3ga5 : B3g !!! Regidx Ra5
                       = (mword_of_int (if Z_lt_dec n 0 then 1 else 0) : mword 64))
        by (rewrite /B3g; apply upd_eq).
      assert (HB3gs1 : B3g !!! Regidx Rs1 = fnode k)
        by (rewrite /B3g upd_ne; [exact HB3s1 | vm_compute; discriminate]).
      assert (HB3gs2 : B3g !!! Regidx Rs2 = m !!! Regidx Ra1)
        by (rewrite /B3g upd_ne; [exact HB3s2 | vm_compute; discriminate]).
      assert (HB3gs3 : B3g !!! Regidx Rs3 = (mword_of_int n : mword 64))
        by (rewrite /B3g upd_ne; [exact HB3s3 | vm_compute; discriminate]).
      assert (HB3ga0 : B3g !!! Regidx Ra0 = fnode k)
        by (rewrite /B3g upd_ne; [exact HB3a0 | vm_compute; discriminate]).
      assert (HB3ga1 : B3g !!! Regidx Ra1 = m !!! Regidx Ra1)
        by (rewrite /B3g upd_ne; [exact HB3a1 | vm_compute; discriminate]).
      assert (HB3ga2 : B3g !!! Regidx Ra2 = (mword_of_int n : mword 64))
        by (rewrite /B3g upd_ne; [exact HB3a2 | vm_compute; discriminate]).
      assert (HB3gsp : B3g !!! Regidx csp_rs1 = spr)
        by (rewrite /B3g upd_ne; [exact HB3sp | vm_compute; discriminate]).
      assert (HB3gthr : forall c : mword 5, is_cs_idx c = true ->
                c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                B3g !!! Regidx c = m !!! Regidx c).
      { intros c Hcs N2 N8 N9 N18 N19.
        rewrite /B3g upd_ne; [| regne]. exact (HB3thr c Hcs N2 N8 N9 N18 N19). }
      assert (Hpp1e : add_vec_int (mword_of_int (FR + 0x1a) : mword 64) 4
                      = mword_of_int (FR + 0x1e)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpp1e) in "Hpc".
      destruct (Z_lt_dec n 0) as [Hneg | Hnn].
      { (* ===========================================================
           n < 0 -- the guard FIRES.  Restore the two late spills and
           fall into the -1 block the [f->readable == 0] arm already
           reaches, which is what makes this arm four instructions.
           =========================================================== *)
        assert (Htgtb0 : add_vec (mword_of_int (FR + 0x1e) : mword 64)
                  (sign_extend' 64 (sign_extend' 13
                     (concat_vec (mword_of_int 73 : mword 8) ('b"0"))))
                  = mword_of_int (FR + 0xb0))
          by (apply bv_eq; vm_compute; reflexivity).
        iApply (wp_cbnez_taken_s_sconf (mword_of_int (FR + 0x1e))
                  (mword_of_int 73 : mword 8) (Cregidx (mword_of_int 7)) Ra5
                  B3g (K - 6)%nat b Hc7 ltac:(vm_compute; discriminate)
                  ltac:(rewrite (rget_ne B3g Ra5 ltac:(vm_compute; discriminate)) HB3ga5;
                        exact fr_neq1_true)
                  ltac:(rewrite Htgtb0; vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (fri_1e with "Htext"). }
        iApply bi.later_intro. iIntros (CIDg2 Hsg2) "Hcg Hpc".
        iEval (rewrite Htgtb0) in "Hpc".
        (* ---- +0xb0 / +0xb2 : ld s1,24(sp) ; ld s3,8(sp) ---- *)
        assert (Hg3 : add_vec (B3g !!! Regidx csp_rs1)
                        (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000")))
                      = pa_stk sp0 3) by (rewrite HB3gsp HsprS; apply fr_frm3).
        iEval (rewrite -Hg3) in "Hb3".
        iApply (wp_cldsp_s_sconf (mword_of_int (FR + 0xb0)) (mword_of_int 3 : mword 6) Rs1
                  B3g (K - 6)%nat (m !!! Regidx Rs1) b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc [] Hb3").
        { iApply (fri_b0 with "Htext"). }
        iIntros (CIDg3 Hsg3) "Hcg Hpc Hb3". iEval (rewrite Hg3) in "Hb3".
        set (G1 := <[Regidx Rs1 := regval_into_reg (m !!! Regidx Rs1 : mword 64)]> B3g).
        assert (Hppb2 : add_vec_int (mword_of_int (FR + 0xb0) : mword 64) 2
                        = mword_of_int (FR + 0xb2)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hppb2) in "Hpc".
        assert (Hg5 : add_vec (G1 !!! Regidx csp_rs1)
                        (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000")))
                      = pa_stk sp0 5).
        { rewrite (_ : G1 !!! Regidx csp_rs1 = (B3g !!! Regidx csp_rs1 : mword 64));
            [| rewrite /G1 upd_ne; [reflexivity | vm_compute; discriminate]].
          rewrite HB3gsp HsprS. apply fr_frm5. }
        iEval (rewrite -Hg5) in "Hb5".
        iApply (wp_cldsp_s_sconf (mword_of_int (FR + 0xb2)) (mword_of_int 1 : mword 6) Rs3
                  G1 (K - 6)%nat (m !!! Regidx Rs3) b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc [] Hb5").
        { iApply (fri_b2 with "Htext"). }
        iIntros (CIDg4 Hsg4) "Hcg Hpc Hb5". iEval (rewrite Hg5) in "Hb5".
        set (G2 := <[Regidx Rs3 := regval_into_reg (m !!! Regidx Rs3 : mword 64)]> G1).
        assert (Hppb4 : add_vec_int (mword_of_int (FR + 0xb2) : mword 64) 2
                        = mword_of_int (FR + 0xb4)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hppb4) in "Hpc".
        (* ---- +0xb4 c.li a5,-1 ---- *)
        iApply (wp_cli_s_sconf (mword_of_int (FR + 0xb4)) Ra5
                  (mword_of_int 63 : mword 6) (mword_of_int (-1) : mword 64)
                  G2 (K - 6)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok) fr_lim1
                  with "Hcg Hpc []").
        { iApply (fri_b4 with "Htext"). }
        iIntros (CIDg5 Hsg5) "Hcg Hpc".
        set (G3 := <[Regidx Ra5 := regval_into_reg (mword_of_int (-1) : mword 64)]> G2).
        assert (Hppb6 : add_vec_int (mword_of_int (FR + 0xb4) : mword 64) 2
                        = mword_of_int (FR + 0xb6)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hppb6) in "Hpc".
        (* ---- +0xb6 c.mv s2,a5 ---- *)
        iApply (wp_cmv_s_sconf (mword_of_int (FR + 0xb6)) Rs2 Ra5 G3 (K - 6)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (fri_b6 with "Htext"). }
        iIntros (CIDg6 Hsg6) "Hcg Hpc". iEval (rgne) in "Hcg".
        set (G4 := <[Regidx Rs2 := regval_into_reg (add_vec zero_reg (G3 !!! Regidx Ra5))]> G3).
        assert (HG4s2 : G4 !!! Regidx Rs2 = (mword_of_int (-1) : mword 64)).
        { rewrite /G4 upd_eq. unfold regval_into_reg.
          rewrite /G3 upd_eq. apply add_vec_zero_l. }
        assert (HG4sp : G4 !!! Regidx csp_rs1 = pa_stk sp0 6).
        { rewrite /G4 upd_ne; [| vm_compute; discriminate].
          rewrite /G3 upd_ne; [| vm_compute; discriminate].
          rewrite /G2 upd_ne; [| vm_compute; discriminate].
          rewrite /G1 upd_ne; [| vm_compute; discriminate].
          rewrite HB3gsp. exact HsprS. }
        (* the two restores are what make this hold at s1 and s3, which is
           the whole reason the arm exists at +0xb0 and not at +0xb4 *)
        assert (HG4thr : forall c : mword 5, is_cs_idx c = true -> c <> csp_rs1 ->
                  c <> Rs0 -> c <> Rs2 -> G4 !!! Regidx c = m !!! Regidx c).
        { intros c Hcs N2 N8 N18.
          rewrite /G4 upd_ne; [| regne]. rewrite /G3 upd_ne; [| regne].
          destruct (decide (c = Rs3)) as [-> | N19].
          { rewrite /G2 upd_eq. reflexivity. }
          rewrite /G2 upd_ne; [| regne].
          destruct (decide (c = Rs1)) as [-> | N9].
          { rewrite /G1 upd_eq. reflexivity. }
          rewrite /G1 upd_ne; [| regne].
          exact (HB3gthr c Hcs N2 N8 N9 N18 N19). }
        assert (Hppb8 : add_vec_int (mword_of_int (FR + 0xb6) : mword 64) 2
                        = mword_of_int (FR + 0xb8)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hppb8) in "Hpc".
        (* ---- +0xb8 c.j -> +0x5e, then the shared epilogue ---- *)
        assert (Htgt5eg : add_vec (mword_of_int (FR + 0xb8) : mword 64)
                  (sign_extend' 64 (sign_extend' 21
                     (concat_vec (mword_of_int 2003 : mword 11) ('b"0"))))
                  = mword_of_int (FR + 0x5e))
          by (apply bv_eq; vm_compute; reflexivity).
        iApply (wp_cj_s_sconf (mword_of_int (FR + 0xb8))
                  (sign_extend' 21 (concat_vec (mword_of_int 2003 : mword 11) ('b"0")))
                  G4 (K - 6)%nat b
                  ltac:(rewrite Htgt5eg; vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (fri_b8 with "Htext"). }
        iIntros (CIDg7 Hsg7). iApply bi.later_intro. iIntros "Hcg Hpc".
        iEval (rewrite Htgt5eg) in "Hpc".
        iApply (fr_epi (CID0 := CIDg7) m G4 K sp0 (m !!! Regidx Rra)
                  (m !!! Regidx Rs0) (m !!! Regidx Rs2) (mword_of_int (-1))
                  (m !!! Regidx Rs1) (m !!! Regidx Rs3) u6 pj b
                  (fr_K6 K HK) eq_refl eq_refl eq_refl eq_refl HG4sp HG4s2 HG4thr
                  with "Hcg Htext Hpc Hb1 Hb2 Hb3 Hb4 Hb5 Hb6").
        iIntros (CIDe Hse mf) "%Hcsr Hcg Hpc".
        destruct Hcsr as [Hcsf Hrv].
        iDestruct (cpu_own_transport CID CIDe 0%nat eb pj b ltac:(wp_next_chain)
                     with "Hcnt") as "Hcnt".
        iSpecialize ("Hcont" $! CIDe with "[]"); [iPureIntro; wp_next_chain|].
        assert (HVid : upd_usM (us_upt (upd_usV U (upd_ev (us_V U) (pv_ev (us_V U)))) (pv_upt (us_V U))) (us_M U) = U)
          by (rewrite upd_ev_id upd_usV_id us_upt_id; apply upd_usM_id).
        (* THE PAYLOAD COMES BACK UNDER A BASIC UPDATE: the console arm's
           [cons_acc] returns it through a bupd ([ConsoleInv.cons_acc]'s
           note), and the goal here is still the WP, so the update is free. *)
        iMod (fileread_extra_neg _ _ st n Fr Rd _ _ _ _ _ _ Hneg with "Hau HP") as "Hex".
        iApply ("Hcont" $! mf (mword_of_int (-1)) (pv_upt (us_V U)) 0%nat (fun _ => bv_0 8) (pv_ev (us_V U))
                  with "[%] [%] [%] [%] [%] [%] Hcg Hcnt [Hpc] [Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv]
                        [Hpriv] [Henv] [Hex]").
        { exact Hcsf. }
        { apply uptd_ext_sz_refl. }
        { apply Z.le_max_l. }
        { first [ right; reflexivity
                  | left; reflexivity
                  | destruct Htiepr as [[Hx _] | Hx]; [ right; exact Hx | left; exact Hx ]
                  | destruct Hrdret as [[Hx _] | [Hx _]];
                      [ right; exact Hx | left; exact Hx ]
                  | destruct (Z.le_gt_cases 0 r) as [H0 | H0];
                      [ left; rewrite (Htiecr H0); reflexivity
                      | right; f_equal; lia ] ]. }
        { exact Hrv. }
        (* permit sweep L1b: nothing lent on this arm *)
        { lia. }
        { iEval (rewrite /ret_tgt). iExact "Hpc". }
        { rewrite /file_ref /file_fields. iFrame "Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv". }
        { cbn [umem_wr]. rewrite HVid. iExact "Hpriv". }
        { by iApply fileread_env_out_of_env. }
        (* THE GUARD'S EXIT: nothing fs-visible happened, so the caller's one
           piece goes back exactly as it came in and the caller eliminates the
           returned conjunction to its own refund. *)
        { iSplitR; [iPureIntro; apply fileread_ret_m1 |]. iExact "Hex". } }
      (* [Z_lt_dec] leaves the negation; every use below wants the [<=]. *)
      assert (Hn0 : (0 <= n)%Z) by lia.
      (* ===========================================================
         0 <= n -- the guard does NOT fire, and [Hn0] is now a fact of
         the code rather than a premise.  Everything below is the proof
         as it stood before 31f115a.
         =========================================================== *)
      iApply (wp_cbnez_fall_s_sconf (mword_of_int (FR + 0x1e))
                (mword_of_int 73 : mword 8) (Cregidx (mword_of_int 7)) Ra5
                B3g (K - 6)%nat b Hc7 ltac:(vm_compute; discriminate)
                ltac:(rewrite (rget_ne B3g Ra5 ltac:(vm_compute; discriminate)) HB3ga5;
                      exact fr_neq0_false)
                with "Hcg Hpc []").
      { iApply (fri_1e with "Htext"). }
      iIntros (CIDg2 Hsg2) "Hcg Hpc".
      assert (Hpp20 : add_vec_int (mword_of_int (FR + 0x1e) : mword 64) 2
                      = mword_of_int (FR + 0x20)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpp20) in "Hpc".
      (* ---- +0x20 c.lw a5,0(a0) : the TYPE ---- *)
      assert (Hpty : add_vec (rget B3g Ra0) (sign_extend' 64 (mword_of_int 0 : mword 12))
                     = a_ftype k).
      { rewrite (rget_ne B3g Ra0 ltac:(vm_compute; discriminate)) HB3ga0.
        rewrite /a_ftype. apply addv_sext0. }
      iEval (rewrite -Hpty) in "Hcty".
      iApply (wp_clw_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x20)) Ra5 Ra0
                (mword_of_int 0 : mword 12) B3g (K - 6)%nat (fc_type Cf) b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] Hcty").
      { iApply (fri_20 with "Htext"). }
      iIntros (CID13 Hs13) "Hcg Hpc Hcty". iEval (rewrite Hpty) in "Hcty".
      set (B4 := <[Regidx Ra5 := regval_into_reg (sign_extend' 64 (fc_type Cf))]> B3g).
      assert (HB4a5 : B4 !!! Regidx Ra5 = sign_extend' 64 (fc_type Cf))
        by (rewrite /B4; apply upd_eq).
      assert (Hpp22 : add_vec_int (mword_of_int (FR + 0x20) : mword 64) 2
                      = mword_of_int (FR + 0x22)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpp22) in "Hpc".
      (* ---- +0x1c c.li a4,1 ; +0x1e beq a5,a4 -> FD_PIPE ---- *)
      iApply (wp_cli_s_sconf (mword_of_int (FR + 0x22)) Ra4
                (mword_of_int 1 : mword 6) (mword_of_int 1 : mword 64)
                B4 (K - 6)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok) fr_li1
                with "Hcg Hpc []").
      { iApply (fri_22 with "Htext"). }
      iIntros (CID14 Hs14) "Hcg Hpc".
      set (B5 := <[Regidx Ra4 := regval_into_reg (mword_of_int 1 : mword 64)]> B4).
      assert (HB5a5 : rget B5 Ra5 = sign_extend' 64 (fc_type Cf)).
      { rewrite (rget_ne B5 Ra5 ltac:(vm_compute; discriminate)).
        rewrite /B5 upd_ne; [exact HB4a5 | vm_compute; discriminate]. }
      assert (HB5a4 : rget B5 Ra4 = (mword_of_int 1 : mword 64)).
      { rewrite (rget_ne B5 Ra4 ltac:(vm_compute; discriminate)).
        rewrite /B5; apply upd_eq. }
      assert (Hpp24 : add_vec_int (mword_of_int (FR + 0x22) : mword 64) 2
                      = mword_of_int (FR + 0x24)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpp24) in "Hpc".
      assert (Hcmp1 : eq_vec (rget B5 Ra5) (rget B5 Ra4)
                      = eq_vec (fc_type Cf) (mword_of_int 1 : mword 32)).
      { rewrite HB5a5 HB5a4. apply fr_ty_eqz.
        change (2^31)%Z with 2147483648%Z. lia. }
      destruct (eq_vec (fc_type Cf) (mword_of_int 1 : mword 32)) eqn:Hp1.
      + (* ============================ FD_PIPE ====================
           The branch read [f->type] out of the reference's OWN content
           fraction, so [Hp1] is the Coq fact [fc_type Cf = FD_PIPE], and
           [FileInvDefs.file_core] -- a function of the content -- reduces to
           exactly piperead's premise pair. *)
        assert (Htyp : fc_type Cf = FD_PIPE)
          by (apply eq_vec_true_iff; exact Hp1).
        iDestruct "Hrpay" as (pn) "(%Hstp & Hpn & Hpl)".
        iEval (rewrite /file_core /file_core_noff Htyp bool_decide_eq_true_2;
               [| reflexivity]) in "Hpl".
        (* the entry's iref unit rides the pipe arm now ([file_core]); it is
           not piperead's business, so it stays here and goes back below. *)
        iDestruct "Hpl" as "[(#Hpipe & Hpref & Hiru) Hoh]".
        (* THE BYTE QUEUE'S PAYMENT (design/pipe.md, "The byte queue"): past
           the [f->readable] test the descriptor is the readable pipe arm of
           [fileread_in], whose payout is the caller's read chain over THIS
           pipe's queue -- the one the payload names, since [fdstate_ok] ties
           the state's [FdPipe] to [fp_pipe pn]. *)
        iDestruct (fileread_in_of_pipe (fp_inum pn) (fp_ooff pn) (fp_om pn) (fp_pipe pn) Cf st
                     n Fr Rd Rin Rp Rpe P Hstp Htyp Hrdnz with "Hau HP")
          as "[HP Hpay]".
        (* ...AND THE END IS THE READ END (lane PIPE-RO, design app-pipe.md
           SS4.3w's purchase 5).  [file_core]'s pipe arm hands out the
           reference at [fc_wbool Cf] -- the file's OWN [f->writable] cell --
           and [SpecPiperead] is entered at the READ end.  The two meet
           because a pipe file's two ends are COMPLEMENTARY
           ([FileInvDefs.fdpipe_ends], the conjunct on [fdstate_ok]'s pipe
           arm that pipealloc's two stores pay): past [f->readable <> 0] the
           row is [FdOpen true false (FdPipe _)] and the write cell is zero.
           This is the fact lane PQ-FLAG measured as missing -- "nobody
           publishes that a pipe file's two ends are complementary" -- and it
           is what lets piperead publish [ps_ro s = true] to the byte
           queue's read link and read-side observation. *)
        assert (Hrdnz0 : fc_readable Cf <> ((mword_of_int 0) : mword 8)).
        { intro Hz. rewrite Hz in Hrdnz. vm_compute in Hrdnz. discriminate. }
        assert (Hrdend : fc_wbool Cf = false).
        { destruct (fdstate_ok_pipe_rd (fp_inum pn) (fp_ooff pn) (fp_om pn)
                      (fp_pipe pn) Cf st Hstp Htyp Hrdnz0) as [_ Hw0].
          exact (fc_wbool_zero Cf Hw0). }
        assert (Htgt6a : add_vec (mword_of_int (FR + 0x24) : mword 64)
                  (sign_extend' 64 (mword_of_int 70 : mword 13))
                  = mword_of_int (FR + 0x6a))
          by (apply bv_eq; vm_compute; reflexivity).
        iApply (wp_beq_taken_s_sconf (mword_of_int (FR + 0x24))
                  (mword_of_int 70 : mword 13) Ra4 Ra5 B5 (K - 6)%nat b
                  ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                  ltac:(rewrite Hcmp1; first [exact Hp1 | reflexivity])
                  ltac:(rewrite Htgt6a; vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (fri_24 with "Htext"). }
        iApply bi.later_intro. iIntros (CID15 Hs15) "Hcg Hpc".
        iEval (rewrite Htgt6a) in "Hpc".
        assert (HB5a0 : B5 !!! Regidx Ra0 = fnode k).
        { rewrite /B5 upd_ne; [| vm_compute; discriminate].
          rewrite /B4 upd_ne; [exact HB3ga0 | vm_compute; discriminate]. }
        assert (HB5a2 : B5 !!! Regidx Ra2 = (mword_of_int n : mword 64)).
        { rewrite /B5 upd_ne; [| vm_compute; discriminate].
          rewrite /B4 upd_ne; [exact HB3ga2 | vm_compute; discriminate]. }
        assert (HB5sp : B5 !!! Regidx csp_rs1 = spr).
        { rewrite /B5 upd_ne; [| vm_compute; discriminate].
          rewrite /B4 upd_ne; [exact HB3gsp | vm_compute; discriminate]. }
        assert (HB5thr : forall c : mword 5, is_cs_idx c = true ->
                  c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                  B5 !!! Regidx c = m !!! Regidx c).
        { intros c Hcs N2 N8 N9 N18 N19.
          rewrite /B5 upd_ne; [| regne].
          rewrite /B4 upd_ne; [| regne].
          exact (HB3gthr c Hcs N2 N8 N9 N18 N19). }
        (* ---- +0x64 c.ld a0,16(a0) : a0 := f->pipe ---- *)
        assert (Hpp : add_vec (rget B5 Ra0) (sign_extend' 64 (mword_of_int 16 : mword 12))
                      = a_fpipe k).
        { rewrite (rget_ne B5 Ra0 ltac:(vm_compute; discriminate)) HB5a0. reflexivity. }
        iEval (rewrite -Hpp) in "Hcpp".
        iApply (wp_cld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x6a)) Ra0 Ra0
                  (mword_of_int 16 : mword 12) B5 (K - 6)%nat (fc_pipe Cf) b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc [] Hcpp").
        { iApply (fri_6a with "Htext"). }
        iIntros (CID16 Hs16) "Hcg Hpc Hcpp". iEval (rewrite Hpp) in "Hcpp".
        set (Q1 := <[Regidx Ra0 := regval_into_reg (fc_pipe Cf)]> B5).
        assert (Hpp6c : add_vec_int (mword_of_int (FR + 0x6a) : mword 64) 2
                        = mword_of_int (FR + 0x6c)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpp6c) in "Hpc".
        (* ---- +0x66 jal ra,piperead ---- *)
        iApply (wp_jal_s_sconf (mword_of_int (FR + 0x6c)) Rra
                  (mword_of_int 994 : mword 21) Q1 (K - 6)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
        { iApply (fri_6c with "Htext"). }
        iIntros (CID17 Hs17) "Hcg Hpc".
        set (Q2 := <[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (FR + 0x6c) : mword 64) 4)]> Q1).
        assert (Htgtpr : add_vec (mword_of_int (FR + 0x6c) : mword 64)
                  (sign_extend' 64 (mword_of_int 994 : mword 21))
                  = mword_of_int KernelSyms.piperead)
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Htgtpr) in "Hpc".
        assert (HQ2a0 : Q2 !!! Regidx Ra0 = fc_pipe Cf).
        { rewrite /Q2 upd_ne; [| vm_compute; discriminate].
          rewrite /Q1; apply upd_eq. }
        assert (HQ2a2 : Q2 !!! Regidx Ra2 = (mword_of_int n : mword 64)).
        { rewrite /Q2 upd_ne; [| vm_compute; discriminate].
          rewrite /Q1 upd_ne; [exact HB5a2 | vm_compute; discriminate]. }
        assert (HQ2ra : Q2 !!! Regidx Rra
                        = add_vec_int (mword_of_int (FR + 0x6c) : mword 64) 4)
          by (rewrite /Q2; apply upd_eq).
        assert (HQ2sp : Q2 !!! Regidx csp_rs1 = spr).
        { rewrite /Q2 upd_ne; [| vm_compute; discriminate].
          rewrite /Q1 upd_ne; [exact HB5sp | vm_compute; discriminate]. }
        assert (HQ2thr : forall c : mword 5, is_cs_idx c = true ->
                  c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                  Q2 !!! Regidx c = m !!! Regidx c).
        { intros c Hcs N2 N8 N9 N18 N19.
          rewrite /Q2 upd_ne; [| regne].
          rewrite /Q1 upd_ne; [| regne].
          exact (HB5thr c Hcs N2 N8 N9 N18 N19). }
        iDestruct (cpu_own_transport CID CID17 0%nat eb pj b ltac:(wp_next_chain)
                     with "Hcnt") as "Hcnt".
        iApply (Piperead.wp_piperead_sconf fsc_kalloc γf γs j γlp (fp_lock pn) (fp_pipe pn)
                  (fc_wbool Cf) q Q2 (K - 6)%nat eb pidv U n b
                  _ Rp Rpe Hj Hgs Hlens HQ2a2 (fr_n_range n Hn) (fr_av_pipe K HK) Heb Hrdend
                  with "Hcg Hcnt Htext Hpc [] Hpref Hpay Hpriv Hkenv Hprocs").
        all: try lkbelow.
        { iEval (rewrite HQ2a0). iExact "Hpipe". }
        (* the pipe's copyout writes user memory, so piperead's post binds a
           fresh image ([SpecPiperead], mirroring [SpecPipewrite]). *)
        iIntros (CIDpr Hspr mf P' dpr bspr kpr)
          "%Hcspr %Hupt %Hdpr %Hretpr %Htiepr %Hkpr Hcg Hcnt Hpc Hpref Hrpost Hpriv".
        (* THE ARM'S WINDOW IS THE DISPATCHER'S: piperead copies to its own
           a1, which is fileread's [addr] carried in s2.  Bringing the two
           to the same term here is the whole of the arm's contribution. *)
        assert (HQ2a1 : Q2 !!! Regidx Ra1 = m !!! Regidx Ra1).
        { rewrite /Q2 upd_ne; [| regne]. rewrite /Q1 upd_ne; [| regne].
          rewrite /B5 upd_ne; [| regne]. rewrite /B4 upd_ne; [| regne].
          rewrite /B3g upd_ne; [| regne]. rewrite /B3 upd_ne; [| regne].
          rewrite /B2 upd_ne; [| regne]. rewrite /B1 upd_ne; [| regne].
          rewrite /R3 upd_ne; [| regne]. rewrite /R2 upd_ne; [| regne].
          rewrite /R1 upd_ne; [| regne]. reflexivity. }
        iEval (rewrite HQ2a1) in "Hpriv".
        (* piperead's window IS the dispatcher's run at [addr], so the
           post reads back at the resume image ([pipe_rpost_img_of], whose
           step is [UserPtTree.umem_wr_lookup_in]). *)
        iDestruct (pipe_rpost_img_of _ _ _ _ _ _ _ dpr bspr _ (us_M U)
                     with "Hrpost") as "Hrpost".
        set (Mpr := umem_wr (us_M U) (m !!! Regidx Ra1) dpr bspr).
        assert (Hpc6a : ret_pc (Q2 !!! Regidx Rra) = mword_of_int (FR + 0x70)).
        { rewrite HQ2ra. apply bv_eq; vm_compute; reflexivity. }
        iEval (rewrite Hpc6a) in "Hpc".
        pose proof Hcspr as Hcspr_cs.
        assert (Hmfsp : mf !!! Regidx csp_rs1 = pa_stk sp0 6).
        { rewrite (callee_saved_lookup Hcspr_cs csp_rs1 ltac:(vm_compute; reflexivity)).
          rewrite HQ2sp. exact HsprS. }
        assert (Hmfthr : forall c : mword 5, is_cs_idx c = true ->
                  c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                  mf !!! Regidx c = m !!! Regidx c).
        { intros c Hcs N2 N8 N9 N18 N19.
          rewrite (callee_saved_lookup Hcspr_cs c Hcs).
          exact (HQ2thr c Hcs N2 N8 N9 N18 N19). }
        (* ---- +0x6a c.mv s2,a0 ---- *)
        iApply (wp_cmv_s_sconf (mword_of_int (FR + 0x70)) Rs2 Ra0 mf (K - 6)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (fri_70 with "Htext"). }
        iIntros (CID18 Hs18) "Hcg Hpc". iEval (rgne) in "Hcg".
        set (M1 := <[Regidx Rs2 := regval_into_reg (add_vec zero_reg (mf !!! Regidx Ra0))]> mf).
        assert (HM1s2 : M1 !!! Regidx Rs2 = mf !!! Regidx Ra0).
        { rewrite /M1 upd_eq. unfold regval_into_reg. apply add_vec_zero_l. }
        assert (HM1sp : M1 !!! Regidx csp_rs1 = pa_stk sp0 6)
          by (rewrite /M1 upd_ne; [exact Hmfsp | vm_compute; discriminate]).
        assert (HM1thr : forall c : mword 5, is_cs_idx c = true ->
                  c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                  M1 !!! Regidx c = m !!! Regidx c).
        { intros c Hcs N2 N8 N9 N18 N19.
          rewrite /M1 upd_ne; [| regne].
          exact (Hmfthr c Hcs N2 N8 N9 N18 N19). }
        assert (Hpp72 : add_vec_int (mword_of_int (FR + 0x70) : mword 64) 2
                        = mword_of_int (FR + 0x72)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpp72) in "Hpc".
        (* ---- +0x6c / +0x6e: restore s1 and s3 ---- *)
        iApply (fr_rest2 (CID0 := CID18) M1 (K - 6)%nat sp0
                  (m !!! Regidx Rs1) (m !!! Regidx Rs3)
                  (FR + 0x72) (FR + 0x74) (FR + 0x76) pj b HM1sp
                  ltac:(apply bv_eq; vm_compute; reflexivity)
                  ltac:(apply bv_eq; vm_compute; reflexivity)
                  with "Hcg Hpc [] [] Hb3 Hb5").
        { iApply (fri_72 with "Htext"). }
        { iApply (fri_74 with "Htext"). }
        iIntros (CID19 Hs19 Mr) "%Hmr Hcg Hpc Hb3 Hb5".
        destruct Hmr as (Hmrsp & Hmrs1 & Hmrs3 & Hmrthr).
        (* ---- +0x70 c.j -> +0x58 ---- *)
        assert (Htgt58p : add_vec (mword_of_int (FR + 0x76) : mword 64)
                  (sign_extend' 64 (sign_extend' 21
                     (concat_vec (mword_of_int 2036 : mword 11) ('b"0"))))
                  = mword_of_int (FR + 0x5e))
          by (apply bv_eq; vm_compute; reflexivity).
        iApply (wp_cj_s_sconf (mword_of_int (FR + 0x76))
                  (sign_extend' 21 (concat_vec (mword_of_int 2036 : mword 11) ('b"0")))
                  Mr (K - 6)%nat b
                  ltac:(rewrite Htgt58p; vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (fri_76 with "Htext"). }
        iIntros (CID20 Hs20). iApply bi.later_intro. iIntros "Hcg Hpc".
        iEval (rewrite Htgt58p) in "Hpc".
        assert (HMrs2 : Mr !!! Regidx Rs2 = mf !!! Regidx Ra0).
        { rewrite (Hmrthr Rs2 ltac:(vm_compute; reflexivity)
                    ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)).
          exact HM1s2. }
        assert (HMrthr : forall c : mword 5, is_cs_idx c = true -> c <> csp_rs1 ->
                  c <> Rs0 -> c <> Rs2 -> Mr !!! Regidx c = m !!! Regidx c).
        { intros c Hcs N2 N8 N18.
          destruct (decide (c = Rs1)) as [->|N9]; [exact Hmrs1|].
          destruct (decide (c = Rs3)) as [->|N19]; [exact Hmrs3|].
          rewrite (Hmrthr c Hcs N9 N19). exact (HM1thr c Hcs N2 N8 N9 N18 N19). }
        iApply (fr_epi (CID0 := CID20) m Mr K sp0 (m !!! Regidx Rra)
                  (m !!! Regidx Rs0) (m !!! Regidx Rs2) (mf !!! Regidx Ra0)
                  (m !!! Regidx Rs1) (m !!! Regidx Rs3) u6 pj b
                  (fr_K6 K HK) eq_refl eq_refl eq_refl eq_refl Hmrsp HMrs2 HMrthr
                  with "Hcg Htext Hpc Hb1 Hb2 Hb3 Hb4 Hb5 Hb6").
        iIntros (CIDe Hse mfin) "%Hcsr Hcg Hpc".
        destruct Hcsr as [Hcsf Hrv].
        iDestruct (cpu_own_transport CIDpr CIDe 0%nat eb pj b ltac:(wp_next_chain)
                     with "Hcnt") as "Hcnt".
        iSpecialize ("Hcont" $! CIDe with "[]"); [iPureIntro; wp_next_chain|].
        iApply ("Hcont" $! mfin (mf !!! Regidx Ra0) P' dpr bspr kpr
                  with "[%] [%] [%] [%] [%] [%] Hcg Hcnt [Hpc]
                        [Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hpn Hpref Hiru Hoh Hrlv]
                        Hpriv [Henv] [HP Hrpost]").
        { exact Hcsf. }
        { exact Hupt. }
        { exact Hdpr. }
        { first [ right; reflexivity
                  | left; reflexivity
                  | destruct Htiepr as [[Hx _] | Hx]; [ right; exact Hx | left; exact Hx ]
                  | destruct Hrdret as [[Hx _] | [Hx _]];
                      [ right; exact Hx | left; exact Hx ]
                  | destruct (Z.le_gt_cases 0 r) as [H0 | H0];
                      [ left; rewrite (Htiecr H0); reflexivity
                      | right; f_equal; lia ] ]. }
        { exact Hrv. }
        { exact Hkpr. }
        { iEval (rewrite /ret_tgt). iExact "Hpc". }
        { rewrite /file_ref /file_fields /file_pay_st.
          iFrame "Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrlv".
          iExists pn. iSplitR; [iPureIntro; exact Hstp|]. iFrame "Hpn".
          rewrite /file_core /file_core_noff Htyp bool_decide_eq_true_2;
            [| reflexivity].
          iFrame "Hpipe Hpref Hiru Hoh". }
        { by iApply fileread_env_out_of_env. }
        { iSplitR; [iPureIntro; exact Hretpr |].
          iApply (fileread_extra_of_pipe _ _ (fp_inum pn) (fp_ooff pn) (fp_om pn) (fp_pipe pn)
                    Cf st n Fr Rd _ _ _ _ _ _ _ Hstp Htyp Hrdnz with "HP Hrpost"). }
      + (* ---- +0x22 c.li a4,3 ; +0x24 beq a5,a4 -> FD_DEVICE ---- *)
        iApply (wp_beq_fall_s_sconf (mword_of_int (FR + 0x24))
                  (mword_of_int 70 : mword 13) Ra4 Ra5 B5 (K - 6)%nat b
                  ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                  ltac:(rewrite Hcmp1; first [exact Hp1 | reflexivity])
                  with "Hcg Hpc []").
        { iApply (fri_24 with "Htext"). }
        iIntros (CID15 Hs15) "Hcg Hpc".
        assert (Hpp28 : add_vec_int (mword_of_int (FR + 0x24) : mword 64) 4
                        = mword_of_int (FR + 0x28)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpp28) in "Hpc".
        iApply (wp_cli_s_sconf (mword_of_int (FR + 0x28)) Ra4
                  (mword_of_int 3 : mword 6) (mword_of_int 3 : mword 64)
                  B5 (K - 6)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok) fr_li3
                  with "Hcg Hpc []").
        { iApply (fri_28 with "Htext"). }
        iIntros (CID16 Hs16) "Hcg Hpc".
        set (B6 := <[Regidx Ra4 := regval_into_reg (mword_of_int 3 : mword 64)]> B5).
        assert (HB6a5 : rget B6 Ra5 = sign_extend' 64 (fc_type Cf)).
        { rewrite (rget_ne B6 Ra5 ltac:(vm_compute; discriminate)).
          rewrite /B6 upd_ne; [| vm_compute; discriminate].
          rewrite /B5 upd_ne; [exact HB4a5 | vm_compute; discriminate]. }
        assert (HB6a4 : rget B6 Ra4 = (mword_of_int 3 : mword 64)).
        { rewrite (rget_ne B6 Ra4 ltac:(vm_compute; discriminate)).
          rewrite /B6; apply upd_eq. }
        assert (Hcmp3 : eq_vec (rget B6 Ra5) (rget B6 Ra4)
                        = eq_vec (fc_type Cf) (mword_of_int 3 : mword 32)).
        { rewrite HB6a5 HB6a4. apply fr_ty_eqz.
          change (2^31)%Z with 2147483648%Z. lia. }
        assert (Hpp2a : add_vec_int (mword_of_int (FR + 0x28) : mword 64) 2
                        = mword_of_int (FR + 0x2a)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpp2a) in "Hpc".
        destruct (eq_vec (fc_type Cf) (mword_of_int 3 : mword 32)) eqn:Hp3.
        * (* ========================== FD_DEVICE ===================
             [f->major] is a SIGNED halfword load; the [slli 48; srli 48]
             pair that follows is gcc's zero extension of it, so the value
             the [bltu] tests is [bv_unsigned (fc_major Cf)] = [dev_major Cf],
             which is exactly what the environment's guard is about. *)
          assert (Htyd : fc_type Cf = FD_DEVICE)
            by (apply eq_vec_true_iff; exact Hp3).
          iDestruct (fr_env_dev γf fn st Cf inumx _ _ _ Hok Htyd with "Henv") as "Henv".
          pose proof (fr_major_range (fc_major Cf : mword 16)) as Hmjr.
          assert (HB6a0 : B6 !!! Regidx Ra0 = fnode k).
          { rewrite /B6 upd_ne; [| vm_compute; discriminate].
            rewrite /B5 upd_ne; [| vm_compute; discriminate].
            rewrite /B4 upd_ne; [exact HB3ga0 | vm_compute; discriminate]. }
          assert (HB6a2 : B6 !!! Regidx Ra2 = (mword_of_int n : mword 64)).
          { rewrite /B6 upd_ne; [| vm_compute; discriminate].
            rewrite /B5 upd_ne; [| vm_compute; discriminate].
            rewrite /B4 upd_ne; [exact HB3ga2 | vm_compute; discriminate]. }
          assert (HB6sp : B6 !!! Regidx csp_rs1 = spr).
          { rewrite /B6 upd_ne; [| vm_compute; discriminate].
            rewrite /B5 upd_ne; [| vm_compute; discriminate].
            rewrite /B4 upd_ne; [exact HB3gsp | vm_compute; discriminate]. }
          assert (HB6thr : forall c : mword 5, is_cs_idx c = true ->
                    c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                    B6 !!! Regidx c = m !!! Regidx c).
          { intros c Hcs N2 N8 N9 N18 N19.
            rewrite /B6 upd_ne; [| regne].
            rewrite /B5 upd_ne; [| regne].
            rewrite /B4 upd_ne; [| regne].
            exact (HB3gthr c Hcs N2 N8 N9 N18 N19). }
          assert (Htgt78 : add_vec (mword_of_int (FR + 0x2a) : mword 64)
                    (sign_extend' 64 (mword_of_int 78 : mword 13))
                    = mword_of_int (FR + 0x78))
            by (apply bv_eq; vm_compute; reflexivity).
          iApply (wp_beq_taken_s_sconf (mword_of_int (FR + 0x2a))
                    (mword_of_int 78 : mword 13) Ra4 Ra5 B6 (K - 6)%nat b
                    ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                    ltac:(rewrite Hcmp3; first [exact Hp3 | reflexivity])
                    ltac:(rewrite Htgt78; vm_compute; reflexivity)
                    with "Hcg Hpc []").
          { iApply (fri_2a with "Htext"). }
          iApply bi.later_intro. iIntros (CID45 Hs45) "Hcg Hpc".
          iEval (rewrite Htgt78) in "Hpc".
          (* ---- +0x72 lh a5,36(a0) : f->major, SIGN-extended ---- *)
          assert (Hpmj : add_vec (rget B6 Ra0) (sign_extend' 64 (mword_of_int 36 : mword 12))
                         = a_fmajor k).
          { rewrite (rget_ne B6 Ra0 ltac:(vm_compute; discriminate)) HB6a0. reflexivity. }
          iEval (rewrite -Hpmj) in "Hcmaj".
          iApply (wp_lh_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x78)) Ra5 Ra0
                    (mword_of_int 36 : mword 12) B6 (K - 6)%nat (fc_major Cf : mword 16) b
                    ltac:(vm_compute; discriminate) ltac:(rdok)
                    with "Hcg Hpc [] Hcmaj").
          { iApply (fri_78 with "Htext"). }
          iIntros (CID46 Hs46) "Hcg Hpc Hcmaj". iEval (rewrite Hpmj) in "Hcmaj".
          set (D1 := <[Regidx Ra5 := regval_into_reg
                        (sign_extend' 64 (fc_major Cf : mword 16))]> B6).
          assert (HD1a5 : D1 !!! Regidx Ra5 = sign_extend' 64 (fc_major Cf : mword 16))
            by (rewrite /D1; apply upd_eq).
          assert (Hpp7c : add_vec_int (mword_of_int (FR + 0x78) : mword 64) 4
                          = mword_of_int (FR + 0x7c)) by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpp7c) in "Hpc".
          (* ---- +0x76 slli a3,a5,48 ---- *)
          assert (Hsl48 : shift_bits_left (rget D1 Ra5)
                            (subrange_vec_dec (mword_of_int 48 : mword 6) (Z.sub log2_xlen 1) 0)
                          = shift_bits_left (sign_extend' 64 (fc_major Cf : mword 16) : mword 64)
                            (subrange_vec_dec (mword_of_int 48 : mword 6) (Z.sub log2_xlen 1) 0)).
          { rewrite (rget_ne D1 Ra5 ltac:(vm_compute; discriminate)) HD1a5. reflexivity. }
          iApply (wp_slli_s_sconf (mword_of_int (FR + 0x7c)) Ra3 Ra5
                    (mword_of_int 48 : mword 6)
                    (shift_bits_left (sign_extend' 64 (fc_major Cf : mword 16) : mword 64)
                       (subrange_vec_dec (mword_of_int 48 : mword 6) (Z.sub log2_xlen 1) 0))
                    D1 (K - 6)%nat b
                    ltac:(vm_compute; discriminate) ltac:(rdok) Hsl48
                    with "Hcg Hpc []").
          { iApply (fri_7c with "Htext"). }
          iIntros (CID47 Hs47) "Hcg Hpc".
          set (D2 := <[Regidx Ra3 := regval_into_reg
                        (shift_bits_left (sign_extend' 64 (fc_major Cf : mword 16) : mword 64)
                           (subrange_vec_dec (mword_of_int 48 : mword 6)
                              (Z.sub log2_xlen 1) 0))]> D1).
          assert (Hpp80 : add_vec_int (mword_of_int (FR + 0x7c) : mword 64) 4
                          = mword_of_int (FR + 0x80)) by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpp80) in "Hpc".
          (* ---- +0x7a c.srli a3,a3,48 : the zero extension ---- *)
          assert (Hc5 : creg2reg_idx (Cregidx (mword_of_int 5)) = Regidx Ra3)
            by (vm_compute; reflexivity).
          iApply (wp_csrli_s_sconf (mword_of_int (FR + 0x80)) (Cregidx (mword_of_int 5))
                    Ra3 (mword_of_int 48 : mword 6) D2 (K - 6)%nat b
                    Hc5 ltac:(vm_compute; discriminate) ltac:(rdok)
                    with "Hcg Hpc []").
          { iEval (rewrite -Hc5). iApply (fri_80 with "Htext"). }
          iIntros (CID48 Hs48) "Hcg Hpc".
          set (D3 := <[Regidx Ra3 := regval_into_reg
                        (shift_bits_right (rget D2 Ra3)
                           (subrange_vec_dec (mword_of_int 48 : mword 6)
                              (Z.sub log2_xlen 1) 0))]> D2).
          assert (HD3a3 : D3 !!! Regidx Ra3
                          = (mword_of_int (bv_unsigned (fc_major Cf)) : mword 64)).
          { rewrite /D3 upd_eq. unfold regval_into_reg. rgne.
            rewrite /D2 upd_eq. unfold regval_into_reg.
            apply fr_zext16. }
          assert (HD3a5 : D3 !!! Regidx Ra5 = sign_extend' 64 (fc_major Cf : mword 16)).
          { rewrite /D3 upd_ne; [| vm_compute; discriminate].
            rewrite /D2 upd_ne; [exact HD1a5 | vm_compute; discriminate]. }
          assert (Hpp82 : add_vec_int (mword_of_int (FR + 0x80) : mword 64) 2
                          = mword_of_int (FR + 0x82)) by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpp82) in "Hpc".
          (* ---- +0x7c c.li a4,9 ---- *)
          iApply (wp_cli_s_sconf (mword_of_int (FR + 0x82)) Ra4
                    (mword_of_int 9 : mword 6) (mword_of_int 9 : mword 64)
                    D3 (K - 6)%nat b
                    ltac:(vm_compute; discriminate) ltac:(rdok) fr_li9
                    with "Hcg Hpc []").
          { iApply (fri_82 with "Htext"). }
          iIntros (CID49 Hs49) "Hcg Hpc".
          set (D4 := <[Regidx Ra4 := regval_into_reg (mword_of_int 9 : mword 64)]> D3).
          assert (HD4a4 : rget D4 Ra4 = (mword_of_int 9 : mword 64)).
          { rewrite (rget_ne D4 Ra4 ltac:(vm_compute; discriminate)).
            rewrite /D4; apply upd_eq. }
          assert (HD4a3 : rget D4 Ra3
                          = (mword_of_int (bv_unsigned (fc_major Cf)) : mword 64)).
          { rewrite (rget_ne D4 Ra3 ltac:(vm_compute; discriminate)).
            rewrite /D4 upd_ne; [exact HD3a3 | vm_compute; discriminate]. }
          assert (HD4a5 : D4 !!! Regidx Ra5 = sign_extend' 64 (fc_major Cf : mword 16)).
          { rewrite /D4 upd_ne; [exact HD3a5 | vm_compute; discriminate]. }
          assert (HD4a0 : D4 !!! Regidx Ra0 = fnode k).
          { rewrite /D4 upd_ne; [| vm_compute; discriminate].
            rewrite /D3 upd_ne; [| vm_compute; discriminate].
            rewrite /D2 upd_ne; [| vm_compute; discriminate].
            rewrite /D1 upd_ne; [exact HB6a0 | vm_compute; discriminate]. }
          assert (HD4a2 : D4 !!! Regidx Ra2 = (mword_of_int n : mword 64)).
          { rewrite /D4 upd_ne; [| vm_compute; discriminate].
            rewrite /D3 upd_ne; [| vm_compute; discriminate].
            rewrite /D2 upd_ne; [| vm_compute; discriminate].
            rewrite /D1 upd_ne; [exact HB6a2 | vm_compute; discriminate]. }
          assert (HD4sp : D4 !!! Regidx csp_rs1 = spr).
          { rewrite /D4 upd_ne; [| vm_compute; discriminate].
            rewrite /D3 upd_ne; [| vm_compute; discriminate].
            rewrite /D2 upd_ne; [| vm_compute; discriminate].
            rewrite /D1 upd_ne; [exact HB6sp | vm_compute; discriminate]. }
          assert (HD4thr : forall c : mword 5, is_cs_idx c = true ->
                    c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                    D4 !!! Regidx c = m !!! Regidx c).
          { intros c Hcs N2 N8 N9 N18 N19.
            rewrite /D4 upd_ne; [| regne].
            rewrite /D3 upd_ne; [| regne].
            rewrite /D2 upd_ne; [| regne].
            rewrite /D1 upd_ne; [| regne].
            exact (HB6thr c Hcs N2 N8 N9 N18 N19). }
          assert (Hpp84 : add_vec_int (mword_of_int (FR + 0x82) : mword 64) 2
                          = mword_of_int (FR + 0x84)) by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpp84) in "Hpc".
          destruct (decide (dev_major Cf <= NDEV_max)%Z) as [Hin | Hout].
          ++ (* --------- the major is IN RANGE: the table is indexed ------- *)
             unfold dev_major, NDEV_max in Hin.
             assert (Hmj0 : (0 <= bv_unsigned (fc_major Cf))%Z) by exact (proj1 Hmjr).
             assert (Hmj16 : (bv_unsigned (fc_major Cf) < 16)%Z)
               by exact (Z.le_lt_trans (bv_unsigned (fc_major Cf)) 9 16 Hin
                           ltac:(reflexivity)).
             assert (Hmj15 : (bv_unsigned (fc_major Cf) < 2 ^ 15)%Z).
             { change (2 ^ 15)%Z with 32768%Z.
               exact (Z.le_lt_trans (bv_unsigned (fc_major Cf)) 9 32768 Hin
                        ltac:(reflexivity)). }
             iDestruct (fr_dev_in fn Cf Hin with "Henv")
               as "(%Hrp & Hslot & #Hconslk)".
             (* the caps are a PAIR since lane CONS-IO's milestone B: the
                cons lock, and the console port's own invariant, which is
                what consoleread opens to fire the boundary's input link at
                its final release. *)
             iPoseProof (fileread_dev_caps_lock with "Hconslk") as "#Hclk".
             iPoseProof (fileread_dev_caps_uart with "Hconslk") as "#Huinv".
             (* ...and the ring's era, which reads consoleread's marked
                receipt at [S gen_id] (lane seccomp S2k, the follow-up) *)
             iDestruct (fileread_dev_caps_era with "Hconslk") as %Hconsera.
             iApply (wp_bltu_fall_s_sconf (mword_of_int (FR + 0x84))
                       (mword_of_int 54 : mword 13) Ra3 Ra4 D4 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                       ltac:(rewrite HD4a4 HD4a3;
                             exact (fr_bltu9_false _ Hmj0 Hin))
                       with "Hcg Hpc []").
             { iApply (fri_84 with "Htext"). }
             iIntros (CID50 Hs50) "Hcg Hpc".
             assert (Hpp88 : add_vec_int (mword_of_int (FR + 0x84) : mword 64) 4
                             = mword_of_int (FR + 0x88)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp88) in "Hpc".
             (* ---- +0x82 c.slli a5,a5,4 : major * 16 ---- *)
             iApply (wp_cslli_s_sconf (mword_of_int (FR + 0x88)) (Regidx Ra5) Ra5
                       (mword_of_int 4 : mword 6) D4 (K - 6)%nat b
                       eq_refl ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc []").
             { iApply (fri_88 with "Htext"). }
             iIntros (CID51 Hs51) "Hcg Hpc".
             set (D5 := <[Regidx Ra5 := regval_into_reg
                           (shift_bits_left (rget D4 Ra5)
                              (subrange_vec_dec (mword_of_int 4 : mword 6)
                                 (Z.sub log2_xlen 1) 0))]> D4).
             assert (HD5a5 : D5 !!! Regidx Ra5
                             = (mword_of_int (16 * bv_unsigned (fc_major Cf)) : mword 64)).
             { rewrite /D5 upd_eq. unfold regval_into_reg. rgne.
               rewrite HD4a5.
               rewrite (fr_sext16_small (fc_major Cf : mword 16) Hmj15).
               exact (fr_slli4_moi _ Hmj0 Hmj16). }
             assert (Hpp8a : add_vec_int (mword_of_int (FR + 0x88) : mword 64) 2
                             = mword_of_int (FR + 0x8a)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp8a) in "Hpc".
             (* ---- +0x84 / +0x88: a4 := &devsw ---- *)
             iApply (wp_auipc_s_sconf (mword_of_int (FR + 0x8a)) Ra4
                       (mword_of_int 30 : mword 20) D5 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc []").
             { iApply (fri_8a with "Htext"). }
             iIntros (CID52 Hs52) "Hcg Hpc".
             set (D6 := <[Regidx Ra4 := regval_into_reg
                           (add_vec (mword_of_int (FR + 0x8a) : mword 64)
                              (auipc_off (mword_of_int 30 : mword 20)))]> D5).
             assert (Hpp8e : add_vec_int (mword_of_int (FR + 0x8a) : mword 64) 4
                             = mword_of_int (FR + 0x8e)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp8e) in "Hpc".
             iApply (wp_addi4_s_sconf (mword_of_int (FR + 0x8e)) Ra4 Ra4
                       (mword_of_int 708 : mword 12) D6 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc []").
             { iApply (fri_8e with "Htext"). }
             iIntros (CID53 Hs53) "Hcg Hpc". iEval (rgne) in "Hcg".
             set (D7 := <[Regidx Ra4 := regval_into_reg
                           (add_vec (D6 !!! Regidx Ra4)
                              (sign_extend' 64 (mword_of_int 708 : mword 12)))]> D6).
             assert (HD7a4 : D7 !!! Regidx Ra4
                             = (mword_of_int KernelSyms.devsw : mword 64)).
             { rewrite /D7 upd_eq /D6 upd_eq.
               apply bv_eq; vm_compute; reflexivity. }
             assert (HD7a5 : D7 !!! Regidx Ra5
                             = (mword_of_int (16 * bv_unsigned (fc_major Cf)) : mword 64)).
             { rewrite /D7 upd_ne; [| vm_compute; discriminate].
               rewrite /D6 upd_ne; [exact HD5a5 | vm_compute; discriminate]. }
             assert (Hpp92 : add_vec_int (mword_of_int (FR + 0x8e) : mword 64) 4
                             = mword_of_int (FR + 0x92)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp92) in "Hpc".
             (* ---- +0x8c c.add a5,a5,a4 : &devsw[major].read ---- *)
             iApply (wp_cadd_s_sconf (mword_of_int (FR + 0x92)) Ra5 Ra4 D7 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc []").
             { iApply (fri_92 with "Htext"). }
             iIntros (CID54 Hs54) "Hcg Hpc". iEval (rgne; rgne) in "Hcg".
             set (D8 := <[Regidx Ra5 := regval_into_reg
                           (add_vec (D7 !!! Regidx Ra5) (D7 !!! Regidx Ra4))]> D7).
             assert (HD8a5 : D8 !!! Regidx Ra5 = a_devsw_read (dev_major Cf)).
             { rewrite /D8 upd_eq. unfold regval_into_reg.
               rewrite HD7a5 HD7a4 fr_addv64_moi.
               rewrite /a_devsw_read /dev_major Z.add_comm. reflexivity. }
             assert (Hpp94 : add_vec_int (mword_of_int (FR + 0x92) : mword 64) 2
                             = mword_of_int (FR + 0x94)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp94) in "Hpc".
             (* ---- +0x8e c.ld a5,0(a5) : devsw[major].read ---- *)
             assert (Hpsl : add_vec (rget D8 Ra5) (sign_extend' 64 (mword_of_int 0 : mword 12))
                            = a_devsw_read (dev_major Cf)).
             { rewrite (rget_ne D8 Ra5 ltac:(vm_compute; discriminate)) HD8a5.
               apply addv_sext0. }
             iEval (rewrite -Hpsl) in "Hslot".
             iApply (wp_cld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x94)) Ra5 Ra5
                       (mword_of_int 0 : mword 12) D8 (K - 6)%nat (frn_rp fn (dev_major Cf)) b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc [] Hslot").
             { iApply (fri_94 with "Htext"). }
             iIntros (CID55 Hs55) "Hcg Hpc Hslot". iEval (rewrite Hpsl) in "Hslot".
             set (D9 := <[Regidx Ra5 := regval_into_reg (frn_rp fn (dev_major Cf))]> D8).
             assert (HD9a5 : rget D9 Ra5 = frn_rp fn (dev_major Cf)).
             { rewrite (rget_ne D9 Ra5 ltac:(vm_compute; discriminate)).
               rewrite /D9; apply upd_eq. }
             assert (HD9a0 : D9 !!! Regidx Ra0 = fnode k).
             { rewrite /D9 upd_ne; [| vm_compute; discriminate].
               rewrite /D8 upd_ne; [| vm_compute; discriminate].
               rewrite /D7 upd_ne; [| vm_compute; discriminate].
               rewrite /D6 upd_ne; [| vm_compute; discriminate].
               rewrite /D5 upd_ne; [exact HD4a0 | vm_compute; discriminate]. }
             assert (HD9a2 : D9 !!! Regidx Ra2 = (mword_of_int n : mword 64)).
             { rewrite /D9 upd_ne; [| vm_compute; discriminate].
               rewrite /D8 upd_ne; [| vm_compute; discriminate].
               rewrite /D7 upd_ne; [| vm_compute; discriminate].
               rewrite /D6 upd_ne; [| vm_compute; discriminate].
               rewrite /D5 upd_ne; [exact HD4a2 | vm_compute; discriminate]. }
             assert (HD9sp : D9 !!! Regidx csp_rs1 = spr).
             { rewrite /D9 upd_ne; [| vm_compute; discriminate].
               rewrite /D8 upd_ne; [| vm_compute; discriminate].
               rewrite /D7 upd_ne; [| vm_compute; discriminate].
               rewrite /D6 upd_ne; [| vm_compute; discriminate].
               rewrite /D5 upd_ne; [exact HD4sp | vm_compute; discriminate]. }
             assert (HD9thr : forall c : mword 5, is_cs_idx c = true ->
                       c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                       D9 !!! Regidx c = m !!! Regidx c).
             { intros c Hcs N2 N8 N9 N18 N19.
               rewrite /D9 upd_ne; [| regne].
               rewrite /D8 upd_ne; [| regne].
               rewrite /D7 upd_ne; [| regne].
               rewrite /D6 upd_ne; [| regne].
               rewrite /D5 upd_ne; [| regne].
               exact (HD4thr c Hcs N2 N8 N9 N18 N19). }
             assert (Hpp96 : add_vec_int (mword_of_int (FR + 0x94) : mword 64) 2
                             = mword_of_int (FR + 0x96)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp96) in "Hpc".
             (* the environment says the slot is either NULL or the
                console's -- and, in the second case, that the MAJOR is
                [CONSOLE], which is what lets this arm recognise the call it
                is about to make as a console read and pay for it
                ([SpecFileread.fileread_dev_env]'s tie). *)
             destruct Hrp as [[Hmjn Hrp0] | [Hmjc Hrpc]].
             ** (* ---- NULL: +0x90 taken -> +0xba, return -1 ---- *)
                assert (Htgtc4 : add_vec (mword_of_int (FR + 0x96) : mword 64)
                          (sign_extend' 64 (sign_extend' 13
                             (concat_vec (mword_of_int 23 : mword 8) ('b"0"))))
                          = mword_of_int (FR + 0xc4))
                  by (apply bv_eq; vm_compute; reflexivity).
                iApply (wp_cbeqz_taken_s_sconf (mword_of_int (FR + 0x96))
                          (mword_of_int 23 : mword 8) (Cregidx (mword_of_int 7)) Ra5
                          D9 (K - 6)%nat b Hc7 ltac:(vm_compute; discriminate)
                          ltac:(rewrite HD9a5 Hrp0; apply eq_vec_true_iff; reflexivity)
                          ltac:(rewrite Htgtc4; vm_compute; reflexivity)
                          with "Hcg Hpc []").
                { iApply (fri_96 with "Htext"). }
                iApply bi.later_intro. iIntros (CID56 Hs56) "Hcg Hpc".
                iEval (rewrite Htgtc4) in "Hpc".
                assert (HD9sp6 : D9 !!! Regidx csp_rs1 = pa_stk sp0 6)
                  by (rewrite HD9sp; exact HsprS).
                iApply (fr_m1j (CID0 := CID56) D9 (K - 6)%nat sp0
                          (m !!! Regidx Rs1) (m !!! Regidx Rs3)
                          (FR + 0xc4) (FR + 0xc6) (FR + 0xc8) (FR + 0xca) (FR + 0xcc)
                          (sign_extend' 21 (concat_vec (mword_of_int 1993 : mword 11) ('b"0")))
                          pj b HD9sp6
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          with "Hcg Hpc [] [] [] [] [] Hb3 Hb5").
                { iApply (fri_c4 with "Htext"). }
                { iApply (fri_c6 with "Htext"). }
                { iApply (fri_c8 with "Htext"). }
                { iApply (fri_ca with "Htext"). }
                { iApply (fri_cc with "Htext"). }
                iIntros (CID57 Hs57 Mr) "%Hmr Hcg Hpc Hb3 Hb5".
                destruct Hmr as (Hmrsp & Hmrs2 & Hmrs1 & Hmrs3 & Hmrthr).
                assert (HMrthr : forall c : mword 5, is_cs_idx c = true -> c <> csp_rs1 ->
                          c <> Rs0 -> c <> Rs2 -> Mr !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2 N8 N18.
                  destruct (decide (c = Rs1)) as [->|N9]; [exact Hmrs1|].
                  destruct (decide (c = Rs3)) as [->|N19]; [exact Hmrs3|].
                  rewrite (Hmrthr c Hcs N9 N18 N19).
                  exact (HD9thr c Hcs N2 N8 N9 N18 N19). }
                iApply (fr_epi (CID0 := CID57) m Mr K sp0 (m !!! Regidx Rra)
                          (m !!! Regidx Rs0) (m !!! Regidx Rs2) (mword_of_int (-1))
                          (m !!! Regidx Rs1) (m !!! Regidx Rs3) u6 pj b
                          (fr_K6 K HK) eq_refl eq_refl eq_refl eq_refl Hmrsp Hmrs2 HMrthr
                          with "Hcg Htext Hpc Hb1 Hb2 Hb3 Hb4 Hb5 Hb6").
                iIntros (CIDe Hse mfin) "%Hcsr Hcg Hpc".
                destruct Hcsr as [Hcsf Hrv].
                iDestruct (cpu_own_transport CID CIDe 0%nat eb pj b ltac:(wp_next_chain)
                             with "Hcnt") as "Hcnt".
                iSpecialize ("Hcont" $! CIDe with "[]"); [iPureIntro; wp_next_chain|].
                assert (HVid : upd_usM (us_upt (upd_usV U (upd_ev (us_V U) (pv_ev (us_V U)))) (pv_upt (us_V U))) (us_M U) = U)
          by (rewrite upd_ev_id upd_usV_id us_upt_id; apply upd_usM_id).
                (* THE NULL SLOT IS NOT THE CONSOLE'S (lane KILL-PAY,
                   K4(b)(i)): the table's per-cell row is exclusive, so
                   this exit's -1 owes no console receipt. *)
                iMod (fileread_extra_of_dev_m1 _ _ inumx γox _ _ Cf st n Fr Rd _ _ _ _ _ _
                        Hok Htyd Hmjn with "Hau HP") as "Hex".
                iApply ("Hcont" $! mfin (mword_of_int (-1)) (pv_upt (us_V U)) 0%nat (fun _ => bv_0 8) (pv_ev (us_V U))
                          with "[%] [%] [%] [%] [%] [%] Hcg Hcnt [Hpc]
                                [Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv]
                                [Hpriv] [Hslot] [Hex]").
                { exact Hcsf. }
                { apply uptd_ext_sz_refl. }
                { apply Z.le_max_l. }
                { first [ right; reflexivity
                          | left; reflexivity
                          | destruct Htiepr as [[Hx _] | Hx]; [ right; exact Hx | left; exact Hx ]
                          | destruct Hrdret as [[Hx _] | [Hx _]];
                              [ right; exact Hx | left; exact Hx ]
                          | destruct (Z.le_gt_cases 0 r) as [H0 | H0];
                              [ left; rewrite (Htiecr H0); reflexivity
                              | right; f_equal; lia ] ]. }
                { exact Hrv. }
                (* permit sweep L1b: nothing lent on this arm *)
                { lia. }
                { iEval (rewrite /ret_tgt). iExact "Hpc". }
                { rewrite /file_ref /file_fields.
                  iFrame "Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv". }
                { cbn [umem_wr]. rewrite HVid. iExact "Hpriv". }
                { iApply (fr_env_out_dev fn st Cf inumx _ _ _ Hok Htyd).
                  iApply (fr_dev_in_back fn Cf Hin with "[%] Hslot Hconslk").
                  left. split; [ exact Hmjn | exact Hrp0 ]. }
                { iSplitR; [iPureIntro; apply fileread_ret_m1 |]. iExact "Hex". }
             ** (* ---- the console's read: the INDIRECT CALL at +0x94 ----

                   THE CALLER'S PAYMENT, OPENED ONCE.  The major is
                   [CONSOLE] (the environment's tie), so [fileread_in]'s
                   device arm is the accessor
                   [ConsoleInv.cons_acc fsc_cons app_rdcred Rd], and
                   [cons_acc_open] turns it into ONE payment
                   ([ConsoleInv.cons_pay] at whichever [ord] the caller's
                   disjunct decided) plus the wand that turns consoleread's
                   [cons_out] back into the [Rd] the caller asked for.  The
                   walk below never case-splits on the disjunct. *)
                destruct (fileread_st_device_rd inumx γox _ _ Cf st Hok Htyd Hrdnz)
                  as (wbd & Hstd).
                iDestruct (fileread_in_dev_console st wbd (dev_major Cf) n Fr Rd
                             Rin _ _ _ Hstd Hmjc with "Hau HP") as "[Hacc Hrin]".
                iDestruct (ConsoleInv.cons_acc_open with "Hacc")
                  as (ord) "[Hpay Hback]".
                iApply (wp_cbeqz_fall_s_sconf (mword_of_int (FR + 0x96))
                          (mword_of_int 23 : mword 8) (Cregidx (mword_of_int 7)) Ra5
                          D9 (K - 6)%nat b Hc7 ltac:(vm_compute; discriminate)
                          ltac:(rewrite HD9a5 Hrpc; apply eq_vec_false_iff;
                                intro Hc; apply (f_equal (@bv_unsigned _)) in Hc;
                                vm_compute in Hc; discriminate)
                          with "Hcg Hpc []").
                { iApply (fri_96 with "Htext"). }
                iIntros (CID56 Hs56) "Hcg Hpc".
                assert (Hpp98 : add_vec_int (mword_of_int (FR + 0x96) : mword 64) 2
                                = mword_of_int (FR + 0x98)) by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Hpp98) in "Hpc".
                (* +0x92 c.li a0,1 : the destination is a USER address *)
                iApply (wp_cli_s_sconf (mword_of_int (FR + 0x98)) Ra0
                          (mword_of_int 1 : mword 6) (mword_of_int 1 : mword 64)
                          D9 (K - 6)%nat b
                          ltac:(vm_compute; discriminate) ltac:(rdok) fr_li1
                          with "Hcg Hpc []").
                { iApply (fri_98 with "Htext"). }
                iIntros (CID57 Hs57) "Hcg Hpc".
                set (E1 := <[Regidx Ra0 := regval_into_reg (mword_of_int 1 : mword 64)]> D9).
                assert (HE1a5 : E1 !!! Regidx Ra5
                                = (mword_of_int KernelSyms.consoleread : mword 64)).
                { rewrite /E1 upd_ne; [| vm_compute; discriminate].
                  rewrite /D9 upd_eq. exact Hrpc. }
                assert (Hpp9a : add_vec_int (mword_of_int (FR + 0x98) : mword 64) 2
                                = mword_of_int (FR + 0x9a)) by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Hpp9a) in "Hpc".
                (* +0x94 c.jalr a5 -- the indirect call *)
                iApply (wp_cjalr_s_sconf (mword_of_int (FR + 0x9a)) Ra5 Rra
                          E1 (K - 6)%nat b
                          ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                          ltac:(rdok) with "Hcg Hpc []").
                { iApply (fri_9a with "Htext"). }
                iIntros (CID58 Hs58) "Hcg Hpc".
                set (E2 := <[Regidx Rra := regval_into_reg
                              (add_vec_int (mword_of_int (FR + 0x9a) : mword 64) 2)]> E1).
                (* the indirect target: [rgne] first, so the [rget]'s hart
                   instance is fixed by UNIFICATION rather than by whichever
                   [CpuId] happens to be ambient here. *)
                iEval (rgne) in "Hpc".
                iEval (rewrite HE1a5 fr_ret_pc_cons) in "Hpc".
                assert (HE2a0 : E2 !!! Regidx Ra0 = (mword_of_int 1 : mword 64)).
                { rewrite /E2 upd_ne; [| vm_compute; discriminate].
                  rewrite /E1; apply upd_eq. }
                assert (HE2a2 : E2 !!! Regidx Ra2 = (mword_of_int n : mword 64)).
                { rewrite /E2 upd_ne; [| vm_compute; discriminate].
                  rewrite /E1 upd_ne; [exact HD9a2 | vm_compute; discriminate]. }
                assert (HE2ra : E2 !!! Regidx Rra
                                = add_vec_int (mword_of_int (FR + 0x9a) : mword 64) 2)
                  by (rewrite /E2; apply upd_eq).
                assert (HE2sp : E2 !!! Regidx csp_rs1 = spr).
                { rewrite /E2 upd_ne; [| vm_compute; discriminate].
                  rewrite /E1 upd_ne; [exact HD9sp | vm_compute; discriminate]. }
                assert (HE2thr : forall c : mword 5, is_cs_idx c = true ->
                          c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                          E2 !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2 N8 N9 N18 N19.
                  rewrite /E2 upd_ne; [| regne].
                  rewrite /E1 upd_ne; [| regne].
                  exact (HD9thr c Hcs N2 N8 N9 N18 N19). }
                iDestruct (cpu_own_transport CID CID58 0%nat eb pj b ltac:(wp_next_chain)
                             with "Hcnt") as "Hcnt".
                iApply (Consoleread.wp_consoleread_sconf fsc_kalloc γf γs j γlp
                          (frn_cons fn) fsc_cons AppInv.app_rdcred
                          E2 (K - 6)%nat eb pidv U n b
                          lks ord Rin Hj Hgs Hlens HE2a0 HE2a2 (fr_n_range n Hn)
                          (fr_av_cons K HK) Heb
                          ltac:(lkbelow)
                          with "Hcg Hcnt Htext Hpc Hclk Hpay Hrin Huinv Hpriv
                                Hkenv Hprocs").
                all: try lkbelow.
                iIntros (CIDcr Hscr mf r P' dcr dccr curcr bscr hscr slcr kcr)
                  "%Hcscr %Hupt %Hrr Hshotcr %Hdcr %Htiecr %Hb1cr %Hb4cr %Hra0
                   %Htagcr #Htagsc
                   #Hlbcr Hwin Hout %Hkcr Hcg Hcnt Hpc
                   Hpriv".
                (* the caller's own answer, at the position the ring's
                   committed sequence stood at and the advance the cursor
                   made: whatever [Rd] it chose when it paid. *)
                (* ...AND THE PAYLOAD COMES BACK WITH IT: the caller's [Rd]
                   is [fun cur dc => P ∗ Rd cur dc] here (R1), and the wand
                   is a bupd ([ConsoleInv.cons_acc]'s note) -- free under
                   the WP. *)
                iMod ("Hback" with "Hout") as "[HP Hrd]".
                (* consoleread copies to its own a1, which is fileread's
                   [addr] carried in s2 *)
                assert (HE2a1 : E2 !!! Regidx Ra1 = m !!! Regidx Ra1).
                { fra1. }
                iEval (rewrite HE2a1) in "Hpriv".
                (* ...and the WINDOW's swallowed-byte arm names that same
                   address: the byte a faulting copy-out lost is at the
                   caller's own destination (lane CONS-SWALLOW, W3) *)
                iEval (rewrite HE2a1) in "Hwin".
                set (Mcr := umem_wr (us_M U) (m !!! Regidx Ra1) dcr bscr).
                assert (Hpc96 : ret_pc (E2 !!! Regidx Rra) = mword_of_int (FR + 0x9c)).
                { rewrite HE2ra. apply bv_eq; vm_compute; reflexivity. }
                iEval (rewrite Hpc96) in "Hpc".
                pose proof Hcscr as Hcscr_cs.
                assert (Hmfsp : mf !!! Regidx csp_rs1 = pa_stk sp0 6).
                { rewrite (callee_saved_lookup Hcscr_cs csp_rs1 ltac:(vm_compute; reflexivity)).
                  rewrite HE2sp. exact HsprS. }
                assert (Hmfthr : forall c : mword 5, is_cs_idx c = true ->
                          c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                          mf !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2 N8 N9 N18 N19.
                  rewrite (callee_saved_lookup Hcscr_cs c Hcs).
                  exact (HE2thr c Hcs N2 N8 N9 N18 N19). }
                (* +0x96 c.mv s2,a0 *)
                iApply (wp_cmv_s_sconf (mword_of_int (FR + 0x9c)) Rs2 Ra0 mf (K - 6)%nat b
                          ltac:(vm_compute; discriminate) ltac:(rdok)
                          with "Hcg Hpc []").
                { iApply (fri_9c with "Htext"). }
                iIntros (CID59 Hs59) "Hcg Hpc". iEval (rgne) in "Hcg".
                set (M1 := <[Regidx Rs2 := regval_into_reg
                              (add_vec zero_reg (mf !!! Regidx Ra0))]> mf).
                assert (HM1s2 : M1 !!! Regidx Rs2 = (mword_of_int r : mword 64)).
                { rewrite /M1 upd_eq. unfold regval_into_reg.
                  rewrite Hra0. apply add_vec_zero_l. }
                assert (HM1sp : M1 !!! Regidx csp_rs1 = pa_stk sp0 6)
                  by (rewrite /M1 upd_ne; [exact Hmfsp | vm_compute; discriminate]).
                assert (HM1thr : forall c : mword 5, is_cs_idx c = true ->
                          c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                          M1 !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2 N8 N9 N18 N19.
                  rewrite /M1 upd_ne; [| regne].
                  exact (Hmfthr c Hcs N2 N8 N9 N18 N19). }
                assert (Hpp9e : add_vec_int (mword_of_int (FR + 0x9c) : mword 64) 2
                                = mword_of_int (FR + 0x9e)) by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Hpp9e) in "Hpc".
                iApply (fr_rest2 (CID0 := CID59) M1 (K - 6)%nat sp0
                          (m !!! Regidx Rs1) (m !!! Regidx Rs3)
                          (FR + 0x9e) (FR + 0xa0) (FR + 0xa2) pj b HM1sp
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          with "Hcg Hpc [] [] Hb3 Hb5").
                { iApply (fri_9e with "Htext"). }
                { iApply (fri_a0 with "Htext"). }
                iIntros (CID60 Hs60 Mr) "%Hmr Hcg Hpc Hb3 Hb5".
                destruct Hmr as (Hmrsp & Hmrs1 & Hmrs3 & Hmrthr).
                assert (Htgt58d : add_vec (mword_of_int (FR + 0xa2) : mword 64)
                          (sign_extend' 64 (sign_extend' 21
                             (concat_vec (mword_of_int 2014 : mword 11) ('b"0"))))
                          = mword_of_int (FR + 0x5e))
                  by (apply bv_eq; vm_compute; reflexivity).
                iApply (wp_cj_s_sconf (mword_of_int (FR + 0xa2))
                          (sign_extend' 21 (concat_vec (mword_of_int 2014 : mword 11) ('b"0")))
                          Mr (K - 6)%nat b
                          ltac:(rewrite Htgt58d; vm_compute; reflexivity)
                          with "Hcg Hpc []").
                { iApply (fri_a2 with "Htext"). }
                iIntros (CID61 Hs61). iApply bi.later_intro. iIntros "Hcg Hpc".
                iEval (rewrite Htgt58d) in "Hpc".
                assert (HMrs2 : Mr !!! Regidx Rs2 = (mword_of_int r : mword 64)).
                { rewrite (Hmrthr Rs2 ltac:(vm_compute; reflexivity)
                            ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)).
                  exact HM1s2. }
                assert (HMrthr : forall c : mword 5, is_cs_idx c = true -> c <> csp_rs1 ->
                          c <> Rs0 -> c <> Rs2 -> Mr !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2 N8 N18.
                  destruct (decide (c = Rs1)) as [->|N9]; [exact Hmrs1|].
                  destruct (decide (c = Rs3)) as [->|N19]; [exact Hmrs3|].
                  rewrite (Hmrthr c Hcs N9 N19). exact (HM1thr c Hcs N2 N8 N9 N18 N19). }
                iApply (fr_epi (CID0 := CID61) m Mr K sp0 (m !!! Regidx Rra)
                          (m !!! Regidx Rs0) (m !!! Regidx Rs2) (mword_of_int r)
                          (m !!! Regidx Rs1) (m !!! Regidx Rs3) u6 pj b
                          (fr_K6 K HK) eq_refl eq_refl eq_refl eq_refl Hmrsp HMrs2 HMrthr
                          with "Hcg Htext Hpc Hb1 Hb2 Hb3 Hb4 Hb5 Hb6").
                iIntros (CIDe Hse mfin) "%Hcsr Hcg Hpc".
                destruct Hcsr as [Hcsf Hrv].
                iDestruct (cpu_own_transport CIDcr CIDe 0%nat eb pj b ltac:(wp_next_chain)
                             with "Hcnt") as "Hcnt".
                iSpecialize ("Hcont" $! CIDe with "[]"); [iPureIntro; wp_next_chain|].
                iApply ("Hcont" $! mfin (mword_of_int r) P' dcr bscr kcr
                          with "[%] [%] [%] [%] [%] [%] Hcg Hcnt [Hpc]
                                [Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv]
                                Hpriv [Hslot] [HP Hrd Hwin Hshotcr]").
                { exact Hcsf. }
                { exact Hupt. }
                { exact Hdcr. }
                { first [ right; reflexivity
                          | left; reflexivity
                          | destruct Htiepr as [[Hx _] | Hx]; [ right; exact Hx | left; exact Hx ]
                          | destruct Hrdret as [[Hx _] | [Hx _]];
                              [ right; exact Hx | left; exact Hx ]
                          | destruct (Z.le_gt_cases 0 r) as [H0 | H0];
                              [ left; rewrite (Htiecr H0); reflexivity
                              | right; f_equal; lia ] ]. }
                { exact Hrv. }
                { exact Hkcr. }
                { iEval (rewrite /ret_tgt). iExact "Hpc". }
                { rewrite /file_ref /file_fields.
                  iFrame "Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv". }
                { iApply (fr_env_out_dev fn st Cf inumx _ _ _ Hok Htyd).
                  iApply (fr_dev_in_back fn Cf Hin with "[%] Hslot Hconslk").
                  right. split; [exact Hmjc | exact Hrpc]. }
                { iSplitR; [iPureIntro;
                            apply (fr_ret_of_cons n r Hn0);
                            rewrite Z.max_r in Hrr; lia |].
                  (* THE CONSOLE RECEIPT.  fileread branches on the CELL it
                     loaded, not on the major, and nothing at this tier ties
                     a [devsw] slot back to its index -- the equation
                     [frn_rp fn = ConsoleInv.devsw_read_val] is a premise of
                     the DISPATCHER's contract (SpecSysRead.v), not of this
                     one.  So the arm splits on the major itself: at CONSOLE
                     it pays consoleread's ledger through
                     [console_receipt_of_run], and at any other major
                     [fileread_extra] is [emp]. *)
                  destruct (decide (bv_unsigned (fc_major Cf) = CONSOLE))
                    as [Emj | Nmj]; last first.
                  { iApply (fileread_extra_of_dev_other _ _ inumx γox _ _ Cf st n Fr
                              Rd _ _ _ _ _ _ _ Hok Htyd Nmj Hrdnz with "HP"). }
                  iApply (fileread_extra_of_dev_console _ _ inumx γox _ _ Cf st n Fr
                            Rd _ _ _ _ _ _ _ Hok Htyd Emj Hrdnz with "HP").
                  destruct (Z.le_gt_cases 0 r) as [H0 | H0]; last first.
                  { assert (Hm1 : r = (-1)%Z) by lia. rewrite Hm1.
                    (* WHY IT IS -1 (lane KILL-PAY, K4(b)(ii)): consoleread
                       answers below zero only where it found the process
                       killed; nothing about the reason is relayed any more
                       (lane SELF-KILL, §4b'). *)
                    iApply (console_receipt_m1 _ _ Rd Rin n curcr dccr
                              with "Hrd").
                    (* WHY IT IS -1 (lane TRAP-ROWS, T2): consoleread
                       answers below zero only where it found the process
                       KILLED, and it hands the reader the incarnation's
                       one-shot at that exit. *)
                    iRight. iApply "Hshotcr". iPureIntro. lia. }
                  assert (Hdb : Z.of_nat dcr = bv_unsigned (mword_of_int r : mword 64)).
                  { assert (H31 : (2 ^ 31)%Z = 2147483648%Z)
                      by (vm_compute; reflexivity).
                    assert (H64 : (2 ^ 64)%Z = 18446744073709551616%Z)
                      by (vm_compute; reflexivity).
                    rewrite moi64_unsigned. rewrite <- (Htiecr H0). symmetry.
                    apply bvw64_small. rewrite H64. rewrite H31 in Hn.
                    destruct (Z.max_spec 0 n) as [[_ Hm] | [_ Hm]];
                      rewrite Hm in Hrr; lia. }
                  (* THE RECEIPT IS THE ARM consoleread CAME BACK ON: the
                     window when nobody read behind this call's back, and
                     the credential when somebody did (SpecConsoleread.v's
                     post says why the kernel cannot exclude them). *)
                  iDestruct "Hwin"
                    as "[(%Hwincr & %Hchcr & #Hswcr & Hincr)
                        | (Hcred & %Hchdcr & %Hpldcr & #Hswdcr)]";
                    last first.
                  { iApply (console_receipt_of_dirty _ _ (us_M U) (m !!! Regidx Ra1)
                              n (mword_of_int r) dcr dccr curcr bscr Rd Rin
                              hscr slcr
                              Hdb Hdcr Hb1cr (Hb4cr H0) Htagcr Hchdcr
                              (cons_placed_era _ _ _ _ _ _ Hconsera Hpldcr)
                              with "Htagsc Hlbcr Hcred [] Hrd").
                    iApply (cons_swallow_placed_era with "Hswdcr").
                    exact Hconsera. }
                  iApply (console_receipt_of_run _ _ (us_M U) (m !!! Regidx Ra1)
                            n (mword_of_int r) dcr dccr curcr bscr Rd Rin
                            hscr slcr
                            Hdb Hdcr Hb1cr (Hb4cr H0) Hwincr Hchcr
                            with "Htagsc Hlbcr Hswcr Hincr Hrd"). }
          ++ (* --------- the major is OUT OF RANGE: return -1 ------------
                The [bltu] is taken before the table is ever indexed, so the
                environment is [emp] and the caller owed nothing. *)
             unfold dev_major, NDEV_max in Hout.
             assert (Hmj9 : (9 < bv_unsigned (fc_major Cf))%Z).
             { destruct (Z.le_gt_cases (bv_unsigned (fc_major Cf)) 9) as [Hle | Hgt];
                 [contradiction | exact Hgt]. }
             assert (Htgtba : add_vec (mword_of_int (FR + 0x84) : mword 64)
                       (sign_extend' 64 (mword_of_int 54 : mword 13))
                       = mword_of_int (FR + 0xba))
               by (apply bv_eq; vm_compute; reflexivity).
             iApply (wp_bltu_taken_s_sconf (mword_of_int (FR + 0x84))
                       (mword_of_int 54 : mword 13) Ra3 Ra4 D4 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                       ltac:(rewrite HD4a4 HD4a3;
                             exact (fr_bltu9_true _ Hmj9 (proj2 Hmjr)))
                       ltac:(rewrite Htgtba; vm_compute; reflexivity)
                       with "Hcg Hpc []").
             { iApply (fri_84 with "Htext"). }
             iApply bi.later_intro. iIntros (CID50 Hs50) "Hcg Hpc".
             iEval (rewrite Htgtba) in "Hpc".
             assert (HD4sp6 : D4 !!! Regidx csp_rs1 = pa_stk sp0 6)
               by (rewrite HD4sp; exact HsprS).
             iApply (fr_m1j (CID0 := CID50) D4 (K - 6)%nat sp0
                       (m !!! Regidx Rs1) (m !!! Regidx Rs3)
                       (FR + 0xba) (FR + 0xbc) (FR + 0xbe) (FR + 0xc0) (FR + 0xc2)
                       (sign_extend' 21 (concat_vec (mword_of_int 1998 : mword 11) ('b"0")))
                       pj b HD4sp6
                       ltac:(apply bv_eq; vm_compute; reflexivity)
                       ltac:(apply bv_eq; vm_compute; reflexivity)
                       ltac:(apply bv_eq; vm_compute; reflexivity)
                       ltac:(apply bv_eq; vm_compute; reflexivity)
                       ltac:(apply bv_eq; vm_compute; reflexivity)
                       with "Hcg Hpc [] [] [] [] [] Hb3 Hb5").
             { iApply (fri_ba with "Htext"). }
             { iApply (fri_bc with "Htext"). }
             { iApply (fri_be with "Htext"). }
             { iApply (fri_c0 with "Htext"). }
             { iApply (fri_c2 with "Htext"). }
             iIntros (CID51 Hs51 Mr) "%Hmr Hcg Hpc Hb3 Hb5".
             destruct Hmr as (Hmrsp & Hmrs2 & Hmrs1 & Hmrs3 & Hmrthr).
             assert (HMrthr : forall c : mword 5, is_cs_idx c = true -> c <> csp_rs1 ->
                       c <> Rs0 -> c <> Rs2 -> Mr !!! Regidx c = m !!! Regidx c).
             { intros c Hcs N2 N8 N18.
               destruct (decide (c = Rs1)) as [->|N9]; [exact Hmrs1|].
               destruct (decide (c = Rs3)) as [->|N19]; [exact Hmrs3|].
               rewrite (Hmrthr c Hcs N9 N18 N19). exact (HD4thr c Hcs N2 N8 N9 N18 N19). }
             iApply (fr_epi (CID0 := CID51) m Mr K sp0 (m !!! Regidx Rra)
                       (m !!! Regidx Rs0) (m !!! Regidx Rs2) (mword_of_int (-1))
                       (m !!! Regidx Rs1) (m !!! Regidx Rs3) u6 pj b
                       (fr_K6 K HK) eq_refl eq_refl eq_refl eq_refl Hmrsp Hmrs2 HMrthr
                       with "Hcg Htext Hpc Hb1 Hb2 Hb3 Hb4 Hb5 Hb6").
             iIntros (CIDe Hse mfin) "%Hcsr Hcg Hpc".
             destruct Hcsr as [Hcsf Hrv].
             iDestruct (cpu_own_transport CID CIDe 0%nat eb pj b ltac:(wp_next_chain)
                          with "Hcnt") as "Hcnt".
             iSpecialize ("Hcont" $! CIDe with "[]"); [iPureIntro; wp_next_chain|].
             assert (HVid : upd_usM (us_upt (upd_usV U (upd_ev (us_V U) (pv_ev (us_V U)))) (pv_upt (us_V U))) (us_M U) = U)
          by (rewrite upd_ev_id upd_usV_id us_upt_id; apply upd_usM_id).
             (* AN OUT-OF-RANGE MAJOR IS NOT THE CONSOLE'S (lane
                KILL-PAY, K4(b)(i)) *)
             assert (Hmjnc : bv_unsigned (fc_major Cf) <> CONSOLE)
               by (unfold CONSOLE; lia).
             iMod (fileread_extra_of_dev_m1 _ _ inumx γox _ _ Cf st n Fr Rd _ _ _ _ _ _
                     Hok Htyd Hmjnc with "Hau HP") as "Hex".
             iApply ("Hcont" $! mfin (mword_of_int (-1)) (pv_upt (us_V U)) 0%nat (fun _ => bv_0 8) (pv_ev (us_V U))
                       with "[%] [%] [%] [%] [%] [%] Hcg Hcnt [Hpc]
                             [Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv]
                             [Hpriv] [Henv] [Hex]").
             { exact Hcsf. }
             { apply uptd_ext_sz_refl. }
             { apply Z.le_max_l. }
             { first [ right; reflexivity
                       | left; reflexivity
                       | destruct Htiepr as [[Hx _] | Hx]; [ right; exact Hx | left; exact Hx ]
                       | destruct Hrdret as [[Hx _] | [Hx _]];
                           [ right; exact Hx | left; exact Hx ]
                       | destruct (Z.le_gt_cases 0 r) as [H0 | H0];
                           [ left; rewrite (Htiecr H0); reflexivity
                           | right; f_equal; lia ] ]. }
             { exact Hrv. }
             (* permit sweep L1b: nothing lent on this arm *)
             { lia. }
             { iEval (rewrite /ret_tgt). iExact "Hpc". }
             { rewrite /file_ref /file_fields.
               iFrame "Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv". }
             { cbn [umem_wr]. rewrite HVid. iExact "Hpriv". }
             { by iApply (fr_env_out_dev fn st Cf inumx _ _ _ Hok Htyd). }
             { iSplitR; [iPureIntro; apply fileread_ret_m1 |]. iExact "Hex". }
        * (* ---- +0x28 c.li a4,2 ; +0x2a bne a5,a4 -> panic ---- *)
          iApply (wp_beq_fall_s_sconf (mword_of_int (FR + 0x2a))
                    (mword_of_int 78 : mword 13) Ra4 Ra5 B6 (K - 6)%nat b
                    ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                    ltac:(rewrite Hcmp3; first [exact Hp3 | reflexivity])
                    with "Hcg Hpc []").
          { iApply (fri_2a with "Htext"). }
          iIntros (CID47 Hs47) "Hcg Hpc".
          assert (Hpp2e : add_vec_int (mword_of_int (FR + 0x2a) : mword 64) 4
                          = mword_of_int (FR + 0x2e)) by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpp2e) in "Hpc".
          iApply (wp_cli_s_sconf (mword_of_int (FR + 0x2e)) Ra4
                    (mword_of_int 2 : mword 6) (mword_of_int 2 : mword 64)
                    B6 (K - 6)%nat b
                    ltac:(vm_compute; discriminate) ltac:(rdok) fr_li2
                    with "Hcg Hpc []").
          { iApply (fri_2e with "Htext"). }
          iIntros (CID48 Hs48) "Hcg Hpc".
          set (B7 := <[Regidx Ra4 := regval_into_reg (mword_of_int 2 : mword 64)]> B6).
          assert (HB7a5 : rget B7 Ra5 = sign_extend' 64 (fc_type Cf)).
          { rewrite (rget_ne B7 Ra5 ltac:(vm_compute; discriminate)).
            rewrite /B7 upd_ne; [| vm_compute; discriminate].
            rewrite /B6 upd_ne; [| vm_compute; discriminate].
            rewrite /B5 upd_ne; [exact HB4a5 | vm_compute; discriminate]. }
          assert (HB7a4 : rget B7 Ra4 = (mword_of_int 2 : mword 64)).
          { rewrite (rget_ne B7 Ra4 ltac:(vm_compute; discriminate)).
            rewrite /B7; apply upd_eq. }
          assert (Hcmp2 : neq_vec (rget B7 Ra5) (rget B7 Ra4)
                          = neq_vec (fc_type Cf) (mword_of_int 2 : mword 32)).
          { rewrite HB7a5 HB7a4. apply fr_ty_neqz.
            change (2^31)%Z with 2147483648%Z. lia. }
          assert (Hpp30 : add_vec_int (mword_of_int (FR + 0x2e) : mword 64) 2
                          = mword_of_int (FR + 0x30)) by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpp30) in "Hpc".
          destruct (eq_vec (fc_type Cf) (mword_of_int 2 : mword 32)) eqn:Hp2.
          -- (* ======================= FD_INODE ====================
                ilock; readi at [user := 1]; the offset advance under the
                BORROW protocol; iunlock. *)
             assert (Htyi : fc_type Cf = FD_INODE)
               by (apply eq_vec_true_iff; exact Hp2).
             iDestruct (fr_env_fs γf fn st Cf inumx _ _ _ Hok Htyi with "Henv") as "Henv".
             (* THE DESCRIPTOR THE WALK IS STANDING ON: open, READABLE, an
                inode at the payload's own inum and offset shadow -- which is
                what makes the caller's commit and this arm's row the same
                [i], with nothing to bridge. *)
             destruct (fileread_st_inode_rd inumx γox _ _ Cf st Hok Htyi Hrdnz)
               as (wbx & Hst).
             rewrite /fileread_fs_env.
             iDestruct "Henv" as "(%Hlg & %Hist & %Hgeo &
                                   #Hbio & #Hitbl & #Hclaimsfr & #Hescs &
                                   #Hireg & #Hslks & Hsb &
                                   #Hdevi & #Hdgeom & #Hdlock & Hbslot)".
             (* ---- THE CARVE (fs-sysfile S4', blocker 2's ratified
                alternative; ProofFilestat is the landed instance).  The
                slot, the inum, the device, the region bound and the SHARE
                are not the caller's to supply -- they come out of the
                reference's own FD_INODE payload, which is a
                generation-named slice of exactly this inode.  The per-slot
                escrow and sleeplock then come out of the two families by
                the slot the payload named, and the off-borrow invariant out
                of the off FAMILY by the slot THIS CONTRACT names. ---- *)
             iDestruct (fileread_pay_carve γf k q Cf _ (or_introl Htyi)
                          with "Hrpay")
               as (ikk inm ssh gsh ty0 losh tlsh γb0 γo0 om0 γp0)
                  "(%Hokc & %Hipk & %Hik & %Hinlt & %Hnd0 & %Hdv0 & %Hlesh & #Hflsh &
                    #Hshot0 & Hshr0 & Hoh & Hpayback)".
             (* the off output IS the ledger fragment on this arm *)
             iEval (rewrite (carve_off_inode _ _ _ _ _ _ Htyi)) in "Hoh".
             (* the box's shadow IS the one the environment's permit is about:
                both names are read off one payload record *)
             assert (Hgo : γox = γo0)
               by exact (proj1 (proj2 (fdstate_ok_inode_names _ _ _ _ _ _ _ _ _ _ Hok Hokc Htyi))).
             (* ...AND THE MODE, which the state records too since lane
                OFF-LINK-6: the row the fire is keyed on is the row the
                payload minted. *)
             assert (Hom : omfx = om0)
               by exact (proj2 (proj2 (fdstate_ok_inode_names _ _ _ _ _ _ _ _ _ _ Hok Hokc Htyi))).
             (* THE INUM BRIDGE: the carve's [fdstate_ok] output and the
                descriptor's own read the SAME payload record, so the [i] the
                caller's commit is indexed by IS the inum whose row the fire
                observes. *)
             assert (Hieq : bv_unsigned inumx = bv_unsigned inm)
               by exact (proj1 (fdstate_ok_inode_names _ _ _ _ _ _ _ _ _ _ Hok Hokc Htyi)).
             (* the descriptor at the CARVE's names, which is where the fire
                reads the row -- one equation, and the caller's piece is at
                the same key. *)
             assert (Hstm : st = FdOpen true wbx (FdInode (bv_unsigned inm) γo0 om0))
               by (rewrite Hst Hieq Hgo Hom; reflexivity).
             (* THE CALLER'S ONE PIECE, still paired with its refund: the
                fire below takes the pair and spends the AU side, since the
                refund's one arm (the sign guard) is behind us. *)
             iDestruct (fileread_in_inode_of st om0 wbx (bv_unsigned inm) γo0 n Fr Rd
                          _ _ _ _ Hstm with "Hau HP") as "[HP Hau]".
             (* ...AND THE DESCRIPTOR'S OFFSET ROW ITSELF (lane OFF-LINK-5),
                which is what the mode-keyed fire reads: at a PARKED row it
                IS [OffGv.off_user_inv], which the fire opens to advance
                [f->off]; at a HELD one it is [emp] and the client's own
                node does the moving. *)
             iDestruct "Hfoff" as "#Hfrow0".
             assert (Hibcov : IBLOCK inm icfg_ist ∈ fsc_cov)
               by (apply Hgeo; exact Hinlt).
             iDestruct (ic_escrows_acc2
                          ikk Hik with "Hescs")
               as "#Hesc".
             iDestruct (ic_sleeplocks_lookup fsc_ic ikk Hik with "Hslks")
               as (gil gisl) "#Hslk".
             (* LEND HALF, KEEP HALF.  iunlock returns the arity-preserving
                [inode_shr], so the generation the payload names has to be
                pinned on the way back, and the kept half is what pins it
                ([inode_shr_regen2]).  filestat and filewrite both do
                exactly this. *)
             iEval (rewrite IcacheRef.inode_shr_genlo_halve) in "Hshr0".
             iDestruct "Hshr0" as "[Href Hkeep]".
             assert (HB7a0 : B7 !!! Regidx Ra0 = fnode k).
             { rewrite /B7 upd_ne; [| vm_compute; discriminate].
               rewrite /B6 upd_ne; [| vm_compute; discriminate].
               rewrite /B5 upd_ne; [| vm_compute; discriminate].
               rewrite /B4 upd_ne; [exact HB3ga0 | vm_compute; discriminate]. }
             assert (HB7s1 : B7 !!! Regidx Rs1 = fnode k).
             { rewrite /B7 upd_ne; [| vm_compute; discriminate].
               rewrite /B6 upd_ne; [| vm_compute; discriminate].
               rewrite /B5 upd_ne; [| vm_compute; discriminate].
               rewrite /B4 upd_ne; [exact HB3gs1 | vm_compute; discriminate]. }
             assert (HB7s2 : B7 !!! Regidx Rs2 = m !!! Regidx Ra1).
             { rewrite /B7 upd_ne; [| vm_compute; discriminate].
               rewrite /B6 upd_ne; [| vm_compute; discriminate].
               rewrite /B5 upd_ne; [| vm_compute; discriminate].
               rewrite /B4 upd_ne; [exact HB3gs2 | vm_compute; discriminate]. }
             assert (HB7s3 : B7 !!! Regidx Rs3 = (mword_of_int n : mword 64)).
             { rewrite /B7 upd_ne; [| vm_compute; discriminate].
               rewrite /B6 upd_ne; [| vm_compute; discriminate].
               rewrite /B5 upd_ne; [| vm_compute; discriminate].
               rewrite /B4 upd_ne; [exact HB3gs3 | vm_compute; discriminate]. }
             assert (HB7sp : B7 !!! Regidx csp_rs1 = spr).
             { rewrite /B7 upd_ne; [| vm_compute; discriminate].
               rewrite /B6 upd_ne; [| vm_compute; discriminate].
               rewrite /B5 upd_ne; [| vm_compute; discriminate].
               rewrite /B4 upd_ne; [exact HB3gsp | vm_compute; discriminate]. }
             assert (HB7thr : forall c : mword 5, is_cs_idx c = true ->
                       c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                       B7 !!! Regidx c = m !!! Regidx c).
             { intros c Hcs N2 N8 N9 N18 N19.
               rewrite /B7 upd_ne; [| regne].
               rewrite /B6 upd_ne; [| regne].
               rewrite /B5 upd_ne; [| regne].
               rewrite /B4 upd_ne; [| regne].
               exact (HB3gthr c Hcs N2 N8 N9 N18 N19). }
             (* +0x2a bne a5,a4 -- FALLS: this really is an inode file *)
             iApply (wp_bne_fall_s_sconf (mword_of_int (FR + 0x30))
                       (mword_of_int 116 : mword 13) Ra4 Ra5 B7 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                       ltac:(rewrite Hcmp2; unfold neq_vec;
                             first [rewrite Hp2 | idtac]; reflexivity)
                       with "Hcg Hpc []").
             { iApply (fri_30 with "Htext"). }
             iIntros (CID70 Hs70) "Hcg Hpc".
             assert (Hpp34 : add_vec_int (mword_of_int (FR + 0x30) : mword 64) 4
                             = mword_of_int (FR + 0x34)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp34) in "Hpc".
             (* ---- +0x2e c.ld a0,24(a0) : a0 := f->ip ---- *)
             assert (Hpip : add_vec (rget B7 Ra0) (sign_extend' 64 (mword_of_int 24 : mword 12))
                            = a_fip k).
             { rewrite (rget_ne B7 Ra0 ltac:(vm_compute; discriminate)) HB7a0. reflexivity. }
             iEval (rewrite -Hpip) in "Hcip".
             iApply (wp_cld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x34)) Ra0 Ra0
                       (mword_of_int 24 : mword 12) B7 (K - 6)%nat (fc_ip Cf) b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc [] Hcip").
             { iApply (fri_34 with "Htext"). }
             iIntros (CID71 Hs71) "Hcg Hpc Hcip". iEval (rewrite Hpip) in "Hcip".
             set (I1 := <[Regidx Ra0 := regval_into_reg (fc_ip Cf)]> B7).
             assert (Hpp36 : add_vec_int (mword_of_int (FR + 0x34) : mword 64) 2
                             = mword_of_int (FR + 0x36)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp36) in "Hpc".
             (* ---- +0x30 jal ra,ilock ---- *)
             iApply (wp_jal_s_sconf (mword_of_int (FR + 0x36)) Rra
                       (mword_of_int 2092926 : mword 21) I1 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
             { iApply (fri_36 with "Htext"). }
             iIntros (CID72 Hs72) "Hcg Hpc".
             set (I2 := <[Regidx Rra := regval_into_reg
                           (add_vec_int (mword_of_int (FR + 0x36) : mword 64) 4)]> I1).
             assert (Htgtil : add_vec (mword_of_int (FR + 0x36) : mword 64)
                       (sign_extend' 64 (mword_of_int 2092926 : mword 21))
                       = mword_of_int KernelSyms.ilock)
               by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Htgtil) in "Hpc".
             assert (HI2a0 : I2 !!! Regidx Ra0 = fc_ip Cf).
             { rewrite /I2 upd_ne; [| vm_compute; discriminate].
               rewrite /I1; apply upd_eq. }
             assert (HI2ra : I2 !!! Regidx Rra
                             = add_vec_int (mword_of_int (FR + 0x36) : mword 64) 4)
               by (rewrite /I2; apply upd_eq).
             assert (HI2sp : I2 !!! Regidx csp_rs1 = spr).
             { rewrite /I2 upd_ne; [| vm_compute; discriminate].
               rewrite /I1 upd_ne; [exact HB7sp | vm_compute; discriminate]. }
             assert (HI2s1 : I2 !!! Regidx Rs1 = fnode k).
             { rewrite /I2 upd_ne; [| vm_compute; discriminate].
               rewrite /I1 upd_ne; [exact HB7s1 | vm_compute; discriminate]. }
             assert (HI2s2 : I2 !!! Regidx Rs2 = m !!! Regidx Ra1).
             { rewrite /I2 upd_ne; [| vm_compute; discriminate].
               rewrite /I1 upd_ne; [exact HB7s2 | vm_compute; discriminate]. }
             assert (HI2s3 : I2 !!! Regidx Rs3 = (mword_of_int n : mword 64)).
             { rewrite /I2 upd_ne; [| vm_compute; discriminate].
               rewrite /I1 upd_ne; [exact HB7s3 | vm_compute; discriminate]. }
             assert (HI2thr : forall c : mword 5, is_cs_idx c = true ->
                       c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                       I2 !!! Regidx c = m !!! Regidx c).
             { intros c Hcs N2 N8 N9 N18 N19.
               rewrite /I2 upd_ne; [| regne].
               rewrite /I1 upd_ne; [| regne].
               exact (HB7thr c Hcs N2 N8 N9 N18 N19). }
             (* THE PID QUARTER, lent out of the block for the length of the
                ilock call and closed again the instant it returns. *)
             iDestruct (proc_priv_core_bare_acc pj pidv U with "Hpriv") as "[Hppid Hpivbk]".
             iDestruct (cpu_own_transport CID CID72 0%nat eb pj b ltac:(wp_next_chain)
                          with "Hcnt") as "Hcnt".
             (* SpecIlock v4 names the share's GENERATION (design 17.3 (A));
                the payload's slice already does, so nothing has to be
                introduced here -- the [inode_shr_gen_intro] this call used
                to open with is gone with the caller-supplied [inode_shr]. *)
             (* THE SHARE'S OWN STAMPS, presented at the acquire (R1): the floor
                ilock hands back is the checkout's [Kt] (FileOffProtocol,
                proto_read_llb -> proto_read_checkout) *)
             iDestruct (proto_read_llb with "Hoh") as (mo) "[Hat #Hllbo]".
             iDestruct (off_fd_at_qsum with "Hat") as "[%Hqmo Hat]".
             iApply (Ilock.wp_ilock_dep_sconf γs j γlp
 (frn_pd fn) (frn_pav fn) (frn_pu fn)

                       gil gisl

 ikk (ssh/2)%Qp gsh losh tlsh
                       (DepRd (ssh/2)%Qp icfg_dev inm gsh losh) (ShotK ty0)
 inm
                       pidv (DfracOwn (1/4)) (frn_dqs fn)
                       I2 (K - 6)%nat eb b
                       _ U (fr_av_ilock K HK) eq_refl
                       ltac:(intros _; exists ty0; reflexivity)
                       Hik Hlg Hist Hibcov Hinlt Hj Hgs
                       ltac:(rewrite HI2a0; exact Hipk) Hbelow
                       with "Hcg Hcnt [] [] Htext Hkd Hpc Hpenv Hbio Hitbl Hesc Hireg
                             Hslk [%] Hflsh Hclaimsfr Href [] Hshot0 Hsb Hppid Hprocs
                             Hdevi Hdgeom Hdlock Hbslot Hllbo").
             all: try lkbelow.
             all: try (exact Hlesh).
             { rewrite Heb /trap_csrs_ext. done. }
             { rewrite Heb /cpu_claim_ext. done. }
             { rewrite /ic_dep_side. done. }
             (* v3: ilock also hands back the checkout descriptor's other
                half, which iunlock consumes to select its own escrow arm
                (design §14.8) *)
             iIntros (CIDil Hsil mil dnl bml fl_)
               "%Hcsil Hflk Hcg Hcnt _ _ Hpc Hppid Hsb Hbslot Hheld Hdep Hoffr
                Hidev Hinum Hvalid Hlk #Hshot Hfrz %Hfr_ _ %Hilkp".
             iDestruct "Hflk" as (Kt) "[%HKt #Hflt]".
             iDestruct ("Hpivbk" with "Hppid") as "Hpriv".
             assert (Hpc34 : ret_pc (I2 !!! Regidx Rra) = mword_of_int (FR + 0x3a)).
             { rewrite HI2ra. apply bv_eq; vm_compute; reflexivity. }
             iEval (rewrite Hpc34) in "Hpc".
             pose proof Hcsil as Hcsil_cs.
             assert (Hmilsp : mil !!! Regidx csp_rs1 = spr).
             { rewrite (callee_saved_lookup Hcsil_cs csp_rs1 ltac:(vm_compute; reflexivity)).
               exact HI2sp. }
             assert (Hmils1 : mil !!! Regidx Rs1 = fnode k).
             { rewrite (callee_saved_lookup Hcsil_cs Rs1 ltac:(vm_compute; reflexivity)).
               exact HI2s1. }
             assert (Hmils2 : mil !!! Regidx Rs2 = m !!! Regidx Ra1).
             { rewrite (callee_saved_lookup Hcsil_cs Rs2 ltac:(vm_compute; reflexivity)).
               exact HI2s2. }
             assert (Hmils3 : mil !!! Regidx Rs3 = (mword_of_int n : mword 64)).
             { rewrite (callee_saved_lookup Hcsil_cs Rs3 ltac:(vm_compute; reflexivity)).
               exact HI2s3. }
             assert (Hmilthr : forall c : mword 5, is_cs_idx c = true ->
                       c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                       mil !!! Regidx c = m !!! Regidx c).
             { intros c Hcs N2 N8 N9 N18 N19.
               rewrite (callee_saved_lookup Hcsil_cs c Hcs).
               exact (HI2thr c Hcs N2 N8 N9 N18 N19). }
             (* ---- PEEL the checked-out bundle.  The valid cell is no longer
                    inside it (SpecIlock v2 hands it out beside the content)
                    and it IS [FileInvDefs.off_mark], the borrow marker.  The
                    cells arrive addressed by SLOT; the file layer speaks the
                    [ip] its own [f->ip] cell holds. ---- *)
             (* ---- THE READ ARM (durable-fs-plan.md section 3, [ilock]
                without a transaction; durable-disk B''-join).  fileread is
                the other true read-locker: no [log_op], so no transaction
                share to park, so its withdrawal is a SHARE.  It sheds three
                quarters of the bundle straight back into the escrow's read
                arm and keeps the metadata and addrs CELLS plus a QUARTER of
                the byte legs -- which is exactly what [readi] runs on, since
                readi modifies nothing and its only use of a data block is an
                AGREEMENT (lane B''-blk).  The escrow keeps [dinode_at] (so
                this call cannot move a record), the byte legs at 3/4, the
                link ledger and the two contents holds, i.e. what plan
                section 4's collection finds inside.

                The quarter's own [top_frag] quarter is what pins the arm's
                node at the park; the record and block map come back proven
                equal to the ones the cells hold
                ([FsStateEra.era_node_pair_inj]). ---- *)
             (* NO GHOST STEP (durable-disk B''-tx3): the shed is inside the
                checkout ([IcacheEscrow.ic_swap_checkout_rd]), so the escrow
                never holds a bundleless arm for this call. *)
             iEval (rewrite /ic_dep_held /=) in "Hlk".
             iDestruct "Hlk" as (data) "(%Hiok & %Hloc & Hmeta & Haddrs & Hquarter)".
             pose proof (FsStateEra.node_shape_ok_of_inode_ok fsc_cov fsc_logst
                           dnl bml data Hiok) as Hsh.
             iDestruct (FsStateEra.inode_rd_era_era_node_to fsc_fs (DfracOwn (1/4))
                          inm dnl bml data Hsh Hloc with "Hquarter")
               as "(Hindres & Hblocks & Htop)".
             destruct Hiok as (Hbmwf & Hbmcov & Hdaddr & Hdty & Hszb & Hholes
                               & Hsized).
             iEval (rewrite -Hipk) in "Hmeta".
             iEval (rewrite -Hipk) in "Haddrs".
             iEval (rewrite -Hipk) in "Hidev".
             iAssert (inode_map_q fsc_fs (DfracOwn (1/4)) (fc_ip Cf) bml)
               with "[Haddrs Hindres]" as "Hmap".
             { rewrite /inode_map_q. iFrame. }
             (* ---- CHECK OUT the offset cell, from the inode's LEDGER
                    (off-ledger ruling): the fragment proves membership, the
                    valid cell -- ilock's, at the slot the payload named --
                    is the marker, and one liveness unit is parked. ---- *)
             iApply fupd_wp.
             (* r25 item 24: CHECK OUT the fd's off box -- the row out of the
                inode's rows (its floor is [Kp]), the share's floor from the
                acquire ([Kt]), the cell resident at the running context *)
             iDestruct (sie_cap_gpr_own_ctx_acc with "Hcg") as "[Hrun Hcgb]".
             iMod (proto_read_checkout ⊤ ikk k q γb0 γo0 Cf mo Kt CtxIdDefs.cur_ctx
                     ltac:(solve_ndisj) Hipk Hik HKt with "Hrun Hflt Hat Hoffr")
               as "(Hrun & Hres & #Hbox0 & #Hmem0 & %T0 & Hhold & Hd0 & Hc0 & %Tr & Hrest)".
             iDestruct ("Hcgb" with "Hrun") as "Hcg".
             iDestruct "Hres" as (v) "(Hoff & %Hwf & Hgv)".
             pose proof (bv_unsigned_in_range _ v) as Hvr.
             assert (Hoffz : Z.of_nat (Z.to_nat (bv_unsigned v)) = bv_unsigned v)
               by (apply Z2Nat.id; exact (proj1 Hvr)).
             assert (Hnz : Z.of_nat (Z.to_nat n) = n) by (apply Z2Nat.id; exact Hn0).
             (* ==============================================================
                THE OBSERVATION FIRES AT THE CHECKIN, below, once per exit --
                [FsAbsReadFire.arf_read_fire] opens [ftopN] off the payload's
                OWN [top_frag] quarter, fires the caller's commit once with
                the kernel's half of the offset shadow lent and returned
                UNMOVED -- the fire itself then advances it by the count,
                out of the descriptor's [OffGv.off_user_inv] -- and gives
                the quarter straight back.  A
                read retags no row, so this is an INSERTION into the landed
                walk, where the write walk's fire STANDS IN for the retag.

                WHY THERE.  The offset's half moves by the count readi
                delivered, known only after readi.  The state does not move
                between the checkout and the checkin -- the lock window IS the
                one instant -- so the readings [ard_pre] needs are the
                checkout's: the offset respects [FileInvDefs.off_wf] (the cell
                just produced it), the row's bytes respect the size cap (the
                loaded record's [Hszb]), and the row is the authority's (the
                fire proves that itself).
                ============================================================== *)
             assert (Hoffcap : (Z.to_nat (bv_unsigned v) <= MAXFILE * BSIZE)%nat).
             { assert (Hwfz : (bv_unsigned v
                               <= Z.of_nat MAXFILE * Z.of_nat BSIZE)%Z)
                 by exact Hwf.
               pose proof (proj1 Hvr) as Hv0. lia. }
             assert (Hszn : (bv_unsigned (di_size dnl)
                             <= Z.of_nat (MAXFILE * BSIZE)%nat)%Z)
               by (rewrite Nat2Z.inj_mul; exact Hszb).
             iModIntro.
             (* ---- +0x34 c.mv a4,s3 : a4 := n ---- *)
             iApply (wp_cmv_s_sconf (mword_of_int (FR + 0x3a)) Ra4 Rs3 mil (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc []").
             { iApply (fri_3a with "Htext"). }
             iIntros (CID73 Hs73) "Hcg Hpc". iEval (rgne) in "Hcg".
             set (J1 := <[Regidx Ra4 := regval_into_reg
                           (add_vec zero_reg (mil !!! Regidx Rs3))]> mil).
             assert (HJ1s1 : J1 !!! Regidx Rs1 = fnode k)
               by (rewrite /J1 upd_ne; [exact Hmils1 | vm_compute; discriminate]).
             assert (Hpp3c : add_vec_int (mword_of_int (FR + 0x3a) : mword 64) 2
                             = mword_of_int (FR + 0x3c)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp3c) in "Hpc".
             (* ---- +0x36 c.lw a3,32(s1) : THE BORROWED CELL ---- *)
             assert (Hpoff : add_vec (rget J1 Rs1) (sign_extend' 64 (mword_of_int 32 : mword 12))
                             = a_foff k).
             { rewrite (rget_ne J1 Rs1 ltac:(vm_compute; discriminate)) HJ1s1. reflexivity. }
             iEval (rewrite -Hpoff) in "Hoff".
             iApply (wp_clw_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x3c)) Ra3 Rs1
                       (mword_of_int 32 : mword 12) J1 (K - 6)%nat v b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc [] Hoff").
             { iApply (fri_3c with "Htext"). }
             iIntros (CID74 Hs74) "Hcg Hpc Hoff". iEval (rewrite Hpoff) in "Hoff".
             set (J2 := <[Regidx Ra3 := regval_into_reg (sign_extend' 64 v)]> J1).
             assert (Hpp3e : add_vec_int (mword_of_int (FR + 0x3c) : mword 64) 2
                             = mword_of_int (FR + 0x3e)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp3e) in "Hpc".
             (* ---- +0x38 c.mv a2,s2 : the user destination ---- *)
             iApply (wp_cmv_s_sconf (mword_of_int (FR + 0x3e)) Ra2 Rs2 J2 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc []").
             { iApply (fri_3e with "Htext"). }
             iIntros (CID75 Hs75) "Hcg Hpc". iEval (rgne) in "Hcg".
             set (J3 := <[Regidx Ra2 := regval_into_reg
                           (add_vec zero_reg (J2 !!! Regidx Rs2))]> J2).
             assert (Hpp40 : add_vec_int (mword_of_int (FR + 0x3e) : mword 64) 2
                             = mword_of_int (FR + 0x40)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp40) in "Hpc".
             (* ---- +0x3a c.li a1,1 : the destination is a USER address ---- *)
             iApply (wp_cli_s_sconf (mword_of_int (FR + 0x40)) Ra1
                       (mword_of_int 1 : mword 6) (mword_of_int 1 : mword 64)
                       J3 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok) fr_li1
                       with "Hcg Hpc []").
             { iApply (fri_40 with "Htext"). }
             iIntros (CID76 Hs76) "Hcg Hpc".
             set (J4 := <[Regidx Ra1 := regval_into_reg (mword_of_int 1 : mword 64)]> J3).
             assert (HJ4s1 : J4 !!! Regidx Rs1 = fnode k).
             { rewrite /J4 upd_ne; [| vm_compute; discriminate].
               rewrite /J3 upd_ne; [| vm_compute; discriminate].
               rewrite /J2 upd_ne; [exact HJ1s1 | vm_compute; discriminate]. }
             assert (Hpp42 : add_vec_int (mword_of_int (FR + 0x40) : mword 64) 2
                             = mword_of_int (FR + 0x42)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp42) in "Hpc".
             (* ---- +0x3c c.ld a0,24(s1) : a0 := f->ip ---- *)
             assert (Hpip2 : add_vec (rget J4 Rs1) (sign_extend' 64 (mword_of_int 24 : mword 12))
                             = a_fip k).
             { rewrite (rget_ne J4 Rs1 ltac:(vm_compute; discriminate)) HJ4s1. reflexivity. }
             iEval (rewrite -Hpip2) in "Hcip".
             iApply (wp_cld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x42)) Ra0 Rs1
                       (mword_of_int 24 : mword 12) J4 (K - 6)%nat (fc_ip Cf) b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc [] Hcip").
             { iApply (fri_42 with "Htext"). }
             iIntros (CID77 Hs77) "Hcg Hpc Hcip". iEval (rewrite Hpip2) in "Hcip".
             set (J5 := <[Regidx Ra0 := regval_into_reg (fc_ip Cf)]> J4).
             assert (Hpp44 : add_vec_int (mword_of_int (FR + 0x42) : mword 64) 2
                             = mword_of_int (FR + 0x44)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp44) in "Hpc".
             (* ---- +0x3e jal ra,readi ---- *)
             iApply (wp_jal_s_sconf (mword_of_int (FR + 0x44)) Rra
                       (mword_of_int 2093898 : mword 21) J5 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
             { iApply (fri_44 with "Htext"). }
             iIntros (CID78 Hs78) "Hcg Hpc".
             set (J6 := <[Regidx Rra := regval_into_reg
                           (add_vec_int (mword_of_int (FR + 0x44) : mword 64) 4)]> J5).
             assert (Htgtrd : add_vec (mword_of_int (FR + 0x44) : mword 64)
                       (sign_extend' 64 (mword_of_int 2093898 : mword 21))
                       = mword_of_int KernelSyms.readi)
               by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Htgtrd) in "Hpc".
             assert (HJ6a0 : J6 !!! Regidx Ra0 = fc_ip Cf).
             { rewrite /J6 upd_ne; [| vm_compute; discriminate].
               rewrite /J5; apply upd_eq. }
             assert (HJ6a1 : J6 !!! Regidx Ra1 = (mword_of_int 1 : mword 64)).
             { rewrite /J6 upd_ne; [| vm_compute; discriminate].
               rewrite /J5 upd_ne; [| vm_compute; discriminate].
               rewrite /J4; apply upd_eq. }
             assert (HJ6a3 : J6 !!! Regidx Ra3
                             = (mword_of_int (Z.of_nat (Z.to_nat (bv_unsigned v))) : mword 64)).
             { rewrite Hoffz.
               rewrite /J6 upd_ne; [| vm_compute; discriminate].
               rewrite /J5 upd_ne; [| vm_compute; discriminate].
               rewrite /J4 upd_ne; [| vm_compute; discriminate].
               rewrite /J3 upd_ne; [| vm_compute; discriminate].
               rewrite /J2 upd_eq. unfold regval_into_reg.
               exact (fr_off_reg v (off_wf_lt31 v Hwf)). }
             assert (HJ6a4 : J6 !!! Regidx Ra4
                             = (mword_of_int (Z.of_nat (Z.to_nat n)) : mword 64)).
             { rewrite Hnz.
               rewrite /J6 upd_ne; [| vm_compute; discriminate].
               rewrite /J5 upd_ne; [| vm_compute; discriminate].
               rewrite /J4 upd_ne; [| vm_compute; discriminate].
               rewrite /J3 upd_ne; [| vm_compute; discriminate].
               rewrite /J2 upd_ne; [| vm_compute; discriminate].
               rewrite /J1 upd_eq. unfold regval_into_reg.
               rewrite Hmils3. apply add_vec_zero_l. }
             assert (HJ6ra : J6 !!! Regidx Rra
                             = add_vec_int (mword_of_int (FR + 0x44) : mword 64) 4)
               by (rewrite /J6; apply upd_eq).
             assert (HJ6sp : J6 !!! Regidx csp_rs1 = spr).
             { rewrite /J6 upd_ne; [| vm_compute; discriminate].
               rewrite /J5 upd_ne; [| vm_compute; discriminate].
               rewrite /J4 upd_ne; [| vm_compute; discriminate].
               rewrite /J3 upd_ne; [| vm_compute; discriminate].
               rewrite /J2 upd_ne; [| vm_compute; discriminate].
               rewrite /J1 upd_ne; [exact Hmilsp | vm_compute; discriminate]. }
             assert (HJ6s1 : J6 !!! Regidx Rs1 = fnode k).
             { rewrite /J6 upd_ne; [| vm_compute; discriminate].
               rewrite /J5 upd_ne; [exact HJ4s1 | vm_compute; discriminate]. }
             assert (HJ6thr : forall c : mword 5, is_cs_idx c = true ->
                       c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                       J6 !!! Regidx c = m !!! Regidx c).
             { intros c Hcs N2 N8 N9 N18 N19.
               rewrite /J6 upd_ne; [| regne].
               rewrite /J5 upd_ne; [| regne].
               rewrite /J4 upd_ne; [| regne].
               rewrite /J3 upd_ne; [| regne].
               rewrite /J2 upd_ne; [| regne].
               rewrite /J1 upd_ne; [| regne].
               exact (Hmilthr c Hcs N2 N8 N9 N18 N19). }
             assert (Hjoint : (Z.of_nat (Z.to_nat (bv_unsigned v))
                               + Z.of_nat (Z.to_nat n) < 2 ^ 32)%Z).
             { rewrite Hoffz Hnz.
               exact (fr_off_n_lt32 _ _ (proj1 (bv_unsigned_in_range 32 v)) Hwf
                        (proj2 Hn)). }
             (* readi's own premises are the 32-bit ones: [off] alone, and
                the sum GUARDED by the size test -- fileread's [f->off] is
                below 2^31 and its count is bounded, so both are the joint
                bound above, and the guard is discarded. *)
             assert (Hoff32 : (Z.of_nat (Z.to_nat (bv_unsigned v))
                               < 2 ^ 32)%Z) by lia.
             assert (Hjoint32 : (Z.of_nat (Z.to_nat (bv_unsigned v))
                                 <= bv_unsigned (di_size dnl) ->
                                 Z.of_nat (Z.to_nat (bv_unsigned v))
                                 + Z.of_nat (Z.to_nat n) < 2 ^ 32)%Z)
               by (intros _; lia).
             (* BOTH UINTS ARE BELOW 2^31, which is what makes the ABI's sign
                extension the identity ([rd_arg32_small]).  Before 31f115a
                this fell out of the contract's own [MAXFILE*BSIZE + n < 2^31];
                now the offset comes from [off_wf] and the count from the
                [int] range, which is all the contract states. *)
             assert (Hoff31 : (Z.of_nat (Z.to_nat (bv_unsigned v)) < 2 ^ 31)%Z)
               by (rewrite Hoffz; exact (off_wf_lt31 v Hwf)).
             assert (Hn31 : (Z.of_nat (Z.to_nat n) < 2 ^ 31)%Z)
               by (rewrite Hnz; exact (proj2 Hn)).
             (* readi takes its two uints in the ABI's sign-extended form;
                fileread's are both below 2^31 (the joint bound above), where
                that is the identity *)
             assert (HJ6a3' : J6 !!! Regidx Ra3
                              = sign_extend' 64
                                  (mword_of_int
                                     (Z.of_nat (Z.to_nat (bv_unsigned v)))
                                   : mword 32))
               by (rewrite HJ6a3; apply rd_arg32_small; lia).
             assert (HJ6a4' : J6 !!! Regidx Ra4
                              = sign_extend' 64
                                  (mword_of_int (Z.of_nat (Z.to_nat n))
                                   : mword 32))
               by (rewrite HJ6a4; apply rd_arg32_small; lia).
             iDestruct (cpu_own_transport CIDil CID78 0%nat eb pj b ltac:(wp_next_chain)
                          with "Hcnt") as "Hcnt".
             (* the byte view's row (durable-disk 1c-flip step 3) *)
             iPoseProof (ireg_inv_bytes with "Hireg") as "#Hrow".
             iApply (Readi.wp_readi_sconf KT0 γs j γlp
 (frn_pd fn) (frn_pav fn) (frn_pu fn)
 γf
 (fc_ip Cf)
                       bml data dnl
                       true (Z.to_nat (bv_unsigned v)) (Z.to_nat n)
                       (fun _ => (mword_of_int 0 : mword 8)) (upd_usM U _) pidv (DfracOwn (1/4)) (DfracOwn (1/2))
                       J6 (K - 6)%nat eb b
                       _ (fr_av_readi K HK) Hlg Hbmwf Hbmcov Hszb
                       Hoff32 Hjoint32 Hj Hgs
                       HJ6a0 ltac:(rewrite HJ6a1; by vm_compute) HJ6a3' HJ6a4' Hbelow
                       with "Hcg Hcnt [] [] Htext Hkd Hpc Hpenv Hbio Hrow Hkenv Hidev Hmeta Hmap
                             Hblocks Hpriv Hprocs Hdevi Hdgeom
                             Hdlock Hbslot").
             all: try lkbelow.
             { rewrite Heb /trap_csrs_ext. done. }
             { rewrite Heb /cpu_claim_ext. done. }
             iIntros (CIDrd Hsrd mrd tot P') "%Hcsrd %Hupt %Htotcl %Hrdret Hcg Hcnt _ _ Hpc Hidev Hmeta Hmap Hblocks
                                              Hpriv Hbslot".
             (* the user arm's block, at the count readi returned it at
                (permit sweep L1b) *)
             iDestruct "Hpriv" as (krd) "[%Hkrd Hpriv]".
             (* readi's post is PRECISE since tier 3: it names the window it
                wrote at its own a2 as an EQUATION on the image, and that a2
                is fileread's [addr] carried in s2.  The block is re-formed
                at the dispatcher's spelling of the window here; everything
                below travels at [Mrd]. *)
             assert (HJ6a2 : J6 !!! Regidx Ra2 = m !!! Regidx Ra1).
             { rewrite /J6 upd_ne; [| regne]. rewrite /J5 upd_ne; [| regne].
               rewrite /J4 upd_ne; [| regne]. rewrite /J3 upd_eq.
               unfold regval_into_reg.
               rewrite (_ : J2 !!! Regidx Rs2 = m !!! Regidx Ra1);
                 [apply add_vec_zero_l | rewrite <- Hmils2; fra1]. }
             iAssert (proc_priv_core pj pidv
                        (upd_usM (us_upt (upd_usV U (upd_ev (us_V U) krd)) P')
                           (umem_wr (us_M U) (m !!! Regidx Ra1) tot
                              (rd_bytes data (Z.to_nat (bv_unsigned v))))))%I
               with "[Hpriv]" as "Hpriv".
             { iEval (rewrite HJ6a2) in "Hpriv". iExact "Hpriv". }
             set (Mrd := umem_wr (us_M U) (m !!! Regidx Ra1) tot
                           (rd_bytes data (Z.to_nat (bv_unsigned v)))).
             (* the clamp only shrinks, so what readi delivered fits the
                dispatcher's own bound *)
             assert (Hfrdtot : (Z.of_nat tot <= Z.max 0 n)%Z).
             { pose proof (rd_clamp_le (di_size dnl) (Z.to_nat (bv_unsigned v))
                             (Z.to_nat n)) as Hcl.
               rewrite Z.max_r; lia. }
             assert (Hpc42 : ret_pc (J6 !!! Regidx Rra) = mword_of_int (FR + 0x48)).
             { rewrite HJ6ra. apply bv_eq; vm_compute; reflexivity. }
             iEval (rewrite Hpc42) in "Hpc".
             pose proof Hcsrd as Hcsrd_cs.
             assert (Hmrdsp : mrd !!! Regidx csp_rs1 = spr).
             { rewrite (callee_saved_lookup Hcsrd_cs csp_rs1 ltac:(vm_compute; reflexivity)).
               exact HJ6sp. }
             assert (Hmrds1 : mrd !!! Regidx Rs1 = fnode k).
             { rewrite (callee_saved_lookup Hcsrd_cs Rs1 ltac:(vm_compute; reflexivity)).
               exact HJ6s1. }
             assert (Hmrdthr : forall c : mword 5, is_cs_idx c = true ->
                       c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                       mrd !!! Regidx c = m !!! Regidx c).
             { intros c Hcs N2 N8 N9 N18 N19.
               rewrite (callee_saved_lookup Hcsrd_cs c Hcs).
               exact (HJ6thr c Hcs N2 N8 N9 N18 N19). }
             (* ---- +0x42 c.mv s2,a0 : park the count ---- *)
             iApply (wp_cmv_s_sconf (mword_of_int (FR + 0x48)) Rs2 Ra0 mrd (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc []").
             { iApply (fri_48 with "Htext"). }
             iIntros (CID79 Hs79) "Hcg Hpc". iEval (rgne) in "Hcg".
             set (M1 := <[Regidx Rs2 := regval_into_reg
                           (add_vec zero_reg (mrd !!! Regidx Ra0))]> mrd).
             assert (HM1s2 : M1 !!! Regidx Rs2 = mrd !!! Regidx Ra0).
             { rewrite /M1 upd_eq. unfold regval_into_reg. apply add_vec_zero_l. }
             assert (HM1a0 : M1 !!! Regidx Ra0 = mrd !!! Regidx Ra0)
               by (rewrite /M1 upd_ne; [reflexivity | vm_compute; discriminate]).
             assert (HM1s1 : M1 !!! Regidx Rs1 = fnode k)
               by (rewrite /M1 upd_ne; [exact Hmrds1 | vm_compute; discriminate]).
             assert (HM1sp : M1 !!! Regidx csp_rs1 = spr)
               by (rewrite /M1 upd_ne; [exact Hmrdsp | vm_compute; discriminate]).
             assert (HM1thr : forall c : mword 5, is_cs_idx c = true ->
                       c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                       M1 !!! Regidx c = m !!! Regidx c).
             { intros c Hcs N2 N8 N9 N18 N19.
               rewrite /M1 upd_ne; [| regne].
               exact (Hmrdthr c Hcs N2 N8 N9 N18 N19). }
             assert (Hpp4a : add_vec_int (mword_of_int (FR + 0x48) : mword 64) 2
                             = mword_of_int (FR + 0x4a)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hpp4a) in "Hpc".
             (* what the count is, and that it is a legal fileread return *)
             assert (Hclampn : (tot <= Z.to_nat n)%nat).
             { apply (Nat.le_trans _ _ _ Htotcl). apply fr_clamp_le. }
             assert (Hretok : fileread_ret n (mrd !!! Regidx Ra0)).
             { apply (fr_ret_of_readi n tot (Z.to_nat n) _ Hn0 Hnz Hclampn).
               destruct Hrdret as [[H1 _] | [H1 _]]; [by left | by right]. }
             assert (Htgt54 : add_vec (mword_of_int (FR + 0x4a) : mword 64)
                       (sign_extend' 64 (mword_of_int 10 : mword 13))
                       = mword_of_int (FR + 0x54))
               by (apply bv_eq; vm_compute; reflexivity).
             (* [blez a0]: the update runs on a STRICTLY POSITIVE count only,
                and readi's -1 arm and its zero arm both take the branch.  The
                skip disjunct carries WHICH of the two, and the run disjunct
                carries readi's own EQUATION, because the observation's return
                tie is read off them and nothing below mentions [Hrdret] again
                on the run side. *)
             (* ...AND THE -1 SKIP CARRIES readi's REASON (lane READ-RELAY):
                the copyout that faulted named a byte of THIS buffer the
                process cannot be written at, at readi's own a2, which is
                fileread's [addr] ([HJ6a2]).  It rides the skip disjunct
                because that is the only disjunct that can be -1. *)
             assert (Hcase : (zopz0zKzJ_s (zero_reg : mword 64) (mrd !!! Regidx Ra0) = true
                              /\ ((mrd !!! Regidx Ra0 = (mword_of_int (-1) : mword 64)
                                   /\ rd_fail_why (pv_upt (us_V U))
                                        (m !!! Regidx Ra1 : mword 64) (Z.to_nat n))
                                  \/ (mrd !!! Regidx Ra0
                                        = (mword_of_int (Z.of_nat tot) : mword 64)
                                      /\ tot = 0%nat)))
                             \/ (mrd !!! Regidx Ra0
                                 = (mword_of_int (Z.of_nat tot) : mword 64)
                                 /\ (0 < tot)%nat
                                 /\ tot = rd_clamp (di_size dnl)
                                            (Z.to_nat (bv_unsigned v)) (Z.to_nat n))).
             { destruct Hrdret as [[H1 [_ Hwhy]] | [H1 Hteq]].
               - assert (Hwhy' : rd_fail_why (pv_upt (us_V U))
                                   (m !!! Regidx Ra1 : mword 64) (Z.to_nat n))
                   by (rewrite -HJ6a2; exact Hwhy).
                 left. split; [rewrite H1; exact fr_blez_m1 |].
                 left. split; [exact H1 | exact Hwhy'].
               - destruct (decide (tot = 0%nat)) as [Ht0 | Htne].
                 + left. split; [rewrite H1 Ht0; exact fr_blez_zero | right; by split].
                 + right. split; [exact H1 |]. split; [| exact Hteq].
                   destruct tot as [| t']; [contradiction | apply Nat.lt_0_succ]. }
             destruct Hcase as [[Htk Hskip] | (Hra0 & Htotpos & Htoteq)].
             ++ (* ---- the update is SKIPPED: the cell goes back unchanged ---- *)
                iApply (wp_bge_x0_taken_s_sconf (mword_of_int (FR + 0x4a))
                          (mword_of_int 10 : mword 13) Ra0 M1 (K - 6)%nat b
                          ltac:(vm_compute; discriminate)
                          ltac:(rgne; rewrite HM1a0; exact Htk)
                          ltac:(rewrite Htgt54; vm_compute; reflexivity)
                          with "Hcg Hpc []").
                { iApply (fri_4a with "Htext"). }
                iApply bi.later_intro. iIntros (CID80 Hs80) "Hcg Hpc".
                iEval (rewrite Htgt54) in "Hpc".
                iApply fupd_wp.
                (* THE FIRE, at advance 0: the offset did not move *)
                iMod (arf_read_fire_om om0 fsc_fs ⊤ (DfracOwn (1/4)) Fr
                        (bv_unsigned inm) γo0 (Z.to_nat (bv_unsigned v)) 0%nat
                        true wbx (era_node dnl bml data)
                        ltac:(solve_ndisj) Hoffcap
                        (arf_size_ok_era dnl bml data Hszn)
                        (arf_era_typed dnl bml data Hdty)
                        with "[] [Hfrow0] [Hau] [Htop] [Hgv]") as "(Htop & Hgv & Hfired)";
                  [iApply (ireg_inv_ftop with "Hireg")
                  | rewrite -Hstm; iExact "Hfrow0" | iExact "Hau"
                  | iExact "Htop" | rewrite Hoffz; iExact "Hgv" |].
                iDestruct "Hfired" as (avf) "[%Hrowf HΦf]".
                assert (Hpref : ard_pre avf (bv_unsigned inm)
                                  (Z.to_nat (bv_unsigned v))
                                  (abs_row (era_node dnl bml data))).
                { split; [exact Hrowf | split;
                    [exact Hoffcap | exact (arf_size_ok_era dnl bml data Hszn)]]. }
                (* CHECK IN the cell, at the value it went out with *)
                iDestruct (sie_cap_gpr_own_ctx_acc with "Hcg") as "[Hrun Hcgb]".
                iEval (rewrite Nat.add_0_r Hoffz) in "Hgv".
                iDestruct (off_resident_of γo0 k v Hwf with "Hoff Hgv") as "Hres".
                iMod (proto_read_park ⊤ ikk k q γb0 γo0 Cf mo T0 Tr CtxIdDefs.cur_ctx
                        ltac:(solve_ndisj) Hipk Hik Hqmo
                        with "Hrun Hres Hhold Hd0 Hc0 Hbox0 Hmem0 Hrest")
                  as "(Hrun & Hoh & Hoffd)".
                iDestruct ("Hcgb" with "Hrun") as "Hcg".
                iModIntro.
                (* ---- THE READ ARM COMES HOME (B''-join).  readi changed
                   no byte, so the quarter goes back exactly as it came out
                   and the escrow re-forms the payload against its own
                   residue; the pure clauses never left the arm. ---- *)
                iAssert (i_valid (ientry ikk) ↦₄ valid_word true)%I
                  with "[Hvalid]" as "Hvalid"; [iExact "Hvalid" |].
                iEval (rewrite Hipk) in "Hidev".
                iDestruct "Hmap" as "[Haddrs Hindres]".
                iEval (rewrite Hipk) in "Haddrs".
                iEval (rewrite Hipk) in "Hmeta".
                iDestruct (FsStateEra.inode_rd_era_era_node_of fsc_fs (DfracOwn (1/4))
                             inm dnl bml data Hsh Hloc
                             with "Hindres Hblocks Htop") as "Hquarter".
                (* the quarter goes home inside [ic_swap_park_dep]'s own
                   ghost step (durable-disk B''-tx3); nothing is unshed
                   first. *)
                iAssert (ic_dep_held fsc_fs fsc_ireg fsc_cov
                           fsc_logst (DepRd (ssh/2)%Qp icfg_dev inm gsh losh)
                           ikk inm dnl bml)%I
                  with "[Hmeta Haddrs Hquarter]" as "Hlk".
                { rewrite /ic_dep_held /=.
                  iExists data. iFrame "Hmeta Haddrs Hquarter".
                  iSplitR; [iPureIntro; split_and!;
                    [exact Hbmwf | exact Hbmcov | exact Hdaddr | exact Hdty
                    | exact Hszb | exact Hholes | exact Hsized] |].
                  iPureIntro; exact Hloc. }
                (* ---- +0x4e c.ld a0,24(s1) ; +0x50 jal ra,iunlock ---- *)
                assert (Hpip3 : add_vec (rget M1 Rs1)
                                  (sign_extend' 64 (mword_of_int 24 : mword 12))
                                = a_fip k).
                { rewrite (rget_ne M1 Rs1 ltac:(vm_compute; discriminate)) HM1s1.
                  reflexivity. }
                iEval (rewrite -Hpip3) in "Hcip".
                iApply (wp_cld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x54)) Ra0 Rs1
                          (mword_of_int 24 : mword 12) M1 (K - 6)%nat (fc_ip Cf) b
                          ltac:(vm_compute; discriminate) ltac:(rdok)
                          with "Hcg Hpc [] Hcip").
                { iApply (fri_54 with "Htext"). }
                iIntros (CID81 Hs81) "Hcg Hpc Hcip". iEval (rewrite Hpip3) in "Hcip".
                set (N1 := <[Regidx Ra0 := regval_into_reg (fc_ip Cf)]> M1).
                assert (Hpp56 : add_vec_int (mword_of_int (FR + 0x54) : mword 64) 2
                                = mword_of_int (FR + 0x56))
                  by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Hpp56) in "Hpc".
                iApply (wp_jal_s_sconf (mword_of_int (FR + 0x56)) Rra
                          (mword_of_int 2093068 : mword 21) N1 (K - 6)%nat b
                          ltac:(vm_compute; discriminate) ltac:(rdok)
                          ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
                { iApply (fri_56 with "Htext"). }
                iIntros (CID82 Hs82) "Hcg Hpc".
                set (N2 := <[Regidx Rra := regval_into_reg
                              (add_vec_int (mword_of_int (FR + 0x56) : mword 64) 4)]> N1).
                assert (Htgtiu : add_vec (mword_of_int (FR + 0x56) : mword 64)
                          (sign_extend' 64 (mword_of_int 2093068 : mword 21))
                          = mword_of_int KernelSyms.iunlock)
                  by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Htgtiu) in "Hpc".
                assert (HN2a0 : N2 !!! Regidx Ra0 = fc_ip Cf).
                { rewrite /N2 upd_ne; [| vm_compute; discriminate].
                  rewrite /N1; apply upd_eq. }
                assert (HN2ra : N2 !!! Regidx Rra
                                = add_vec_int (mword_of_int (FR + 0x56) : mword 64) 4)
                  by (rewrite /N2; apply upd_eq).
                assert (HN2sp : N2 !!! Regidx csp_rs1 = spr).
                { rewrite /N2 upd_ne; [| vm_compute; discriminate].
                  rewrite /N1 upd_ne; [exact HM1sp | vm_compute; discriminate]. }
                assert (HN2s2 : N2 !!! Regidx Rs2 = (mrd !!! Regidx Ra0)).
                { rewrite /N2 upd_ne; [| vm_compute; discriminate].
                  rewrite /N1 upd_ne; [exact HM1s2 | vm_compute; discriminate]. }
                assert (HN2thr : forall c : mword 5, is_cs_idx c = true ->
                          c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                          N2 !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2n N8 N9 N18 N19.
                  rewrite /N2 upd_ne; [| regne].
                  rewrite /N1 upd_ne; [| regne].
                  exact (HM1thr c Hcs N2n N8 N9 N18 N19). }
                iDestruct (proc_priv_core_bare_acc pj pidv (upd_usM (us_upt (upd_usV U (upd_ev (us_V U) krd)) P') Mrd) with "Hpriv")
                  as "[Hppid Hpivbk2]".
                iDestruct (cpu_own_transport CIDrd CID82 0%nat eb pj b
                             ltac:(wp_next_chain) with "Hcnt") as "Hcnt".
                iApply (Iunlock.wp_iunlock_dep_sconf γs
                          gil gisl
                          ikk (ssh/2)%Qp gsh losh tlsh
                          (DepRd (ssh/2)%Qp icfg_dev inm gsh losh) icfg_dev inm
                          dnl bml
                          pidv (DfracOwn (1/4)) N2 (K - 6)%nat eb pj b
                          lks (upd_usM (us_upt (upd_usV U (upd_ev (us_V U) krd)) P') Mrd) (fr_av_iunlock K HK) eq_refl Hik
                          ltac:(rewrite HN2a0; exact Hipk)
                          ltac:(lkbelow)
                          with "Hcg Hcnt Htext Hpc Hitbl Hesc Hslk
                                Hheld Hppid Hprocs
                                [//] Hflsh Hclaimsfr Hdep Hoffd Hidev Hinum Hvalid Hlk Hshot Hfrz").
                all: try lkbelow.
                iIntros (CIDiu Hsiu miu) "%Hcsiu Hcg Hcnt Hpc Hppid Hrefout _".
                iDestruct ("Hpivbk2" with "Hppid") as "Hpriv".
                (* THE GATHER (A6.145): the kept half PINS the returned
                   half's (g, lo) by agreement; the genlo halves rejoin. *)
                iAssert (IcacheRef.inode_shr_genlo ikk ssh icfg_dev inm
                           gsh losh)
                  with "[Hkeep Hrefout]" as "Hshr".
                { rewrite (IcacheRef.inode_shr_genlo_halve ikk ssh). iFrame. }
                iEval (rewrite -(carve_off_inode _ _ _ _ _ _ Htyi)) in "Hoh".
                iDestruct ("Hpayback" with "Hshr Hoh") as "Hrpay".
                assert (Hpc54 : ret_pc (N2 !!! Regidx Rra) = mword_of_int (FR + 0x5a)).
                { rewrite HN2ra. apply bv_eq; vm_compute; reflexivity. }
                iEval (rewrite Hpc54) in "Hpc".
                pose proof Hcsiu as Hcsiu_cs.
                assert (Hmiusp : miu !!! Regidx csp_rs1 = pa_stk sp0 6).
                { rewrite (callee_saved_lookup Hcsiu_cs csp_rs1
                             ltac:(vm_compute; reflexivity)).
                  rewrite HN2sp. exact HsprS. }
                assert (Hmius2 : miu !!! Regidx Rs2 = (mrd !!! Regidx Ra0)).
                { rewrite (callee_saved_lookup Hcsiu_cs Rs2 ltac:(vm_compute; reflexivity)).
                  exact HN2s2. }
                assert (Hmiuthr : forall c : mword 5, is_cs_idx c = true ->
                          c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                          miu !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2n N8 N9 N18 N19.
                  rewrite (callee_saved_lookup Hcsiu_cs c Hcs).
                  exact (HN2thr c Hcs N2n N8 N9 N18 N19). }
                (* ---- +0x54 / +0x56: restore s1 and s3, then FALL into the
                       epilogue at +0x58 ---- *)
                iApply (fr_rest2 (CID0 := CIDiu) miu (K - 6)%nat sp0
                          (m !!! Regidx Rs1) (m !!! Regidx Rs3)
                          (FR + 0x5a) (FR + 0x5c) (FR + 0x5e) pj b Hmiusp
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          with "Hcg Hpc [] [] Hb3 Hb5").
                { iApply (fri_5a with "Htext"). }
                { iApply (fri_5c with "Htext"). }
                iIntros (CID83 Hs83 Mr) "%Hmr Hcg Hpc Hb3 Hb5".
                destruct Hmr as (Hmrsp & Hmrs1 & Hmrs3 & Hmrthr).
                assert (HMrs2 : Mr !!! Regidx Rs2 = (mrd !!! Regidx Ra0)).
                { rewrite (Hmrthr Rs2 ltac:(vm_compute; reflexivity)
                            ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)).
                  exact Hmius2. }
                assert (HMrthr : forall c : mword 5, is_cs_idx c = true -> c <> csp_rs1 ->
                          c <> Rs0 -> c <> Rs2 -> Mr !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2n N8 N18.
                  destruct (decide (c = Rs1)) as [->|N9]; [exact Hmrs1|].
                  destruct (decide (c = Rs3)) as [->|N19]; [exact Hmrs3|].
                  rewrite (Hmrthr c Hcs N9 N19).
                  exact (Hmiuthr c Hcs N2n N8 N9 N18 N19). }
                iApply (fr_epi (CID0 := CID83) m Mr K sp0 (m !!! Regidx Rra)
                          (m !!! Regidx Rs0) (m !!! Regidx Rs2) (mrd !!! Regidx Ra0)
                          (m !!! Regidx Rs1) (m !!! Regidx Rs3) u6 pj b
                          (fr_K6 K HK) eq_refl eq_refl eq_refl eq_refl Hmrsp HMrs2 HMrthr
                          with "Hcg Htext Hpc Hb1 Hb2 Hb3 Hb4 Hb5 Hb6").
                iIntros (CIDe Hse mfin) "%Hcsr Hcg Hpc".
                destruct Hcsr as [Hcsf Hrv].
                iDestruct (cpu_own_transport CIDiu CIDe 0%nat eb pj b
                             ltac:(wp_next_chain) with "Hcnt") as "Hcnt".
                iSpecialize ("Hcont" $! CIDe with "[]"); [iPureIntro; wp_next_chain|].
                iApply ("Hcont" $! mfin (mrd !!! Regidx Ra0) P' tot
                          (rd_bytes data (Z.to_nat (bv_unsigned v))) krd
                          with "[%] [%] [%] [%] [%] [%] Hcg Hcnt [Hpc]
                                [Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv]
                                Hpriv
                                [Hsb Hbslot] [HP HΦf]").
                { exact Hcsf. }
                { exact Hupt. }
                { exact Hfrdtot. }
                { first [ right; reflexivity
                          | left; reflexivity
                          | destruct Htiepr as [[Hx _] | Hx]; [ right; exact Hx | left; exact Hx ]
                          | destruct Hrdret as [[Hx _] | [Hx _]];
                              [ right; exact Hx | left; exact Hx ]
                          | destruct (Z.le_gt_cases 0 r) as [H0 | H0];
                              [ left; rewrite (Htiecr H0); reflexivity
                              | right; f_equal; lia ] ]. }
                { exact Hrv. }
                { exact Hkrd. }
                { iEval (rewrite /ret_tgt). iExact "Hpc". }
                { rewrite /file_ref /file_fields.
                  iFrame "Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv". }
                { iApply (fr_env_out_fs fn st Cf inumx _ _ _ Hok Htyi). rewrite /fileread_fs_out.
                  iFrame "Hsb Hbslot". }
                (* THE SKIP COVERS TWO ARMS, and readi's own disjunction is
                   what separates them.  The COPYOUT FAULT lands in
                   [read_post_fail]'s FIRED disjunct -- the lock window
                   happened and the source value was observed even though the
                   copy died -- and readi's zero-count return is an ordinary
                   ok arm at the exact count. *)
                { iSplitR; [iPureIntro; exact Hretok |].
                  iApply (fileread_extra_inode_of _ _ st om0 wbx (bv_unsigned inm) γo0
                            n Fr Rd _ _ _ _ _ _ _ Hstm with "HP").
                  destruct Hskip as [[H1 Hwhy1] | [H1 Ht0]].
                  { rewrite /read_arms /read_post_fail. iRight.
                    iSplitR; [iPureIntro; exact H1 |]. iRight.
                    iSplitR; [iPureIntro; exact Hn0 |].
                    iSplitR; [iPureIntro; exact Hwhy1 |].
                    iExists avf, (Z.to_nat (bv_unsigned v)),
                      (abs_row (era_node dnl bml data)).
                    iSplitR; [iPureIntro; exact Hpref |]. iExact "HΦf". }
                  { destruct Hrdret as [[H1' _] | [_ Hteq]].
                    { exfalso. rewrite H1' in H1. apply (f_equal bv_unsigned) in H1.
                      rewrite Ht0 in H1. vm_compute in H1. discriminate. }
                    rewrite /read_arms /read_post_ok. iLeft.
                    iExists avf, (Z.to_nat (bv_unsigned v)),
                      (abs_row (era_node dnl bml data)), 0%nat.
                    iSplitR; [iPureIntro; exact Hpref |].
                    iSplitR; [iPureIntro; exact Hn0 |].
                    iSplitR; [iPureIntro; rewrite H1;
                              exact (fr_ret_tie n dnl bml data
                                       (Z.to_nat (bv_unsigned v)) tot Hn0 Hteq) |].
                    iSplitR; [iPureIntro; rewrite H1 Ht0; vm_compute; reflexivity |].
                    (* THE BUFFER TIE IS VACUOUS AT ADVANCE 0: no byte
                       landed, so there is no index to name. *)
                    iSplitR;
                      [ iPureIntro;
                        destruct (an_node (abs_row (era_node dnl bml data)));
                        [ intros _ jj Hjj; exfalso; lia | exact I | exact I ] |].
                    iExact "HΦf". } }
             ++ (* ---- the update RUNS: f->off += r ---- *)
                assert (Hadv : (Z.of_nat (Z.to_nat (bv_unsigned v)) + Z.of_nat tot
                                <= Z.of_nat MAXFILE * Z.of_nat BSIZE)%Z).
                { apply (fileread_off_advance (di_size dnl)
                           (Z.to_nat (bv_unsigned v)) (Z.to_nat n) tot Htotcl Hszb).
                  rewrite Hoffz. exact Hwf. }
                rewrite Hoffz in Hadv.
                assert (Htotb : (1 <= Z.of_nat tot < 2 ^ 63)%Z).
                { split.
                  - apply (proj1 (Nat2Z.inj_le 1 tot)). exact Htotpos.
                  - exact (fr_tot_lt63 _ _ (proj1 Hvr) Hadv). }
                iApply (wp_bge_x0_fall_s_sconf (mword_of_int (FR + 0x4a))
                          (mword_of_int 10 : mword 13) Ra0 M1 (K - 6)%nat b
                          ltac:(vm_compute; discriminate)
                          ltac:(rgne; rewrite HM1a0 Hra0;
                                exact (fr_blez_pos (Z.of_nat tot) Htotb))
                          with "Hcg Hpc []").
                { iApply (fri_4a with "Htext"). }
                iIntros (CID90 Hs90) "Hcg Hpc".
                assert (Hpp4e : add_vec_int (mword_of_int (FR + 0x4a) : mword 64) 4
                                = mword_of_int (FR + 0x4e))
                  by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Hpp4e) in "Hpc".
                (* +0x48 c.lw a5,32(s1) : the SAME cell, still ours, still [v] *)
                assert (Hpoff2 : add_vec (rget M1 Rs1)
                                   (sign_extend' 64 (mword_of_int 32 : mword 12))
                                 = a_foff k).
                { rewrite (rget_ne M1 Rs1 ltac:(vm_compute; discriminate)) HM1s1.
                  reflexivity. }
                iEval (rewrite -Hpoff2) in "Hoff".
                iApply (wp_clw_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x4e)) Ra5 Rs1
                          (mword_of_int 32 : mword 12) M1 (K - 6)%nat v b
                          ltac:(vm_compute; discriminate) ltac:(rdok)
                          with "Hcg Hpc [] Hoff").
                { iApply (fri_4e with "Htext"). }
                iIntros (CID94 Hs94) "Hcg Hpc Hoff". iEval (rewrite Hpoff2) in "Hoff".
                set (M2 := <[Regidx Ra5 := regval_into_reg (sign_extend' 64 v)]> M1).
                assert (HM2a5 : M2 !!! Regidx Ra5 = sign_extend' 64 v)
                  by (rewrite /M2; apply upd_eq).
                assert (HM2a0 : M2 !!! Regidx Ra0
                                = (mword_of_int (Z.of_nat tot) : mword 64)).
                { rewrite /M2 upd_ne; [| vm_compute; discriminate].
                  rewrite HM1a0. exact Hra0. }
                assert (HM2s1 : M2 !!! Regidx Rs1 = fnode k)
                  by (rewrite /M2 upd_ne; [exact HM1s1 | vm_compute; discriminate]).
                assert (Hpp50 : add_vec_int (mword_of_int (FR + 0x4e) : mword 64) 2
                                = mword_of_int (FR + 0x50))
                  by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Hpp50) in "Hpc".
                (* +0x4a c.addw a5,a5,a0 *)
                assert (Hc2 : creg2reg_idx (Cregidx (mword_of_int 2)) = Regidx Ra0)
                  by (vm_compute; reflexivity).
                iApply (wp_addw_s_sconf (mword_of_int (FR + 0x50)) Ra5 Ra0
                          M2 (K - 6)%nat b
                          ltac:(vm_compute; discriminate) ltac:(rdok)
                          with "Hcg Hpc []").
                { iEval (rewrite -Hc2 -Hc7). iApply (fri_50 with "Htext"). }
                iIntros (CID95 Hs95) "Hcg Hpc". iEval (rgne; rgne) in "Hcg".
                set (M3 := <[Regidx Ra5 := regval_into_reg
                              (sign_extend' 64 (add_vec
                                 (subrange_vec_dec (M2 !!! Regidx Ra5) 31 0 : mword 32)
                                 (subrange_vec_dec (M2 !!! Regidx Ra0) 31 0 : mword 32)))]> M2).
                assert (HM3s1 : M3 !!! Regidx Rs1 = fnode k)
                  by (rewrite /M3 upd_ne; [exact HM2s1 | vm_compute; discriminate]).
                assert (Hstv : trunc32 (rget M3 Ra5)
                               = (mword_of_int (bv_unsigned v + Z.of_nat tot) : mword 32)).
                { rgne. rewrite /M3 upd_eq. unfold regval_into_reg.
                  rewrite HM2a5 HM2a0. apply fr_addw_store. }
                assert (Hpp52 : add_vec_int (mword_of_int (FR + 0x50) : mword 64) 2
                                = mword_of_int (FR + 0x52))
                  by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Hpp52) in "Hpc".
                (* +0x4c c.sw a5,32(s1) : f->off = off + r *)
                assert (Hpoff3 : add_vec (rget M3 Rs1)
                                   (sign_extend' 64 (mword_of_int 32 : mword 12))
                                 = a_foff k).
                { rewrite (rget_ne M3 Rs1 ltac:(vm_compute; discriminate)) HM3s1.
                  reflexivity. }
                iEval (rewrite -Hpoff3) in "Hoff".
                iApply (wp_csw_s_sconf (mword_of_int (FR + 0x52)) Ra5 Rs1
                          (mword_of_int 32 : mword 12) M3 (K - 6)%nat v b
                          with "Hcg Hpc [] Hoff").
                { iApply (fri_52 with "Htext"). }
                iIntros (CID96 Hs96) "Hcg Hpc Hoff".
                iEval (rewrite Hpoff3) in "Hoff". iEval (rewrite Hstv) in "Hoff".
                set (M4 := M3).
                assert (HM4s1 : M4 !!! Regidx Rs1 = fnode k) by exact HM3s1.
                assert (HM4sp : M4 !!! Regidx csp_rs1 = spr).
                { rewrite /M4 /M3 upd_ne; [| vm_compute; discriminate].
                  rewrite /M2 upd_ne; [exact HM1sp | vm_compute; discriminate]. }
                assert (HM4s2 : M4 !!! Regidx Rs2
                                = (mword_of_int (Z.of_nat tot) : mword 64)).
                { rewrite /M4 /M3 upd_ne; [| vm_compute; discriminate].
                  rewrite /M2 upd_ne; [| vm_compute; discriminate].
                  rewrite HM1s2. exact Hra0. }
                assert (HM4thr : forall c : mword 5, is_cs_idx c = true ->
                          c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                          M4 !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2n N8 N9 N18 N19.
                  rewrite /M4 /M3 upd_ne; [| regne].
                  rewrite /M2 upd_ne; [| regne].
                  exact (HM1thr c Hcs N2n N8 N9 N18 N19). }
                assert (Hretok2 : fileread_ret n (mword_of_int (Z.of_nat tot) : mword 64)).
                { rewrite -Hra0. exact Hretok. }
                assert (Hwf2 : off_wf (mword_of_int (bv_unsigned v + Z.of_nat tot)
                                       : mword 32)).
                { apply fr_off_wf_new;
                    [exact (proj1 Hvr) | apply Nat2Z.is_nonneg | exact Hadv]. }
                assert (Hpp54 : add_vec_int (mword_of_int (FR + 0x52) : mword 64) 2
                                = mword_of_int (FR + 0x54))
                  by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Hpp54) in "Hpc".
                iApply fupd_wp.
                (* THE FIRE, at advance [tot]: the bytes and the offset move
                   in the one fupd *)
                iMod (arf_read_fire_om om0 fsc_fs ⊤ (DfracOwn (1/4)) Fr
                        (bv_unsigned inm) γo0 (Z.to_nat (bv_unsigned v)) tot
                        true wbx (era_node dnl bml data)
                        ltac:(solve_ndisj) Hoffcap
                        (arf_size_ok_era dnl bml data Hszn)
                        (arf_era_typed dnl bml data Hdty)
                        with "[] [Hfrow0] [Hau] [Htop] [Hgv]") as "(Htop & Hgv & Hfired)";
                  [iApply (ireg_inv_ftop with "Hireg")
                  | rewrite -Hstm; iExact "Hfrow0" | iExact "Hau"
                  | iExact "Htop" | rewrite Hoffz; iExact "Hgv" |].
                iDestruct "Hfired" as (avf) "[%Hrowf HΦf]".
                assert (Hpref : ard_pre avf (bv_unsigned inm)
                                  (Z.to_nat (bv_unsigned v))
                                  (abs_row (era_node dnl bml data))).
                { split; [exact Hrowf | split;
                    [exact Hoffcap | exact (arf_size_ok_era dnl bml data Hszn)]]. }
                (* CHECK IN the advanced cell: the half came back at exactly
                   the word the store wrote *)
                iDestruct (sie_cap_gpr_own_ctx_acc with "Hcg") as "[Hrun Hcgb]".
                iEval (rewrite Nat2Z.inj_add Hoffz) in "Hgv".
                iDestruct (off_resident_of γo0 k (mword_of_int (bv_unsigned v + Z.of_nat tot))
                             Hwf2 with "Hoff [Hgv]") as "Hres".
                { rewrite moi32_unsigned bvw32_small; [iExact "Hgv" |].
                  split; [lia |]. apply (Z.le_lt_trans _ (Z.of_nat MAXFILE * Z.of_nat BSIZE));
                    [exact Hadv | vm_compute; reflexivity]. }
                iMod (proto_read_park ⊤ ikk k q γb0 γo0 Cf mo T0 Tr CtxIdDefs.cur_ctx
                        ltac:(solve_ndisj) Hipk Hik Hqmo
                        with "Hrun Hres Hhold Hd0 Hc0 Hbox0 Hmem0 Hrest")
                  as "(Hrun & Hoh & Hoffd)".
                iDestruct ("Hcgb" with "Hrun") as "Hcg".
                iModIntro.
                (* ---- THE READ ARM COMES HOME (B''-join).  readi changed
                   no byte, so the quarter goes back exactly as it came out
                   and the escrow re-forms the payload against its own
                   residue; the pure clauses never left the arm. ---- *)
                iAssert (i_valid (ientry ikk) ↦₄ valid_word true)%I
                  with "[Hvalid]" as "Hvalid"; [iExact "Hvalid" |].
                iEval (rewrite Hipk) in "Hidev".
                iDestruct "Hmap" as "[Haddrs Hindres]".
                iEval (rewrite Hipk) in "Haddrs".
                iEval (rewrite Hipk) in "Hmeta".
                iDestruct (FsStateEra.inode_rd_era_era_node_of fsc_fs (DfracOwn (1/4))
                             inm dnl bml data Hsh Hloc
                             with "Hindres Hblocks Htop") as "Hquarter".
                (* the quarter goes home inside [ic_swap_park_dep]'s own
                   ghost step (durable-disk B''-tx3); nothing is unshed
                   first. *)
                iAssert (ic_dep_held fsc_fs fsc_ireg fsc_cov
                           fsc_logst (DepRd (ssh/2)%Qp icfg_dev inm gsh losh)
                           ikk inm dnl bml)%I
                  with "[Hmeta Haddrs Hquarter]" as "Hlk".
                { rewrite /ic_dep_held /=.
                  iExists data. iFrame "Hmeta Haddrs Hquarter".
                  iSplitR; [iPureIntro; split_and!;
                    [exact Hbmwf | exact Hbmcov | exact Hdaddr | exact Hdty
                    | exact Hszb | exact Hholes | exact Hsized] |].
                  iPureIntro; exact Hloc. }
                (* ---- +0x4e c.ld a0,24(s1) ; +0x50 jal ra,iunlock ---- *)
                assert (Hpip3 : add_vec (rget M4 Rs1)
                                  (sign_extend' 64 (mword_of_int 24 : mword 12))
                                = a_fip k).
                { rewrite (rget_ne M4 Rs1 ltac:(vm_compute; discriminate)) HM4s1.
                  reflexivity. }
                iEval (rewrite -Hpip3) in "Hcip".
                iApply (wp_cld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (FR + 0x54)) Ra0 Rs1
                          (mword_of_int 24 : mword 12) M4 (K - 6)%nat (fc_ip Cf) b
                          ltac:(vm_compute; discriminate) ltac:(rdok)
                          with "Hcg Hpc [] Hcip").
                { iApply (fri_54 with "Htext"). }
                iIntros (CID91 Hs91) "Hcg Hpc Hcip". iEval (rewrite Hpip3) in "Hcip".
                set (N1 := <[Regidx Ra0 := regval_into_reg (fc_ip Cf)]> M4).
                assert (Hpp56 : add_vec_int (mword_of_int (FR + 0x54) : mword 64) 2
                                = mword_of_int (FR + 0x56))
                  by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Hpp56) in "Hpc".
                iApply (wp_jal_s_sconf (mword_of_int (FR + 0x56)) Rra
                          (mword_of_int 2093068 : mword 21) N1 (K - 6)%nat b
                          ltac:(vm_compute; discriminate) ltac:(rdok)
                          ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
                { iApply (fri_56 with "Htext"). }
                iIntros (CID92 Hs92) "Hcg Hpc".
                set (N2 := <[Regidx Rra := regval_into_reg
                              (add_vec_int (mword_of_int (FR + 0x56) : mword 64) 4)]> N1).
                assert (Htgtiu : add_vec (mword_of_int (FR + 0x56) : mword 64)
                          (sign_extend' 64 (mword_of_int 2093068 : mword 21))
                          = mword_of_int KernelSyms.iunlock)
                  by (apply bv_eq; vm_compute; reflexivity).
                iEval (rewrite Htgtiu) in "Hpc".
                assert (HN2a0 : N2 !!! Regidx Ra0 = fc_ip Cf).
                { rewrite /N2 upd_ne; [| vm_compute; discriminate].
                  rewrite /N1; apply upd_eq. }
                assert (HN2ra : N2 !!! Regidx Rra
                                = add_vec_int (mword_of_int (FR + 0x56) : mword 64) 4)
                  by (rewrite /N2; apply upd_eq).
                assert (HN2sp : N2 !!! Regidx csp_rs1 = spr).
                { rewrite /N2 upd_ne; [| vm_compute; discriminate].
                  rewrite /N1 upd_ne; [exact HM4sp | vm_compute; discriminate]. }
                assert (HN2s2 : N2 !!! Regidx Rs2 = (mword_of_int (Z.of_nat tot))).
                { rewrite /N2 upd_ne; [| vm_compute; discriminate].
                  rewrite /N1 upd_ne; [exact HM4s2 | vm_compute; discriminate]. }
                assert (HN2thr : forall c : mword 5, is_cs_idx c = true ->
                          c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                          N2 !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2n N8 N9 N18 N19.
                  rewrite /N2 upd_ne; [| regne].
                  rewrite /N1 upd_ne; [| regne].
                  exact (HM4thr c Hcs N2n N8 N9 N18 N19). }
                iDestruct (proc_priv_core_bare_acc pj pidv (upd_usM (us_upt (upd_usV U (upd_ev (us_V U) krd)) P') Mrd) with "Hpriv")
                  as "[Hppid Hpivbk2]".
                iDestruct (cpu_own_transport CIDrd CID92 0%nat eb pj b
                             ltac:(wp_next_chain) with "Hcnt") as "Hcnt".
                iApply (Iunlock.wp_iunlock_dep_sconf γs
                          gil gisl
                          ikk (ssh/2)%Qp gsh losh tlsh
                          (DepRd (ssh/2)%Qp icfg_dev inm gsh losh) icfg_dev inm
                          dnl bml
                          pidv (DfracOwn (1/4)) N2 (K - 6)%nat eb pj b
                          lks (upd_usM (us_upt (upd_usV U (upd_ev (us_V U) krd)) P') Mrd) (fr_av_iunlock K HK) eq_refl Hik
                          ltac:(rewrite HN2a0; exact Hipk)
                          ltac:(lkbelow)
                          with "Hcg Hcnt Htext Hpc Hitbl Hesc Hslk
                                Hheld Hppid Hprocs
                                [//] Hflsh Hclaimsfr Hdep Hoffd Hidev Hinum Hvalid Hlk Hshot Hfrz").
                all: try lkbelow.
                iIntros (CIDiu Hsiu miu) "%Hcsiu Hcg Hcnt Hpc Hppid Hrefout _".
                iDestruct ("Hpivbk2" with "Hppid") as "Hpriv".
                (* THE GATHER (A6.145): the kept half PINS the returned
                   half's (g, lo) by agreement; the genlo halves rejoin. *)
                iAssert (IcacheRef.inode_shr_genlo ikk ssh icfg_dev inm
                           gsh losh)
                  with "[Hkeep Hrefout]" as "Hshr".
                { rewrite (IcacheRef.inode_shr_genlo_halve ikk ssh). iFrame. }
                iEval (rewrite -(carve_off_inode _ _ _ _ _ _ Htyi)) in "Hoh".
                iDestruct ("Hpayback" with "Hshr Hoh") as "Hrpay".
                assert (Hpc54 : ret_pc (N2 !!! Regidx Rra) = mword_of_int (FR + 0x5a)).
                { rewrite HN2ra. apply bv_eq; vm_compute; reflexivity. }
                iEval (rewrite Hpc54) in "Hpc".
                pose proof Hcsiu as Hcsiu_cs.
                assert (Hmiusp : miu !!! Regidx csp_rs1 = pa_stk sp0 6).
                { rewrite (callee_saved_lookup Hcsiu_cs csp_rs1
                             ltac:(vm_compute; reflexivity)).
                  rewrite HN2sp. exact HsprS. }
                assert (Hmius2 : miu !!! Regidx Rs2 = (mword_of_int (Z.of_nat tot))).
                { rewrite (callee_saved_lookup Hcsiu_cs Rs2 ltac:(vm_compute; reflexivity)).
                  exact HN2s2. }
                assert (Hmiuthr : forall c : mword 5, is_cs_idx c = true ->
                          c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 -> c <> Rs2 -> c <> Rs3 ->
                          miu !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2n N8 N9 N18 N19.
                  rewrite (callee_saved_lookup Hcsiu_cs c Hcs).
                  exact (HN2thr c Hcs N2n N8 N9 N18 N19). }
                (* ---- +0x54 / +0x56: restore s1 and s3, then FALL into the
                       epilogue at +0x58 ---- *)
                iApply (fr_rest2 (CID0 := CIDiu) miu (K - 6)%nat sp0
                          (m !!! Regidx Rs1) (m !!! Regidx Rs3)
                          (FR + 0x5a) (FR + 0x5c) (FR + 0x5e) pj b Hmiusp
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          ltac:(apply bv_eq; vm_compute; reflexivity)
                          with "Hcg Hpc [] [] Hb3 Hb5").
                { iApply (fri_5a with "Htext"). }
                { iApply (fri_5c with "Htext"). }
                iIntros (CID93 Hs93 Mr) "%Hmr Hcg Hpc Hb3 Hb5".
                destruct Hmr as (Hmrsp & Hmrs1 & Hmrs3 & Hmrthr).
                assert (HMrs2 : Mr !!! Regidx Rs2 = (mword_of_int (Z.of_nat tot))).
                { rewrite (Hmrthr Rs2 ltac:(vm_compute; reflexivity)
                            ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)).
                  exact Hmius2. }
                assert (HMrthr : forall c : mword 5, is_cs_idx c = true -> c <> csp_rs1 ->
                          c <> Rs0 -> c <> Rs2 -> Mr !!! Regidx c = m !!! Regidx c).
                { intros c Hcs N2n N8 N18.
                  destruct (decide (c = Rs1)) as [->|N9]; [exact Hmrs1|].
                  destruct (decide (c = Rs3)) as [->|N19]; [exact Hmrs3|].
                  rewrite (Hmrthr c Hcs N9 N19).
                  exact (Hmiuthr c Hcs N2n N8 N9 N18 N19). }
                iApply (fr_epi (CID0 := CID93) m Mr K sp0 (m !!! Regidx Rra)
                          (m !!! Regidx Rs0) (m !!! Regidx Rs2) (mword_of_int (Z.of_nat tot))
                          (m !!! Regidx Rs1) (m !!! Regidx Rs3) u6 pj b
                          (fr_K6 K HK) eq_refl eq_refl eq_refl eq_refl Hmrsp HMrs2 HMrthr
                          with "Hcg Htext Hpc Hb1 Hb2 Hb3 Hb4 Hb5 Hb6").
                iIntros (CIDe Hse mfin) "%Hcsr Hcg Hpc".
                destruct Hcsr as [Hcsf Hrv].
                iDestruct (cpu_own_transport CIDiu CIDe 0%nat eb pj b
                             ltac:(wp_next_chain) with "Hcnt") as "Hcnt".
                iSpecialize ("Hcont" $! CIDe with "[]"); [iPureIntro; wp_next_chain|].
                iApply ("Hcont" $! mfin (mword_of_int (Z.of_nat tot)) P' tot
                          (rd_bytes data (Z.to_nat (bv_unsigned v))) krd
                          with "[%] [%] [%] [%] [%] [%] Hcg Hcnt [Hpc]
                                [Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv]
                                Hpriv
                                [Hsb Hbslot] [HP HΦf]").
                { exact Hcsf. }
                { exact Hupt. }
                { exact Hfrdtot. }
                { first [ right; reflexivity
                          | left; reflexivity
                          | destruct Htiepr as [[Hx _] | Hx]; [ right; exact Hx | left; exact Hx ]
                          | destruct Hrdret as [[Hx _] | [Hx _]];
                              [ right; exact Hx | left; exact Hx ]
                          | destruct (Z.le_gt_cases 0 r) as [H0 | H0];
                              [ left; rewrite (Htiecr H0); reflexivity
                              | right; f_equal; lia ] ]. }
                { exact Hrv. }
                { exact Hkrd. }
                { iEval (rewrite /ret_tgt). iExact "Hpc". }
                { rewrite /file_ref /file_fields.
                  iFrame "Hrtok Hcty Hcrd Hcwr Hcpp Hcip Hcmaj Hrpay Hrlv". }
                { iApply (fr_env_out_fs fn st Cf inumx _ _ _ Hok Htyi). rewrite /fileread_fs_out.
                  iFrame "Hsb Hbslot". }
                (* THE SUCCESS ARM, at the exact count: [Htoteq] is readi's
                   own equation, carried down by [Hcase]. *)
                { iSplitR; [iPureIntro; exact Hretok2 |].
                  iApply (fileread_extra_inode_of _ _ st om0 wbx (bv_unsigned inm) γo0
                            n Fr Rd _ _ _ _ _ _ _ Hstm with "HP").
                  rewrite /read_arms /read_post_ok. iLeft.
                  iExists avf, (Z.to_nat (bv_unsigned v)),
                    (abs_row (era_node dnl bml data)), tot.
                  iSplitR; [iPureIntro; exact Hpref |].
                  iSplitR; [iPureIntro; exact Hn0 |].
                  iSplitR; [iPureIntro;
                            exact (fr_ret_tie n dnl bml data
                                     (Z.to_nat (bv_unsigned v)) tot Hn0 Htoteq) |].
                  iSplitR; [iPureIntro; rewrite moi64_unsigned bvw64_small;
                            [reflexivity
                            | change (2 ^ 64)%Z with 18446744073709551616%Z; lia] |].
                  (* ...AND THE BUFFER: the [tot] bytes readi copied out at
                     [addr] ARE the observed file's bytes from the offset,
                     under the caller's own run linearity ([fr_buffer_tie]). *)
                  iSplitR;
                    [ iPureIntro;
                      exact (fr_buffer_tie dnl bml data (us_M U)
                               (m !!! Regidx Ra1) n
                               (Z.to_nat (bv_unsigned v)) tot
                               Hholes Hszn Htoteq) |].
                  iExact "HΦf". }
          -- (* ================ NOT A FILE AT ALL: panic ==========
                [SpecPanic] discharges the arm; panic never
                returns, so there is nothing after the [jal]. *)
             assert (Htgta4 : add_vec (mword_of_int (FR + 0x30) : mword 64)
                       (sign_extend' 64 (mword_of_int 116 : mword 13))
                       = mword_of_int (FR + 0xa4))
               by (apply bv_eq; vm_compute; reflexivity).
             iApply (wp_bne_taken_s_sconf (mword_of_int (FR + 0x30))
                       (mword_of_int 116 : mword 13) Ra4 Ra5 B7 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                       ltac:(rewrite Hcmp2; unfold neq_vec; first [rewrite Hp2 | idtac]; reflexivity)
                       ltac:(rewrite Htgta4; vm_compute; reflexivity)
                       with "Hcg Hpc []").
             { iApply (fri_30 with "Htext"). }
             iApply bi.later_intro. iIntros (CID19 Hs19) "Hcg Hpc".
             iEval (rewrite Htgta4) in "Hpc".
             iApply (wp_auipc_s_sconf (mword_of_int (FR + 0xa4)) Ra0
                       (mword_of_int 3 : mword 20) B7 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc []").
             { iApply (fri_a4 with "Htext"). }
             iIntros (CID20 Hs20) "Hcg Hpc".
             set (P1 := <[Regidx Ra0 := regval_into_reg
                           (add_vec (mword_of_int (FR + 0xa4) : mword 64)
                              (auipc_off (mword_of_int 3 : mword 20)))]> B7).
             assert (Hppa8 : add_vec_int (mword_of_int (FR + 0xa4) : mword 64) 4
                             = mword_of_int (FR + 0xa8)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hppa8) in "Hpc".
             iApply (wp_addi4_s_sconf (mword_of_int (FR + 0xa8)) Ra0 Ra0
                       (mword_of_int 370 : mword 12) P1 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       with "Hcg Hpc []").
             { iApply (fri_a8 with "Htext"). }
             iIntros (CID21 Hs21) "Hcg Hpc". iEval (rgne) in "Hcg".
             set (P2 := <[Regidx Ra0 := regval_into_reg
                           (add_vec (P1 !!! Regidx Ra0)
                              (sign_extend' 64 (mword_of_int 370 : mword 12)))]> P1).
             assert (Hppac : add_vec_int (mword_of_int (FR + 0xa8) : mword 64) 4
                             = mword_of_int (FR + 0xac)) by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Hppac) in "Hpc".
             iApply (wp_jal_s_sconf (mword_of_int (FR + 0xac)) Rra
                       (mword_of_int 2081794 : mword 21) P2 (K - 6)%nat b
                       ltac:(vm_compute; discriminate) ltac:(rdok)
                       ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
             { iApply (fri_ac with "Htext"). }
             iIntros (CID22 Hs22) "Hcg Hpc".
             assert (Htgtpanic : add_vec (mword_of_int (FR + 0xac) : mword 64)
                       (sign_extend' 64 (mword_of_int 2081794 : mword 21))
                       = mword_of_int KernelSyms.panic)
               by (apply bv_eq; vm_compute; reflexivity).
             iEval (rewrite Htgtpanic) in "Hpc".
             (* ---- panic() AS AN ORDINARY CALL, against SpecPanic ----
                a0 holds &"fileread"; [kernel_data] mints the literal and
                [panic_env] is the console bundle printk needs.  [cpu_own]
                has to arrive AT THE PANIC HART (CID22), not at the one the
                arm was entered on. *)
             iPoseProof (fr_msg_str with "Hkd") as "#Hstr".
             iDestruct (cpu_own_transport CID CID22 0%nat eb pj b
                          ltac:(wp_next_chain) with "Hcnt") as "Hcnt".
             (* THE REGFILE THE SPEC WANTS IS THE POST-JAL ONE.
                [wp_jal_s_sconf] hands back [sie_cap_gpr (<[rd := pc+4]> m)],
                so passing [P2] makes the unifier grind on
                [P2 =?= <[Rra := _]> P2] and [iSpecialize] never returns. *)
             pose (P3 := <[Regidx Rra := regval_into_reg
                            (add_vec_int (mword_of_int (FR + 0xac) : mword 64) 4)]> P2).
             assert (Ha0msg : P3 !!! Regidx Ra0 = (mword_of_int fr_msg_a : mword 64))
               by pcw.
             iApply (PN.wp_panic_sconf KT1 (CID := CID22) P3 (K - 6)%nat
                       0%nat eb b pj (PkAStr DfracDiscarded fr_msg) lks
                       (fr_panic_K K HK) eq_refl fr_panic_noff
                       (fr_panic_below lks Hbelow)
                       with "Hcg Hcnt Htext Hkd Hpc Hpenv [Hstr]").
             { rewrite /pk_desc_res Ha0msg.
               iSplit; [iPureIntro; exact fr_msg_nonul|].
               iSplit; [iPureIntro; exact fr_msg_nz|]. iExact "Hstr". }
  Qed.

End ProofFileread.

End FilereadProof.
