////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2019 Ambarella, Inc.
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected
// by intellectual property rights including, without limitation, U.S.
// and/or foreign copyrights.  This Software is also the confidential
// and proprietary information of Ambarella, Inc. and its licensors.
// You may not use, reproduce, disclose, distribute, modify, or
// otherwise prepare derivative works of this Software or any portion
// thereof except pursuant to a signed license agreement or
// nondisclosure agreement with Ambarella, Inc. or its authorized
// affiliates.  In the absence of such an agreement, you agree to
// promptly notify and return this Software to Ambarella, Inc.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
// WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
// OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL AMBARELLA, INC. OR ITS
// AFFILIATES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; COMPUTER FAILURE OR MALFUNCTION; OR BUSINESS INTERRUPTION)
// HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
// OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef bisenet_pelee_picinfo__prim_split_0_H
#define bisenet_pelee_picinfo__prim_split_0_H

#define vas_gen_header_version                      5

/* dag name */
#define bisenet_pelee_picinfo__prim_split_0_DAG_NAME    "bisenet_pelee_picinfo__prim_split_0"

/* VDG file info */
#define bisenet_pelee_picinfo__prim_split_0_vdg_name    "bisenet_pelee_picinfo__split_0.vdg"

/* VDG DAG memory info */
#define bisenet_pelee_picinfo__prim_split_0_byte_offset     340 /* 0x00000154 */
#define bisenet_pelee_picinfo__prim_split_0_byte_size   4528    /* 0x000011b0 */
#define bisenet_pelee_picinfo__prim_split_0_preferred_dram_xfer_size    1

/* bisenet_pelee_picinfo__prim_split_0 VMEM info */
#define bisenet_pelee_picinfo__prim_split_0_use_ping_pong_vmem  0
#define bisenet_pelee_picinfo__prim_split_0_VMEM_start  4096    /* 0x00001000 */
#define bisenet_pelee_picinfo__prim_split_0_VMEM_end    2073736 /* 0x001fa488 */
#define bisenet_pelee_picinfo__prim_split_0_image_start     2012984 /* 0x001eb738 */
#define bisenet_pelee_picinfo__prim_split_0_image_size  65280   /* 0x0000ff00 */
#define bisenet_pelee_picinfo__prim_split_0_dagbin_start    2073736 /* 0x001fa488 */

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'bisenet_pelee_picinfo__prim_split_0' in source file 'bisenet_pelee_picinfo__split_0.vas'
 ******************************************************************************/
/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_293_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__cnngen_demangled_name   "__pvcn_293_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__byte_offset     0   /* 0x00000000 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__vbase_byte_offset   4   /* 0x00000004 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__dbase_byte_offset   28  /* 0x0000001c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__dpitchm1_byte_offset    32  /* 0x00000020 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__W   4
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__data_num_bytes  4
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__dpitch_num_bytes    32
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_293__vmem_buffer_num_bytes   16

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_299_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__cnngen_demangled_name   "__pvcn_299_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__byte_offset     36  /* 0x00000024 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__vbase_byte_offset   40  /* 0x00000028 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__dbase_byte_offset   64  /* 0x00000040 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__dpitchm1_byte_offset    68  /* 0x00000044 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__W   12
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__dpitch_num_bytes    32
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_299__vmem_buffer_num_bytes   12

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_300_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__cnngen_demangled_name   "__pvcn_300_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__byte_offset     76  /* 0x0000004c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__vbase_byte_offset   80  /* 0x00000050 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__dbase_byte_offset   104 /* 0x00000068 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__dpitchm1_byte_offset    108 /* 0x0000006c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__W   24
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__dpitch_num_bytes    32
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_300__vmem_buffer_num_bytes   24

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_303_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__cnngen_demangled_name   "__pvcn_303_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__byte_offset     116 /* 0x00000074 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__vbase_byte_offset   120 /* 0x00000078 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__dbase_byte_offset   144 /* 0x00000090 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__dpitchm1_byte_offset    148 /* 0x00000094 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__W   4
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__data_num_bytes  2
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__dpitch_num_bytes    32
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_303__vmem_buffer_num_bytes   8

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_304_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__cnngen_demangled_name   "__pvcn_304_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__byte_offset     156 /* 0x0000009c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__vbase_byte_offset   160 /* 0x000000a0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__dbase_byte_offset   184 /* 0x000000b8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__dpitchm1_byte_offset    188 /* 0x000000bc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__W   5
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__data_num_bytes  2
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__dpitch_num_bytes    32
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_304__vmem_buffer_num_bytes   12

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_307_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__cnngen_demangled_name   "__pvcn_307_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__byte_offset     208 /* 0x000000d0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__vbase_byte_offset   212 /* 0x000000d4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__dbase_byte_offset   236 /* 0x000000ec */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__dpitchm1_byte_offset    240 /* 0x000000f0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__W   2380
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__dpitch_num_bytes    2400
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_307__vmem_buffer_num_bytes   2380

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_308_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__cnngen_demangled_name   "__pvcn_308_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__byte_offset     248 /* 0x000000f8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__vbase_byte_offset   252 /* 0x000000fc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__dbase_byte_offset   276 /* 0x00000114 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__dpitchm1_byte_offset    280 /* 0x00000118 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__W   480
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__dpitch_num_bytes    480
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_308__vmem_buffer_num_bytes   480

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_313_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__cnngen_demangled_name   "__pvcn_313_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__byte_offset     300 /* 0x0000012c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__vbase_byte_offset   304 /* 0x00000130 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__dbase_byte_offset   328 /* 0x00000148 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__dpitchm1_byte_offset    332 /* 0x0000014c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__W   424
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__dpitch_num_bytes    448
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_313__vmem_buffer_num_bytes   424

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_314_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__cnngen_demangled_name   "__pvcn_314_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__byte_offset     340 /* 0x00000154 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__vbase_byte_offset   344 /* 0x00000158 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__dbase_byte_offset   368 /* 0x00000170 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__dpitchm1_byte_offset    372 /* 0x00000174 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__W   80
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_314__vmem_buffer_num_bytes   80

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_316_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__cnngen_demangled_name   "__pvcn_316_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__byte_offset     380 /* 0x0000017c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__vbase_byte_offset   384 /* 0x00000180 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__dbase_byte_offset   408 /* 0x00000198 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__dpitchm1_byte_offset    412 /* 0x0000019c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__W   3848
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__dpitch_num_bytes    3872
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_316__vmem_buffer_num_bytes   3848

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_317_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__cnngen_demangled_name   "__pvcn_317_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__byte_offset     420 /* 0x000001a4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__vbase_byte_offset   424 /* 0x000001a8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__dbase_byte_offset   448 /* 0x000001c0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__dpitchm1_byte_offset    452 /* 0x000001c4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__W   176
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__dpitch_num_bytes    192
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_317__vmem_buffer_num_bytes   176

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_322_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__cnngen_demangled_name   "__pvcn_322_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__byte_offset     460 /* 0x000001cc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__vbase_byte_offset   464 /* 0x000001d0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__dbase_byte_offset   488 /* 0x000001e8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__dpitchm1_byte_offset    492 /* 0x000001ec */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__W   1560
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__dpitch_num_bytes    1568
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_322__vmem_buffer_num_bytes   1560

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_323_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__cnngen_demangled_name   "__pvcn_323_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__byte_offset     500 /* 0x000001f4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__vbase_byte_offset   504 /* 0x000001f8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__dbase_byte_offset   528 /* 0x00000210 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__dpitchm1_byte_offset    532 /* 0x00000214 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__W   160
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__dpitch_num_bytes    160
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_323__vmem_buffer_num_bytes   160

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_325_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__cnngen_demangled_name   "__pvcn_325_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__byte_offset     540 /* 0x0000021c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__vbase_byte_offset   544 /* 0x00000220 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__dbase_byte_offset   568 /* 0x00000238 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__dpitchm1_byte_offset    572 /* 0x0000023c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__W   844
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__dpitch_num_bytes    864
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_325__vmem_buffer_num_bytes   844

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_326_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__cnngen_demangled_name   "__pvcn_326_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__byte_offset     580 /* 0x00000244 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__vbase_byte_offset   584 /* 0x00000248 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__dbase_byte_offset   608 /* 0x00000260 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__dpitchm1_byte_offset    612 /* 0x00000264 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__W   160
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__dpitch_num_bytes    160
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_326__vmem_buffer_num_bytes   160

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_329_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__cnngen_demangled_name   "__pvcn_329_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__byte_offset     620 /* 0x0000026c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__vbase_byte_offset   624 /* 0x00000270 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__dbase_byte_offset   648 /* 0x00000288 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__dpitchm1_byte_offset    652 /* 0x0000028c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__W   1828
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__dpitch_num_bytes    1856
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_329__vmem_buffer_num_bytes   1828

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_330_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__cnngen_demangled_name   "__pvcn_330_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__byte_offset     660 /* 0x00000294 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__vbase_byte_offset   664 /* 0x00000298 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__dbase_byte_offset   688 /* 0x000002b0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__dpitchm1_byte_offset    692 /* 0x000002b4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__W   80
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_330__vmem_buffer_num_bytes   80

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_333_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__cnngen_demangled_name   "__pvcn_333_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__byte_offset     700 /* 0x000002bc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__vbase_byte_offset   704 /* 0x000002c0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__dbase_byte_offset   728 /* 0x000002d8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__dpitchm1_byte_offset    732 /* 0x000002dc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__W   1824
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__dpitch_num_bytes    1824
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_333__vmem_buffer_num_bytes   1824

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_334_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__cnngen_demangled_name   "__pvcn_334_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__byte_offset     740 /* 0x000002e4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__vbase_byte_offset   744 /* 0x000002e8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__dbase_byte_offset   768 /* 0x00000300 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__dpitchm1_byte_offset    772 /* 0x00000304 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__W   80
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_334__vmem_buffer_num_bytes   80

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_336_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__cnngen_demangled_name   "__pvcn_336_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__byte_offset     780 /* 0x0000030c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__vbase_byte_offset   784 /* 0x00000310 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__dbase_byte_offset   808 /* 0x00000328 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__dpitchm1_byte_offset    812 /* 0x0000032c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__W   1800
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__dpitch_num_bytes    1824
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_336__vmem_buffer_num_bytes   1800

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_337_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__cnngen_demangled_name   "__pvcn_337_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__byte_offset     820 /* 0x00000334 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__vbase_byte_offset   824 /* 0x00000338 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__dbase_byte_offset   848 /* 0x00000350 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__dpitchm1_byte_offset    852 /* 0x00000354 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__W   88
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_337__vmem_buffer_num_bytes   88

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_343_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__cnngen_demangled_name   "__pvcn_343_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__byte_offset     860 /* 0x0000035c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__vbase_byte_offset   864 /* 0x00000360 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__dbase_byte_offset   888 /* 0x00000378 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__dpitchm1_byte_offset    892 /* 0x0000037c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__W   1612
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__dpitch_num_bytes    1632
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_343__vmem_buffer_num_bytes   1612

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_344_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__cnngen_demangled_name   "__pvcn_344_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__byte_offset     900 /* 0x00000384 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__vbase_byte_offset   904 /* 0x00000388 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__dbase_byte_offset   928 /* 0x000003a0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__dpitchm1_byte_offset    932 /* 0x000003a4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__W   160
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__dpitch_num_bytes    160
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_344__vmem_buffer_num_bytes   160

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_347_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__cnngen_demangled_name   "__pvcn_347_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__byte_offset     940 /* 0x000003ac */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__vbase_byte_offset   944 /* 0x000003b0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__dbase_byte_offset   968 /* 0x000003c8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__dpitchm1_byte_offset    972 /* 0x000003cc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__W   1808
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__dpitch_num_bytes    1824
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_347__vmem_buffer_num_bytes   1808

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_348_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__cnngen_demangled_name   "__pvcn_348_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__byte_offset     980 /* 0x000003d4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__vbase_byte_offset   984 /* 0x000003d8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__dbase_byte_offset   1008    /* 0x000003f0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__dpitchm1_byte_offset    1012    /* 0x000003f4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__W   80
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_348__vmem_buffer_num_bytes   80

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_351_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__cnngen_demangled_name   "__pvcn_351_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__byte_offset     1020    /* 0x000003fc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__vbase_byte_offset   1024    /* 0x00000400 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__dbase_byte_offset   1048    /* 0x00000418 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__dpitchm1_byte_offset    1052    /* 0x0000041c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__W   1760
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__dpitch_num_bytes    1760
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_351__vmem_buffer_num_bytes   1760

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_352_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__cnngen_demangled_name   "__pvcn_352_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__byte_offset     1060    /* 0x00000424 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__vbase_byte_offset   1064    /* 0x00000428 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__dbase_byte_offset   1088    /* 0x00000440 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__dpitchm1_byte_offset    1092    /* 0x00000444 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__W   88
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_352__vmem_buffer_num_bytes   88

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_354_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__cnngen_demangled_name   "__pvcn_354_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__byte_offset     1100    /* 0x0000044c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__vbase_byte_offset   1104    /* 0x00000450 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__dbase_byte_offset   1128    /* 0x00000468 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__dpitchm1_byte_offset    1132    /* 0x0000046c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__W   1796
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__dpitch_num_bytes    1824
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_354__vmem_buffer_num_bytes   1796

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_355_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__cnngen_demangled_name   "__pvcn_355_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__byte_offset     1140    /* 0x00000474 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__vbase_byte_offset   1144    /* 0x00000478 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__dbase_byte_offset   1168    /* 0x00000490 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__dpitchm1_byte_offset    1172    /* 0x00000494 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__W   80
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_355__vmem_buffer_num_bytes   80

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_361_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__cnngen_demangled_name   "__pvcn_361_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__byte_offset     1180    /* 0x0000049c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__vbase_byte_offset   1184    /* 0x000004a0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__dbase_byte_offset   1208    /* 0x000004b8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__dpitchm1_byte_offset    1212    /* 0x000004bc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__W   2400
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__dpitch_num_bytes    2400
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_361__vmem_buffer_num_bytes   2400

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_362_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__cnngen_demangled_name   "__pvcn_362_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__byte_offset     1220    /* 0x000004c4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__vbase_byte_offset   1224    /* 0x000004c8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__dbase_byte_offset   1248    /* 0x000004e0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__dpitchm1_byte_offset    1252    /* 0x000004e4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__W   160
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__dpitch_num_bytes    160
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_362__vmem_buffer_num_bytes   160

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_365_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__cnngen_demangled_name   "__pvcn_365_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__byte_offset     1260    /* 0x000004ec */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__vbase_byte_offset   1264    /* 0x000004f0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__dbase_byte_offset   1288    /* 0x00000508 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__dpitchm1_byte_offset    1292    /* 0x0000050c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__W   1820
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__dpitch_num_bytes    1824
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_365__vmem_buffer_num_bytes   1820

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_366_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__cnngen_demangled_name   "__pvcn_366_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__byte_offset     1300    /* 0x00000514 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__vbase_byte_offset   1304    /* 0x00000518 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__dbase_byte_offset   1328    /* 0x00000530 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__dpitchm1_byte_offset    1332    /* 0x00000534 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__W   108
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__dpitch_num_bytes    128
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_366__vmem_buffer_num_bytes   108

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_369_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__cnngen_demangled_name   "__pvcn_369_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__byte_offset     1340    /* 0x0000053c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__vbase_byte_offset   1344    /* 0x00000540 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__dbase_byte_offset   1368    /* 0x00000558 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__dpitchm1_byte_offset    1372    /* 0x0000055c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__W   1780
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__dpitch_num_bytes    1792
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_369__vmem_buffer_num_bytes   1780

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_370_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__cnngen_demangled_name   "__pvcn_370_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__byte_offset     1380    /* 0x00000564 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__vbase_byte_offset   1384    /* 0x00000568 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__dbase_byte_offset   1408    /* 0x00000580 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__dpitchm1_byte_offset    1412    /* 0x00000584 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__W   88
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_370__vmem_buffer_num_bytes   88

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_372_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__cnngen_demangled_name   "__pvcn_372_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__byte_offset     1420    /* 0x0000058c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__vbase_byte_offset   1424    /* 0x00000590 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__dbase_byte_offset   1448    /* 0x000005a8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__dpitchm1_byte_offset    1452    /* 0x000005ac */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__W   1804
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__dpitch_num_bytes    1824
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_372__vmem_buffer_num_bytes   1804

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_373_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__cnngen_demangled_name   "__pvcn_373_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__byte_offset     1460    /* 0x000005b4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__vbase_byte_offset   1464    /* 0x000005b8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__dbase_byte_offset   1488    /* 0x000005d0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__dpitchm1_byte_offset    1492    /* 0x000005d4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__W   80
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_373__vmem_buffer_num_bytes   80

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_379_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__cnngen_demangled_name   "__pvcn_379_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__byte_offset     1500    /* 0x000005dc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__vbase_byte_offset   1504    /* 0x000005e0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__dbase_byte_offset   1528    /* 0x000005f8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__dpitchm1_byte_offset    1532    /* 0x000005fc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__W   12784
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__dpitch_num_bytes    12800
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_379__vmem_buffer_num_bytes   12784

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_380_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__cnngen_demangled_name   "__pvcn_380_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__byte_offset     1540    /* 0x00000604 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__vbase_byte_offset   1544    /* 0x00000608 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__dbase_byte_offset   1568    /* 0x00000620 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__dpitchm1_byte_offset    1572    /* 0x00000624 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__W   640
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__dpitch_num_bytes    640
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_380__vmem_buffer_num_bytes   640

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_387_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__cnngen_demangled_name   "__pvcn_387_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__byte_offset     1580    /* 0x0000062c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__vbase_byte_offset   1584    /* 0x00000630 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__dbase_byte_offset   1608    /* 0x00000648 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__dpitchm1_byte_offset    1612    /* 0x0000064c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__W   256
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__dpitch_num_bytes    256
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_387__vmem_buffer_num_bytes   256

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_388_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__cnngen_demangled_name   "__pvcn_388_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__byte_offset     1620    /* 0x00000654 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__vbase_byte_offset   1624    /* 0x00000658 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__dbase_byte_offset   1648    /* 0x00000670 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__dpitchm1_byte_offset    1652    /* 0x00000674 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__W   88
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_388__vmem_buffer_num_bytes   88

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_392_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__cnngen_demangled_name   "__pvcn_392_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__byte_offset     1660    /* 0x0000067c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__vbase_byte_offset   1664    /* 0x00000680 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__dbase_byte_offset   1688    /* 0x00000698 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__dpitchm1_byte_offset    1692    /* 0x0000069c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__W   256
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__dpitch_num_bytes    256
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_392__vmem_buffer_num_bytes   256

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_393_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__cnngen_demangled_name   "__pvcn_393_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__byte_offset     1700    /* 0x000006a4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__vbase_byte_offset   1704    /* 0x000006a8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__dbase_byte_offset   1728    /* 0x000006c0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__dpitchm1_byte_offset    1732    /* 0x000006c4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__W   88
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_393__vmem_buffer_num_bytes   88

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_397_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__cnngen_demangled_name   "__pvcn_397_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__byte_offset     1740    /* 0x000006cc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__vbase_byte_offset   1744    /* 0x000006d0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__dbase_byte_offset   1768    /* 0x000006e8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__dpitchm1_byte_offset    1772    /* 0x000006ec */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__W   256
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__dpitch_num_bytes    256
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_397__vmem_buffer_num_bytes   256

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_398_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__cnngen_demangled_name   "__pvcn_398_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__byte_offset     1780    /* 0x000006f4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__vbase_byte_offset   1784    /* 0x000006f8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__dbase_byte_offset   1808    /* 0x00000710 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__dpitchm1_byte_offset    1812    /* 0x00000714 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__W   88
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_398__vmem_buffer_num_bytes   88

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_402_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__cnngen_demangled_name   "__pvcn_402_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__byte_offset     1820    /* 0x0000071c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__vbase_byte_offset   1824    /* 0x00000720 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__dbase_byte_offset   1848    /* 0x00000738 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__dpitchm1_byte_offset    1852    /* 0x0000073c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__W   256
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__dpitch_num_bytes    256
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_402__vmem_buffer_num_bytes   256

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_403_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__cnngen_demangled_name   "__pvcn_403_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__byte_offset     1860    /* 0x00000744 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__vbase_byte_offset   1864    /* 0x00000748 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__dbase_byte_offset   1888    /* 0x00000760 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__dpitchm1_byte_offset    1892    /* 0x00000764 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__W   88
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_403__vmem_buffer_num_bytes   88

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_410_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__cnngen_demangled_name   "__pvcn_410_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__byte_offset     1900    /* 0x0000076c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__vbase_byte_offset   1904    /* 0x00000770 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__dbase_byte_offset   1928    /* 0x00000788 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__dpitchm1_byte_offset    1932    /* 0x0000078c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__W   5776
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__dpitch_num_bytes    5792
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_410__vmem_buffer_num_bytes   5776

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_411_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__cnngen_demangled_name   "__pvcn_411_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__byte_offset     1940    /* 0x00000794 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__vbase_byte_offset   1944    /* 0x00000798 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__dbase_byte_offset   1968    /* 0x000007b0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__dpitchm1_byte_offset    1972    /* 0x000007b4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__W   320
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__dpitch_num_bytes    320
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_411__vmem_buffer_num_bytes   320

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_414_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__cnngen_demangled_name   "__pvcn_414_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__byte_offset     1980    /* 0x000007bc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__vbase_byte_offset   1984    /* 0x000007c0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__dbase_byte_offset   2008    /* 0x000007d8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__dpitchm1_byte_offset    2012    /* 0x000007dc */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__W   3236
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__dpitch_num_bytes    3264
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_414__vmem_buffer_num_bytes   3236

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_415_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__cnngen_demangled_name   "__pvcn_415_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__byte_offset     2020    /* 0x000007e4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__vbase_byte_offset   2024    /* 0x000007e8 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__dbase_byte_offset   2048    /* 0x00000800 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__dpitchm1_byte_offset    2052    /* 0x00000804 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__W   88
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_415__vmem_buffer_num_bytes   88

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_418_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__cnngen_demangled_name   "__pvcn_418_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__byte_offset     2060    /* 0x0000080c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__vbase_byte_offset   2064    /* 0x00000810 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__dbase_byte_offset   2088    /* 0x00000828 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__dpitchm1_byte_offset    2092    /* 0x0000082c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__W   3216
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__dpitch_num_bytes    3232
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_418__vmem_buffer_num_bytes   3216

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_419_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__cnngen_demangled_name   "__pvcn_419_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__byte_offset     2100    /* 0x00000834 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__vbase_byte_offset   2104    /* 0x00000838 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__dbase_byte_offset   2128    /* 0x00000850 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__dpitchm1_byte_offset    2132    /* 0x00000854 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__W   80
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_419__vmem_buffer_num_bytes   80

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_421_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__cnngen_demangled_name   "__pvcn_421_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__byte_offset     2140    /* 0x0000085c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__vbase_byte_offset   2144    /* 0x00000860 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__dbase_byte_offset   2168    /* 0x00000878 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__dpitchm1_byte_offset    2172    /* 0x0000087c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__W   1648
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__dpitch_num_bytes    1664
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_421__vmem_buffer_num_bytes   1648

/* bisenet_pelee_picinfo__prim_split_0 SMB_input __pvcn_422_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__cnngen_demangled_name   "__pvcn_422_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__is_constant     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__byte_offset     2180    /* 0x00000884 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__vbase_byte_offset   2184    /* 0x00000888 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__dbase_byte_offset   2208    /* 0x000008a0 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__dpitchm1_byte_offset    2212    /* 0x000008a4 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__W   80
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__H   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__D   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__P   1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__dpitch_num_bytes    96
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__dram_format     0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__vp_interleave_mode  0
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__tile_width  1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__tile_height     1
#define bisenet_pelee_picinfo__prim_split_0___pvcn_422__vmem_buffer_num_bytes   80

/* bisenet_pelee_picinfo__prim_split_0 HMB_input Placeholder */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_cnngen_demangled_name   "Placeholder"
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_is_constant     0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_ddi_byte_size   0   /* 0x00000000 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_ddi_byte_offset     4294967295  /* 0xffffffff */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_byte_offset     2220    /* 0x000008ac */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_vbase_byte_offset   2224    /* 0x000008b0 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_dbase_byte_offset   2244    /* 0x000008c4 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_dpitchm1_byte_offset    2248    /* 0x000008c8 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_vwidth_minus_one_byte_offset    2236    /* 0x000008bc */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_vwidth_minus_one_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_vheight_minus_one_byte_offset   2238    /* 0x000008be */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_vheight_minus_one_bsize     16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_drotate_bit_offset  17926   /* 0x00004606 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_hflip_bit_offset    17927   /* 0x00004607 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_vflip_bit_offset    17928   /* 0x00004608 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_dflip_bit_offset    17929   /* 0x00004609 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_pflip_bit_offset    17930   /* 0x0000460a */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_W   1280
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_H   512
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_D   1
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_P   1
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_dpitch_num_bytes    1280
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_dram_format     0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_vp_interleave_mode  2
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_tile_width  4
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_tile_height     1
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_vmem_buffer_num_bytes   5120
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_dram_size_num_bytes     655360
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_sign    0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_datasize    0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_expoffset   0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_expbits     0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_drotate     0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_hflip   0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_vflip   0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_dflip   0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_pflip   0

/* bisenet_pelee_picinfo__prim_split_0 HMB_input Placeholder_uv */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_cnngen_demangled_name    "Placeholder_uv"
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_is_constant  0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_ddi_byte_size    0   /* 0x00000000 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_ddi_byte_offset  4294967295  /* 0xffffffff */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_byte_offset  2256    /* 0x000008d0 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_vbase_byte_offset    2260    /* 0x000008d4 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_dbase_byte_offset    2284    /* 0x000008ec */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_dpitchm1_byte_offset     2288    /* 0x000008f0 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_dpitchm1_bsize   16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_vwidth_minus_one_byte_offset     2272    /* 0x000008e0 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_vwidth_minus_one_bsize   16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_vheight_minus_one_byte_offset    2274    /* 0x000008e2 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_vheight_minus_one_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_drotate_bit_offset   18246   /* 0x00004746 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_hflip_bit_offset     18247   /* 0x00004747 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_vflip_bit_offset     18248   /* 0x00004748 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_dflip_bit_offset     18249   /* 0x00004749 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_pflip_bit_offset     18250   /* 0x0000474a */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_W    640
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_H    256
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_D    2
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_P    1
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_data_num_bytes   1
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_dpitch_num_bytes     1280
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_dram_format  1
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_vp_interleave_mode   2
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_tile_width   4
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_tile_height  1
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_vmem_buffer_num_bytes    5216
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_dram_size_num_bytes  327680
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_sign     0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_datasize     0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_expoffset    0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_expbits  0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_drotate  0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_hflip    0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_vflip    0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_dflip    0
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_uv_pflip    0

/* bisenet_pelee_picinfo__prim_split_0 VCB Placeholder_yuv444 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_cnngen_demangled_name    "Placeholder_yuv444"
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_byte_offset  2336    /* 0x00000920 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_vbase_byte_offset    2344    /* 0x00000928 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_vmem_buffer_num_bytes    23064

/* bisenet_pelee_picinfo__prim_split_0 VCB __pvcn_939_ */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_939__cnngen_demangled_name   "__pvcn_939_"
#define bisenet_pelee_picinfo__prim_split_0___pvcn_939__byte_offset     2444    /* 0x0000098c */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_939__vbase_byte_offset   2452    /* 0x00000994 */
#define bisenet_pelee_picinfo__prim_split_0___pvcn_939__vmem_buffer_num_bytes   11544

/* bisenet_pelee_picinfo__prim_split_0 VCB Placeholder_yuv444_rgb___addi___1 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb___addi___1_cnngen_demangled_name     "Placeholder_yuv444_rgb___addi___1"
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb___addi___1_byte_offset   2492    /* 0x000009bc */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb___addi___1_vbase_byte_offset     2500    /* 0x000009c4 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb___addi___1_vmem_buffer_num_bytes     15408

/* bisenet_pelee_picinfo__prim_split_0 VCB Placeholder_yuv444_rgb___conv2ipbs___2 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb___conv2ipbs___2_cnngen_demangled_name    "Placeholder_yuv444_rgb___conv2ipbs___2"
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb___conv2ipbs___2_byte_offset  2540    /* 0x000009ec */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb___conv2ipbs___2_vbase_byte_offset    2548    /* 0x000009f4 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb___conv2ipbs___2_vmem_buffer_num_bytes    30768

/* bisenet_pelee_picinfo__prim_split_0 VCB Placeholder_yuv444_rgb */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb_cnngen_demangled_name    "Placeholder_yuv444_rgb"
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb_byte_offset  2584    /* 0x00000a18 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb_vbase_byte_offset    2592    /* 0x00000a20 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_yuv444_rgb_vmem_buffer_num_bytes    11568

/* bisenet_pelee_picinfo__prim_split_0 VCB Placeholder_div */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_div_cnngen_demangled_name   "Placeholder_div"
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_div_byte_offset     2628    /* 0x00000a44 */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_div_vbase_byte_offset   2636    /* 0x00000a4c */
#define bisenet_pelee_picinfo__prim_split_0_Placeholder_div_vmem_buffer_num_bytes   15768

/* bisenet_pelee_picinfo__prim_split_0 HMB_output Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name    "Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm"
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset  2684    /* 0x00000a7c */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset    2688    /* 0x00000a80 */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dbase_byte_offset    2712    /* 0x00000a98 */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dpitchm1_byte_offset     2716    /* 0x00000a9c */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dpitchm1_bsize   16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vwidth_minus_one_byte_offset     2700    /* 0x00000a8c */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vwidth_minus_one_bsize   16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vheight_minus_one_byte_offset    2702    /* 0x00000a8e */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vheight_minus_one_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_drotate_bit_offset   21670   /* 0x000054a6 */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_hflip_bit_offset     21671   /* 0x000054a7 */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vflip_bit_offset     21672   /* 0x000054a8 */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dflip_bit_offset     21673   /* 0x000054a9 */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_pflip_bit_offset     21674   /* 0x000054aa */
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_W    640
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_H    256
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_D    96
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_P    1
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_data_num_bytes   1
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dpitch_num_bytes     32
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dram_format  3
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vp_interleave_mode   2
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_tile_width   4
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_tile_height  1
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes    247296
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dram_size_num_bytes  15728640
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_sign     1
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_datasize     0
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_expoffset    4
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_expbits  0
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_drotate  0
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_hflip    0
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vflip    0
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dflip    0
#define bisenet_pelee_picinfo__prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___5___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_pflip    0

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stem_block__stem_block_conv0__Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu_cnngen_demangled_name  "PeleeNet__stem_block__stem_block_conv0__Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu_byte_offset    2736    /* 0x00000ab0 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu_vbase_byte_offset  2744    /* 0x00000ab8 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu_vmem_buffer_num_bytes  190080

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___429 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___429_cnngen_demangled_name  "PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___429"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___429_byte_offset    2784    /* 0x00000ae0 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___429_vbase_byte_offset  2792    /* 0x00000ae8 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___429_vmem_buffer_num_bytes  40960

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name  "PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset    2832    /* 0x00000b10 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset  2840    /* 0x00000b18 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes  62208

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name  "PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset    2888    /* 0x00000b48 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset  2896    /* 0x00000b50 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes  41472

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_cnngen_demangled_name     "PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_byte_offset   2948    /* 0x00000b84 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vbase_byte_offset     2956    /* 0x00000b8c */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vmem_buffer_num_bytes     41984

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stem_block__concat */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__concat_cnngen_demangled_name  "PeleeNet__stem_block__concat"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__concat_byte_offset    2992    /* 0x00000bb0 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__concat_vbase_byte_offset  3000    /* 0x00000bb8 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__concat_vmem_buffer_num_bytes  41984

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name    "PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset  3040    /* 0x00000be0 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset    3048    /* 0x00000be8 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes    82432

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_0__concat */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__concat_cnngen_demangled_name   "PeleeNet__stage_1_dense_block_0__concat"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__concat_byte_offset     3076    /* 0x00000c04 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__concat_vbase_byte_offset   3084    /* 0x00000c0c */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__concat_vmem_buffer_num_bytes   82944

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name    "PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset  3148    /* 0x00000c4c */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset    3156    /* 0x00000c54 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes    61952

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_left_0__Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_cnngen_demangled_name    "PeleeNet__stage_1_dense_block_0__conv_left_0__Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_byte_offset  3200    /* 0x00000c80 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_vbase_byte_offset    3208    /* 0x00000c88 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_vmem_buffer_num_bytes    20480

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_right_0__Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_cnngen_demangled_name   "PeleeNet__stage_1_dense_block_0__conv_right_0__Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_byte_offset     3272    /* 0x00000cc8 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_vbase_byte_offset   3280    /* 0x00000cd0 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_vmem_buffer_num_bytes   20480

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name  "PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset    3320    /* 0x00000cf8 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset  3328    /* 0x00000d00 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes  31488

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_1__concat */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__concat_cnngen_demangled_name   "PeleeNet__stage_1_dense_block_1__concat"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__concat_byte_offset     3376    /* 0x00000d30 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__concat_vbase_byte_offset   3384    /* 0x00000d38 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__concat_vmem_buffer_num_bytes   124416

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name    "PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset  3448    /* 0x00000d78 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset    3456    /* 0x00000d80 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes    61952

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_left_0__Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_cnngen_demangled_name    "PeleeNet__stage_1_dense_block_1__conv_left_0__Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_byte_offset  3500    /* 0x00000dac */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_vbase_byte_offset    3508    /* 0x00000db4 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_vmem_buffer_num_bytes    20480

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_right_0__Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_cnngen_demangled_name   "PeleeNet__stage_1_dense_block_1__conv_right_0__Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_byte_offset     3572    /* 0x00000df4 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_vbase_byte_offset   3580    /* 0x00000dfc */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_vmem_buffer_num_bytes   21248

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name  "PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset    3620    /* 0x00000e24 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset  3628    /* 0x00000e2c */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes  30720

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_2__concat */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__concat_cnngen_demangled_name   "PeleeNet__stage_1_dense_block_2__concat"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__concat_byte_offset     3676    /* 0x00000e5c */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__concat_vbase_byte_offset   3684    /* 0x00000e64 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__concat_vmem_buffer_num_bytes   83968

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name    "PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset  3748    /* 0x00000ea4 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset    3756    /* 0x00000eac */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes    61952

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_left_0__Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_cnngen_demangled_name    "PeleeNet__stage_1_dense_block_2__conv_left_0__Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_byte_offset  3800    /* 0x00000ed8 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_vbase_byte_offset    3808    /* 0x00000ee0 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_vmem_buffer_num_bytes    22656

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_right_0__Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_cnngen_demangled_name   "PeleeNet__stage_1_dense_block_2__conv_right_0__Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_byte_offset     3872    /* 0x00000f20 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_vbase_byte_offset   3880    /* 0x00000f28 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_vmem_buffer_num_bytes   21248

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name  "PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset    3920    /* 0x00000f50 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset  3928    /* 0x00000f58 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes  30720

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name     "PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset   3992    /* 0x00000f98 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset     4000    /* 0x00000fa0 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes     177152

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_cnngen_demangled_name     "PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_byte_offset   4028    /* 0x00000fbc */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vbase_byte_offset     4036    /* 0x00000fc4 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vmem_buffer_num_bytes     83968

/* bisenet_pelee_picinfo__prim_split_0 HMB_output PeleeNet__stage_2_dense_block_0__concat */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_cnngen_demangled_name   "PeleeNet__stage_2_dense_block_0__concat"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_byte_offset     4176    /* 0x00001050 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_vbase_byte_offset   4180    /* 0x00001054 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_dbase_byte_offset   4204    /* 0x0000106c */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_dpitchm1_byte_offset    4208    /* 0x00001070 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_dpitchm1_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_vwidth_minus_one_byte_offset    4192    /* 0x00001060 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_vwidth_minus_one_bsize  16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_vheight_minus_one_byte_offset   4194    /* 0x00001062 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_vheight_minus_one_bsize     16  /* 0x00000010 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_drotate_bit_offset  33606   /* 0x00008346 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_hflip_bit_offset    33607   /* 0x00008347 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_vflip_bit_offset    33608   /* 0x00008348 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_dflip_bit_offset    33609   /* 0x00008349 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_pflip_bit_offset    33610   /* 0x0000834a */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_W   160
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_H   64
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_D   160
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_P   1
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_data_num_bytes  1
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_dpitch_num_bytes    32
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_dram_format     3
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_vp_interleave_mode  2
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_tile_width  4
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_tile_height     1
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_vmem_buffer_num_bytes   53760
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_dram_size_num_bytes     1638400
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_sign    0
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_datasize    0
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_expoffset   5
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_expbits     0
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_drotate     0
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_hflip   0
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_vflip   0
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_dflip   0
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__concat_pflip   0

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name    "PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset  4248    /* 0x00001098 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset    4256    /* 0x000010a0 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes    62464

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_2_dense_block_0__conv_left_0__Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_cnngen_demangled_name    "PeleeNet__stage_2_dense_block_0__conv_left_0__Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_byte_offset  4300    /* 0x000010cc */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_vbase_byte_offset    4308    /* 0x000010d4 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_vmem_buffer_num_bytes    28160

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_2_dense_block_0__conv_right_0__Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Relu_cnngen_demangled_name   "PeleeNet__stage_2_dense_block_0__conv_right_0__Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Relu_byte_offset     4372    /* 0x00001114 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Relu_vbase_byte_offset   4380    /* 0x0000111c */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Relu_vmem_buffer_num_bytes   23168

/* bisenet_pelee_picinfo__prim_split_0 VCB PeleeNet__stage_2_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name  "PeleeNet__stage_2_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset    4420    /* 0x00001144 */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset  4428    /* 0x0000114c */
#define bisenet_pelee_picinfo__prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes  16640


#endif /* bisenet_pelee_picinfo__prim_split_0_H */
