// Seed: 420440214
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output logic id_5,
    output logic id_6,
    output id_7,
    output id_8,
    output id_9,
    output id_10,
    input id_11
);
  logic id_12 = 1;
  assign #id_13 id_1 = id_2;
endmodule
