NOTE:  This version of the software is not a production release. No warranty is made as to the general availability of features and functionality included in this version or described in the accompanying documentation. The final contents of a production release and its timing remain at the sole discretion of Synopsys.

Starting:    C:\pango\PDS_2019.1-patch11\syn\bin64\mbin\synbatch.exe
Install:     C:\pango\PDS_2019.1-patch11\syn
Hostname:    DESKTOP-J96F9GG
Date:        Wed Oct 23 13:22:59 2019
Version:     P-2019.03P-Beta2

Arguments:   -product synplify_pro -licensetype synplifypro_pango -batch C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/synplify_pro.prj -tclcmd project -run synthesis
ProductType: synplify_pro



Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
Copied C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synplify.srr to C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\backup\synplify.srr
log file: "C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synplify.srr"
Running: synplify_impl in foreground

Running synplify_pro|synplify_impl

Running Flow: compile (Compile) on synplify_pro|synplify_impl
# Wed Oct 23 13:22:59 2019

Running Flow: compile_flow (Compile Process) on synplify_pro|synplify_impl
# Wed Oct 23 13:22:59 2019

Running: compiler (Compile Input) on synplify_pro|synplify_impl
# Wed Oct 23 13:22:59 2019
Copied C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synwork\synplify_comp.srs to C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synplify.srs

compiler completed
# Wed Oct 23 13:23:11 2019

Return Code: 0
Run Time:00h:00m:12s

Running: multi_srs_gen (Multi-srs Generator) on synplify_pro|synplify_impl
# Wed Oct 23 13:23:11 2019

multi_srs_gen completed
# Wed Oct 23 13:23:11 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synwork\synplify_mult.srs to C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synplify.srs
Copied C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synplify.srr to C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify.log
Complete: Compile Process on synplify_pro|synplify_impl

Running: premap (Premap) on synplify_pro|synplify_impl
# Wed Oct 23 13:23:11 2019

premap completed with warnings
# Wed Oct 23 13:23:17 2019

Return Code: 1
Run Time:00h:00m:06s
Complete: Compile on synplify_pro|synplify_impl

Running Flow: map (Map) on synplify_pro|synplify_impl
# Wed Oct 23 13:23:17 2019

Running: fpga_mapper (Map & Optimize) on synplify_pro|synplify_impl
# Wed Oct 23 13:23:17 2019
Copied C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synwork\synplify_m.srm to C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synplify.srm

fpga_mapper completed with warnings
# Wed Oct 23 13:23:59 2019

Return Code: 1
Run Time:00h:00m:42s
Complete: Map on synplify_pro|synplify_impl
Copied C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synplify.srr to C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify.log
Complete: Logic Synthesis on synplify_pro|synplify_impl
Running TCL Command: "project -run synthesis"
exit status=0
exit status=0
License checkin: synplifypro_pango
