# Reading D:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Memory_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Quartus Projects/VLSIProjekat/Memory/memory_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memory_package
# vcom -93 -work work {D:/Quartus Projects/VLSIProjekat/Memory/module.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package memory_package
# -- Compiling entity module
# -- Compiling architecture module_behave of module
# vcom -93 -work work {D:/Quartus Projects/VLSIProjekat/Memory/mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mem_chip
# -- Compiling architecture mem_chip_behave of mem_chip
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package memory_package
# -- Loading entity module
# vcom -93 -work work {D:/Quartus Projects/VLSIProjekat/Memory/memory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory
# -- Compiling architecture memory_behave of memory
# -- Loading entity mem_chip
# 
# vcom -93 -work work {D:/Quartus Projects/VLSIProjekat/Memory/simulation/modelsim/memory.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory_vhd_tst
# -- Compiling architecture memory_arch of memory_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  memory_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps memory_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.memory_vhd_tst(memory_arch)
# Loading work.memory(memory_behave)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.memory_package
# Loading work.mem_chip(mem_chip_behave)
# Loading work.module(module_behave)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
# Load canceled
add wave -position end  sim:/memory_vhd_tst/i1/ram/modul0/data(0)
add wave -position end  sim:/memory_vhd_tst/i1/ram/modul1/data(0)
restart
run
run
run
run
