%PDF-1.3
%‚„œ”
2 0 obj
<<
/Length 6912
>>
stream
BT
/TT2 1 Tf
18 0 0 18 100 620 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(Appendix A: Intel x86 Instruction Reference)Tj
ET
0 G
0 J 0 j 3 w 10 M []0 d
1 i 
100 610 m
568 610 l
S
BT
/TT4 1 Tf
11 0 0 11 100 583 Tm
0.1184 Tw
(This appendix provides a complete list of the machine instructions which NASM will assemble, and a)Tj
0 -1 TD
0 Tw
(short description of the function of each one.)Tj
0 -1.5455 TD
0.0392 Tw
(It is not intended to be exhaustive documentation on the fine details of the instructionsí function, such as)Tj
0 -1 TD
0.361 Tw
(which exceptions they can trigger: for such documentation, you should go to Intelís Web site,)Tj
/TT6 1 Tf
T*
0 Tw
(http://www.intel.com/)Tj
/TT4 1 Tf
12.6021 0 TD
(.)Tj
-12.6021 -1.5455 TD
0.0333 Tw
(Instead, this appendix is intended primarily to provide documentation on the way the instructions may be)Tj
0 -1 TD
0.1193 Tw
(used within NASM. For example, looking up )Tj
/TT6 1 Tf
19.1951 0 TD
0 Tw
(LOOP)Tj
/TT4 1 Tf
2.4004 0 TD
0.1193 Tw
[( will tell you that NASM allows )]TJ
/TT6 1 Tf
13.9178 0 TD
0 Tw
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
0.1193 Tw
[( or )]TJ
/TT6 1 Tf
1.5715 0 TD
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1193 Tw
[( to be)]TJ
-40.0853 -1 TD
0.0844 Tw
(specified as an optional second argument to the )Tj
/TT6 1 Tf
19.8911 0 TD
0 Tw
(LOOP)Tj
/TT4 1 Tf
2.4004 0 TD
0.0844 Tw
[( instruction, to enforce which of the two possible)]TJ
-22.2915 -1 TD
0 Tw
(counter registers should be used if the default is not the one desired.)Tj
0 -1.5455 TD
0.24 Tw
(The instructions are not quite listed in alphabetical order, since groups of instructions with similar)Tj
0 -1 TD
0.0427 Tw
(functions are lumped together in the same entry. Most of them donít move very far from their alphabetic)Tj
T*
0 Tw
(position because of this.)Tj
/TT2 1 Tf
14 0 0 14 68.2139 424 Tm
[(A.1)-714.3(Key to Operand Specifications)]TJ
/TT4 1 Tf
11 0 0 11 100 407 Tm
(The instruction descriptions in this appendix specify their operands using the following notation:)Tj
0 -1.5455 TD
[(ï)-740.8(Registers: )]TJ
/TT6 1 Tf
5.4608 0 TD
(reg8)Tj
/TT4 1 Tf
2.4004 0 TD
0.1203 Tw
[( denotes an 8-bit general purpose register, )]TJ
/TT6 1 Tf
17.8365 0 TD
0 Tw
(reg16)Tj
/TT4 1 Tf
3.0005 0 TD
0.1203 Tw
[( denotes a 16-bit general purpose)]TJ
-27.6072 -1 TD
0.147 Tw
(register, and )Tj
/TT6 1 Tf
5.4863 0 TD
0 Tw
(reg32)Tj
/TT4 1 Tf
3.0005 0 TD
0.147 Tw
[( a 32-bit one. )]TJ
/TT6 1 Tf
6.1143 0 TD
0 Tw
(fpureg)Tj
/TT4 1 Tf
3.6006 0 TD
0.147 Tw
[( denotes one of the eight FPU stack registers, )]TJ
/TT6 1 Tf
19.6523 0 TD
0 Tw
(mmxreg)Tj
/TT4 1 Tf
-37.854 -1 TD
0.076 Tw
(denotes one of the eight 64-bit MMX registers, and )Tj
/TT6 1 Tf
21.4578 0 TD
0 Tw
(segreg)Tj
/TT4 1 Tf
3.6006 0 TD
0.076 Tw
[( denotes a segment register. In addition,)]TJ
-25.0584 -1 TD
0 Tw
(some registers \(such as )Tj
/TT6 1 Tf
9.4976 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
(\) may be specified explicitly.)Tj
-16.6222 -1.5455 TD
0.0738 Tw
[(ï)-740.8(Immediate operands: )]TJ
/TT6 1 Tf
9.9021 0 TD
0 Tw
(imm)Tj
/TT4 1 Tf
1.8003 0 TD
0.0738 Tw
[( denotes a generic immediate operand. )]TJ
/TT6 1 Tf
16.0751 0 TD
0 Tw
(imm8)Tj
/TT4 1 Tf
2.4004 0 TD
(, )Tj
/TT6 1 Tf
0.5738 0 TD
(imm16)Tj
/TT4 1 Tf
3.0005 0 TD
0.0738 Tw
[( and )]TJ
/TT6 1 Tf
2.0914 0 TD
0 Tw
(imm32)Tj
/TT4 1 Tf
3.0005 0 TD
0.0738 Tw
[( are used)]TJ
-37.7532 -1 TD
0.1172 Tw
(when the operand is intended to be a specific size. For some of these instructions, NASM needs an)Tj
T*
0.0673 Tw
(explicit specifier: for example, )Tj
/TT6 1 Tf
12.7918 0 TD
0 Tw
(ADD ESP,16)Tj
/TT4 1 Tf
6.001 0 TD
0.0673 Tw
[( could be interpreted as either )]TJ
/TT6 1 Tf
12.51 0 TD
0 Tw
(ADD r/m32,imm32)Tj
/TT4 1 Tf
9.0015 0 TD
0.0673 Tw
[( or)]TJ
/TT6 1 Tf
-40.3042 -1 TD
0 Tw
(ADD r/m32,imm8)Tj
/TT4 1 Tf
8.4014 0 TD
0.6694 Tw
(. NASM chooses the former by default, and so you must specify)Tj
/TT6 1 Tf
-8.4014 -1 TD
0 Tw
(ADD ESP,BYTE 16)Tj
/TT4 1 Tf
9.0015 0 TD
( for the latter.)Tj
-10.0924 -1.5455 TD
0.1217 Tw
[(ï)-740.8(Memory references: )]TJ
/TT6 1 Tf
9.6633 0 TD
0 Tw
(mem)Tj
/TT4 1 Tf
1.8003 0 TD
0.1217 Tw
[( denotes a generic memory reference; )]TJ
/TT6 1 Tf
15.9995 0 TD
0 Tw
(mem8)Tj
/TT4 1 Tf
2.4004 0 TD
(, )Tj
/TT6 1 Tf
0.6217 0 TD
(mem16)Tj
/TT4 1 Tf
3.0005 0 TD
(, )Tj
/TT6 1 Tf
0.6217 0 TD
(mem32)Tj
/TT4 1 Tf
3.0005 0 TD
(, )Tj
/TT6 1 Tf
0.6217 0 TD
(mem64)Tj
/TT4 1 Tf
3.0005 0 TD
0.1217 Tw
[( and)]TJ
/TT6 1 Tf
-39.639 -1 TD
0 Tw
(mem80)Tj
/TT4 1 Tf
3.0005 0 TD
0.1093 Tw
[( are used when the operand needs to be a specific size. Again, a specifier is needed in some)]TJ
-3.0005 -1 TD
0 Tw
(cases: )Tj
/TT6 1 Tf
3.0884 0 TD
(DEC [address])Tj
/TT4 1 Tf
7.8013 0 TD
0.4507 Tw
[( is ambiguous and will be rejected by NASM. You must specify)]TJ
/TT6 1 Tf
-10.8896 -1 TD
0 Tw
(DEC BYTE [address])Tj
/TT4 1 Tf
10.8018 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(DEC WORD [address])Tj
/TT4 1 Tf
10.8018 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(DEC DWORD [address])Tj
/TT4 1 Tf
11.4019 0 TD
( instead.)Tj
-35.9293 -1.5455 TD
0.2539 Tw
[(ï)-740.8(Restricted memory references: one form of the )]TJ
/TT6 1 Tf
21.8326 0 TD
0 Tw
(MOV)Tj
/TT4 1 Tf
1.8003 0 TD
0.2539 Tw
[( instruction allows a memory address to be)]TJ
-22.542 -1 TD
0 Tw
(specified )Tj
/TT8 1 Tf
3.8914 0 TD
(without)Tj
/TT4 1 Tf
3.0005 0 TD
0.032 Tw
[( allowing the normal range of register combinations and effective address processing.)]TJ
-6.8918 -1 TD
0 Tw
(This is denoted by )Tj
/TT6 1 Tf
7.6104 0 TD
(memoffs8)Tj
/TT4 1 Tf
4.8008 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(memoffs16)Tj
/TT4 1 Tf
5.4009 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(memoffs32)Tj
/TT4 1 Tf
5.4009 0 TD
(.)Tj
-26.7477 -1.5455 TD
0.0777 Tw
[(ï)-740.8(Register or memory choices: many instructions can accept either a register )]TJ
/TT8 1 Tf
32.0179 0 TD
0 Tw
(or)Tj
/TT4 1 Tf
0.8892 0 TD
0.0777 Tw
[( a memory reference as)]TJ
-31.8161 -1 TD
0.1064 Tw
(an operand. )Tj
/TT6 1 Tf
5.1273 0 TD
0 Tw
(r/m8)Tj
/TT4 1 Tf
2.4004 0 TD
0.1064 Tw
[( is a shorthand for )]TJ
/TT6 1 Tf
8.0026 0 TD
0 Tw
(reg8/mem8)Tj
/TT4 1 Tf
5.4009 0 TD
0.1064 Tw
(; similarly )Tj
/TT6 1 Tf
4.5458 0 TD
0 Tw
(r/m16)Tj
/TT4 1 Tf
3.0005 0 TD
0.1064 Tw
[( and )]TJ
/TT6 1 Tf
2.1566 0 TD
0 Tw
(r/m32)Tj
/TT4 1 Tf
3.0005 0 TD
(. )Tj
/TT6 1 Tf
0.6064 0 TD
(r/m64)Tj
/TT4 1 Tf
3.0005 0 TD
0.1064 Tw
[( is MMX-)]TJ
-37.2413 -1 TD
0 Tw
(related, and is a shorthand for )Tj
/TT6 1 Tf
12.1348 0 TD
(mmxreg/mem64)Tj
/TT4 1 Tf
7.2012 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 68.2139 148 Tm
[(A.2)-714.3(Key to Opcode Descriptions)]TJ
/TT4 1 Tf
11 0 0 11 100 131 Tm
0.0927 Tw
(This appendix also provides the opcodes which NASM will generate for each form of each instruction.)Tj
0 -1 TD
0 Tw
(The opcodes are listed in the following way:)Tj
0 -1.5455 TD
[(ï)-740.8(A)0( hex number, such as )]TJ
/TT6 1 Tf
10.4776 0 TD
(3F)Tj
/TT4 1 Tf
1.2002 0 TD
(, indicates a fixed byte containing that number.)Tj
ET
endstream
endobj
3 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
11 0 obj
<<
/Length 9866
>>
stream
BT
/TT4 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0.0322 Tw
[(ï)-740.8(A)0( hex number followed by )]TJ
/TT6 1 Tf
12.2775 0 TD
0 Tw
(+r)Tj
/TT4 1 Tf
1.2002 0 TD
0.0322 Tw
(, such as )Tj
/TT6 1 Tf
3.7628 0 TD
0 Tw
(C8+r)Tj
/TT4 1 Tf
2.4004 0 TD
0.0322 Tw
(, indicates that one of the operands to the instruction is a)Tj
-18.55 -1 TD
0.1419 Tw
(register, and the ëregister valueí of that register should be added to the hex number to produce the)Tj
T*
0.0633 Tw
(generated byte. For example, EDX has register value 2, so the code )Tj
/TT6 1 Tf
27.9442 0 TD
0 Tw
(C8+r)Tj
/TT4 1 Tf
2.4004 0 TD
0.0633 Tw
(, when the register operand)Tj
-30.3446 -1 TD
0 Tw
(is EDX, generates the hex byte )Tj
/TT6 1 Tf
12.6348 0 TD
(CA)Tj
/TT4 1 Tf
1.2002 0 TD
(. Register values for specific registers are given in section A.2.1.)Tj
-14.9259 -1.5455 TD
0.09 Tw
[(ï)-740.8(A)0( hex number followed by )]TJ
/TT6 1 Tf
12.5663 0 TD
0 Tw
(+cc)Tj
/TT4 1 Tf
1.8003 0 TD
0.09 Tw
(, such as )Tj
/TT6 1 Tf
3.936 0 TD
0 Tw
(40+cc)Tj
/TT4 1 Tf
3.0005 0 TD
0.09 Tw
(, indicates that the instruction name has a condition)Tj
-20.2121 -1 TD
0.0726 Tw
(code suffix, and the numeric representation of the condition code should be added to the hex number)Tj
T*
0.1214 Tw
(to produce the generated byte. For example, the code )Tj
/TT6 1 Tf
22.5563 0 TD
0 Tw
(40+cc)Tj
/TT4 1 Tf
3.0005 0 TD
0.1214 Tw
(, when the instruction contains the )Tj
/TT6 1 Tf
14.6975 0 TD
0 Tw
(NE)Tj
/TT4 1 Tf
-40.2543 -1 TD
0.0865 Tw
(condition, generates the hex byte )Tj
/TT6 1 Tf
13.8724 0 TD
0 Tw
(45)Tj
/TT4 1 Tf
1.2002 0 TD
0.0865 Tw
(. Condition codes and their numeric representations are given in)Tj
-15.0726 -1 TD
0 Tw
(section A.2.2.)Tj
-1.0909 -1.5455 TD
0.1702 Tw
[(ï)-740.8(A)0( slash followed by a digit, such as )]TJ
/TT6 1 Tf
16.923 0 TD
0 Tw
(/2)Tj
/TT4 1 Tf
1.2002 0 TD
0.1702 Tw
(, indicates that one of the operands to the instruction is a)Tj
-17.0322 -1 TD
0.0665 Tw
(memory address or register \(denoted )Tj
/TT6 1 Tf
15.2443 0 TD
0 Tw
(mem)Tj
/TT4 1 Tf
1.8003 0 TD
0.0665 Tw
[( or )]TJ
/TT6 1 Tf
1.4661 0 TD
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.0665 Tw
(, with an optional size\). This is to be encoded as an)Tj
-20.311 -1 TD
0.0958 Tw
(effective address, with a ModR/M byte, an optional SIB byte, and an optional displacement, and the)Tj
T*
0.0884 Tw
(spare \(register\) field of the ModR/M byte should be the digit given \(which will be from 0 to 7, so it)Tj
T*
0 Tw
(fits in three bits\). The encoding of effective addresses is given in section A.2.3.)Tj
-1.0909 -1.5455 TD
0.1166 Tw
[(ï)-740.8(The code )]TJ
/TT6 1 Tf
5.2665 0 TD
0 Tw
(/r)Tj
/TT4 1 Tf
1.2002 0 TD
0.1166 Tw
[( combines the above two: it indicates that one of the operands is a memory address or)]TJ
/TT6 1 Tf
-5.3758 -1 TD
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.2258 Tw
(, and another is a register, and that an effective address should be generated with the spare)Tj
-1.8003 -1 TD
0.1386 Tw
(\(register\) field in the ModR/M byte being equal to the ëregister valueí of the register operand. The)Tj
T*
0 Tw
(encoding of effective addresses is given in section A.2.3; register values are given in section A.2.1.)Tj
-1.0909 -1.5455 TD
0.0851 Tw
[(ï)-740.8(The codes )]TJ
/TT6 1 Tf
5.5926 0 TD
0 Tw
(ib)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5851 0 TD
(iw)Tj
/TT4 1 Tf
1.2002 0 TD
0.0851 Tw
[( and )]TJ
/TT6 1 Tf
2.114 0 TD
0 Tw
(id)Tj
/TT4 1 Tf
1.2002 0 TD
0.0851 Tw
[( indicate that one of the operands to the instruction is an immediate value,)]TJ
-10.8014 -1 TD
0 Tw
(and that this is to be encoded as a byte, little-endian word or little-endian doubleword respectively.)Tj
-1.0909 -1.5455 TD
0.0851 Tw
[(ï)-740.8(The codes )]TJ
/TT6 1 Tf
5.5926 0 TD
0 Tw
(rb)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5851 0 TD
(rw)Tj
/TT4 1 Tf
1.2002 0 TD
0.0851 Tw
[( and )]TJ
/TT6 1 Tf
2.114 0 TD
0 Tw
(rd)Tj
/TT4 1 Tf
1.2002 0 TD
0.0851 Tw
[( indicate that one of the operands to the instruction is an immediate value,)]TJ
-10.8014 -1 TD
0.0202 Tw
(and that the )Tj
/TT8 1 Tf
4.9757 0 TD
0 Tw
(difference)Tj
/TT4 1 Tf
3.998 0 TD
0.0202 Tw
[( between this value and the address of the end of the instruction is to be encoded)]TJ
-8.9738 -1 TD
0.1127 Tw
(as a byte, word or doubleword respectively. Where the form )Tj
/TT6 1 Tf
25.4513 0 TD
0 Tw
(rw/rd)Tj
/TT4 1 Tf
3.0005 0 TD
0.1127 Tw
[( appears, it indicates that either)]TJ
/TT6 1 Tf
-28.4518 -1 TD
0 Tw
(rw)Tj
/TT4 1 Tf
1.2002 0 TD
0.3 Tw
[( or )]TJ
/TT6 1 Tf
1.933 0 TD
0 Tw
(rd)Tj
/TT4 1 Tf
1.2002 0 TD
0.3 Tw
[( should be used according to whether assembly is being performed in )]TJ
/TT6 1 Tf
31.5375 0 TD
0 Tw
(BITS 16)Tj
/TT4 1 Tf
4.2007 0 TD
0.3 Tw
[( or)]TJ
/TT6 1 Tf
-40.0715 -1 TD
0 Tw
(BITS 32)Tj
/TT4 1 Tf
4.2007 0 TD
( state respectively.)Tj
-5.2916 -1.5455 TD
0.043 Tw
[(ï)-740.8(The codes )]TJ
/TT6 1 Tf
5.5085 0 TD
0 Tw
(ow)Tj
/TT4 1 Tf
1.2002 0 TD
0.043 Tw
[( and )]TJ
/TT6 1 Tf
2.0299 0 TD
0 Tw
(od)Tj
/TT4 1 Tf
1.2002 0 TD
0.043 Tw
[( indicate that one of the operands to the instruction is a reference to the contents)]TJ
-8.848 -1 TD
0.0338 Tw
(of a memory address specified as an immediate value: this encoding is used in some forms of the )Tj
/TT6 1 Tf
39.6543 0 TD
0 Tw
(MOV)Tj
/TT4 1 Tf
-39.6543 -1 TD
0.1429 Tw
(instruction in place of the standard effective-address mechanism. The displacement is encoded as a)Tj
T*
0.083 Tw
(word or doubleword. Again, )Tj
/TT6 1 Tf
11.9408 0 TD
0 Tw
(ow/od)Tj
/TT4 1 Tf
3.0005 0 TD
0.083 Tw
[( denotes that )]TJ
/TT6 1 Tf
5.5531 0 TD
0 Tw
(ow)Tj
/TT4 1 Tf
1.2002 0 TD
0.083 Tw
[( or )]TJ
/TT6 1 Tf
1.499 0 TD
0 Tw
(od)Tj
/TT4 1 Tf
1.2002 0 TD
0.083 Tw
[( should be chosen according to the )]TJ
/TT6 1 Tf
14.6604 0 TD
0 Tw
(BITS)Tj
/TT4 1 Tf
-39.0542 -1 TD
(setting.)Tj
-1.0909 -1.5455 TD
0.165 Tw
[(ï)-740.8(The codes )]TJ
/TT6 1 Tf
5.7525 0 TD
0 Tw
(o16)Tj
/TT4 1 Tf
1.8003 0 TD
0.165 Tw
[( and )]TJ
/TT6 1 Tf
2.2739 0 TD
0 Tw
(o32)Tj
/TT4 1 Tf
1.8003 0 TD
0.165 Tw
[( indicate that the given form of the instruction should be assembled with)]TJ
-10.5361 -1 TD
0.0316 Tw
(operand size 16 or 32 bits. In other words, )Tj
/TT6 1 Tf
17.4197 0 TD
0 Tw
(o16)Tj
/TT4 1 Tf
1.8003 0 TD
0.0316 Tw
[( indicates a )]TJ
/TT6 1 Tf
4.8428 0 TD
0 Tw
(66)Tj
/TT4 1 Tf
1.2002 0 TD
0.0316 Tw
[( prefix in )]TJ
/TT6 1 Tf
4.0103 0 TD
0 Tw
(BITS 32)Tj
/TT4 1 Tf
4.2007 0 TD
0.0316 Tw
[( state, but generates)]TJ
-33.474 -1 TD
0.0412 Tw
(no code in )Tj
/TT6 1 Tf
4.5391 0 TD
0 Tw
(BITS 16)Tj
/TT4 1 Tf
4.2007 0 TD
0.0412 Tw
[( state; and )]TJ
/TT6 1 Tf
4.4278 0 TD
0 Tw
(o32)Tj
/TT4 1 Tf
1.8003 0 TD
0.0412 Tw
[( indicates a )]TJ
/TT6 1 Tf
4.8716 0 TD
0 Tw
(66)Tj
/TT4 1 Tf
1.2002 0 TD
0.0412 Tw
[( prefix in )]TJ
/TT6 1 Tf
4.0391 0 TD
0 Tw
(BITS 16)Tj
/TT4 1 Tf
4.2007 0 TD
0.0412 Tw
[( state but generates nothing in)]TJ
/TT6 1 Tf
-29.2794 -1 TD
0 Tw
(BITS 32)Tj
/TT4 1 Tf
4.2007 0 TD
(.)Tj
-5.2916 -1.5455 TD
0.0387 Tw
[(ï)-740.8(The codes )]TJ
/TT6 1 Tf
5.4999 0 TD
0 Tw
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
0.0387 Tw
[( and )]TJ
/TT6 1 Tf
2.0213 0 TD
0 Tw
(a32)Tj
/TT4 1 Tf
1.8003 0 TD
0.0387 Tw
(, similarly to )Tj
/TT6 1 Tf
5.4492 0 TD
0 Tw
(o16)Tj
/TT4 1 Tf
1.8003 0 TD
0.0387 Tw
[( and )]TJ
/TT6 1 Tf
2.0213 0 TD
0 Tw
(o32)Tj
/TT4 1 Tf
1.8003 0 TD
0.0387 Tw
(, indicate the address size of the given form of the)Tj
-21.102 -1 TD
0 Tw
(instruction. Where this does not match the )Tj
/TT6 1 Tf
17.1626 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting, a )Tj
/TT6 1 Tf
4.1104 0 TD
(67)Tj
/TT4 1 Tf
1.2002 0 TD
( prefix is required.)Tj
/TT2 1 Tf
12 0 0 12 61.3183 238 Tm
[(A.2.1)-833.3(Register Values)]TJ
/TT4 1 Tf
11 0 0 11 100 221 Tm
0.1437 Tw
(Where an instruction requires a register value, it is already implicit in the encoding of the rest of the)Tj
0 -1 TD
0.2065 Tw
(instruction what type of register is intended: an 8-bit general-purpose register, a segment register, a)Tj
T*
0.0855 Tw
(debug register, an MMX register, or whatever. Therefore there is no problem with registers of different)Tj
T*
0 Tw
(types sharing an encoding value.)Tj
0 -1.5455 TD
(The encodings for the various classes of register are:)Tj
T*
[(ï)-740.8(8-bit general registers: )]TJ
/TT6 1 Tf
10.3375 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
( is 0, )Tj
/TT6 1 Tf
2.167 0 TD
(CL)Tj
/TT4 1 Tf
1.2002 0 TD
( is 1, )Tj
/TT6 1 Tf
2.167 0 TD
(DL)Tj
/TT4 1 Tf
1.2002 0 TD
( is 2, )Tj
/TT6 1 Tf
2.167 0 TD
(BL)Tj
/TT4 1 Tf
1.2002 0 TD
( is 3, )Tj
/TT6 1 Tf
2.167 0 TD
(AH)Tj
/TT4 1 Tf
1.2002 0 TD
( is 4, )Tj
/TT6 1 Tf
2.167 0 TD
(CH)Tj
/TT4 1 Tf
1.2002 0 TD
( is 5, )Tj
/TT6 1 Tf
2.167 0 TD
(DH)Tj
/TT4 1 Tf
1.2002 0 TD
( is 6, and )Tj
/TT6 1 Tf
3.8608 0 TD
(BH)Tj
/TT4 1 Tf
1.2002 0 TD
( is 7.)Tj
-36.8018 -1.5455 TD
[(ï)-740.8(16-bit general registers: )]TJ
/TT6 1 Tf
10.8375 0 TD
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
( is 0, )Tj
/TT6 1 Tf
2.167 0 TD
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
( is 1, )Tj
/TT6 1 Tf
2.167 0 TD
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
( is 2, )Tj
/TT6 1 Tf
2.167 0 TD
(BX)Tj
/TT4 1 Tf
1.2002 0 TD
( is 3, )Tj
/TT6 1 Tf
2.167 0 TD
(SP)Tj
/TT4 1 Tf
1.2002 0 TD
( is 4, )Tj
/TT6 1 Tf
2.167 0 TD
(BP)Tj
/TT4 1 Tf
1.2002 0 TD
( is 5, )Tj
/TT6 1 Tf
2.167 0 TD
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
( is 6, and )Tj
/TT6 1 Tf
3.8608 0 TD
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
( is 7.)Tj
-37.3018 -1.5455 TD
0.0177 Tw
[(ï)-740.8(32-bit general registers: )]TJ
/TT6 1 Tf
10.8906 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0177 Tw
[( is 0, )]TJ
/TT6 1 Tf
2.2201 0 TD
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0177 Tw
[( is 1, )]TJ
/TT6 1 Tf
2.2201 0 TD
0 Tw
(EDX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0177 Tw
[( is 2, )]TJ
/TT6 1 Tf
2.2201 0 TD
0 Tw
(EBX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0177 Tw
[( is 3, )]TJ
/TT6 1 Tf
2.2201 0 TD
0 Tw
(ESP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0177 Tw
[( is 4, )]TJ
/TT6 1 Tf
2.2201 0 TD
0 Tw
(EBP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0177 Tw
[( is 5, )]TJ
/TT6 1 Tf
2.2201 0 TD
0 Tw
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0177 Tw
[( is 6, and )]TJ
/TT6 1 Tf
3.9317 0 TD
0 Tw
(EDI)Tj
/TT4 1 Tf
-39.6543 -1 TD
(is 7.)Tj
ET
endstream
endobj
12 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
14 0 obj
<<
/Length 8947
>>
stream
BT
/TT4 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
[(ï)-740.8(Segment registers: )]TJ
/TT6 1 Tf
8.7559 0 TD
(ES)Tj
/TT4 1 Tf
1.2002 0 TD
( is 0, )Tj
/TT6 1 Tf
2.167 0 TD
(CS)Tj
/TT4 1 Tf
1.2002 0 TD
( is 1, )Tj
/TT6 1 Tf
2.167 0 TD
(SS)Tj
/TT4 1 Tf
1.2002 0 TD
( is 2, )Tj
/TT6 1 Tf
2.167 0 TD
(DS)Tj
/TT4 1 Tf
1.2002 0 TD
( is 3, )Tj
/TT6 1 Tf
2.167 0 TD
(FS)Tj
/TT4 1 Tf
1.2002 0 TD
( is 4, and )Tj
/TT6 1 Tf
3.8608 0 TD
(GS)Tj
/TT4 1 Tf
1.2002 0 TD
( is 5.)Tj
-28.4859 -1.5455 TD
0.0605 Tw
[(ï)-740.8({Floating-point registers}: )]TJ
/TT6 1 Tf
12.0596 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0605 Tw
[( is 0, )]TJ
/TT6 1 Tf
2.3486 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.0605 Tw
[( is 1, )]TJ
/TT6 1 Tf
2.3486 0 TD
0 Tw
(ST2)Tj
/TT4 1 Tf
1.8003 0 TD
0.0605 Tw
[( is 2, )]TJ
/TT6 1 Tf
2.3486 0 TD
0 Tw
(ST3)Tj
/TT4 1 Tf
1.8003 0 TD
0.0605 Tw
[( is 3, )]TJ
/TT6 1 Tf
2.3486 0 TD
0 Tw
(ST4)Tj
/TT4 1 Tf
1.8003 0 TD
0.0605 Tw
[( is 4, )]TJ
/TT6 1 Tf
2.3486 0 TD
0 Tw
(ST5)Tj
/TT4 1 Tf
1.8003 0 TD
0.0605 Tw
[( is 5, )]TJ
/TT6 1 Tf
2.3486 0 TD
0 Tw
(ST6)Tj
/TT4 1 Tf
1.8003 0 TD
0.0605 Tw
[( is 6, and)]TJ
/TT6 1 Tf
-37.6621 -1 TD
0 Tw
(ST7)Tj
/TT4 1 Tf
1.8003 0 TD
( is 7.)Tj
-2.8912 -1.5455 TD
0.0354 Tw
[(ï)-740.8(64-bit MMX registers: )]TJ
/TT6 1 Tf
10.5018 0 TD
0 Tw
(MM0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0354 Tw
[( is 0, )]TJ
/TT6 1 Tf
2.2732 0 TD
0 Tw
(MM1)Tj
/TT4 1 Tf
1.8003 0 TD
0.0354 Tw
[( is 1, )]TJ
/TT6 1 Tf
2.2732 0 TD
0 Tw
(MM2)Tj
/TT4 1 Tf
1.8003 0 TD
0.0354 Tw
[( is 2, )]TJ
/TT6 1 Tf
2.2732 0 TD
0 Tw
(MM3)Tj
/TT4 1 Tf
1.8003 0 TD
0.0354 Tw
[( is 3, )]TJ
/TT6 1 Tf
2.2732 0 TD
0 Tw
(MM4)Tj
/TT4 1 Tf
1.8003 0 TD
0.0354 Tw
[( is 4, )]TJ
/TT6 1 Tf
2.2732 0 TD
0 Tw
(MM5)Tj
/TT4 1 Tf
1.8003 0 TD
0.0354 Tw
[( is 5, )]TJ
/TT6 1 Tf
2.2732 0 TD
0 Tw
(MM6)Tj
/TT4 1 Tf
1.8003 0 TD
0.0354 Tw
[( is 6, and )]TJ
/TT6 1 Tf
4.0024 0 TD
0 Tw
(MM7)Tj
/TT4 1 Tf
-39.6543 -1 TD
(is 7.)Tj
-1.0909 -1.5455 TD
[(ï)-740.8(Control registers: )]TJ
/TT6 1 Tf
8.3121 0 TD
(CR0)Tj
/TT4 1 Tf
1.8003 0 TD
( is 0, )Tj
/TT6 1 Tf
2.167 0 TD
(CR2)Tj
/TT4 1 Tf
1.8003 0 TD
( is 2, )Tj
/TT6 1 Tf
2.167 0 TD
(CR3)Tj
/TT4 1 Tf
1.8003 0 TD
( is 3, and )Tj
/TT6 1 Tf
3.8608 0 TD
(CR4)Tj
/TT4 1 Tf
1.8003 0 TD
( is 4.)Tj
-23.7081 -1.5455 TD
[(ï)-740.8(Debug registers: )]TJ
/TT6 1 Tf
7.9225 0 TD
(DR0)Tj
/TT4 1 Tf
1.8003 0 TD
( is 0, )Tj
/TT6 1 Tf
2.167 0 TD
(DR1)Tj
/TT4 1 Tf
1.8003 0 TD
( is 1, )Tj
/TT6 1 Tf
2.167 0 TD
(DR2)Tj
/TT4 1 Tf
1.8003 0 TD
( is 2, )Tj
/TT6 1 Tf
2.167 0 TD
(DR3)Tj
/TT4 1 Tf
1.8003 0 TD
( is 3, )Tj
/TT6 1 Tf
2.167 0 TD
(DR6)Tj
/TT4 1 Tf
1.8003 0 TD
( is 6, and )Tj
/TT6 1 Tf
3.8608 0 TD
(DR7)Tj
/TT4 1 Tf
1.8003 0 TD
( is 7.)Tj
-31.253 -1.5455 TD
[(ï)-740.8(Test registers: )]TJ
/TT6 1 Tf
6.9781 0 TD
(TR3)Tj
/TT4 1 Tf
1.8003 0 TD
( is 3, )Tj
/TT6 1 Tf
2.167 0 TD
(TR4)Tj
/TT4 1 Tf
1.8003 0 TD
( is 4, )Tj
/TT6 1 Tf
2.167 0 TD
(TR5)Tj
/TT4 1 Tf
1.8003 0 TD
( is 5, )Tj
/TT6 1 Tf
2.167 0 TD
(TR6)Tj
/TT4 1 Tf
1.8003 0 TD
( is 6, and )Tj
/TT6 1 Tf
3.8608 0 TD
(TR7)Tj
/TT4 1 Tf
1.8003 0 TD
( is 7.)Tj
-26.3414 -1.5455 TD
0.131 Tw
(\(Note that wherever a register name contains a number, that number is also the register value for that)Tj
0 -1 TD
0 Tw
(register.\))Tj
/TT2 1 Tf
12 0 0 12 61.3183 536 Tm
[(A.2.2)-833.3(Condition Codes)]TJ
/TT4 1 Tf
11 0 0 11 100 519 Tm
0.017 Tw
(The available condition codes are given here, along with their numeric representations as part of opcodes.)Tj
T*
0 Tw
(Many of these condition codes have synonyms, so several will be listed at a time.)Tj
0 -1.5455 TD
0.0016 Tw
(In the following descriptions, the word ëeitherí, when applied to two possible trigger conditions, is used to)Tj
0 -1 TD
0 Tw
(mean ëeither or bothí. If ëeither but not bothí is meant, the phrase ëexactly one ofí is used.)Tj
0 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(O)Tj
/TT4 1 Tf
0.6001 0 TD
( is 0 \(trigger if the overflow flag is set\); )Tj
/TT6 1 Tf
16.0513 0 TD
(NO)Tj
/TT4 1 Tf
1.2002 0 TD
( is 1.)Tj
-18.9425 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(B)Tj
/TT4 1 Tf
0.6001 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(C)Tj
/TT4 1 Tf
0.6001 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(NAE)Tj
/TT4 1 Tf
1.8003 0 TD
( are 2 \(trigger if the carry flag is set\); )Tj
/TT6 1 Tf
15.0488 0 TD
(AE)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(NB)Tj
/TT4 1 Tf
1.2002 0 TD
( and )Tj
/TT6 1 Tf
1.9439 0 TD
(NC)Tj
/TT4 1 Tf
1.2002 0 TD
( are 3.)Tj
-27.6285 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(E)Tj
/TT4 1 Tf
0.6001 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(Z)Tj
/TT4 1 Tf
0.6001 0 TD
( are 4 \(trigger if the zero flag is set\); )Tj
/TT6 1 Tf
14.7158 0 TD
(NE)Tj
/TT4 1 Tf
1.2002 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(NZ)Tj
/TT4 1 Tf
1.2002 0 TD
( are 5.)Tj
-23.295 -1.5454 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(BE)Tj
/TT4 1 Tf
1.2002 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(NA)Tj
/TT4 1 Tf
1.2002 0 TD
( are 6 \(trigger if either of the carry or zero flags is set\); )Tj
/TT6 1 Tf
22.1011 0 TD
(A)Tj
/TT4 1 Tf
0.6001 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(NBE)Tj
/TT4 1 Tf
1.8003 0 TD
( are 7.)Tj
-31.8805 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(S)Tj
/TT4 1 Tf
0.6001 0 TD
( is 8 \(trigger if the sign flag is set\); )Tj
/TT6 1 Tf
14.1084 0 TD
(NS)Tj
/TT4 1 Tf
1.2002 0 TD
( is 9.)Tj
-16.9996 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(P)Tj
/TT4 1 Tf
0.6001 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(PE)Tj
/TT4 1 Tf
1.2002 0 TD
( are 10 \(trigger if the parity flag is set\); )Tj
/TT6 1 Tf
15.8276 0 TD
(NP)Tj
/TT4 1 Tf
1.2002 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(PO)Tj
/TT4 1 Tf
1.2002 0 TD
( are 11.)Tj
-25.0069 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(L)Tj
/TT4 1 Tf
0.6001 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(NGE)Tj
/TT4 1 Tf
1.8003 0 TD
( are 12 \(trigger if exactly one of the sign and overflow flags is set\); )Tj
/TT6 1 Tf
27.019 0 TD
(GE)Tj
/TT4 1 Tf
1.2002 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(NL)Tj
/TT4 1 Tf
1.2002 0 TD
( are 13.)Tj
-36.7984 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(LE)Tj
/TT4 1 Tf
1.2002 0 TD
0.0422 Tw
[( and )]TJ
/TT6 1 Tf
2.0283 0 TD
0 Tw
(NG)Tj
/TT4 1 Tf
1.2002 0 TD
0.0422 Tw
[( are 14 \(trigger if either the zero flag is set, or exactly one of the sign and overflow flags is)]TJ
-4.4287 -1 TD
0 Tw
(set\); )Tj
/TT6 1 Tf
1.9717 0 TD
(G)Tj
/TT4 1 Tf
0.6001 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(NLE)Tj
/TT4 1 Tf
1.8003 0 TD
( are 15.)Tj
-7.4068 -1.5455 TD
0.1543 Tw
(Note that in all cases, the sense of a condition code may be reversed by changing the low bit of the)Tj
0 -1 TD
0 Tw
(numeric representation.)Tj
/TT2 1 Tf
12 0 0 12 61.3183 287 Tm
[(A.2.3)-833.3(Effective Address Encoding: ModR/M and SIB)]TJ
/TT4 1 Tf
11 0 0 11 100 270 Tm
0.1821 Tw
(An effective address is encoded in up to three parts: a ModR/M byte, an optional SIB byte, and an)Tj
T*
0 Tw
(optional byte, word or doubleword displacement field.)Tj
0 -1.5455 TD
0.0186 Tw
(The ModR/M byte consists of three fields: the )Tj
/TT6 1 Tf
18.8683 0 TD
0 Tw
(mod)Tj
/TT4 1 Tf
1.8003 0 TD
0.0186 Tw
[( field, ranging from 0 to 3, in the upper two bits of the)]TJ
-20.6685 -1 TD
0.1601 Tw
(byte, the )Tj
/TT6 1 Tf
4.0135 0 TD
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.1601 Tw
[( field, ranging from 0 to 7, in the lower three bits, and the spare \(register\) field in the)]TJ
-5.8138 -1 TD
0.0806 Tw
(middle \(bit 3 to bit 5\). The spare field is not relevant to the effective address being encoded, and either)Tj
T*
0 Tw
(contains an extension to the instruction opcode or the register value of another operand.)Tj
0 -1.5455 TD
0.0363 Tw
(The ModR/M system can be used to encode a direct register reference rather than a memory access. This)Tj
0 -1 TD
0.1341 Tw
(is always done by setting the )Tj
/TT6 1 Tf
12.5804 0 TD
0 Tw
(mod)Tj
/TT4 1 Tf
1.8003 0 TD
0.1341 Tw
[( field to 3 and the )]TJ
/TT6 1 Tf
8.0804 0 TD
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.1341 Tw
[( field to the register value of the register in)]TJ
-24.2615 -1 TD
0.0295 Tw
(question \(it must be a general-purpose register, and the size of the register must already be implicit in the)Tj
T*
0 Tw
(encoding of the rest of the instruction\). In this case, the SIB byte and displacement field are both absent.)Tj
0 -1.5455 TD
0.0556 Tw
(In 16-bit addressing mode \(either )Tj
/TT6 1 Tf
13.8576 0 TD
0 Tw
(BITS 16)Tj
/TT4 1 Tf
4.2007 0 TD
0.0556 Tw
[( with no )]TJ
/TT6 1 Tf
3.6947 0 TD
0 Tw
(67)Tj
/TT4 1 Tf
1.2002 0 TD
0.0556 Tw
[( prefix, or )]TJ
/TT6 1 Tf
4.3875 0 TD
0 Tw
(BITS 32)Tj
/TT4 1 Tf
4.2007 0 TD
0.0556 Tw
[( with a )]TJ
/TT6 1 Tf
3.1385 0 TD
0 Tw
(67)Tj
/TT4 1 Tf
1.2002 0 TD
0.0556 Tw
[( prefix\), the SIB)]TJ
-35.8801 -1 TD
0 Tw
(byte is never used. The general rules for )Tj
/TT6 1 Tf
16.2993 0 TD
(mod)Tj
/TT4 1 Tf
1.8003 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
( \(there is an exception, given below\) are:)Tj
-21.8437 -1.5455 TD
[(ï)-740.8(The )]TJ
/TT6 1 Tf
2.9364 0 TD
(mod)Tj
/TT4 1 Tf
1.8003 0 TD
0.0408 Tw
[( field gives the length of the displacement field: 0 means no displacement, 1 means one byte,)]TJ
-3.6458 -1 TD
0 Tw
(and 2 means two bytes.)Tj
ET
endstream
endobj
15 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
17 0 obj
<<
/Length 8073
>>
stream
BT
/TT4 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
[(ï)-740.8(The )]TJ
/TT6 1 Tf
3.1143 0 TD
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.2187 Tw
[( field encodes the combination of registers to be added to the displacement to give the)]TJ
-3.8237 -1 TD
0.0753 Tw
(accessed address: 0 means )Tj
/TT6 1 Tf
11.1302 0 TD
0 Tw
(BX+SI)Tj
/TT4 1 Tf
3.0005 0 TD
0.0753 Tw
(, 1 means )Tj
/TT6 1 Tf
4.2805 0 TD
0 Tw
(BX+DI)Tj
/TT4 1 Tf
3.0005 0 TD
0.0753 Tw
(, 2 means )Tj
/TT6 1 Tf
4.2805 0 TD
0 Tw
(BP+SI)Tj
/TT4 1 Tf
3.0005 0 TD
0.0753 Tw
(, 3 means )Tj
/TT6 1 Tf
4.2805 0 TD
0 Tw
(BP+DI)Tj
/TT4 1 Tf
3.0005 0 TD
0.0753 Tw
(, 4 means )Tj
/TT6 1 Tf
4.2805 0 TD
0 Tw
(SI)Tj
/TT4 1 Tf
-40.2543 -1 TD
(only, 5 means )Tj
/TT6 1 Tf
5.8325 0 TD
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
( only, 6 means )Tj
/TT6 1 Tf
6.0825 0 TD
(BP)Tj
/TT4 1 Tf
1.2002 0 TD
( only, and 7 means )Tj
/TT6 1 Tf
7.7764 0 TD
(BX)Tj
/TT4 1 Tf
1.2002 0 TD
( only.)Tj
-24.3829 -1.5455 TD
(However, there is a special case:)Tj
T*
[(ï)-740.8(If )]TJ
/TT6 1 Tf
2.0384 0 TD
(mod)Tj
/TT4 1 Tf
1.8003 0 TD
0.0315 Tw
[( is 0 and )]TJ
/TT6 1 Tf
3.7367 0 TD
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.0315 Tw
[( is 6, the effective address encoded is not )]TJ
/TT6 1 Tf
16.9443 0 TD
0 Tw
([BP])Tj
/TT4 1 Tf
2.4004 0 TD
0.0315 Tw
[( as the above rules would suggest,)]TJ
-27.6295 -1 TD
0.0987 Tw
(but instead )Tj
/TT6 1 Tf
4.8077 0 TD
0 Tw
([disp16])Tj
/TT4 1 Tf
4.8008 0 TD
0.0987 Tw
(: the displacement field is present and is two bytes long, and no registers are)Tj
-9.6085 -1 TD
0 Tw
(added to the displacement.)Tj
-1.0909 -1.5455 TD
0.0046 Tw
(Therefore the effective address )Tj
/TT6 1 Tf
12.6774 0 TD
0 Tw
([BP])Tj
/TT4 1 Tf
2.4004 0 TD
0.0001 Tc
0.0045 Tw
( cannot be encoded as efficiently as )Tj
/TT6 1 Tf
14.4977 0 TD
0 Tc
0 Tw
([BX])Tj
/TT4 1 Tf
2.4004 0 TD
0.0046 Tw
(; so if you code )Tj
/TT6 1 Tf
6.4383 0 TD
0 Tw
([BP])Tj
/TT4 1 Tf
2.4004 0 TD
0.0012 Tc
0.0034 Tw
( in a)Tj
-40.8147 -1 TD
0 Tc
0.0591 Tw
(program, NASM adds a notional 8-bit zero displacement, and sets )Tj
/TT6 1 Tf
27.252 0 TD
0 Tw
(mod)Tj
/TT4 1 Tf
1.8003 0 TD
0.0591 Tw
[( to 1, )]TJ
/TT6 1 Tf
2.4552 0 TD
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.0591 Tw
[( to 6, and the one-byte)]TJ
-33.3079 -1 TD
0 Tw
(displacement field to 0.)Tj
0 -1.5455 TD
0.1876 Tw
(In 32-bit addressing mode \(either )Tj
/TT6 1 Tf
14.5176 0 TD
0 Tw
(BITS 16)Tj
/TT4 1 Tf
4.2007 0 TD
0.1876 Tw
[( with a )]TJ
/TT6 1 Tf
3.5345 0 TD
0 Tw
(67)Tj
/TT4 1 Tf
1.2002 0 TD
0.1876 Tw
[( prefix, or )]TJ
/TT6 1 Tf
4.7835 0 TD
0 Tw
(BITS 32)Tj
/TT4 1 Tf
4.2007 0 TD
0.1876 Tw
[( with no )]TJ
/TT6 1 Tf
4.0906 0 TD
0 Tw
(67)Tj
/TT4 1 Tf
1.2002 0 TD
0.1876 Tw
[( prefix\) the)]TJ
-37.7279 -1 TD
0 Tw
(general rules \(again, there are exceptions\) for )Tj
/TT6 1 Tf
18.3794 0 TD
(mod)Tj
/TT4 1 Tf
1.8003 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
( are:)Tj
-23.9238 -1.5455 TD
[(ï)-740.8(The )]TJ
/TT6 1 Tf
2.9364 0 TD
(mod)Tj
/TT4 1 Tf
1.8003 0 TD
0.0408 Tw
[( field gives the length of the displacement field: 0 means no displacement, 1 means one byte,)]TJ
-3.6458 -1 TD
0 Tw
(and 2 means four bytes.)Tj
-1.0909 -1.5455 TD
0.0054 Tw
[(ï)-740.8(If only one register is to be added to the displacement, and it is not )]TJ
/TT6 1 Tf
28.0541 0 TD
0 Tw
(ESP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0054 Tw
(, the )Tj
/TT6 1 Tf
1.9825 0 TD
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.0054 Tw
[( field gives its register)]TJ
-32.5463 -1 TD
0.1139 Tw
(value, and the SIB byte is absent. If the )Tj
/TT6 1 Tf
16.9935 0 TD
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.1139 Tw
[( field is 4 \(which would encode )]TJ
/TT6 1 Tf
13.6553 0 TD
0 Tw
(ESP)Tj
/TT4 1 Tf
1.8003 0 TD
0.1139 Tw
(\), the SIB byte is)Tj
-34.2494 -1 TD
0 Tw
(present and gives the combination and scaling of registers to be added to the displacement.)Tj
-1.0909 -1.5454 TD
0.1553 Tw
(If the SIB byte is present, it describes the combination of registers \(an optional base register, and an)Tj
0 -1 TD
0.0409 Tw
(optional index register scaled by multiplication by 1, 2, 4 or 8\) to be added to the displacement. The SIB)Tj
T*
0.0231 Tw
(byte is divided into the )Tj
/TT6 1 Tf
9.5309 0 TD
0 Tw
(scale)Tj
/TT4 1 Tf
3.0005 0 TD
0.0231 Tw
[( field, in the top two bits, the )]TJ
/TT6 1 Tf
11.9609 0 TD
0 Tw
(index)Tj
/TT4 1 Tf
3.0005 0 TD
0.0231 Tw
[( field in the next three, and the )]TJ
/TT6 1 Tf
12.6523 0 TD
0 Tw
(base)Tj
/TT4 1 Tf
-40.1451 -1 TD
(field in the bottom three. The general rules are:)Tj
0 -1.5455 TD
[(ï)-740.8(The )]TJ
/TT6 1 Tf
2.8956 0 TD
(base)Tj
/TT4 1 Tf
2.4004 0 TD
( field encodes the register value of the base register.)Tj
-5.296 -1.5455 TD
[(ï)-740.8(The )]TJ
/TT6 1 Tf
2.9245 0 TD
(index)Tj
/TT4 1 Tf
3.0005 0 TD
0.0289 Tw
[( field encodes the register value of the index register, unless it is 4, in which case no index)]TJ
-4.8341 -1 TD
0 Tw
(register is used \(so )Tj
/TT6 1 Tf
7.7207 0 TD
(ESP)Tj
/TT4 1 Tf
1.8003 0 TD
( cannot be used as an index register\).)Tj
-10.6119 -1.5455 TD
[(ï)-740.8(The )]TJ
/TT6 1 Tf
2.9867 0 TD
(scale)Tj
/TT4 1 Tf
3.0005 0 TD
0.0911 Tw
[( field encodes the multiplier by which the index register is scaled before adding it to the)]TJ
-4.8963 -1 TD
0 Tw
(base and displacement: 0 encodes a multiplier of 1, 1 encodes 2, 2 encodes 4 and 3 encodes 8.)Tj
-1.0909 -1.5455 TD
(The exceptions to the 32-bit encoding rules are:)Tj
T*
[(ï)-740.8(If )]TJ
/TT6 1 Tf
2.0084 0 TD
(mod)Tj
/TT4 1 Tf
1.8003 0 TD
0.0002 Tc
0.0013 Tw
( is 0 and )Tj
/TT6 1 Tf
3.6167 0 TD
0 Tc
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.0015 Tw
( is 5, the effective address encoded is not )Tj
/TT6 1 Tf
16.6743 0 TD
0 Tw
([EBP])Tj
/TT4 1 Tf
3.0005 0 TD
0.0015 Tw
( as the above rules would suggest,)Tj
-27.8095 -1 TD
0.0883 Tw
(but instead )Tj
/TT6 1 Tf
4.787 0 TD
0 Tw
([disp32])Tj
/TT4 1 Tf
4.8008 0 TD
0.0883 Tw
(: the displacement field is present and is four bytes long, and no registers are)Tj
-9.5878 -1 TD
0 Tw
(added to the displacement.)Tj
-1.0909 -1.5455 TD
[(ï)-740.8(If )]TJ
/TT6 1 Tf
2.0171 0 TD
(mod)Tj
/TT4 1 Tf
1.8003 0 TD
0.0101 Tw
[( is 0, )]TJ
/TT6 1 Tf
2.1974 0 TD
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.0101 Tw
[( is 4 \(meaning the SIB byte is present\) and )]TJ
/TT6 1 Tf
17.3758 0 TD
0 Tw
(base)Tj
/TT4 1 Tf
2.4004 0 TD
0.0101 Tw
[( is 4, the effective address encoded is)]TJ
-26.5003 -1 TD
0 Tw
(not )Tj
/TT6 1 Tf
1.9531 0 TD
([EBP+index])Tj
/TT4 1 Tf
6.6011 0 TD
0.4253 Tw
[( as the above rules would suggest, but instead )]TJ
/TT6 1 Tf
22.3242 0 TD
0 Tw
([disp32+index])Tj
/TT4 1 Tf
8.4014 0 TD
0.4253 Tw
(: the)Tj
-39.2797 -1 TD
0.0244 Tw
(displacement field is present and is four bytes long, and there is no base register \(but the index register)Tj
T*
0 Tw
(is still processed in the normal way\).)Tj
/TT2 1 Tf
14 0 0 14 68.2139 228 Tm
[(A.3)-714.3(Key to Instruction Flags)]TJ
/TT4 1 Tf
11 0 0 11 100 211 Tm
0.074 Tw
(Given along with each instruction in this appendix is a set of flags, denoting the type of the instruction.)Tj
T*
0 Tw
(The types are as follows:)Tj
0 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(8086)Tj
/TT4 1 Tf
2.4004 0 TD
(, )Tj
/TT6 1 Tf
0.7431 0 TD
(186)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.7431 0 TD
(286)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.7431 0 TD
(386)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.7431 0 TD
(486)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.7431 0 TD
(PENT)Tj
/TT4 1 Tf
2.4004 0 TD
0.2431 Tw
[( and )]TJ
/TT6 1 Tf
2.43 0 TD
0 Tw
(P6)Tj
/TT4 1 Tf
1.2002 0 TD
0.2431 Tw
[( denote the lowest processor type that supports the)]TJ
-19.3477 -1 TD
0.2641 Tw
(instruction. Most instructions run on all processors above the given type; those that do not are)Tj
T*
0.1295 Tw
(documented. The Pentium II contains no additional instructions beyond the P6 \(Pentium Pro\); from)Tj
T*
0 Tw
(the point of view of its instruction set, it can be thought of as a P6 with MMX capability.)Tj
-1.0909 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(CYRIX)Tj
/TT4 1 Tf
3.0005 0 TD
0.2017 Tw
[( indicates that the instruction is specific to Cyrix processors, for example the extra MMX)]TJ
-3.0005 -1 TD
0 Tw
(instructions in the Cyrix extended MMX instruction set.)Tj
ET
endstream
endobj
18 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
20 0 obj
<<
/Length 6300
>>
stream
BT
/TT4 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(FPU)Tj
/TT4 1 Tf
1.8003 0 TD
0.2306 Tw
[( indicates that the instruction is a floating-point one, and will only run on machines with a)]TJ
-1.8003 -1 TD
0 Tw
(coprocessor \(automatically including 486DX, Pentium and above\).)Tj
-1.0909 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(MMX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0515 Tw
[( indicates that the instruction is an MMX one, and will run on MMX-capable Pentium processors)]TJ
-1.8003 -1 TD
0 Tw
(and the Pentium II.)Tj
-1.0909 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(PRIV)Tj
/TT4 1 Tf
2.4004 0 TD
0.099 Tw
[( indicates that the instruction is a protected-mode management instruction. Many of these may)]TJ
-2.4004 -1 TD
0 Tw
(only be used in protected mode, or only at privilege level zero.)Tj
-1.0909 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(UNDOC)Tj
/TT4 1 Tf
3.0005 0 TD
0.2606 Tw
[( indicates that the instruction is an undocumented one, and not part of the official Intel)]TJ
-3.0005 -1 TD
0 Tw
(Architecture; it may or may not be supported on any given machine.)Tj
/TT2 1 Tf
14 0 0 14 68.2139 574 Tm
(A.4)Tj
/TT10 1 Tf
2.2704 0 TD
(AAA)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(AAS)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(AAM)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(AAD)Tj
/TT2 1 Tf
1.8003 0 TD
(: ASCII Adjustments)Tj
/TT6 1 Tf
11 0 0 11 100 557 Tm
(AAA                           ; 37                   [8086])Tj
0 -1.5455 TD
(AAS                           ; 3F                   [8086])Tj
T*
(AAD                           ; D5 0A                [8086] )Tj
0 -1 TD
(AAD imm                       ; D5 ib                [8086])Tj
0 -1.5455 TD
(AAM                           ; D4 0A                [8086] )Tj
0 -1 TD
(AAM imm                       ; D4 ib                [8086])Tj
/TT4 1 Tf
0 -1.5455 TD
0.1823 Tw
(These instructions are used in conjunction with the add, subtract, multiply and divide instructions to)Tj
0 -1 TD
0.0558 Tw
(perform binary-coded decimal arithmetic in )Tj
/TT8 1 Tf
18.0216 0 TD
0 Tw
(unpacked)Tj
/TT4 1 Tf
3.8315 0 TD
0.0558 Tw
[( \(one BCD digit per byte ñ easy to translate to and)]TJ
-21.8532 -1 TD
0.0692 Tw
(from ASCII, hence the instruction names\) form. There are also packed BCD instructions )Tj
/TT6 1 Tf
36.5847 0 TD
0 Tw
(DAA)Tj
/TT4 1 Tf
1.8003 0 TD
0.0692 Tw
[( and )]TJ
/TT6 1 Tf
2.0823 0 TD
0 Tw
(DAS)Tj
/TT4 1 Tf
1.8003 0 TD
(:)Tj
-42.2676 -1 TD
(see section A.23.)Tj
/TT6 1 Tf
0 -1.5455 TD
(AAA)Tj
/TT4 1 Tf
1.8003 0 TD
0.0362 Tw
[( should be used after a one-byte )]TJ
/TT6 1 Tf
13.2211 0 TD
0 Tw
(ADD)Tj
/TT4 1 Tf
1.8003 0 TD
0.0362 Tw
[( instruction whose destination was the )]TJ
/TT6 1 Tf
15.7147 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0362 Tw
[( register: by means of)]TJ
-33.7366 -1 TD
0.0751 Tw
(examining the value in the low nibble of )Tj
/TT6 1 Tf
17.0414 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0751 Tw
[( and also the auxiliary carry flag )]TJ
/TT6 1 Tf
13.7148 0 TD
0 Tw
(AF)Tj
/TT4 1 Tf
1.2002 0 TD
0.0751 Tw
(, it determines whether)Tj
-33.1565 -1 TD
0.0599 Tw
(the addition has overflowed, and adjusts it \(and sets the carry flag\) if so. You can add long BCD strings)Tj
T*
0 Tw
(together by doing )Tj
/TT6 1 Tf
7.3042 0 TD
(ADD)Tj
/TT4 1 Tf
1.8003 0 TD
(/)Tj
/TT6 1 Tf
0.2778 0 TD
(AAA)Tj
/TT4 1 Tf
1.8003 0 TD
( on the low digits, then doing )Tj
/TT6 1 Tf
11.9438 0 TD
(ADC)Tj
/TT4 1 Tf
1.8003 0 TD
(/)Tj
/TT6 1 Tf
0.2778 0 TD
(AAA)Tj
/TT4 1 Tf
1.8003 0 TD
( on each subsequent digit.)Tj
/TT6 1 Tf
-27.0049 -1.5455 TD
(AAS)Tj
/TT4 1 Tf
1.8003 0 TD
( works similarly to )Tj
/TT6 1 Tf
7.7773 0 TD
(AAA)Tj
/TT4 1 Tf
1.8003 0 TD
(, but is for use after )Tj
/TT6 1 Tf
8.0254 0 TD
(SUB)Tj
/TT4 1 Tf
1.8003 0 TD
( instructions rather than )Tj
/TT6 1 Tf
9.7197 0 TD
(ADD)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT6 1 Tf
-32.7236 -1.5455 TD
(AAM)Tj
/TT4 1 Tf
1.8003 0 TD
0.0745 Tw
[( is for use after you have multiplied two decimal digits together and left the result in )]TJ
/TT6 1 Tf
35.1738 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0745 Tw
(: it divides)Tj
/TT6 1 Tf
-38.1743 -1 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0589 Tw
[( by ten and stores the quotient in )]TJ
/TT6 1 Tf
13.7465 0 TD
0 Tw
(AH)Tj
/TT4 1 Tf
1.2002 0 TD
0.0589 Tw
(, leaving the remainder in )Tj
/TT6 1 Tf
10.7905 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0589 Tw
(. The divisor 10 can be changed by)Tj
-28.1376 -1 TD
0.1412 Tw
(specifying an operand to the instruction: a particularly handy use of this is )Tj
/TT6 1 Tf
31.7449 0 TD
0 Tw
(AAM 16)Tj
/TT4 1 Tf
3.6006 0 TD
0.1412 Tw
(, causing the two)Tj
-35.3455 -1 TD
0 Tw
(nibbles in )Tj
/TT6 1 Tf
4.1665 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
( to be separated into )Tj
/TT6 1 Tf
8.3027 0 TD
(AH)Tj
/TT4 1 Tf
1.2002 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
(.)Tj
/TT6 1 Tf
-18.0137 -1.5455 TD
(AAD)Tj
/TT4 1 Tf
1.8003 0 TD
0.0828 Tw
[( performs the inverse operation to )]TJ
/TT6 1 Tf
14.2705 0 TD
0 Tw
(AAM)Tj
/TT4 1 Tf
1.8003 0 TD
0.0828 Tw
(: it multiplies )Tj
/TT6 1 Tf
5.832 0 TD
0 Tw
(AH)Tj
/TT4 1 Tf
1.2002 0 TD
0.0828 Tw
[( by ten, adds it to )]TJ
/TT6 1 Tf
7.6352 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0828 Tw
(, and sets )Tj
/TT6 1 Tf
4.1924 0 TD
0 Tw
(AH)Tj
/TT4 1 Tf
1.2002 0 TD
0.0828 Tw
[( to zero.)]TJ
-39.1312 -1 TD
0 Tw
(Again, the multiplier 10 can be changed.)Tj
/TT2 1 Tf
14 0 0 14 68.2139 269 Tm
(A.5)Tj
/TT10 1 Tf
2.2704 0 TD
(ADC)Tj
/TT2 1 Tf
1.8003 0 TD
(: Add with Carry)Tj
/TT6 1 Tf
11 0 0 11 100 252 Tm
(ADC r/m8,reg8                 ; 10 /r                [8086] )Tj
0 -1 TD
(ADC r/m16,reg16               ; o16 11 /r            [8086] )Tj
T*
(ADC r/m32,reg32               ; o32 11 /r            [386])Tj
0 -1.5455 TD
(ADC reg8,r/m8                 ; 12 /r                [8086] )Tj
0 -1 TD
(ADC reg16,r/m16               ; o16 13 /r            [8086] )Tj
T*
(ADC reg32,r/m32               ; o32 13 /r            [386])Tj
0 -1.5455 TD
(ADC r/m8,imm8                 ; 80 /2 ib             [8086] )Tj
0 -1 TD
(ADC r/m16,imm16               ; o16 81 /2 iw         [8086] )Tj
T*
(ADC r/m32,imm32               ; o32 81 /2 id         [386])Tj
0 -1.5455 TD
(ADC r/m16,imm8                ; o16 83 /2 ib         [8086] )Tj
0 -1 TD
(ADC r/m32,imm8                ; o32 83 /2 ib         [386])Tj
ET
endstream
endobj
21 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
24 0 obj
<<
/Length 4230
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(ADC AL,imm8                   ; 14 ib                [8086] )Tj
0 -1 TD
(ADC AX,imm16                  ; o16 15 iw            [8086] )Tj
T*
(ADC EAX,imm32                 ; o32 15 id            [386])Tj
0 -1.5455 TD
(ADC)Tj
/TT4 1 Tf
1.8003 0 TD
0.1278 Tw
[( performs integer addition: it adds its two operands together, plus the value of the carry flag, and)]TJ
-1.8003 -1 TD
0.2616 Tw
(leaves the result in its destination \(first\) operand. The flags are set according to the result of the)Tj
T*
0 Tw
(operation: in particular, the carry flag is affected and can be used by a subsequent )Tj
/TT6 1 Tf
32.8755 0 TD
(ADC)Tj
/TT4 1 Tf
1.8003 0 TD
( instruction.)Tj
-34.6758 -1.5455 TD
0.0982 Tw
(In the forms with an 8-bit immediate second operand and a longer first operand, the second operand is)Tj
0 -1 TD
0.0503 Tw
(considered to be signed, and is sign-extended to the length of the first operand. In these cases, the )Tj
/TT6 1 Tf
40.1451 0 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
-40.1451 -1 TD
(qualifier is necessary to force NASM to generate this form of the instruction.)Tj
0 -1.5455 TD
(To add two numbers without also adding the contents of the carry flag, use )Tj
/TT6 1 Tf
30.187 0 TD
(ADD)Tj
/TT4 1 Tf
1.8003 0 TD
( \(section A.6\).)Tj
/TT2 1 Tf
14 0 0 14 68.2139 552 Tm
(A.6)Tj
/TT10 1 Tf
2.2704 0 TD
(ADD)Tj
/TT2 1 Tf
1.8003 0 TD
(: Add Integers)Tj
/TT6 1 Tf
11 0 0 11 100 535 Tm
(ADD r/m8,reg8                 ; 00 /r                [8086] )Tj
0 -1 TD
(ADD r/m16,reg16               ; o16 01 /r            [8086] )Tj
T*
(ADD r/m32,reg32               ; o32 01 /r            [386])Tj
0 -1.5455 TD
(ADD reg8,r/m8                 ; 02 /r                [8086] )Tj
0 -1 TD
(ADD reg16,r/m16               ; o16 03 /r            [8086] )Tj
T*
(ADD reg32,r/m32               ; o32 03 /r            [386])Tj
0 -1.5455 TD
(ADD r/m8,imm8                 ; 80 /0 ib             [8086] )Tj
0 -1 TD
(ADD r/m16,imm16               ; o16 81 /0 iw         [8086] )Tj
T*
(ADD r/m32,imm32               ; o32 81 /0 id         [386])Tj
0 -1.5455 TD
(ADD r/m16,imm8                ; o16 83 /0 ib         [8086] )Tj
0 -1 TD
(ADD r/m32,imm8                ; o32 83 /0 ib         [386])Tj
0 -1.5455 TD
(ADD AL,imm8                   ; 04 ib                [8086] )Tj
0 -1 TD
(ADD AX,imm16                  ; o16 05 iw            [8086] )Tj
T*
(ADD EAX,imm32                 ; o32 05 id            [386])Tj
0 -1.5455 TD
(ADD)Tj
/TT4 1 Tf
1.8003 0 TD
0.0836 Tw
[( performs integer addition: it adds its two operands together, and leaves the result in its destination)]TJ
-1.8003 -1 TD
0.1022 Tw
(\(first\) operand. The flags are set according to the result of the operation: in particular, the carry flag is)Tj
T*
0 Tw
(affected and can be used by a subsequent )Tj
/TT6 1 Tf
16.7153 0 TD
(ADC)Tj
/TT4 1 Tf
1.8003 0 TD
( instruction \(section A.5\).)Tj
-18.5156 -1.5455 TD
0.0982 Tw
(In the forms with an 8-bit immediate second operand and a longer first operand, the second operand is)Tj
0 -1 TD
0.0503 Tw
(considered to be signed, and is sign-extended to the length of the first operand. In these cases, the )Tj
/TT6 1 Tf
40.1451 0 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
-40.1451 -1 TD
(qualifier is necessary to force NASM to generate this form of the instruction.)Tj
/TT2 1 Tf
14 0 0 14 68.2139 270 Tm
(A.7)Tj
/TT10 1 Tf
2.2704 0 TD
(AND)Tj
/TT2 1 Tf
1.8003 0 TD
(: Bitwise AND)Tj
/TT6 1 Tf
11 0 0 11 100 253 Tm
(AND r/m8,reg8                 ; 20 /r                [8086] )Tj
0 -1 TD
(AND r/m16,reg16               ; o16 21 /r            [8086] )Tj
T*
(AND r/m32,reg32               ; o32 21 /r            [386])Tj
0 -1.5455 TD
(AND reg8,r/m8                 ; 22 /r                [8086] )Tj
0 -1 TD
(AND reg16,r/m16               ; o16 23 /r            [8086] )Tj
T*
(AND reg32,r/m32               ; o32 23 /r            [386])Tj
0 -1.5455 TD
(AND r/m8,imm8                 ; 80 /4 ib             [8086] )Tj
0 -1 TD
(AND r/m16,imm16               ; o16 81 /4 iw         [8086] )Tj
T*
(AND r/m32,imm32               ; o32 81 /4 id         [386])Tj
0 -1.5455 TD
(AND r/m16,imm8                ; o16 83 /4 ib         [8086] )Tj
0 -1 TD
(AND r/m32,imm8                ; o32 83 /4 ib         [386])Tj
ET
endstream
endobj
25 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
27 0 obj
<<
/Length 4694
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(AND AL,imm8                   ; 24 ib                [8086] )Tj
0 -1 TD
(AND AX,imm16                  ; o16 25 iw            [8086] )Tj
T*
(AND EAX,imm32                 ; o32 25 id            [386])Tj
0 -1.5455 TD
(AND)Tj
/TT4 1 Tf
1.8003 0 TD
0.0939 Tw
[( performs a bitwise AND operation between its two operands \(i.e. each bit of the result is 1 if and)]TJ
-1.8003 -1 TD
0.0174 Tw
(only if the corresponding bits of the two inputs were both 1\), and stores the result in the destination \(first\))Tj
T*
0 Tw
(operand.)Tj
0 -1.5455 TD
0.0982 Tw
(In the forms with an 8-bit immediate second operand and a longer first operand, the second operand is)Tj
0 -1 TD
0.0503 Tw
(considered to be signed, and is sign-extended to the length of the first operand. In these cases, the )Tj
/TT6 1 Tf
40.1451 0 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
-40.1451 -1 TD
(qualifier is necessary to force NASM to generate this form of the instruction.)Tj
0 -1.5455 TD
0.2351 Tw
(The MMX instruction )Tj
/TT6 1 Tf
9.7879 0 TD
0 Tw
(PAND)Tj
/TT4 1 Tf
2.4004 0 TD
0.2351 Tw
[( \(see section A.116\) performs the same operation on the 64-bit MMX)]TJ
-12.1882 -1 TD
0 Tw
(registers.)Tj
/TT2 1 Tf
14 0 0 14 68.2139 541 Tm
(A.8)Tj
/TT10 1 Tf
2.2704 0 TD
(ARPL)Tj
/TT2 1 Tf
2.4004 0 TD
(: Adjust RPL Field of Selector)Tj
/TT6 1 Tf
11 0 0 11 100 524 Tm
(ARPL r/m16,reg16              ; 63 /r                [286,PRIV])Tj
0 -1.5455 TD
(ARPL)Tj
/TT4 1 Tf
2.4004 0 TD
0.008 Tw
[( expects its two word operands to be segment selectors. It adjusts the RPL \(requested privilege level)]TJ
-2.4004 -1 TD
0.0722 Tw
(ñ stored in the bottom two bits of the selector\) field of the destination \(first\) operand to ensure that it is)Tj
T*
0.0292 Tw
(no less \(i.e. no more privileged than\) the RPL field of the source operand. The zero flag is set if and only)Tj
T*
0 Tw
(if a change had to be made.)Tj
/TT2 1 Tf
14 0 0 14 68.2139 454 Tm
(A.9)Tj
/TT10 1 Tf
2.2704 0 TD
(BOUND)Tj
/TT2 1 Tf
3.0005 0 TD
(: Check Array Index against Bounds)Tj
/TT6 1 Tf
11 0 0 11 100 437 Tm
(BOUND reg16,mem               ; o16 62 /r            [186] )Tj
0 -1 TD
(BOUND reg32,mem               ; o32 62 /r            [386])Tj
0 -1.5455 TD
(BOUND)Tj
/TT4 1 Tf
3.0005 0 TD
0.1193 Tw
[( expects its second operand to point to an area of memory containing two signed values of the)]TJ
-3.0005 -1 TD
0.0263 Tw
(same size as its first operand \(i.e. two words for the 16-bit form; two doublewords for the 32-bit form\). It)Tj
T*
0.0895 Tw
(performs two signed comparisons: if the value in the register passed as its first operand is less than the)Tj
T*
0.2176 Tw
(first of the in-memory values, or is greater than or equal to the second, it throws a BR exception.)Tj
T*
0 Tw
(Otherwise, it does nothing.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 345 Tm
(A.10)Tj
/TT10 1 Tf
2.8266 0 TD
(BSF)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(BSR)Tj
/TT2 1 Tf
1.8003 0 TD
(: Bit Scan)Tj
/TT6 1 Tf
11 0 0 11 100 328 Tm
(BSF reg16,r/m16               ; o16 0F BC /r         [386] )Tj
0 -1 TD
(BSF reg32,r/m32               ; o32 0F BC /r         [386])Tj
0 -1.5455 TD
(BSR reg16,r/m16               ; o16 0F BD /r         [386] )Tj
0 -1 TD
(BSR reg32,r/m32               ; o32 0F BD /r         [386])Tj
0 -1.5455 TD
(BSF)Tj
/TT4 1 Tf
1.8003 0 TD
0.107 Tw
[( searches for a set bit in its source \(second\) operand, starting from the bottom, and if it finds one,)]TJ
-1.8003 -1 TD
0.1295 Tw
(stores the index in its destination \(first\) operand. If no set bit is found, the contents of the destination)Tj
T*
0 Tw
(operand are undefined.)Tj
/TT6 1 Tf
0 -1.5455 TD
(BSR)Tj
/TT4 1 Tf
1.8003 0 TD
( performs the same function, but searches from the top instead, so it finds the most significant set bit.)Tj
-1.8003 -1.5455 TD
(Bit indices are from 0 \(least significant\) to 15 or 31 \(most significant\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 196 Tm
(A.11)Tj
/TT10 1 Tf
2.8266 0 TD
(BSWAP)Tj
/TT2 1 Tf
3.0005 0 TD
(: Byte Swap)Tj
/TT6 1 Tf
11 0 0 11 100 179 Tm
(BSWAP reg32                   ; o32 0F C8+r          [486])Tj
0 -1.5455 TD
(BSWAP)Tj
/TT4 1 Tf
3.0005 0 TD
0.091 Tw
[( swaps the order of the four bytes of a 32-bit register: bits 0-7 exchange places with bits 24-31,)]TJ
-3.0005 -1 TD
0.1007 Tw
(and bits 8-15 swap with bits 16-23. There is no explicit 16-bit equivalent: to byte-swap )Tj
/TT6 1 Tf
36.5598 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.6007 0 TD
(BX)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.6007 0 TD
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
0.1007 Tw
[( or)]TJ
/TT6 1 Tf
-41.3618 -1 TD
0 Tw
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(XCHG)Tj
/TT4 1 Tf
2.4004 0 TD
( can be used.)Tj
ET
endstream
endobj
28 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
30 0 obj
<<
/Length 5780
>>
stream
BT
/TT2 1 Tf
14 0 0 14 60.4277 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.12)Tj
/TT10 1 Tf
2.8266 0 TD
(BT)Tj
/TT2 1 Tf
1.2002 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(BTC)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(BTR)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(BTS)Tj
/TT2 1 Tf
1.8003 0 TD
(: Bit Test)Tj
/TT6 1 Tf
11 0 0 11 100 672 Tm
(BT r/m16,reg16                ; o16 0F A3 /r         [386] )Tj
0 -1 TD
(BT r/m32,reg32                ; o32 0F A3 /r         [386] )Tj
T*
(BT r/m16,imm8                 ; o16 0F BA /4 ib      [386] )Tj
T*
(BT r/m32,imm8                 ; o32 0F BA /4 ib      [386])Tj
0 -1.5455 TD
(BTC r/m16,reg16               ; o16 0F BB /r         [386] )Tj
0 -1 TD
(BTC r/m32,reg32               ; o32 0F BB /r         [386] )Tj
T*
(BTC r/m16,imm8                ; o16 0F BA /7 ib      [386] )Tj
T*
(BTC r/m32,imm8                ; o32 0F BA /7 ib      [386])Tj
0 -1.5455 TD
(BTR r/m16,reg16               ; o16 0F B3 /r         [386] )Tj
0 -1 TD
(BTR r/m32,reg32               ; o32 0F B3 /r         [386] )Tj
T*
(BTR r/m16,imm8                ; o16 0F BA /6 ib      [386] )Tj
T*
(BTR r/m32,imm8                ; o32 0F BA /6 ib      [386])Tj
0 -1.5455 TD
(BTS r/m16,reg16               ; o16 0F AB /r         [386] )Tj
0 -1 TD
(BTS r/m32,reg32               ; o32 0F AB /r         [386] )Tj
T*
(BTS r/m16,imm                 ; o16 0F BA /5 ib      [386] )Tj
T*
(BTS r/m32,imm                 ; o32 0F BA /5 ib      [386])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0432 Tw
(These instructions all test one bit of their first operand, whose index is given by the second operand, and)Tj
0 -1 TD
0.0768 Tw
(store the value of that bit into the carry flag. Bit indices are from 0 \(least significant\) to 15 or 31 \(most)Tj
T*
0 Tw
(significant\).)Tj
0 -1.5455 TD
0.0202 Tw
(In addition to storing the original value of the bit into the carry flag, )Tj
/TT6 1 Tf
27.6919 0 TD
0 Tw
(BTR)Tj
/TT4 1 Tf
1.8003 0 TD
0.0202 Tw
[( also resets \(clears\) the bit in the)]TJ
-29.4922 -1 TD
0 Tw
(operand itself. )Tj
/TT6 1 Tf
5.9702 0 TD
(BTS)Tj
/TT4 1 Tf
1.8003 0 TD
( sets the bit, and )Tj
/TT6 1 Tf
6.7212 0 TD
(BTC)Tj
/TT4 1 Tf
1.8003 0 TD
( complements the bit. )Tj
/TT6 1 Tf
8.8594 0 TD
(BT)Tj
/TT4 1 Tf
1.2002 0 TD
( does not modify its operands.)Tj
-26.3516 -1.5455 TD
(The bit offset should be no greater than the size of the operand.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 385 Tm
(A.13)Tj
/TT10 1 Tf
2.8266 0 TD
(CALL)Tj
/TT2 1 Tf
2.4004 0 TD
(: Call Subroutine)Tj
/TT6 1 Tf
11 0 0 11 100 368 Tm
(CALL imm                      ; E8 rw/rd             [8086] )Tj
0 -1 TD
(CALL imm:imm16                ; o16 9A iw iw         [8086] )Tj
T*
(CALL imm:imm32                ; o32 9A id iw         [386] )Tj
T*
(CALL FAR mem16                ; o16 FF /3            [8086] )Tj
T*
(CALL FAR mem32                ; o32 FF /3            [386] )Tj
T*
(CALL r/m16                    ; o16 FF /2            [8086] )Tj
T*
(CALL r/m32                    ; o32 FF /2            [386])Tj
0 -1.5455 TD
(CALL)Tj
/TT4 1 Tf
2.4004 0 TD
0.08 Tw
[( calls a subroutine, by means of pushing the current instruction pointer \()]TJ
/TT6 1 Tf
29.7594 0 TD
0 Tw
(IP)Tj
/TT4 1 Tf
1.2002 0 TD
0.0801 Tw
(\) and optionally )Tj
/TT6 1 Tf
6.8222 0 TD
0 Tw
(CS)Tj
/TT4 1 Tf
1.2002 0 TD
0.0801 Tw
[( as)]TJ
-41.3824 -1 TD
0 Tw
(well on the stack, and then jumping to a given address.)Tj
/TT6 1 Tf
0 -1.5455 TD
(CS)Tj
/TT4 1 Tf
1.2002 0 TD
0.1674 Tw
[( is pushed as well as )]TJ
/TT6 1 Tf
9.3921 0 TD
0 Tw
(IP)Tj
/TT4 1 Tf
1.2002 0 TD
0.1674 Tw
[( if and only if the call is a far call, i.e. a destination segment address is)]TJ
-11.7924 -1 TD
0.078 Tw
(specified in the instruction. The forms involving two colon-separated arguments are far calls; so are the)Tj
/TT6 1 Tf
T*
0 Tw
(CALL FAR mem)Tj
/TT4 1 Tf
7.2012 0 TD
( forms.)Tj
-7.2012 -1.5455 TD
0.1014 Tw
(You can choose between the two immediate far call forms \()Tj
/TT6 1 Tf
24.8934 0 TD
0 Tw
(CALL imm:imm)Tj
/TT4 1 Tf
7.2012 0 TD
0.1013 Tw
(\) by the use of the )Tj
/TT6 1 Tf
8.0505 0 TD
0 Tw
(WORD)Tj
/TT4 1 Tf
-40.1451 -1 TD
(and )Tj
/TT6 1 Tf
1.6938 0 TD
(DWORD)Tj
/TT4 1 Tf
3.0005 0 TD
( keywords: )Tj
/TT6 1 Tf
4.666 0 TD
(CALL WORD 0x1234:0x5678)Tj
/TT4 1 Tf
13.8022 0 TD
(\) or )Tj
/TT6 1 Tf
1.666 0 TD
(CALL DWORD 0x1234:0x56789abc)Tj
/TT4 1 Tf
16.8027 0 TD
(.)Tj
-41.6314 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.9247 0 TD
(CALL FAR mem)Tj
/TT4 1 Tf
7.2012 0 TD
0.12 Tw
[( forms execute a far call by loading the destination address out of memory. The)]TJ
-9.1258 -1 TD
0.019 Tw
(address loaded consists of 16 or 32 bits of offset \(depending on the operand size\), and 16 bits of segment.)Tj
T*
0 Tw
(The operand size may be overridden using )Tj
/TT6 1 Tf
17.2441 0 TD
(CALL WORD FAR mem)Tj
/TT4 1 Tf
10.2017 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(CALL DWORD FAR mem)Tj
/TT4 1 Tf
10.8018 0 TD
(.)Tj
-39.5806 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.8366 0 TD
(CALL r/m)Tj
/TT4 1 Tf
4.8008 0 TD
0.0319 Tw
[( forms execute a near call \(within the same segment\), loading the destination address out)]TJ
-6.6374 -1 TD
0.0886 Tw
(of memory or out of a register. The keyword )Tj
/TT6 1 Tf
18.9032 0 TD
0 Tw
(NEAR)Tj
/TT4 1 Tf
2.4004 0 TD
0.0886 Tw
[( may be specified, for clarity, in these forms, but is)]TJ
-21.3036 -1 TD
0 Tw
(not necessary. Again, operand size can be overridden using )Tj
/TT6 1 Tf
23.9639 0 TD
(CALL WORD mem)Tj
/TT4 1 Tf
7.8013 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(CALL DWORD mem)Tj
/TT4 1 Tf
8.4014 0 TD
(.)Tj
-41.4995 -1.5455 TD
0.023 Tw
(As a convenience, NASM does not require you to call a far procedure symbol by coding the cumbersome)Tj
/TT6 1 Tf
0 -1 TD
0 Tw
(CALL SEG routine:routine)Tj
/TT4 1 Tf
14.4023 0 TD
(, but instead allows the easier synonym )Tj
/TT6 1 Tf
15.9414 0 TD
(CALL FAR routine)Tj
/TT4 1 Tf
9.6016 0 TD
(.)Tj
ET
endstream
endobj
31 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
33 0 obj
<<
/Length 6237
>>
stream
BT
/TT4 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(The )Tj
/TT6 1 Tf
2.1475 0 TD
(CALL r/m)Tj
/TT4 1 Tf
4.8008 0 TD
0.3428 Tw
[( forms given above are near calls; NASM will accept the )]TJ
/TT6 1 Tf
26.7353 0 TD
0 Tw
(NEAR)Tj
/TT4 1 Tf
2.4004 0 TD
0.3428 Tw
[( keyword \(e.g.)]TJ
/TT6 1 Tf
-36.084 -1 TD
0 Tw
(CALL NEAR [address])Tj
/TT4 1 Tf
11.4019 0 TD
(\), even though it is not strictly necessary.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 658 Tm
(A.14)Tj
/TT10 1 Tf
2.8266 0 TD
(CBW)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(CWD)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(CDQ)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(CWDE)Tj
/TT2 1 Tf
2.4004 0 TD
(: Sign Extensions)Tj
/TT6 1 Tf
11 0 0 11 100 641 Tm
(CBW                           ; o16 98               [8086] )Tj
0 -1 TD
(CWD                           ; o16 99               [8086] )Tj
T*
(CDQ                           ; o32 99               [386] )Tj
T*
(CWDE                          ; o32 98               [386])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0293 Tw
(All these instructions sign-extend a short value into a longer one, by replicating the top bit of the original)Tj
0 -1 TD
0 Tw
(value to fill the extended one.)Tj
/TT6 1 Tf
0 -1.5455 TD
(CBW)Tj
/TT4 1 Tf
1.8003 0 TD
0.0584 Tw
[( extends )]TJ
/TT6 1 Tf
3.6716 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0584 Tw
[( into )]TJ
/TT6 1 Tf
2.1725 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0584 Tw
[( by repeating the top bit of )]TJ
/TT6 1 Tf
11.2674 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0584 Tw
[( in every bit of )]TJ
/TT6 1 Tf
6.4294 0 TD
0 Tw
(AH)Tj
/TT4 1 Tf
1.2002 0 TD
(. )Tj
/TT6 1 Tf
0.5584 0 TD
(CWD)Tj
/TT4 1 Tf
1.8003 0 TD
0.0584 Tw
[( extends )]TJ
/TT6 1 Tf
3.6716 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0584 Tw
[( into )]TJ
/TT6 1 Tf
2.1725 0 TD
0 Tw
(DX:AX)Tj
/TT4 1 Tf
-39.545 -1 TD
0.1101 Tw
(by repeating the top bit of )Tj
/TT6 1 Tf
11.2691 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.1101 Tw
[( throughout )]TJ
/TT6 1 Tf
5.1089 0 TD
0 Tw
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
(. )Tj
/TT6 1 Tf
0.6101 0 TD
(CWDE)Tj
/TT4 1 Tf
2.4004 0 TD
0.1101 Tw
[( extends )]TJ
/TT6 1 Tf
3.7749 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.1101 Tw
[( into )]TJ
/TT6 1 Tf
2.2759 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1101 Tw
(, and )Tj
/TT6 1 Tf
2.4141 0 TD
0 Tw
(CDQ)Tj
/TT4 1 Tf
1.8003 0 TD
0.1101 Tw
[( extends )]TJ
/TT6 1 Tf
3.7749 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1101 Tw
[( into)]TJ
/TT6 1 Tf
-40.6297 -1 TD
0 Tw
(EDX:EAX)Tj
/TT4 1 Tf
4.2007 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 521 Tm
(A.15)Tj
/TT10 1 Tf
2.8266 0 TD
(CLC)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(CLD)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(CLI)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(CLTS)Tj
/TT2 1 Tf
2.4004 0 TD
(: Clear Flags)Tj
/TT6 1 Tf
11 0 0 11 100 504 Tm
(CLC                           ; F8                   [8086] )Tj
0 -1 TD
(CLD                           ; FC                   [8086] )Tj
T*
(CLI                           ; FA                   [8086] )Tj
T*
(CLTS                          ; 0F 06                [286,PRIV])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0187 Tw
(These instructions clear various flags. )Tj
/TT6 1 Tf
15.4778 0 TD
0 Tw
(CLC)Tj
/TT4 1 Tf
1.8003 0 TD
0.0187 Tw
[( clears the carry flag; )]TJ
/TT6 1 Tf
8.783 0 TD
0 Tw
(CLD)Tj
/TT4 1 Tf
1.8003 0 TD
0.0187 Tw
[( clears the direction flag; )]TJ
/TT6 1 Tf
10.2835 0 TD
0 Tw
(CLI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0187 Tw
[( clears)]TJ
-39.9452 -1 TD
0 Tw
(the interrupt flag \(thus disabling interrupts\); and )Tj
/TT6 1 Tf
19.5234 0 TD
(CLTS)Tj
/TT4 1 Tf
2.4004 0 TD
( clears the task-switched \()Tj
/TT6 1 Tf
10.3848 0 TD
(TS)Tj
/TT4 1 Tf
1.2002 0 TD
(\) flag in )Tj
/TT6 1 Tf
3.4155 0 TD
(CR0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-38.7246 -1.5455 TD
0.0369 Tw
(To set the carry, direction, or interrupt flags, use the )Tj
/TT6 1 Tf
21.4447 0 TD
0 Tw
(STC)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.5368 0 TD
(STD)Tj
/TT4 1 Tf
1.8003 0 TD
0.0369 Tw
[( and )]TJ
/TT6 1 Tf
2.0176 0 TD
0 Tw
(STI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0369 Tw
[( instructions \(section A.156\). To)]TJ
-29.4 -1 TD
0 Tw
(invert the carry flag, use )Tj
/TT6 1 Tf
9.9956 0 TD
(CMC)Tj
/TT4 1 Tf
1.8003 0 TD
( \(section A.16\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 395 Tm
(A.16)Tj
/TT10 1 Tf
2.8266 0 TD
(CMC)Tj
/TT2 1 Tf
1.8003 0 TD
(: Complement Carry Flag)Tj
/TT6 1 Tf
11 0 0 11 100 378 Tm
(CMC                           ; F5                   [8086])Tj
0 -1.5455 TD
(CMC)Tj
/TT4 1 Tf
1.8003 0 TD
( changes the value of the carry flag: if it was 0, it sets it to 1, and vice versa.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 341 Tm
(A.17)Tj
/TT10 1 Tf
2.8266 0 TD
(CMOVcc)Tj
/TT2 1 Tf
3.6006 0 TD
(: Conditional Move)Tj
/TT6 1 Tf
11 0 0 11 100 324 Tm
(CMOVcc reg16,r/m16            ; o16 0F 40+cc /r      [P6] )Tj
0 -1 TD
(CMOVcc reg32,r/m32            ; o32 0F 40+cc /r      [P6])Tj
0 -1.5455 TD
(CMOV)Tj
/TT4 1 Tf
2.4004 0 TD
0.034 Tw
[( moves its source \(second\) operand into its destination \(first\) operand if the given condition code is)]TJ
-2.4004 -1 TD
0 Tw
(satisfied; otherwise it does nothing.)Tj
0 -1.5455 TD
(For a list of condition codes, see section A.2.2.)Tj
T*
0.1307 Tw
(Although the )Tj
/TT6 1 Tf
5.7609 0 TD
0 Tw
(CMOV)Tj
/TT4 1 Tf
2.4004 0 TD
0.1307 Tw
[( instructions are flagged )]TJ
/TT6 1 Tf
10.4085 0 TD
0 Tw
(P6)Tj
/TT4 1 Tf
1.2002 0 TD
0.1307 Tw
[( above, they may not be supported by all Pentium Pro)]TJ
-19.7699 -1 TD
0.1281 Tw
(processors; the )Tj
/TT6 1 Tf
6.4769 0 TD
0 Tw
(CPUID)Tj
/TT4 1 Tf
3.0005 0 TD
0.1281 Tw
[( instruction \(section A.22\) will return a bit which indicates whether conditional)]TJ
-9.4774 -1 TD
0 Tw
(moves are supported.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 209 Tm
(A.18)Tj
/TT10 1 Tf
2.8266 0 TD
(CMP)Tj
/TT2 1 Tf
1.8003 0 TD
(: Compare Integers)Tj
/TT6 1 Tf
11 0 0 11 100 192 Tm
(CMP r/m8,reg8                 ; 38 /r                [8086] )Tj
0 -1 TD
(CMP r/m16,reg16               ; o16 39 /r            [8086] )Tj
T*
(CMP r/m32,reg32               ; o32 39 /r            [386])Tj
0 -1.5455 TD
(CMP reg8,r/m8                 ; 3A /r                [8086] )Tj
0 -1 TD
(CMP reg16,r/m16               ; o16 3B /r            [8086] )Tj
T*
(CMP reg32,r/m32               ; o32 3B /r            [386])Tj
ET
endstream
endobj
34 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
36 0 obj
<<
/Length 6778
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(CMP r/m8,imm8                 ; 80 /0 ib             [8086] )Tj
0 -1 TD
(CMP r/m16,imm16               ; o16 81 /0 iw         [8086] )Tj
T*
(CMP r/m32,imm32               ; o32 81 /0 id         [386])Tj
0 -1.5455 TD
(CMP r/m16,imm8                ; o16 83 /0 ib         [8086] )Tj
0 -1 TD
(CMP r/m32,imm8                ; o32 83 /0 ib         [386])Tj
0 -1.5455 TD
(CMP AL,imm8                   ; 3C ib                [8086] )Tj
0 -1 TD
(CMP AX,imm16                  ; o16 3D iw            [8086] )Tj
T*
(CMP EAX,imm32                 ; o32 3D id            [386])Tj
0 -1.5455 TD
(CMP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0446 Tw
[( performs a ëmentalí subtraction of its second operand from its first operand, and affects the flags as)]TJ
-1.8003 -1 TD
0 Tw
(if the subtraction had taken place, but does not store the result of the subtraction anywhere.)Tj
0 -1.5455 TD
0.0982 Tw
(In the forms with an 8-bit immediate second operand and a longer first operand, the second operand is)Tj
0 -1 TD
0.0503 Tw
(considered to be signed, and is sign-extended to the length of the first operand. In these cases, the )Tj
/TT6 1 Tf
40.1451 0 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
-40.1451 -1 TD
(qualifier is necessary to force NASM to generate this form of the instruction.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 513 Tm
(A.19)Tj
/TT10 1 Tf
2.8266 0 TD
(CMPSB)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(CMPSW)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(CMPSD)Tj
/TT2 1 Tf
3.0005 0 TD
(: Compare Strings)Tj
/TT6 1 Tf
11 0 0 11 100 496 Tm
(CMPSB                         ; A6                   [8086] )Tj
0 -1 TD
(CMPSW                         ; o16 A7               [8086] )Tj
T*
(CMPSD                         ; o32 A7               [386])Tj
0 -1.5455 TD
(CMPSB)Tj
/TT4 1 Tf
3.0005 0 TD
0.0995 Tw
[( compares the byte at )]TJ
/TT6 1 Tf
9.2442 0 TD
0 Tw
([DS:SI])Tj
/TT4 1 Tf
4.2007 0 TD
0.0995 Tw
[( or )]TJ
/TT6 1 Tf
1.532 0 TD
0 Tw
([DS:ESI])Tj
/TT4 1 Tf
4.8008 0 TD
0.0995 Tw
[( with the byte at )]TJ
/TT6 1 Tf
7.1904 0 TD
0 Tw
([ES:DI])Tj
/TT4 1 Tf
4.2007 0 TD
0.0995 Tw
[( or )]TJ
/TT6 1 Tf
1.532 0 TD
0 Tw
([ES:EDI])Tj
/TT4 1 Tf
4.8008 0 TD
0.0995 Tw
(, and)Tj
-40.5021 -1 TD
0.0578 Tw
(sets the flags accordingly. It then increments or decrements \(depending on the direction flag: increments)Tj
T*
0 Tw
(if the flag is clear, decrements if it is set\) )Tj
/TT6 1 Tf
16.5771 0 TD
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
( \(or )Tj
/TT6 1 Tf
1.666 0 TD
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
(\).)Tj
-28.1318 -1.5455 TD
0.0739 Tw
(The registers used are )Tj
/TT6 1 Tf
9.2918 0 TD
0 Tw
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
0.0739 Tw
[( and )]TJ
/TT6 1 Tf
2.0917 0 TD
0 Tw
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
0.0739 Tw
[( if the address size is 16 bits, and )]TJ
/TT6 1 Tf
14.1073 0 TD
0 Tw
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0739 Tw
[( and )]TJ
/TT6 1 Tf
2.0917 0 TD
0 Tw
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0739 Tw
[( if it is 32 bits. If you)]TJ
-33.5836 -1 TD
0.093 Tw
(need to use an address size not equal to the current )Tj
/TT6 1 Tf
21.544 0 TD
0 Tw
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
0.093 Tw
[( setting, you can use an explicit )]TJ
/TT6 1 Tf
13.4814 0 TD
0 Tw
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
0.093 Tw
[( or )]TJ
/TT6 1 Tf
1.5191 0 TD
0 Tw
(a32)Tj
/TT4 1 Tf
-40.7452 -1 TD
(prefix.)Tj
0 -1.5455 TD
0.0761 Tw
(The segment register used to load from )Tj
/TT6 1 Tf
16.4451 0 TD
0 Tw
([SI])Tj
/TT4 1 Tf
2.4004 0 TD
0.0761 Tw
[( or )]TJ
/TT6 1 Tf
1.4853 0 TD
0 Tw
([ESI])Tj
/TT4 1 Tf
3.0005 0 TD
0.0761 Tw
[( can be overridden by using a segment register)]TJ
-23.3313 -1 TD
0.033 Tw
(name as a prefix \(for example, )Tj
/TT6 1 Tf
12.6646 0 TD
0 Tw
(es cmpsb)Tj
/TT4 1 Tf
4.8008 0 TD
0.0331 Tw
(\). The use of )Tj
/TT6 1 Tf
5.4359 0 TD
0 Tw
(ES)Tj
/TT4 1 Tf
1.2002 0 TD
0.0331 Tw
[( for the load from )]TJ
/TT6 1 Tf
7.4685 0 TD
0 Tw
([DI])Tj
/TT4 1 Tf
2.4004 0 TD
0.0331 Tw
[( or )]TJ
/TT6 1 Tf
1.3991 0 TD
0 Tw
([EDI])Tj
/TT4 1 Tf
3.0005 0 TD
0.033 Tw
[( cannot be)]TJ
-38.37 -1 TD
0 Tw
(overridden.)Tj
/TT6 1 Tf
0 -1.5455 TD
(CMPSW)Tj
/TT4 1 Tf
3.0005 0 TD
0.0658 Tw
[( and )]TJ
/TT6 1 Tf
2.0754 0 TD
0 Tw
(CMPSD)Tj
/TT4 1 Tf
3.0005 0 TD
0.0658 Tw
[( work in the same way, but they compare a word or a doubleword instead of a byte,)]TJ
-8.0764 -1 TD
0 Tw
(and increment or decrement the addressing registers by 2 or 4 instead of 1.)Tj
0 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.8049 0 TD
(REPE)Tj
/TT4 1 Tf
2.4004 0 TD
0.0002 Tw
( and )Tj
/TT6 1 Tf
1.9443 0 TD
0 Tw
(REPNE)Tj
/TT4 1 Tf
3.0005 0 TD
0.0002 Tw
( prefixes \(equivalently, )Tj
/TT6 1 Tf
9.4973 0 TD
0 Tw
(REPZ)Tj
/TT4 1 Tf
2.4004 0 TD
0.0002 Tw
( and )Tj
/TT6 1 Tf
1.9443 0 TD
0 Tw
(REPNZ)Tj
/TT4 1 Tf
3.0005 0 TD
0.0002 Tw
(\) may be used to repeat the instruction up)Tj
-25.9927 -1 TD
0 Tw
(to )Tj
/TT6 1 Tf
1.1769 0 TD
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
0.1491 Tw
[( \(or )]TJ
/TT6 1 Tf
1.9641 0 TD
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1491 Tw
[( ñ again, the address size chooses which\) times until the first unequal or equal byte is)]TJ
-6.1415 -1 TD
0 Tw
(found.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 270 Tm
(A.20)Tj
/TT10 1 Tf
2.8266 0 TD
(CMPXCHG)Tj
/TT2 1 Tf
4.2007 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(CMPXCHG486)Tj
/TT2 1 Tf
6.001 0 TD
(: Compare and Exchange)Tj
/TT6 1 Tf
11 0 0 11 100 253 Tm
(CMPXCHG r/m8,reg8             ; 0F B0 /r             [PENT] )Tj
0 -1 TD
(CMPXCHG r/m16,reg16           ; o16 0F B1 /r         [PENT] )Tj
T*
(CMPXCHG r/m32,reg32           ; o32 0F B1 /r         [PENT])Tj
0 -1.5455 TD
(CMPXCHG486 r/m8,reg8          ; 0F A6 /r             [486,UNDOC] )Tj
0 -1 TD
(CMPXCHG486 r/m16,reg16        ; o16 0F A7 /r         [486,UNDOC] )Tj
T*
(CMPXCHG486 r/m32,reg32        ; o32 0F A7 /r         [486,UNDOC])Tj
/TT4 1 Tf
0 -1.5455 TD
0.2181 Tw
(These two instructions perform exactly the same operation; however, apparently some \(not all\) 486)Tj
0 -1 TD
0.0297 Tw
(processors support it under a non-standard opcode, so NASM provides the undocumented )Tj
/TT6 1 Tf
36.5445 0 TD
0 Tw
(CMPXCHG486)Tj
/TT4 1 Tf
-36.5445 -1 TD
(form to generate the non-standard opcode.)Tj
/TT6 1 Tf
0 -1.5455 TD
(CMPXCHG)Tj
/TT4 1 Tf
4.2007 0 TD
0.0548 Tw
[( compares its destination \(first\) operand to the value in )]TJ
/TT6 1 Tf
22.6527 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5548 0 TD
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0548 Tw
[( or )]TJ
/TT6 1 Tf
1.4426 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0548 Tw
[( \(depending on the size)]TJ
-33.0514 -1 TD
0.0248 Tw
(of the instruction\). If they are equal, it copies its source \(second\) operand into the destination and sets the)Tj
T*
0 Tw
(zero flag. Otherwise, it clears the zero flag and leaves the destination alone.)Tj
ET
endstream
endobj
37 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
39 0 obj
<<
/Length 7980
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(CMPXCHG)Tj
/TT4 1 Tf
4.2007 0 TD
0.0869 Tw
[( is intended to be used for atomic operations in multitasking or multiprocessor environments.)]TJ
-4.2007 -1 TD
0.1115 Tw
(To safely update a value in shared memory, for example, you might load the value into )Tj
/TT6 1 Tf
36.8288 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1115 Tw
(, load the)Tj
-38.6291 -1 TD
0.0747 Tw
(updated value into )Tj
/TT6 1 Tf
7.8609 0 TD
0 Tw
(EBX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0747 Tw
(, and then execute the instruction )Tj
/TT6 1 Tf
13.916 0 TD
0 Tw
(lock cmpxchg [value],ebx)Tj
/TT4 1 Tf
14.4023 0 TD
0.0747 Tw
(. If )Tj
/TT6 1 Tf
1.5654 0 TD
0 Tw
(value)Tj
/TT4 1 Tf
-39.545 -1 TD
0.0473 Tw
(has not changed since being loaded, it is updated with your desired new value, and the zero flag is set to)Tj
T*
0.0774 Tw
(let you know it has worked. \(The )Tj
/TT6 1 Tf
14.0386 0 TD
0 Tw
(LOCK)Tj
/TT4 1 Tf
2.4004 0 TD
0.0774 Tw
[( prefix prevents another processor doing anything in the middle)]TJ
-16.439 -1 TD
0.2184 Tw
(of this operation: it guarantees atomicity.\) However, if another processor has modified the value in)Tj
T*
0.0218 Tw
(between your load and your attempted store, the store does not happen, and you are notified of the failure)Tj
T*
0 Tw
(by a cleared zero flag, so you can go round and try again.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 592 Tm
(A.21)Tj
/TT10 1 Tf
2.8266 0 TD
(CMPXCHG8B)Tj
/TT2 1 Tf
5.4009 0 TD
(: Compare and Exchange Eight Bytes)Tj
/TT6 1 Tf
11 0 0 11 100 575 Tm
(CMPXCHG8B mem                 ; 0F C7 /1             [PENT])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0327 Tw
(This is a larger and more unwieldy version of )Tj
/TT6 1 Tf
18.7612 0 TD
0 Tw
(CMPXCHG)Tj
/TT4 1 Tf
4.2007 0 TD
0.0327 Tw
(: it compares the 64-bit \(eight-byte\) value stored)Tj
-22.9619 -1 TD
0 Tw
(at )Tj
/TT6 1 Tf
1.0543 0 TD
([mem])Tj
/TT4 1 Tf
3.0005 0 TD
0.0826 Tw
[( with the value in )]TJ
/TT6 1 Tf
7.606 0 TD
0 Tw
(EDX:EAX)Tj
/TT4 1 Tf
4.2007 0 TD
0.0826 Tw
(. If they are equal, it sets the zero flag and stores )Tj
/TT6 1 Tf
20.595 0 TD
0 Tw
(ECX:EBX)Tj
/TT4 1 Tf
4.2007 0 TD
0.0826 Tw
[( into)]TJ
-40.6572 -1 TD
0 Tw
(the memory area. If they are unequal, it clears the zero flag and leaves the memory area untouched.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 516 Tm
(A.22)Tj
/TT10 1 Tf
2.8266 0 TD
(CPUID)Tj
/TT2 1 Tf
3.0005 0 TD
(: Get CPU Identification Code)Tj
/TT6 1 Tf
11 0 0 11 100 499 Tm
(CPUID                         ; 0F A2                [PENT])Tj
0 -1.5455 TD
(CPUID)Tj
/TT4 1 Tf
3.0005 0 TD
0.0711 Tw
[( returns various information about the processor it is being executed on. It fills the four registers)]TJ
/TT6 1 Tf
-3.0005 -1 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(EBX)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(EDX)Tj
/TT4 1 Tf
1.8003 0 TD
( with information, which varies depending on the input contents of )Tj
/TT6 1 Tf
26.939 0 TD
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT6 1 Tf
-38.8843 -1.5455 TD
(CPUID)Tj
/TT4 1 Tf
3.0005 0 TD
0.3311 Tw
[( also acts as a barrier to serialise instruction execution: executing the )]TJ
/TT6 1 Tf
31.686 0 TD
0 Tw
(CPUID)Tj
/TT4 1 Tf
3.0005 0 TD
0.3311 Tw
[( instruction)]TJ
-37.687 -1 TD
0.3564 Tw
(guarantees that all the effects \(memory modification, flag modification, register modification\) of)Tj
T*
0 Tw
(previous instructions have been completed before the next instruction gets fetched.)Tj
0 -1.5455 TD
(The information returned is as follows:)Tj
T*
[(ï)-740.8(If )]TJ
/TT6 1 Tf
2.2115 0 TD
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.2046 Tw
[( is zero on input, )]TJ
/TT6 1 Tf
7.9663 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.2046 Tw
[( on output holds the maximum acceptable input value of )]TJ
/TT6 1 Tf
24.8183 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.2046 Tw
(, and)Tj
/TT6 1 Tf
-39.3061 -1 TD
0 Tw
(EBX:EDX:ECX)Tj
/TT4 1 Tf
6.6011 0 TD
0.0209 Tw
[( contain the string )]TJ
/TT6 1 Tf
7.5266 0 TD
0 Tw
("GenuineIntel")Tj
/TT4 1 Tf
8.4014 0 TD
0.0209 Tw
[( \(or not, if you have a clone processor\). That is)]TJ
-22.529 -1 TD
0.1671 Tw
(to say, )Tj
/TT6 1 Tf
3.1951 0 TD
0 Tw
(EBX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1671 Tw
[( contains )]TJ
/TT6 1 Tf
4.1668 0 TD
0 Tw
("Genu")Tj
/TT4 1 Tf
3.6006 0 TD
0.1671 Tw
[( \(in NASMís own sense of character constants, described in section)]TJ
-12.7628 -1 TD
0 Tw
(3.4.2\), )Tj
/TT6 1 Tf
2.833 0 TD
(EDX)Tj
/TT4 1 Tf
1.8003 0 TD
( contains )Tj
/TT6 1 Tf
3.8325 0 TD
("ineI")Tj
/TT4 1 Tf
3.6006 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
( contains )Tj
/TT6 1 Tf
3.8325 0 TD
("ntel")Tj
/TT4 1 Tf
3.6006 0 TD
(.)Tj
-24.3346 -1.5455 TD
[(ï)-740.8(If )]TJ
/TT6 1 Tf
2.16 0 TD
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.153 Tw
[( is one on input, )]TJ
/TT6 1 Tf
7.4317 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.153 Tw
[( on output contains version information about the processor, and )]TJ
/TT6 1 Tf
27.5529 0 TD
0 Tw
(EDX)Tj
/TT4 1 Tf
-39.6543 -1 TD
0.0484 Tw
(contains a set of feature flags, showing the presence and absence of various features. For example, bit)Tj
T*
0.0249 Tw
(8 is set if the )Tj
/TT6 1 Tf
5.4847 0 TD
0 Tw
(CMPXCHG8B)Tj
/TT4 1 Tf
5.4009 0 TD
0.0249 Tw
[( instruction \(section A.21\) is supported, bit 15 is set if the conditional move)]TJ
-10.8856 -1 TD
0.0861 Tw
(instructions \(section A.17 and section A.34\) are supported, and bit 23 is set if MMX instructions are)Tj
T*
0 Tw
(supported.)Tj
-1.0909 -1.5455 TD
[(ï)-740.8(If )]TJ
/TT6 1 Tf
2.1745 0 TD
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1676 Tw
[( is two on input, )]TJ
/TT6 1 Tf
7.5605 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.6676 0 TD
(EBX)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.6676 0 TD
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1676 Tw
[( and )]TJ
/TT6 1 Tf
2.279 0 TD
0 Tw
(EDX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1676 Tw
[( all contain information about caches and TLBs)]TJ
-21.2596 -1 TD
0 Tw
(\(Translation Lookahead Buffers\).)Tj
-1.0909 -1.5455 TD
(For more information on the data returned from )Tj
/TT6 1 Tf
19.3276 0 TD
(CPUID)Tj
/TT4 1 Tf
3.0005 0 TD
(, see the documentation on Intelís web site.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 239 Tm
(A.23)Tj
/TT10 1 Tf
2.8266 0 TD
(DAA)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(DAS)Tj
/TT2 1 Tf
1.8003 0 TD
(: Decimal Adjustments)Tj
/TT6 1 Tf
11 0 0 11 100 222 Tm
(DAA                           ; 27                   [8086] )Tj
0 -1 TD
(DAS                           ; 2F                   [8086])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0318 Tw
(These instructions are used in conjunction with the add and subtract instructions to perform binary-coded)Tj
0 -1 TD
0.0428 Tw
(decimal arithmetic in )Tj
/TT8 1 Tf
8.8749 0 TD
0 Tw
(packed)Tj
/TT4 1 Tf
2.8315 0 TD
0.0428 Tw
[( \(one BCD digit per nibble\) form. For the unpacked equivalents, see section)]TJ
-11.7065 -1 TD
0 Tw
(A.4.)Tj
/TT6 1 Tf
0 -1.5455 TD
(DAA)Tj
/TT4 1 Tf
1.8003 0 TD
0.0362 Tw
[( should be used after a one-byte )]TJ
/TT6 1 Tf
13.2211 0 TD
0 Tw
(ADD)Tj
/TT4 1 Tf
1.8003 0 TD
0.0362 Tw
[( instruction whose destination was the )]TJ
/TT6 1 Tf
15.7147 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0362 Tw
[( register: by means of)]TJ
-33.7366 -1 TD
0.069 Tw
(examining the value in the )Tj
/TT6 1 Tf
11.2028 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.069 Tw
[( and also the auxiliary carry flag )]TJ
/TT6 1 Tf
13.6719 0 TD
0 Tw
(AF)Tj
/TT4 1 Tf
1.2002 0 TD
0.069 Tw
(, it determines whether either digit of)Tj
-27.2751 -1 TD
0.1064 Tw
(the addition has overflowed, and adjusts it \(and sets the carry and auxiliary-carry flags\) if so. You can)Tj
T*
0.0891 Tw
(add long BCD strings together by doing )Tj
/TT6 1 Tf
16.8725 0 TD
0 Tw
(ADD)Tj
/TT4 1 Tf
1.8003 0 TD
(/)Tj
/TT6 1 Tf
0.2778 0 TD
(DAA)Tj
/TT4 1 Tf
1.8003 0 TD
0.0891 Tw
[( on the low two digits, then doing )]TJ
/TT6 1 Tf
14.4064 0 TD
0 Tw
(ADC)Tj
/TT4 1 Tf
1.8003 0 TD
(/)Tj
/TT6 1 Tf
0.2778 0 TD
(DAA)Tj
/TT4 1 Tf
1.8003 0 TD
0.0891 Tw
[( on each)]TJ
-39.0358 -1 TD
0 Tw
(subsequent pair of digits.)Tj
ET
endstream
endobj
40 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
44 0 obj
<<
/Length 5644
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(DAS)Tj
/TT4 1 Tf
1.8003 0 TD
( works similarly to )Tj
/TT6 1 Tf
7.7773 0 TD
(DAA)Tj
/TT4 1 Tf
1.8003 0 TD
(, but is for use after )Tj
/TT6 1 Tf
8.0254 0 TD
(SUB)Tj
/TT4 1 Tf
1.8003 0 TD
( instructions rather than )Tj
/TT6 1 Tf
9.7197 0 TD
(ADD)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 669 Tm
(A.24)Tj
/TT10 1 Tf
2.8266 0 TD
(DEC)Tj
/TT2 1 Tf
1.8003 0 TD
(: Decrement Integer)Tj
/TT6 1 Tf
11 0 0 11 100 652 Tm
(DEC reg16                     ; o16 48+r             [8086] )Tj
0 -1 TD
(DEC reg32                     ; o32 48+r             [386] )Tj
T*
(DEC r/m8                      ; FE /1                [8086] )Tj
T*
(DEC r/m16                     ; o16 FF /1            [8086] )Tj
T*
(DEC r/m32                     ; o32 FF /1            [386])Tj
0 -1.5455 TD
(DEC)Tj
/TT4 1 Tf
1.8003 0 TD
0.2922 Tw
[( subtracts 1 from its operand. It does )]TJ
/TT8 1 Tf
17.1956 0 TD
0 Tw
(not)Tj
/TT4 1 Tf
1.2778 0 TD
0.2922 Tw
[( affect the carry flag: to affect the carry flag, use)]TJ
/TT6 1 Tf
-20.2737 -1 TD
0 Tw
(SUB something,1)Tj
/TT4 1 Tf
9.0015 0 TD
( \(see section A.159\). See also )Tj
/TT6 1 Tf
12.0522 0 TD
(INC)Tj
/TT4 1 Tf
1.8003 0 TD
( \(section A.79\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 560 Tm
(A.25)Tj
/TT10 1 Tf
2.8266 0 TD
(DIV)Tj
/TT2 1 Tf
1.8003 0 TD
(: Unsigned Integer Divide)Tj
/TT6 1 Tf
11 0 0 11 100 543 Tm
(DIV r/m8                      ; F6 /6                [8086] )Tj
0 -1 TD
(DIV r/m16                     ; o16 F7 /6            [8086] )Tj
T*
(DIV r/m32                     ; o32 F7 /6            [386])Tj
0 -1.5454 TD
(DIV)Tj
/TT4 1 Tf
1.8003 0 TD
0.0955 Tw
[( performs unsigned integer division. The explicit operand provided is the divisor; the dividend and)]TJ
-1.8003 -1 TD
0 Tw
(destination operands are implicit, in the following way:)Tj
0 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.7646 0 TD
(DIV r/m8)Tj
/TT4 1 Tf
4.8008 0 TD
(, )Tj
/TT6 1 Tf
0.5345 0 TD
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0345 Tw
[( is divided by the given operand; the quotient is stored in )]TJ
/TT6 1 Tf
23.4105 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0345 Tw
[( and the remainder in)]TJ
/TT6 1 Tf
-32.8198 -1 TD
0 Tw
(AH)Tj
/TT4 1 Tf
1.2002 0 TD
(.)Tj
-2.2911 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.9521 0 TD
(DIV r/m16)Tj
/TT4 1 Tf
5.4009 0 TD
(, )Tj
/TT6 1 Tf
0.722 0 TD
(DX:AX)Tj
/TT4 1 Tf
3.0005 0 TD
0.222 Tw
[( is divided by the given operand; the quotient is stored in )]TJ
/TT6 1 Tf
25.6602 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.222 Tw
[( and the)]TJ
-37.845 -1 TD
0 Tw
(remainder in )Tj
/TT6 1 Tf
5.3311 0 TD
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
(.)Tj
-7.6222 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.8396 0 TD
(DIV r/m32)Tj
/TT4 1 Tf
5.4009 0 TD
(, )Tj
/TT6 1 Tf
0.6095 0 TD
(EDX:EAX)Tj
/TT4 1 Tf
4.2007 0 TD
0.1095 Tw
[( is divided by the given operand; the quotient is stored in )]TJ
/TT6 1 Tf
24.31 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1095 Tw
[( and the)]TJ
-38.07 -1 TD
0 Tw
(remainder in )Tj
/TT6 1 Tf
5.3311 0 TD
(EDX)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-8.2223 -1.5455 TD
(Signed integer division is performed by the )Tj
/TT6 1 Tf
17.5801 0 TD
(IDIV)Tj
/TT4 1 Tf
2.4004 0 TD
( instruction: see section A.76.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 372 Tm
(A.26)Tj
/TT10 1 Tf
2.8266 0 TD
(EMMS)Tj
/TT2 1 Tf
2.4004 0 TD
(: Empty MMX State)Tj
/TT6 1 Tf
11 0 0 11 100 355 Tm
(EMMS                          ; 0F 77                [PENT,MMX])Tj
0 -1.5455 TD
(EMMS)Tj
/TT4 1 Tf
2.4004 0 TD
0.0733 Tw
[( sets the FPU tag word \(marking which floating-point registers are available\) to all ones, meaning)]TJ
-2.4004 -1 TD
0.1242 Tw
(all registers are available for the FPU to use. It should be used after executing MMX instructions and)Tj
T*
0 Tw
(before executing any subsequent floating-point operations.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 296 Tm
(A.27)Tj
/TT10 1 Tf
2.8266 0 TD
(ENTER)Tj
/TT2 1 Tf
3.0005 0 TD
(: Create Stack Frame)Tj
/TT6 1 Tf
11 0 0 11 100 279 Tm
(ENTER imm,imm                 ; C8 iw ib             [186])Tj
0 -1.5455 TD
(ENTER)Tj
/TT4 1 Tf
3.0005 0 TD
0.018 Tw
[( constructs a stack frame for a high-level language procedure call. The first operand \(the )]TJ
/TT6 1 Tf
35.8093 0 TD
0 Tw
(iw)Tj
/TT4 1 Tf
1.2002 0 TD
0.018 Tw
[( in the)]TJ
-40.01 -1 TD
0.0738 Tw
(opcode definition above refers to the first operand\) gives the amount of stack space to allocate for local)Tj
T*
0.0728 Tw
(variables; the second \(the )Tj
/TT6 1 Tf
10.7318 0 TD
0 Tw
(ib)Tj
/TT4 1 Tf
1.2002 0 TD
0.0728 Tw
[( above\) gives the nesting level of the procedure \(for languages like Pascal,)]TJ
-11.932 -1 TD
0 Tw
(with nested procedures\).)Tj
0 -1.5455 TD
(The function of )Tj
/TT6 1 Tf
6.4702 0 TD
(ENTER)Tj
/TT4 1 Tf
3.0005 0 TD
(, with a nesting level of zero, is equivalent to)Tj
/TT6 1 Tf
-9.4707 -1.5455 TD
(          PUSH EBP            ; or PUSH BP         in 16 bits )Tj
0 -1 TD
(          MOV EBP,ESP         ; or MOV BP,SP       in 16 bits )Tj
T*
(          SUB ESP,operand1    ; or SUB SP,operand1 in 16 bits)Tj
/TT4 1 Tf
0 -1.5455 TD
0.2469 Tw
(This creates a stack frame with the procedure parameters accessible upwards from )Tj
/TT6 1 Tf
36.1142 0 TD
0 Tw
(EBP)Tj
/TT4 1 Tf
1.8003 0 TD
0.2469 Tw
(, and local)Tj
-37.9145 -1 TD
0 Tw
(variables accessible downwards from )Tj
/TT6 1 Tf
15.2168 0 TD
(EBP)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-17.0171 -1.5455 TD
0.1047 Tw
(With a nesting level of one, the stack frame created is 4 \(or 2\) bytes bigger, and the value of the final)Tj
0 -1 TD
0 Tw
(frame pointer )Tj
/TT6 1 Tf
5.6641 0 TD
(EBP)Tj
/TT4 1 Tf
1.8003 0 TD
( is accessible in memory at )Tj
/TT6 1 Tf
11.0522 0 TD
([EBP-4])Tj
/TT4 1 Tf
4.2007 0 TD
(.)Tj
ET
endstream
endobj
45 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
47 0 obj
<<
/Length 5580
>>
stream
BT
/TT4 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0.0541 Tw
(This allows )Tj
/TT6 1 Tf
4.9969 0 TD
0 Tw
(ENTER)Tj
/TT4 1 Tf
3.0005 0 TD
0.0541 Tw
(, when called with a nesting level of two, to look at the stack frame described by the)Tj
/TT8 1 Tf
-7.9974 -1 TD
0 Tw
(previous)Tj
/TT4 1 Tf
3.4438 0 TD
0.0267 Tw
[( value of )]TJ
/TT6 1 Tf
3.8286 0 TD
0 Tw
(EBP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0267 Tw
(, find the frame pointer at offset ñ4 from that, and push it along with its new frame)Tj
-9.0727 -1 TD
0.0405 Tw
(pointer, so that when a level-two procedure is called from within a level-one procedure, )Tj
/TT6 1 Tf
35.8873 0 TD
0 Tw
([EBP-4])Tj
/TT4 1 Tf
4.2007 0 TD
0.0405 Tw
[( holds)]TJ
-40.088 -1 TD
0.0326 Tw
(the frame pointer of the most recent level-one procedure call and )Tj
/TT6 1 Tf
26.5409 0 TD
0 Tw
([EBP-8])Tj
/TT4 1 Tf
4.2007 0 TD
0.0326 Tw
[( holds that of the most recent)]TJ
-30.7416 -1 TD
0 Tw
(level-two call. And so on, for nesting levels up to 31.)Tj
0 -1.5455 TD
(Stack frames created by )Tj
/TT6 1 Tf
9.8286 0 TD
(ENTER)Tj
/TT4 1 Tf
3.0005 0 TD
( can be destroyed by the )Tj
/TT6 1 Tf
9.9409 0 TD
(LEAVE)Tj
/TT4 1 Tf
3.0005 0 TD
( instruction: see section A.94.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 608 Tm
(A.28)Tj
/TT10 1 Tf
2.8266 0 TD
(F2XM1)Tj
/TT2 1 Tf
3.0005 0 TD
(: Calculate 2**X-1)Tj
/TT6 1 Tf
11 0 0 11 100 591 Tm
(F2XM1                         ; D9 F0                [8086,FPU])Tj
0 -1.5455 TD
(F2XM1)Tj
/TT4 1 Tf
3.0005 0 TD
0.1687 Tw
[( raises 2 to the power of )]TJ
/TT6 1 Tf
11.0391 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.1687 Tw
(, subtracts one, and stores the result back into )Tj
/TT6 1 Tf
19.9302 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.1687 Tw
(. The initial)Tj
-37.5704 -1 TD
0 Tw
(contents of )Tj
/TT6 1 Tf
4.6655 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( must be a number in the range ñ1 to +1.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 543 Tm
(A.29)Tj
/TT10 1 Tf
2.8266 0 TD
(FABS)Tj
/TT2 1 Tf
2.4004 0 TD
(: Floating-Point Absolute Value)Tj
/TT6 1 Tf
11 0 0 11 100 526 Tm
(FABS                          ; D9 E1                [8086,FPU])Tj
0 -1.5455 TD
(FABS)Tj
/TT4 1 Tf
2.4004 0 TD
( computes the absolute value of )Tj
/TT6 1 Tf
12.8853 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(, storing the result back in )Tj
/TT6 1 Tf
10.6367 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 489 Tm
(A.30)Tj
/TT10 1 Tf
2.8266 0 TD
(FADD)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FADDP)Tj
/TT2 1 Tf
3.0005 0 TD
(: Floating-Point Addition)Tj
/TT6 1 Tf
11 0 0 11 100 472 Tm
(FADD mem32                    ; D8 /0                [8086,FPU] )Tj
0 -1 TD
(FADD mem64                    ; DC /0                [8086,FPU])Tj
0 -1.5455 TD
(FADD fpureg                   ; D8 C0+r              [8086,FPU] )Tj
0 -1 TD
(FADD ST0,fpureg               ; D8 C0+r              [8086,FPU])Tj
0 -1.5455 TD
(FADD TO fpureg                ; DC C0+r              [8086,FPU] )Tj
0 -1 TD
(FADD fpureg,ST0               ; DC C0+r              [8086,FPU])Tj
0 -1.5455 TD
(FADDP fpureg                  ; DE C0+r              [8086,FPU] )Tj
0 -1 TD
(FADDP fpureg,ST0              ; DE C0+r              [8086,FPU])Tj
0 -1.5455 TD
(FADD)Tj
/TT4 1 Tf
2.4004 0 TD
0.0409 Tw
(, given one operand, adds the operand to )Tj
/TT6 1 Tf
16.767 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0409 Tw
[( and stores the result back in )]TJ
/TT6 1 Tf
11.9223 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0409 Tw
(. If the operand has)Tj
-34.6903 -1 TD
0 Tw
(the )Tj
/TT6 1 Tf
1.4717 0 TD
(TO)Tj
/TT4 1 Tf
1.2002 0 TD
( modifier, the result is stored in the register given rather than in )Tj
/TT6 1 Tf
25.5483 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT6 1 Tf
-30.0205 -1.5455 TD
(FADDP)Tj
/TT4 1 Tf
3.0005 0 TD
( performs the same function as )Tj
/TT6 1 Tf
12.5518 0 TD
(FADD TO)Tj
/TT4 1 Tf
4.2007 0 TD
(, but pops the register stack after storing the result.)Tj
-19.7529 -1.5455 TD
(The given two-operand forms are synonyms for the one-operand forms.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 295 Tm
(A.31)Tj
/TT10 1 Tf
2.8266 0 TD
(FBLD)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FBSTP)Tj
/TT2 1 Tf
3.0005 0 TD
(: BCD Floating-Point Load and Store)Tj
/TT6 1 Tf
11 0 0 11 100 278 Tm
(FBLD mem80                    ; DF /4                [8086,FPU] )Tj
0 -1 TD
(FBSTP mem80                   ; DF /6                [8086,FPU])Tj
0 -1.5455 TD
(FBLD)Tj
/TT4 1 Tf
2.4004 0 TD
0.0934 Tw
[( loads an 80-bit \(ten-byte\) packed binary-coded decimal number from the given memory address,)]TJ
-2.4004 -1 TD
0.0433 Tw
(converts it to a real, and pushes it on the register stack. )Tj
/TT6 1 Tf
22.6796 0 TD
0 Tw
(FBSTP)Tj
/TT4 1 Tf
3.0005 0 TD
0.0433 Tw
[( stores the value of )]TJ
/TT6 1 Tf
8.0197 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0433 Tw
(, in packed BCD,)Tj
-35.5001 -1 TD
0 Tw
(at the given address and then pops the register stack.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 208 Tm
(A.32)Tj
/TT10 1 Tf
2.8266 0 TD
(FCHS)Tj
/TT2 1 Tf
2.4004 0 TD
(: Floating-Point Change Sign)Tj
/TT6 1 Tf
11 0 0 11 100 191 Tm
(FCHS                          ; D9 E0                [8086,FPU])Tj
0 -1.5455 TD
(FCHS)Tj
/TT4 1 Tf
2.4004 0 TD
( negates the number in )Tj
/TT6 1 Tf
9.3027 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(: negative numbers become positive, and vice versa.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 154 Tm
(A.33)Tj
/TT10 1 Tf
2.8266 0 TD
(FCLEX)Tj
/TT2 1 Tf
3.0005 0 TD
(, {FNCLEX}: Clear Floating-Point Exceptions)Tj
/TT6 1 Tf
11 0 0 11 100 137 Tm
(FCLEX                         ; 9B DB E2             [8086,FPU] )Tj
0 -1 TD
(FNCLEX                        ; DB E2                [8086,FPU])Tj
ET
endstream
endobj
48 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
50 0 obj
<<
/Length 6134
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(FCLEX)Tj
/TT4 1 Tf
3.0005 0 TD
0.1335 Tw
[( clears any floating-point exceptions which may be pending. )]TJ
/TT6 1 Tf
25.5838 0 TD
0 Tw
(FNCLEX)Tj
/TT4 1 Tf
3.6006 0 TD
0.1335 Tw
[( does the same thing but)]TJ
-32.1848 -1 TD
0.1897 Tw
(doesnít wait for previous floating-point operations \(including the )Tj
/TT8 1 Tf
27.7893 0 TD
0 Tw
(handling)Tj
/TT4 1 Tf
3.5557 0 TD
0.1897 Tw
[( of pending exceptions\) to)]TJ
-31.3449 -1 TD
0 Tw
(finish first.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 647 Tm
(A.34)Tj
/TT10 1 Tf
2.8266 0 TD
(FCMOVcc)Tj
/TT2 1 Tf
4.2007 0 TD
(: Floating-Point Conditional Move)Tj
/TT6 1 Tf
11 0 0 11 100 630 Tm
(FCMOVB fpureg                 ; DA C0+r              [P6,FPU] )Tj
0 -1 TD
(FCMOVB ST0,fpureg             ; DA C0+r              [P6,FPU])Tj
0 -1.5455 TD
(FCMOVBE fpureg                ; DA D0+r              [P6,FPU] )Tj
0 -1 TD
(FCMOVBE ST0,fpureg            ; DA D0+r              [P6,FPU])Tj
0 -1.5455 TD
(FCMOVE fpureg                 ; DA C8+r              [P6,FPU] )Tj
0 -1 TD
(FCMOVE ST0,fpureg             ; DA C8+r              [P6,FPU])Tj
0 -1.5455 TD
(FCMOVNB fpureg                ; DB C0+r              [P6,FPU] )Tj
0 -1 TD
(FCMOVNB ST0,fpureg            ; DB C0+r              [P6,FPU])Tj
0 -1.5455 TD
(FCMOVNBE fpureg               ; DB D0+r              [P6,FPU] )Tj
0 -1 TD
(FCMOVNBE ST0,fpureg           ; DB D0+r              [P6,FPU])Tj
0 -1.5455 TD
(FCMOVNE fpureg                ; DB C8+r              [P6,FPU] )Tj
0 -1 TD
(FCMOVNE ST0,fpureg            ; DB C8+r              [P6,FPU])Tj
0 -1.5455 TD
(FCMOVNU fpureg                ; DB D8+r              [P6,FPU] )Tj
0 -1 TD
(FCMOVNU ST0,fpureg            ; DB D8+r              [P6,FPU])Tj
0 -1.5455 TD
(FCMOVU fpureg                 ; DA D8+r              [P6,FPU] )Tj
0 -1 TD
(FCMOVU ST0,fpureg             ; DA D8+r              [P6,FPU])Tj
/TT4 1 Tf
0 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.9158 0 TD
(FCMOV)Tj
/TT4 1 Tf
3.0005 0 TD
0.1111 Tw
[( instructions perform conditional move operations: each of them moves the contents of the)]TJ
-4.9163 -1 TD
0 Tw
(given register into )Tj
/TT6 1 Tf
7.5259 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( if its condition is satisfied, and does nothing if not.)Tj
-9.3262 -1.5455 TD
0.048 Tw
(The conditions are not the same as the standard condition codes used with conditional jump instructions.)Tj
0 -1 TD
0.0492 Tw
(The conditions )Tj
/TT6 1 Tf
6.3195 0 TD
0 Tw
(B)Tj
/TT4 1 Tf
0.6001 0 TD
(, )Tj
/TT6 1 Tf
0.5492 0 TD
(BE)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5492 0 TD
(NB)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5492 0 TD
(NBE)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.5492 0 TD
(E)Tj
/TT4 1 Tf
0.6001 0 TD
0.0492 Tw
[( and )]TJ
/TT6 1 Tf
2.0422 0 TD
0 Tw
(NE)Tj
/TT4 1 Tf
1.2002 0 TD
0.0492 Tw
[( are exactly as normal, but none of the other standard ones are)]TJ
-17.1595 -1 TD
0.0434 Tw
(supported. Instead, the condition )Tj
/TT6 1 Tf
13.5043 0 TD
0 Tw
(U)Tj
/TT4 1 Tf
0.6001 0 TD
0.0434 Tw
[( and its counterpart )]TJ
/TT6 1 Tf
8.1156 0 TD
0 Tw
(NU)Tj
/TT4 1 Tf
1.2002 0 TD
0.0434 Tw
[( are provided; the )]TJ
/TT6 1 Tf
7.4486 0 TD
0 Tw
(U)Tj
/TT4 1 Tf
0.6001 0 TD
0.0434 Tw
[( condition is satisfied if the)]TJ
-31.4689 -1 TD
0.0409 Tw
(last two floating-point numbers compared were )Tj
/TT8 1 Tf
19.4621 0 TD
0 Tw
(unordered)Tj
/TT4 1 Tf
4.166 0 TD
0.0409 Tw
(, i.e. they were not equal but neither one could)Tj
-23.6281 -1 TD
0.0641 Tw
(be said to be greater than the other, for example if they were NaNs. \(The flag state which signals this is)Tj
T*
0.0963 Tw
(the setting of the parity flag: so the )Tj
/TT6 1 Tf
14.9893 0 TD
0 Tw
(U)Tj
/TT4 1 Tf
0.6001 0 TD
0.0963 Tw
[( condition is notionally equivalent to )]TJ
/TT6 1 Tf
15.5203 0 TD
0 Tw
(PE)Tj
/TT4 1 Tf
1.2002 0 TD
0.0963 Tw
(, and )Tj
/TT6 1 Tf
2.3865 0 TD
0 Tw
(NU)Tj
/TT4 1 Tf
1.2002 0 TD
0.0963 Tw
[( is equivalent to)]TJ
/TT6 1 Tf
-35.8966 -1 TD
0 Tw
(PO)Tj
/TT4 1 Tf
1.2002 0 TD
(.\))Tj
-1.2002 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.8875 0 TD
(FCMOV)Tj
/TT4 1 Tf
3.0005 0 TD
0.0829 Tw
[( conditions test the main processorís status flags, not the FPU status flags, so using )]TJ
/TT6 1 Tf
34.6569 0 TD
0 Tw
(FCMOV)Tj
/TT4 1 Tf
-39.545 -1 TD
0.1415 Tw
(directly after )Tj
/TT6 1 Tf
5.6688 0 TD
0 Tw
(FCOM)Tj
/TT4 1 Tf
2.4004 0 TD
0.1415 Tw
[( will not work. Instead, you should either use )]TJ
/TT6 1 Tf
19.5766 0 TD
0 Tw
(FCOMI)Tj
/TT4 1 Tf
3.0005 0 TD
0.1415 Tw
[( which writes directly to the)]TJ
-30.6463 -1 TD
0 Tw
(main CPU flags word, or use )Tj
/TT6 1 Tf
11.8599 0 TD
(FSTSW)Tj
/TT4 1 Tf
3.0005 0 TD
( to extract the FPU flags.)Tj
-14.8604 -1.5455 TD
0.0932 Tw
(Although the )Tj
/TT6 1 Tf
5.6859 0 TD
0 Tw
(FCMOV)Tj
/TT4 1 Tf
3.0005 0 TD
0.0932 Tw
[( instructions are flagged )]TJ
/TT6 1 Tf
10.2584 0 TD
0 Tw
(P6)Tj
/TT4 1 Tf
1.2002 0 TD
0.0932 Tw
[( above, they may not be supported by all Pentium Pro)]TJ
-20.145 -1 TD
0.1281 Tw
(processors; the )Tj
/TT6 1 Tf
6.4769 0 TD
0 Tw
(CPUID)Tj
/TT4 1 Tf
3.0005 0 TD
0.1281 Tw
[( instruction \(section A.22\) will return a bit which indicates whether conditional)]TJ
-9.4774 -1 TD
0 Tw
(moves are supported.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 214 Tm
(A.35)Tj
/TT10 1 Tf
2.8266 0 TD
(FCOM)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FCOMP)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FCOMPP)Tj
/TT2 1 Tf
3.6006 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FCOMI)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FCOMIP)Tj
/TT2 1 Tf
3.6006 0 TD
(: Floating-Point Compare)Tj
/TT6 1 Tf
11 0 0 11 100 197 Tm
(FCOM mem32                    ; D8 /2                [8086,FPU] )Tj
0 -1 TD
(FCOM mem64                    ; DC /2                [8086,FPU] )Tj
T*
(FCOM fpureg                   ; D8 D0+r              [8086,FPU] )Tj
T*
(FCOM ST0,fpureg               ; D8 D0+r              [8086,FPU])Tj
0 -1.5455 TD
(FCOMP mem32                   ; D8 /3                [8086,FPU] )Tj
0 -1 TD
(FCOMP mem64                   ; DC /3                [8086,FPU] )Tj
T*
(FCOMP fpureg                  ; D8 D8+r              [8086,FPU] )Tj
T*
(FCOMP ST0,fpureg              ; D8 D8+r              [8086,FPU])Tj
ET
endstream
endobj
51 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
53 0 obj
<<
/Length 6058
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(FCOMPP                        ; DE D9                [8086,FPU])Tj
0 -1.5455 TD
(FCOMI fpureg                  ; DB F0+r              [P6,FPU] )Tj
0 -1 TD
(FCOMI ST0,fpureg              ; DB F0+r              [P6,FPU])Tj
0 -1.5455 TD
(FCOMIP fpureg                 ; DF F0+r              [P6,FPU] )Tj
0 -1 TD
(FCOMIP ST0,fpureg             ; DF F0+r              [P6,FPU])Tj
0 -1.5455 TD
(FCOM)Tj
/TT4 1 Tf
2.4004 0 TD
0.0832 Tw
[( compares )]TJ
/TT6 1 Tf
4.498 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0832 Tw
[( with the given operand, and sets the FPU flags accordingly. )]TJ
/TT6 1 Tf
25.2716 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0832 Tw
[( is treated as the)]TJ
-35.7706 -1 TD
0.067 Tw
(left-hand side of the comparison, so that the carry flag is set \(for a ëless-thaní result\) if )Tj
/TT6 1 Tf
35.9054 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.067 Tw
[( is less than)]TJ
-37.7057 -1 TD
0 Tw
(the given operand.)Tj
/TT6 1 Tf
0 -1.5455 TD
(FCOMP)Tj
/TT4 1 Tf
3.0005 0 TD
0.0144 Tw
[( does the same as )]TJ
/TT6 1 Tf
7.2643 0 TD
0 Tw
(FCOM)Tj
/TT4 1 Tf
2.4004 0 TD
0.0144 Tw
(, but pops the register stack afterwards. )Tj
/TT6 1 Tf
16.0123 0 TD
0 Tw
(FCOMPP)Tj
/TT4 1 Tf
3.6006 0 TD
0.0144 Tw
[( compares )]TJ
/TT6 1 Tf
4.3603 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0144 Tw
[( with )]TJ
/TT6 1 Tf
2.3066 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
-40.7452 -1 TD
(and then pops the register stack twice.)Tj
/TT6 1 Tf
0 -1.5455 TD
(FCOMI)Tj
/TT4 1 Tf
3.0005 0 TD
0.1478 Tw
[( and )]TJ
/TT6 1 Tf
2.2394 0 TD
0 Tw
(FCOMIP)Tj
/TT4 1 Tf
3.6006 0 TD
0.1478 Tw
[( work like the corresponding forms of )]TJ
/TT6 1 Tf
16.4476 0 TD
0 Tw
(FCOM)Tj
/TT4 1 Tf
2.4004 0 TD
0.1478 Tw
[( and )]TJ
/TT6 1 Tf
2.2394 0 TD
0 Tw
(FCOMP)Tj
/TT4 1 Tf
3.0005 0 TD
0.1478 Tw
(, but write their results)Tj
-32.9284 -1 TD
0.0686 Tw
(directly to the CPU flags register rather than the FPU status word, so they can be immediately followed)Tj
T*
0 Tw
(by conditional jump or conditional move instructions.)Tj
0 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.926 0 TD
(FCOM)Tj
/TT4 1 Tf
2.4004 0 TD
0.1213 Tw
[( instructions differ from the )]TJ
/TT6 1 Tf
11.9092 0 TD
0 Tw
(FUCOM)Tj
/TT4 1 Tf
3.0005 0 TD
0.1213 Tw
[( instructions \(section A.69\) only in the way they handle)]TJ
-19.2361 -1 TD
0.0954 Tw
(quiet NaNs: )Tj
/TT6 1 Tf
5.2455 0 TD
0 Tw
(FUCOM)Tj
/TT4 1 Tf
3.0005 0 TD
0.0954 Tw
[( will handle them silently and set the condition code flags to an ëunorderedí result,)]TJ
-8.246 -1 TD
0 Tw
(whereas )Tj
/TT6 1 Tf
3.5259 0 TD
(FCOM)Tj
/TT4 1 Tf
2.4004 0 TD
( will generate an exception.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 468 Tm
(A.36)Tj
/TT10 1 Tf
2.8266 0 TD
(FCOS)Tj
/TT2 1 Tf
2.4004 0 TD
(: Cosine)Tj
/TT6 1 Tf
11 0 0 11 100 451 Tm
(FCOS                          ; D9 FF                [386,FPU])Tj
0 -1.5455 TD
(FCOS)Tj
/TT4 1 Tf
2.4004 0 TD
0.0354 Tw
[( computes the cosine of )]TJ
/TT6 1 Tf
9.869 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0354 Tw
[( \(in radians\), and stores the result in )]TJ
/TT6 1 Tf
14.8629 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0354 Tw
(. See also )Tj
/TT6 1 Tf
4.1609 0 TD
0 Tw
(FSINCOS)Tj
/TT4 1 Tf
4.2007 0 TD
0.0354 Tw
[( \(section)]TJ
-39.0945 -1 TD
0 Tw
(A.61\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 403 Tm
(A.37)Tj
/TT10 1 Tf
2.8266 0 TD
(FDECSTP)Tj
/TT2 1 Tf
4.2007 0 TD
(: Decrement Floating-Point Stack Pointer)Tj
/TT6 1 Tf
11 0 0 11 100 386 Tm
(FDECSTP                       ; D9 F6                [8086,FPU])Tj
0 -1.5455 TD
(FDECSTP)Tj
/TT4 1 Tf
4.2007 0 TD
0.0587 Tw
[( decrements the ëtopí field in the floating-point status word. This has the effect of rotating the)]TJ
-4.2007 -1 TD
0.0861 Tw
(FPU register stack by one, as if the contents of )Tj
/TT6 1 Tf
19.7738 0 TD
0 Tw
(ST7)Tj
/TT4 1 Tf
1.8003 0 TD
0.0861 Tw
[( had been pushed on the stack. See also )]TJ
/TT6 1 Tf
16.7707 0 TD
0 Tw
(FINCSTP)Tj
/TT4 1 Tf
-38.3448 -1 TD
(\(section A.46\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 327 Tm
(A.38)Tj
/TT10 1 Tf
2.8266 0 TD
(FxDISI)Tj
/TT2 1 Tf
3.6006 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FxENI)Tj
/TT2 1 Tf
3.0005 0 TD
(: Disable and Enable Floating-Point Interrupts)Tj
/TT6 1 Tf
11 0 0 11 100 310 Tm
(FDISI                         ; 9B DB E1             [8086,FPU] )Tj
0 -1 TD
(FNDISI                        ; DB E1                [8086,FPU])Tj
0 -1.5455 TD
(FENI                          ; 9B DB E0             [8086,FPU] )Tj
0 -1 TD
(FNENI                         ; DB E0                [8086,FPU])Tj
0 -1.5455 TD
(FDISI)Tj
/TT4 1 Tf
3.0005 0 TD
0.029 Tw
[( and )]TJ
/TT6 1 Tf
2.0018 0 TD
0 Tw
(FENI)Tj
/TT4 1 Tf
2.4004 0 TD
0.029 Tw
[( disable and enable floating-point interrupts. These instructions are only meaningful on)]TJ
-7.4027 -1 TD
0 Tw
(original 8087 processors: the 287 and above treat them as no-operation instructions.)Tj
/TT6 1 Tf
0 -1.5455 TD
(FNDISI)Tj
/TT4 1 Tf
3.6006 0 TD
0.1056 Tw
[( and )]TJ
/TT6 1 Tf
2.155 0 TD
0 Tw
(FNENI)Tj
/TT4 1 Tf
3.0005 0 TD
0.1056 Tw
[( do the same thing as )]TJ
/TT6 1 Tf
9.2984 0 TD
0 Tw
(FDISI)Tj
/TT4 1 Tf
3.0005 0 TD
0.1056 Tw
[( and )]TJ
/TT6 1 Tf
2.155 0 TD
0 Tw
(FENI)Tj
/TT4 1 Tf
2.4004 0 TD
0.1056 Tw
[( respectively, but without waiting for the)]TJ
-25.6103 -1 TD
0 Tw
(floating-point processor to finish what it was doing first.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 195 Tm
(A.39)Tj
/TT10 1 Tf
2.8266 0 TD
(FDIV)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FDIVP)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FDIVR)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FDIVRP)Tj
/TT2 1 Tf
3.6006 0 TD
(: Floating-Point Division)Tj
/TT6 1 Tf
11 0 0 11 100 178 Tm
(FDIV mem32                    ; D8 /6                [8086,FPU] )Tj
0 -1 TD
(FDIV mem64                    ; DC /6                [8086,FPU])Tj
0 -1.5455 TD
(FDIV fpureg                   ; D8 F0+r              [8086,FPU] )Tj
0 -1 TD
(FDIV ST0,fpureg               ; D8 F0+r              [8086,FPU])Tj
0 -1.5455 TD
(FDIV TO fpureg                ; DC F8+r              [8086,FPU] )Tj
0 -1 TD
(FDIV fpureg,ST0               ; DC F8+r              [8086,FPU])Tj
ET
endstream
endobj
54 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
56 0 obj
<<
/Length 5585
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(FDIVR mem32                   ; D8 /0                [8086,FPU] )Tj
0 -1 TD
(FDIVR mem64                   ; DC /0                [8086,FPU])Tj
0 -1.5455 TD
(FDIVR fpureg                  ; D8 F8+r              [8086,FPU] )Tj
0 -1 TD
(FDIVR ST0,fpureg              ; D8 F8+r              [8086,FPU])Tj
0 -1.5455 TD
(FDIVR TO fpureg               ; DC F0+r              [8086,FPU] )Tj
0 -1 TD
(FDIVR fpureg,ST0              ; DC F0+r              [8086,FPU])Tj
0 -1.5455 TD
(FDIVP fpureg                  ; DE F8+r              [8086,FPU] )Tj
0 -1 TD
(FDIVP fpureg,ST0              ; DE F8+r              [8086,FPU])Tj
0 -1.5455 TD
(FDIVRP fpureg                 ; DE F0+r              [8086,FPU] )Tj
0 -1 TD
(FDIVRP fpureg,ST0             ; DE F0+r              [8086,FPU])Tj
0 -1.5455 TD
(FDIV)Tj
/TT4 1 Tf
2.4004 0 TD
0.1322 Tw
[( divides )]TJ
/TT6 1 Tf
3.6531 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.1322 Tw
[( by the given operand and stores the result back in )]TJ
/TT6 1 Tf
21.7542 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.1322 Tw
(, unless the )Tj
/TT6 1 Tf
5.1183 0 TD
0 Tw
(TO)Tj
/TT4 1 Tf
1.2002 0 TD
0.1322 Tw
[( qualifier is)]TJ
-37.7268 -1 TD
0 Tw
(given, in which case it divides the given operand by )Tj
/TT6 1 Tf
21.0225 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( and stores the result in the operand.)Tj
/TT6 1 Tf
-22.8228 -1.5455 TD
(FDIVR)Tj
/TT4 1 Tf
3.0005 0 TD
0.0629 Tw
[( does the same thing, but does the division the other way up: so if )]TJ
/TT6 1 Tf
27.3846 0 TD
0 Tw
(TO)Tj
/TT4 1 Tf
1.2002 0 TD
0.0629 Tw
[( is not given, it divides the)]TJ
-31.5853 -1 TD
0.0434 Tw
(given operand by )Tj
/TT6 1 Tf
7.3227 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0434 Tw
[( and stores the result in )]TJ
/TT6 1 Tf
9.7587 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0434 Tw
(, whereas if )Tj
/TT6 1 Tf
5.017 0 TD
0 Tw
(TO)Tj
/TT4 1 Tf
1.2002 0 TD
0.0434 Tw
[( is given it divides )]TJ
/TT6 1 Tf
7.8002 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0434 Tw
[( by its operand)]TJ
-36.4996 -1 TD
0 Tw
(and stores the result in the operand.)Tj
/TT6 1 Tf
0 -1.5455 TD
(FDIVP)Tj
/TT4 1 Tf
3.0005 0 TD
0.0928 Tw
[( operates like )]TJ
/TT6 1 Tf
5.8594 0 TD
0 Tw
(FDIV TO)Tj
/TT4 1 Tf
4.2007 0 TD
0.0928 Tw
(, but pops the register stack once it has finished. )Tj
/TT6 1 Tf
20.3677 0 TD
0 Tw
(FDIVRP)Tj
/TT4 1 Tf
3.6006 0 TD
0.0928 Tw
[( operates like)]TJ
/TT6 1 Tf
-37.0289 -1 TD
0 Tw
(FDIVR TO)Tj
/TT4 1 Tf
4.8008 0 TD
(, but pops the register stack once it has finished.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 451 Tm
(A.40)Tj
/TT10 1 Tf
2.8266 0 TD
(FFREE)Tj
/TT2 1 Tf
3.0005 0 TD
(: Flag Floating-Point Register as Unused)Tj
/TT6 1 Tf
11 0 0 11 100 434 Tm
(FFREE fpureg                  ; DD C0+r              [8086,FPU])Tj
0 -1.5455 TD
(FFREE)Tj
/TT4 1 Tf
3.0005 0 TD
( marks the given register as being empty.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 397 Tm
(A.41)Tj
/TT10 1 Tf
2.8266 0 TD
(FIADD)Tj
/TT2 1 Tf
3.0005 0 TD
(: Floating-Point/Integer Addition)Tj
/TT6 1 Tf
11 0 0 11 100 380 Tm
(FIADD mem16                   ; DE /0                [8086,FPU] )Tj
0 -1 TD
(FIADD mem32                   ; DA /0                [8086,FPU])Tj
0 -1.5455 TD
(FIADD)Tj
/TT4 1 Tf
3.0005 0 TD
0.031 Tw
[( adds the 16-bit or 32-bit integer stored in the given memory location to )]TJ
/TT6 1 Tf
29.3717 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.031 Tw
(, storing the result in)Tj
/TT6 1 Tf
-34.1725 -1 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 321 Tm
(A.42)Tj
/TT10 1 Tf
2.8266 0 TD
(FICOM)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FICOMP)Tj
/TT2 1 Tf
3.6006 0 TD
(: Floating-Point/Integer Compare)Tj
/TT6 1 Tf
11 0 0 11 100 304 Tm
(FICOM mem16                   ; DE /2                [8086,FPU] )Tj
0 -1 TD
(FICOM mem32                   ; DA /2                [8086,FPU])Tj
0 -1.5455 TD
(FICOMP mem16                  ; DE /3                [8086,FPU] )Tj
0 -1 TD
(FICOMP mem32                  ; DA /3                [8086,FPU])Tj
0 -1.5455 TD
(FICOM)Tj
/TT4 1 Tf
3.0005 0 TD
0.0378 Tw
[( compares )]TJ
/TT6 1 Tf
4.4071 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0378 Tw
[( with the 16-bit or 32-bit integer stored in the given memory location, and sets the)]TJ
-9.2079 -1 TD
0 Tw
(FPU flags accordingly. )Tj
/TT6 1 Tf
9.4985 0 TD
(FICOMP)Tj
/TT4 1 Tf
3.6006 0 TD
( does the same, but pops the register stack afterwards.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 217 Tm
(A.43)Tj
/TT10 1 Tf
2.8266 0 TD
(FIDIV)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FIDIVR)Tj
/TT2 1 Tf
3.6006 0 TD
(: Floating-Point/Integer Division)Tj
/TT6 1 Tf
11 0 0 11 100 200 Tm
(FIDIV mem16                   ; DE /6                [8086,FPU] )Tj
0 -1 TD
(FIDIV mem32                   ; DA /6                [8086,FPU])Tj
0 -1.5455 TD
(FIDIVR mem16                  ; DE /0                [8086,FPU] )Tj
0 -1 TD
(FIDIVR mem32                  ; DA /0                [8086,FPU])Tj
0 -1.5455 TD
(FIDIV)Tj
/TT4 1 Tf
3.0005 0 TD
0.09 Tw
[( divides )]TJ
/TT6 1 Tf
3.5687 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.09 Tw
[( by the 16-bit or 32-bit integer stored in the given memory location, and stores the)]TJ
-8.3695 -1 TD
0.0549 Tw
(result in )Tj
/TT6 1 Tf
3.6094 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(. )Tj
/TT6 1 Tf
0.5549 0 TD
(FIDIVR)Tj
/TT4 1 Tf
3.6006 0 TD
0.0549 Tw
[( does the division the other way up: it divides the integer by )]TJ
/TT6 1 Tf
24.9039 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0549 Tw
(, but still stores)Tj
-36.2694 -1 TD
0 Tw
(the result in )Tj
/TT6 1 Tf
4.9712 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
ET
endstream
endobj
57 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
59 0 obj
<<
/Length 5405
>>
stream
BT
/TT2 1 Tf
14 0 0 14 60.4277 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.44)Tj
/TT10 1 Tf
2.8266 0 TD
(FILD)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FIST)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FISTP)Tj
/TT2 1 Tf
3.0005 0 TD
(: Floating-Point/Integer Conversion)Tj
/TT6 1 Tf
11 0 0 11 100 672 Tm
(FILD mem16                    ; DF /0                [8086,FPU] )Tj
0 -1 TD
(FILD mem32                    ; DB /0                [8086,FPU] )Tj
T*
(FILD mem64                    ; DF /5                [8086,FPU])Tj
0 -1.5455 TD
(FIST mem16                    ; DF /2                [8086,FPU] )Tj
0 -1 TD
(FIST mem32                    ; DB /2                [8086,FPU])Tj
0 -1.5455 TD
(FISTP mem16                   ; DF /3                [8086,FPU] )Tj
0 -1 TD
(FISTP mem32                   ; DB /3                [8086,FPU] )Tj
T*
(FISTP mem64                   ; DF /0                [8086,FPU])Tj
0 -1.5455 TD
(FILD)Tj
/TT4 1 Tf
2.4004 0 TD
0.0633 Tw
[( loads an integer out of a memory location, converts it to a real, and pushes it on the FPU register)]TJ
-2.4004 -1 TD
0 Tw
(stack. )Tj
/TT6 1 Tf
2.6168 0 TD
(FIST)Tj
/TT4 1 Tf
2.4004 0 TD
0.0621 Tw
[( converts )]TJ
/TT6 1 Tf
4.012 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0621 Tw
[( to an integer and stores that in memory; )]TJ
/TT6 1 Tf
16.9719 0 TD
0 Tw
(FISTP)Tj
/TT4 1 Tf
3.0005 0 TD
0.0621 Tw
[( does the same as )]TJ
/TT6 1 Tf
7.5031 0 TD
0 Tw
(FIST)Tj
/TT4 1 Tf
2.4004 0 TD
0.0622 Tw
(, but)Tj
-40.7055 -1 TD
0 Tw
(pops the register stack afterwards.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 524 Tm
(A.45)Tj
/TT10 1 Tf
2.8266 0 TD
(FIMUL)Tj
/TT2 1 Tf
3.0005 0 TD
(: Floating-Point/Integer Multiplication)Tj
/TT6 1 Tf
11 0 0 11 100 507 Tm
(FIMUL mem16                   ; DE /1                [8086,FPU] )Tj
0 -1 TD
(FIMUL mem32                   ; DA /1                [8086,FPU])Tj
0 -1.5455 TD
(FIMUL)Tj
/TT4 1 Tf
3.0005 0 TD
0.0246 Tw
[( multiplies )]TJ
/TT6 1 Tf
4.5493 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0246 Tw
[( by the 16-bit or 32-bit integer stored in the given memory location, and stores the)]TJ
-9.3501 -1 TD
0 Tw
(result in )Tj
/TT6 1 Tf
3.4995 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 448 Tm
(A.46)Tj
/TT10 1 Tf
2.8266 0 TD
(FINCSTP)Tj
/TT2 1 Tf
4.2007 0 TD
(: Increment Floating-Point Stack Pointer)Tj
/TT6 1 Tf
11 0 0 11 100 431 Tm
(FINCSTP                       ; D9 F7                [8086,FPU])Tj
0 -1.5455 TD
(FINCSTP)Tj
/TT4 1 Tf
4.2007 0 TD
0.0691 Tw
[( increments the ëtopí field in the floating-point status word. This has the effect of rotating the)]TJ
-4.2007 -1 TD
0.0803 Tw
(FPU register stack by one, as if the register stack had been popped; however, unlike the popping of the)Tj
T*
0.0282 Tw
(stack performed by many FPU instructions, it does not flag the new )Tj
/TT6 1 Tf
27.6396 0 TD
0 Tw
(ST7)Tj
/TT4 1 Tf
1.8003 0 TD
0.0282 Tw
[( \(previously )]TJ
/TT6 1 Tf
5.1112 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0282 Tw
(\) as empty. See)Tj
-36.3514 -1 TD
0 Tw
(also )Tj
/TT6 1 Tf
1.8608 0 TD
(FDECSTP)Tj
/TT4 1 Tf
4.2007 0 TD
( \(section A.37\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 361 Tm
(A.47)Tj
/TT10 1 Tf
2.8266 0 TD
(FINIT)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FNINIT)Tj
/TT2 1 Tf
3.6006 0 TD
(: Initialise Floating-Point Unit)Tj
/TT6 1 Tf
11 0 0 11 100 344 Tm
(FINIT                         ; 9B DB E3             [8086,FPU] )Tj
0 -1 TD
(FNINIT                        ; DB E3                [8086,FPU])Tj
0 -1.5455 TD
(FINIT)Tj
/TT4 1 Tf
3.0005 0 TD
0.08 Tw
[( initialises the FPU to its default state. It flags all registers as empty, though it does not actually)]TJ
-3.0005 -1 TD
0 Tw
(change their values. )Tj
/TT6 1 Tf
8.2187 0 TD
(FNINIT)Tj
/TT4 1 Tf
3.6006 0 TD
( does the same, without first waiting for pending exceptions to clear.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 285 Tm
(A.48)Tj
/TT10 1 Tf
2.8266 0 TD
(FISUB)Tj
/TT2 1 Tf
3.0005 0 TD
(: Floating-Point/Integer Subtraction)Tj
/TT6 1 Tf
11 0 0 11 100 268 Tm
(FISUB mem16                   ; DE /4                [8086,FPU] )Tj
0 -1 TD
(FISUB mem32                   ; DA /4                [8086,FPU])Tj
0 -1.5455 TD
(FISUBR mem16                  ; DE /5                [8086,FPU] )Tj
0 -1 TD
(FISUBR mem32                  ; DA /5                [8086,FPU])Tj
0 -1.5455 TD
(FISUB)Tj
/TT4 1 Tf
3.0005 0 TD
0.087 Tw
[( subtracts the 16-bit or 32-bit integer stored in the given memory location from )]TJ
/TT6 1 Tf
33.0438 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.087 Tw
(, and stores)Tj
-37.8446 -1 TD
0.035 Tw
(the result in )Tj
/TT6 1 Tf
5.0763 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(. )Tj
/TT6 1 Tf
0.535 0 TD
(FISUBR)Tj
/TT4 1 Tf
3.6006 0 TD
0.035 Tw
[( does the subtraction the other way round, i.e. it subtracts )]TJ
/TT6 1 Tf
23.4907 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.035 Tw
[( from the given)]TJ
-36.3032 -1 TD
0 Tw
(integer, but still stores the result in )Tj
/TT6 1 Tf
14.1089 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 170 Tm
(A.49)Tj
/TT10 1 Tf
2.8266 0 TD
(FLD)Tj
/TT2 1 Tf
1.8003 0 TD
(: Floating-Point Load)Tj
/TT6 1 Tf
11 0 0 11 100 153 Tm
(FLD mem32                     ; D9 /0                [8086,FPU] )Tj
0 -1 TD
(FLD mem64                     ; DD /0                [8086,FPU] )Tj
T*
(FLD mem80                     ; DB /5                [8086,FPU] )Tj
T*
(FLD fpureg                    ; D9 C0+r              [8086,FPU])Tj
ET
endstream
endobj
60 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
62 0 obj
<<
/Length 5174
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(FLD)Tj
/TT4 1 Tf
1.8003 0 TD
0.0588 Tw
[( loads a floating-point value out of the given register or memory location, and pushes it on the FPU)]TJ
-1.8003 -1 TD
0 Tw
(register stack.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 658 Tm
(A.50)Tj
/TT10 1 Tf
2.8266 0 TD
(FLDxx)Tj
/TT2 1 Tf
3.0005 0 TD
(: Floating-Point Load Constants)Tj
/TT6 1 Tf
11 0 0 11 100 641 Tm
(FLD1                          ; D9 E8                [8086,FPU] )Tj
0 -1 TD
(FLDL2E                        ; D9 EA                [8086,FPU] )Tj
T*
(FLDL2T                        ; D9 E9                [8086,FPU] )Tj
T*
(FLDLG2                        ; D9 EC                [8086,FPU] )Tj
T*
(FLDLN2                        ; D9 ED                [8086,FPU] )Tj
T*
(FLDPI                         ; D9 EB                [8086,FPU] )Tj
T*
(FLDZ                          ; D9 EE                [8086,FPU])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0658 Tw
(These instructions push specific standard constants on the FPU register stack. )Tj
/TT6 1 Tf
31.9948 0 TD
0 Tw
(FLD1)Tj
/TT4 1 Tf
2.4004 0 TD
0.0658 Tw
[( pushes the value 1;)]TJ
/TT6 1 Tf
-34.3952 -1 TD
0 Tw
(FLDL2E)Tj
/TT4 1 Tf
3.6006 0 TD
0.1163 Tw
[( pushes the base-2 logarithm of e; )]TJ
/TT6 1 Tf
14.5607 0 TD
0 Tw
(FLDL2T)Tj
/TT4 1 Tf
3.6006 0 TD
0.1163 Tw
[( pushes the base-2 log of 10; )]TJ
/TT6 1 Tf
12.5065 0 TD
0 Tw
(FLDLG2)Tj
/TT4 1 Tf
3.6006 0 TD
0.1163 Tw
[( pushes the)]TJ
-37.869 -1 TD
0 Tw
(base-10 log of 2; )Tj
/TT6 1 Tf
6.9985 0 TD
(FLDLN2)Tj
/TT4 1 Tf
3.6006 0 TD
( pushes the base-e log of 2; )Tj
/TT6 1 Tf
11.1362 0 TD
(FLDPI)Tj
/TT4 1 Tf
3.0005 0 TD
( pushes pi; and )Tj
/TT6 1 Tf
6.2217 0 TD
(FLDZ)Tj
/TT4 1 Tf
2.4004 0 TD
( pushes zero.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 516 Tm
(A.51)Tj
/TT10 1 Tf
2.8266 0 TD
(FLDCW)Tj
/TT2 1 Tf
3.0005 0 TD
(: Load Floating-Point Control Word)Tj
/TT6 1 Tf
11 0 0 11 100 499 Tm
(FLDCW mem16                   ; D9 /5                [8086,FPU])Tj
0 -1.5455 TD
(FLDCW)Tj
/TT4 1 Tf
3.0005 0 TD
0.0183 Tw
[( loads a 16-bit value out of memory and stores it into the FPU control word \(governing things like)]TJ
-3.0005 -1 TD
0 Tw
(the rounding mode, the precision, and the exception masks\). See also )Tj
/TT6 1 Tf
27.8818 0 TD
(FSTCW)Tj
/TT4 1 Tf
3.0005 0 TD
( \(section A.64\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 451 Tm
(A.52)Tj
/TT10 1 Tf
2.8266 0 TD
(FLDENV)Tj
/TT2 1 Tf
3.6006 0 TD
(: Load Floating-Point Environment)Tj
/TT6 1 Tf
11 0 0 11 100 434 Tm
(FLDENV mem                    ; D9 /4                [8086,FPU])Tj
0 -1.5455 TD
(FLDENV)Tj
/TT4 1 Tf
3.6006 0 TD
0.0582 Tw
[( loads the FPU operating environment \(control word, status word, tag word, instruction pointer,)]TJ
-3.6006 -1 TD
0.0772 Tw
(data pointer and last opcode\) from memory. The memory area is 14 or 28 bytes long, depending on the)Tj
T*
0 Tw
(CPU mode at the time. See also )Tj
/TT6 1 Tf
12.9424 0 TD
(FSTENV)Tj
/TT4 1 Tf
3.6006 0 TD
( \(section A.65\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 375 Tm
(A.53)Tj
/TT10 1 Tf
2.8266 0 TD
(FMUL)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FMULP)Tj
/TT2 1 Tf
3.0005 0 TD
(: Floating-Point Multiply)Tj
/TT6 1 Tf
11 0 0 11 100 358 Tm
(FMUL mem32                    ; D8 /1                [8086,FPU] )Tj
0 -1 TD
(FMUL mem64                    ; DC /1                [8086,FPU])Tj
0 -1.5455 TD
(FMUL fpureg                   ; D8 C8+r              [8086,FPU] )Tj
0 -1 TD
(FMUL ST0,fpureg               ; D8 C8+r              [8086,FPU])Tj
0 -1.5455 TD
(FMUL TO fpureg                ; DC C8+r              [8086,FPU] )Tj
0 -1 TD
(FMUL fpureg,ST0               ; DC C8+r              [8086,FPU])Tj
0 -1.5455 TD
(FMULP fpureg                  ; DE C8+r              [8086,FPU] )Tj
0 -1 TD
(FMULP fpureg,ST0              ; DE C8+r              [8086,FPU])Tj
0 -1.5455 TD
(FMUL)Tj
/TT4 1 Tf
2.4004 0 TD
0.0002 Tc
0.0022 Tw
( multiplies )Tj
/TT6 1 Tf
4.5048 0 TD
0 Tc
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0001 Tc
0.0023 Tw
( by the given operand, and stores the result in )Tj
/TT6 1 Tf
18.436 0 TD
0 Tc
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0024 Tw
(, unless the )Tj
/TT6 1 Tf
4.7289 0 TD
0 Tw
(TO)Tj
/TT4 1 Tf
1.2002 0 TD
0.0001 Tc
0.0023 Tw
( qualifier is used in)Tj
-34.8708 -1 TD
0 Tc
0.1368 Tw
(which case it stores the result in the operand. )Tj
/TT6 1 Tf
19.4476 0 TD
0 Tw
(FMULP)Tj
/TT4 1 Tf
3.0005 0 TD
0.1367 Tw
[( performs the same operation as )]TJ
/TT6 1 Tf
13.8161 0 TD
0 Tw
(FMUL TO)Tj
/TT4 1 Tf
4.2007 0 TD
0.1367 Tw
(, and)Tj
-40.4649 -1 TD
0 Tw
(then pops the register stack.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 204 Tm
(A.54)Tj
/TT10 1 Tf
2.8266 0 TD
(FNOP)Tj
/TT2 1 Tf
2.4004 0 TD
(: Floating-Point No Operation)Tj
/TT6 1 Tf
11 0 0 11 100 187 Tm
(FNOP                          ; D9 D0                [8086,FPU])Tj
0 -1.5455 TD
(FNOP)Tj
/TT4 1 Tf
2.4004 0 TD
( does nothing.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 150 Tm
(A.55)Tj
/TT10 1 Tf
2.8266 0 TD
(FPATAN)Tj
/TT2 1 Tf
3.6006 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FPTAN)Tj
/TT2 1 Tf
3.0005 0 TD
(: Arctangent and Tangent)Tj
/TT6 1 Tf
11 0 0 11 100 133 Tm
(FPATAN                        ; D9 F3                [8086,FPU] )Tj
0 -1 TD
(FPTAN                         ; D9 F2                [8086,FPU])Tj
ET
endstream
endobj
63 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
65 0 obj
<<
/Length 6858
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(FPATAN)Tj
/TT4 1 Tf
3.6006 0 TD
0.0861 Tw
[( computes the arctangent, in radians, of the result of dividing )]TJ
/TT6 1 Tf
25.5236 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.0861 Tw
[( by )]TJ
/TT6 1 Tf
1.6722 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0861 Tw
(, stores the result in)Tj
/TT6 1 Tf
-34.3969 -1 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.0747 Tw
(, and pops the register stack. It works like the C )Tj
/TT6 1 Tf
20.1225 0 TD
0 Tw
(atan2)Tj
/TT4 1 Tf
3.0005 0 TD
0.0747 Tw
[( function, in that changing the sign of both)]TJ
/TT6 1 Tf
-24.9233 -1 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.2787 Tw
[( and )]TJ
/TT6 1 Tf
2.5012 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.2787 Tw
[( changes the output value by pi \(so it performs true rectangular-to-polar coordinate)]TJ
-6.1018 -1 TD
0 Tw
(conversion, with )Tj
/TT6 1 Tf
6.9155 0 TD
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
( being the Y coordinate and )Tj
/TT6 1 Tf
11.3296 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( being the X coordinate, not merely an arctangent\).)Tj
/TT6 1 Tf
-21.8457 -1.5455 TD
(FPTAN)Tj
/TT4 1 Tf
3.0005 0 TD
( computes the tangent of the value in )Tj
/TT6 1 Tf
14.9956 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( \(in radians\), and stores the result back into )Tj
/TT6 1 Tf
17.4951 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 619 Tm
(A.56)Tj
/TT10 1 Tf
2.8266 0 TD
(FPREM)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FPREM1)Tj
/TT2 1 Tf
3.6006 0 TD
(: Floating-Point Partial Remainder)Tj
/TT6 1 Tf
11 0 0 11 100 602 Tm
(FPREM                         ; D9 F8                [8086,FPU] )Tj
0 -1 TD
(FPREM1                        ; D9 F5                [386,FPU])Tj
/TT4 1 Tf
0 -1.5455 TD
0.1673 Tw
(These instructions both produce the remainder obtained by dividing )Tj
/TT6 1 Tf
28.8606 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.1673 Tw
[( by )]TJ
/TT6 1 Tf
1.8347 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.1673 Tw
(. This is calculated,)Tj
-34.2959 -1 TD
0.1205 Tw
(notionally, by dividing )Tj
/TT6 1 Tf
9.75 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.1205 Tw
[( by )]TJ
/TT6 1 Tf
1.7409 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.1205 Tw
(, rounding the result to an integer, multiplying by )Tj
/TT6 1 Tf
21.0533 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.1205 Tw
[( again, and)]TJ
-37.9452 -1 TD
0.0334 Tw
(computing the value which would need to be added back on to the result to get back to the original value)Tj
T*
0 Tw
(in )Tj
/TT6 1 Tf
1.0278 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-2.8281 -1.5455 TD
0.0496 Tw
(The two instructions differ in the way the notional round-to-integer operation is performed. )Tj
/TT6 1 Tf
37.4124 0 TD
0 Tw
(FPREM)Tj
/TT4 1 Tf
3.0005 0 TD
0.0496 Tw
[( does)]TJ
-40.4128 -1 TD
0.1404 Tw
(it by rounding towards zero, so that the remainder it returns always has the same sign as the original)Tj
T*
0.1151 Tw
(value in )Tj
/TT6 1 Tf
3.6735 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(; )Tj
/TT6 1 Tf
0.6429 0 TD
(FPREM1)Tj
/TT4 1 Tf
3.6006 0 TD
0.1151 Tw
[( does it by rounding to the nearest integer, so that the remainder always has at)]TJ
-9.7173 -1 TD
0 Tw
(most half the magnitude of )Tj
/TT6 1 Tf
11.0254 0 TD
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-12.8257 -1.5455 TD
0.129 Tw
(Both instructions calculate )Tj
/TT8 1 Tf
11.3011 0 TD
0 Tw
(partial)Tj
/TT4 1 Tf
2.7227 0 TD
0.129 Tw
[( remainders, meaning that they may not manage to provide the final)]TJ
-14.0238 -1 TD
0.0192 Tw
(result, but might leave intermediate results in )Tj
/TT6 1 Tf
18.4632 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0192 Tw
[( instead. If this happens, they will set the C2 flag in the)]TJ
-20.2635 -1 TD
0.0604 Tw
(FPU status word; therefore, to calculate a remainder, you should repeatedly execute )Tj
/TT6 1 Tf
34.4906 0 TD
0 Tw
(FPREM)Tj
/TT4 1 Tf
3.0005 0 TD
0.0604 Tw
[( or )]TJ
/TT6 1 Tf
1.4538 0 TD
0 Tw
(FPREM1)Tj
/TT4 1 Tf
-38.9449 -1 TD
(until C2 becomes clear.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 421 Tm
(A.57)Tj
/TT10 1 Tf
2.8266 0 TD
(FRNDINT)Tj
/TT2 1 Tf
4.2007 0 TD
(: Floating-Point Round to Integer)Tj
/TT6 1 Tf
11 0 0 11 100 404 Tm
(FRNDINT                       ; D9 FC                [8086,FPU])Tj
0 -1.5455 TD
(FRNDINT)Tj
/TT4 1 Tf
4.2007 0 TD
0.1012 Tw
[( rounds the contents of )]TJ
/TT6 1 Tf
9.8655 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.1012 Tw
[( to an integer, according to the current rounding mode set in the)]TJ
-15.8665 -1 TD
0 Tw
(FPU control word, and stores the result back in )Tj
/TT6 1 Tf
19.1079 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 356 Tm
(A.58)Tj
/TT10 1 Tf
2.8266 0 TD
(FSAVE)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FRSTOR)Tj
/TT2 1 Tf
3.6006 0 TD
(: Save/Restore Floating-Point State)Tj
/TT6 1 Tf
11 0 0 11 100 339 Tm
(FSAVE mem                     ; 9B DD /6             [8086,FPU] )Tj
0 -1 TD
(FNSAVE mem                    ; DD /6                [8086,FPU])Tj
0 -1.5455 TD
(FRSTOR mem                    ; DD /4                [8086,FPU])Tj
T*
(FSAVE)Tj
/TT4 1 Tf
3.0005 0 TD
0.0344 Tw
[( saves the entire floating-point unit state, including all the information saved by )]TJ
/TT6 1 Tf
32.4945 0 TD
0 Tw
(FSTENV)Tj
/TT4 1 Tf
3.6006 0 TD
0.0344 Tw
[( \(section)]TJ
-39.0956 -1 TD
0.0778 Tw
(A.65\) plus the contents of all the registers, to a 94 or 108 byte area of memory \(depending on the CPU)Tj
T*
0 Tw
(mode\). )Tj
/TT6 1 Tf
3.0547 0 TD
(FRSTOR)Tj
/TT4 1 Tf
3.6006 0 TD
( restores the floating-point state from the same area of memory.)Tj
/TT6 1 Tf
-6.6553 -1.5455 TD
(FNSAVE)Tj
/TT4 1 Tf
3.6006 0 TD
( does the same as )Tj
/TT6 1 Tf
7.1924 0 TD
(FSAVE)Tj
/TT4 1 Tf
3.0005 0 TD
(, without first waiting for pending floating-point exceptions to clear.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 235 Tm
(A.59)Tj
/TT10 1 Tf
2.8266 0 TD
(FSCALE)Tj
/TT2 1 Tf
3.6006 0 TD
(: Scale Floating-Point Value by Power of Two)Tj
/TT6 1 Tf
11 0 0 11 100 218 Tm
(FSCALE                        ; D9 FD                [8086,FPU])Tj
0 -1.5455 TD
(FSCALE)Tj
/TT4 1 Tf
3.6006 0 TD
0.1706 Tw
[( scales a number by a power of two: it rounds )]TJ
/TT6 1 Tf
20.3444 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.1706 Tw
[( towards zero to obtain an integer, then)]TJ
-25.7453 -1 TD
0 Tw
(multiplies )Tj
/TT6 1 Tf
4.25 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( by two to the power of that integer, and stores the result in )Tj
/TT6 1 Tf
23.8555 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 170 Tm
(A.60)Tj
/TT10 1 Tf
2.8266 0 TD
(FSETPM)Tj
/TT2 1 Tf
3.6006 0 TD
(: Set Protected Mode)Tj
/TT6 1 Tf
11 0 0 11 100 153 Tm
(FSETPM                        ; DB E4                [286,FPU])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0455 Tw
(This instruction initalises protected mode on the 287 floating-point coprocessor. It is only meaningful on)Tj
0 -1 TD
0 Tw
(that processor: the 387 and above treat the instruction as a no-operation.)Tj
ET
endstream
endobj
66 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
68 0 obj
<<
/Length 5373
>>
stream
BT
/TT2 1 Tf
14 0 0 14 60.4277 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.61)Tj
/TT10 1 Tf
2.8266 0 TD
(FSIN)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FSINCOS)Tj
/TT2 1 Tf
4.2007 0 TD
(: Sine and Cosine)Tj
/TT6 1 Tf
11 0 0 11 100 672 Tm
(FSIN                          ; D9 FE                [386,FPU] )Tj
0 -1 TD
(FSINCOS                       ; D9 FB                [386,FPU])Tj
0 -1.5455 TD
(FSIN)Tj
/TT4 1 Tf
2.4004 0 TD
0.0566 Tw
[( calculates the sine of )]TJ
/TT6 1 Tf
9.1406 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0566 Tw
[( \(in radians\) and stores the result in )]TJ
/TT6 1 Tf
14.7827 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(. )Tj
/TT6 1 Tf
0.5566 0 TD
(FSINCOS)Tj
/TT4 1 Tf
4.2007 0 TD
0.0566 Tw
[( does the same, but)]TJ
-34.6817 -1 TD
0.0942 Tw
(then pushes the cosine of the same value on the register stack, so that the sine ends up in )Tj
/TT6 1 Tf
37.3913 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.0942 Tw
[( and the)]TJ
-39.1916 -1 TD
0 Tw
(cosine in )Tj
/TT6 1 Tf
3.8325 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(. )Tj
/TT6 1 Tf
0.5 0 TD
(FSINCOS)Tj
/TT4 1 Tf
4.2007 0 TD
( is faster than executing )Tj
/TT6 1 Tf
9.7466 0 TD
(FSIN)Tj
/TT4 1 Tf
2.4004 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(FCOS)Tj
/TT4 1 Tf
2.4004 0 TD
( \(see section A.36\) in succession.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 602 Tm
(A.62)Tj
/TT10 1 Tf
2.8266 0 TD
(FSQRT)Tj
/TT2 1 Tf
3.0005 0 TD
(: Floating-Point Square Root)Tj
/TT6 1 Tf
11 0 0 11 100 585 Tm
(FSQRT                         ; D9 FA                [8086,FPU])Tj
0 -1.5455 TD
(FSQRT)Tj
/TT4 1 Tf
3.0005 0 TD
( calculates the square root of )Tj
/TT6 1 Tf
11.7173 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( and stores the result in )Tj
/TT6 1 Tf
9.4981 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 548 Tm
(A.63)Tj
/TT10 1 Tf
2.8266 0 TD
(FST)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FSTP)Tj
/TT2 1 Tf
2.4004 0 TD
(: Floating-Point Store)Tj
/TT6 1 Tf
11 0 0 11 100 531 Tm
(FST mem32                     ; D9 /2                [8086,FPU] )Tj
0 -1 TD
(FST mem64                     ; DD /2                [8086,FPU] )Tj
T*
(FST fpureg                    ; DD D0+r              [8086,FPU])Tj
0 -1.5455 TD
(FSTP mem32                    ; D9 /3                [8086,FPU] )Tj
0 -1 TD
(FSTP mem64                    ; DD /3                [8086,FPU] )Tj
T*
(FSTP mem80                    ; DB /0                [8086,FPU] )Tj
T*
(FSTP fpureg                   ; DD D8+r              [8086,FPU])Tj
0 -1.5455 TD
(FST)Tj
/TT4 1 Tf
1.8003 0 TD
0.0369 Tw
[( stores the value in )]TJ
/TT6 1 Tf
7.9324 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0369 Tw
[( into the given memory location or other FPU register. )]TJ
/TT6 1 Tf
22.3921 0 TD
0 Tw
(FSTP)Tj
/TT4 1 Tf
2.4004 0 TD
0.0369 Tw
[( does the same,)]TJ
-36.3255 -1 TD
0 Tw
(but then pops the register stack.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 411 Tm
(A.64)Tj
/TT10 1 Tf
2.8266 0 TD
(FSTCW)Tj
/TT2 1 Tf
3.0005 0 TD
(: Store Floating-Point Control Word)Tj
/TT6 1 Tf
11 0 0 11 100 394 Tm
(FSTCW mem16                   ; 9B D9 /0             [8086,FPU] )Tj
0 -1 TD
(FNSTCW mem16                  ; D9 /0                [8086,FPU])Tj
0 -1.5455 TD
(FSTCW)Tj
/TT4 1 Tf
3.0005 0 TD
0.1386 Tw
[( stores the FPU control word \(governing things like the rounding mode, the precision, and the)]TJ
-3.0005 -1 TD
0 Tw
(exception masks\) into a 2-byte memory area. See also )Tj
/TT6 1 Tf
21.8262 0 TD
(FLDCW)Tj
/TT4 1 Tf
3.0005 0 TD
( \(section A.51\).)Tj
/TT6 1 Tf
-24.8267 -1.5455 TD
(FNSTCW)Tj
/TT4 1 Tf
3.6006 0 TD
0.1135 Tw
[( does the same thing as )]TJ
/TT6 1 Tf
10.1792 0 TD
0 Tw
(FSTCW)Tj
/TT4 1 Tf
3.0005 0 TD
0.1135 Tw
(, without first waiting for pending floating-point exceptions to)Tj
-16.7803 -1 TD
0 Tw
(clear.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 307 Tm
(A.65)Tj
/TT10 1 Tf
2.8266 0 TD
(FSTENV)Tj
/TT2 1 Tf
3.6006 0 TD
(: Store Floating-Point Environment)Tj
/TT6 1 Tf
11 0 0 11 100 290 Tm
(FSTENV mem                    ; 9B D9 /6             [8086,FPU] )Tj
0 -1 TD
(FNSTENV mem                   ; D9 /6                [8086,FPU])Tj
0 -1.5455 TD
(FSTENV)Tj
/TT4 1 Tf
3.6006 0 TD
0.0411 Tw
[( stores the FPU operating environment \(control word, status word, tag word, instruction pointer,)]TJ
-3.6006 -1 TD
0.0988 Tw
(data pointer and last opcode\) into memory. The memory area is 14 or 28 bytes long, depending on the)Tj
T*
0 Tw
(CPU mode at the time. See also )Tj
/TT6 1 Tf
12.9424 0 TD
(FLDENV)Tj
/TT4 1 Tf
3.6006 0 TD
( \(section A.52\).)Tj
/TT6 1 Tf
-16.543 -1.5455 TD
(FNSTENV)Tj
/TT4 1 Tf
4.2007 0 TD
0.0278 Tw
[( does the same thing as )]TJ
/TT6 1 Tf
9.6648 0 TD
0 Tw
(FSTENV)Tj
/TT4 1 Tf
3.6006 0 TD
0.0278 Tw
(, without first waiting for pending floating-point exceptions to)Tj
-17.4661 -1 TD
0 Tw
(clear.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 192 Tm
(A.66)Tj
/TT10 1 Tf
2.8266 0 TD
(FSTSW)Tj
/TT2 1 Tf
3.0005 0 TD
(: Store Floating-Point Status Word)Tj
/TT6 1 Tf
11 0 0 11 100 175 Tm
(FSTSW mem16                   ; 9B DD /0             [8086,FPU] )Tj
0 -1 TD
(FSTSW AX                      ; 9B DF E0             [286,FPU])Tj
0 -1.5455 TD
(FNSTSW mem16                  ; DD /0                [8086,FPU] )Tj
0 -1 TD
(FNSTSW AX                     ; DF E0                [286,FPU])Tj
0 -1.5455 TD
(FSTSW)Tj
/TT4 1 Tf
3.0005 0 TD
( stores the FPU status word into )Tj
/TT6 1 Tf
13.0278 0 TD
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
( or into a 2-byte memory area.)Tj
ET
endstream
endobj
69 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
71 0 obj
<<
/Length 5163
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(FNSTSW)Tj
/TT4 1 Tf
3.6006 0 TD
0.1135 Tw
[( does the same thing as )]TJ
/TT6 1 Tf
10.1792 0 TD
0 Tw
(FSTSW)Tj
/TT4 1 Tf
3.0005 0 TD
0.1135 Tw
(, without first waiting for pending floating-point exceptions to)Tj
-16.7803 -1 TD
0 Tw
(clear.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 658 Tm
(A.67)Tj
/TT10 1 Tf
2.8266 0 TD
(FSUB)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FSUBP)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FSUBR)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FSUBRP)Tj
/TT2 1 Tf
3.6006 0 TD
(: Floating-Point Subtract)Tj
/TT6 1 Tf
11 0 0 11 100 641 Tm
(FSUB mem32                    ; D8 /4                [8086,FPU] )Tj
0 -1 TD
(FSUB mem64                    ; DC /4                [8086,FPU])Tj
0 -1.5455 TD
(FSUB fpureg                   ; D8 E0+r              [8086,FPU] )Tj
0 -1 TD
(FSUB ST0,fpureg               ; D8 E0+r              [8086,FPU])Tj
0 -1.5455 TD
(FSUB TO fpureg                ; DC E8+r              [8086,FPU] )Tj
0 -1 TD
(FSUB fpureg,ST0               ; DC E8+r              [8086,FPU])Tj
0 -1.5455 TD
(FSUBR mem32                   ; D8 /5                [8086,FPU] )Tj
0 -1 TD
(FSUBR mem64                   ; DC /5                [8086,FPU])Tj
0 -1.5455 TD
(FSUBR fpureg                  ; D8 E8+r              [8086,FPU] )Tj
0 -1 TD
(FSUBR ST0,fpureg              ; D8 E8+r              [8086,FPU])Tj
0 -1.5455 TD
(FSUBR TO fpureg               ; DC E0+r              [8086,FPU] )Tj
0 -1 TD
(FSUBR fpureg,ST0              ; DC E0+r              [8086,FPU])Tj
0 -1.5455 TD
(FSUBP fpureg                  ; DE E8+r              [8086,FPU] )Tj
0 -1 TD
(FSUBP fpureg,ST0              ; DE E8+r              [8086,FPU])Tj
0 -1.5454 TD
(FSUBRP fpureg                 ; DE E0+r              [8086,FPU] )Tj
0 -1 TD
(FSUBRP fpureg,ST0             ; DE E0+r              [8086,FPU])Tj
0 -1.5455 TD
(FSUB)Tj
/TT4 1 Tf
2.4004 0 TD
0.0428 Tw
[( subtracts the given operand from )]TJ
/TT6 1 Tf
13.9193 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0428 Tw
[( and stores the result back in )]TJ
/TT6 1 Tf
11.9352 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0428 Tw
(, unless the )Tj
/TT6 1 Tf
4.85 0 TD
0 Tw
(TO)Tj
/TT4 1 Tf
1.2002 0 TD
0.0428 Tw
[( qualifier is)]TJ
-37.9057 -1 TD
0 Tw
(given, in which case it subtracts )Tj
/TT6 1 Tf
13.0244 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( from the given operand and stores the result in the operand.)Tj
/TT6 1 Tf
-14.8247 -1.5455 TD
(FSUBR)Tj
/TT4 1 Tf
3.0005 0 TD
0.0453 Tw
[( does the same thing, but does the subtraction the other way up: so if )]TJ
/TT6 1 Tf
28.3412 0 TD
0 Tw
(TO)Tj
/TT4 1 Tf
1.2002 0 TD
0.0453 Tw
[( is not given, it subtracts)]TJ
/TT6 1 Tf
-32.5419 -1 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0572 Tw
[( from the given operand and stores the result in )]TJ
/TT6 1 Tf
19.6783 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0572 Tw
(, whereas if )Tj
/TT6 1 Tf
5.0584 0 TD
0 Tw
(TO)Tj
/TT4 1 Tf
1.2002 0 TD
0.0572 Tw
[( is given it subtracts its operand)]TJ
-29.5375 -1 TD
0 Tw
(from )Tj
/TT6 1 Tf
2.1938 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( and stores the result in the operand.)Tj
/TT6 1 Tf
-3.9941 -1.5455 TD
(FSUBP)Tj
/TT4 1 Tf
3.0005 0 TD
0.0928 Tw
[( operates like )]TJ
/TT6 1 Tf
5.8594 0 TD
0 Tw
(FSUB TO)Tj
/TT4 1 Tf
4.2007 0 TD
0.0928 Tw
(, but pops the register stack once it has finished. )Tj
/TT6 1 Tf
20.3677 0 TD
0 Tw
(FSUBRP)Tj
/TT4 1 Tf
3.6006 0 TD
0.0928 Tw
[( operates like)]TJ
/TT6 1 Tf
-37.0289 -1 TD
0 Tw
(FSUBR TO)Tj
/TT4 1 Tf
4.8008 0 TD
(, but pops the register stack once it has finished.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 319 Tm
(A.68)Tj
/TT10 1 Tf
2.8266 0 TD
(FTST)Tj
/TT2 1 Tf
2.4004 0 TD
(: Test )Tj
/TT10 1 Tf
2.9448 0 TD
(ST0)Tj
/TT2 1 Tf
1.8003 0 TD
( Against Zero)Tj
/TT6 1 Tf
11 0 0 11 100 302 Tm
(FTST                          ; D9 E4                [8086,FPU])Tj
0 -1.5455 TD
(FTST)Tj
/TT4 1 Tf
2.4004 0 TD
0.017 Tw
[( compares )]TJ
/TT6 1 Tf
4.3655 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.017 Tw
[( with zero and sets the FPU flags accordingly. )]TJ
/TT6 1 Tf
18.8152 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.017 Tw
[( is treated as the left-hand side of)]TJ
-29.1816 -1 TD
0 Tw
(the comparison, so that a ëless-thaní result is generated if )Tj
/TT6 1 Tf
23.0762 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( is negative.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 254 Tm
(A.69)Tj
/TT10 1 Tf
2.8266 0 TD
(FUCOMxx)Tj
/TT2 1 Tf
4.2007 0 TD
(: Floating-Point Unordered Compare)Tj
/TT6 1 Tf
11 0 0 11 100 237 Tm
(FUCOM fpureg                  ; DD E0+r              [386,FPU] )Tj
0 -1 TD
(FUCOM ST0,fpureg              ; DD E0+r              [386,FPU])Tj
0 -1.5455 TD
(FUCOMP fpureg                 ; DD E8+r              [386,FPU] )Tj
0 -1 TD
(FUCOMP ST0,fpureg             ; DD E8+r              [386,FPU])Tj
0 -1.5455 TD
(FUCOMPP                       ; DA E9                [386,FPU])Tj
T*
(FUCOMI fpureg                 ; DB E8+r              [P6,FPU] )Tj
0 -1 TD
(FUCOMI ST0,fpureg             ; DB E8+r              [P6,FPU])Tj
0 -1.5455 TD
(FUCOMIP fpureg                ; DF E8+r              [P6,FPU] )Tj
0 -1 TD
(FUCOMIP ST0,fpureg            ; DF E8+r              [P6,FPU])Tj
ET
endstream
endobj
72 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
75 0 obj
<<
/Length 6683
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(FUCOM)Tj
/TT4 1 Tf
3.0005 0 TD
0.0479 Tw
[( compares )]TJ
/TT6 1 Tf
4.4274 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0479 Tw
[( with the given operand, and sets the FPU flags accordingly. )]TJ
/TT6 1 Tf
24.8833 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0479 Tw
[( is treated as the)]TJ
-35.9118 -1 TD
0.067 Tw
(left-hand side of the comparison, so that the carry flag is set \(for a ëless-thaní result\) if )Tj
/TT6 1 Tf
35.9054 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.067 Tw
[( is less than)]TJ
-37.7057 -1 TD
0 Tw
(the given operand.)Tj
/TT6 1 Tf
0 -1.5455 TD
(FUCOMP)Tj
/TT4 1 Tf
3.6006 0 TD
0.032 Tw
[( does the same as )]TJ
/TT6 1 Tf
7.3524 0 TD
0 Tw
(FUCOM)Tj
/TT4 1 Tf
3.0005 0 TD
0.032 Tw
(, but pops the register stack afterwards. )Tj
/TT6 1 Tf
16.1356 0 TD
0 Tw
(FUCOMPP)Tj
/TT4 1 Tf
4.2007 0 TD
0.032 Tw
[( compares )]TJ
/TT6 1 Tf
4.3955 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.032 Tw
[( with)]TJ
/TT6 1 Tf
-40.4856 -1 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
( and then pops the register stack twice.)Tj
/TT6 1 Tf
-1.8003 -1.5455 TD
(FUCOMI)Tj
/TT4 1 Tf
3.6006 0 TD
0.1912 Tw
[( and )]TJ
/TT6 1 Tf
2.3263 0 TD
0 Tw
(FUCOMIP)Tj
/TT4 1 Tf
4.2007 0 TD
0.1912 Tw
[( work like the corresponding forms of )]TJ
/TT6 1 Tf
16.7517 0 TD
0 Tw
(FUCOM)Tj
/TT4 1 Tf
3.0005 0 TD
0.1912 Tw
[( and )]TJ
/TT6 1 Tf
2.3263 0 TD
0 Tw
(FUCOMP)Tj
/TT4 1 Tf
3.6006 0 TD
0.1912 Tw
(, but write their)Tj
-35.8067 -1 TD
0.1241 Tw
(results directly to the CPU flags register rather than the FPU status word, so they can be immediately)Tj
T*
0 Tw
(followed by conditional jump or conditional move instructions.)Tj
0 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.926 0 TD
(FUCOM)Tj
/TT4 1 Tf
3.0005 0 TD
0.1213 Tw
[( instructions differ from the )]TJ
/TT6 1 Tf
11.9092 0 TD
0 Tw
(FCOM)Tj
/TT4 1 Tf
2.4004 0 TD
0.1213 Tw
[( instructions \(section A.35\) only in the way they handle)]TJ
-19.2361 -1 TD
0.0954 Tw
(quiet NaNs: )Tj
/TT6 1 Tf
5.2455 0 TD
0 Tw
(FUCOM)Tj
/TT4 1 Tf
3.0005 0 TD
0.0954 Tw
[( will handle them silently and set the condition code flags to an ëunorderedí result,)]TJ
-8.246 -1 TD
0 Tw
(whereas )Tj
/TT6 1 Tf
3.5259 0 TD
(FCOM)Tj
/TT4 1 Tf
2.4004 0 TD
( will generate an exception.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 541 Tm
(A.70)Tj
/TT10 1 Tf
2.8266 0 TD
(FXAM)Tj
/TT2 1 Tf
2.4004 0 TD
(: Examine Class of Value in )Tj
/TT10 1 Tf
13.2822 0 TD
(ST0)Tj
/TT6 1 Tf
11 0 0 11 100 524 Tm
(FXAM                          ; D9 E5                [8086,FPU])Tj
0 -1.5455 TD
(FXAM)Tj
/TT4 1 Tf
2.4004 0 TD
0.0156 Tw
[( sets the FPU flags C3, C2 and C0 depending on the type of value stored in )]TJ
/TT6 1 Tf
30.5387 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0156 Tw
(: 000 \(respectively\))Tj
-34.7394 -1 TD
0.0528 Tw
(for an unsupported format, 001 for a NaN, 010 for a normal finite number, 011 for an infinity, 100 for a)Tj
T*
0 Tw
(zero, 101 for an empty register, and 110 for a denormal. It also sets the C1 flag to the sign of the number.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 465 Tm
(A.71)Tj
/TT10 1 Tf
2.8266 0 TD
(FXCH)Tj
/TT2 1 Tf
2.4004 0 TD
(: Floating-Point Exchange)Tj
/TT6 1 Tf
11 0 0 11 100 448 Tm
(FXCH                          ; D9 C9                [8086,FPU] )Tj
0 -1 TD
(FXCH fpureg                   ; D9 C8+r              [8086,FPU] )Tj
T*
(FXCH fpureg,ST0               ; D9 C8+r              [8086,FPU] )Tj
T*
(FXCH ST0,fpureg               ; D9 C8+r              [8086,FPU])Tj
0 -1.5455 TD
(FXCH)Tj
/TT4 1 Tf
2.4004 0 TD
( exchanges )Tj
/TT6 1 Tf
4.6646 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( with a given FPU register. The no-operand form exchanges )Tj
/TT6 1 Tf
24.2432 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( with )Tj
/TT6 1 Tf
2.2778 0 TD
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 378 Tm
(A.72)Tj
/TT10 1 Tf
2.8266 0 TD
(FXTRACT)Tj
/TT2 1 Tf
4.2007 0 TD
(: Extract Exponent and Significand)Tj
/TT6 1 Tf
11 0 0 11 100 361 Tm
(FXTRACT                       ; D9 F4                [8086,FPU])Tj
0 -1.5455 TD
(FXTRACT)Tj
/TT4 1 Tf
4.2007 0 TD
0.0455 Tw
[( separates the number in )]TJ
/TT6 1 Tf
10.1962 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0455 Tw
[( into its exponent and significand \(mantissa\), stores the exponent)]TJ
-16.1971 -1 TD
0.0959 Tw
(back into )Tj
/TT6 1 Tf
4.1352 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0959 Tw
(, and then pushes the significand on the register stack \(so that the significand ends up in)Tj
/TT6 1 Tf
-5.9355 -1 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(, and the exponent in )Tj
/TT6 1 Tf
8.6089 0 TD
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
(\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 302 Tm
(A.73)Tj
/TT10 1 Tf
2.8266 0 TD
(FYL2X)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(FYL2XP1)Tj
/TT2 1 Tf
4.2007 0 TD
(: Compute Y times Log2\(X\) or Log2\(X+1\))Tj
/TT6 1 Tf
11 0 0 11 100 285 Tm
(FYL2X                         ; D9 F1                [8086,FPU] )Tj
0 -1 TD
(FYL2XP1                       ; D9 F9                [8086,FPU])Tj
0 -1.5455 TD
(FYL2X)Tj
/TT4 1 Tf
3.0005 0 TD
0.102 Tw
[( multiplies )]TJ
/TT6 1 Tf
4.704 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.102 Tw
[( by the base-2 logarithm of )]TJ
/TT6 1 Tf
11.6647 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.102 Tw
(, stores the result in )Tj
/TT6 1 Tf
8.5642 0 TD
0 Tw
(ST1)Tj
/TT4 1 Tf
1.8003 0 TD
0.102 Tw
(, and pops the register)Tj
-33.3343 -1 TD
0 Tw
(stack \(so that the result ends up in )Tj
/TT6 1 Tf
13.8306 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
(\). )Tj
/TT6 1 Tf
0.833 0 TD
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( must be non-zero and positive.)Tj
/TT6 1 Tf
-18.2642 -1.5455 TD
(FYL2XP1)Tj
/TT4 1 Tf
4.2007 0 TD
0.0074 Tw
[( works the same way, but replacing the base-2 log of )]TJ
/TT6 1 Tf
21.4086 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0074 Tw
[( with that of )]TJ
/TT6 1 Tf
5.14 0 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0074 Tw
[( plus one. This time,)]TJ
/TT6 1 Tf
-34.3498 -1 TD
0 Tw
(ST0)Tj
/TT4 1 Tf
1.8003 0 TD
( must have magnitude no greater than 1 minus half the square root of two.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 198 Tm
(A.74)Tj
/TT10 1 Tf
2.8266 0 TD
(HLT)Tj
/TT2 1 Tf
1.8003 0 TD
(: Halt Processor)Tj
/TT6 1 Tf
11 0 0 11 100 181 Tm
(HLT                           ; F4                   [8086])Tj
0 -1.5455 TD
(HLT)Tj
/TT4 1 Tf
1.8003 0 TD
0.0436 Tw
[( puts the processor into a halted state, where it will perform no more operations until restarted by an)]TJ
-1.8003 -1 TD
0 Tw
(interrupt or a reset.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 133 Tm
(A.75)Tj
/TT10 1 Tf
2.8266 0 TD
(IBTS)Tj
/TT2 1 Tf
2.4004 0 TD
(: Insert Bit String)Tj
/TT6 1 Tf
11 0 0 11 100 116 Tm
(IBTS r/m16,reg16              ; o16 0F A7 /r         [386,UNDOC] )Tj
0 -1 TD
(IBTS r/m32,reg32              ; o32 0F A7 /r         [386,UNDOC])Tj
ET
endstream
endobj
76 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
78 0 obj
<<
/Length 5444
>>
stream
BT
/TT4 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0.1031 Tw
(No clear documentation seems to be available for this instruction: the best Iíve been able to find reads)Tj
0 -1 TD
0.0708 Tw
(ëTakes a string of bits from the second operand and puts them in the first operandí. It is present only in)Tj
T*
0.1941 Tw
(early 386 processors, and conflicts with the opcodes for )Tj
/TT6 1 Tf
24.2959 0 TD
0 Tw
(CMPXCHG486)Tj
/TT4 1 Tf
6.001 0 TD
0.1941 Tw
(. NASM supports it only for)Tj
-30.2968 -1 TD
0 Tw
(completeness. Its counterpart is )Tj
/TT6 1 Tf
12.8574 0 TD
(XBTS)Tj
/TT4 1 Tf
2.4004 0 TD
( \(see section A.167\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 636 Tm
(A.76)Tj
/TT10 1 Tf
2.8266 0 TD
(IDIV)Tj
/TT2 1 Tf
2.4004 0 TD
(: Signed Integer Divide)Tj
/TT6 1 Tf
11 0 0 11 100 619 Tm
(IDIV r/m8                     ; F6 /7                [8086] )Tj
0 -1 TD
(IDIV r/m16                    ; o16 F7 /7            [8086] )Tj
T*
(IDIV r/m32                    ; o32 F7 /7            [386])Tj
0 -1.5455 TD
(IDIV)Tj
/TT4 1 Tf
2.4004 0 TD
0.1241 Tw
[( performs signed integer division. The explicit operand provided is the divisor; the dividend and)]TJ
-2.4004 -1 TD
0 Tw
(destination operands are implicit, in the following way:)Tj
0 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.7313 0 TD
(IDIV r/m8)Tj
/TT4 1 Tf
5.4009 0 TD
(, )Tj
/TT6 1 Tf
0.5012 0 TD
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0012 Tw
( is divided by the given operand; the quotient is stored in )Tj
/TT6 1 Tf
23.0104 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0001 Tc
0.0011 Tw
( and the remainder in)Tj
/TT6 1 Tf
-32.9532 -1 TD
0 Tc
0 Tw
(AH)Tj
/TT4 1 Tf
1.2002 0 TD
(.)Tj
-2.2911 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.9146 0 TD
(IDIV r/m16)Tj
/TT4 1 Tf
6.001 0 TD
(, )Tj
/TT6 1 Tf
0.6845 0 TD
(DX:AX)Tj
/TT4 1 Tf
3.0005 0 TD
0.1845 Tw
[( is divided by the given operand; the quotient is stored in )]TJ
/TT6 1 Tf
25.2102 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.1845 Tw
[( and the)]TJ
-37.92 -1 TD
0 Tw
(remainder in )Tj
/TT6 1 Tf
5.3311 0 TD
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
(.)Tj
-7.6222 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.8021 0 TD
(IDIV r/m32)Tj
/TT4 1 Tf
6.001 0 TD
(, )Tj
/TT6 1 Tf
0.572 0 TD
(EDX:EAX)Tj
/TT4 1 Tf
4.2007 0 TD
0.072 Tw
[( is divided by the given operand; the quotient is stored in )]TJ
/TT6 1 Tf
23.86 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.072 Tw
[( and the)]TJ
-38.145 -1 TD
0 Tw
(remainder in )Tj
/TT6 1 Tf
5.3311 0 TD
(EDX)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-8.2223 -1.5455 TD
(Unsigned integer division is performed by the )Tj
/TT6 1 Tf
18.6353 0 TD
(DIV)Tj
/TT4 1 Tf
1.8003 0 TD
( instruction: see section A.25.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 448 Tm
(A.77)Tj
/TT10 1 Tf
2.8266 0 TD
(IMUL)Tj
/TT2 1 Tf
2.4004 0 TD
(: Signed Integer Multiply)Tj
/TT6 1 Tf
11 0 0 11 100 431 Tm
(IMUL r/m8                     ; F6 /5                [8086] )Tj
0 -1 TD
(IMUL r/m16                    ; o16 F7 /5            [8086] )Tj
T*
(IMUL r/m32                    ; o32 F7 /5            [386])Tj
0 -1.5455 TD
(IMUL reg16,r/m16              ; o16 0F AF /r         [386] )Tj
0 -1 TD
(IMUL reg32,r/m32              ; o32 0F AF /r         [386])Tj
0 -1.5455 TD
(IMUL reg16,imm8               ; o16 6B /r ib         [286] )Tj
0 -1 TD
(IMUL reg16,imm16              ; o16 69 /r iw         [286] )Tj
T*
(IMUL reg32,imm8               ; o32 6B /r ib         [386] )Tj
T*
(IMUL reg32,imm32              ; o32 69 /r id         [386])Tj
0 -1.5455 TD
(IMUL reg16,r/m16,imm8         ; o16 6B /r ib         [286] )Tj
0 -1 TD
(IMUL reg16,r/m16,imm16        ; o16 69 /r iw         [286] )Tj
T*
(IMUL reg32,r/m32,imm8         ; o32 6B /r ib         [386] )Tj
T*
(IMUL reg32,r/m32,imm32        ; o32 69 /r id         [386])Tj
0 -1.5455 TD
(IMUL)Tj
/TT4 1 Tf
2.4004 0 TD
0.3 Tw
[( performs signed integer multiplication. For the single-operand form, the other operand and)]TJ
-2.4004 -1 TD
0 Tw
(destination are implicit, in the following way:)Tj
0 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.7301 0 TD
(IMUL r/m8)Tj
/TT4 1 Tf
5.4009 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
( is multiplied by the given operand; the product is stored in )Tj
/TT6 1 Tf
23.8848 0 TD
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
(.)Tj
-34.9161 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.7301 0 TD
(IMUL r/m16)Tj
/TT4 1 Tf
6.001 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
( is multiplied by the given operand; the product is stored in )Tj
/TT6 1 Tf
23.8848 0 TD
(DX:AX)Tj
/TT4 1 Tf
3.0005 0 TD
(.)Tj
-37.3165 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.7301 0 TD
(IMUL r/m32)Tj
/TT4 1 Tf
6.001 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
( is multiplied by the given operand; the product is stored in )Tj
/TT6 1 Tf
23.8848 0 TD
(EDX:EAX)Tj
/TT4 1 Tf
4.2007 0 TD
(.)Tj
-39.1168 -1.5455 TD
0.0555 Tw
(The two-operand form multiplies its two operands and stores the result in the destination \(first\) operand.)Tj
0 -1 TD
0 Tw
(The three-operand form multiplies its last two operands and stores the result in the first operand.)Tj
0 -1.5455 TD
0.0358 Tw
(The two-operand form is in fact a shorthand for the three-operand form, as can be seen by examining the)Tj
0 -1 TD
0.036 Tw
(opcode descriptions: in the two-operand form, the code )Tj
/TT6 1 Tf
22.6422 0 TD
0 Tw
(/r)Tj
/TT4 1 Tf
1.2002 0 TD
0.036 Tw
[( takes both its register and )]TJ
/TT6 1 Tf
10.9355 0 TD
0 Tw
(r/m)Tj
/TT4 1 Tf
1.8003 0 TD
0.036 Tw
[( parts from the)]TJ
-36.5782 -1 TD
0 Tw
(same operand \(the first one\).)Tj
ET
endstream
endobj
79 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
81 0 obj
<<
/Length 6342
>>
stream
BT
/TT4 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0.041 Tw
(In the forms with an 8-bit immediate operand and another longer source operand, the immediate operand)Tj
0 -1 TD
0.0449 Tw
(is considered to be signed, and is sign-extended to the length of the other source operand. In these cases,)Tj
T*
0 Tw
(the )Tj
/TT6 1 Tf
1.4717 0 TD
(BYTE)Tj
/TT4 1 Tf
2.4004 0 TD
( qualifier is necessary to force NASM to generate this form of the instruction.)Tj
-3.8721 -1.5455 TD
(Unsigned integer multiplication is performed by the )Tj
/TT6 1 Tf
21.0229 0 TD
(MUL)Tj
/TT4 1 Tf
1.8003 0 TD
( instruction: see section A.107.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 630 Tm
(A.78)Tj
/TT10 1 Tf
2.8266 0 TD
(IN)Tj
/TT2 1 Tf
1.2002 0 TD
(: Input from I/O Port)Tj
/TT6 1 Tf
11 0 0 11 100 613 Tm
(IN AL,imm8                    ; E4 ib                [8086] )Tj
0 -1 TD
(IN AX,imm8                    ; o16 E5 ib            [8086] )Tj
T*
(IN EAX,imm8                   ; o32 E5 ib            [386] )Tj
T*
(IN AL,DX                      ; EC                   [8086] )Tj
T*
(IN AX,DX                      ; o16 ED               [8086] )Tj
T*
(IN EAX,DX                     ; o32 ED               [386])Tj
0 -1.5455 TD
(IN)Tj
/TT4 1 Tf
1.2002 0 TD
0.0969 Tw
[( reads a byte, word or doubleword from the specified I/O port, and stores it in the given destination)]TJ
-1.2002 -1 TD
0.2131 Tw
(register. The port number may be specified as an immediate value if it is between 0 and 255, and)Tj
T*
0 Tw
(otherwise must be stored in )Tj
/TT6 1 Tf
11.248 0 TD
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
(. See also )Tj
/TT6 1 Tf
4.0547 0 TD
(OUT)Tj
/TT4 1 Tf
1.8003 0 TD
( \(section A.111\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 499 Tm
(A.79)Tj
/TT10 1 Tf
2.8266 0 TD
(INC)Tj
/TT2 1 Tf
1.8003 0 TD
(: Increment Integer)Tj
/TT6 1 Tf
11 0 0 11 100 482 Tm
(INC reg16                     ; o16 40+r             [8086] )Tj
0 -1 TD
(INC reg32                     ; o32 40+r             [386] )Tj
T*
(INC r/m8                      ; FE /0                [8086] )Tj
T*
(INC r/m16                     ; o16 FF /0            [8086] )Tj
T*
(INC r/m32                     ; o32 FF /0            [386])Tj
0 -1.5455 TD
(INC)Tj
/TT4 1 Tf
1.8003 0 TD
0.4526 Tw
[( adds 1 to its operand. It does )]TJ
/TT8 1 Tf
15.5913 0 TD
0 Tw
(not)Tj
/TT4 1 Tf
1.2778 0 TD
0.4526 Tw
[( affect the carry flag: to affect the carry flag, use)]TJ
/TT6 1 Tf
-18.6695 -1 TD
0 Tw
(ADD something,1)Tj
/TT4 1 Tf
9.0015 0 TD
( \(see section A.6\). See also )Tj
/TT6 1 Tf
11.0522 0 TD
(DEC)Tj
/TT4 1 Tf
1.8003 0 TD
( \(section A.24\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 390 Tm
(A.80)Tj
/TT10 1 Tf
2.8266 0 TD
(INSB)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(INSW)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(INSD)Tj
/TT2 1 Tf
2.4004 0 TD
(: Input String from I/O Port)Tj
/TT6 1 Tf
11 0 0 11 100 373 Tm
(INSB                          ; 6C                   [186] )Tj
0 -1 TD
(INSW                          ; o16 6D               [186] )Tj
T*
(INSD                          ; o32 6D               [386])Tj
0 -1.5455 TD
(INSB)Tj
/TT4 1 Tf
2.4004 0 TD
0.0851 Tw
[( inputs a byte from the I/O port specified in )]TJ
/TT6 1 Tf
18.4578 0 TD
0 Tw
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0851 Tw
[( and stores it at )]TJ
/TT6 1 Tf
6.7297 0 TD
0 Tw
([ES:DI])Tj
/TT4 1 Tf
4.2007 0 TD
0.0851 Tw
[( or )]TJ
/TT6 1 Tf
1.5032 0 TD
0 Tw
([ES:EDI])Tj
/TT4 1 Tf
4.8008 0 TD
0.0851 Tw
(. It then)Tj
-39.2928 -1 TD
0.0195 Tw
(increments or decrements \(depending on the direction flag: increments if the flag is clear, decrements if it)Tj
T*
0 Tw
(is set\) )Tj
/TT6 1 Tf
2.6108 0 TD
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-6.9443 -1.5455 TD
0.0166 Tw
(The register used is )Tj
/TT6 1 Tf
8.1195 0 TD
0 Tw
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
0.0166 Tw
[( if the address size is 16 bits, and )]TJ
/TT6 1 Tf
13.591 0 TD
0 Tw
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0166 Tw
[( if it is 32 bits. If you need to use an address)]TJ
-24.7109 -1 TD
0 Tw
(size not equal to the current )Tj
/TT6 1 Tf
11.3291 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting, you can use an explicit )Tj
/TT6 1 Tf
12.8301 0 TD
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(a32)Tj
/TT4 1 Tf
1.8003 0 TD
( prefix.)Tj
-31.4932 -1.5455 TD
0.0994 Tw
(Segment override prefixes have no effect for this instruction: the use of )Tj
/TT6 1 Tf
29.9619 0 TD
0 Tw
(ES)Tj
/TT4 1 Tf
1.2002 0 TD
0.0994 Tw
[( for the load from )]TJ
/TT6 1 Tf
7.8005 0 TD
0 Tw
([DI])Tj
/TT4 1 Tf
2.4004 0 TD
0.0994 Tw
[( or)]TJ
/TT6 1 Tf
-41.363 -1 TD
0 Tw
([EDI])Tj
/TT4 1 Tf
3.0005 0 TD
( cannot be overridden.)Tj
/TT6 1 Tf
-3.0005 -1.5455 TD
(INSW)Tj
/TT4 1 Tf
2.4004 0 TD
0.1071 Tw
[( and )]TJ
/TT6 1 Tf
2.1581 0 TD
0 Tw
(INSD)Tj
/TT4 1 Tf
2.4004 0 TD
0.1071 Tw
[( work in the same way, but they input a word or a doubleword instead of a byte, and)]TJ
-6.9589 -1 TD
0 Tw
(increment or decrement the addressing register by 2 or 4 instead of 1.)Tj
0 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.8065 0 TD
(REP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0018 Tw
( prefix may be used to repeat the instruction )Tj
/TT6 1 Tf
17.8719 0 TD
0 Tw
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0004 Tc
0.0014 Tw
( \(or )Tj
/TT6 1 Tf
1.6697 0 TD
0 Tc
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0018 Tw
( ñ again, the address size chooses which\))Tj
-26.1489 -1 TD
0 Tw
(times.)Tj
0 -1.5455 TD
(See also )Tj
/TT6 1 Tf
3.5547 0 TD
(OUTSB)Tj
/TT4 1 Tf
3.0005 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(OUTSW)Tj
/TT4 1 Tf
3.0005 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(OUTSD)Tj
/TT4 1 Tf
3.0005 0 TD
( \(section A.112\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 163 Tm
(A.81)Tj
/TT10 1 Tf
2.8266 0 TD
(INT)Tj
/TT2 1 Tf
1.8003 0 TD
(: Software Interrupt)Tj
/TT6 1 Tf
11 0 0 11 100 146 Tm
(INT imm8                      ; CD ib                [8086])Tj
0 -1.5455 TD
(INT)Tj
/TT4 1 Tf
1.8003 0 TD
( causes a software interrupt through a specified vector number from 0 to 255.)Tj
-1.8003 -1.5455 TD
0.0788 Tw
(The code generated by the )Tj
/TT6 1 Tf
11.1942 0 TD
0 Tw
(INT)Tj
/TT4 1 Tf
1.8003 0 TD
0.0788 Tw
[( instruction is always two bytes long: although there are short forms for)]TJ
-12.9945 -1 TD
0 Tw
(some )Tj
/TT6 1 Tf
2.5315 0 TD
(INT)Tj
/TT4 1 Tf
1.8003 0 TD
0.1706 Tw
[( instructions, NASM does not generate them when it sees the )]TJ
/TT6 1 Tf
26.539 0 TD
0 Tw
(INT)Tj
/TT4 1 Tf
1.8003 0 TD
0.1706 Tw
[( mnemonic. In order to)]TJ
ET
endstream
endobj
82 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
84 0 obj
<<
/Length 6041
>>
stream
BT
/TT4 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0.2434 Tw
(generate single-byte breakpoint instructions, use the )Tj
/TT6 1 Tf
22.5374 0 TD
0 Tw
(INT3)Tj
/TT4 1 Tf
2.4004 0 TD
0.2434 Tw
[( or )]TJ
/TT6 1 Tf
1.8198 0 TD
0 Tw
(INT1)Tj
/TT4 1 Tf
2.4004 0 TD
0.2434 Tw
[( instructions \(see section A.82\))]TJ
-29.1579 -1 TD
0 Tw
(instead.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 658 Tm
(A.82)Tj
/TT10 1 Tf
2.8266 0 TD
(INT3)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(INT1)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(ICEBP)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(INT01)Tj
/TT2 1 Tf
3.0005 0 TD
(: Breakpoints)Tj
/TT6 1 Tf
11 0 0 11 100 641 Tm
(INT1                          ; F1                   [P6] )Tj
0 -1 TD
(ICEBP                         ; F1                   [P6] )Tj
T*
(INT01                         ; F1                   [P6])Tj
0 -1.5455 TD
(INT3                          ; CC                   [8086])Tj
T*
(INT1)Tj
/TT4 1 Tf
2.4004 0 TD
0.0004 Tc
0.0015 Tw
( and )Tj
/TT6 1 Tf
1.9476 0 TD
0 Tc
0 Tw
(INT3)Tj
/TT4 1 Tf
2.4004 0 TD
0.0019 Tw
( are short one-byte forms of the instructions )Tj
/TT6 1 Tf
17.7886 0 TD
0 Tw
(INT 1)Tj
/TT4 1 Tf
3.0005 0 TD
0.0004 Tc
0.0015 Tw
( and )Tj
/TT6 1 Tf
1.9476 0 TD
0 Tc
0 Tw
(INT 3)Tj
/TT4 1 Tf
3.0005 0 TD
0.0001 Tc
0.0018 Tw
( \(see section A.81\). They)Tj
-32.4856 -1 TD
0 Tc
0.1424 Tw
(perform a similar function to their longer counterparts, but take up less code space. They are used as)Tj
T*
0 Tw
(breakpoints by debuggers.)Tj
/TT6 1 Tf
0 -1.5455 TD
(INT1)Tj
/TT4 1 Tf
2.4004 0 TD
0.1219 Tw
(, and its alternative synonyms )Tj
/TT6 1 Tf
12.7739 0 TD
0 Tw
(INT01)Tj
/TT4 1 Tf
3.0005 0 TD
0.1219 Tw
[( and )]TJ
/TT6 1 Tf
2.1876 0 TD
0 Tw
(ICEBP)Tj
/TT4 1 Tf
3.0005 0 TD
0.1219 Tw
(, is an instruction used by in-circuit emulators)Tj
-23.3628 -1 TD
0.3122 Tw
(\(ICEs\). It is present, though not documented, on some processors down to the 286, but is only)Tj
T*
0 Tw
(documented for the Pentium Pro. )Tj
/TT6 1 Tf
13.4976 0 TD
(INT3)Tj
/TT4 1 Tf
2.4004 0 TD
( is the instruction normally used as a breakpoint by debuggers.)Tj
/TT6 1 Tf
-15.898 -1.5455 TD
(INT3)Tj
/TT4 1 Tf
2.4004 0 TD
0.0007 Tw
( is not precisely equivalent to )Tj
/TT6 1 Tf
12.0016 0 TD
0 Tw
(INT 3)Tj
/TT4 1 Tf
3.0005 0 TD
0.0007 Tw
(: the short form, since it is designed to be used as a breakpoint,)Tj
-17.4024 -1 TD
0.3272 Tw
(bypasses the normal IOPL checks in virtual-8086 mode, and also does not go through interrupt)Tj
T*
0 Tw
(redirection.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 465 Tm
(A.83)Tj
/TT10 1 Tf
2.8266 0 TD
(INTO)Tj
/TT2 1 Tf
2.4004 0 TD
(: Interrupt if Overflow)Tj
/TT6 1 Tf
11 0 0 11 100 448 Tm
(INTO                          ; CE                   [8086])Tj
0 -1.5455 TD
(INTO)Tj
/TT4 1 Tf
2.4004 0 TD
( performs an )Tj
/TT6 1 Tf
5.3037 0 TD
(INT 4)Tj
/TT4 1 Tf
3.0005 0 TD
( software interrupt \(see section A.81\) if and only if the overflow flag is set.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 411 Tm
(A.84)Tj
/TT10 1 Tf
2.8266 0 TD
(INVD)Tj
/TT2 1 Tf
2.4004 0 TD
(: Invalidate Internal Caches)Tj
/TT6 1 Tf
11 0 0 11 100 394 Tm
(INVD                          ; 0F 08                [486])Tj
0 -1.5455 TD
(INVD)Tj
/TT4 1 Tf
2.4004 0 TD
0.26 Tw
[( invalidates and empties the processorís internal caches, and causes the processor to instruct)]TJ
-2.4004 -1 TD
0.1172 Tw
(external caches to do the same. It does not write the contents of the caches back to memory first: any)Tj
T*
0 Tw
(modified data held in the caches will be lost. To write the data back first, use )Tj
/TT6 1 Tf
30.9902 0 TD
(WBINVD)Tj
/TT4 1 Tf
3.6006 0 TD
( \(section A.164\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 335 Tm
(A.85)Tj
/TT10 1 Tf
2.8266 0 TD
(INVLPG)Tj
/TT2 1 Tf
3.6006 0 TD
(: Invalidate TLB Entry)Tj
/TT6 1 Tf
11 0 0 11 100 318 Tm
(INVLPG mem                    ; 0F 01 /0             [486])Tj
0 -1.5455 TD
(INVLPG)Tj
/TT4 1 Tf
3.6006 0 TD
0.0982 Tw
[( invalidates the translation lookahead buffer \(TLB\) entry associated with the supplied memory)]TJ
-3.6006 -1 TD
0 Tw
(address.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 270 Tm
(A.86)Tj
/TT10 1 Tf
2.8266 0 TD
(IRET)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(IRETW)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(IRETD)Tj
/TT2 1 Tf
3.0005 0 TD
(: Return from Interrupt)Tj
/TT6 1 Tf
11 0 0 11 100 253 Tm
(IRET                          ; CF                   [8086] )Tj
0 -1 TD
(IRETW                         ; o16 CF               [8086] )Tj
T*
(IRETD                         ; o32 CF               [386])Tj
0 -1.5455 TD
(IRET)Tj
/TT4 1 Tf
2.4004 0 TD
0.1085 Tw
[( returns from an interrupt \(hardware or software\) by means of popping )]TJ
/TT6 1 Tf
29.7372 0 TD
0 Tw
(IP)Tj
/TT4 1 Tf
1.2002 0 TD
0.1085 Tw
[( \(or )]TJ
/TT6 1 Tf
1.883 0 TD
0 Tw
(EIP)Tj
/TT4 1 Tf
1.8003 0 TD
(\), )Tj
/TT6 1 Tf
0.9415 0 TD
(CS)Tj
/TT4 1 Tf
1.2002 0 TD
0.1085 Tw
[( and the)]TJ
-39.1629 -1 TD
0 Tw
(flags off the stack and then continuing execution from the new )Tj
/TT6 1 Tf
25.2979 0 TD
(CS:IP)Tj
/TT4 1 Tf
3.0005 0 TD
(.)Tj
/TT6 1 Tf
-28.2983 -1.5455 TD
(IRETW)Tj
/TT4 1 Tf
3.0005 0 TD
0.0273 Tw
[( pops )]TJ
/TT6 1 Tf
2.4437 0 TD
0 Tw
(IP)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5273 0 TD
(CS)Tj
/TT4 1 Tf
1.2002 0 TD
0.0273 Tw
[( and the flags as 2 bytes each, taking 6 bytes off the stack in total. )]TJ
/TT6 1 Tf
26.9291 0 TD
0 Tw
(IRETD)Tj
/TT4 1 Tf
3.0005 0 TD
0.0273 Tw
[( pops )]TJ
/TT6 1 Tf
2.4437 0 TD
0 Tw
(EIP)Tj
/TT4 1 Tf
-40.7452 -1 TD
0.0413 Tw
(as 4 bytes, pops a further 4 bytes of which the top two are discarded and the bottom two go into )Tj
/TT6 1 Tf
39.3601 0 TD
0 Tw
(CS)Tj
/TT4 1 Tf
1.2002 0 TD
0.0414 Tw
(, and)Tj
-40.5603 -1 TD
0 Tw
(pops the flags as 4 bytes as well, taking 12 bytes off the stack.)Tj
/TT6 1 Tf
0 -1.5455 TD
(IRET)Tj
/TT4 1 Tf
2.4004 0 TD
( is a shorthand for either )Tj
/TT6 1 Tf
9.9971 0 TD
(IRETW)Tj
/TT4 1 Tf
3.0005 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(IRETD)Tj
/TT4 1 Tf
3.0005 0 TD
(, depending on the default )Tj
/TT6 1 Tf
10.6636 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting at the time.)Tj
ET
endstream
endobj
85 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
87 0 obj
<<
/Length 5990
>>
stream
BT
/TT2 1 Tf
14 0 0 14 60.4277 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.87)Tj
/TT10 1 Tf
2.8266 0 TD
(JCXZ)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(JECXZ)Tj
/TT2 1 Tf
3.0005 0 TD
(: Jump if CX/ECX Zero)Tj
/TT6 1 Tf
11 0 0 11 100 672 Tm
(JCXZ imm                      ; o16 E3 rb            [8086] )Tj
0 -1 TD
(JECXZ imm                     ; o32 E3 rb            [386])Tj
0 -1.5455 TD
(JCXZ)Tj
/TT4 1 Tf
2.4004 0 TD
0.164 Tw
[( performs a short jump \(with maximum range 128 bytes\) if and only if the contents of the )]TJ
/TT6 1 Tf
38.9449 0 TD
0 Tw
(CX)Tj
/TT4 1 Tf
-41.3453 -1 TD
(register is 0. )Tj
/TT6 1 Tf
5.1655 0 TD
(JECXZ)Tj
/TT4 1 Tf
3.0005 0 TD
( does the same thing, but with )Tj
/TT6 1 Tf
12.2207 0 TD
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 613 Tm
(A.88)Tj
/TT10 1 Tf
2.8266 0 TD
(JMP)Tj
/TT2 1 Tf
1.8003 0 TD
(: Jump)Tj
/TT6 1 Tf
11 0 0 11 100 596 Tm
(JMP imm                       ; E9 rw/rd             [8086] )Tj
0 -1 TD
(JMP SHORT imm                 ; EB rb                [8086] )Tj
T*
(JMP imm:imm16                 ; o16 EA iw iw         [8086] )Tj
T*
(JMP imm:imm32                 ; o32 EA id iw         [386] )Tj
T*
(JMP FAR mem                   ; o16 FF /5            [8086] )Tj
T*
(JMP FAR mem                   ; o32 FF /5            [386] )Tj
T*
(JMP r/m16                     ; o16 FF /4            [8086] )Tj
T*
(JMP r/m32                     ; o32 FF /4            [386])Tj
0 -1.5455 TD
(JMP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0793 Tw
[( jumps to a given address. The address may be specified as an absolute segment and offset, or as a)]TJ
-1.8003 -1 TD
0 Tw
(relative jump within the current segment.)Tj
/TT6 1 Tf
0 -1.5455 TD
(JMP SHORT imm)Tj
/TT4 1 Tf
7.8013 0 TD
0.0227 Tw
[( has a maximum range of 128 bytes, since the displacement is specified as only 8 bits,)]TJ
-7.8013 -1 TD
0.071 Tw
(but takes up less code space. NASM does not choose when to generate )Tj
/TT6 1 Tf
29.4718 0 TD
0 Tw
(JMP SHORT)Tj
/TT4 1 Tf
5.4009 0 TD
0.071 Tw
[( for you: you must)]TJ
-34.8727 -1 TD
0 Tw
(explicitly code )Tj
/TT6 1 Tf
6.1646 0 TD
(SHORT)Tj
/TT4 1 Tf
3.0005 0 TD
( every time you want a short jump.)Tj
-9.165 -1.5455 TD
0.1006 Tw
(You can choose between the two immediate far jump forms \()Tj
/TT6 1 Tf
25.4981 0 TD
0 Tw
(JMP imm:imm)Tj
/TT4 1 Tf
6.6011 0 TD
0.1006 Tw
(\) by the use of the )Tj
/TT6 1 Tf
8.0459 0 TD
0 Tw
(WORD)Tj
/TT4 1 Tf
-40.1451 -1 TD
(and )Tj
/TT6 1 Tf
1.6938 0 TD
(DWORD)Tj
/TT4 1 Tf
3.0005 0 TD
( keywords: )Tj
/TT6 1 Tf
4.666 0 TD
(JMP WORD 0x1234:0x5678)Tj
/TT4 1 Tf
13.2021 0 TD
(\) or )Tj
/TT6 1 Tf
1.666 0 TD
(JMP DWORD 0x1234:0x56789abc)Tj
/TT4 1 Tf
16.2026 0 TD
(.)Tj
-40.4312 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.9239 0 TD
(JMP FAR mem)Tj
/TT4 1 Tf
6.6011 0 TD
0.1192 Tw
[( forms execute a far jump by loading the destination address out of memory. The)]TJ
-8.5249 -1 TD
0.019 Tw
(address loaded consists of 16 or 32 bits of offset \(depending on the operand size\), and 16 bits of segment.)Tj
T*
0 Tw
(The operand size may be overridden using )Tj
/TT6 1 Tf
17.2441 0 TD
(JMP WORD FAR mem)Tj
/TT4 1 Tf
9.6016 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(JMP DWORD FAR mem)Tj
/TT4 1 Tf
10.2017 0 TD
(.)Tj
-38.3804 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.8358 0 TD
(JMP r/m)Tj
/TT4 1 Tf
4.2007 0 TD
0.0311 Tw
[( forms execute a near jump \(within the same segment\), loading the destination address out)]TJ
-6.0365 -1 TD
0.0886 Tw
(of memory or out of a register. The keyword )Tj
/TT6 1 Tf
18.9032 0 TD
0 Tw
(NEAR)Tj
/TT4 1 Tf
2.4004 0 TD
0.0886 Tw
[( may be specified, for clarity, in these forms, but is)]TJ
-21.3036 -1 TD
0 Tw
(not necessary. Again, operand size can be overridden using )Tj
/TT6 1 Tf
23.9639 0 TD
(JMP WORD mem)Tj
/TT4 1 Tf
7.2012 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(JMP DWORD mem)Tj
/TT4 1 Tf
7.8013 0 TD
(.)Tj
-40.2993 -1.5455 TD
0.1764 Tw
(As a convenience, NASM does not require you to jump to a far symbol by coding the cumbersome)Tj
/TT6 1 Tf
0 -1 TD
0 Tw
(JMP SEG routine:routine)Tj
/TT4 1 Tf
13.8022 0 TD
(, but instead allows the easier synonym )Tj
/TT6 1 Tf
15.9414 0 TD
(JMP FAR routine)Tj
/TT4 1 Tf
9.0015 0 TD
(.)Tj
-38.7451 -1.5455 TD
(The )Tj
/TT6 1 Tf
2.1475 0 TD
(CALL r/m)Tj
/TT4 1 Tf
4.8008 0 TD
0.3428 Tw
[( forms given above are near calls; NASM will accept the )]TJ
/TT6 1 Tf
26.7353 0 TD
0 Tw
(NEAR)Tj
/TT4 1 Tf
2.4004 0 TD
0.3428 Tw
[( keyword \(e.g.)]TJ
/TT6 1 Tf
-36.084 -1 TD
0 Tw
(CALL NEAR [address])Tj
/TT4 1 Tf
11.4019 0 TD
(\), even though it is not strictly necessary.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 270 Tm
(A.89)Tj
/TT10 1 Tf
2.8266 0 TD
(Jcc)Tj
/TT2 1 Tf
1.8003 0 TD
(: Conditional Branch)Tj
/TT6 1 Tf
11 0 0 11 100 253 Tm
(Jcc imm                       ; 70+cc rb             [8086] )Tj
0 -1 TD
(Jcc NEAR imm                  ; 0F 80+cc rw/rd       [386])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0487 Tw
(The conditional jump instructions execute a near \(same segment\) jump if and only if their conditions are)Tj
0 -1 TD
0 Tw
(satisfied. For example, )Tj
/TT6 1 Tf
9.3589 0 TD
(JNZ)Tj
/TT4 1 Tf
1.8003 0 TD
( jumps only if the zero flag is not set.)Tj
-11.1592 -1.5455 TD
0.0301 Tw
(The ordinary form of the instructions has only a 128-byte range; the )Tj
/TT6 1 Tf
27.7979 0 TD
0 Tw
(NEAR)Tj
/TT4 1 Tf
2.4004 0 TD
0.0301 Tw
[( form is a 386 extension to the)]TJ
-30.1982 -1 TD
0.1296 Tw
(instruction set, and can span the full size of a segment. NASM will not override your choice of jump)Tj
T*
0 Tw
(instruction: if you want )Tj
/TT6 1 Tf
9.6099 0 TD
(Jcc NEAR)Tj
/TT4 1 Tf
4.8008 0 TD
(, you have to use the )Tj
/TT6 1 Tf
8.4702 0 TD
(NEAR)Tj
/TT4 1 Tf
2.4004 0 TD
( keyword.)Tj
-25.2812 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.8047 0 TD
(SHORT)Tj
/TT4 1 Tf
3.0005 0 TD
( keyword is allowed on the first form of the instruction, for clarity, but is not necessary.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 138 Tm
(A.90)Tj
/TT10 1 Tf
2.8266 0 TD
(LAHF)Tj
/TT2 1 Tf
2.4004 0 TD
(: Load AH from Flags)Tj
/TT6 1 Tf
11 0 0 11 100 121 Tm
(LAHF                          ; 9F                   [8086])Tj
ET
endstream
endobj
88 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
90 0 obj
<<
/Length 5424
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(LAHF)Tj
/TT4 1 Tf
2.4004 0 TD
0.114 Tw
[( sets the )]TJ
/TT6 1 Tf
3.8135 0 TD
0 Tw
(AH)Tj
/TT4 1 Tf
1.2002 0 TD
0.1139 Tw
[( register according to the contents of the low byte of the flags word. See also )]TJ
/TT6 1 Tf
32.7309 0 TD
0 Tw
(SAHF)Tj
/TT4 1 Tf
-40.1451 -1 TD
(\(section A.145\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 658 Tm
(A.91)Tj
/TT10 1 Tf
2.8266 0 TD
(LAR)Tj
/TT2 1 Tf
1.8003 0 TD
(: Load Access Rights)Tj
/TT6 1 Tf
11 0 0 11 100 641 Tm
(LAR reg16,r/m16               ; o16 0F 02 /r         [286,PRIV] )Tj
0 -1 TD
(LAR reg32,r/m32               ; o32 0F 02 /r         [286,PRIV])Tj
0 -1.5455 TD
(LAR)Tj
/TT4 1 Tf
1.8003 0 TD
0.0125 Tw
[( takes the segment selector specified by its source \(second\) operand, finds the corresponding segment)]TJ
-1.8003 -1 TD
0.0196 Tw
(descriptor in the GDT or LDT, and loads the access-rights byte of the descriptor into its destination \(first\))Tj
T*
0 Tw
(operand.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 571 Tm
(A.92)Tj
/TT10 1 Tf
2.8266 0 TD
(LDS)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LES)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LFS)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LGS)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LSS)Tj
/TT2 1 Tf
1.8003 0 TD
(: Load Far Pointer)Tj
/TT6 1 Tf
11 0 0 11 100 554 Tm
(LDS reg16,mem                 ; o16 C5 /r            [8086] )Tj
0 -1 TD
(LDS reg32,mem                 ; o32 C5 /r            [8086])Tj
0 -1.5455 TD
(LES reg16,mem                 ; o16 C4 /r            [8086] )Tj
0 -1 TD
(LES reg32,mem                 ; o32 C4 /r            [8086])Tj
0 -1.5455 TD
(LFS reg16,mem                 ; o16 0F B4 /r         [386] )Tj
0 -1 TD
(LFS reg32,mem                 ; o32 0F B4 /r         [386])Tj
0 -1.5455 TD
(LGS reg16,mem                 ; o16 0F B5 /r         [386] )Tj
0 -1 TD
(LGS reg32,mem                 ; o32 0F B5 /r         [386])Tj
0 -1.5455 TD
(LSS reg16,mem                 ; o16 0F B2 /r         [386] )Tj
0 -1 TD
(LSS reg32,mem                 ; o32 0F B2 /r         [386])Tj
/TT4 1 Tf
0 -1.5455 TD
0.1666 Tw
(These instructions load an entire far pointer \(16 or 32 bits of offset, plus 16 bits of segment\) out of)Tj
0 -1 TD
0.0543 Tw
(memory in one go. )Tj
/TT6 1 Tf
8.0213 0 TD
0 Tw
(LDS)Tj
/TT4 1 Tf
1.8003 0 TD
0.0543 Tw
(, for example, loads 16 or 32 bits from the given memory address into the given)Tj
-9.8216 -1 TD
0.091 Tw
(register \(depending on the size of the register\), then loads the )Tj
/TT8 1 Tf
25.7153 0 TD
0 Tw
(next)Tj
/TT4 1 Tf
1.6655 0 TD
0.091 Tw
[( 16 bits from memory into )]TJ
/TT6 1 Tf
11.3231 0 TD
0 Tw
(DS)Tj
/TT4 1 Tf
1.2002 0 TD
(. )Tj
/TT6 1 Tf
0.591 0 TD
(LES)Tj
/TT4 1 Tf
1.8003 0 TD
(,)Tj
/TT6 1 Tf
-42.2955 -1 TD
(LFS)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(LGS)Tj
/TT4 1 Tf
1.8003 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(LSS)Tj
/TT4 1 Tf
1.8003 0 TD
( work in the same way but use the other segment registers.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 361 Tm
(A.93)Tj
/TT10 1 Tf
2.8266 0 TD
(LEA)Tj
/TT2 1 Tf
1.8003 0 TD
(: Load Effective Address)Tj
/TT6 1 Tf
11 0 0 11 100 344 Tm
(LEA reg16,mem                 ; o16 8D /r            [8086] )Tj
0 -1 TD
(LEA reg32,mem                 ; o32 8D /r            [8086])Tj
0 -1.5455 TD
(LEA)Tj
/TT4 1 Tf
1.8003 0 TD
0.0005 Tw
(, despite its syntax, does not access memory. It calculates the effective address specified by its second)Tj
-1.8003 -1 TD
0.0792 Tw
(operand as if it were going to load or store data from it, but instead it stores the calculated address into)Tj
T*
0.1096 Tw
(the register specified by its first operand. This can be used to perform quite complex calculations \(e.g.)Tj
/TT6 1 Tf
T*
0 Tw
(LEA EAX,[EBX+ECX*4+100])Tj
/TT4 1 Tf
13.8022 0 TD
(\) in one instruction.)Tj
/TT6 1 Tf
-13.8022 -1.5455 TD
(LEA)Tj
/TT4 1 Tf
1.8003 0 TD
0.2398 Tw
(, despite being a purely arithmetic instruction which accesses no memory, still requires square)Tj
-1.8003 -1 TD
0 Tw
(brackets around its second operand, as if it were a memory reference.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 235 Tm
(A.94)Tj
/TT10 1 Tf
2.8266 0 TD
(LEAVE)Tj
/TT2 1 Tf
3.0005 0 TD
(: Destroy Stack Frame)Tj
/TT6 1 Tf
11 0 0 11 100 218 Tm
(LEAVE                         ; C9                   [186])Tj
0 -1.5455 TD
(LEAVE)Tj
/TT4 1 Tf
3.0005 0 TD
0.1454 Tw
[( destroys a stack frame of the form created by the )]TJ
/TT6 1 Tf
21.6192 0 TD
0 Tw
(ENTER)Tj
/TT4 1 Tf
3.0005 0 TD
0.1454 Tw
[( instruction \(see section A.27\). It is)]TJ
-27.6202 -1 TD
0.3793 Tw
(functionally equivalent to )Tj
/TT6 1 Tf
11.6627 0 TD
0 Tw
(MOV ESP,EBP)Tj
/TT4 1 Tf
6.6011 0 TD
0.3793 Tw
[( followed by )]TJ
/TT6 1 Tf
6.4424 0 TD
0 Tw
(POP EBP)Tj
/TT4 1 Tf
4.2007 0 TD
0.3793 Tw
[( \(or )]TJ
/TT6 1 Tf
2.4245 0 TD
0 Tw
(MOV SP,BP)Tj
/TT4 1 Tf
5.4009 0 TD
0.3792 Tw
[( followed by)]TJ
/TT6 1 Tf
-36.7323 -1 TD
0 Tw
(POP BP)Tj
/TT4 1 Tf
3.6006 0 TD
( in 16-bit mode\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 159 Tm
(A.95)Tj
/TT10 1 Tf
2.8266 0 TD
(LGDT)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LIDT)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LLDT)Tj
/TT2 1 Tf
2.4004 0 TD
(: Load Descriptor Tables)Tj
/TT6 1 Tf
11 0 0 11 100 142 Tm
(LGDT mem                      ; 0F 01 /2             [286,PRIV] )Tj
0 -1 TD
(LIDT mem                      ; 0F 01 /3             [286,PRIV] )Tj
T*
(LLDT r/m16                    ; 0F 00 /2             [286,PRIV])Tj
ET
endstream
endobj
91 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
93 0 obj
<<
/Length 6367
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(LGDT)Tj
/TT4 1 Tf
2.4004 0 TD
0.0736 Tw
[( and )]TJ
/TT6 1 Tf
2.091 0 TD
0 Tw
(LIDT)Tj
/TT4 1 Tf
2.4004 0 TD
0.0735 Tw
[( both take a 6-byte memory area as an operand: they load a 32-bit linear address and a)]TJ
-6.8917 -1 TD
0.0443 Tw
(16-bit size limit from that area \(in the opposite order\) into the GDTR \(global descriptor table register\) or)Tj
T*
0.2437 Tw
(IDTR \(interrupt descriptor table register\). These are the only instructions which directly use )Tj
/TT8 1 Tf
40.1568 0 TD
0 Tw
(linear)Tj
/TT4 1 Tf
-40.1568 -1 TD
(addresses, rather than segment/offset pairs.)Tj
/TT6 1 Tf
0 -1.5455 TD
(LLDT)Tj
/TT4 1 Tf
2.4004 0 TD
0.0257 Tw
[( takes a segment selector as an operand. The processor looks up that selector in the GDT and stores)]TJ
-2.4004 -1 TD
0 Tw
(the limit and base address given there into the LDTR \(local descriptor table register\).)Tj
0 -1.5455 TD
(See also )Tj
/TT6 1 Tf
3.5547 0 TD
(SGDT)Tj
/TT4 1 Tf
2.4004 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(SIDT)Tj
/TT4 1 Tf
2.4004 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(SLDT)Tj
/TT4 1 Tf
2.4004 0 TD
( \(section A.151\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 591 Tm
(A.96)Tj
/TT10 1 Tf
2.8266 0 TD
(LMSW)Tj
/TT2 1 Tf
2.4004 0 TD
(: Load/Store Machine Status Word)Tj
/TT6 1 Tf
11 0 0 11 100 574 Tm
(LMSW r/m16                    ; 0F 01 /6             [286,PRIV])Tj
0 -1.5455 TD
(LMSW)Tj
/TT4 1 Tf
2.4004 0 TD
0.1708 Tw
[( loads the bottom four bits of the source operand into the bottom four bits of the )]TJ
/TT6 1 Tf
35.0915 0 TD
0 Tw
(CR0)Tj
/TT4 1 Tf
1.8003 0 TD
0.1708 Tw
[( control)]TJ
-39.2922 -1 TD
0 Tw
(register \(or the Machine Status Word, on 286 processors\). See also )Tj
/TT6 1 Tf
26.9653 0 TD
(SMSW)Tj
/TT4 1 Tf
2.4004 0 TD
( \(section A.155\).)Tj
/TT2 1 Tf
14 0 0 14 60.4277 526 Tm
(A.97)Tj
/TT10 1 Tf
2.8266 0 TD
(LOADALL)Tj
/TT2 1 Tf
4.2007 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LOADALL286)Tj
/TT2 1 Tf
6.001 0 TD
(: Load Processor State)Tj
/TT6 1 Tf
11 0 0 11 100 509 Tm
(LOADALL                       ; 0F 07                [386,UNDOC] )Tj
0 -1 TD
(LOADALL286                    ; 0F 05                [286,UNDOC])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0295 Tw
(This instruction, in its two different-opcode forms, is apparently supported on most 286 processors, some)Tj
0 -1 TD
0 Tw
(386 and possibly some 486. The opcode differs between the 286 and the 386.)Tj
0 -1.5455 TD
0.1243 Tw
(The function of the instruction is to load all information relating to the state of the processor out of a)Tj
0 -1 TD
0.0461 Tw
(block of memory: on the 286, this block is located implicitly at absolute address )Tj
/TT6 1 Tf
32.945 0 TD
0 Tw
(0x800)Tj
/TT4 1 Tf
3.0005 0 TD
0.0461 Tw
(, and on the 386)Tj
-35.9455 -1 TD
0 Tw
(and 486 it is at )Tj
/TT6 1 Tf
6.1382 0 TD
([ES:EDI])Tj
/TT4 1 Tf
4.8008 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 411 Tm
(A.98)Tj
/TT10 1 Tf
2.8266 0 TD
(LODSB)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LODSW)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LODSD)Tj
/TT2 1 Tf
3.0005 0 TD
(: Load from String)Tj
/TT6 1 Tf
11 0 0 11 100 394 Tm
(LODSB                         ; AC                   [8086] )Tj
0 -1 TD
(LODSW                         ; o16 AD               [8086] )Tj
T*
(LODSD                         ; o32 AD               [386])Tj
0 -1.5455 TD
(LODSB)Tj
/TT4 1 Tf
3.0005 0 TD
0.0087 Tw
[( loads a byte from )]TJ
/TT6 1 Tf
7.5135 0 TD
0 Tw
([DS:SI])Tj
/TT4 1 Tf
4.2007 0 TD
0.0087 Tw
[( or )]TJ
/TT6 1 Tf
1.3503 0 TD
0 Tw
([DS:ESI])Tj
/TT4 1 Tf
4.8008 0 TD
0.0087 Tw
[( into )]TJ
/TT6 1 Tf
2.073 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0087 Tw
(. It then increments or decrements \(depending)Tj
-24.139 -1 TD
0 Tw
(on the direction flag: increments if the flag is clear, decrements if it is set\) )Tj
/TT6 1 Tf
29.8228 0 TD
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-34.1562 -1.5455 TD
0.0166 Tw
(The register used is )Tj
/TT6 1 Tf
8.1195 0 TD
0 Tw
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
0.0166 Tw
[( if the address size is 16 bits, and )]TJ
/TT6 1 Tf
13.591 0 TD
0 Tw
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0166 Tw
[( if it is 32 bits. If you need to use an address)]TJ
-24.7109 -1 TD
0 Tw
(size not equal to the current )Tj
/TT6 1 Tf
11.3291 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting, you can use an explicit )Tj
/TT6 1 Tf
12.8301 0 TD
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(a32)Tj
/TT4 1 Tf
1.8003 0 TD
( prefix.)Tj
-31.4932 -1.5455 TD
0.0761 Tw
(The segment register used to load from )Tj
/TT6 1 Tf
16.4451 0 TD
0 Tw
([SI])Tj
/TT4 1 Tf
2.4004 0 TD
0.0761 Tw
[( or )]TJ
/TT6 1 Tf
1.4853 0 TD
0 Tw
([ESI])Tj
/TT4 1 Tf
3.0005 0 TD
0.0761 Tw
[( can be overridden by using a segment register)]TJ
-23.3313 -1 TD
0 Tw
(name as a prefix \(for example, )Tj
/TT6 1 Tf
12.4663 0 TD
(es lodsb)Tj
/TT4 1 Tf
4.8008 0 TD
(\).)Tj
/TT6 1 Tf
-17.2671 -1.5455 TD
(LODSW)Tj
/TT4 1 Tf
3.0005 0 TD
0.0638 Tw
[( and )]TJ
/TT6 1 Tf
2.0715 0 TD
0 Tw
(LODSD)Tj
/TT4 1 Tf
3.0005 0 TD
0.0638 Tw
[( work in the same way, but they load a word or a doubleword instead of a byte, and)]TJ
-8.0725 -1 TD
0 Tw
(increment or decrement the addressing registers by 2 or 4 instead of 1.)Tj
/TT2 1 Tf
14 0 0 14 60.4277 240 Tm
(A.99)Tj
/TT10 1 Tf
2.8266 0 TD
(LOOP)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LOOPE)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LOOPZ)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LOOPNE)Tj
/TT2 1 Tf
3.6006 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(LOOPNZ)Tj
/TT2 1 Tf
3.6006 0 TD
(: Loop with Counter)Tj
/TT6 1 Tf
11 0 0 11 100 223 Tm
(LOOP imm                      ; E2 rb                [8086] )Tj
0 -1 TD
(LOOP imm,CX                   ; a16 E2 rb            [8086] )Tj
T*
(LOOP imm,ECX                  ; a32 E2 rb            [386])Tj
0 -1.5455 TD
(LOOPE imm                     ; E1 rb                [8086] )Tj
0 -1 TD
(LOOPE imm,CX                  ; a16 E1 rb            [8086] )Tj
T*
(LOOPE imm,ECX                 ; a32 E1 rb            [386] )Tj
T*
(LOOPZ imm                     ; E1 rb                [8086] )Tj
T*
(LOOPZ imm,CX                  ; a16 E1 rb            [8086] )Tj
T*
(LOOPZ imm,ECX                 ; a32 E1 rb            [386])Tj
0 -1.5455 TD
(LOOPNE imm                    ; E0 rb                [8086] )Tj
0 -1 TD
(LOOPNE imm,CX                 ; a16 E0 rb            [8086] )Tj
ET
endstream
endobj
94 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
96 0 obj
<<
/Length 4501
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(LOOPNE imm,ECX                ; a32 E0 rb            [386] )Tj
0 -1 TD
(LOOPNZ imm                    ; E0 rb                [8086] )Tj
T*
(LOOPNZ imm,CX                 ; a16 E0 rb            [8086] )Tj
T*
(LOOPNZ imm,ECX                ; a32 E0 rb            [386])Tj
0 -1.5455 TD
(LOOP)Tj
/TT4 1 Tf
2.4004 0 TD
0.1294 Tw
[( decrements its counter register \(either )]TJ
/TT6 1 Tf
16.3807 0 TD
0 Tw
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
0.1294 Tw
[( or )]TJ
/TT6 1 Tf
1.5917 0 TD
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1294 Tw
[( ñ if one is not specified explicitly, the )]TJ
/TT6 1 Tf
16.7717 0 TD
0 Tw
(BITS)Tj
/TT4 1 Tf
-40.1451 -1 TD
0.2164 Tw
(setting dictates which is used\) by one, and if the counter does not become zero as a result of this)Tj
T*
0 Tw
(operation, it jumps to the given label. The jump has a range of 128 bytes.)Tj
/TT6 1 Tf
0 -1.5455 TD
(LOOPE)Tj
/TT4 1 Tf
3.0005 0 TD
0.0209 Tw
[( \(or its synonym )]TJ
/TT6 1 Tf
6.8616 0 TD
0 Tw
(LOOPZ)Tj
/TT4 1 Tf
3.0005 0 TD
0.0209 Tw
(\) adds the additional condition that it only jumps if the counter is nonzero)Tj
/TT8 1 Tf
-12.8626 -1 TD
0 Tw
(and)Tj
/TT4 1 Tf
1.5 0 TD
0.0628 Tw
[( the zero flag is set. Similarly, )]TJ
/TT6 1 Tf
12.6867 0 TD
0 Tw
(LOOPNE)Tj
/TT4 1 Tf
3.6006 0 TD
0.0628 Tw
[( \(and )]TJ
/TT6 1 Tf
2.4025 0 TD
0 Tw
(LOOPNZ)Tj
/TT4 1 Tf
3.6006 0 TD
0.0628 Tw
(\) jumps only if the counter is nonzero and the)Tj
-23.7903 -1 TD
0 Tw
(zero flag is clear.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 558 Tm
(A.100)Tj
/TT10 1 Tf
3.3827 0 TD
(LSL)Tj
/TT2 1 Tf
1.8003 0 TD
(: Load Segment Limit)Tj
/TT6 1 Tf
11 0 0 11 100 541 Tm
(LSL reg16,r/m16               ; o16 0F 03 /r         [286,PRIV] )Tj
0 -1 TD
(LSL reg32,r/m32               ; o32 0F 03 /r         [286,PRIV])Tj
0 -1.5455 TD
(LSL)Tj
/TT4 1 Tf
1.8003 0 TD
0.0853 Tw
[( is given a segment selector in its source \(second\) operand; it computes the segment limit value by)]TJ
-1.8003 -1 TD
0.2481 Tw
(loading the segment limit field from the associated segment descriptor in the GDT or LDT. \(This)Tj
T*
0.0233 Tw
(involves shifting left by 12 bits if the segment limit is page-granular, and not if it is byte-granular; so you)Tj
T*
0.1095 Tw
(end up with a byte limit in either case.\) The segment limit obtained is then loaded into the destination)Tj
T*
0 Tw
(\(first\) operand.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 449 Tm
(A.101)Tj
/TT10 1 Tf
3.3827 0 TD
(LTR)Tj
/TT2 1 Tf
1.8003 0 TD
(: Load Task Register)Tj
/TT6 1 Tf
11 0 0 11 100 432 Tm
(LTR r/m16                     ; 0F 00 /3             [286,PRIV])Tj
0 -1.5455 TD
(LTR)Tj
/TT4 1 Tf
1.8003 0 TD
0.0173 Tw
[( looks up the segment base and limit in the GDT or LDT descriptor specified by the segment selector)]TJ
-1.8003 -1 TD
0 Tw
(given as its operand, and loads them into the Task Register.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 384 Tm
(A.102)Tj
/TT10 1 Tf
3.3827 0 TD
(MOV)Tj
/TT2 1 Tf
1.8003 0 TD
(: Move Data)Tj
/TT6 1 Tf
11 0 0 11 100 367 Tm
(MOV r/m8,reg8                 ; 88 /r                [8086] )Tj
0 -1 TD
(MOV r/m16,reg16               ; o16 89 /r            [8086] )Tj
T*
(MOV r/m32,reg32               ; o32 89 /r            [386] )Tj
T*
(MOV reg8,r/m8                 ; 8A /r                [8086] )Tj
T*
(MOV reg16,r/m16               ; o16 8B /r            [8086] )Tj
T*
(MOV reg32,r/m32               ; o32 8B /r            [386])Tj
0 -1.5455 TD
(MOV reg8,imm8                 ; B0+r ib              [8086] )Tj
0 -1 TD
(MOV reg16,imm16               ; o16 B8+r iw          [8086] )Tj
T*
(MOV reg32,imm32               ; o32 B8+r id          [386] )Tj
T*
(MOV r/m8,imm8                 ; C6 /0 ib             [8086] )Tj
T*
(MOV r/m16,imm16               ; o16 C7 /0 iw         [8086] )Tj
T*
(MOV r/m32,imm32               ; o32 C7 /0 id         [386])Tj
0 -1.5455 TD
(MOV AL,memoffs8               ; A0 ow/od             [8086] )Tj
0 -1 TD
(MOV AX,memoffs16              ; o16 A1 ow/od         [8086] )Tj
T*
(MOV EAX,memoffs32             ; o32 A1 ow/od         [386] )Tj
T*
(MOV memoffs8,AL               ; A2 ow/od             [8086] )Tj
T*
(MOV memoffs16,AX              ; o16 A3 ow/od         [8086] )Tj
T*
(MOV memoffs32,EAX             ; o32 A3 ow/od         [386])Tj
0 -1.5455 TD
(MOV r/m16,segreg              ; o16 8C /r            [8086] )Tj
0 -1 TD
(MOV r/m32,segreg              ; o32 8C /r            [386] )Tj
T*
(MOV segreg,r/m16              ; o16 8E /r            [8086] )Tj
T*
(MOV segreg,r/m32              ; o32 8E /r            [386])Tj
ET
endstream
endobj
97 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
99 0 obj
<<
/Length 6250
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(MOV reg32,CR0/2/3/4           ; 0F 20 /r             [386] )Tj
0 -1 TD
(MOV reg32,DR0/1/2/3/6/7       ; 0F 21 /r             [386] )Tj
T*
(MOV reg32,TR3/4/5/6/7         ; 0F 24 /r             [386] )Tj
T*
(MOV CR0/2/3/4,reg32           ; 0F 22 /r             [386] )Tj
T*
(MOV DR0/1/2/3/6/7,reg32       ; 0F 23 /r             [386] )Tj
T*
(MOV TR3/4/5/6/7,reg32         ; 0F 26 /r             [386])Tj
0 -1.5455 TD
(MOV)Tj
/TT4 1 Tf
1.8003 0 TD
( copies the contents of its source \(second\) operand into its destination \(first\) operand.)Tj
-1.8003 -1.5455 TD
0.1254 Tw
(In all forms of the )Tj
/TT6 1 Tf
8.0974 0 TD
0 Tw
(MOV)Tj
/TT4 1 Tf
1.8003 0 TD
0.1254 Tw
[( instruction, the two operands are the same size, except for moving between a)]TJ
-9.8977 -1 TD
0.137 Tw
(segment register and an )Tj
/TT6 1 Tf
10.2668 0 TD
0 Tw
(r/m32)Tj
/TT4 1 Tf
3.0005 0 TD
0.137 Tw
[( operand. These instructions are treated exactly like the corresponding)]TJ
-13.2673 -1 TD
0.0736 Tw
(16-bit equivalent \(so that, for example, )Tj
/TT6 1 Tf
16.2703 0 TD
0 Tw
(MOV DS,EAX)Tj
/TT4 1 Tf
6.001 0 TD
0.0736 Tw
[( functions identically to )]TJ
/TT6 1 Tf
10.0147 0 TD
0 Tw
(MOV DS,AX)Tj
/TT4 1 Tf
5.4009 0 TD
0.0736 Tw
[( but saves a)]TJ
-37.6869 -1 TD
0.0638 Tw
(prefix when in 32-bit mode\), except that when a segment register is moved into a 32-bit destination, the)Tj
T*
0 Tw
(top two bytes of the result are undefined.)Tj
/TT6 1 Tf
0 -1.5455 TD
(MOV)Tj
/TT4 1 Tf
1.8003 0 TD
( may not use )Tj
/TT6 1 Tf
5.3325 0 TD
(CS)Tj
/TT4 1 Tf
1.2002 0 TD
( as a destination.)Tj
/TT6 1 Tf
-8.333 -1.5455 TD
(CR4)Tj
/TT4 1 Tf
1.8003 0 TD
( is only a supported register on the Pentium and above.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 502 Tm
(A.103)Tj
/TT10 1 Tf
3.3827 0 TD
(MOVD)Tj
/TT2 1 Tf
2.4004 0 TD
(: Move Doubleword to/from MMX Register)Tj
/TT6 1 Tf
11 0 0 11 100 485 Tm
(MOVD mmxreg,r/m32             ; 0F 6E /r             [PENT,MMX] )Tj
0 -1 TD
(MOVD r/m32,mmxreg             ; 0F 7E /r             [PENT,MMX])Tj
0 -1.5455 TD
(MOVD)Tj
/TT4 1 Tf
2.4004 0 TD
0.1992 Tw
[( copies 32 bits from its source \(second\) operand into its destination \(first\) operand. When the)]TJ
-2.4004 -1 TD
0 Tw
(destination is a 64-bit MMX register, the top 32 bits are set to zero.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 426 Tm
(A.104)Tj
/TT10 1 Tf
3.3827 0 TD
(MOVQ)Tj
/TT2 1 Tf
2.4004 0 TD
(: Move Quadword to/from MMX Register)Tj
/TT6 1 Tf
11 0 0 11 100 409 Tm
(MOVQ mmxreg,r/m64             ; 0F 6F /r             [PENT,MMX] )Tj
0 -1 TD
(MOVQ r/m64,mmxreg             ; 0F 7F /r             [PENT,MMX])Tj
0 -1.5455 TD
(MOVQ)Tj
/TT4 1 Tf
2.4004 0 TD
( copies 64 bits from its source \(second\) operand into its destination \(first\) operand.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 361 Tm
(A.105)Tj
/TT10 1 Tf
3.3827 0 TD
(MOVSB)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(MOVSW)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(MOVSD)Tj
/TT2 1 Tf
3.0005 0 TD
(: Move String)Tj
/TT6 1 Tf
11 0 0 11 100 344 Tm
(MOVSB                         ; A4                   [8086] )Tj
0 -1 TD
(MOVSW                         ; o16 A5               [8086] )Tj
T*
(MOVSD                         ; o32 A5               [386])Tj
0 -1.5455 TD
(MOVSB)Tj
/TT4 1 Tf
3.0005 0 TD
0.0884 Tw
[( copies the byte at )]TJ
/TT6 1 Tf
7.9116 0 TD
0 Tw
([ES:DI])Tj
/TT4 1 Tf
4.2007 0 TD
0.0884 Tw
[( or )]TJ
/TT6 1 Tf
1.5098 0 TD
0 Tw
([ES:EDI])Tj
/TT4 1 Tf
4.8008 0 TD
0.0884 Tw
[( to )]TJ
/TT6 1 Tf
1.4546 0 TD
0 Tw
([DS:SI])Tj
/TT4 1 Tf
4.2007 0 TD
0.0884 Tw
[( or )]TJ
/TT6 1 Tf
1.5098 0 TD
0 Tw
([DS:ESI])Tj
/TT4 1 Tf
4.8008 0 TD
0.0884 Tw
(. It then increments or)Tj
-33.3892 -1 TD
0.0154 Tw
(decrements \(depending on the direction flag: increments if the flag is clear, decrements if it is set\) )Tj
/TT6 1 Tf
39.636 0 TD
0 Tw
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
0.0154 Tw
[( and)]TJ
/TT6 1 Tf
-40.8362 -1 TD
0 Tw
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
( \(or )Tj
/TT6 1 Tf
1.666 0 TD
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
(\).)Tj
-8.4106 -1.5455 TD
0.0739 Tw
(The registers used are )Tj
/TT6 1 Tf
9.2918 0 TD
0 Tw
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
0.0739 Tw
[( and )]TJ
/TT6 1 Tf
2.0917 0 TD
0 Tw
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
0.0739 Tw
[( if the address size is 16 bits, and )]TJ
/TT6 1 Tf
14.1073 0 TD
0 Tw
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0739 Tw
[( and )]TJ
/TT6 1 Tf
2.0917 0 TD
0 Tw
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0739 Tw
[( if it is 32 bits. If you)]TJ
-33.5836 -1 TD
0.093 Tw
(need to use an address size not equal to the current )Tj
/TT6 1 Tf
21.544 0 TD
0 Tw
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
0.093 Tw
[( setting, you can use an explicit )]TJ
/TT6 1 Tf
13.4814 0 TD
0 Tw
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
0.093 Tw
[( or )]TJ
/TT6 1 Tf
1.5191 0 TD
0 Tw
(a32)Tj
/TT4 1 Tf
-40.7452 -1 TD
(prefix.)Tj
0 -1.5455 TD
0.0761 Tw
(The segment register used to load from )Tj
/TT6 1 Tf
16.4451 0 TD
0 Tw
([SI])Tj
/TT4 1 Tf
2.4004 0 TD
0.0761 Tw
[( or )]TJ
/TT6 1 Tf
1.4853 0 TD
0 Tw
([ESI])Tj
/TT4 1 Tf
3.0005 0 TD
0.0761 Tw
[( can be overridden by using a segment register)]TJ
-23.3313 -1 TD
0.0827 Tw
(name as a prefix \(for example, )Tj
/TT6 1 Tf
12.9627 0 TD
0 Tw
(es movsb)Tj
/TT4 1 Tf
4.8008 0 TD
0.0827 Tw
(\). The use of )Tj
/TT6 1 Tf
5.6346 0 TD
0 Tw
(ES)Tj
/TT4 1 Tf
1.2002 0 TD
0.0827 Tw
[( for the store to )]TJ
/TT6 1 Tf
6.773 0 TD
0 Tw
([DI])Tj
/TT4 1 Tf
2.4004 0 TD
0.0827 Tw
[( or )]TJ
/TT6 1 Tf
1.4985 0 TD
0 Tw
([EDI])Tj
/TT4 1 Tf
3.0005 0 TD
0.0827 Tw
[( cannot be)]TJ
-38.2706 -1 TD
0 Tw
(overridden.)Tj
/TT6 1 Tf
0 -1.5455 TD
(MOVSW)Tj
/TT4 1 Tf
3.0005 0 TD
0.0527 Tw
[( and )]TJ
/TT6 1 Tf
2.0493 0 TD
0 Tw
(MOVSD)Tj
/TT4 1 Tf
3.0005 0 TD
0.0527 Tw
[( work in the same way, but they copy a word or a doubleword instead of a byte, and)]TJ
-8.0502 -1 TD
0 Tw
(increment or decrement the addressing registers by 2 or 4 instead of 1.)Tj
0 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.8065 0 TD
(REP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0018 Tw
( prefix may be used to repeat the instruction )Tj
/TT6 1 Tf
17.8719 0 TD
0 Tw
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0004 Tc
0.0014 Tw
( \(or )Tj
/TT6 1 Tf
1.6697 0 TD
0 Tc
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0018 Tw
( ñ again, the address size chooses which\))Tj
-26.1489 -1 TD
0 Tw
(times.)Tj
ET
endstream
endobj
100 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
102 0 obj
<<
/Length 4777
>>
stream
BT
/TT2 1 Tf
14 0 0 14 52.6416 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.106)Tj
/TT10 1 Tf
3.3827 0 TD
(MOVSX)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(MOVZX)Tj
/TT2 1 Tf
3.0005 0 TD
(: Move Data with Sign or Zero Extend)Tj
/TT6 1 Tf
11 0 0 11 100 672 Tm
(MOVSX reg16,r/m8              ; o16 0F BE /r         [386] )Tj
0 -1 TD
(MOVSX reg32,r/m8              ; o32 0F BE /r         [386] )Tj
T*
(MOVSX reg32,r/m16             ; o32 0F BF /r         [386])Tj
0 -1.5455 TD
(MOVZX reg16,r/m8              ; o16 0F B6 /r         [386] )Tj
0 -1 TD
(MOVZX reg32,r/m8              ; o32 0F B6 /r         [386] )Tj
T*
(MOVZX reg32,r/m16             ; o32 0F B7 /r         [386])Tj
0 -1.5455 TD
(MOVSX)Tj
/TT4 1 Tf
3.0005 0 TD
0.0074 Tw
[( sign-extends its source \(second\) operand to the length of its destination \(first\) operand, and copies)]TJ
-3.0005 -1 TD
0.2976 Tw
(the result into the destination operand. )Tj
/TT6 1 Tf
17.3653 0 TD
0 Tw
(MOVZX)Tj
/TT4 1 Tf
3.0005 0 TD
0.2976 Tw
[( does the same, but zero-extends rather than sign-)]TJ
-20.3657 -1 TD
0 Tw
(extending.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 552 Tm
(A.107)Tj
/TT10 1 Tf
3.3827 0 TD
(MUL)Tj
/TT2 1 Tf
1.8003 0 TD
(: Unsigned Integer Multiply)Tj
/TT6 1 Tf
11 0 0 11 100 535 Tm
(MUL r/m8                      ; F6 /4                [8086] )Tj
0 -1 TD
(MUL r/m16                     ; o16 F7 /4            [8086] )Tj
T*
(MUL r/m32                     ; o32 F7 /4            [386])Tj
0 -1.5455 TD
(MUL)Tj
/TT4 1 Tf
1.8003 0 TD
0.3777 Tw
[( performs unsigned integer multiplication. The other operand to the multiplication, and the)]TJ
-1.8003 -1 TD
0 Tw
(destination operand, are implicit, in the following way:)Tj
0 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.7301 0 TD
(MUL r/m8)Tj
/TT4 1 Tf
4.8008 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
( is multiplied by the given operand; the product is stored in )Tj
/TT6 1 Tf
23.8848 0 TD
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
(.)Tj
-34.316 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.7301 0 TD
(MUL r/m16)Tj
/TT4 1 Tf
5.4009 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
( is multiplied by the given operand; the product is stored in )Tj
/TT6 1 Tf
23.8848 0 TD
(DX:AX)Tj
/TT4 1 Tf
3.0005 0 TD
(.)Tj
-36.7164 -1.5455 TD
[(ï)-740.8(For )]TJ
/TT6 1 Tf
2.7301 0 TD
(MUL r/m32)Tj
/TT4 1 Tf
5.4009 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
( is multiplied by the given operand; the product is stored in )Tj
/TT6 1 Tf
23.8848 0 TD
(EDX:EAX)Tj
/TT4 1 Tf
4.2007 0 TD
(.)Tj
-38.5167 -1.5455 TD
(Signed integer multiplication is performed by the )Tj
/TT6 1 Tf
19.9678 0 TD
(IMUL)Tj
/TT4 1 Tf
2.4004 0 TD
( instruction: see section A.77.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 397 Tm
(A.108)Tj
/TT10 1 Tf
3.3827 0 TD
(NEG)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(NOT)Tj
/TT2 1 Tf
1.8003 0 TD
(: Twoís and Oneís Complement)Tj
/TT6 1 Tf
11 0 0 11 100 380 Tm
(NEG r/m8                      ; F6 /3                [8086] )Tj
0 -1 TD
(NEG r/m16                     ; o16 F7 /3            [8086] )Tj
T*
(NEG r/m32                     ; o32 F7 /3            [386])Tj
0 -1.5455 TD
(NOT r/m8                      ; F6 /2                [8086] )Tj
0 -1 TD
(NOT r/m16                     ; o16 F7 /2            [8086] )Tj
T*
(NOT r/m32                     ; o32 F7 /2            [386])Tj
0 -1.5455 TD
(NEG)Tj
/TT4 1 Tf
1.8003 0 TD
0.0788 Tw
[( replaces the contents of its operand by the twoís complement negation \(invert all the bits and then)]TJ
-1.8003 -1 TD
0 Tw
(add one\) of the original value. )Tj
/TT6 1 Tf
12.3013 0 TD
(NOT)Tj
/TT4 1 Tf
1.8003 0 TD
(, similarly, performs oneís complement \(inverts all the bits\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 271 Tm
(A.109)Tj
/TT10 1 Tf
3.3827 0 TD
(NOP)Tj
/TT2 1 Tf
1.8003 0 TD
(: No Operation)Tj
/TT6 1 Tf
11 0 0 11 100 254 Tm
(NOP                           ; 90                   [8086])Tj
0 -1.5455 TD
(NOP)Tj
/TT4 1 Tf
1.8003 0 TD
0.4804 Tw
[( performs no operation. Its opcode is the same as that generated by )]TJ
/TT6 1 Tf
33.1808 0 TD
0 Tw
(XCHG AX,AX)Tj
/TT4 1 Tf
6.001 0 TD
0.4804 Tw
[( or)]TJ
/TT6 1 Tf
-40.9821 -1 TD
0 Tw
(XCHG EAX,EAX)Tj
/TT4 1 Tf
7.2012 0 TD
( \(depending on the processor mode; see section A.168\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 206 Tm
(A.110)Tj
/TT10 1 Tf
3.3827 0 TD
(OR)Tj
/TT2 1 Tf
1.2002 0 TD
(: Bitwise OR)Tj
/TT6 1 Tf
11 0 0 11 100 189 Tm
(OR r/m8,reg8                  ; 08 /r                [8086] )Tj
0 -1 TD
(OR r/m16,reg16                ; o16 09 /r            [8086] )Tj
T*
(OR r/m32,reg32                ; o32 09 /r            [386])Tj
0 -1.5455 TD
(OR reg8,r/m8                  ; 0A /r                [8086] )Tj
0 -1 TD
(OR reg16,r/m16                ; o16 0B /r            [8086] )Tj
T*
(OR reg32,r/m32                ; o32 0B /r            [386])Tj
ET
endstream
endobj
103 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
106 0 obj
<<
/Length 5340
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(OR r/m8,imm8                  ; 80 /1 ib             [8086] )Tj
0 -1 TD
(OR r/m16,imm16                ; o16 81 /1 iw         [8086] )Tj
T*
(OR r/m32,imm32                ; o32 81 /1 id         [386])Tj
0 -1.5455 TD
(OR r/m16,imm8                 ; o16 83 /1 ib         [8086] )Tj
0 -1 TD
(OR r/m32,imm8                 ; o32 83 /1 ib         [386])Tj
0 -1.5455 TD
(OR AL,imm8                    ; 0C ib                [8086] )Tj
0 -1 TD
(OR AX,imm16                   ; o16 0D iw            [8086] )Tj
T*
(OR EAX,imm32                  ; o32 0D id            [386])Tj
0 -1.5455 TD
(OR)Tj
/TT4 1 Tf
1.2002 0 TD
0.013 Tw
[( performs a bitwise OR operation between its two operands \(i.e. each bit of the result is 1 if and only if)]TJ
-1.2002 -1 TD
0.1227 Tw
(at least one of the corresponding bits of the two inputs was 1\), and stores the result in the destination)Tj
T*
0 Tw
(\(first\) operand.)Tj
0 -1.5455 TD
0.0982 Tw
(In the forms with an 8-bit immediate second operand and a longer first operand, the second operand is)Tj
0 -1 TD
0.0503 Tw
(considered to be signed, and is sign-extended to the length of the first operand. In these cases, the )Tj
/TT6 1 Tf
40.1451 0 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
-40.1451 -1 TD
(qualifier is necessary to force NASM to generate this form of the instruction.)Tj
0 -1.5455 TD
(The MMX instruction )Tj
/TT6 1 Tf
9.0825 0 TD
(POR)Tj
/TT4 1 Tf
1.8003 0 TD
( \(see section A.129\) performs the same operation on the 64-bit MMX registers.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 485 Tm
(A.111)Tj
/TT10 1 Tf
3.3827 0 TD
(OUT)Tj
/TT2 1 Tf
1.8003 0 TD
(: Output Data to I/O Port)Tj
/TT6 1 Tf
11 0 0 11 100 468 Tm
(OUT imm8,AL                   ; E6 ib                [8086] )Tj
0 -1 TD
(OUT imm8,AX                   ; o16 E7 ib            [8086] )Tj
T*
(OUT imm8,EAX                  ; o32 E7 ib            [386] )Tj
T*
(OUT DX,AL                     ; EE                   [8086] )Tj
T*
(OUT DX,AX                     ; o16 EF               [8086] )Tj
T*
(OUT DX,EAX                    ; o32 EF               [386])Tj
0 -1.5455 TD
(IN)Tj
/TT4 1 Tf
1.2002 0 TD
0.1263 Tw
[( writes the contents of the given source register to the specified I/O port. The port number may be)]TJ
-1.2002 -1 TD
0.0484 Tw
(specified as an immediate value if it is between 0 and 255, and otherwise must be stored in )Tj
/TT6 1 Tf
37.4438 0 TD
0 Tw
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0484 Tw
(. See also)Tj
/TT6 1 Tf
-38.644 -1 TD
0 Tw
(IN)Tj
/TT4 1 Tf
1.2002 0 TD
( \(section A.78\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 354 Tm
(A.112)Tj
/TT10 1 Tf
3.3827 0 TD
(OUTSB)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(OUTSW)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(OUTSD)Tj
/TT2 1 Tf
3.0005 0 TD
(: Output String to I/O Port)Tj
/TT6 1 Tf
11 0 0 11 100 337 Tm
(OUTSB                         ; 6E                   [186])Tj
0 -1.5455 TD
(OUTSW                         ; o16 6F               [186])Tj
T*
(OUTSD                         ; o32 6F               [386])Tj
T*
(OUTSB)Tj
/TT4 1 Tf
3.0005 0 TD
0.0623 Tw
[( loads a byte from )]TJ
/TT6 1 Tf
7.7817 0 TD
0 Tw
([DS:SI])Tj
/TT4 1 Tf
4.2007 0 TD
0.0623 Tw
[( or )]TJ
/TT6 1 Tf
1.4576 0 TD
0 Tw
([DS:ESI])Tj
/TT4 1 Tf
4.8008 0 TD
0.0623 Tw
[( and writes it to the I/O port specified in )]TJ
/TT6 1 Tf
16.8969 0 TD
0 Tw
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0623 Tw
(. It then)Tj
-39.3383 -1 TD
0.0195 Tw
(increments or decrements \(depending on the direction flag: increments if the flag is clear, decrements if it)Tj
T*
0 Tw
(is set\) )Tj
/TT6 1 Tf
2.6108 0 TD
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-6.9443 -1.5455 TD
0.0166 Tw
(The register used is )Tj
/TT6 1 Tf
8.1195 0 TD
0 Tw
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
0.0166 Tw
[( if the address size is 16 bits, and )]TJ
/TT6 1 Tf
13.591 0 TD
0 Tw
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0166 Tw
[( if it is 32 bits. If you need to use an address)]TJ
-24.7109 -1 TD
0 Tw
(size not equal to the current )Tj
/TT6 1 Tf
11.3291 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting, you can use an explicit )Tj
/TT6 1 Tf
12.8301 0 TD
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(a32)Tj
/TT4 1 Tf
1.8003 0 TD
( prefix.)Tj
-31.4932 -1.5455 TD
0.0761 Tw
(The segment register used to load from )Tj
/TT6 1 Tf
16.4451 0 TD
0 Tw
([SI])Tj
/TT4 1 Tf
2.4004 0 TD
0.0761 Tw
[( or )]TJ
/TT6 1 Tf
1.4853 0 TD
0 Tw
([ESI])Tj
/TT4 1 Tf
3.0005 0 TD
0.0761 Tw
[( can be overridden by using a segment register)]TJ
-23.3313 -1 TD
0 Tw
(name as a prefix \(for example, )Tj
/TT6 1 Tf
12.4663 0 TD
(es outsb)Tj
/TT4 1 Tf
4.8008 0 TD
(\).)Tj
/TT6 1 Tf
-17.2671 -1.5455 TD
(OUTSW)Tj
/TT4 1 Tf
3.0005 0 TD
0.0221 Tw
[( and )]TJ
/TT6 1 Tf
1.9881 0 TD
0 Tw
(OUTSD)Tj
/TT4 1 Tf
3.0005 0 TD
0.0221 Tw
[( work in the same way, but they output a word or a doubleword instead of a byte, and)]TJ
-7.9891 -1 TD
0 Tw
(increment or decrement the addressing registers by 2 or 4 instead of 1.)Tj
0 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.8065 0 TD
(REP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0018 Tw
( prefix may be used to repeat the instruction )Tj
/TT6 1 Tf
17.8719 0 TD
0 Tw
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0004 Tc
0.0014 Tw
( \(or )Tj
/TT6 1 Tf
1.6697 0 TD
0 Tc
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0018 Tw
( ñ again, the address size chooses which\))Tj
-26.1489 -1 TD
0 Tw
(times.)Tj
ET
endstream
endobj
107 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
109 0 obj
<<
/Length 6656
>>
stream
BT
/TT2 1 Tf
14 0 0 14 52.6416 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.113)Tj
/TT10 1 Tf
3.3827 0 TD
(PACKSSDW)Tj
/TT2 1 Tf
4.8008 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(PACKSSWB)Tj
/TT2 1 Tf
4.8008 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(PACKUSWB)Tj
/TT2 1 Tf
4.8008 0 TD
(: Pack Data)Tj
/TT6 1 Tf
11 0 0 11 100 672 Tm
(PACKSSDW mmxreg,r/m64         ; 0F 6B /r             [PENT,MMX] )Tj
0 -1 TD
(PACKSSWB mmxreg,r/m64         ; 0F 63 /r             [PENT,MMX] )Tj
T*
(PACKUSWB mmxreg,r/m64         ; 0F 67 /r             [PENT,MMX])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0312 Tw
(All these instructions start by forming a notional 128-bit word by placing the source \(second\) operand on)Tj
0 -1 TD
0.026 Tw
(the left of the destination \(first\) operand. )Tj
/TT6 1 Tf
16.6767 0 TD
0 Tw
(PACKSSDW)Tj
/TT4 1 Tf
4.8008 0 TD
0.026 Tw
[( then splits this 128-bit word into four doublewords,)]TJ
-21.4775 -1 TD
0.2086 Tw
(converts each to a word, and loads them side by side into the destination register; )Tj
/TT6 1 Tf
35.8423 0 TD
0 Tw
(PACKSSWB)Tj
/TT4 1 Tf
4.8008 0 TD
0.2086 Tw
[( and)]TJ
/TT6 1 Tf
-40.643 -1 TD
0 Tw
(PACKUSWB)Tj
/TT4 1 Tf
4.8008 0 TD
0.0356 Tw
[( both split the 128-bit word into eight words, converts each to a byte, and loads )]TJ
/TT8 1 Tf
32.4519 0 TD
0 Tw
(those)Tj
/TT4 1 Tf
2.1108 0 TD
0.0356 Tw
[( side by)]TJ
-39.3635 -1 TD
0 Tw
(side into the destination register.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PACKSSDW)Tj
/TT4 1 Tf
4.8008 0 TD
0.2079 Tw
[( and )]TJ
/TT6 1 Tf
2.3596 0 TD
0 Tw
(PACKSSWB)Tj
/TT4 1 Tf
4.8008 0 TD
0.2079 Tw
[( perform signed saturation when reducing the length of numbers: if the)]TJ
-11.9611 -1 TD
0.044 Tw
(number is too large to fit into the reduced space, they replace it by the largest signed number \()Tj
/TT6 1 Tf
38.418 0 TD
0 Tw
(7FFFh)Tj
/TT4 1 Tf
3.0005 0 TD
0.044 Tw
[( or)]TJ
/TT6 1 Tf
-41.4185 -1 TD
0 Tw
(7Fh)Tj
/TT4 1 Tf
1.8003 0 TD
0.1168 Tw
(\) that )Tj
/TT8 1 Tf
2.5661 0 TD
0 Tw
(will)Tj
/TT4 1 Tf
1.5005 0 TD
0.1168 Tw
[( fit, and if it is too small then they replace it by the smallest signed number \()]TJ
/TT6 1 Tf
32.4783 0 TD
0 Tw
(8000h)Tj
/TT4 1 Tf
3.0005 0 TD
0.1168 Tw
[( or)]TJ
/TT6 1 Tf
-41.3457 -1 TD
0 Tw
(80h)Tj
/TT4 1 Tf
1.8003 0 TD
0.0178 Tw
(\) that will fit. )Tj
/TT6 1 Tf
5.5982 0 TD
0 Tw
(PACKUSWB)Tj
/TT4 1 Tf
4.8008 0 TD
0.0178 Tw
[( performs unsigned saturation: it treats its input as unsigned, and replaces it)]TJ
-12.1992 -1 TD
0 Tw
(by the largest unsigned number that will fit.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 508 Tm
(A.114)Tj
/TT10 1 Tf
3.3827 0 TD
(PADDxx)Tj
/TT2 1 Tf
3.6006 0 TD
(: MMX Packed Addition)Tj
/TT6 1 Tf
11 0 0 11 100 491 Tm
(PADDB mmxreg,r/m64            ; 0F FC /r             [PENT,MMX] )Tj
0 -1 TD
(PADDW mmxreg,r/m64            ; 0F FD /r             [PENT,MMX] )Tj
T*
(PADDD mmxreg,r/m64            ; 0F FE /r             [PENT,MMX])Tj
0 -1.5455 TD
(PADDSB mmxreg,r/m64           ; 0F EC /r             [PENT,MMX] )Tj
0 -1 TD
(PADDSW mmxreg,r/m64           ; 0F ED /r             [PENT,MMX])Tj
0 -1.5455 TD
(PADDUSB mmxreg,r/m64          ; 0F DC /r             [PENT,MMX] )Tj
0 -1 TD
(PADDUSW mmxreg,r/m64          ; 0F DD /r             [PENT,MMX])Tj
0 -1.5455 TD
(PADDxx)Tj
/TT4 1 Tf
3.6006 0 TD
0.2845 Tw
[( all perform packed addition between their two 64-bit operands, storing the result in the)]TJ
-3.6006 -1 TD
0.1211 Tw
(destination \(first\) operand. The )Tj
/TT6 1 Tf
13.1749 0 TD
0 Tw
(PADDxB)Tj
/TT4 1 Tf
3.6006 0 TD
0.1211 Tw
[( forms treat the 64-bit operands as vectors of eight bytes, and)]TJ
-16.7755 -1 TD
0.1083 Tw
(add each byte individually; )Tj
/TT6 1 Tf
11.541 0 TD
0 Tw
(PADDxW)Tj
/TT4 1 Tf
3.6006 0 TD
0.1083 Tw
[( treat the operands as vectors of four words; and )]TJ
/TT6 1 Tf
20.5764 0 TD
0 Tw
(PADDD)Tj
/TT4 1 Tf
3.0005 0 TD
0.1083 Tw
[( treats its)]TJ
-38.7185 -1 TD
0 Tw
(operands as vectors of two doublewords.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PADDSB)Tj
/TT4 1 Tf
3.6006 0 TD
0.0536 Tw
[( and )]TJ
/TT6 1 Tf
2.051 0 TD
0 Tw
(PADDSW)Tj
/TT4 1 Tf
3.6006 0 TD
0.0536 Tw
[( perform signed saturation on the sum of each pair of bytes or words: if the result)]TJ
-9.2522 -1 TD
0.0542 Tw
(of an addition is too large or too small to fit into a signed byte or word result, it is clipped \(saturated\) to)Tj
T*
0.2936 Tw
(the largest or smallest value which )Tj
/TT8 1 Tf
15.8688 0 TD
0 Tw
(will)Tj
/TT4 1 Tf
1.5005 0 TD
0.2936 Tw
[( fit. )]TJ
/TT6 1 Tf
2.226 0 TD
0 Tw
(PADDUSB)Tj
/TT4 1 Tf
4.2007 0 TD
0.2936 Tw
[( and )]TJ
/TT6 1 Tf
2.5311 0 TD
0 Tw
(PADDUSW)Tj
/TT4 1 Tf
4.2007 0 TD
0.2936 Tw
[( similarly perform unsigned)]TJ
-30.5278 -1 TD
0 Tw
(saturation, clipping to )Tj
/TT6 1 Tf
8.9985 0 TD
(0FFh)Tj
/TT4 1 Tf
2.4004 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(0FFFFh)Tj
/TT4 1 Tf
3.6006 0 TD
( if the result is larger than that.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 293 Tm
(A.115)Tj
/TT10 1 Tf
3.3827 0 TD
(PADDSIW)Tj
/TT2 1 Tf
4.2007 0 TD
(: MMX Packed Addition to Implicit Destination)Tj
/TT6 1 Tf
11 0 0 11 100 276 Tm
(PADDSIW mmxreg,r/m64          ; 0F 51 /r             [CYRIX,MMX])Tj
0 -1.5455 TD
(PADDSIW)Tj
/TT4 1 Tf
4.2007 0 TD
0.1031 Tw
(, specific to the Cyrix extensions to the MMX instruction set, performs the same function as)Tj
/TT6 1 Tf
-4.2007 -1 TD
0 Tw
(PADDSW)Tj
/TT4 1 Tf
3.6006 0 TD
0.0716 Tw
(, except that the result is not placed in the register specified by the first operand, but instead in)Tj
-3.6006 -1 TD
0.1219 Tw
(the register whose number differs from the first operand only in the last bit. So )Tj
/TT6 1 Tf
33.544 0 TD
0 Tw
(PADDSIW MM0,MM2)Tj
/TT4 1 Tf
-33.544 -1 TD
(would put the result in )Tj
/TT6 1 Tf
9.249 0 TD
(MM1)Tj
/TT4 1 Tf
1.8003 0 TD
(, but )Tj
/TT6 1 Tf
2.0278 0 TD
(PADDSIW MM1,MM2)Tj
/TT4 1 Tf
9.0015 0 TD
( would put the result in )Tj
/TT6 1 Tf
9.499 0 TD
(MM0)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 206 Tm
(A.116)Tj
/TT10 1 Tf
3.3827 0 TD
(PAND)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(PANDN)Tj
/TT2 1 Tf
3.0005 0 TD
(: MMX Bitwise AND and AND-NOT)Tj
/TT6 1 Tf
11 0 0 11 100 189 Tm
(PAND mmxreg,r/m64             ; 0F DB /r             [PENT,MMX] )Tj
0 -1 TD
(PANDN mmxreg,r/m64            ; 0F DF /r             [PENT,MMX])Tj
0 -1.5455 TD
(PAND)Tj
/TT4 1 Tf
2.4004 0 TD
0.0623 Tw
[( performs a bitwise AND operation between its two operands \(i.e. each bit of the result is 1 if and)]TJ
-2.4004 -1 TD
0.0174 Tw
(only if the corresponding bits of the two inputs were both 1\), and stores the result in the destination \(first\))Tj
T*
0 Tw
(operand.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PANDN)Tj
/TT4 1 Tf
3.0005 0 TD
0.0021 Tw
( performs the same operation, but performs a oneís complement operation on the destination \(first\))Tj
-3.0005 -1 TD
0 Tw
(operand first.)Tj
ET
endstream
endobj
110 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
112 0 obj
<<
/Length 5269
>>
stream
BT
/TT2 1 Tf
14 0 0 14 52.6416 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.117)Tj
/TT10 1 Tf
3.3827 0 TD
(PAVEB)Tj
/TT2 1 Tf
3.0005 0 TD
(: MMX Packed Average)Tj
/TT6 1 Tf
11 0 0 11 100 669 Tm
(PAVEB mmxreg,r/m64            ; 0F 50 /r             [CYRIX,MMX])Tj
0 -1.5455 TD
(PAVEB)Tj
/TT4 1 Tf
3.0005 0 TD
0.0119 Tw
(, specific to the Cyrix MMX extensions, treats its two operands as vectors of eight unsigned bytes,)Tj
-3.0005 -1 TD
0.1966 Tw
(and calculates the average of the corresponding bytes in the operands. The resulting vector of eight)Tj
T*
0 Tw
(averages is stored in the first operand.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 610 Tm
(A.118)Tj
/TT10 1 Tf
3.3827 0 TD
(PCMPxx)Tj
/TT2 1 Tf
3.6006 0 TD
(: MMX Packed Comparison)Tj
/TT6 1 Tf
11 0 0 11 100 593 Tm
(PCMPEQB mmxreg,r/m64          ; 0F 74 /r             [PENT,MMX] )Tj
0 -1 TD
(PCMPEQW mmxreg,r/m64          ; 0F 75 /r             [PENT,MMX] )Tj
T*
(PCMPEQD mmxreg,r/m64          ; 0F 76 /r             [PENT,MMX])Tj
0 -1.5455 TD
(PCMPGTB mmxreg,r/m64          ; 0F 64 /r             [PENT,MMX] )Tj
0 -1 TD
(PCMPGTW mmxreg,r/m64          ; 0F 65 /r             [PENT,MMX] )Tj
T*
(PCMPGTD mmxreg,r/m64          ; 0F 66 /r             [PENT,MMX])Tj
/TT4 1 Tf
0 -1.5455 TD
(The )Tj
/TT6 1 Tf
2.2177 0 TD
(PCMPxx)Tj
/TT4 1 Tf
3.6006 0 TD
0.413 Tw
[( instructions all treat their operands as vectors of bytes, words, or doublewords;)]TJ
-5.8183 -1 TD
0.1328 Tw
(corresponding elements of the source and destination are compared, and the corresponding element of)Tj
T*
0 Tw
(the destination \(first\) operand is set to all zeros or all ones depending on the result of the comparison.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PCMPxxB)Tj
/TT4 1 Tf
4.2007 0 TD
0.0721 Tw
[( treats the operands as vectors of eight bytes, )]TJ
/TT6 1 Tf
18.8102 0 TD
0 Tw
(PCMPxxW)Tj
/TT4 1 Tf
4.2007 0 TD
0.0721 Tw
[( treats them as vectors of four words,)]TJ
-27.2115 -1 TD
0 Tw
(and )Tj
/TT6 1 Tf
1.6938 0 TD
(PCMPxxD)Tj
/TT4 1 Tf
4.2007 0 TD
( as two doublewords.)Tj
/TT6 1 Tf
-5.8945 -1.5455 TD
(PCMPEQx)Tj
/TT4 1 Tf
4.2007 0 TD
0.1884 Tw
[( sets the corresponding element of the destination operand to all ones if the two elements)]TJ
-4.2007 -1 TD
0.2619 Tw
(compared are equal; )Tj
/TT6 1 Tf
9.1421 0 TD
0 Tw
(PCMPGTx)Tj
/TT4 1 Tf
4.2007 0 TD
0.2619 Tw
[( sets the destination element to all ones if the element of the first)]TJ
-13.3428 -1 TD
0 Tw
(\(destination\) operand is greater \(treated as a signed integer\) than that of the second \(source\) operand.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 406 Tm
(A.119)Tj
/TT10 1 Tf
3.3827 0 TD
(PDISTIB)Tj
/TT2 1 Tf
4.2007 0 TD
(: MMX Packed Distance and Accumulate with Implied Register)Tj
/TT6 1 Tf
11 0 0 11 100 389 Tm
(PDISTIB mmxreg,mem64          ; 0F 54 /r             [CYRIX,MMX])Tj
0 -1.5455 TD
(PDISTIB)Tj
/TT4 1 Tf
4.2007 0 TD
0.2104 Tw
(, specific to the Cyrix MMX extensions, treats its two input operands as vectors of eight)Tj
-4.2007 -1 TD
0.052 Tw
(unsigned bytes. For each byte position, it finds the absolute difference between the bytes in that position)Tj
T*
0.149 Tw
(in the two input operands, and adds that value to the byte in the same position in the implied output)Tj
T*
0 Tw
(register. The addition is saturated to an unsigned byte in the same way as )Tj
/TT6 1 Tf
29.4644 0 TD
(PADDUSB)Tj
/TT4 1 Tf
4.2007 0 TD
(.)Tj
-33.665 -1.5455 TD
(The implied output register is found in the same way as )Tj
/TT6 1 Tf
22.4673 0 TD
(PADDSIW)Tj
/TT4 1 Tf
4.2007 0 TD
( \(section A.115\).)Tj
-26.668 -1.5455 TD
(Note that )Tj
/TT6 1 Tf
3.9434 0 TD
(PDISTIB)Tj
/TT4 1 Tf
4.2007 0 TD
( cannot take a register as its second source operand.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 285 Tm
(A.120)Tj
/TT10 1 Tf
3.3827 0 TD
(PMACHRIW)Tj
/TT2 1 Tf
4.8008 0 TD
(: MMX Packed Multiply and Accumulate with Rounding)Tj
/TT6 1 Tf
11 0 0 11 100 268 Tm
(PMACHRIW mmxreg,mem64         ; 0F 5E /r             [CYRIX,MMX])Tj
0 -1.5455 TD
(PMACHRIW)Tj
/TT4 1 Tf
4.8008 0 TD
0.054 Tw
[( acts almost identically to )]TJ
/TT6 1 Tf
10.7398 0 TD
0 Tw
(PMULHRIW)Tj
/TT4 1 Tf
4.8008 0 TD
0.054 Tw
[( \(section A.123\), but instead of )]TJ
/TT8 1 Tf
12.9881 0 TD
0 Tw
(storing)Tj
/TT4 1 Tf
2.834 0 TD
0.054 Tw
[( its result in the)]TJ
-36.1634 -1 TD
0.1017 Tw
(implied destination register, it )Tj
/TT8 1 Tf
12.6545 0 TD
0 Tw
(adds)Tj
/TT4 1 Tf
1.8892 0 TD
0.1017 Tw
[( its result, as four packed words, to the implied destination register.)]TJ
-14.5436 -1 TD
0 Tw
(No saturation is done: the addition can wrap around.)Tj
0 -1.5455 TD
(Note that )Tj
/TT6 1 Tf
3.9434 0 TD
(PMACHRIW)Tj
/TT4 1 Tf
4.8008 0 TD
( cannot take a register as its second source operand.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 192 Tm
(A.121)Tj
/TT10 1 Tf
3.3827 0 TD
(PMADDWD)Tj
/TT2 1 Tf
4.2007 0 TD
(: MMX Packed Multiply and Add)Tj
/TT6 1 Tf
11 0 0 11 100 175 Tm
(PMADDWD mmxreg,r/m64          ; 0F F5 /r             [PENT,MMX])Tj
0 -1.5455 TD
(PMADDWD)Tj
/TT4 1 Tf
4.2007 0 TD
0.0864 Tw
[( treats its two inputs as vectors of four signed words. It multiplies corresponding elements of)]TJ
-4.2007 -1 TD
0.0932 Tw
(the two operands, giving four signed doubleword results. The top two of these are added and placed in)Tj
T*
0.0833 Tw
(the top 32 bits of the destination \(first\) operand; the bottom two are added and placed in the bottom 32)Tj
T*
0 Tw
(bits.)Tj
ET
endstream
endobj
113 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
115 0 obj
<<
/Length 5479
>>
stream
BT
/TT2 1 Tf
14 0 0 14 52.6416 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.122)Tj
/TT10 1 Tf
3.3827 0 TD
(PMAGW)Tj
/TT2 1 Tf
3.0005 0 TD
(: MMX Packed Magnitude)Tj
/TT6 1 Tf
11 0 0 11 100 672 Tm
(PMAGW mmxreg,r/m64            ; 0F 52 /r             [CYRIX,MMX])Tj
0 -1.5455 TD
(PMAGW)Tj
/TT4 1 Tf
3.0005 0 TD
0.0031 Tw
(, specific to the Cyrix MMX extensions, treats both its operands as vectors of four signed words. It)Tj
-3.0005 -1 TD
0.274 Tw
(compares the absolute values of the words in corresponding positions, and sets each word of the)Tj
T*
0 Tw
(destination \(first\) operand to whichever of the two words in that position had the larger absolute value.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 613 Tm
(A.123)Tj
/TT10 1 Tf
3.3827 0 TD
(PMULHRW)Tj
/TT2 1 Tf
4.2007 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(PMULHRIW)Tj
/TT2 1 Tf
4.8008 0 TD
(: MMX Packed Multiply High with Rounding)Tj
/TT6 1 Tf
11 0 0 11 100 596 Tm
(PMULHRW mmxreg,r/m64          ; 0F 59 /r             [CYRIX,MMX] )Tj
0 -1 TD
(PMULHRIW mmxreg,r/m64         ; 0F 5D /r             [CYRIX,MMX])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0722 Tw
(These instructions, specific to the Cyrix MMX extensions, treat their operands as vectors of four signed)Tj
0 -1 TD
0.0962 Tw
(words. Words in corresponding positions are multiplied, to give a 32-bit value in which bits 30 and 31)Tj
T*
0.1157 Tw
(are guaranteed equal. Bits 30 to 15 of this value \(bit mask )Tj
/TT6 1 Tf
24.7437 0 TD
0 Tw
(0x7FFF8000)Tj
/TT4 1 Tf
6.001 0 TD
0.1157 Tw
(\) are taken and stored in the)Tj
-30.7447 -1 TD
0.0972 Tw
(corresponding position of the destination operand, after first rounding the low bit \(equivalent to adding)Tj
/TT6 1 Tf
T*
0 Tw
(0x4000)Tj
/TT4 1 Tf
3.6006 0 TD
( before extracting bits 30 to 15\).)Tj
-3.6006 -1.5455 TD
(For )Tj
/TT6 1 Tf
1.7758 0 TD
(PMULHRW)Tj
/TT4 1 Tf
4.2007 0 TD
0.1366 Tw
(, the destination operand is the first operand; for )Tj
/TT6 1 Tf
20.7242 0 TD
0 Tw
(PMULHRIW)Tj
/TT4 1 Tf
4.8008 0 TD
0.1366 Tw
[( the destination operand is)]TJ
-31.5014 -1 TD
0 Tw
(implied by the first operand in the manner of )Tj
/TT6 1 Tf
18.1895 0 TD
(PADDSIW)Tj
/TT4 1 Tf
4.2007 0 TD
( \(section A.115\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 476 Tm
(A.124)Tj
/TT10 1 Tf
3.3827 0 TD
(PMULHW)Tj
/TT2 1 Tf
3.6006 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(PMULLW)Tj
/TT2 1 Tf
3.6006 0 TD
(: MMX Packed Multiply)Tj
/TT6 1 Tf
11 0 0 11 100 459 Tm
(PMULHW mmxreg,r/m64           ; 0F E5 /r             [PENT,MMX] )Tj
0 -1 TD
(PMULLW mmxreg,r/m64           ; 0F D5 /r             [PENT,MMX])Tj
0 -1.5455 TD
(PMULxW)Tj
/TT4 1 Tf
3.6006 0 TD
0.0265 Tw
[( treats its two inputs as vectors of four signed words. It multiplies corresponding elements of the)]TJ
-3.6006 -1 TD
0 Tw
(two operands, giving four signed doubleword results.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PMULHW)Tj
/TT4 1 Tf
3.6006 0 TD
0.0255 Tw
[( then stores the top 16 bits of each doubleword in the destination \(first\) operand; )]TJ
/TT6 1 Tf
32.7358 0 TD
0 Tw
(PMULLW)Tj
/TT4 1 Tf
3.6006 0 TD
0.0255 Tw
[( stores)]TJ
-39.937 -1 TD
0 Tw
(the bottom 16 bits of each doubleword in the destination operand.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 372 Tm
(A.125)Tj
/TT10 1 Tf
3.3827 0 TD
(PMVccZB)Tj
/TT2 1 Tf
4.2007 0 TD
(: MMX Packed Conditional Move)Tj
/TT6 1 Tf
11 0 0 11 100 355 Tm
(PMVZB mmxreg,mem64            ; 0F 58 /r             [CYRIX,MMX] )Tj
0 -1 TD
(PMVNZB mmxreg,mem64           ; 0F 5A /r             [CYRIX,MMX] )Tj
T*
(PMVLZB mmxreg,mem64           ; 0F 5B /r             [CYRIX,MMX] )Tj
T*
(PMVGEZB mmxreg,mem64          ; 0F 5C /r             [CYRIX,MMX])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0768 Tw
(These instructions, specific to the Cyrix MMX extensions, perform parallel conditional moves. The two)Tj
0 -1 TD
0.0689 Tw
(input operands are treated as vectors of eight bytes. Each byte of the destination \(first\) operand is either)Tj
T*
0.0246 Tw
(written from the corresponding byte of the source \(second\) operand, or left alone, depending on the value)Tj
T*
0 Tw
(of the byte in the )Tj
/TT8 1 Tf
7.0259 0 TD
(implied)Tj
/TT4 1 Tf
2.9995 0 TD
( operand \(specified in the same way as )Tj
/TT6 1 Tf
15.7163 0 TD
(PADDSIW)Tj
/TT4 1 Tf
4.2007 0 TD
(, in section A.115\).)Tj
/TT6 1 Tf
-29.9424 -1.5455 TD
(PMVZB)Tj
/TT4 1 Tf
3.0005 0 TD
0.0545 Tw
[( performs each move if the corresponding byte in the implied operand is zero. )]TJ
/TT6 1 Tf
32.1138 0 TD
0 Tw
(PMVNZB)Tj
/TT4 1 Tf
3.6006 0 TD
0.0545 Tw
[( moves if)]TJ
-38.7148 -1 TD
0.12 Tw
(the byte is non-zero. )Tj
/TT6 1 Tf
8.894 0 TD
0 Tw
(PMVLZB)Tj
/TT4 1 Tf
3.6006 0 TD
0.12 Tw
[( moves if the byte is less than zero, and )]TJ
/TT6 1 Tf
17.1682 0 TD
0 Tw
(PMVGEZB)Tj
/TT4 1 Tf
4.2007 0 TD
0.12 Tw
[( moves if the byte is)]TJ
-33.8635 -1 TD
0 Tw
(greater than or equal to zero.)Tj
0 -1.5455 TD
(Note that these instructions cannot take a register as their second source operand.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 196 Tm
(A.126)Tj
/TT10 1 Tf
3.3827 0 TD
(POP)Tj
/TT2 1 Tf
1.8003 0 TD
(: Pop Data from Stack)Tj
/TT6 1 Tf
11 0 0 11 100 179 Tm
(POP reg16                     ; o16 58+r             [8086] )Tj
0 -1 TD
(POP reg32                     ; o32 58+r             [386])Tj
0 -1.5455 TD
(POP r/m16                     ; o16 8F /0            [8086] )Tj
0 -1 TD
(POP r/m32                     ; o32 8F /0            [386])Tj
0 -1.5455 TD
(POP CS                        ; 0F                   [8086,UNDOC] )Tj
0 -1 TD
(POP DS                        ; 1F                   [8086] )Tj
T*
(POP ES                        ; 07                   [8086] )Tj
ET
endstream
endobj
116 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
118 0 obj
<<
/Length 7029
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(POP SS                        ; 17                   [8086] )Tj
0 -1 TD
(POP FS                        ; 0F A1                [386] )Tj
T*
(POP GS                        ; 0F A9                [386])Tj
0 -1.5455 TD
(POP)Tj
/TT4 1 Tf
1.8003 0 TD
( loads a value from the stack \(from )Tj
/TT6 1 Tf
14.2173 0 TD
([SS:SP])Tj
/TT4 1 Tf
4.2007 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
([SS:ESP])Tj
/TT4 1 Tf
4.8008 0 TD
(\) and then increments the stack pointer.)Tj
-26.3521 -1.5455 TD
0.0148 Tw
(The address-size attribute of the instruction determines whether )Tj
/TT6 1 Tf
25.8315 0 TD
0 Tw
(SP)Tj
/TT4 1 Tf
1.2002 0 TD
0.0148 Tw
[( or )]TJ
/TT6 1 Tf
1.3625 0 TD
0 Tw
(ESP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0148 Tw
[( is used as the stack pointer: to)]TJ
-30.1945 -1 TD
0 Tw
(deliberately override the default given by the )Tj
/TT6 1 Tf
18.2427 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting, you can use an )Tj
/TT6 1 Tf
9.5811 0 TD
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(a32)Tj
/TT4 1 Tf
1.8003 0 TD
( prefix.)Tj
-35.1577 -1.5455 TD
0.054 Tw
(The operand-size attribute of the instruction determines whether the stack pointer is incremented by 2 or)Tj
0 -1 TD
0.023 Tw
(4: this means that segment register pops in )Tj
/TT6 1 Tf
17.4585 0 TD
0 Tw
(BITS 32)Tj
/TT4 1 Tf
4.2007 0 TD
0.0229 Tw
[( mode will pop 4 bytes off the stack and discard the)]TJ
-21.6592 -1 TD
0 Tw
(upper two of them. If you need to override that, you can use an )Tj
/TT6 1 Tf
25.4365 0 TD
(o16)Tj
/TT4 1 Tf
1.8003 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(o32)Tj
/TT4 1 Tf
1.8003 0 TD
( prefix.)Tj
-30.3701 -1.5455 TD
0.1667 Tw
(The above opcode listings give two forms for general-purpose register pop instructions: for example,)Tj
/TT6 1 Tf
0 -1 TD
0 Tw
(POP BX)Tj
/TT4 1 Tf
3.6006 0 TD
0.1078 Tw
[( has the two forms )]TJ
/TT6 1 Tf
8.1765 0 TD
0 Tw
(5B)Tj
/TT4 1 Tf
1.2002 0 TD
0.1078 Tw
[( and )]TJ
/TT6 1 Tf
2.1594 0 TD
0 Tw
(8F C3)Tj
/TT4 1 Tf
3.0005 0 TD
0.1078 Tw
(. NASM will always generate the shorter form when given)Tj
/TT6 1 Tf
-18.1371 -1 TD
0 Tw
(POP BX)Tj
/TT4 1 Tf
3.6006 0 TD
(. NDISASM will disassemble both.)Tj
/TT6 1 Tf
-3.6006 -1.5455 TD
(POP CS)Tj
/TT4 1 Tf
3.6006 0 TD
0.096 Tw
[( is not a documented instruction, and is not supported on any processor above the 8086 \(since)]TJ
-3.6006 -1 TD
0.0299 Tw
(they use )Tj
/TT6 1 Tf
3.6144 0 TD
0 Tw
(0Fh)Tj
/TT4 1 Tf
1.8003 0 TD
0.0299 Tw
[( as an opcode prefix for instruction set extensions\). However, at least some 8086 processors)]TJ
-5.4147 -1 TD
0 Tw
(do support it, and so NASM generates it for completeness.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 485 Tm
(A.127)Tj
/TT10 1 Tf
3.3827 0 TD
(POPAx)Tj
/TT2 1 Tf
3.0005 0 TD
(: Pop All General-Purpose Registers)Tj
/TT6 1 Tf
11 0 0 11 100 468 Tm
(POPA                          ; 61                   [186] )Tj
0 -1 TD
(POPAW                         ; o16 61               [186] )Tj
T*
(POPAD                         ; o32 61               [386])Tj
0 -1.5455 TD
(POPAW)Tj
/TT4 1 Tf
3.0005 0 TD
0.0915 Tw
[( pops a word from the stack into each of, successively, )]TJ
/TT6 1 Tf
23.0837 0 TD
0 Tw
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5915 0 TD
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.5915 0 TD
(BP)Tj
/TT4 1 Tf
1.2002 0 TD
0.0915 Tw
(, nothing \(it discards a word)Tj
-30.8677 -1 TD
0.2062 Tw
(from the stack which was a placeholder for )Tj
/TT6 1 Tf
19.1424 0 TD
0 Tw
(SP)Tj
/TT4 1 Tf
1.2002 0 TD
(\), )Tj
/TT6 1 Tf
1.0392 0 TD
(BX)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.7062 0 TD
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.7062 0 TD
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
0.2062 Tw
[( and )]TJ
/TT6 1 Tf
2.3562 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.2062 Tw
(. It is intended to reverse the)Tj
-29.9511 -1 TD
0.0207 Tw
(operation of )Tj
/TT6 1 Tf
5.1508 0 TD
0 Tw
(PUSHAW)Tj
/TT4 1 Tf
3.6006 0 TD
0.0207 Tw
[( \(see section A.135\), but it ignores the value for )]TJ
/TT6 1 Tf
19.535 0 TD
0 Tw
(SP)Tj
/TT4 1 Tf
1.2002 0 TD
0.0207 Tw
[( that was pushed on the stack by)]TJ
/TT6 1 Tf
-29.4866 -1 TD
0 Tw
(PUSHAW)Tj
/TT4 1 Tf
3.6006 0 TD
(.)Tj
/TT6 1 Tf
-3.6006 -1.5455 TD
(POPAD)Tj
/TT4 1 Tf
3.0005 0 TD
0.1624 Tw
[( pops twice as much data, and places the results in )]TJ
/TT6 1 Tf
22.1136 0 TD
0 Tw
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.6624 0 TD
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.6624 0 TD
(EBP)Tj
/TT4 1 Tf
1.8003 0 TD
0.1624 Tw
(, nothing \(placeholder for)Tj
/TT6 1 Tf
-31.8396 -1 TD
0 Tw
(ESP)Tj
/TT4 1 Tf
1.8003 0 TD
(\), )Tj
/TT6 1 Tf
0.833 0 TD
(EBX)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(EDX)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
(. It reverses the operation of )Tj
/TT6 1 Tf
11.4678 0 TD
(PUSHAD)Tj
/TT4 1 Tf
3.6006 0 TD
(.)Tj
/TT6 1 Tf
-27.8467 -1.5455 TD
(POPA)Tj
/TT4 1 Tf
2.4004 0 TD
( is an alias mnemonic for either )Tj
/TT6 1 Tf
12.8569 0 TD
(POPAW)Tj
/TT4 1 Tf
3.0005 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(POPAD)Tj
/TT4 1 Tf
3.0005 0 TD
(, depending on the current )Tj
/TT6 1 Tf
10.7187 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting.)Tj
-35.7105 -1.5455 TD
(Note that the registers are popped in reverse order of their numeric values in opcodes \(see section A.2.1\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 314 Tm
(A.128)Tj
/TT10 1 Tf
3.3827 0 TD
(POPFx)Tj
/TT2 1 Tf
3.0005 0 TD
(: Pop Flags Register)Tj
/TT6 1 Tf
11 0 0 11 100 297 Tm
(POPF                          ; 9D                   [186] )Tj
0 -1 TD
(POPFW                         ; o16 9D               [186] )Tj
T*
(POPFD                         ; o32 9D               [386])Tj
0 -1.5455 TD
(POPFW)Tj
/TT4 1 Tf
3.0005 0 TD
0.0594 Tw
[( pops a word from the stack and stores it in the bottom 16 bits of the flags register \(or the whole)]TJ
-3.0005 -1 TD
0.1323 Tw
(flags register, on processors below a 386\). )Tj
/TT6 1 Tf
18.0602 0 TD
0 Tw
(POPFD)Tj
/TT4 1 Tf
3.0005 0 TD
0.1323 Tw
[( pops a doubleword and stores it in the entire flags)]TJ
-21.0607 -1 TD
0 Tw
(register.)Tj
/TT6 1 Tf
0 -1.5455 TD
(POPF)Tj
/TT4 1 Tf
2.4004 0 TD
( is an alias mnemonic for either )Tj
/TT6 1 Tf
12.8569 0 TD
(POPFW)Tj
/TT4 1 Tf
3.0005 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(POPFD)Tj
/TT4 1 Tf
3.0005 0 TD
(, depending on the current )Tj
/TT6 1 Tf
10.7187 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting.)Tj
-35.7105 -1.5455 TD
(See also )Tj
/TT6 1 Tf
3.5547 0 TD
(PUSHF)Tj
/TT4 1 Tf
3.0005 0 TD
( \(section A.136\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 182 Tm
(A.129)Tj
/TT10 1 Tf
3.3827 0 TD
(POR)Tj
/TT2 1 Tf
1.8003 0 TD
(: MMX Bitwise OR)Tj
/TT6 1 Tf
11 0 0 11 100 165 Tm
(POR mmxreg,r/m64              ; 0F EB /r             [PENT,MMX])Tj
0 -1.5455 TD
(POR)Tj
/TT4 1 Tf
1.8003 0 TD
0.0267 Tw
[( performs a bitwise OR operation between its two operands \(i.e. each bit of the result is 1 if and only)]TJ
-1.8003 -1 TD
0.0735 Tw
(if at least one of the corresponding bits of the two inputs was 1\), and stores the result in the destination)Tj
T*
0 Tw
(\(first\) operand.)Tj
ET
endstream
endobj
119 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
121 0 obj
<<
/Length 5427
>>
stream
BT
/TT2 1 Tf
14 0 0 14 52.6416 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.130)Tj
/TT10 1 Tf
3.3827 0 TD
(PSLLx)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(PSRLx)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(PSRAx)Tj
/TT2 1 Tf
3.0005 0 TD
(: MMX Bit Shifts)Tj
/TT6 1 Tf
11 0 0 11 100 672 Tm
(PSLLW mmxreg,r/m64            ; 0F F1 /r             [PENT,MMX] )Tj
0 -1 TD
(PSLLW mmxreg,imm8             ; 0F 71 /6 ib          [PENT,MMX])Tj
0 -1.5455 TD
(PSLLD mmxreg,r/m64            ; 0F F2 /r             [PENT,MMX] )Tj
0 -1 TD
(PSLLD mmxreg,imm8             ; 0F 72 /6 ib          [PENT,MMX])Tj
0 -1.5455 TD
(PSLLQ mmxreg,r/m64            ; 0F F3 /r             [PENT,MMX] )Tj
0 -1 TD
(PSLLQ mmxreg,imm8             ; 0F 73 /6 ib          [PENT,MMX])Tj
0 -1.5455 TD
(PSRAW mmxreg,r/m64            ; 0F E1 /r             [PENT,MMX] )Tj
0 -1 TD
(PSRAW mmxreg,imm8             ; 0F 71 /4 ib          [PENT,MMX])Tj
0 -1.5455 TD
(PSRAD mmxreg,r/m64            ; 0F E2 /r             [PENT,MMX] )Tj
0 -1 TD
(PSRAD mmxreg,imm8             ; 0F 72 /4 ib          [PENT,MMX])Tj
0 -1.5455 TD
(PSRLW mmxreg,r/m64            ; 0F D1 /r             [PENT,MMX] )Tj
0 -1 TD
(PSRLW mmxreg,imm8             ; 0F 71 /2 ib          [PENT,MMX])Tj
0 -1.5454 TD
(PSRLD mmxreg,r/m64            ; 0F D2 /r             [PENT,MMX] )Tj
0 -1 TD
(PSRLD mmxreg,imm8             ; 0F 72 /2 ib          [PENT,MMX])Tj
0 -1.5455 TD
(PSRLQ mmxreg,r/m64            ; 0F D3 /r             [PENT,MMX] )Tj
0 -1 TD
(PSRLQ mmxreg,imm8             ; 0F 73 /2 ib          [PENT,MMX])Tj
0 -1.5455 TD
(PSxxQ)Tj
/TT4 1 Tf
3.0005 0 TD
0.0942 Tw
[( perform simple bit shifts on the 64-bit MMX registers: the destination \(first\) operand is shifted)]TJ
-3.0005 -1 TD
0.046 Tw
(left or right by the number of bits given in the source \(second\) operand, and the vacated bits are filled in)Tj
T*
0 Tw
(with zeros \(for a logical shift\) or copies of the original sign bit \(for an arithmetic right shift\).)Tj
/TT6 1 Tf
0 -1.5455 TD
(PSxxW)Tj
/TT4 1 Tf
3.0005 0 TD
0.0213 Tw
[( and )]TJ
/TT6 1 Tf
1.9864 0 TD
0 Tw
(PSxxD)Tj
/TT4 1 Tf
3.0005 0 TD
0.0213 Tw
[( perform packed bit shifts: the destination operand is treated as a vector of four words)]TJ
-7.9873 -1 TD
0.093 Tw
(or two doublewords, and each element is shifted individually, so bits shifted out of one element do not)Tj
T*
0 Tw
(interfere with empty bits coming into the next.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PSLLx)Tj
/TT4 1 Tf
3.0005 0 TD
0.116 Tw
[( and )]TJ
/TT6 1 Tf
2.1759 0 TD
0 Tw
(PSRLx)Tj
/TT4 1 Tf
3.0005 0 TD
0.116 Tw
[( perform logical shifts: the vacated bits at one end of the shifted number are filled)]TJ
-8.1769 -1 TD
0.0202 Tw
(with zeros. )Tj
/TT6 1 Tf
4.678 0 TD
0 Tw
(PSRAx)Tj
/TT4 1 Tf
3.0005 0 TD
0.0202 Tw
[( performs an arithmetic right shift: the vacated bits at the top of the shifted number are)]TJ
-7.6785 -1 TD
0 Tw
(filled with copies of the original top \(sign\) bit.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 328 Tm
(A.131)Tj
/TT10 1 Tf
3.3827 0 TD
(PSUBxx)Tj
/TT2 1 Tf
3.6006 0 TD
(: MMX Packed Subtraction)Tj
/TT6 1 Tf
11 0 0 11 100 311 Tm
(PSUBB mmxreg,r/m64            ; 0F F8 /r             [PENT,MMX] )Tj
0 -1 TD
(PSUBW mmxreg,r/m64            ; 0F F9 /r             [PENT,MMX] )Tj
T*
(PSUBD mmxreg,r/m64            ; 0F FA /r             [PENT,MMX])Tj
0 -1.5455 TD
(PSUBSB mmxreg,r/m64           ; 0F E8 /r             [PENT,MMX] )Tj
0 -1 TD
(PSUBSW mmxreg,r/m64           ; 0F E9 /r             [PENT,MMX])Tj
0 -1.5455 TD
(PSUBUSB mmxreg,r/m64          ; 0F D8 /r             [PENT,MMX] )Tj
0 -1 TD
(PSUBUSW mmxreg,r/m64          ; 0F D9 /r             [PENT,MMX])Tj
0 -1.5455 TD
(PSUBxx)Tj
/TT4 1 Tf
3.6006 0 TD
0.2012 Tw
[( all perform packed subtraction between their two 64-bit operands, storing the result in the)]TJ
-3.6006 -1 TD
0.1211 Tw
(destination \(first\) operand. The )Tj
/TT6 1 Tf
13.1749 0 TD
0 Tw
(PSUBxB)Tj
/TT4 1 Tf
3.6006 0 TD
0.1211 Tw
[( forms treat the 64-bit operands as vectors of eight bytes, and)]TJ
-16.7755 -1 TD
0.0804 Tw
(subtract each byte individually; )Tj
/TT6 1 Tf
13.1511 0 TD
0 Tw
(PSUBxW)Tj
/TT4 1 Tf
3.6006 0 TD
0.0804 Tw
[( treat the operands as vectors of four words; and )]TJ
/TT6 1 Tf
20.2974 0 TD
0 Tw
(PSUBD)Tj
/TT4 1 Tf
3.0005 0 TD
0.0804 Tw
[( treats)]TJ
-40.0496 -1 TD
0 Tw
(its operands as vectors of two doublewords.)Tj
0 -1.5455 TD
0.0787 Tw
(In all cases, the elements of the operand on the right are subtracted from the corresponding elements of)Tj
0 -1 TD
0 Tw
(the operand on the left, not the other way round.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PSUBSB)Tj
/TT4 1 Tf
3.6006 0 TD
0.0536 Tw
[( and )]TJ
/TT6 1 Tf
2.051 0 TD
0 Tw
(PSUBSW)Tj
/TT4 1 Tf
3.6006 0 TD
0.0536 Tw
[( perform signed saturation on the sum of each pair of bytes or words: if the result)]TJ
-9.2522 -1 TD
0.0239 Tw
(of a subtraction is too large or too small to fit into a signed byte or word result, it is clipped \(saturated\) to)Tj
T*
0.2936 Tw
(the largest or smallest value which )Tj
/TT8 1 Tf
15.8688 0 TD
0 Tw
(will)Tj
/TT4 1 Tf
1.5005 0 TD
0.2936 Tw
[( fit. )]TJ
/TT6 1 Tf
2.226 0 TD
0 Tw
(PSUBUSB)Tj
/TT4 1 Tf
4.2007 0 TD
0.2936 Tw
[( and )]TJ
/TT6 1 Tf
2.5311 0 TD
0 Tw
(PSUBUSW)Tj
/TT4 1 Tf
4.2007 0 TD
0.2936 Tw
[( similarly perform unsigned)]TJ
-30.5278 -1 TD
0 Tw
(saturation, clipping to )Tj
/TT6 1 Tf
8.9985 0 TD
(0FFh)Tj
/TT4 1 Tf
2.4004 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(0FFFFh)Tj
/TT4 1 Tf
3.6006 0 TD
( if the result is larger than that.)Tj
ET
endstream
endobj
122 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
124 0 obj
<<
/Length 4993
>>
stream
BT
/TT2 1 Tf
14 0 0 14 52.6416 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.132)Tj
/TT10 1 Tf
3.3827 0 TD
(PSUBSIW)Tj
/TT2 1 Tf
4.2007 0 TD
(: MMX Packed Subtract with Saturation to Implied Destination)Tj
/TT6 1 Tf
11 0 0 11 100 669 Tm
(PSUBSIW mmxreg,r/m64          ; 0F 55 /r             [CYRIX,MMX])Tj
0 -1.5455 TD
(PSUBSIW)Tj
/TT4 1 Tf
4.2007 0 TD
0.1031 Tw
(, specific to the Cyrix extensions to the MMX instruction set, performs the same function as)Tj
/TT6 1 Tf
-4.2007 -1 TD
0 Tw
(PSUBSW)Tj
/TT4 1 Tf
3.6006 0 TD
0.0716 Tw
(, except that the result is not placed in the register specified by the first operand, but instead in)Tj
-3.6006 -1 TD
0 Tw
(the implied destination register, specified as for )Tj
/TT6 1 Tf
19.272 0 TD
(PADDSIW)Tj
/TT4 1 Tf
4.2007 0 TD
( \(section A.115\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 610 Tm
(A.133)Tj
/TT10 1 Tf
3.3827 0 TD
(PUNPCKxxx)Tj
/TT2 1 Tf
5.4009 0 TD
(: Unpack Data)Tj
/TT6 1 Tf
11 0 0 11 100 593 Tm
(PUNPCKHBW mmxreg,r/m64        ; 0F 68 /r             [PENT,MMX] )Tj
0 -1 TD
(PUNPCKHWD mmxreg,r/m64        ; 0F 69 /r             [PENT,MMX] )Tj
T*
(PUNPCKHDQ mmxreg,r/m64        ; 0F 6A /r             [PENT,MMX])Tj
0 -1.5455 TD
(PUNPCKLBW mmxreg,r/m64        ; 0F 60 /r             [PENT,MMX] )Tj
0 -1 TD
(PUNPCKLWD mmxreg,r/m64        ; 0F 61 /r             [PENT,MMX] )Tj
T*
(PUNPCKLDQ mmxreg,r/m64        ; 0F 62 /r             [PENT,MMX])Tj
0 -1.5455 TD
(PUNPCKxx)Tj
/TT4 1 Tf
4.8008 0 TD
0.2229 Tw
[( all treat their operands as vectors, and produce a new vector generated by interleaving)]TJ
-4.8008 -1 TD
0.0916 Tw
(elements from the two inputs. The )Tj
/TT6 1 Tf
14.5187 0 TD
0 Tw
(PUNPCKHxx)Tj
/TT4 1 Tf
5.4009 0 TD
0.0916 Tw
[( instructions start by throwing away the bottom half of)]TJ
-19.9195 -1 TD
0 Tw
(each input operand, and the )Tj
/TT6 1 Tf
11.2734 0 TD
(PUNPCKLxx)Tj
/TT4 1 Tf
5.4009 0 TD
( instructions throw away the top half.)Tj
-16.6743 -1.5455 TD
0.0942 Tw
(The remaining elements, totalling 64 bits, are then interleaved into the destination, alternating elements)Tj
0 -1 TD
0.0314 Tw
(from the second \(source\) operand and the first \(destination\) operand: so the leftmost element in the result)Tj
T*
0 Tw
(always comes from the second operand, and the rightmost from the destination.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PUNPCKxBW)Tj
/TT4 1 Tf
5.4009 0 TD
0.0288 Tw
[( works a byte at a time, )]TJ
/TT6 1 Tf
9.7542 0 TD
0 Tw
(PUNPCKxWD)Tj
/TT4 1 Tf
5.4009 0 TD
0.0288 Tw
[( a word at a time, and )]TJ
/TT6 1 Tf
9.0872 0 TD
0 Tw
(PUNPCKxDQ)Tj
/TT4 1 Tf
5.4009 0 TD
0.0288 Tw
[( a doubleword at a)]TJ
-35.0441 -1 TD
0 Tw
(time.)Tj
0 -1.5455 TD
0.5904 Tw
(So, for example, if the first operand held )Tj
/TT6 1 Tf
21.2181 0 TD
0 Tw
(0x7A6A5A4A3A2A1A0A)Tj
/TT4 1 Tf
10.8018 0 TD
0.5904 Tw
[( and the second held)]TJ
/TT6 1 Tf
-32.0199 -1 TD
0 Tw
(0x7B6B5B4B3B2B1B0B)Tj
/TT4 1 Tf
10.8018 0 TD
(, then:)Tj
-10.8018 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(PUNPCKHBW)Tj
/TT4 1 Tf
5.4009 0 TD
( would return )Tj
/TT6 1 Tf
5.6377 0 TD
(0x7B7A6B6A5B5A4B4A)Tj
/TT4 1 Tf
10.8018 0 TD
(.)Tj
-22.9312 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(PUNPCKHWD)Tj
/TT4 1 Tf
5.4009 0 TD
( would return )Tj
/TT6 1 Tf
5.6377 0 TD
(0x7B6B7A6A5B4B5A4A)Tj
/TT4 1 Tf
10.8018 0 TD
(.)Tj
-22.9312 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(PUNPCKHDQ)Tj
/TT4 1 Tf
5.4009 0 TD
( would return )Tj
/TT6 1 Tf
5.6377 0 TD
(0x7B6B5B4B7A6A5A4A)Tj
/TT4 1 Tf
10.8018 0 TD
(.)Tj
-22.9312 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(PUNPCKLBW)Tj
/TT4 1 Tf
5.4009 0 TD
( would return )Tj
/TT6 1 Tf
5.6377 0 TD
(0x3B3A2B2A1B1A0B0A)Tj
/TT4 1 Tf
10.8018 0 TD
(.)Tj
-22.9312 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(PUNPCKLWD)Tj
/TT4 1 Tf
5.4009 0 TD
( would return )Tj
/TT6 1 Tf
5.6377 0 TD
(0x3B2B3A2A1B0B1A0A)Tj
/TT4 1 Tf
10.8018 0 TD
(.)Tj
-22.9312 -1.5455 TD
(ï)Tj
/TT6 1 Tf
1.0909 0 TD
(PUNPCKLDQ)Tj
/TT4 1 Tf
5.4009 0 TD
( would return )Tj
/TT6 1 Tf
5.6377 0 TD
(0x3B2B1B0B3A2A1A0A)Tj
/TT4 1 Tf
10.8018 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 276 Tm
(A.134)Tj
/TT10 1 Tf
3.3827 0 TD
(PUSH)Tj
/TT2 1 Tf
2.4004 0 TD
(: Push Data on Stack)Tj
/TT6 1 Tf
11 0 0 11 100 259 Tm
(PUSH reg16                    ; o16 50+r             [8086] )Tj
0 -1 TD
(PUSH reg32                    ; o32 50+r             [386])Tj
0 -1.5455 TD
(PUSH r/m16                    ; o16 FF /6            [8086] )Tj
0 -1 TD
(PUSH r/m32                    ; o32 FF /6            [386])Tj
0 -1.5455 TD
(PUSH CS                       ; 0E                   [8086] )Tj
0 -1 TD
(PUSH DS                       ; 1E                   [8086] )Tj
T*
(PUSH ES                       ; 06                   [8086] )Tj
T*
(PUSH SS                       ; 16                   [8086] )Tj
T*
(PUSH FS                       ; 0F A0                [386] )Tj
T*
(PUSH GS                       ; 0F A8                [386])Tj
0 -1.5455 TD
(PUSH imm8                     ; 6A ib                [286] )Tj
0 -1 TD
(PUSH imm16                    ; o16 68 iw            [286] )Tj
T*
(PUSH imm32                    ; o32 68 id            [386])Tj
ET
endstream
endobj
125 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
127 0 obj
<<
/Length 7453
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(PUSH)Tj
/TT4 1 Tf
2.4004 0 TD
0.0001 Tc
0.0018 Tw
( decrements the stack pointer \()Tj
/TT6 1 Tf
12.2545 0 TD
0 Tc
0 Tw
(SP)Tj
/TT4 1 Tf
1.2002 0 TD
0.0005 Tc
0.0014 Tw
( or )Tj
/TT6 1 Tf
1.3368 0 TD
0 Tc
0 Tw
(ESP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0019 Tw
(\) by 2 or 4, and then stores the given value at )Tj
/TT6 1 Tf
18.2677 0 TD
0 Tw
([SS:SP])Tj
/TT4 1 Tf
4.2007 0 TD
0.0006 Tc
0.0013 Tw
( or)Tj
/TT6 1 Tf
-41.4606 -1 TD
0 Tc
0 Tw
([SS:ESP])Tj
/TT4 1 Tf
4.8008 0 TD
(.)Tj
-4.8008 -1.5455 TD
0.0148 Tw
(The address-size attribute of the instruction determines whether )Tj
/TT6 1 Tf
25.8315 0 TD
0 Tw
(SP)Tj
/TT4 1 Tf
1.2002 0 TD
0.0148 Tw
[( or )]TJ
/TT6 1 Tf
1.3625 0 TD
0 Tw
(ESP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0148 Tw
[( is used as the stack pointer: to)]TJ
-30.1945 -1 TD
0 Tw
(deliberately override the default given by the )Tj
/TT6 1 Tf
18.2427 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting, you can use an )Tj
/TT6 1 Tf
9.5811 0 TD
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(a32)Tj
/TT4 1 Tf
1.8003 0 TD
( prefix.)Tj
-35.1577 -1.5455 TD
0.0429 Tw
(The operand-size attribute of the instruction determines whether the stack pointer is decremented by 2 or)Tj
0 -1 TD
0.092 Tw
(4: this means that segment register pushes in )Tj
/TT6 1 Tf
18.844 0 TD
0 Tw
(BITS 32)Tj
/TT4 1 Tf
4.2007 0 TD
0.092 Tw
[( mode will push 4 bytes on the stack, of which)]TJ
-23.0447 -1 TD
0 Tw
(the upper two are undefined. If you need to override that, you can use an )Tj
/TT6 1 Tf
29.2949 0 TD
(o16)Tj
/TT4 1 Tf
1.8003 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(o32)Tj
/TT4 1 Tf
1.8003 0 TD
( prefix.)Tj
-34.2285 -1.5455 TD
0.1368 Tw
(The above opcode listings give two forms for general-purpose register push instructions: for example,)Tj
/TT6 1 Tf
0 -1 TD
0 Tw
(PUSH BX)Tj
/TT4 1 Tf
4.2007 0 TD
0.0703 Tw
[( has the two forms )]TJ
/TT6 1 Tf
7.989 0 TD
0 Tw
(53)Tj
/TT4 1 Tf
1.2002 0 TD
0.0703 Tw
[( and )]TJ
/TT6 1 Tf
2.0844 0 TD
0 Tw
(FF F3)Tj
/TT4 1 Tf
3.0005 0 TD
0.0703 Tw
(. NASM will always generate the shorter form when given)Tj
/TT6 1 Tf
-18.4747 -1 TD
0 Tw
(PUSH BX)Tj
/TT4 1 Tf
4.2007 0 TD
(. NDISASM will disassemble both.)Tj
-4.2007 -1.5455 TD
0.1691 Tw
(Unlike the undocumented and barely supported )Tj
/TT6 1 Tf
20.2314 0 TD
0 Tw
(POP CS)Tj
/TT4 1 Tf
3.6006 0 TD
(, )Tj
/TT6 1 Tf
0.6691 0 TD
(PUSH CS)Tj
/TT4 1 Tf
4.2007 0 TD
0.1691 Tw
[( is a perfectly valid and sensible)]TJ
-28.7018 -1 TD
0 Tw
(instruction, supported on all processors.)Tj
0 -1.5455 TD
0.1418 Tw
(The instruction )Tj
/TT6 1 Tf
6.6155 0 TD
0 Tw
(PUSH SP)Tj
/TT4 1 Tf
4.2007 0 TD
0.1418 Tw
[( may be used to distinguish an 8086 from later processors: on an 8086, the)]TJ
-10.8162 -1 TD
0.0275 Tw
(value of )Tj
/TT6 1 Tf
3.5535 0 TD
0 Tw
(SP)Tj
/TT4 1 Tf
1.2002 0 TD
0.0275 Tw
[( stored is the value it has )]TJ
/TT8 1 Tf
10.3292 0 TD
0 Tw
(after)Tj
/TT4 1 Tf
1.8887 0 TD
0.0275 Tw
[( the push instruction, whereas on later processors it is the value)]TJ
/TT8 1 Tf
-16.9716 -1 TD
0 Tw
(before)Tj
/TT4 1 Tf
2.5547 0 TD
( the push instruction.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 485 Tm
(A.135)Tj
/TT10 1 Tf
3.3827 0 TD
(PUSHAx)Tj
/TT2 1 Tf
3.6006 0 TD
(: Push All General-Purpose Registers)Tj
/TT6 1 Tf
11 0 0 11 100 468 Tm
(PUSHA                         ; 60                   [186] )Tj
0 -1 TD
(PUSHAD                        ; o32 60               [386] )Tj
T*
(PUSHAW                        ; o16 60               [186])Tj
0 -1.5455 TD
(PUSHAW)Tj
/TT4 1 Tf
3.6006 0 TD
0.021 Tw
[( pushes, in succession, )]TJ
/TT6 1 Tf
9.3608 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.521 0 TD
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.521 0 TD
(DX)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.521 0 TD
(BX)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.521 0 TD
(SP)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.521 0 TD
(BP)Tj
/TT4 1 Tf
1.2002 0 TD
(, )Tj
/TT6 1 Tf
0.521 0 TD
(SI)Tj
/TT4 1 Tf
1.2002 0 TD
0.021 Tw
[( and )]TJ
/TT6 1 Tf
1.9858 0 TD
0 Tw
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
0.021 Tw
[( on the stack, decrementing the stack)]TJ
-27.6748 -1 TD
0 Tw
(pointer by a total of 16.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PUSHAD)Tj
/TT4 1 Tf
3.6006 0 TD
0.3364 Tw
[( pushes, in succession, )]TJ
/TT6 1 Tf
10.6223 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.8364 0 TD
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.8364 0 TD
(EDX)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.8364 0 TD
(EBX)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.8364 0 TD
(ESP)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.8364 0 TD
(EBP)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.8364 0 TD
(ESI)Tj
/TT4 1 Tf
1.8003 0 TD
0.3364 Tw
[( and )]TJ
/TT6 1 Tf
2.6166 0 TD
0 Tw
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
0.3364 Tw
[( on the stack,)]TJ
-36.26 -1 TD
0 Tw
(decrementing the stack pointer by a total of 32.)Tj
0 -1.5455 TD
0.0999 Tw
(In both cases, the value of )Tj
/TT6 1 Tf
11.2902 0 TD
0 Tw
(SP)Tj
/TT4 1 Tf
1.2002 0 TD
0.0999 Tw
[( or )]TJ
/TT6 1 Tf
1.5328 0 TD
0 Tw
(ESP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0999 Tw
[( pushed is its )]TJ
/TT8 1 Tf
5.8443 0 TD
0 Tw
(original)Tj
/TT4 1 Tf
3.2227 0 TD
0.0999 Tw
[( value, as it had before the instruction was)]TJ
-24.8905 -1 TD
0 Tw
(executed.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PUSHA)Tj
/TT4 1 Tf
3.0005 0 TD
( is an alias mnemonic for either )Tj
/TT6 1 Tf
12.8569 0 TD
(PUSHAW)Tj
/TT4 1 Tf
3.6006 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(PUSHAD)Tj
/TT4 1 Tf
3.6006 0 TD
(, depending on the current )Tj
/TT6 1 Tf
10.7187 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting.)Tj
-37.5107 -1.5455 TD
(Note that the registers are pushed in order of their numeric values in opcodes \(see section A.2.1\).)Tj
T*
(See also )Tj
/TT6 1 Tf
3.5547 0 TD
(POPA)Tj
/TT4 1 Tf
2.4004 0 TD
( \(section A.127\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 291 Tm
(A.136)Tj
/TT10 1 Tf
3.3827 0 TD
(PUSHFx)Tj
/TT2 1 Tf
3.6006 0 TD
(: Push Flags Register)Tj
/TT6 1 Tf
11 0 0 11 100 274 Tm
(PUSHF                         ; 9C                   [186] )Tj
0 -1 TD
(PUSHFD                        ; o32 9C               [386] )Tj
T*
(PUSHFW                        ; o16 9C               [186])Tj
0 -1.5455 TD
(PUSHFW)Tj
/TT4 1 Tf
3.6006 0 TD
0.0308 Tw
[( pops a word from the stack and stores it in the bottom 16 bits of the flags register \(or the whole)]TJ
-3.6006 -1 TD
0.097 Tw
(flags register, on processors below a 386\). )Tj
/TT6 1 Tf
17.8131 0 TD
0 Tw
(PUSHFD)Tj
/TT4 1 Tf
3.6006 0 TD
0.097 Tw
[( pops a doubleword and stores it in the entire flags)]TJ
-21.4137 -1 TD
0 Tw
(register.)Tj
/TT6 1 Tf
0 -1.5455 TD
(PUSHF)Tj
/TT4 1 Tf
3.0005 0 TD
( is an alias mnemonic for either )Tj
/TT6 1 Tf
12.8569 0 TD
(PUSHFW)Tj
/TT4 1 Tf
3.6006 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(PUSHFD)Tj
/TT4 1 Tf
3.6006 0 TD
(, depending on the current )Tj
/TT6 1 Tf
10.7187 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting.)Tj
-37.5107 -1.5455 TD
(See also )Tj
/TT6 1 Tf
3.5547 0 TD
(POPF)Tj
/TT4 1 Tf
2.4004 0 TD
( \(section A.128\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 159 Tm
(A.137)Tj
/TT10 1 Tf
3.3827 0 TD
(PXOR)Tj
/TT2 1 Tf
2.4004 0 TD
(: MMX Bitwise XOR)Tj
/TT6 1 Tf
11 0 0 11 100 142 Tm
(PXOR mmxreg,r/m64             ; 0F EF /r             [PENT,MMX])Tj
0 -1.5455 TD
(PXOR)Tj
/TT4 1 Tf
2.4004 0 TD
0.0652 Tw
[( performs a bitwise XOR operation between its two operands \(i.e. each bit of the result is 1 if and)]TJ
-2.4004 -1 TD
0.2104 Tw
(only if exactly one of the corresponding bits of the two inputs was 1\), and stores the result in the)Tj
T*
0 Tw
(destination \(first\) operand.)Tj
ET
endstream
endobj
128 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
130 0 obj
<<
/Length 5192
>>
stream
BT
/TT2 1 Tf
14 0 0 14 52.6416 686 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(A.138)Tj
/TT10 1 Tf
3.3827 0 TD
(RCL)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(RCR)Tj
/TT2 1 Tf
1.8003 0 TD
(: Bitwise Rotate through Carry Bit)Tj
/TT6 1 Tf
11 0 0 11 100 669 Tm
(RCL r/m8,1                    ; D0 /2                [8086] )Tj
0 -1 TD
(RCL r/m8,CL                   ; D2 /2                [8086] )Tj
T*
(RCL r/m8,imm8                 ; C0 /2 ib             [286] )Tj
T*
(RCL r/m16,1                   ; o16 D1 /2            [8086] )Tj
T*
(RCL r/m16,CL                  ; o16 D3 /2            [8086] )Tj
T*
(RCL r/m16,imm8                ; o16 C1 /2 ib         [286] )Tj
T*
(RCL r/m32,1                   ; o32 D1 /2            [386] )Tj
T*
(RCL r/m32,CL                  ; o32 D3 /2            [386] )Tj
T*
(RCL r/m32,imm8                ; o32 C1 /2 ib         [386])Tj
0 -1.5455 TD
(RCR r/m8,1                    ; D0 /3                [8086] )Tj
0 -1 TD
(RCR r/m8,CL                   ; D2 /3                [8086] )Tj
T*
(RCR r/m8,imm8                 ; C0 /3 ib             [286] )Tj
T*
(RCR r/m16,1                   ; o16 D1 /3            [8086] )Tj
T*
(RCR r/m16,CL                  ; o16 D3 /3            [8086] )Tj
T*
(RCR r/m16,imm8                ; o16 C1 /3 ib         [286] )Tj
T*
(RCR r/m32,1                   ; o32 D1 /3            [386] )Tj
T*
(RCR r/m32,CL                  ; o32 D3 /3            [386] )Tj
T*
(RCR r/m32,imm8                ; o32 C1 /3 ib         [386])Tj
0 -1.5455 TD
(RCL)Tj
/TT4 1 Tf
1.8003 0 TD
0.3775 Tw
[( and )]TJ
/TT6 1 Tf
2.6989 0 TD
0 Tw
(RCR)Tj
/TT4 1 Tf
1.8003 0 TD
0.3775 Tw
[( perform a 9-bit, 17-bit or 33-bit bitwise rotation operation, involving the given)]TJ
-6.2995 -1 TD
0.056 Tw
(source/destination \(first\) operand and the carry bit. Thus, for example, in the operation )Tj
/TT6 1 Tf
35.6058 0 TD
0 Tw
(RCR AL,1)Tj
/TT4 1 Tf
4.8008 0 TD
0.056 Tw
(, a 9-)Tj
-40.4065 -1 TD
0.0398 Tw
(bit rotation is performed in which )Tj
/TT6 1 Tf
13.9582 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0398 Tw
[( is shifted left by 1, the top bit of )]TJ
/TT6 1 Tf
13.7576 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0398 Tw
[( moves into the carry flag, and)]TJ
-30.1161 -1 TD
0 Tw
(the original value of the carry flag is placed in the low bit of )Tj
/TT6 1 Tf
24.3252 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
(.)Tj
-25.5254 -1.5455 TD
0.0513 Tw
(The number of bits to rotate by is given by the second operand. Only the bottom five bits of the rotation)Tj
0 -1 TD
0 Tw
(count are considered by processors above the 8086.)Tj
0 -1.5455 TD
0.0514 Tw
(You can force the longer \(286 and upwards, beginning with a )Tj
/TT6 1 Tf
25.392 0 TD
0 Tw
(C1)Tj
/TT4 1 Tf
1.2002 0 TD
0.0514 Tw
[( byte\) form of )]TJ
/TT6 1 Tf
6.0373 0 TD
0 Tw
(RCL foo,1)Tj
/TT4 1 Tf
5.4009 0 TD
0.0514 Tw
[( by using a)]TJ
/TT6 1 Tf
-38.0303 -1 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
2.4004 0 TD
( prefix: )Tj
/TT6 1 Tf
3.1655 0 TD
(RCL foo,BYTE 1)Tj
/TT4 1 Tf
8.4014 0 TD
(. Similarly with )Tj
/TT6 1 Tf
6.5 0 TD
(RCR)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 350 Tm
(A.139)Tj
/TT10 1 Tf
3.3827 0 TD
(RDMSR)Tj
/TT2 1 Tf
3.0005 0 TD
(: Read Model-Specific Registers)Tj
/TT6 1 Tf
11 0 0 11 100 333 Tm
(RDMSR                         ; 0F 32                [PENT])Tj
0 -1.5455 TD
(RDMSR)Tj
/TT4 1 Tf
3.0005 0 TD
0.0391 Tw
[( reads the processor Model-Specific Register \(MSR\) whose index is stored in )]TJ
/TT6 1 Tf
31.6289 0 TD
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0391 Tw
(, and stores the)Tj
-36.4297 -1 TD
0 Tw
(result in )Tj
/TT6 1 Tf
3.4995 0 TD
(EDX:EAX)Tj
/TT4 1 Tf
4.2007 0 TD
(. See also )Tj
/TT6 1 Tf
4.0547 0 TD
(WRMSR)Tj
/TT4 1 Tf
3.0005 0 TD
( \(section A.165\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 285 Tm
(A.140)Tj
/TT10 1 Tf
3.3827 0 TD
(RDPMC)Tj
/TT2 1 Tf
3.0005 0 TD
(: Read Performance-Monitoring Counters)Tj
/TT6 1 Tf
11 0 0 11 100 268 Tm
(RDPMC                         ; 0F 33                [P6])Tj
0 -1.5455 TD
(RDPMC)Tj
/TT4 1 Tf
3.0005 0 TD
0.0242 Tw
[( reads the processor performance-monitoring counter whose index is stored in )]TJ
/TT6 1 Tf
31.6735 0 TD
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0242 Tw
(, and stores the)Tj
-36.4743 -1 TD
0 Tw
(result in )Tj
/TT6 1 Tf
3.4995 0 TD
(EDX:EAX)Tj
/TT4 1 Tf
4.2007 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 220 Tm
(A.141)Tj
/TT10 1 Tf
3.3827 0 TD
(RDTSC)Tj
/TT2 1 Tf
3.0005 0 TD
(: Read Time-Stamp Counter)Tj
/TT6 1 Tf
11 0 0 11 100 203 Tm
(RDTSC                         ; 0F 31                [PENT])Tj
0 -1.5455 TD
(RDTSC)Tj
/TT4 1 Tf
3.0005 0 TD
( reads the processorís time-stamp counter into )Tj
/TT6 1 Tf
18.689 0 TD
(EDX:EAX)Tj
/TT4 1 Tf
4.2007 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 166 Tm
(A.142)Tj
/TT10 1 Tf
3.3827 0 TD
(RET)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(RETF)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(RETN)Tj
/TT2 1 Tf
2.4004 0 TD
(: Return from Procedure Call)Tj
/TT6 1 Tf
11 0 0 11 100 149 Tm
(RET                           ; C3                   [8086] )Tj
0 -1 TD
(RET imm16                     ; C2 iw                [8086])Tj
0 -1.5455 TD
(RETF                          ; CB                   [8086] )Tj
0 -1 TD
(RETF imm16                    ; CA iw                [8086])Tj
ET
endstream
endobj
131 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
133 0 obj
<<
/Length 5434
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(RETN                          ; C3                   [8086] )Tj
0 -1 TD
(RETN imm16                    ; C2 iw                [8086])Tj
0 -1.5455 TD
(RET)Tj
/TT4 1 Tf
1.8003 0 TD
0.0069 Tw
(, and its exact synonym )Tj
/TT6 1 Tf
9.6996 0 TD
0 Tw
(RETN)Tj
/TT4 1 Tf
2.4004 0 TD
0.0069 Tw
(, pop )Tj
/TT6 1 Tf
2.2638 0 TD
0 Tw
(IP)Tj
/TT4 1 Tf
1.2002 0 TD
0.0069 Tw
[( or )]TJ
/TT6 1 Tf
1.3468 0 TD
0 Tw
(EIP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0069 Tw
[( from the stack and transfer control to the new address.)]TJ
-20.5115 -1 TD
0.2316 Tw
(Optionally, if a numeric second operand is provided, they increment the stack pointer by a further)Tj
/TT6 1 Tf
T*
0 Tw
(imm16)Tj
/TT4 1 Tf
3.0005 0 TD
( bytes after popping the return address.)Tj
/TT6 1 Tf
-3.0005 -1.5455 TD
(RETF)Tj
/TT4 1 Tf
2.4004 0 TD
0.0187 Tw
[( executes a far return: after popping )]TJ
/TT6 1 Tf
14.6517 0 TD
0 Tw
(IP)Tj
/TT4 1 Tf
1.2002 0 TD
(/)Tj
/TT6 1 Tf
0.2778 0 TD
(EIP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0187 Tw
(, it then pops )Tj
/TT6 1 Tf
5.4912 0 TD
0 Tw
(CS)Tj
/TT4 1 Tf
1.2002 0 TD
0.0187 Tw
(, and )Tj
/TT8 1 Tf
2.2312 0 TD
0 Tw
(then)Tj
/TT4 1 Tf
1.7217 0 TD
0.0187 Tw
[( increments the stack pointer)]TJ
-30.9747 -1 TD
0 Tw
(by the optional argument if present.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 591 Tm
(A.143)Tj
/TT10 1 Tf
3.3827 0 TD
(ROL)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(ROR)Tj
/TT2 1 Tf
1.8003 0 TD
(: Bitwise Rotate)Tj
/TT6 1 Tf
11 0 0 11 100 574 Tm
(ROL r/m8,1                    ; D0 /0                [8086] )Tj
0 -1 TD
(ROL r/m8,CL                   ; D2 /0                [8086] )Tj
T*
(ROL r/m8,imm8                 ; C0 /0 ib             [286] )Tj
T*
(ROL r/m16,1                   ; o16 D1 /0            [8086] )Tj
T*
(ROL r/m16,CL                  ; o16 D3 /0            [8086] )Tj
T*
(ROL r/m16,imm8                ; o16 C1 /0 ib         [286] )Tj
T*
(ROL r/m32,1                   ; o32 D1 /0            [386] )Tj
T*
(ROL r/m32,CL                  ; o32 D3 /0            [386] )Tj
T*
(ROL r/m32,imm8                ; o32 C1 /0 ib         [386])Tj
0 -1.5455 TD
(ROR r/m8,1                    ; D0 /1                [8086] )Tj
0 -1 TD
(ROR r/m8,CL                   ; D2 /1                [8086] )Tj
T*
(ROR r/m8,imm8                 ; C0 /1 ib             [286] )Tj
T*
(ROR r/m16,1                   ; o16 D1 /1            [8086] )Tj
T*
(ROR r/m16,CL                  ; o16 D3 /1            [8086] )Tj
T*
(ROR r/m16,imm8                ; o16 C1 /1 ib         [286] )Tj
T*
(ROR r/m32,1                   ; o32 D1 /1            [386] )Tj
T*
(ROR r/m32,CL                  ; o32 D3 /1            [386] )Tj
T*
(ROR r/m32,imm8                ; o32 C1 /1 ib         [386])Tj
0 -1.5455 TD
(ROL)Tj
/TT4 1 Tf
1.8003 0 TD
0.0603 Tw
[( and )]TJ
/TT6 1 Tf
2.0645 0 TD
0 Tw
(ROR)Tj
/TT4 1 Tf
1.8003 0 TD
0.0603 Tw
[( perform a bitwise rotation operation on the given source/destination \(first\) operand. Thus,)]TJ
-5.665 -1 TD
0.0554 Tw
(for example, in the operation )Tj
/TT6 1 Tf
12.1063 0 TD
0 Tw
(ROR AL,1)Tj
/TT4 1 Tf
4.8008 0 TD
0.0554 Tw
(, an 8-bit rotation is performed in which )Tj
/TT6 1 Tf
16.6897 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.0554 Tw
[( is shifted left by 1)]TJ
-34.797 -1 TD
0 Tw
(and the original top bit of )Tj
/TT6 1 Tf
10.4424 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
( moves round into the low bit.)Tj
-11.6426 -1.5455 TD
0.0197 Tw
(The number of bits to rotate by is given by the second operand. Only the bottom 3, 4 or 5 bits \(depending)Tj
0 -1 TD
0 Tw
(on the source operand size\) of the rotation count are considered by processors above the 8086.)Tj
0 -1.5455 TD
0.0514 Tw
(You can force the longer \(286 and upwards, beginning with a )Tj
/TT6 1 Tf
25.392 0 TD
0 Tw
(C1)Tj
/TT4 1 Tf
1.2002 0 TD
0.0514 Tw
[( byte\) form of )]TJ
/TT6 1 Tf
6.0373 0 TD
0 Tw
(ROL foo,1)Tj
/TT4 1 Tf
5.4009 0 TD
0.0514 Tw
[( by using a)]TJ
/TT6 1 Tf
-38.0303 -1 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
2.4004 0 TD
( prefix: )Tj
/TT6 1 Tf
3.1655 0 TD
(ROL foo,BYTE 1)Tj
/TT4 1 Tf
8.4014 0 TD
(. Similarly with )Tj
/TT6 1 Tf
6.5 0 TD
(ROR)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 266 Tm
(A.144)Tj
/TT10 1 Tf
3.3827 0 TD
(RSM)Tj
/TT2 1 Tf
1.8003 0 TD
(: Resume from System-Management Mode)Tj
/TT6 1 Tf
11 0 0 11 100 249 Tm
(RSM                           ; 0F AA                [PENT])Tj
0 -1.5455 TD
(RSM)Tj
/TT4 1 Tf
1.8003 0 TD
( returns the processor to its normal operating mode when it was in System-Management Mode.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 212 Tm
(A.145)Tj
/TT10 1 Tf
3.3827 0 TD
(SAHF)Tj
/TT2 1 Tf
2.4004 0 TD
(: Store AH to Flags)Tj
/TT6 1 Tf
11 0 0 11 100 195 Tm
(SAHF                          ; 9E                   [8086])Tj
0 -1.5455 TD
(SAHF)Tj
/TT4 1 Tf
2.4004 0 TD
0.1139 Tw
[( sets the low byte of the flags word according to the contents of the )]TJ
/TT6 1 Tf
28.7854 0 TD
0 Tw
(AH)Tj
/TT4 1 Tf
1.2002 0 TD
0.1139 Tw
[( register. See also )]TJ
/TT6 1 Tf
7.759 0 TD
0 Tw
(LAHF)Tj
/TT4 1 Tf
-40.1451 -1 TD
(\(section A.90\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 147 Tm
(A.146)Tj
/TT10 1 Tf
3.3827 0 TD
(SAL)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(SAR)Tj
/TT2 1 Tf
1.8003 0 TD
(: Bitwise Arithmetic Shifts)Tj
/TT6 1 Tf
11 0 0 11 100 130 Tm
(SAL r/m8,1                    ; D0 /4                [8086] )Tj
0 -1 TD
(SAL r/m8,CL                   ; D2 /4                [8086] )Tj
T*
(SAL r/m8,imm8                 ; C0 /4 ib             [286] )Tj
ET
endstream
endobj
134 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
137 0 obj
<<
/Length 4539
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(SAL r/m16,1                   ; o16 D1 /4            [8086] )Tj
0 -1 TD
(SAL r/m16,CL                  ; o16 D3 /4            [8086] )Tj
T*
(SAL r/m16,imm8                ; o16 C1 /4 ib         [286] )Tj
T*
(SAL r/m32,1                   ; o32 D1 /4            [386] )Tj
T*
(SAL r/m32,CL                  ; o32 D3 /4            [386] )Tj
T*
(SAL r/m32,imm8                ; o32 C1 /4 ib         [386])Tj
0 -1.5455 TD
(SAR r/m8,1                    ; D0 /0                [8086] )Tj
0 -1 TD
(SAR r/m8,CL                   ; D2 /0                [8086] )Tj
T*
(SAR r/m8,imm8                 ; C0 /0 ib             [286] )Tj
T*
(SAR r/m16,1                   ; o16 D1 /0            [8086] )Tj
T*
(SAR r/m16,CL                  ; o16 D3 /0            [8086] )Tj
T*
(SAR r/m16,imm8                ; o16 C1 /0 ib         [286] )Tj
T*
(SAR r/m32,1                   ; o32 D1 /0            [386] )Tj
T*
(SAR r/m32,CL                  ; o32 D3 /0            [386] )Tj
T*
(SAR r/m32,imm8                ; o32 C1 /0 ib         [386])Tj
0 -1.5455 TD
(SAL)Tj
/TT4 1 Tf
1.8003 0 TD
0.0862 Tw
[( and )]TJ
/TT6 1 Tf
2.1163 0 TD
0 Tw
(SAR)Tj
/TT4 1 Tf
1.8003 0 TD
0.0862 Tw
[( perform an arithmetic shift operation on the given source/destination \(first\) operand. The)]TJ
-5.7169 -1 TD
0.0838 Tw
(vacated bits are filled with zero for )Tj
/TT6 1 Tf
14.8299 0 TD
0 Tw
(SAL)Tj
/TT4 1 Tf
1.8003 0 TD
0.0838 Tw
(, and with copies of the original high bit of the source operand)Tj
-16.6302 -1 TD
0 Tw
(for )Tj
/TT6 1 Tf
1.416 0 TD
(SAR)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT6 1 Tf
-3.2163 -1.5455 TD
(SAL)Tj
/TT4 1 Tf
1.8003 0 TD
0.0946 Tw
[( is a synonym for )]TJ
/TT6 1 Tf
7.6668 0 TD
0 Tw
(SHL)Tj
/TT4 1 Tf
1.8003 0 TD
0.0946 Tw
[( \(see section A.152\). NASM will assemble either one to the same code, but)]TJ
-11.2674 -1 TD
0 Tw
(NDISASM will always disassemble that code as )Tj
/TT6 1 Tf
19.6362 0 TD
(SHL)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-21.4365 -1.5454 TD
0.0435 Tw
(The number of bits to shift by is given by the second operand. Only the bottom 3, 4 or 5 bits \(depending)Tj
0 -1 TD
0 Tw
(on the source operand size\) of the shift count are considered by processors above the 8086.)Tj
0 -1.5455 TD
0.0514 Tw
(You can force the longer \(286 and upwards, beginning with a )Tj
/TT6 1 Tf
25.392 0 TD
0 Tw
(C1)Tj
/TT4 1 Tf
1.2002 0 TD
0.0514 Tw
[( byte\) form of )]TJ
/TT6 1 Tf
6.0373 0 TD
0 Tw
(SAL foo,1)Tj
/TT4 1 Tf
5.4009 0 TD
0.0514 Tw
[( by using a)]TJ
/TT6 1 Tf
-38.0303 -1 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
2.4004 0 TD
( prefix: )Tj
/TT6 1 Tf
3.1655 0 TD
(SAL foo,BYTE 1)Tj
/TT4 1 Tf
8.4014 0 TD
(. Similarly with )Tj
/TT6 1 Tf
6.5 0 TD
(SAR)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 386 Tm
(A.147)Tj
/TT10 1 Tf
3.3827 0 TD
(SALC)Tj
/TT2 1 Tf
2.4004 0 TD
(: Set AL from Carry Flag)Tj
/TT6 1 Tf
11 0 0 11 100 369 Tm
(SALC                          ; D6                   [8086,UNDOC])Tj
0 -1.5455 TD
(SALC)Tj
/TT4 1 Tf
2.4004 0 TD
0.0639 Tw
[( is an early undocumented instruction similar in concept to )]TJ
/TT6 1 Tf
24.355 0 TD
0 Tw
(SETcc)Tj
/TT4 1 Tf
3.0005 0 TD
0.0639 Tw
[( \(section A.150\). Its function is)]TJ
-29.7559 -1 TD
0 Tw
(to set )Tj
/TT6 1 Tf
2.3887 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
( to zero if the carry flag is clear, or to )Tj
/TT6 1 Tf
15.1597 0 TD
(0xFF)Tj
/TT4 1 Tf
2.4004 0 TD
( if it is set.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 321 Tm
(A.148)Tj
/TT10 1 Tf
3.3827 0 TD
(SBB)Tj
/TT2 1 Tf
1.8003 0 TD
(: Subtract with Borrow)Tj
/TT6 1 Tf
11 0 0 11 100 304 Tm
(SBB r/m8,reg8                 ; 18 /r                [8086] )Tj
0 -1 TD
(SBB r/m16,reg16               ; o16 19 /r            [8086] )Tj
T*
(SBB r/m32,reg32               ; o32 19 /r            [386])Tj
0 -1.5455 TD
(SBB reg8,r/m8                 ; 1A /r                [8086] )Tj
0 -1 TD
(SBB reg16,r/m16               ; o16 1B /r            [8086] )Tj
T*
(SBB reg32,r/m32               ; o32 1B /r            [386])Tj
0 -1.5455 TD
(SBB r/m8,imm8                 ; 80 /3 ib             [8086] )Tj
0 -1 TD
(SBB r/m16,imm16               ; o16 81 /3 iw         [8086] )Tj
T*
(SBB r/m32,imm32               ; o32 81 /3 id         [386])Tj
0 -1.5455 TD
(SBB r/m16,imm8                ; o16 83 /3 ib         [8086] )Tj
0 -1 TD
(SBB r/m32,imm8                ; o32 83 /3 ib         [8086])Tj
0 -1.5455 TD
(SBB AL,imm8                   ; 1C ib                [8086] )Tj
0 -1 TD
(SBB AX,imm16                  ; o16 1D iw            [8086] )Tj
T*
(SBB EAX,imm32                 ; o32 1D id            [386])Tj
ET
endstream
endobj
138 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
140 0 obj
<<
/Length 6832
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(SBB)Tj
/TT4 1 Tf
1.8003 0 TD
0.0135 Tw
[( performs integer subtraction: it subtracts its second operand, plus the value of the carry flag, from its)]TJ
-1.8003 -1 TD
0.0338 Tw
(first, and leaves the result in its destination \(first\) operand. The flags are set according to the result of the)Tj
T*
0 Tw
(operation: in particular, the carry flag is affected and can be used by a subsequent )Tj
/TT6 1 Tf
32.8755 0 TD
(SBB)Tj
/TT4 1 Tf
1.8003 0 TD
( instruction.)Tj
-34.6758 -1.5455 TD
0.0982 Tw
(In the forms with an 8-bit immediate second operand and a longer first operand, the second operand is)Tj
0 -1 TD
0.0503 Tw
(considered to be signed, and is sign-extended to the length of the first operand. In these cases, the )Tj
/TT6 1 Tf
40.1451 0 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
-40.1451 -1 TD
(qualifier is necessary to force NASM to generate this form of the instruction.)Tj
0 -1.5455 TD
0.1324 Tw
(To subtract one number from another without also subtracting the contents of the carry flag, use )Tj
/TT6 1 Tf
40.7452 0 TD
0 Tw
(SUB)Tj
/TT4 1 Tf
-40.7452 -1 TD
(\(section A.159\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 580 Tm
(A.149)Tj
/TT10 1 Tf
3.3827 0 TD
(SCASB)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(SCASW)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(SCASD)Tj
/TT2 1 Tf
3.0005 0 TD
(: Scan String)Tj
/TT6 1 Tf
11 0 0 11 100 563 Tm
(SCASB                         ; AE                   [8086] )Tj
0 -1 TD
(SCASW                         ; o16 AF               [8086] )Tj
T*
(SCASD                         ; o32 AF               [386])Tj
0 -1.5455 TD
(SCASB)Tj
/TT4 1 Tf
3.0005 0 TD
0.3222 Tw
[( compares the byte in )]TJ
/TT6 1 Tf
10.4138 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.3222 Tw
[( with the byte at )]TJ
/TT6 1 Tf
8.3039 0 TD
0 Tw
([ES:DI])Tj
/TT4 1 Tf
4.2007 0 TD
0.3222 Tw
[( or )]TJ
/TT6 1 Tf
1.9774 0 TD
0 Tw
([ES:EDI])Tj
/TT4 1 Tf
4.8008 0 TD
0.3222 Tw
(, and sets the flags)Tj
-33.8973 -1 TD
0.0781 Tw
(accordingly. It then increments or decrements \(depending on the direction flag: increments if the flag is)Tj
T*
0 Tw
(clear, decrements if it is set\) )Tj
/TT6 1 Tf
11.5229 0 TD
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
( \(or )Tj
/TT6 1 Tf
1.666 0 TD
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
(\).)Tj
-16.1895 -1.5455 TD
0.0166 Tw
(The register used is )Tj
/TT6 1 Tf
8.1195 0 TD
0 Tw
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
0.0166 Tw
[( if the address size is 16 bits, and )]TJ
/TT6 1 Tf
13.591 0 TD
0 Tw
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0166 Tw
[( if it is 32 bits. If you need to use an address)]TJ
-24.7109 -1 TD
0 Tw
(size not equal to the current )Tj
/TT6 1 Tf
11.3291 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting, you can use an explicit )Tj
/TT6 1 Tf
12.8301 0 TD
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(a32)Tj
/TT4 1 Tf
1.8003 0 TD
( prefix.)Tj
-31.4932 -1.5455 TD
0.0994 Tw
(Segment override prefixes have no effect for this instruction: the use of )Tj
/TT6 1 Tf
29.9619 0 TD
0 Tw
(ES)Tj
/TT4 1 Tf
1.2002 0 TD
0.0994 Tw
[( for the load from )]TJ
/TT6 1 Tf
7.8005 0 TD
0 Tw
([DI])Tj
/TT4 1 Tf
2.4004 0 TD
0.0994 Tw
[( or)]TJ
/TT6 1 Tf
-41.363 -1 TD
0 Tw
([EDI])Tj
/TT4 1 Tf
3.0005 0 TD
( cannot be overridden.)Tj
/TT6 1 Tf
-3.0005 -1.5455 TD
(SCASW)Tj
/TT4 1 Tf
3.0005 0 TD
0.146 Tw
[( and )]TJ
/TT6 1 Tf
2.2359 0 TD
0 Tw
(SCASD)Tj
/TT4 1 Tf
3.0005 0 TD
0.146 Tw
[( work in the same way, but they compare a word to )]TJ
/TT6 1 Tf
22.4964 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.146 Tw
[( or a doubleword to )]TJ
/TT6 1 Tf
8.8117 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
-40.7452 -1 TD
(instead of a byte to )Tj
/TT6 1 Tf
7.8589 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
(, and increment or decrement the addressing registers by 2 or 4 instead of 1.)Tj
-9.0591 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.8049 0 TD
(REPE)Tj
/TT4 1 Tf
2.4004 0 TD
0.0002 Tw
( and )Tj
/TT6 1 Tf
1.9443 0 TD
0 Tw
(REPNE)Tj
/TT4 1 Tf
3.0005 0 TD
0.0002 Tw
( prefixes \(equivalently, )Tj
/TT6 1 Tf
9.4973 0 TD
0 Tw
(REPZ)Tj
/TT4 1 Tf
2.4004 0 TD
0.0002 Tw
( and )Tj
/TT6 1 Tf
1.9443 0 TD
0 Tw
(REPNZ)Tj
/TT4 1 Tf
3.0005 0 TD
0.0002 Tw
(\) may be used to repeat the instruction up)Tj
-25.9927 -1 TD
0 Tw
(to )Tj
/TT6 1 Tf
1.1769 0 TD
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
0.1491 Tw
[( \(or )]TJ
/TT6 1 Tf
1.9641 0 TD
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1491 Tw
[( ñ again, the address size chooses which\) times until the first unequal or equal byte is)]TJ
-6.1415 -1 TD
0 Tw
(found.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 359 Tm
(A.150)Tj
/TT10 1 Tf
3.3827 0 TD
(SETcc)Tj
/TT2 1 Tf
3.0005 0 TD
(: Set Register from Condition)Tj
/TT6 1 Tf
11 0 0 11 100 342 Tm
(SETcc r/m8                    ; 0F 90+cc /2          [386])Tj
0 -1.5455 TD
(SETcc)Tj
/TT4 1 Tf
3.0005 0 TD
( sets the given 8-bit operand to zero if its condition is not satisfied, and to 1 if it is.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 305 Tm
(A.151)Tj
/TT10 1 Tf
3.3827 0 TD
(SGDT)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(SIDT)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(SLDT)Tj
/TT2 1 Tf
2.4004 0 TD
(: Store Descriptor Table Pointers)Tj
/TT6 1 Tf
11 0 0 11 100 288 Tm
(SGDT mem                      ; 0F 01 /0             [286,PRIV] )Tj
0 -1 TD
(SIDT mem                      ; 0F 01 /1             [286,PRIV] )Tj
T*
(SLDT r/m16                    ; 0F 00 /0             [286,PRIV])Tj
0 -1.5455 TD
(SGDT)Tj
/TT4 1 Tf
2.4004 0 TD
0.1161 Tw
[( and )]TJ
/TT6 1 Tf
2.1761 0 TD
0 Tw
(SIDT)Tj
/TT4 1 Tf
2.4004 0 TD
0.1161 Tw
[( both take a 6-byte memory area as an operand: they store the contents of the GDTR)]TJ
-6.9768 -1 TD
0.1392 Tw
(\(global descriptor table register\) or IDTR \(interrupt descriptor table register\) into that area as a 32-bit)Tj
T*
0.0511 Tw
(linear address and a 16-bit size limit from that area \(in that order\). These are the only instructions which)Tj
T*
0 Tw
(directly use )Tj
/TT8 1 Tf
4.8872 0 TD
(linear)Tj
/TT4 1 Tf
2.3887 0 TD
( addresses, rather than segment/offset pairs.)Tj
/TT6 1 Tf
-7.2759 -1.5455 TD
(SLDT)Tj
/TT4 1 Tf
2.4004 0 TD
0.2453 Tw
[( stores the segment selector corresponding to the LDT \(local descriptor table\) into the given)]TJ
-2.4004 -1 TD
0 Tw
(operand.)Tj
0 -1.5455 TD
(See also )Tj
/TT6 1 Tf
3.5547 0 TD
(LGDT)Tj
/TT4 1 Tf
2.4004 0 TD
(, )Tj
/TT6 1 Tf
0.5 0 TD
(LIDT)Tj
/TT4 1 Tf
2.4004 0 TD
( and )Tj
/TT6 1 Tf
1.9438 0 TD
(LLDT)Tj
/TT4 1 Tf
2.4004 0 TD
( \(section A.95\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 151 Tm
(A.152)Tj
/TT10 1 Tf
3.3827 0 TD
(SHL)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(SHR)Tj
/TT2 1 Tf
1.8003 0 TD
(: Bitwise Logical Shifts)Tj
/TT6 1 Tf
11 0 0 11 100 134 Tm
(SHL r/m8,1                    ; D0 /4                [8086] )Tj
0 -1 TD
(SHL r/m8,CL                   ; D2 /4                [8086] )Tj
T*
(SHL r/m8,imm8                 ; C0 /4 ib             [286] )Tj
T*
(SHL r/m16,1                   ; o16 D1 /4            [8086] )Tj
ET
endstream
endobj
141 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
143 0 obj
<<
/Length 5390
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(SHL r/m16,CL                  ; o16 D3 /4            [8086] )Tj
0 -1 TD
(SHL r/m16,imm8                ; o16 C1 /4 ib         [286] )Tj
T*
(SHL r/m32,1                   ; o32 D1 /4            [386] )Tj
T*
(SHL r/m32,CL                  ; o32 D3 /4            [386] )Tj
T*
(SHL r/m32,imm8                ; o32 C1 /4 ib         [386])Tj
0 -1.5455 TD
(SHR r/m8,1                    ; D0 /5                [8086] )Tj
0 -1 TD
(SHR r/m8,CL                   ; D2 /5                [8086] )Tj
T*
(SHR r/m8,imm8                 ; C0 /5 ib             [286] )Tj
T*
(SHR r/m16,1                   ; o16 D1 /5            [8086] )Tj
T*
(SHR r/m16,CL                  ; o16 D3 /5            [8086] )Tj
T*
(SHR r/m16,imm8                ; o16 C1 /5 ib         [286] )Tj
T*
(SHR r/m32,1                   ; o32 D1 /5            [386] )Tj
T*
(SHR r/m32,CL                  ; o32 D3 /5            [386] )Tj
T*
(SHR r/m32,imm8                ; o32 C1 /5 ib         [386])Tj
0 -1.5455 TD
(SHL)Tj
/TT4 1 Tf
1.8003 0 TD
0.2171 Tw
[( and )]TJ
/TT6 1 Tf
2.3781 0 TD
0 Tw
(SHR)Tj
/TT4 1 Tf
1.8003 0 TD
0.2171 Tw
[( perform a logical shift operation on the given source/destination \(first\) operand. The)]TJ
-5.9787 -1 TD
0 Tw
(vacated bits are filled with zero.)Tj
0 -1.5455 TD
0.0791 Tw
(A synonym for )Tj
/TT6 1 Tf
6.5426 0 TD
0 Tw
(SHL)Tj
/TT4 1 Tf
1.8003 0 TD
0.0791 Tw
[( is )]TJ
/TT6 1 Tf
1.3253 0 TD
0 Tw
(SAL)Tj
/TT4 1 Tf
1.8003 0 TD
0.0791 Tw
[( \(see section A.146\). NASM will assemble either one to the same code, but)]TJ
-11.4684 -1 TD
0 Tw
(NDISASM will always disassemble that code as )Tj
/TT6 1 Tf
19.6362 0 TD
(SHL)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
-21.4365 -1.5455 TD
0.0435 Tw
(The number of bits to shift by is given by the second operand. Only the bottom 3, 4 or 5 bits \(depending)Tj
0 -1 TD
0 Tw
(on the source operand size\) of the shift count are considered by processors above the 8086.)Tj
0 -1.5455 TD
0.0514 Tw
(You can force the longer \(286 and upwards, beginning with a )Tj
/TT6 1 Tf
25.392 0 TD
0 Tw
(C1)Tj
/TT4 1 Tf
1.2002 0 TD
0.0514 Tw
[( byte\) form of )]TJ
/TT6 1 Tf
6.0373 0 TD
0 Tw
(SHL foo,1)Tj
/TT4 1 Tf
5.4009 0 TD
0.0514 Tw
[( by using a)]TJ
/TT6 1 Tf
-38.0303 -1 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
2.4004 0 TD
( prefix: )Tj
/TT6 1 Tf
3.1655 0 TD
(SHL foo,BYTE 1)Tj
/TT4 1 Tf
8.4014 0 TD
(. Similarly with )Tj
/TT6 1 Tf
6.5 0 TD
(SHR)Tj
/TT4 1 Tf
1.8003 0 TD
(.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 408 Tm
(A.153)Tj
/TT10 1 Tf
3.3827 0 TD
(SHLD)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(SHRD)Tj
/TT2 1 Tf
2.4004 0 TD
(: Bitwise Double-Precision Shifts)Tj
/TT6 1 Tf
11 0 0 11 100 391 Tm
(SHLD r/m16,reg16,imm8         ; o16 0F A4 /r ib      [386] )Tj
0 -1 TD
(SHLD r/m16,reg32,imm8         ; o32 0F A4 /r ib      [386] )Tj
T*
(SHLD r/m16,reg16,CL           ; o16 0F A5 /r         [386] )Tj
T*
(SHLD r/m16,reg32,CL           ; o32 0F A5 /r         [386])Tj
0 -1.5455 TD
(SHRD r/m16,reg16,imm8         ; o16 0F AC /r ib      [386] )Tj
0 -1 TD
(SHRD r/m32,reg32,imm8         ; o32 0F AC /r ib      [386] )Tj
T*
(SHRD r/m16,reg16,CL           ; o16 0F AD /r         [386] )Tj
T*
(SHRD r/m32,reg32,CL           ; o32 0F AD /r         [386])Tj
0 -1.5455 TD
(SHLD)Tj
/TT4 1 Tf
2.4004 0 TD
0.0075 Tw
[( performs a double-precision left shift. It notionally places its second operand to the right of its first,)]TJ
-2.4004 -1 TD
0.2061 Tw
(then shifts the entire bit string thus generated to the left by a number of bits specified in the third)Tj
T*
0.0648 Tw
(operand. It then updates only the )Tj
/TT8 1 Tf
13.7464 0 TD
0 Tw
(first)Tj
/TT4 1 Tf
1.6118 0 TD
0.0648 Tw
[( operand according to the result of this. The second operand is not)]TJ
-15.3583 -1 TD
0 Tw
(modified.)Tj
/TT6 1 Tf
0 -1.5455 TD
(SHRD)Tj
/TT4 1 Tf
2.4004 0 TD
0.1243 Tw
[( performs the corresponding right shift: it notionally places the second operand to the )]TJ
/TT8 1 Tf
36.0645 0 TD
0 Tw
(left)Tj
/TT4 1 Tf
1.2773 0 TD
0.1243 Tw
[( of the)]TJ
-39.7422 -1 TD
0 Tw
(first, shifts the whole bit string right, and updates only the first operand.)Tj
0 -1.5455 TD
0.4214 Tw
(For example, if )Tj
/TT6 1 Tf
7.6515 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.4214 Tw
[( holds )]TJ
/TT6 1 Tf
3.5099 0 TD
0 Tw
(0x01234567)Tj
/TT4 1 Tf
6.001 0 TD
0.4214 Tw
[( and )]TJ
/TT6 1 Tf
2.7867 0 TD
0 Tw
(EBX)Tj
/TT4 1 Tf
1.8003 0 TD
0.4214 Tw
[( holds )]TJ
/TT6 1 Tf
3.5099 0 TD
0 Tw
(0x89ABCDEF)Tj
/TT4 1 Tf
6.001 0 TD
0.4214 Tw
(, then the instruction)Tj
/TT6 1 Tf
-33.0605 -1 TD
0 Tw
(SHLD EAX,EBX,4)Tj
/TT4 1 Tf
8.4014 0 TD
0.568 Tw
[( would update )]TJ
/TT6 1 Tf
7.6194 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
0.568 Tw
[( to hold )]TJ
/TT6 1 Tf
5.0096 0 TD
0 Tw
(0x12345678)Tj
/TT4 1 Tf
6.001 0 TD
0.568 Tw
(. Under the same conditions,)Tj
/TT6 1 Tf
-28.8317 -1 TD
0 Tw
(SHRD EAX,EBX,4)Tj
/TT4 1 Tf
8.4014 0 TD
( would update )Tj
/TT6 1 Tf
5.9155 0 TD
(EAX)Tj
/TT4 1 Tf
1.8003 0 TD
( to hold )Tj
/TT6 1 Tf
3.3057 0 TD
(0xF0123456)Tj
/TT4 1 Tf
6.001 0 TD
(.)Tj
-25.4238 -1.5455 TD
0.039 Tw
(The number of bits to shift by is given by the third operand. Only the bottom 5 bits of the shift count are)Tj
0 -1 TD
0 Tw
(considered.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 143 Tm
(A.154)Tj
/TT10 1 Tf
3.3827 0 TD
(SMI)Tj
/TT2 1 Tf
1.8003 0 TD
(: System Management Interrupt)Tj
/TT6 1 Tf
11 0 0 11 100 126 Tm
(SMI                           ; F1                   [386,UNDOC])Tj
ET
endstream
endobj
144 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT8 7 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
146 0 obj
<<
/Length 6200
>>
stream
BT
/TT4 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0.0246 Tw
(This is an opcode apparently supported by some AMD processors \(which is why it can generate the same)Tj
0 -1 TD
0 Tw
(opcode as )Tj
/TT6 1 Tf
4.2207 0 TD
(INT1)Tj
/TT4 1 Tf
2.4004 0 TD
(\), and places the machine into system-management mode, a special debugging mode.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 658 Tm
(A.155)Tj
/TT10 1 Tf
3.3827 0 TD
(SMSW)Tj
/TT2 1 Tf
2.4004 0 TD
(: Store Machine Status Word)Tj
/TT6 1 Tf
11 0 0 11 100 641 Tm
(SMSW r/m16                    ; 0F 01 /4             [286,PRIV])Tj
0 -1.5455 TD
(SMSW)Tj
/TT4 1 Tf
2.4004 0 TD
0.0208 Tw
[( stores the bottom half of the )]TJ
/TT6 1 Tf
11.8933 0 TD
0 Tw
(CR0)Tj
/TT4 1 Tf
1.8003 0 TD
0.0208 Tw
[( control register \(or the Machine Status Word, on 286 processors\))]TJ
-16.094 -1 TD
0 Tw
(into the destination operand. See also )Tj
/TT6 1 Tf
15.1909 0 TD
(LMSW)Tj
/TT4 1 Tf
2.4004 0 TD
( \(section A.96\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 593 Tm
(A.156)Tj
/TT10 1 Tf
3.3827 0 TD
(STC)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(STD)Tj
/TT2 1 Tf
1.8003 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(STI)Tj
/TT2 1 Tf
1.8003 0 TD
(: Set Flags)Tj
/TT6 1 Tf
11 0 0 11 100 576 Tm
(STC                           ; F9                   [8086] )Tj
0 -1 TD
(STD                           ; FD                   [8086] )Tj
T*
(STI                           ; FB                   [8086])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0256 Tw
(These instructions set various flags. )Tj
/TT6 1 Tf
14.6805 0 TD
0 Tw
(STC)Tj
/TT4 1 Tf
1.8003 0 TD
0.0256 Tw
[( sets the carry flag; )]TJ
/TT6 1 Tf
7.9857 0 TD
0 Tw
(STD)Tj
/TT4 1 Tf
1.8003 0 TD
0.0256 Tw
[( sets the direction flag; and )]TJ
/TT6 1 Tf
11.2056 0 TD
0 Tw
(STI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0256 Tw
[( sets the)]TJ
-39.2727 -1 TD
0 Tw
(interrupt flag \(thus enabling interrupts\).)Tj
0 -1.5455 TD
0.0173 Tw
(To clear the carry, direction, or interrupt flags, use the )Tj
/TT6 1 Tf
22.0812 0 TD
0 Tw
(CLC)Tj
/TT4 1 Tf
1.8003 0 TD
(, )Tj
/TT6 1 Tf
0.5174 0 TD
(CLD)Tj
/TT4 1 Tf
1.8003 0 TD
0.0174 Tw
[( and )]TJ
/TT6 1 Tf
1.9785 0 TD
0 Tw
(CLI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0173 Tw
[( instructions \(section A.15\). To)]TJ
-29.978 -1 TD
0 Tw
(invert the carry flag, use )Tj
/TT6 1 Tf
9.9956 0 TD
(CMC)Tj
/TT4 1 Tf
1.8003 0 TD
( \(section A.16\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 478 Tm
(A.157)Tj
/TT10 1 Tf
3.3827 0 TD
(STOSB)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(STOSW)Tj
/TT2 1 Tf
3.0005 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(STOSD)Tj
/TT2 1 Tf
3.0005 0 TD
(: Store Byte to String)Tj
/TT6 1 Tf
11 0 0 11 100 461 Tm
(STOSB                         ; AA                   [8086] )Tj
0 -1 TD
(STOSW                         ; o16 AB               [8086] )Tj
T*
(STOSD                         ; o32 AB               [386])Tj
0 -1.5455 TD
(STOSB)Tj
/TT4 1 Tf
3.0005 0 TD
0.2545 Tw
[( stores the byte in )]TJ
/TT6 1 Tf
8.5768 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.2545 Tw
[( at )]TJ
/TT6 1 Tf
1.7307 0 TD
0 Tw
([ES:DI])Tj
/TT4 1 Tf
4.2007 0 TD
0.2545 Tw
[( or )]TJ
/TT6 1 Tf
1.842 0 TD
0 Tw
([ES:EDI])Tj
/TT4 1 Tf
4.8008 0 TD
0.2545 Tw
(, and sets the flags accordingly. It then)Tj
-25.3517 -1 TD
0.0195 Tw
(increments or decrements \(depending on the direction flag: increments if the flag is clear, decrements if it)Tj
T*
0 Tw
(is set\) )Tj
/TT6 1 Tf
2.6108 0 TD
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
( \(or )Tj
/TT6 1 Tf
1.666 0 TD
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
(\).)Tj
-7.2773 -1.5455 TD
0.0166 Tw
(The register used is )Tj
/TT6 1 Tf
8.1195 0 TD
0 Tw
(DI)Tj
/TT4 1 Tf
1.2002 0 TD
0.0166 Tw
[( if the address size is 16 bits, and )]TJ
/TT6 1 Tf
13.591 0 TD
0 Tw
(EDI)Tj
/TT4 1 Tf
1.8003 0 TD
0.0166 Tw
[( if it is 32 bits. If you need to use an address)]TJ
-24.7109 -1 TD
0 Tw
(size not equal to the current )Tj
/TT6 1 Tf
11.3291 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting, you can use an explicit )Tj
/TT6 1 Tf
12.8301 0 TD
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(a32)Tj
/TT4 1 Tf
1.8003 0 TD
( prefix.)Tj
-31.4932 -1.5455 TD
0.1519 Tw
(Segment override prefixes have no effect for this instruction: the use of )Tj
/TT6 1 Tf
30.5912 0 TD
0 Tw
(ES)Tj
/TT4 1 Tf
1.2002 0 TD
0.1519 Tw
[( for the store to )]TJ
/TT6 1 Tf
7.1188 0 TD
0 Tw
([DI])Tj
/TT4 1 Tf
2.4004 0 TD
0.1519 Tw
[( or)]TJ
/TT6 1 Tf
-41.3106 -1 TD
0 Tw
([EDI])Tj
/TT4 1 Tf
3.0005 0 TD
( cannot be overridden.)Tj
/TT6 1 Tf
-3.0005 -1.5455 TD
(STOSW)Tj
/TT4 1 Tf
3.0005 0 TD
0.143 Tw
[( and )]TJ
/TT6 1 Tf
2.2299 0 TD
0 Tw
(STOSD)Tj
/TT4 1 Tf
3.0005 0 TD
0.143 Tw
[( work in the same way, but they store the word in )]TJ
/TT6 1 Tf
21.7396 0 TD
0 Tw
(AX)Tj
/TT4 1 Tf
1.2002 0 TD
0.143 Tw
[( or the doubleword in )]TJ
/TT6 1 Tf
9.5745 0 TD
0 Tw
(EAX)Tj
/TT4 1 Tf
-40.7452 -1 TD
(instead of the byte in )Tj
/TT6 1 Tf
8.6367 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
(, and increment or decrement the addressing registers by 2 or 4 instead of 1.)Tj
-9.8369 -1.5455 TD
(The )Tj
/TT6 1 Tf
1.8065 0 TD
(REP)Tj
/TT4 1 Tf
1.8003 0 TD
0.0018 Tw
( prefix may be used to repeat the instruction )Tj
/TT6 1 Tf
17.8719 0 TD
0 Tw
(CX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0004 Tc
0.0014 Tw
( \(or )Tj
/TT6 1 Tf
1.6697 0 TD
0 Tc
0 Tw
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0018 Tw
( ñ again, the address size chooses which\))Tj
-26.1489 -1 TD
0 Tw
(times.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 268 Tm
(A.158)Tj
/TT10 1 Tf
3.3827 0 TD
(STR)Tj
/TT2 1 Tf
1.8003 0 TD
(: Store Task Register)Tj
/TT6 1 Tf
11 0 0 11 100 251 Tm
(STR r/m16                     ; 0F 00 /1             [286,PRIV])Tj
0 -1.5455 TD
(STR)Tj
/TT4 1 Tf
1.8003 0 TD
( stores the segment selector corresponding to the contents of the Task Register into its operand.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 214 Tm
(A.159)Tj
/TT10 1 Tf
3.3827 0 TD
(SUB)Tj
/TT2 1 Tf
1.8003 0 TD
(: Subtract Integers)Tj
/TT6 1 Tf
11 0 0 11 100 197 Tm
(SUB r/m8,reg8                 ; 28 /r                [8086] )Tj
0 -1 TD
(SUB r/m16,reg16               ; o16 29 /r            [8086] )Tj
T*
(SUB r/m32,reg32               ; o32 29 /r            [386])Tj
0 -1.5455 TD
(SUB reg8,r/m8                 ; 2A /r                [8086] )Tj
0 -1 TD
(SUB reg16,r/m16               ; o16 2B /r            [8086] )Tj
T*
(SUB reg32,r/m32               ; o32 2B /r            [386])Tj
ET
endstream
endobj
147 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
149 0 obj
<<
/Length 4469
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(SUB r/m8,imm8                 ; 80 /5 ib             [8086] )Tj
0 -1 TD
(SUB r/m16,imm16               ; o16 81 /5 iw         [8086] )Tj
T*
(SUB r/m32,imm32               ; o32 81 /5 id         [386])Tj
0 -1.5455 TD
(SUB r/m16,imm8                ; o16 83 /5 ib         [8086] )Tj
0 -1 TD
(SUB r/m32,imm8                ; o32 83 /5 ib         [386])Tj
0 -1.5455 TD
(SUB AL,imm8                   ; 2C ib                [8086] )Tj
0 -1 TD
(SUB AX,imm16                  ; o16 2D iw            [8086] )Tj
T*
(SUB EAX,imm32                 ; o32 2D id            [386])Tj
0 -1.5455 TD
(SUB)Tj
/TT4 1 Tf
1.8003 0 TD
0.0281 Tw
[( performs integer subtraction: it subtracts its second operand from its first, and leaves the result in its)]TJ
-1.8003 -1 TD
0.1392 Tw
(destination \(first\) operand. The flags are set according to the result of the operation: in particular, the)Tj
T*
0 Tw
(carry flag is affected and can be used by a subsequent )Tj
/TT6 1 Tf
21.7407 0 TD
(SBB)Tj
/TT4 1 Tf
1.8003 0 TD
( instruction \(section A.148\).)Tj
-23.541 -1.5455 TD
0.0982 Tw
(In the forms with an 8-bit immediate second operand and a longer first operand, the second operand is)Tj
0 -1 TD
0.0503 Tw
(considered to be signed, and is sign-extended to the length of the first operand. In these cases, the )Tj
/TT6 1 Tf
40.1451 0 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
-40.1451 -1 TD
(qualifier is necessary to force NASM to generate this form of the instruction.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 502 Tm
(A.160)Tj
/TT10 1 Tf
3.3827 0 TD
(TEST)Tj
/TT2 1 Tf
2.4004 0 TD
(: Test Bits \(notional bitwise AND\))Tj
/TT6 1 Tf
11 0 0 11 100 485 Tm
(TEST r/m8,reg8                ; 84 /r                [8086] )Tj
0 -1 TD
(TEST r/m16,reg16              ; o16 85 /r            [8086] )Tj
T*
(TEST r/m32,reg32              ; o32 85 /r            [386])Tj
0 -1.5455 TD
(TEST r/m8,imm8                ; F6 /7 ib             [8086] )Tj
0 -1 TD
(TEST r/m16,imm16              ; o16 F7 /7 iw         [8086] )Tj
T*
(TEST r/m32,imm32              ; o32 F7 /7 id         [386])Tj
0 -1.5455 TD
(TEST AL,imm8                  ; A8 ib                [8086] )Tj
0 -1 TD
(TEST AX,imm16                 ; o16 A9 iw            [8086] )Tj
T*
(TEST EAX,imm32                ; o32 A9 id            [386])Tj
0 -1.5455 TD
(TEST)Tj
/TT4 1 Tf
2.4004 0 TD
0.0473 Tw
[( performs a ëmentalí bitwise AND of its two operands, and affects the flags as if the operation had)]TJ
-2.4004 -1 TD
0 Tw
(taken place, but does not store the result of the operation anywhere.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 337 Tm
(A.161)Tj
/TT10 1 Tf
3.3827 0 TD
(UMOV)Tj
/TT2 1 Tf
2.4004 0 TD
(: User Move Data)Tj
/TT6 1 Tf
11 0 0 11 100 320 Tm
(UMOV r/m8,reg8                ; 0F 10 /r             [386,UNDOC] )Tj
0 -1 TD
(UMOV r/m16,reg16              ; o16 0F 11 /r         [386,UNDOC] )Tj
T*
(UMOV r/m32,reg32              ; o32 0F 11 /r         [386,UNDOC])Tj
0 -1.5455 TD
(UMOV reg8,r/m8                ; 0F 12 /r             [386,UNDOC] )Tj
0 -1 TD
(UMOV reg16,r/m16              ; o16 0F 13 /r         [386,UNDOC] )Tj
T*
(UMOV reg32,r/m32              ; o32 0F 13 /r         [386,UNDOC])Tj
/TT4 1 Tf
0 -1.5455 TD
0.0314 Tw
(This undocumented instruction is used by in-circuit emulators to access user memory \(as opposed to host)Tj
0 -1 TD
0.2824 Tw
(memory\). It is used just like an ordinary memory/register or register/register )Tj
/TT6 1 Tf
33.8752 0 TD
0 Tw
(MOV)Tj
/TT4 1 Tf
1.8003 0 TD
0.2824 Tw
[( instruction, but)]TJ
-35.6755 -1 TD
0 Tw
(accesses user space.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 200 Tm
(A.162)Tj
/TT10 1 Tf
3.3827 0 TD
(VERR)Tj
/TT2 1 Tf
2.4004 0 TD
(, )Tj
/TT10 1 Tf
0.5557 0 TD
(VERW)Tj
/TT2 1 Tf
2.4004 0 TD
(: Verify Segment Readability/Writability)Tj
/TT6 1 Tf
11 0 0 11 100 183 Tm
(VERR r/m16                    ; 0F 00 /4             [286,PRIV])Tj
0 -1.5455 TD
(VERW r/m16                    ; 0F 00 /5             [286,PRIV])Tj
T*
(VERR)Tj
/TT4 1 Tf
2.4004 0 TD
0.108 Tw
[( sets the zero flag if the segment specified by the selector in its operand can be read from at the)]TJ
-2.4004 -1 TD
0 Tw
(current privilege level. )Tj
/TT6 1 Tf
9.3291 0 TD
(VERW)Tj
/TT4 1 Tf
2.4004 0 TD
( sets the zero flag if the segment can be written.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 118 Tm
(A.163)Tj
/TT10 1 Tf
3.3827 0 TD
(WAIT)Tj
/TT2 1 Tf
2.4004 0 TD
(: Wait for Floating-Point Processor)Tj
/TT6 1 Tf
11 0 0 11 100 101 Tm
(WAIT                          ; 9B                   [8086])Tj
ET
endstream
endobj
150 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
152 0 obj
<<
/Length 4878
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(WAIT)Tj
/TT4 1 Tf
2.4004 0 TD
0.0386 Tw
(, on 8086 systems with a separate 8087 FPU, waits for the FPU to have finished any operation it is)Tj
-2.4004 -1 TD
0.1667 Tw
(engaged in before continuing main processor operations, so that \(for example\) an FPU store to main)Tj
T*
0 Tw
(memory can be guaranteed to have completed before the CPU tries to read the result back out.)Tj
0 -1.5455 TD
0.0062 Tw
(On higher processors, )Tj
/TT6 1 Tf
9.0167 0 TD
0 Tw
(WAIT)Tj
/TT4 1 Tf
2.4004 0 TD
0.0062 Tw
[( is unnecessary for this purpose, and it has the alternative purpose of ensuring)]TJ
-11.4171 -1 TD
0 Tw
(that any pending unmasked FPU exceptions have happened before execution continues.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 619 Tm
(A.164)Tj
/TT10 1 Tf
3.3827 0 TD
(WBINVD)Tj
/TT2 1 Tf
3.6006 0 TD
(: Write Back and Invalidate Cache)Tj
/TT6 1 Tf
11 0 0 11 100 602 Tm
(WBINVD                        ; 0F 09                [486])Tj
0 -1.5455 TD
(WBINVD)Tj
/TT4 1 Tf
3.6006 0 TD
0.1676 Tw
[( invalidates and empties the processorís internal caches, and causes the processor to instruct)]TJ
-3.6006 -1 TD
0.0974 Tw
(external caches to do the same. It writes the contents of the caches back to memory first, so no data is)Tj
T*
0 Tw
(lost. To flush the caches quickly without bothering to write the data back first, use )Tj
/TT6 1 Tf
33.1309 0 TD
(INVD)Tj
/TT4 1 Tf
2.4004 0 TD
( \(section A.84\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 543 Tm
(A.165)Tj
/TT10 1 Tf
3.3827 0 TD
(WRMSR)Tj
/TT2 1 Tf
3.0005 0 TD
(: Write Model-Specific Registers)Tj
/TT6 1 Tf
11 0 0 11 100 526 Tm
(WRMSR                         ; 0F 30                [PENT])Tj
0 -1.5455 TD
(WRMSR)Tj
/TT4 1 Tf
3.0005 0 TD
0.1164 Tw
[( writes the value in )]TJ
/TT6 1 Tf
8.4407 0 TD
0 Tw
(EDX:EAX)Tj
/TT4 1 Tf
4.2007 0 TD
0.1163 Tw
[( to the processor Model-Specific Register \(MSR\) whose index is)]TJ
-15.6418 -1 TD
0 Tw
(stored in )Tj
/TT6 1 Tf
3.7217 0 TD
(ECX)Tj
/TT4 1 Tf
1.8003 0 TD
(. See also )Tj
/TT6 1 Tf
4.0547 0 TD
(RDMSR)Tj
/TT4 1 Tf
3.0005 0 TD
( \(section A.139\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 478 Tm
(A.166)Tj
/TT10 1 Tf
3.3827 0 TD
(XADD)Tj
/TT2 1 Tf
2.4004 0 TD
(: Exchange and Add)Tj
/TT6 1 Tf
11 0 0 11 100 461 Tm
(XADD r/m8,reg8                ; 0F C0 /r             [486] )Tj
0 -1 TD
(XADD r/m16,reg16              ; o16 0F C1 /r         [486] )Tj
T*
(XADD r/m32,reg32              ; o32 0F C1 /r         [486])Tj
0 -1.5455 TD
(XADD)Tj
/TT4 1 Tf
2.4004 0 TD
0.0133 Tw
[( exchanges the values in its two operands, and then adds them together and writes the result into the)]TJ
-2.4004 -1 TD
0.3452 Tw
(destination \(first\) operand. This instruction can be used with a )Tj
/TT6 1 Tf
28.5293 0 TD
0 Tw
(LOCK)Tj
/TT4 1 Tf
2.4004 0 TD
0.3452 Tw
[( prefix for multi-processor)]TJ
-30.9297 -1 TD
0 Tw
(synchronisation purposes.)Tj
/TT2 1 Tf
14 0 0 14 52.6416 380 Tm
(A.167)Tj
/TT10 1 Tf
3.3827 0 TD
(XBTS)Tj
/TT2 1 Tf
2.4004 0 TD
(: Extract Bit String)Tj
/TT6 1 Tf
11 0 0 11 100 363 Tm
(XBTS reg16,r/m16              ; o16 0F A6 /r         [386,UNDOC] )Tj
0 -1 TD
(XBTS reg32,r/m32              ; o32 0F A6 /r         [386,UNDOC])Tj
/TT4 1 Tf
0 -1.5455 TD
0.1031 Tw
(No clear documentation seems to be available for this instruction: the best Iíve been able to find reads)Tj
0 -1 TD
0.0708 Tw
(ëTakes a string of bits from the first operand and puts them in the second operandí. It is present only in)Tj
T*
0.1941 Tw
(early 386 processors, and conflicts with the opcodes for )Tj
/TT6 1 Tf
24.2959 0 TD
0 Tw
(CMPXCHG486)Tj
/TT4 1 Tf
6.001 0 TD
0.1941 Tw
(. NASM supports it only for)Tj
-30.2968 -1 TD
0 Tw
(completeness. Its counterpart is )Tj
/TT6 1 Tf
12.8574 0 TD
(IBTS)Tj
/TT4 1 Tf
2.4004 0 TD
( \(see section A.75\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 282 Tm
(A.168)Tj
/TT10 1 Tf
3.3827 0 TD
(XCHG)Tj
/TT2 1 Tf
2.4004 0 TD
(: Exchange)Tj
/TT6 1 Tf
11 0 0 11 100 265 Tm
(XCHG reg8,r/m8                ; 86 /r                [8086] )Tj
0 -1 TD
(XCHG reg16,r/m8               ; o16 87 /r            [8086] )Tj
T*
(XCHG reg32,r/m32              ; o32 87 /r            [386])Tj
0 -1.5455 TD
(XCHG r/m8,reg8                ; 86 /r                [8086] )Tj
0 -1 TD
(XCHG r/m16,reg16              ; o16 87 /r            [8086] )Tj
T*
(XCHG r/m32,reg32              ; o32 87 /r            [386])Tj
0 -1.5455 TD
(XCHG AX,reg16                 ; o16 90+r             [8086] )Tj
0 -1 TD
(XCHG EAX,reg32                ; o32 90+r             [386] )Tj
T*
(XCHG reg16,AX                 ; o16 90+r             [8086] )Tj
T*
(XCHG reg32,EAX                ; o32 90+r             [386])Tj
0 -1.5455 TD
(XCHG)Tj
/TT4 1 Tf
2.4004 0 TD
0.0309 Tw
[( exchanges the values in its two operands. It can be used with a )]TJ
/TT6 1 Tf
25.9537 0 TD
0 Tw
(LOCK)Tj
/TT4 1 Tf
2.4004 0 TD
0.0309 Tw
[( prefix for purposes of multi-)]TJ
-30.7545 -1 TD
0 Tw
(processor synchronisation.)Tj
ET
endstream
endobj
153 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
155 0 obj
<<
/Length 4413
>>
stream
BT
/TT6 1 Tf
11 0 0 11 100 689 Tm
0 g
/GS1 gs
0 Tc
0 Tw
(XCHG AX,AX)Tj
/TT4 1 Tf
6.001 0 TD
0.0671 Tw
[( or )]TJ
/TT6 1 Tf
1.4672 0 TD
0 Tw
(XCHG EAX,EAX)Tj
/TT4 1 Tf
7.2012 0 TD
0.0671 Tw
[( \(depending on the )]TJ
/TT6 1 Tf
7.9886 0 TD
0 Tw
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
0.0671 Tw
[( setting\) generates the opcode )]TJ
/TT6 1 Tf
12.4697 0 TD
0 Tw
(90h)Tj
/TT4 1 Tf
1.8003 0 TD
0.0671 Tw
(, and so)Tj
-39.3283 -1 TD
0 Tw
(is a synonym for )Tj
/TT6 1 Tf
6.9438 0 TD
(NOP)Tj
/TT4 1 Tf
1.8003 0 TD
( \(section A.109\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 658 Tm
(A.169)Tj
/TT10 1 Tf
3.3827 0 TD
(XLATB)Tj
/TT2 1 Tf
3.0005 0 TD
(: Translate Byte in Lookup Table)Tj
/TT6 1 Tf
11 0 0 11 100 641 Tm
(XLATB                         ; D7                   [8086])Tj
0 -1.5455 TD
(XLATB)Tj
/TT4 1 Tf
3.0005 0 TD
0.1246 Tw
[( adds the value in )]TJ
/TT6 1 Tf
7.8711 0 TD
0 Tw
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
0.1246 Tw
(, treated as an unsigned byte, to )Tj
/TT6 1 Tf
13.7297 0 TD
0 Tw
(BX)Tj
/TT4 1 Tf
1.2002 0 TD
0.1246 Tw
[( or )]TJ
/TT6 1 Tf
1.5822 0 TD
0 Tw
(EBX)Tj
/TT4 1 Tf
1.8003 0 TD
0.1246 Tw
(, and loads the byte from the)Tj
-30.3842 -1 TD
0 Tw
(resulting address \(in the segment specified by )Tj
/TT6 1 Tf
18.5229 0 TD
(DS)Tj
/TT4 1 Tf
1.2002 0 TD
(\) back into )Tj
/TT6 1 Tf
4.5264 0 TD
(AL)Tj
/TT4 1 Tf
1.2002 0 TD
(.)Tj
-25.4497 -1.5455 TD
0.0655 Tw
(The base register used is )Tj
/TT6 1 Tf
10.4073 0 TD
0 Tw
(BX)Tj
/TT4 1 Tf
1.2002 0 TD
0.0654 Tw
[( if the address size is 16 bits, and )]TJ
/TT6 1 Tf
14.031 0 TD
0 Tw
(EBX)Tj
/TT4 1 Tf
1.8003 0 TD
0.0654 Tw
[( if it is 32 bits. If you need to use an)]TJ
-27.4388 -1 TD
0 Tw
(address size not equal to the current )Tj
/TT6 1 Tf
14.5781 0 TD
(BITS)Tj
/TT4 1 Tf
2.4004 0 TD
( setting, you can use an explicit )Tj
/TT6 1 Tf
12.8301 0 TD
(a16)Tj
/TT4 1 Tf
1.8003 0 TD
( or )Tj
/TT6 1 Tf
1.333 0 TD
(a32)Tj
/TT4 1 Tf
1.8003 0 TD
( prefix.)Tj
-34.7422 -1.5455 TD
0.0589 Tw
(The segment register used to load from )Tj
/TT6 1 Tf
16.3244 0 TD
0 Tw
([BX+AL])Tj
/TT4 1 Tf
4.2007 0 TD
0.0589 Tw
[( or )]TJ
/TT6 1 Tf
1.4508 0 TD
0 Tw
([EBX+AL])Tj
/TT4 1 Tf
4.8008 0 TD
0.0589 Tw
[( can be overridden by using a segment)]TJ
-26.7767 -1 TD
0 Tw
(register name as a prefix \(for example, )Tj
/TT6 1 Tf
15.7148 0 TD
(es xlatb)Tj
/TT4 1 Tf
4.8008 0 TD
(\).)Tj
/TT2 1 Tf
14 0 0 14 52.6416 537 Tm
(A.170)Tj
/TT10 1 Tf
3.3827 0 TD
(XOR)Tj
/TT2 1 Tf
1.8003 0 TD
(: Bitwise Exclusive OR)Tj
/TT6 1 Tf
11 0 0 11 100 520 Tm
(XOR r/m8,reg8                 ; 30 /r                [8086] )Tj
0 -1 TD
(XOR r/m16,reg16               ; o16 31 /r            [8086] )Tj
T*
(XOR r/m32,reg32               ; o32 31 /r            [386])Tj
0 -1.5455 TD
(XOR reg8,r/m8                 ; 32 /r                [8086] )Tj
0 -1 TD
(XOR reg16,r/m16               ; o16 33 /r            [8086] )Tj
T*
(XOR reg32,r/m32               ; o32 33 /r            [386])Tj
0 -1.5455 TD
(XOR r/m8,imm8                 ; 80 /6 ib             [8086] )Tj
0 -1 TD
(XOR r/m16,imm16               ; o16 81 /6 iw         [8086] )Tj
T*
(XOR r/m32,imm32               ; o32 81 /6 id         [386])Tj
0 -1.5455 TD
(XOR r/m16,imm8                ; o16 83 /6 ib         [8086] )Tj
0 -1 TD
(XOR r/m32,imm8                ; o32 83 /6 ib         [386])Tj
0 -1.5454 TD
(XOR AL,imm8                   ; 34 ib                [8086] )Tj
0 -1 TD
(XOR AX,imm16                  ; o16 35 iw            [8086] )Tj
T*
(XOR EAX,imm32                 ; o32 35 id            [386])Tj
0 -1.5455 TD
(XOR)Tj
/TT4 1 Tf
1.8003 0 TD
0.0968 Tw
[( performs a bitwise XOR operation between its two operands \(i.e. each bit of the result is 1 if and)]TJ
-1.8003 -1 TD
0.2104 Tw
(only if exactly one of the corresponding bits of the two inputs was 1\), and stores the result in the)Tj
T*
0 Tw
(destination \(first\) operand.)Tj
0 -1.5455 TD
0.0982 Tw
(In the forms with an 8-bit immediate second operand and a longer first operand, the second operand is)Tj
0 -1 TD
0.0503 Tw
(considered to be signed, and is sign-extended to the length of the first operand. In these cases, the )Tj
/TT6 1 Tf
40.1451 0 TD
0 Tw
(BYTE)Tj
/TT4 1 Tf
-40.1451 -1 TD
(qualifier is necessary to force NASM to generate this form of the instruction.)Tj
0 -1.5455 TD
0.2351 Tw
(The MMX instruction )Tj
/TT6 1 Tf
9.7879 0 TD
0 Tw
(PXOR)Tj
/TT4 1 Tf
2.4004 0 TD
0.2351 Tw
[( \(see section A.137\) performs the same operation on the 64-bit MMX)]TJ
-12.1882 -1 TD
0 Tw
(registers.)Tj
ET
endstream
endobj
156 0 obj
<<
/ProcSet [/PDF /Text ]
/Font <<
/TT2 4 0 R
/TT4 5 0 R
/TT6 6 0 R
/TT10 22 0 R
>>
/ExtGState <<
/GS1 8 0 R
>>
>>
endobj
8 0 obj
<<
/Type /ExtGState
/SA false
/SM 0.02
/OP false
/op false
/OPM 1
/BG2 /Default
/UCR2 /Default
/HT /Default
/TR2 /Default
>>
endobj
157 0 obj
<<
/Type /FontDescriptor
/Ascent 770
/CapHeight 718
/Descent -229
/Flags 262176
/FontBBox [-170 -228 1003 962]
/FontName /Helvetica-Bold
/ItalicAngle 0
/StemV 133
/XHeight 532
/StemH 140
>>
endobj
158 0 obj
<<
/Type /FontDescriptor
/Ascent 750
/CapHeight 662
/Descent -250
/Flags 34
/FontBBox [-168 -218 1000 898]
/FontName /Times-Roman
/ItalicAngle 0
/StemV 84
/XHeight 450
/StemH 84
>>
endobj
159 0 obj
<<
/Type /FontDescriptor
/Ascent 753
/CapHeight 562
/Descent -246
/Flags 35
/FontBBox [-28 -250 628 805]
/FontName /Courier
/ItalicAngle 0
/StemV 51
/XHeight 426
/StemH 51
>>
endobj
160 0 obj
<<
/Type /FontDescriptor
/Ascent 750
/CapHeight 653
/Descent -250
/Flags 98
/FontBBox [-169 -217 1010 883]
/FontName /Times-Italic
/ItalicAngle -15
/StemV 76
/XHeight 441
/StemH 76
>>
endobj
161 0 obj
<<
/Type /FontDescriptor
/Ascent 753
/CapHeight 562
/Descent -246
/Flags 262179
/FontBBox [-113 -250 749 801]
/FontName /Courier-Bold
/ItalicAngle 0
/StemV 133
/XHeight 439
/StemH 84
>>
endobj
4 0 obj
<<
/Type /Font
/Subtype /TrueType
/FirstChar 32
/LastChar 146
/Widths [278 0 0 0 0 0 0 0 333 333 389 584 278 333 278 278 
556 556 556 556 556 556 556 556 556 556 333 0 0 0 0 0 
0 722 722 722 722 667 611 778 722 278 556 722 611 833 722 778 
667 778 722 667 611 722 667 944 667 667 611 0 0 0 0 0 
0 556 611 556 611 556 333 611 611 278 278 556 278 889 611 611 
611 611 389 556 333 611 556 778 556 556 0 389 0 389 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 278 ]
/Encoding /WinAnsiEncoding
/BaseFont /Helvetica-Bold
/FontDescriptor 157 0 R
>>
endobj
5 0 obj
<<
/Type /Font
/Subtype /TrueType
/FirstChar 32
/LastChar 150
/Widths [250 0 0 0 0 0 0 0 333 333 0 564 250 333 250 278 
500 500 500 500 500 500 500 500 500 500 278 278 0 0 0 0 
0 722 667 667 722 611 556 722 722 333 0 0 611 889 722 722 
556 0 667 556 611 722 0 944 722 722 0 0 0 0 0 0 
0 444 500 444 500 444 333 500 500 278 278 500 278 778 500 500 
500 500 333 389 278 500 500 722 500 500 444 480 0 480 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 333 333 0 0 350 500 ]
/Encoding /WinAnsiEncoding
/BaseFont /Times-Roman
/FontDescriptor 158 0 R
>>
endobj
6 0 obj
<<
/Type /Font
/Subtype /TrueType
/FirstChar 32
/LastChar 120
/Widths [600 0 600 0 0 0 0 0 0 0 600 600 600 600 600 600 
600 600 600 600 600 600 600 600 600 600 600 600 0 0 0 0 
0 600 600 600 600 600 600 600 600 600 600 600 600 600 600 600 
600 600 600 600 600 600 600 600 600 600 600 600 0 600 0 0 
0 600 600 600 600 600 600 600 600 600 0 600 600 600 600 600 
600 0 600 600 600 600 600 600 600 ]
/Encoding /WinAnsiEncoding
/BaseFont /Courier
/FontDescriptor 159 0 R
>>
endobj
7 0 obj
<<
/Type /Font
/Subtype /TrueType
/FirstChar 97
/LastChar 120
/Widths [500 500 444 500 444 278 500 500 278 0 444 278 722 500 500 500 
0 389 389 278 500 444 667 444 ]
/Encoding /WinAnsiEncoding
/BaseFont /Times-Italic
/FontDescriptor 160 0 R
>>
endobj
22 0 obj
<<
/Type /Font
/Subtype /TrueType
/FirstChar 48
/LastChar 120
/Widths [600 600 600 600 600 0 600 0 600 0 0 0 0 0 0 0 
0 600 600 600 600 600 600 600 600 600 600 600 600 600 600 600 
600 600 600 600 600 600 600 600 600 600 600 0 0 0 0 0 
0 0 0 600 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 600 ]
/Encoding /WinAnsiEncoding
/BaseFont /Courier-Bold
/FontDescriptor 161 0 R
>>
endobj
1 0 obj
<<
/Type /Page
/Parent 9 0 R
/Resources 3 0 R
/Contents 2 0 R
>>
endobj
10 0 obj
<<
/Type /Page
/Parent 9 0 R
/Resources 12 0 R
/Contents 11 0 R
>>
endobj
13 0 obj
<<
/Type /Page
/Parent 9 0 R
/Resources 15 0 R
/Contents 14 0 R
>>
endobj
16 0 obj
<<
/Type /Page
/Parent 9 0 R
/Resources 18 0 R
/Contents 17 0 R
>>
endobj
19 0 obj
<<
/Type /Page
/Parent 9 0 R
/Resources 21 0 R
/Contents 20 0 R
>>
endobj
23 0 obj
<<
/Type /Page
/Parent 9 0 R
/Resources 25 0 R
/Contents 24 0 R
>>
endobj
26 0 obj
<<
/Type /Page
/Parent 9 0 R
/Resources 28 0 R
/Contents 27 0 R
>>
endobj
29 0 obj
<<
/Type /Page
/Parent 9 0 R
/Resources 31 0 R
/Contents 30 0 R
>>
endobj
32 0 obj
<<
/Type /Page
/Parent 9 0 R
/Resources 34 0 R
/Contents 33 0 R
>>
endobj
35 0 obj
<<
/Type /Page
/Parent 9 0 R
/Resources 37 0 R
/Contents 36 0 R
>>
endobj
38 0 obj
<<
/Type /Page
/Parent 42 0 R
/Resources 40 0 R
/Contents 39 0 R
>>
endobj
43 0 obj
<<
/Type /Page
/Parent 42 0 R
/Resources 45 0 R
/Contents 44 0 R
>>
endobj
46 0 obj
<<
/Type /Page
/Parent 42 0 R
/Resources 48 0 R
/Contents 47 0 R
>>
endobj
49 0 obj
<<
/Type /Page
/Parent 42 0 R
/Resources 51 0 R
/Contents 50 0 R
>>
endobj
52 0 obj
<<
/Type /Page
/Parent 42 0 R
/Resources 54 0 R
/Contents 53 0 R
>>
endobj
55 0 obj
<<
/Type /Page
/Parent 42 0 R
/Resources 57 0 R
/Contents 56 0 R
>>
endobj
58 0 obj
<<
/Type /Page
/Parent 42 0 R
/Resources 60 0 R
/Contents 59 0 R
>>
endobj
61 0 obj
<<
/Type /Page
/Parent 42 0 R
/Resources 63 0 R
/Contents 62 0 R
>>
endobj
64 0 obj
<<
/Type /Page
/Parent 42 0 R
/Resources 66 0 R
/Contents 65 0 R
>>
endobj
67 0 obj
<<
/Type /Page
/Parent 42 0 R
/Resources 69 0 R
/Contents 68 0 R
>>
endobj
70 0 obj
<<
/Type /Page
/Parent 73 0 R
/Resources 72 0 R
/Contents 71 0 R
>>
endobj
74 0 obj
<<
/Type /Page
/Parent 73 0 R
/Resources 76 0 R
/Contents 75 0 R
>>
endobj
77 0 obj
<<
/Type /Page
/Parent 73 0 R
/Resources 79 0 R
/Contents 78 0 R
>>
endobj
80 0 obj
<<
/Type /Page
/Parent 73 0 R
/Resources 82 0 R
/Contents 81 0 R
>>
endobj
83 0 obj
<<
/Type /Page
/Parent 73 0 R
/Resources 85 0 R
/Contents 84 0 R
>>
endobj
86 0 obj
<<
/Type /Page
/Parent 73 0 R
/Resources 88 0 R
/Contents 87 0 R
>>
endobj
89 0 obj
<<
/Type /Page
/Parent 73 0 R
/Resources 91 0 R
/Contents 90 0 R
>>
endobj
92 0 obj
<<
/Type /Page
/Parent 73 0 R
/Resources 94 0 R
/Contents 93 0 R
>>
endobj
95 0 obj
<<
/Type /Page
/Parent 73 0 R
/Resources 97 0 R
/Contents 96 0 R
>>
endobj
98 0 obj
<<
/Type /Page
/Parent 73 0 R
/Resources 100 0 R
/Contents 99 0 R
>>
endobj
101 0 obj
<<
/Type /Page
/Parent 104 0 R
/Resources 103 0 R
/Contents 102 0 R
>>
endobj
105 0 obj
<<
/Type /Page
/Parent 104 0 R
/Resources 107 0 R
/Contents 106 0 R
>>
endobj
108 0 obj
<<
/Type /Page
/Parent 104 0 R
/Resources 110 0 R
/Contents 109 0 R
>>
endobj
111 0 obj
<<
/Type /Page
/Parent 104 0 R
/Resources 113 0 R
/Contents 112 0 R
>>
endobj
114 0 obj
<<
/Type /Page
/Parent 104 0 R
/Resources 116 0 R
/Contents 115 0 R
>>
endobj
117 0 obj
<<
/Type /Page
/Parent 104 0 R
/Resources 119 0 R
/Contents 118 0 R
>>
endobj
120 0 obj
<<
/Type /Page
/Parent 104 0 R
/Resources 122 0 R
/Contents 121 0 R
>>
endobj
123 0 obj
<<
/Type /Page
/Parent 104 0 R
/Resources 125 0 R
/Contents 124 0 R
>>
endobj
126 0 obj
<<
/Type /Page
/Parent 104 0 R
/Resources 128 0 R
/Contents 127 0 R
>>
endobj
129 0 obj
<<
/Type /Page
/Parent 104 0 R
/Resources 131 0 R
/Contents 130 0 R
>>
endobj
132 0 obj
<<
/Type /Page
/Parent 135 0 R
/Resources 134 0 R
/Contents 133 0 R
>>
endobj
136 0 obj
<<
/Type /Page
/Parent 135 0 R
/Resources 138 0 R
/Contents 137 0 R
>>
endobj
139 0 obj
<<
/Type /Page
/Parent 135 0 R
/Resources 141 0 R
/Contents 140 0 R
>>
endobj
142 0 obj
<<
/Type /Page
/Parent 135 0 R
/Resources 144 0 R
/Contents 143 0 R
>>
endobj
145 0 obj
<<
/Type /Page
/Parent 135 0 R
/Resources 147 0 R
/Contents 146 0 R
>>
endobj
148 0 obj
<<
/Type /Page
/Parent 135 0 R
/Resources 150 0 R
/Contents 149 0 R
>>
endobj
151 0 obj
<<
/Type /Page
/Parent 135 0 R
/Resources 153 0 R
/Contents 152 0 R
>>
endobj
154 0 obj
<<
/Type /Page
/Parent 135 0 R
/Resources 156 0 R
/Contents 155 0 R
>>
endobj
162 0 obj
<<
/S /D
>>
endobj
163 0 obj
<<
/Nums [0 162 0 R ]
>>
endobj
9 0 obj
<<
/Type /Pages
/Kids [1 0 R 10 0 R 13 0 R 16 0 R 19 0 R 23 0 R 26 0 R 29 0 R 32 0 R 35 0 R]
/Count 10
/Parent 41 0 R
>>
endobj
42 0 obj
<<
/Type /Pages
/Kids [38 0 R 43 0 R 46 0 R 49 0 R 52 0 R 55 0 R 58 0 R 61 0 R 64 0 R 67 0 R]
/Count 10
/Parent 41 0 R
>>
endobj
73 0 obj
<<
/Type /Pages
/Kids [70 0 R 74 0 R 77 0 R 80 0 R 83 0 R 86 0 R 89 0 R 92 0 R 95 0 R 98 0 R]
/Count 10
/Parent 41 0 R
>>
endobj
104 0 obj
<<
/Type /Pages
/Kids [101 0 R 105 0 R 108 0 R 111 0 R 114 0 R 117 0 R 120 0 R 123 0 R 126 0 R 129 0 R]
/Count 10
/Parent 41 0 R
>>
endobj
135 0 obj
<<
/Type /Pages
/Kids [132 0 R 136 0 R 139 0 R 142 0 R 145 0 R 148 0 R 151 0 R 154 0 R]
/Count 8
/Parent 41 0 R
>>
endobj
41 0 obj
<<
/Type /Pages
/Kids [9 0 R 42 0 R 73 0 R 104 0 R 135 0 R ]
/Count 48
/MediaBox [0 0 612 792]
>>
endobj
164 0 obj
<<
/CreationDate (D:20061016160025-04'00')
/ModDate (D:20061016160025-04'00')
/Producer (PSNormalizer.framework)
>>
endobj
165 0 obj
<<
/Type /Catalog
/Pages 41 0 R
/PageLabels 163 0 R
>>
endobj
xref
0 166
0000000000 65535 f 
0000298014 00000 n 
0000000016 00000 n 
0000006980 00000 n 
0000295775 00000 n 
0000296328 00000 n 
0000296884 00000 n 
0000297368 00000 n 
0000294634 00000 n 
0000302177 00000 n 
0000298094 00000 n 
0000007108 00000 n 
0000017027 00000 n 
0000298177 00000 n 
0000017156 00000 n 
0000026156 00000 n 
0000298260 00000 n 
0000026274 00000 n 
0000034400 00000 n 
0000298343 00000 n 
0000034518 00000 n 
0000040871 00000 n 
0000297627 00000 n 
0000298426 00000 n 
0000041013 00000 n 
0000045296 00000 n 
0000298509 00000 n 
0000045427 00000 n 
0000050174 00000 n 
0000298592 00000 n 
0000050305 00000 n 
0000056138 00000 n 
0000298675 00000 n 
0000056269 00000 n 
0000062559 00000 n 
0000298758 00000 n 
0000062690 00000 n 
0000069521 00000 n 
0000298841 00000 n 
0000069652 00000 n 
0000077685 00000 n 
0000302870 00000 n 
0000302313 00000 n 
0000298925 00000 n 
0000077827 00000 n 
0000083524 00000 n 
0000299009 00000 n 
0000083666 00000 n 
0000089299 00000 n 
0000299093 00000 n 
0000089441 00000 n 
0000095628 00000 n 
0000299177 00000 n 
0000095770 00000 n 
0000101881 00000 n 
0000299261 00000 n 
0000102012 00000 n 
0000107650 00000 n 
0000299345 00000 n 
0000107781 00000 n 
0000113239 00000 n 
0000299429 00000 n 
0000113370 00000 n 
0000118597 00000 n 
0000299513 00000 n 
0000118728 00000 n 
0000125639 00000 n 
0000299597 00000 n 
0000125781 00000 n 
0000131207 00000 n 
0000299681 00000 n 
0000131338 00000 n 
0000136554 00000 n 
0000302451 00000 n 
0000299765 00000 n 
0000136685 00000 n 
0000143421 00000 n 
0000299849 00000 n 
0000143552 00000 n 
0000149049 00000 n 
0000299933 00000 n 
0000149180 00000 n 
0000155575 00000 n 
0000300017 00000 n 
0000155717 00000 n 
0000161811 00000 n 
0000300101 00000 n 
0000161942 00000 n 
0000167985 00000 n 
0000300185 00000 n 
0000168116 00000 n 
0000173593 00000 n 
0000300269 00000 n 
0000173735 00000 n 
0000180155 00000 n 
0000300353 00000 n 
0000180297 00000 n 
0000184851 00000 n 
0000300437 00000 n 
0000184993 00000 n 
0000191296 00000 n 
0000300522 00000 n 
0000191428 00000 n 
0000196259 00000 n 
0000302589 00000 n 
0000300610 00000 n 
0000196391 00000 n 
0000201785 00000 n 
0000300698 00000 n 
0000201917 00000 n 
0000208627 00000 n 
0000300786 00000 n 
0000208770 00000 n 
0000214093 00000 n 
0000300874 00000 n 
0000214236 00000 n 
0000219769 00000 n 
0000300962 00000 n 
0000219912 00000 n 
0000226995 00000 n 
0000301050 00000 n 
0000227127 00000 n 
0000232608 00000 n 
0000301138 00000 n 
0000232751 00000 n 
0000237798 00000 n 
0000301226 00000 n 
0000237930 00000 n 
0000245437 00000 n 
0000301314 00000 n 
0000245580 00000 n 
0000250826 00000 n 
0000301402 00000 n 
0000250958 00000 n 
0000256446 00000 n 
0000302738 00000 n 
0000301490 00000 n 
0000256589 00000 n 
0000261182 00000 n 
0000301578 00000 n 
0000261314 00000 n 
0000268200 00000 n 
0000301666 00000 n 
0000268343 00000 n 
0000273787 00000 n 
0000301754 00000 n 
0000273930 00000 n 
0000280184 00000 n 
0000301842 00000 n 
0000280316 00000 n 
0000284839 00000 n 
0000301930 00000 n 
0000284971 00000 n 
0000289903 00000 n 
0000302018 00000 n 
0000290035 00000 n 
0000294502 00000 n 
0000294774 00000 n 
0000294981 00000 n 
0000295179 00000 n 
0000295371 00000 n 
0000295572 00000 n 
0000302106 00000 n 
0000302135 00000 n 
0000302984 00000 n 
0000303117 00000 n 
trailer
<<
/Size 166
/Root 165 0 R
/Info 164 0 R
/ID [<2f9f65071ea8596004ee583d0411ab65><2f9f65071ea8596004ee583d0411ab65>]
>>
startxref
303189
%%EOF
