

================================================================
== Vitis HLS Report for 'matMultiply_float_6_6_6_4'
================================================================
* Date:           Thu Nov 24 12:24:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.023 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      457|      913|  4.570 us|  9.130 us|  457|  913|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- matMul_loop_L     |      456|      912|       152|          -|          -|  3 ~ 6|        no|
        | + matMul_loop_N    |      150|      150|        50|          -|          -|      3|        no|
        |  ++ matMul_loop_M  |       48|       48|         8|          -|          -|      6|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%L_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %L"   --->   Operation 12 'read' 'L_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%br_ln13 = br void" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 13 'br' 'br_ln13' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln13, void %._crit_edge7.loopexit, i3 0, void %.lr.ph11" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.74ns)   --->   "%add_ln13 = add i3 %i, i3 1" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 15 'add' 'add_ln13' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %i" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 16 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.69ns)   --->   "%icmp_ln13 = icmp_eq  i3 %i, i3 %L_read" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 17 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 6, i64 3"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split4, void %._crit_edge12.loopexit" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 19 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 20 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i, i2 0" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 21 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i5 %p_shl2" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 22 'zext' 'p_shl2_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%empty = sub i6 %p_shl2_cast, i6 %zext_ln13" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 23 'sub' 'empty' <Predicate = (!icmp_ln13)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i, i3 0" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 24 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i, i1 0" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 25 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %p_shl1" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 26 'zext' 'p_shl1_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%empty_35 = sub i6 %p_shl, i6 %p_shl1_cast" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 27 'sub' 'empty_35' <Predicate = (!icmp_ln13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%br_ln17 = br void" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 28 'br' 'br_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [../../src/hls_src/matrix_ops.h:32]   --->   Operation 29 'ret' 'ret_ln32' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%k = phi i2 %add_ln17, void %._crit_edge.loopexit, i2 0, void %.split4" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 30 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.62ns)   --->   "%add_ln17 = add i2 %k, i2 1" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 31 'add' 'add_ln17' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i2 %k" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 32 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i2 %k" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 33 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.51ns)   --->   "%icmp_ln17 = icmp_eq  i2 %k, i2 3" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 34 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split2, void %._crit_edge7.loopexit" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 36 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 37 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.88ns)   --->   "%add_ln20 = add i6 %zext_ln17_2, i6 %empty" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 38 'add' 'add_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i6 %add_ln20" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 39 'sext' 'sext_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%mat_out_addr = getelementptr i32 %mat_out, i64 0, i64 %sext_ln20" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 40 'getelementptr' 'mat_out_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.48ns)   --->   "%br_ln23 = br void %.lr.ph" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 41 'br' 'br_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%j = phi i3 %add_ln23, void %.split, i3 0, void %.split2" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 43 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%add1913 = phi i32 %tmp, void %.split, i32 0, void %.split2" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 44 'phi' 'add1913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.74ns)   --->   "%add_ln23 = add i3 %j, i3 1" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 45 'add' 'add_ln23' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %j" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 46 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i3 %j" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 47 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.69ns)   --->   "%icmp_ln23 = icmp_eq  i3 %j, i3 6" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 48 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split, void %._crit_edge.loopexit" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 50 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.88ns)   --->   "%add_ln27 = add i6 %zext_ln23_1, i6 %empty_35" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 51 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %add_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 52 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%mat_in_L_addr = getelementptr i32 %mat_in_L, i64 0, i64 %zext_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 53 'getelementptr' 'mat_in_L_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (1.35ns)   --->   "%mat_in_L_load = load i6 %mat_in_L_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 54 'load' 'mat_in_L_load' <Predicate = (!icmp_ln23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %j, i2 0" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln27 = sub i5 %shl_ln, i5 %zext_ln23" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 56 'sub' 'sub_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 57 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln27_4 = add i5 %sub_ln27, i5 %zext_ln17" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 57 'add' 'add_ln27_4' <Predicate = (!icmp_ln23)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i5 %add_ln27_4" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 58 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%H_T_addr = getelementptr i32 %H_T, i64 0, i64 %zext_ln27_5" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 59 'getelementptr' 'H_T_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (0.79ns)   --->   "%H_T_load = load i5 %H_T_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 60 'load' 'H_T_load' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_4 : Operation 61 [1/1] (0.69ns)   --->   "%icmp_ln27 = icmp_eq  i3 %add_ln23, i3 6" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 61 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.35ns)   --->   "%store_ln27 = store i32 %add1913, i6 %mat_out_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 62 'store' 'store_ln27' <Predicate = (icmp_ln23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 64 [1/2] (1.35ns)   --->   "%mat_in_L_load = load i6 %mat_in_L_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 64 'load' 'mat_in_L_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 65 [1/2] (0.79ns)   --->   "%H_T_load = load i5 %H_T_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 65 'load' 'H_T_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_5 : Operation 66 [4/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %H_T_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 66 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 67 [3/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %H_T_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 67 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 68 [2/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %H_T_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 68 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 69 [1/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %H_T_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 69 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 70 [3/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 70 'facc' 'tmp' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.48>
ST_10 : Operation 71 [2/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 71 'facc' 'tmp' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.48>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 72 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 73 'facc' 'tmp' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_in_L]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mat_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ L]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H_T]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
L_read                (read             ) [ 001111111111]
br_ln13               (br               ) [ 011111111111]
i                     (phi              ) [ 001000000000]
add_ln13              (add              ) [ 011111111111]
zext_ln13             (zext             ) [ 000000000000]
icmp_ln13             (icmp             ) [ 001111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln13               (br               ) [ 000000000000]
specloopname_ln13     (specloopname     ) [ 000000000000]
p_shl2                (bitconcatenate   ) [ 000000000000]
p_shl2_cast           (zext             ) [ 000000000000]
empty                 (sub              ) [ 000111111111]
p_shl                 (bitconcatenate   ) [ 000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000]
p_shl1_cast           (zext             ) [ 000000000000]
empty_35              (sub              ) [ 000111111111]
br_ln17               (br               ) [ 001111111111]
ret_ln32              (ret              ) [ 000000000000]
k                     (phi              ) [ 000100000000]
add_ln17              (add              ) [ 001111111111]
zext_ln17             (zext             ) [ 000011111111]
zext_ln17_2           (zext             ) [ 000000000000]
icmp_ln17             (icmp             ) [ 001111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln17               (br               ) [ 000000000000]
specloopname_ln17     (specloopname     ) [ 000000000000]
add_ln20              (add              ) [ 000000000000]
sext_ln20             (sext             ) [ 000000000000]
mat_out_addr          (getelementptr    ) [ 000011111111]
br_ln23               (br               ) [ 001111111111]
br_ln0                (br               ) [ 011111111111]
j                     (phi              ) [ 000010000000]
add1913               (phi              ) [ 000010000000]
add_ln23              (add              ) [ 001111111111]
zext_ln23             (zext             ) [ 000000000000]
zext_ln23_1           (zext             ) [ 000000000000]
icmp_ln23             (icmp             ) [ 001111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln23               (br               ) [ 000000000000]
add_ln27              (add              ) [ 000000000000]
zext_ln27             (zext             ) [ 000000000000]
mat_in_L_addr         (getelementptr    ) [ 000001000000]
shl_ln                (bitconcatenate   ) [ 000000000000]
sub_ln27              (sub              ) [ 000000000000]
add_ln27_4            (add              ) [ 000000000000]
zext_ln27_5           (zext             ) [ 000000000000]
H_T_addr              (getelementptr    ) [ 000001000000]
icmp_ln27             (icmp             ) [ 000001111111]
store_ln27            (store            ) [ 000000000000]
br_ln0                (br               ) [ 001111111111]
mat_in_L_load         (load             ) [ 000000111000]
H_T_load              (load             ) [ 000000111000]
mul                   (fmul             ) [ 000000000111]
specloopname_ln23     (specloopname     ) [ 000000000000]
tmp                   (facc             ) [ 001111111111]
br_ln0                (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_in_L">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_L"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="L">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="H_T">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_T"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FACC"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="L_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="0" index="1" bw="3" slack="0"/>
<pin id="53" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mat_out_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_out_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="mat_in_L_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="6" slack="0"/>
<pin id="67" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_in_L_addr/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mat_in_L_load/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="H_T_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_T_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_T_load/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln27_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="1"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="1"/>
<pin id="96" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="k_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="1"/>
<pin id="107" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="k_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="j_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="1"/>
<pin id="118" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="j_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="add1913_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1913 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="add1913_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add1913/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln13_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln13_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln13_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="1"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_shl2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_shl2_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_shl_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_shl1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_shl1_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="empty_35_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_35/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln17_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln17_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln17_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln17_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln20_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="1"/>
<pin id="227" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln20_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln23_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln23_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln23_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln23_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="2" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln27_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="2"/>
<pin id="257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln27_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub_ln27_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln27_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="1"/>
<pin id="281" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln27_5_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln27_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="0" index="2" bw="1" slack="5"/>
<pin id="298" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="300" class="1005" name="L_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="1"/>
<pin id="302" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="L_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="add_ln13_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="313" class="1005" name="empty_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="1"/>
<pin id="315" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="318" class="1005" name="empty_35_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="2"/>
<pin id="320" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="323" class="1005" name="add_ln17_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="328" class="1005" name="zext_ln17_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="1"/>
<pin id="330" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="336" class="1005" name="mat_out_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mat_out_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="add_ln23_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="349" class="1005" name="mat_in_L_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="1"/>
<pin id="351" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_L_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="H_T_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="1"/>
<pin id="356" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="H_T_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="icmp_ln27_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="5"/>
<pin id="361" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="364" class="1005" name="mat_in_L_load_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_L_load "/>
</bind>
</comp>

<comp id="369" class="1005" name="H_T_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="H_T_load "/>
</bind>
</comp>

<comp id="374" class="1005" name="mul_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="40" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="40" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="89" pin=1"/></net>

<net id="143"><net_src comp="70" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="83" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="98" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="98" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="98" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="98" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="151" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="98" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="98" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="178" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="109" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="109" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="109" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="109" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="214" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="238"><net_src comp="120" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="120" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="120" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="120" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="244" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="120" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="240" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="292"><net_src comp="234" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="50" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="308"><net_src comp="145" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="316"><net_src comp="172" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="321"><net_src comp="198" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="326"><net_src comp="204" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="331"><net_src comp="210" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="339"><net_src comp="56" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="344"><net_src comp="234" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="352"><net_src comp="63" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="357"><net_src comp="76" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="362"><net_src comp="288" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="367"><net_src comp="70" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="372"><net_src comp="83" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="377"><net_src comp="139" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="382"><net_src comp="294" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat_out | {4 }
 - Input state : 
	Port: matMultiply<float, 6, 6, 6>.4 : mat_in_L | {4 5 }
	Port: matMultiply<float, 6, 6, 6>.4 : L | {1 }
	Port: matMultiply<float, 6, 6, 6>.4 : H_T | {4 5 }
  - Chain level:
	State 1
	State 2
		add_ln13 : 1
		zext_ln13 : 1
		icmp_ln13 : 1
		br_ln13 : 2
		p_shl2 : 1
		p_shl2_cast : 2
		empty : 3
		p_shl : 1
		p_shl1 : 1
		p_shl1_cast : 2
		empty_35 : 3
	State 3
		add_ln17 : 1
		zext_ln17 : 1
		zext_ln17_2 : 1
		icmp_ln17 : 1
		br_ln17 : 2
		add_ln20 : 2
		sext_ln20 : 3
		mat_out_addr : 4
	State 4
		add_ln23 : 1
		zext_ln23 : 1
		zext_ln23_1 : 1
		icmp_ln23 : 1
		br_ln23 : 2
		add_ln27 : 2
		zext_ln27 : 3
		mat_in_L_addr : 4
		mat_in_L_load : 5
		shl_ln : 1
		sub_ln27 : 2
		add_ln27_4 : 3
		zext_ln27_5 : 4
		H_T_addr : 5
		H_T_load : 6
		icmp_ln27 : 2
		store_ln27 : 1
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   facc   |     grp_fu_294     |    0    |   137   |   831   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_139     |    3    |   143   |   140   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln13_fu_145  |    0    |    0    |    10   |
|          |   add_ln17_fu_204  |    0    |    0    |    9    |
|    add   |   add_ln20_fu_224  |    0    |    0    |    13   |
|          |   add_ln23_fu_234  |    0    |    0    |    10   |
|          |   add_ln27_fu_254  |    0    |    0    |    13   |
|          |  add_ln27_4_fu_278 |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|          |    empty_fu_172    |    0    |    0    |    12   |
|    sub   |   empty_35_fu_198  |    0    |    0    |    13   |
|          |   sub_ln27_fu_272  |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln13_fu_155  |    0    |    0    |    8    |
|   icmp   |  icmp_ln17_fu_218  |    0    |    0    |    8    |
|          |  icmp_ln23_fu_248  |    0    |    0    |    8    |
|          |  icmp_ln27_fu_288  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|   read   |  L_read_read_fu_50 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln13_fu_151  |    0    |    0    |    0    |
|          | p_shl2_cast_fu_168 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_194 |    0    |    0    |    0    |
|          |  zext_ln17_fu_210  |    0    |    0    |    0    |
|   zext   | zext_ln17_2_fu_214 |    0    |    0    |    0    |
|          |  zext_ln23_fu_240  |    0    |    0    |    0    |
|          | zext_ln23_1_fu_244 |    0    |    0    |    0    |
|          |  zext_ln27_fu_259  |    0    |    0    |    0    |
|          | zext_ln27_5_fu_283 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    p_shl2_fu_160   |    0    |    0    |    0    |
|bitconcatenate|    p_shl_fu_178    |    0    |    0    |    0    |
|          |    p_shl1_fu_186   |    0    |    0    |    0    |
|          |    shl_ln_fu_264   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln20_fu_229  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |   280   |   1103  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   H_T_addr_reg_354  |    5   |
|   H_T_load_reg_369  |   32   |
|    L_read_reg_300   |    3   |
|   add1913_reg_127   |   32   |
|   add_ln13_reg_305  |    3   |
|   add_ln17_reg_323  |    2   |
|   add_ln23_reg_341  |    3   |
|   empty_35_reg_318  |    6   |
|    empty_reg_313    |    6   |
|       i_reg_94      |    3   |
|  icmp_ln27_reg_359  |    1   |
|      j_reg_116      |    3   |
|      k_reg_105      |    2   |
|mat_in_L_addr_reg_349|    6   |
|mat_in_L_load_reg_364|   32   |
| mat_out_addr_reg_336|    6   |
|     mul_reg_374     |   32   |
|     tmp_reg_379     |   32   |
|  zext_ln17_reg_328  |    5   |
+---------------------+--------+
|        Total        |   214  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_83 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_139    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_139    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   150  ||  1.956  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   280  |  1103  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   214  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   494  |  1139  |
+-----------+--------+--------+--------+--------+
