{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495137860416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495137860418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 17:04:20 2017 " "Processing started: Thu May 18 17:04:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495137860418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495137860418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc -c uc " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc -c uc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495137860419 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495137860711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/CIN/esvm/Downloads/drive-download-20170518T194127Z-001/Registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/CIN/esvm/Downloads/drive-download-20170518T194127Z-001/Registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Found design unit 1: Registrador-behavioral_arch" {  } { { "../../Downloads/drive-download-20170518T194127Z-001/Registrador.vhd" "" { Text "/home/CIN/esvm/Downloads/drive-download-20170518T194127Z-001/Registrador.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "../../Downloads/drive-download-20170518T194127Z-001/Registrador.vhd" "" { Text "/home/CIN/esvm/Downloads/drive-download-20170518T194127Z-001/Registrador.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIVMULT.v 1 1 " "Found 1 design units, including 1 entities, in source file DIVMULT.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVMULT " "Found entity 1: DIVMULT" {  } { { "DIVMULT.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/DIVMULT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtend16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend16to32 " "Found entity 1: SignExtend16to32" {  } { { "SignExtend16to32.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/SignExtend16to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861355 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Div.v(29) " "Verilog HDL information at Div.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "Div.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/Div.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1495137861360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Div.v 1 1 " "Found 1 design units, including 1 entities, in source file Div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StoreSize.v 1 1 " "Found 1 design units, including 1 entities, in source file StoreSize.v" { { "Info" "ISGN_ENTITY_NAME" "1 StoreSize " "Found entity 1: StoreSize" {  } { { "StoreSize.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/StoreSize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux9to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux9to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux9to1 " "Found entity 1: Mux9to1" {  } { { "Mux9to1.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/Mux9to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux5to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux5to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5to1 " "Found entity 1: Mux5to1" {  } { { "Mux5to1.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/Mux5to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3to1 " "Found entity 1: Mux3to1" {  } { { "Mux3to1.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/Mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861370 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "multiplication.v " "Can't analyze file -- file multiplication.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1495137861383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft16.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/ShiftLeft16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft2.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/ShiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend1to32.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtend1to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend1to32 " "Found entity 1: SignExtend1to32" {  } { { "SignExtend1to32.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/SignExtend1to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uControl.v 1 1 " "Found 1 design units, including 1 entities, in source file uControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "uControl.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/uControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495137861396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495137861396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495137861485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVMULT DIVMULT:dm " "Elaborating entity \"DIVMULT\" for hierarchy \"DIVMULT:dm\"" {  } { { "teste.v" "dm" { Text "/home/CIN/esvm/Documents/ucHardware/teste.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495137861513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult DIVMULT:dm\|mult:m " "Elaborating entity \"mult\" for hierarchy \"DIVMULT:dm\|mult:m\"" {  } { { "DIVMULT.v" "m" { Text "/home/CIN/esvm/Documents/ucHardware/DIVMULT.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495137861517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mult.v(95) " "Verilog HDL assignment warning at mult.v(95): truncated value with size 32 to match size of target (7)" {  } { { "mult.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/mult.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495137861526 "|teste|DIVMULT:dm|mult:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div DIVMULT:dm\|Div:d " "Elaborating entity \"Div\" for hierarchy \"DIVMULT:dm\|Div:d\"" {  } { { "DIVMULT.v" "d" { Text "/home/CIN/esvm/Documents/ucHardware/DIVMULT.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495137861527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Div.v(104) " "Verilog HDL assignment warning at Div.v(104): truncated value with size 32 to match size of target (8)" {  } { { "Div.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/Div.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1495137861533 "|Div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:RHI " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:RHI\"" {  } { { "teste.v" "RHI" { Text "/home/CIN/esvm/Documents/ucHardware/teste.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495137861534 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "div0 VCC " "Pin \"div0\" is stuck at VCC" {  } { { "teste.v" "" { Text "/home/CIN/esvm/Documents/ucHardware/teste.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495137863608 "|teste|div0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1495137863608 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1495137864043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1448 " "Implemented 1448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495137864112 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495137864112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1314 " "Implemented 1314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495137864112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495137864112 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/CIN/esvm/Documents/ucHardware/output_files/uc.map.smsg " "Generated suppressed messages file /home/CIN/esvm/Documents/ucHardware/output_files/uc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1495137864320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495137864359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 17:04:24 2017 " "Processing ended: Thu May 18 17:04:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495137864359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495137864359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495137864359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495137864359 ""}
