
quadcopter_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066f8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  080068c8  080068c8  000168c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006b10  08006b10  00016b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006b18  08006b18  00016b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006b1c  08006b1c  00016b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000001c  20000000  08006b20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001d8c  2000001c  08006b3c  0002001c  2**2
                  ALLOC
  8 ._user_heap_stack 00000080  20001da8  08006b3c  00021da8  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000ee83  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000025e2  00000000  00000000  0002eec8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e98  00000000  00000000  000314b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d40  00000000  00000000  00032348  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000069b3  00000000  00000000  00033088  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000490f  00000000  00000000  00039a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003e34a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003fa4  00000000  00000000  0003e3c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000001c 	.word	0x2000001c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080068b0 	.word	0x080068b0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000020 	.word	0x20000020
 800020c:	080068b0 	.word	0x080068b0

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	; 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800034e:	f1a4 0401 	sub.w	r4, r4, #1
 8000352:	d1e9      	bne.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f092 0f00 	teq	r2, #0
 80004fa:	bf14      	ite	ne
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e720      	b.n	8000354 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aedc 	beq.w	8000302 <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6c1      	b.n	8000302 <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2iz>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000abc:	d215      	bcs.n	8000aea <__aeabi_d2iz+0x36>
 8000abe:	d511      	bpl.n	8000ae4 <__aeabi_d2iz+0x30>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d912      	bls.n	8000af0 <__aeabi_d2iz+0x3c>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d105      	bne.n	8000afc <__aeabi_d2iz+0x48>
 8000af0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af4:	bf08      	it	eq
 8000af6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_d2uiz>:
 8000b04:	004a      	lsls	r2, r1, #1
 8000b06:	d211      	bcs.n	8000b2c <__aeabi_d2uiz+0x28>
 8000b08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b0c:	d211      	bcs.n	8000b32 <__aeabi_d2uiz+0x2e>
 8000b0e:	d50d      	bpl.n	8000b2c <__aeabi_d2uiz+0x28>
 8000b10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b18:	d40e      	bmi.n	8000b38 <__aeabi_d2uiz+0x34>
 8000b1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b26:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2a:	4770      	bx	lr
 8000b2c:	f04f 0000 	mov.w	r0, #0
 8000b30:	4770      	bx	lr
 8000b32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b36:	d102      	bne.n	8000b3e <__aeabi_d2uiz+0x3a>
 8000b38:	f04f 30ff 	mov.w	r0, #4294967295
 8000b3c:	4770      	bx	lr
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	4770      	bx	lr

08000b44 <__aeabi_uldivmod>:
 8000b44:	b953      	cbnz	r3, 8000b5c <__aeabi_uldivmod+0x18>
 8000b46:	b94a      	cbnz	r2, 8000b5c <__aeabi_uldivmod+0x18>
 8000b48:	2900      	cmp	r1, #0
 8000b4a:	bf08      	it	eq
 8000b4c:	2800      	cmpeq	r0, #0
 8000b4e:	bf1c      	itt	ne
 8000b50:	f04f 31ff 	movne.w	r1, #4294967295
 8000b54:	f04f 30ff 	movne.w	r0, #4294967295
 8000b58:	f000 b97a 	b.w	8000e50 <__aeabi_idiv0>
 8000b5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b64:	f000 f806 	bl	8000b74 <__udivmoddi4>
 8000b68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b70:	b004      	add	sp, #16
 8000b72:	4770      	bx	lr

08000b74 <__udivmoddi4>:
 8000b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b78:	468c      	mov	ip, r1
 8000b7a:	460e      	mov	r6, r1
 8000b7c:	4604      	mov	r4, r0
 8000b7e:	9d08      	ldr	r5, [sp, #32]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d150      	bne.n	8000c26 <__udivmoddi4+0xb2>
 8000b84:	428a      	cmp	r2, r1
 8000b86:	4617      	mov	r7, r2
 8000b88:	d96c      	bls.n	8000c64 <__udivmoddi4+0xf0>
 8000b8a:	fab2 fe82 	clz	lr, r2
 8000b8e:	f1be 0f00 	cmp.w	lr, #0
 8000b92:	d00b      	beq.n	8000bac <__udivmoddi4+0x38>
 8000b94:	f1ce 0c20 	rsb	ip, lr, #32
 8000b98:	fa01 f60e 	lsl.w	r6, r1, lr
 8000b9c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ba0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ba4:	ea4c 0c06 	orr.w	ip, ip, r6
 8000ba8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000bac:	0c3a      	lsrs	r2, r7, #16
 8000bae:	fbbc f9f2 	udiv	r9, ip, r2
 8000bb2:	b2bb      	uxth	r3, r7
 8000bb4:	fb02 cc19 	mls	ip, r2, r9, ip
 8000bb8:	fb09 fa03 	mul.w	sl, r9, r3
 8000bbc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000bc0:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000bc4:	45b2      	cmp	sl, r6
 8000bc6:	d90a      	bls.n	8000bde <__udivmoddi4+0x6a>
 8000bc8:	19f6      	adds	r6, r6, r7
 8000bca:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bce:	f080 8125 	bcs.w	8000e1c <__udivmoddi4+0x2a8>
 8000bd2:	45b2      	cmp	sl, r6
 8000bd4:	f240 8122 	bls.w	8000e1c <__udivmoddi4+0x2a8>
 8000bd8:	f1a9 0902 	sub.w	r9, r9, #2
 8000bdc:	443e      	add	r6, r7
 8000bde:	eba6 060a 	sub.w	r6, r6, sl
 8000be2:	fbb6 f0f2 	udiv	r0, r6, r2
 8000be6:	fb02 6610 	mls	r6, r2, r0, r6
 8000bea:	fb00 f303 	mul.w	r3, r0, r3
 8000bee:	b2a4      	uxth	r4, r4
 8000bf0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000bf4:	42a3      	cmp	r3, r4
 8000bf6:	d909      	bls.n	8000c0c <__udivmoddi4+0x98>
 8000bf8:	19e4      	adds	r4, r4, r7
 8000bfa:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bfe:	f080 810b 	bcs.w	8000e18 <__udivmoddi4+0x2a4>
 8000c02:	42a3      	cmp	r3, r4
 8000c04:	f240 8108 	bls.w	8000e18 <__udivmoddi4+0x2a4>
 8000c08:	3802      	subs	r0, #2
 8000c0a:	443c      	add	r4, r7
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	1ae4      	subs	r4, r4, r3
 8000c10:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c14:	2d00      	cmp	r5, #0
 8000c16:	d062      	beq.n	8000cde <__udivmoddi4+0x16a>
 8000c18:	2300      	movs	r3, #0
 8000c1a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c1e:	602c      	str	r4, [r5, #0]
 8000c20:	606b      	str	r3, [r5, #4]
 8000c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d907      	bls.n	8000c3a <__udivmoddi4+0xc6>
 8000c2a:	2d00      	cmp	r5, #0
 8000c2c:	d055      	beq.n	8000cda <__udivmoddi4+0x166>
 8000c2e:	2100      	movs	r1, #0
 8000c30:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c34:	4608      	mov	r0, r1
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	fab3 f183 	clz	r1, r3
 8000c3e:	2900      	cmp	r1, #0
 8000c40:	f040 808f 	bne.w	8000d62 <__udivmoddi4+0x1ee>
 8000c44:	42b3      	cmp	r3, r6
 8000c46:	d302      	bcc.n	8000c4e <__udivmoddi4+0xda>
 8000c48:	4282      	cmp	r2, r0
 8000c4a:	f200 80fc 	bhi.w	8000e46 <__udivmoddi4+0x2d2>
 8000c4e:	1a84      	subs	r4, r0, r2
 8000c50:	eb66 0603 	sbc.w	r6, r6, r3
 8000c54:	2001      	movs	r0, #1
 8000c56:	46b4      	mov	ip, r6
 8000c58:	2d00      	cmp	r5, #0
 8000c5a:	d040      	beq.n	8000cde <__udivmoddi4+0x16a>
 8000c5c:	e885 1010 	stmia.w	r5, {r4, ip}
 8000c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c64:	b912      	cbnz	r2, 8000c6c <__udivmoddi4+0xf8>
 8000c66:	2701      	movs	r7, #1
 8000c68:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c6c:	fab7 fe87 	clz	lr, r7
 8000c70:	f1be 0f00 	cmp.w	lr, #0
 8000c74:	d135      	bne.n	8000ce2 <__udivmoddi4+0x16e>
 8000c76:	2101      	movs	r1, #1
 8000c78:	1bf6      	subs	r6, r6, r7
 8000c7a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c7e:	fa1f f887 	uxth.w	r8, r7
 8000c82:	fbb6 f2fc 	udiv	r2, r6, ip
 8000c86:	fb0c 6612 	mls	r6, ip, r2, r6
 8000c8a:	fb08 f002 	mul.w	r0, r8, r2
 8000c8e:	0c23      	lsrs	r3, r4, #16
 8000c90:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000c94:	42b0      	cmp	r0, r6
 8000c96:	d907      	bls.n	8000ca8 <__udivmoddi4+0x134>
 8000c98:	19f6      	adds	r6, r6, r7
 8000c9a:	f102 33ff 	add.w	r3, r2, #4294967295
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0x132>
 8000ca0:	42b0      	cmp	r0, r6
 8000ca2:	f200 80d2 	bhi.w	8000e4a <__udivmoddi4+0x2d6>
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	1a36      	subs	r6, r6, r0
 8000caa:	fbb6 f0fc 	udiv	r0, r6, ip
 8000cae:	fb0c 6610 	mls	r6, ip, r0, r6
 8000cb2:	fb08 f800 	mul.w	r8, r8, r0
 8000cb6:	b2a3      	uxth	r3, r4
 8000cb8:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000cbc:	45a0      	cmp	r8, r4
 8000cbe:	d907      	bls.n	8000cd0 <__udivmoddi4+0x15c>
 8000cc0:	19e4      	adds	r4, r4, r7
 8000cc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x15a>
 8000cc8:	45a0      	cmp	r8, r4
 8000cca:	f200 80b9 	bhi.w	8000e40 <__udivmoddi4+0x2cc>
 8000cce:	4618      	mov	r0, r3
 8000cd0:	eba4 0408 	sub.w	r4, r4, r8
 8000cd4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000cd8:	e79c      	b.n	8000c14 <__udivmoddi4+0xa0>
 8000cda:	4629      	mov	r1, r5
 8000cdc:	4628      	mov	r0, r5
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	fa07 f70e 	lsl.w	r7, r7, lr
 8000ce6:	f1ce 0320 	rsb	r3, lr, #32
 8000cea:	fa26 f203 	lsr.w	r2, r6, r3
 8000cee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000cf2:	fbb2 f1fc 	udiv	r1, r2, ip
 8000cf6:	fa1f f887 	uxth.w	r8, r7
 8000cfa:	fb0c 2211 	mls	r2, ip, r1, r2
 8000cfe:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d02:	fa20 f303 	lsr.w	r3, r0, r3
 8000d06:	fb01 f908 	mul.w	r9, r1, r8
 8000d0a:	4333      	orrs	r3, r6
 8000d0c:	0c1e      	lsrs	r6, r3, #16
 8000d0e:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d12:	45b1      	cmp	r9, r6
 8000d14:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d18:	d909      	bls.n	8000d2e <__udivmoddi4+0x1ba>
 8000d1a:	19f6      	adds	r6, r6, r7
 8000d1c:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d20:	f080 808c 	bcs.w	8000e3c <__udivmoddi4+0x2c8>
 8000d24:	45b1      	cmp	r9, r6
 8000d26:	f240 8089 	bls.w	8000e3c <__udivmoddi4+0x2c8>
 8000d2a:	3902      	subs	r1, #2
 8000d2c:	443e      	add	r6, r7
 8000d2e:	eba6 0609 	sub.w	r6, r6, r9
 8000d32:	fbb6 f0fc 	udiv	r0, r6, ip
 8000d36:	fb0c 6210 	mls	r2, ip, r0, r6
 8000d3a:	fb00 f908 	mul.w	r9, r0, r8
 8000d3e:	b29e      	uxth	r6, r3
 8000d40:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d44:	45b1      	cmp	r9, r6
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0x1e4>
 8000d48:	19f6      	adds	r6, r6, r7
 8000d4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4e:	d271      	bcs.n	8000e34 <__udivmoddi4+0x2c0>
 8000d50:	45b1      	cmp	r9, r6
 8000d52:	d96f      	bls.n	8000e34 <__udivmoddi4+0x2c0>
 8000d54:	3802      	subs	r0, #2
 8000d56:	443e      	add	r6, r7
 8000d58:	eba6 0609 	sub.w	r6, r6, r9
 8000d5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d60:	e78f      	b.n	8000c82 <__udivmoddi4+0x10e>
 8000d62:	f1c1 0720 	rsb	r7, r1, #32
 8000d66:	fa22 f807 	lsr.w	r8, r2, r7
 8000d6a:	408b      	lsls	r3, r1
 8000d6c:	ea48 0303 	orr.w	r3, r8, r3
 8000d70:	fa26 f407 	lsr.w	r4, r6, r7
 8000d74:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000d78:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d7c:	fa1f fc83 	uxth.w	ip, r3
 8000d80:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d84:	408e      	lsls	r6, r1
 8000d86:	fa20 f807 	lsr.w	r8, r0, r7
 8000d8a:	fb09 fa0c 	mul.w	sl, r9, ip
 8000d8e:	ea48 0806 	orr.w	r8, r8, r6
 8000d92:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000d96:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000d9a:	45a2      	cmp	sl, r4
 8000d9c:	fa02 f201 	lsl.w	r2, r2, r1
 8000da0:	fa00 f601 	lsl.w	r6, r0, r1
 8000da4:	d908      	bls.n	8000db8 <__udivmoddi4+0x244>
 8000da6:	18e4      	adds	r4, r4, r3
 8000da8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dac:	d244      	bcs.n	8000e38 <__udivmoddi4+0x2c4>
 8000dae:	45a2      	cmp	sl, r4
 8000db0:	d942      	bls.n	8000e38 <__udivmoddi4+0x2c4>
 8000db2:	f1a9 0902 	sub.w	r9, r9, #2
 8000db6:	441c      	add	r4, r3
 8000db8:	eba4 040a 	sub.w	r4, r4, sl
 8000dbc:	fbb4 f0fe 	udiv	r0, r4, lr
 8000dc0:	fb0e 4410 	mls	r4, lr, r0, r4
 8000dc4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dc8:	fa1f f888 	uxth.w	r8, r8
 8000dcc:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x270>
 8000dd4:	18e4      	adds	r4, r4, r3
 8000dd6:	f100 3eff 	add.w	lr, r0, #4294967295
 8000dda:	d229      	bcs.n	8000e30 <__udivmoddi4+0x2bc>
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d927      	bls.n	8000e30 <__udivmoddi4+0x2bc>
 8000de0:	3802      	subs	r0, #2
 8000de2:	441c      	add	r4, r3
 8000de4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000de8:	fba0 8902 	umull	r8, r9, r0, r2
 8000dec:	eba4 0c0c 	sub.w	ip, r4, ip
 8000df0:	45cc      	cmp	ip, r9
 8000df2:	46c2      	mov	sl, r8
 8000df4:	46ce      	mov	lr, r9
 8000df6:	d315      	bcc.n	8000e24 <__udivmoddi4+0x2b0>
 8000df8:	d012      	beq.n	8000e20 <__udivmoddi4+0x2ac>
 8000dfa:	b155      	cbz	r5, 8000e12 <__udivmoddi4+0x29e>
 8000dfc:	ebb6 030a 	subs.w	r3, r6, sl
 8000e00:	eb6c 060e 	sbc.w	r6, ip, lr
 8000e04:	fa06 f707 	lsl.w	r7, r6, r7
 8000e08:	40cb      	lsrs	r3, r1
 8000e0a:	431f      	orrs	r7, r3
 8000e0c:	40ce      	lsrs	r6, r1
 8000e0e:	602f      	str	r7, [r5, #0]
 8000e10:	606e      	str	r6, [r5, #4]
 8000e12:	2100      	movs	r1, #0
 8000e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e6f7      	b.n	8000c0c <__udivmoddi4+0x98>
 8000e1c:	4689      	mov	r9, r1
 8000e1e:	e6de      	b.n	8000bde <__udivmoddi4+0x6a>
 8000e20:	4546      	cmp	r6, r8
 8000e22:	d2ea      	bcs.n	8000dfa <__udivmoddi4+0x286>
 8000e24:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e28:	eb69 0e03 	sbc.w	lr, r9, r3
 8000e2c:	3801      	subs	r0, #1
 8000e2e:	e7e4      	b.n	8000dfa <__udivmoddi4+0x286>
 8000e30:	4670      	mov	r0, lr
 8000e32:	e7d7      	b.n	8000de4 <__udivmoddi4+0x270>
 8000e34:	4618      	mov	r0, r3
 8000e36:	e78f      	b.n	8000d58 <__udivmoddi4+0x1e4>
 8000e38:	4681      	mov	r9, r0
 8000e3a:	e7bd      	b.n	8000db8 <__udivmoddi4+0x244>
 8000e3c:	4611      	mov	r1, r2
 8000e3e:	e776      	b.n	8000d2e <__udivmoddi4+0x1ba>
 8000e40:	3802      	subs	r0, #2
 8000e42:	443c      	add	r4, r7
 8000e44:	e744      	b.n	8000cd0 <__udivmoddi4+0x15c>
 8000e46:	4608      	mov	r0, r1
 8000e48:	e706      	b.n	8000c58 <__udivmoddi4+0xe4>
 8000e4a:	3a02      	subs	r2, #2
 8000e4c:	443e      	add	r6, r7
 8000e4e:	e72b      	b.n	8000ca8 <__udivmoddi4+0x134>

08000e50 <__aeabi_idiv0>:
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f103 0208 	add.w	r2, r3, #8
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	f04f 32ff 	mov.w	r2, #4294967295
 8000e6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f103 0208 	add.w	r2, r3, #8
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f103 0208 	add.w	r2, r3, #8
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000e88:	bf00      	nop
 8000e8a:	370c      	adds	r7, #12
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bc80      	pop	{r7}
 8000e90:	4770      	bx	lr

08000e92 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000e92:	b480      	push	{r7}
 8000e94:	b083      	sub	sp, #12
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bc80      	pop	{r7}
 8000ea8:	4770      	bx	lr

08000eaa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000eaa:	b480      	push	{r7}
 8000eac:	b085      	sub	sp, #20
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
 8000eb2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	68fa      	ldr	r2, [r7, #12]
 8000ebe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	689a      	ldr	r2, [r3, #8]
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	683a      	ldr	r2, [r7, #0]
 8000ece:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	683a      	ldr	r2, [r7, #0]
 8000ed4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	1c5a      	adds	r2, r3, #1
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	601a      	str	r2, [r3, #0]
}
 8000ee6:	bf00      	nop
 8000ee8:	3714      	adds	r7, #20
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bc80      	pop	{r7}
 8000eee:	4770      	bx	lr

08000ef0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f06:	d103      	bne.n	8000f10 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	691b      	ldr	r3, [r3, #16]
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	e00c      	b.n	8000f2a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3308      	adds	r3, #8
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	e002      	b.n	8000f1e <vListInsert+0x2e>
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d9f6      	bls.n	8000f18 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	685a      	ldr	r2, [r3, #4]
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	683a      	ldr	r2, [r7, #0]
 8000f38:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	68fa      	ldr	r2, [r7, #12]
 8000f3e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	683a      	ldr	r2, [r7, #0]
 8000f44:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	687a      	ldr	r2, [r7, #4]
 8000f4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	1c5a      	adds	r2, r3, #1
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	601a      	str	r2, [r3, #0]
}
 8000f56:	bf00      	nop
 8000f58:	3714      	adds	r7, #20
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr

08000f60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000f60:	b480      	push	{r7}
 8000f62:	b085      	sub	sp, #20
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	691b      	ldr	r3, [r3, #16]
 8000f6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	6892      	ldr	r2, [r2, #8]
 8000f76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	6852      	ldr	r2, [r2, #4]
 8000f80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	685a      	ldr	r2, [r3, #4]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d103      	bne.n	8000f94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	689a      	ldr	r2, [r3, #8]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	1e5a      	subs	r2, r3, #1
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	681b      	ldr	r3, [r3, #0]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3714      	adds	r7, #20
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bc80      	pop	{r7}
 8000fb0:	4770      	bx	lr
	...

08000fb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	3b04      	subs	r3, #4
 8000fc4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000fcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	3b04      	subs	r3, #4
 8000fd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	f023 0201 	bic.w	r2, r3, #1
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	3b04      	subs	r3, #4
 8000fe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000fe4:	4a08      	ldr	r2, [pc, #32]	; (8001008 <pxPortInitialiseStack+0x54>)
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	3b14      	subs	r3, #20
 8000fee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	3b20      	subs	r3, #32
 8000ffa:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000ffc:	68fb      	ldr	r3, [r7, #12]
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr
 8001008:	0800100d 	.word	0x0800100d

0800100c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8001012:	2300      	movs	r3, #0
 8001014:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001016:	4b10      	ldr	r3, [pc, #64]	; (8001058 <prvTaskExitError+0x4c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800101e:	d009      	beq.n	8001034 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001024:	f383 8811 	msr	BASEPRI, r3
 8001028:	f3bf 8f6f 	isb	sy
 800102c:	f3bf 8f4f 	dsb	sy
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	e7fe      	b.n	8001032 <prvTaskExitError+0x26>
 8001034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001038:	f383 8811 	msr	BASEPRI, r3
 800103c:	f3bf 8f6f 	isb	sy
 8001040:	f3bf 8f4f 	dsb	sy
 8001044:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001046:	bf00      	nop
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d0fc      	beq.n	8001048 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800104e:	bf00      	nop
 8001050:	3714      	adds	r7, #20
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr
 8001058:	20000000 	.word	0x20000000
 800105c:	00000000 	.word	0x00000000

08001060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8001060:	4b07      	ldr	r3, [pc, #28]	; (8001080 <pxCurrentTCBConst2>)
 8001062:	6819      	ldr	r1, [r3, #0]
 8001064:	6808      	ldr	r0, [r1, #0]
 8001066:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800106a:	f380 8809 	msr	PSP, r0
 800106e:	f3bf 8f6f 	isb	sy
 8001072:	f04f 0000 	mov.w	r0, #0
 8001076:	f380 8811 	msr	BASEPRI, r0
 800107a:	f04e 0e0d 	orr.w	lr, lr, #13
 800107e:	4770      	bx	lr

08001080 <pxCurrentTCBConst2>:
 8001080:	20001c54 	.word	0x20001c54
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8001084:	bf00      	nop
 8001086:	bf00      	nop

08001088 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8001088:	4806      	ldr	r0, [pc, #24]	; (80010a4 <prvPortStartFirstTask+0x1c>)
 800108a:	6800      	ldr	r0, [r0, #0]
 800108c:	6800      	ldr	r0, [r0, #0]
 800108e:	f380 8808 	msr	MSP, r0
 8001092:	b662      	cpsie	i
 8001094:	b661      	cpsie	f
 8001096:	f3bf 8f4f 	dsb	sy
 800109a:	f3bf 8f6f 	isb	sy
 800109e:	df00      	svc	0
 80010a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80010a2:	bf00      	nop
 80010a4:	e000ed08 	.word	0xe000ed08

080010a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80010ae:	4b31      	ldr	r3, [pc, #196]	; (8001174 <xPortStartScheduler+0xcc>)
 80010b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	22ff      	movs	r2, #255	; 0xff
 80010be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80010c8:	78fb      	ldrb	r3, [r7, #3]
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4b29      	ldr	r3, [pc, #164]	; (8001178 <xPortStartScheduler+0xd0>)
 80010d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80010d6:	4b29      	ldr	r3, [pc, #164]	; (800117c <xPortStartScheduler+0xd4>)
 80010d8:	2207      	movs	r2, #7
 80010da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80010dc:	e009      	b.n	80010f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80010de:	4b27      	ldr	r3, [pc, #156]	; (800117c <xPortStartScheduler+0xd4>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	3b01      	subs	r3, #1
 80010e4:	4a25      	ldr	r2, [pc, #148]	; (800117c <xPortStartScheduler+0xd4>)
 80010e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80010e8:	78fb      	ldrb	r3, [r7, #3]
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80010f2:	78fb      	ldrb	r3, [r7, #3]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010fa:	2b80      	cmp	r3, #128	; 0x80
 80010fc:	d0ef      	beq.n	80010de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80010fe:	4b1f      	ldr	r3, [pc, #124]	; (800117c <xPortStartScheduler+0xd4>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f1c3 0307 	rsb	r3, r3, #7
 8001106:	2b04      	cmp	r3, #4
 8001108:	d009      	beq.n	800111e <xPortStartScheduler+0x76>
 800110a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800110e:	f383 8811 	msr	BASEPRI, r3
 8001112:	f3bf 8f6f 	isb	sy
 8001116:	f3bf 8f4f 	dsb	sy
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	e7fe      	b.n	800111c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800111e:	4b17      	ldr	r3, [pc, #92]	; (800117c <xPortStartScheduler+0xd4>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	021b      	lsls	r3, r3, #8
 8001124:	4a15      	ldr	r2, [pc, #84]	; (800117c <xPortStartScheduler+0xd4>)
 8001126:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001128:	4b14      	ldr	r3, [pc, #80]	; (800117c <xPortStartScheduler+0xd4>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001130:	4a12      	ldr	r2, [pc, #72]	; (800117c <xPortStartScheduler+0xd4>)
 8001132:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	b2da      	uxtb	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800113c:	4a10      	ldr	r2, [pc, #64]	; (8001180 <xPortStartScheduler+0xd8>)
 800113e:	4b10      	ldr	r3, [pc, #64]	; (8001180 <xPortStartScheduler+0xd8>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001146:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001148:	4a0d      	ldr	r2, [pc, #52]	; (8001180 <xPortStartScheduler+0xd8>)
 800114a:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <xPortStartScheduler+0xd8>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001152:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001154:	f000 f8b0 	bl	80012b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001158:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <xPortStartScheduler+0xdc>)
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800115e:	f7ff ff93 	bl	8001088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8001162:	f001 fa23 	bl	80025ac <vTaskSwitchContext>
	prvTaskExitError();
 8001166:	f7ff ff51 	bl	800100c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800116a:	2300      	movs	r3, #0
}
 800116c:	4618      	mov	r0, r3
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	e000e400 	.word	0xe000e400
 8001178:	20000038 	.word	0x20000038
 800117c:	2000003c 	.word	0x2000003c
 8001180:	e000ed20 	.word	0xe000ed20
 8001184:	20000000 	.word	0x20000000

08001188 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001192:	f383 8811 	msr	BASEPRI, r3
 8001196:	f3bf 8f6f 	isb	sy
 800119a:	f3bf 8f4f 	dsb	sy
 800119e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80011a0:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <vPortEnterCritical+0x54>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	3301      	adds	r3, #1
 80011a6:	4a0d      	ldr	r2, [pc, #52]	; (80011dc <vPortEnterCritical+0x54>)
 80011a8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80011aa:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <vPortEnterCritical+0x54>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d10e      	bne.n	80011d0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80011b2:	4b0b      	ldr	r3, [pc, #44]	; (80011e0 <vPortEnterCritical+0x58>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d009      	beq.n	80011d0 <vPortEnterCritical+0x48>
 80011bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011c0:	f383 8811 	msr	BASEPRI, r3
 80011c4:	f3bf 8f6f 	isb	sy
 80011c8:	f3bf 8f4f 	dsb	sy
 80011cc:	603b      	str	r3, [r7, #0]
 80011ce:	e7fe      	b.n	80011ce <vPortEnterCritical+0x46>
	}
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bc80      	pop	{r7}
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	20000000 	.word	0x20000000
 80011e0:	e000ed04 	.word	0xe000ed04

080011e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80011ea:	4b10      	ldr	r3, [pc, #64]	; (800122c <vPortExitCritical+0x48>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d109      	bne.n	8001206 <vPortExitCritical+0x22>
 80011f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011f6:	f383 8811 	msr	BASEPRI, r3
 80011fa:	f3bf 8f6f 	isb	sy
 80011fe:	f3bf 8f4f 	dsb	sy
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	e7fe      	b.n	8001204 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8001206:	4b09      	ldr	r3, [pc, #36]	; (800122c <vPortExitCritical+0x48>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	3b01      	subs	r3, #1
 800120c:	4a07      	ldr	r2, [pc, #28]	; (800122c <vPortExitCritical+0x48>)
 800120e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001210:	4b06      	ldr	r3, [pc, #24]	; (800122c <vPortExitCritical+0x48>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d104      	bne.n	8001222 <vPortExitCritical+0x3e>
 8001218:	2300      	movs	r3, #0
 800121a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr
 800122c:	20000000 	.word	0x20000000

08001230 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001230:	f3ef 8009 	mrs	r0, PSP
 8001234:	f3bf 8f6f 	isb	sy
 8001238:	4b0d      	ldr	r3, [pc, #52]	; (8001270 <pxCurrentTCBConst>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001240:	6010      	str	r0, [r2, #0]
 8001242:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001246:	f04f 0050 	mov.w	r0, #80	; 0x50
 800124a:	f380 8811 	msr	BASEPRI, r0
 800124e:	f001 f9ad 	bl	80025ac <vTaskSwitchContext>
 8001252:	f04f 0000 	mov.w	r0, #0
 8001256:	f380 8811 	msr	BASEPRI, r0
 800125a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800125e:	6819      	ldr	r1, [r3, #0]
 8001260:	6808      	ldr	r0, [r1, #0]
 8001262:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001266:	f380 8809 	msr	PSP, r0
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	4770      	bx	lr

08001270 <pxCurrentTCBConst>:
 8001270:	20001c54 	.word	0x20001c54
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop

08001278 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
	__asm volatile
 800127e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001282:	f383 8811 	msr	BASEPRI, r3
 8001286:	f3bf 8f6f 	isb	sy
 800128a:	f3bf 8f4f 	dsb	sy
 800128e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001290:	f001 f8d4 	bl	800243c <xTaskIncrementTick>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800129a:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <SysTick_Handler+0x3c>)
 800129c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	2300      	movs	r3, #0
 80012a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80012ac:	bf00      	nop
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	e000ed04 	.word	0xe000ed04

080012b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80012bc:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <vPortSetupTimerInterrupt+0x28>)
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80012c2:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <vPortSetupTimerInterrupt+0x2c>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80012c8:	4b07      	ldr	r3, [pc, #28]	; (80012e8 <vPortSetupTimerInterrupt+0x30>)
 80012ca:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 80012ce:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80012d0:	4b03      	ldr	r3, [pc, #12]	; (80012e0 <vPortSetupTimerInterrupt+0x28>)
 80012d2:	2207      	movs	r2, #7
 80012d4:	601a      	str	r2, [r3, #0]
}
 80012d6:	bf00      	nop
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc80      	pop	{r7}
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000e010 	.word	0xe000e010
 80012e4:	e000e018 	.word	0xe000e018
 80012e8:	e000e014 	.word	0xe000e014

080012ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80012f2:	f3ef 8305 	mrs	r3, IPSR
 80012f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	2b0f      	cmp	r3, #15
 80012fc:	d913      	bls.n	8001326 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80012fe:	4a15      	ldr	r2, [pc, #84]	; (8001354 <vPortValidateInterruptPriority+0x68>)
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	4413      	add	r3, r2
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8001308:	4b13      	ldr	r3, [pc, #76]	; (8001358 <vPortValidateInterruptPriority+0x6c>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	7afa      	ldrb	r2, [r7, #11]
 800130e:	429a      	cmp	r2, r3
 8001310:	d209      	bcs.n	8001326 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8001312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001316:	f383 8811 	msr	BASEPRI, r3
 800131a:	f3bf 8f6f 	isb	sy
 800131e:	f3bf 8f4f 	dsb	sy
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	e7fe      	b.n	8001324 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001326:	4b0d      	ldr	r3, [pc, #52]	; (800135c <vPortValidateInterruptPriority+0x70>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <vPortValidateInterruptPriority+0x74>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	429a      	cmp	r2, r3
 8001334:	d909      	bls.n	800134a <vPortValidateInterruptPriority+0x5e>
 8001336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800133a:	f383 8811 	msr	BASEPRI, r3
 800133e:	f3bf 8f6f 	isb	sy
 8001342:	f3bf 8f4f 	dsb	sy
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	e7fe      	b.n	8001348 <vPortValidateInterruptPriority+0x5c>
	}
 800134a:	bf00      	nop
 800134c:	3714      	adds	r7, #20
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr
 8001354:	e000e3f0 	.word	0xe000e3f0
 8001358:	20000038 	.word	0x20000038
 800135c:	e000ed0c 	.word	0xe000ed0c
 8001360:	2000003c 	.word	0x2000003c

08001364 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b088      	sub	sp, #32
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
 8001370:	f000 ffac 	bl	80022cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 8001374:	4b40      	ldr	r3, [pc, #256]	; (8001478 <pvPortMalloc+0x114>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d104      	bne.n	8001386 <pvPortMalloc+0x22>
		{
			prvHeapInit();
 800137c:	f000 f8c8 	bl	8001510 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 8001380:	4b3d      	ldr	r3, [pc, #244]	; (8001478 <pvPortMalloc+0x114>)
 8001382:	2201      	movs	r2, #1
 8001384:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d00e      	beq.n	80013aa <pvPortMalloc+0x46>
		{
			xWantedSize += heapSTRUCT_SIZE;
 800138c:	2308      	movs	r3, #8
 800138e:	461a      	mov	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4413      	add	r3, r2
 8001394:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f003 0307 	and.w	r3, r3, #7
 800139c:	2b00      	cmp	r3, #0
 800139e:	d004      	beq.n	80013aa <pvPortMalloc+0x46>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f023 0307 	bic.w	r3, r3, #7
 80013a6:	3308      	adds	r3, #8
 80013a8:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d057      	beq.n	8001460 <pvPortMalloc+0xfc>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f641 32f7 	movw	r2, #7159	; 0x1bf7
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d852      	bhi.n	8001460 <pvPortMalloc+0xfc>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 80013ba:	4b30      	ldr	r3, [pc, #192]	; (800147c <pvPortMalloc+0x118>)
 80013bc:	61bb      	str	r3, [r7, #24]
			pxBlock = xStart.pxNextFreeBlock;
 80013be:	4b2f      	ldr	r3, [pc, #188]	; (800147c <pvPortMalloc+0x118>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80013c4:	e004      	b.n	80013d0 <pvPortMalloc+0x6c>
			{
				pxPreviousBlock = pxBlock;
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	61bb      	str	r3, [r7, #24]
				pxBlock = pxBlock->pxNextFreeBlock;
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d203      	bcs.n	80013e2 <pvPortMalloc+0x7e>
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1f1      	bne.n	80013c6 <pvPortMalloc+0x62>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	4a26      	ldr	r2, [pc, #152]	; (8001480 <pvPortMalloc+0x11c>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d03a      	beq.n	8001460 <pvPortMalloc+0xfc>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 80013ea:	69bb      	ldr	r3, [r7, #24]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2208      	movs	r2, #8
 80013f0:	4413      	add	r3, r2
 80013f2:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	2208      	movs	r2, #8
 8001406:	0052      	lsls	r2, r2, #1
 8001408:	4293      	cmp	r3, r2
 800140a:	d922      	bls.n	8001452 <pvPortMalloc+0xee>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800140c:	69fa      	ldr	r2, [r7, #28]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4413      	add	r3, r2
 8001412:	60fb      	str	r3, [r7, #12]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	685a      	ldr	r2, [r3, #4]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	1ad2      	subs	r2, r2, r3
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	60bb      	str	r3, [r7, #8]
 800142c:	4b13      	ldr	r3, [pc, #76]	; (800147c <pvPortMalloc+0x118>)
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	e002      	b.n	8001438 <pvPortMalloc+0xd4>
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	685a      	ldr	r2, [r3, #4]
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	429a      	cmp	r2, r3
 8001442:	d3f6      	bcc.n	8001432 <pvPortMalloc+0xce>
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	68fa      	ldr	r2, [r7, #12]
 8001450:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001452:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <pvPortMalloc+0x120>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	69fb      	ldr	r3, [r7, #28]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	4a09      	ldr	r2, [pc, #36]	; (8001484 <pvPortMalloc+0x120>)
 800145e:	6013      	str	r3, [r2, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001460:	f000 ff42 	bl	80022e8 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <pvPortMalloc+0x10a>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800146a:	f003 fb23 	bl	8004ab4 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 800146e:	697b      	ldr	r3, [r7, #20]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3720      	adds	r7, #32
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20001c50 	.word	0x20001c50
 800147c:	20001c40 	.word	0x20001c40
 8001480:	20001c48 	.word	0x20001c48
 8001484:	20000004 	.word	0x20000004

08001488 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	613b      	str	r3, [r7, #16]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d027      	beq.n	80014ea <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 800149a:	2308      	movs	r3, #8
 800149c:	425b      	negs	r3, r3
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	4413      	add	r3, r2
 80014a2:	613b      	str	r3, [r7, #16]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
 80014a8:	f000 ff10 	bl	80022cc <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	60bb      	str	r3, [r7, #8]
 80014b2:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <vPortFree+0x6c>)
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	e002      	b.n	80014be <vPortFree+0x36>
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	685a      	ldr	r2, [r3, #4]
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d3f6      	bcc.n	80014b8 <vPortFree+0x30>
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	68fa      	ldr	r2, [r7, #12]
 80014d6:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	685a      	ldr	r2, [r3, #4]
 80014dc:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <vPortFree+0x70>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4413      	add	r3, r2
 80014e2:	4a05      	ldr	r2, [pc, #20]	; (80014f8 <vPortFree+0x70>)
 80014e4:	6013      	str	r3, [r2, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 80014e6:	f000 feff 	bl	80022e8 <xTaskResumeAll>
	}
}
 80014ea:	bf00      	nop
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20001c40 	.word	0x20001c40
 80014f8:	20000004 	.word	0x20000004

080014fc <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8001500:	4b02      	ldr	r3, [pc, #8]	; (800150c <xPortGetFreeHeapSize+0x10>)
 8001502:	681b      	ldr	r3, [r3, #0]
}
 8001504:	4618      	mov	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr
 800150c:	20000004 	.word	0x20000004

08001510 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8001516:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <prvHeapInit+0x44>)
 8001518:	f023 0307 	bic.w	r3, r3, #7
 800151c:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800151e:	4a0e      	ldr	r2, [pc, #56]	; (8001558 <prvHeapInit+0x48>)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001524:	4b0c      	ldr	r3, [pc, #48]	; (8001558 <prvHeapInit+0x48>)
 8001526:	2200      	movs	r2, #0
 8001528:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 800152a:	4b0c      	ldr	r3, [pc, #48]	; (800155c <prvHeapInit+0x4c>)
 800152c:	f641 32f8 	movw	r2, #7160	; 0x1bf8
 8001530:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 8001532:	4b0a      	ldr	r3, [pc, #40]	; (800155c <prvHeapInit+0x4c>)
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	f641 32f8 	movw	r2, #7160	; 0x1bf8
 8001542:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	4a05      	ldr	r2, [pc, #20]	; (800155c <prvHeapInit+0x4c>)
 8001548:	601a      	str	r2, [r3, #0]
}
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr
 8001554:	20000048 	.word	0x20000048
 8001558:	20001c40 	.word	0x20001c40
 800155c:	20001c48 	.word	0x20001c48

08001560 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d109      	bne.n	8001588 <xQueueGenericReset+0x28>
 8001574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001578:	f383 8811 	msr	BASEPRI, r3
 800157c:	f3bf 8f6f 	isb	sy
 8001580:	f3bf 8f4f 	dsb	sy
 8001584:	60bb      	str	r3, [r7, #8]
 8001586:	e7fe      	b.n	8001586 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001588:	f7ff fdfe 	bl	8001188 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001594:	68f9      	ldr	r1, [r7, #12]
 8001596:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001598:	fb01 f303 	mul.w	r3, r1, r3
 800159c:	441a      	add	r2, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2200      	movs	r2, #0
 80015a6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015b8:	3b01      	subs	r3, #1
 80015ba:	68f9      	ldr	r1, [r7, #12]
 80015bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80015be:	fb01 f303 	mul.w	r3, r1, r3
 80015c2:	441a      	add	r2, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	22ff      	movs	r2, #255	; 0xff
 80015cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	22ff      	movs	r2, #255	; 0xff
 80015d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d114      	bne.n	8001608 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d01a      	beq.n	800161c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	3310      	adds	r3, #16
 80015ea:	4618      	mov	r0, r3
 80015ec:	f001 f8ac 	bl	8002748 <xTaskRemoveFromEventList>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d012      	beq.n	800161c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80015f6:	4b0d      	ldr	r3, [pc, #52]	; (800162c <xQueueGenericReset+0xcc>)
 80015f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	f3bf 8f4f 	dsb	sy
 8001602:	f3bf 8f6f 	isb	sy
 8001606:	e009      	b.n	800161c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	3310      	adds	r3, #16
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fc21 	bl	8000e54 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	3324      	adds	r3, #36	; 0x24
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fc1c 	bl	8000e54 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800161c:	f7ff fde2 	bl	80011e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001620:	2301      	movs	r3, #1
}
 8001622:	4618      	mov	r0, r3
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	e000ed04 	.word	0xe000ed04

08001630 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001630:	b580      	push	{r7, lr}
 8001632:	b08a      	sub	sp, #40	; 0x28
 8001634:	af02      	add	r7, sp, #8
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	4613      	mov	r3, r2
 800163c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d109      	bne.n	8001658 <xQueueGenericCreate+0x28>
 8001644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001648:	f383 8811 	msr	BASEPRI, r3
 800164c:	f3bf 8f6f 	isb	sy
 8001650:	f3bf 8f4f 	dsb	sy
 8001654:	613b      	str	r3, [r7, #16]
 8001656:	e7fe      	b.n	8001656 <xQueueGenericCreate+0x26>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	fb02 f303 	mul.w	r3, r2, r3
 8001660:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3348      	adds	r3, #72	; 0x48
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff fe7c 	bl	8001364 <pvPortMalloc>
 800166c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800166e:	69bb      	ldr	r3, [r7, #24]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d00d      	beq.n	8001690 <xQueueGenericCreate+0x60>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	3348      	adds	r3, #72	; 0x48
 800167c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800167e:	79fa      	ldrb	r2, [r7, #7]
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	4613      	mov	r3, r2
 8001686:	697a      	ldr	r2, [r7, #20]
 8001688:	68b9      	ldr	r1, [r7, #8]
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f000 f805 	bl	800169a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001690:	69bb      	ldr	r3, [r7, #24]
	}
 8001692:	4618      	mov	r0, r3
 8001694:	3720      	adds	r7, #32
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b084      	sub	sp, #16
 800169e:	af00      	add	r7, sp, #0
 80016a0:	60f8      	str	r0, [r7, #12]
 80016a2:	60b9      	str	r1, [r7, #8]
 80016a4:	607a      	str	r2, [r7, #4]
 80016a6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d103      	bne.n	80016b6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	e002      	b.n	80016bc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	68ba      	ldr	r2, [r7, #8]
 80016c6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80016c8:	2101      	movs	r1, #1
 80016ca:	69b8      	ldr	r0, [r7, #24]
 80016cc:	f7ff ff48 	bl	8001560 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80016d0:	bf00      	nop
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08e      	sub	sp, #56	; 0x38
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
 80016e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80016e6:	2300      	movs	r3, #0
 80016e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80016ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d109      	bne.n	8001708 <xQueueGenericSend+0x30>
 80016f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016f8:	f383 8811 	msr	BASEPRI, r3
 80016fc:	f3bf 8f6f 	isb	sy
 8001700:	f3bf 8f4f 	dsb	sy
 8001704:	62bb      	str	r3, [r7, #40]	; 0x28
 8001706:	e7fe      	b.n	8001706 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d103      	bne.n	8001716 <xQueueGenericSend+0x3e>
 800170e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <xQueueGenericSend+0x42>
 8001716:	2301      	movs	r3, #1
 8001718:	e000      	b.n	800171c <xQueueGenericSend+0x44>
 800171a:	2300      	movs	r3, #0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d109      	bne.n	8001734 <xQueueGenericSend+0x5c>
 8001720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001724:	f383 8811 	msr	BASEPRI, r3
 8001728:	f3bf 8f6f 	isb	sy
 800172c:	f3bf 8f4f 	dsb	sy
 8001730:	627b      	str	r3, [r7, #36]	; 0x24
 8001732:	e7fe      	b.n	8001732 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	2b02      	cmp	r3, #2
 8001738:	d103      	bne.n	8001742 <xQueueGenericSend+0x6a>
 800173a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800173c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800173e:	2b01      	cmp	r3, #1
 8001740:	d101      	bne.n	8001746 <xQueueGenericSend+0x6e>
 8001742:	2301      	movs	r3, #1
 8001744:	e000      	b.n	8001748 <xQueueGenericSend+0x70>
 8001746:	2300      	movs	r3, #0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d109      	bne.n	8001760 <xQueueGenericSend+0x88>
 800174c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001750:	f383 8811 	msr	BASEPRI, r3
 8001754:	f3bf 8f6f 	isb	sy
 8001758:	f3bf 8f4f 	dsb	sy
 800175c:	623b      	str	r3, [r7, #32]
 800175e:	e7fe      	b.n	800175e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001760:	f001 f98c 	bl	8002a7c <xTaskGetSchedulerState>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d102      	bne.n	8001770 <xQueueGenericSend+0x98>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d101      	bne.n	8001774 <xQueueGenericSend+0x9c>
 8001770:	2301      	movs	r3, #1
 8001772:	e000      	b.n	8001776 <xQueueGenericSend+0x9e>
 8001774:	2300      	movs	r3, #0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d109      	bne.n	800178e <xQueueGenericSend+0xb6>
 800177a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800177e:	f383 8811 	msr	BASEPRI, r3
 8001782:	f3bf 8f6f 	isb	sy
 8001786:	f3bf 8f4f 	dsb	sy
 800178a:	61fb      	str	r3, [r7, #28]
 800178c:	e7fe      	b.n	800178c <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800178e:	f7ff fcfb 	bl	8001188 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001794:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800179a:	429a      	cmp	r2, r3
 800179c:	d302      	bcc.n	80017a4 <xQueueGenericSend+0xcc>
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d129      	bne.n	80017f8 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	68b9      	ldr	r1, [r7, #8]
 80017a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80017aa:	f000 fa03 	bl	8001bb4 <prvCopyDataToQueue>
 80017ae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80017b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d010      	beq.n	80017da <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80017b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ba:	3324      	adds	r3, #36	; 0x24
 80017bc:	4618      	mov	r0, r3
 80017be:	f000 ffc3 	bl	8002748 <xTaskRemoveFromEventList>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d013      	beq.n	80017f0 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80017c8:	4b3f      	ldr	r3, [pc, #252]	; (80018c8 <xQueueGenericSend+0x1f0>)
 80017ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	f3bf 8f4f 	dsb	sy
 80017d4:	f3bf 8f6f 	isb	sy
 80017d8:	e00a      	b.n	80017f0 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80017da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d007      	beq.n	80017f0 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80017e0:	4b39      	ldr	r3, [pc, #228]	; (80018c8 <xQueueGenericSend+0x1f0>)
 80017e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	f3bf 8f4f 	dsb	sy
 80017ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80017f0:	f7ff fcf8 	bl	80011e4 <vPortExitCritical>
				return pdPASS;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e063      	b.n	80018c0 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d103      	bne.n	8001806 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80017fe:	f7ff fcf1 	bl	80011e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001802:	2300      	movs	r3, #0
 8001804:	e05c      	b.n	80018c0 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001806:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001808:	2b00      	cmp	r3, #0
 800180a:	d106      	bne.n	800181a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800180c:	f107 0314 	add.w	r3, r7, #20
 8001810:	4618      	mov	r0, r3
 8001812:	f000 fffb 	bl	800280c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001816:	2301      	movs	r3, #1
 8001818:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800181a:	f7ff fce3 	bl	80011e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800181e:	f000 fd55 	bl	80022cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001822:	f7ff fcb1 	bl	8001188 <vPortEnterCritical>
 8001826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001828:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800182c:	b25b      	sxtb	r3, r3
 800182e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001832:	d103      	bne.n	800183c <xQueueGenericSend+0x164>
 8001834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001836:	2200      	movs	r2, #0
 8001838:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800183c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800183e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001842:	b25b      	sxtb	r3, r3
 8001844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001848:	d103      	bne.n	8001852 <xQueueGenericSend+0x17a>
 800184a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800184c:	2200      	movs	r2, #0
 800184e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001852:	f7ff fcc7 	bl	80011e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001856:	1d3a      	adds	r2, r7, #4
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	4611      	mov	r1, r2
 800185e:	4618      	mov	r0, r3
 8001860:	f000 ffea 	bl	8002838 <xTaskCheckForTimeOut>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d124      	bne.n	80018b4 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800186a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800186c:	f000 fa9a 	bl	8001da4 <prvIsQueueFull>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d018      	beq.n	80018a8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001878:	3310      	adds	r3, #16
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	4611      	mov	r1, r2
 800187e:	4618      	mov	r0, r3
 8001880:	f000 ff14 	bl	80026ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001884:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001886:	f000 fa25 	bl	8001cd4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800188a:	f000 fd2d 	bl	80022e8 <xTaskResumeAll>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	f47f af7c 	bne.w	800178e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001896:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <xQueueGenericSend+0x1f0>)
 8001898:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	f3bf 8f4f 	dsb	sy
 80018a2:	f3bf 8f6f 	isb	sy
 80018a6:	e772      	b.n	800178e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80018a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80018aa:	f000 fa13 	bl	8001cd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80018ae:	f000 fd1b 	bl	80022e8 <xTaskResumeAll>
 80018b2:	e76c      	b.n	800178e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80018b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80018b6:	f000 fa0d 	bl	8001cd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80018ba:	f000 fd15 	bl	80022e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80018be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3738      	adds	r7, #56	; 0x38
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	e000ed04 	.word	0xe000ed04

080018cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b090      	sub	sp, #64	; 0x40
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
 80018d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80018de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d109      	bne.n	80018f8 <xQueueGenericSendFromISR+0x2c>
 80018e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018e8:	f383 8811 	msr	BASEPRI, r3
 80018ec:	f3bf 8f6f 	isb	sy
 80018f0:	f3bf 8f4f 	dsb	sy
 80018f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80018f6:	e7fe      	b.n	80018f6 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d103      	bne.n	8001906 <xQueueGenericSendFromISR+0x3a>
 80018fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	2b00      	cmp	r3, #0
 8001904:	d101      	bne.n	800190a <xQueueGenericSendFromISR+0x3e>
 8001906:	2301      	movs	r3, #1
 8001908:	e000      	b.n	800190c <xQueueGenericSendFromISR+0x40>
 800190a:	2300      	movs	r3, #0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d109      	bne.n	8001924 <xQueueGenericSendFromISR+0x58>
 8001910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001914:	f383 8811 	msr	BASEPRI, r3
 8001918:	f3bf 8f6f 	isb	sy
 800191c:	f3bf 8f4f 	dsb	sy
 8001920:	627b      	str	r3, [r7, #36]	; 0x24
 8001922:	e7fe      	b.n	8001922 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	2b02      	cmp	r3, #2
 8001928:	d103      	bne.n	8001932 <xQueueGenericSendFromISR+0x66>
 800192a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800192c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800192e:	2b01      	cmp	r3, #1
 8001930:	d101      	bne.n	8001936 <xQueueGenericSendFromISR+0x6a>
 8001932:	2301      	movs	r3, #1
 8001934:	e000      	b.n	8001938 <xQueueGenericSendFromISR+0x6c>
 8001936:	2300      	movs	r3, #0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d109      	bne.n	8001950 <xQueueGenericSendFromISR+0x84>
 800193c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001940:	f383 8811 	msr	BASEPRI, r3
 8001944:	f3bf 8f6f 	isb	sy
 8001948:	f3bf 8f4f 	dsb	sy
 800194c:	623b      	str	r3, [r7, #32]
 800194e:	e7fe      	b.n	800194e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001950:	f7ff fccc 	bl	80012ec <vPortValidateInterruptPriority>
	__asm volatile
 8001954:	f3ef 8211 	mrs	r2, BASEPRI
 8001958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800195c:	f383 8811 	msr	BASEPRI, r3
 8001960:	f3bf 8f6f 	isb	sy
 8001964:	f3bf 8f4f 	dsb	sy
 8001968:	61fa      	str	r2, [r7, #28]
 800196a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800196c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800196e:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001972:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001976:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001978:	429a      	cmp	r2, r3
 800197a:	d302      	bcc.n	8001982 <xQueueGenericSendFromISR+0xb6>
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	2b02      	cmp	r3, #2
 8001980:	d12f      	bne.n	80019e2 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001984:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001988:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800198c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800198e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001990:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	68b9      	ldr	r1, [r7, #8]
 8001996:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001998:	f000 f90c 	bl	8001bb4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800199c:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80019a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a4:	d112      	bne.n	80019cc <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80019a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d016      	beq.n	80019dc <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80019ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019b0:	3324      	adds	r3, #36	; 0x24
 80019b2:	4618      	mov	r0, r3
 80019b4:	f000 fec8 	bl	8002748 <xTaskRemoveFromEventList>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d00e      	beq.n	80019dc <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d00b      	beq.n	80019dc <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2201      	movs	r2, #1
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	e007      	b.n	80019dc <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80019cc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80019d0:	3301      	adds	r3, #1
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	b25a      	sxtb	r2, r3
 80019d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80019dc:	2301      	movs	r3, #1
 80019de:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80019e0:	e001      	b.n	80019e6 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019e8:	617b      	str	r3, [r7, #20]
	__asm volatile
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80019f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3740      	adds	r7, #64	; 0x40
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
	...

080019fc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08c      	sub	sp, #48	; 0x30
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d109      	bne.n	8001a2a <xQueueReceive+0x2e>
	__asm volatile
 8001a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a1a:	f383 8811 	msr	BASEPRI, r3
 8001a1e:	f3bf 8f6f 	isb	sy
 8001a22:	f3bf 8f4f 	dsb	sy
 8001a26:	623b      	str	r3, [r7, #32]
 8001a28:	e7fe      	b.n	8001a28 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d103      	bne.n	8001a38 <xQueueReceive+0x3c>
 8001a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d101      	bne.n	8001a3c <xQueueReceive+0x40>
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e000      	b.n	8001a3e <xQueueReceive+0x42>
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d109      	bne.n	8001a56 <xQueueReceive+0x5a>
 8001a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a46:	f383 8811 	msr	BASEPRI, r3
 8001a4a:	f3bf 8f6f 	isb	sy
 8001a4e:	f3bf 8f4f 	dsb	sy
 8001a52:	61fb      	str	r3, [r7, #28]
 8001a54:	e7fe      	b.n	8001a54 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001a56:	f001 f811 	bl	8002a7c <xTaskGetSchedulerState>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d102      	bne.n	8001a66 <xQueueReceive+0x6a>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <xQueueReceive+0x6e>
 8001a66:	2301      	movs	r3, #1
 8001a68:	e000      	b.n	8001a6c <xQueueReceive+0x70>
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d109      	bne.n	8001a84 <xQueueReceive+0x88>
 8001a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a74:	f383 8811 	msr	BASEPRI, r3
 8001a78:	f3bf 8f6f 	isb	sy
 8001a7c:	f3bf 8f4f 	dsb	sy
 8001a80:	61bb      	str	r3, [r7, #24]
 8001a82:	e7fe      	b.n	8001a82 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001a84:	f7ff fb80 	bl	8001188 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a8c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d01f      	beq.n	8001ad4 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001a94:	68b9      	ldr	r1, [r7, #8]
 8001a96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001a98:	f000 f8f6 	bl	8001c88 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	1e5a      	subs	r2, r3, #1
 8001aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aa2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d00f      	beq.n	8001acc <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aae:	3310      	adds	r3, #16
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 fe49 	bl	8002748 <xTaskRemoveFromEventList>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d007      	beq.n	8001acc <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001abc:	4b3c      	ldr	r3, [pc, #240]	; (8001bb0 <xQueueReceive+0x1b4>)
 8001abe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	f3bf 8f4f 	dsb	sy
 8001ac8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001acc:	f7ff fb8a 	bl	80011e4 <vPortExitCritical>
				return pdPASS;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e069      	b.n	8001ba8 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d103      	bne.n	8001ae2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001ada:	f7ff fb83 	bl	80011e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	e062      	b.n	8001ba8 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d106      	bne.n	8001af6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001ae8:	f107 0310 	add.w	r3, r7, #16
 8001aec:	4618      	mov	r0, r3
 8001aee:	f000 fe8d 	bl	800280c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001af2:	2301      	movs	r3, #1
 8001af4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001af6:	f7ff fb75 	bl	80011e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001afa:	f000 fbe7 	bl	80022cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001afe:	f7ff fb43 	bl	8001188 <vPortEnterCritical>
 8001b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001b08:	b25b      	sxtb	r3, r3
 8001b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b0e:	d103      	bne.n	8001b18 <xQueueReceive+0x11c>
 8001b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b1e:	b25b      	sxtb	r3, r3
 8001b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b24:	d103      	bne.n	8001b2e <xQueueReceive+0x132>
 8001b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001b2e:	f7ff fb59 	bl	80011e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001b32:	1d3a      	adds	r2, r7, #4
 8001b34:	f107 0310 	add.w	r3, r7, #16
 8001b38:	4611      	mov	r1, r2
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f000 fe7c 	bl	8002838 <xTaskCheckForTimeOut>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d123      	bne.n	8001b8e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001b46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b48:	f000 f916 	bl	8001d78 <prvIsQueueEmpty>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d017      	beq.n	8001b82 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b54:	3324      	adds	r3, #36	; 0x24
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	4611      	mov	r1, r2
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 fda6 	bl	80026ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001b60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b62:	f000 f8b7 	bl	8001cd4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001b66:	f000 fbbf 	bl	80022e8 <xTaskResumeAll>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d189      	bne.n	8001a84 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8001b70:	4b0f      	ldr	r3, [pc, #60]	; (8001bb0 <xQueueReceive+0x1b4>)
 8001b72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	f3bf 8f4f 	dsb	sy
 8001b7c:	f3bf 8f6f 	isb	sy
 8001b80:	e780      	b.n	8001a84 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8001b82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b84:	f000 f8a6 	bl	8001cd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001b88:	f000 fbae 	bl	80022e8 <xTaskResumeAll>
 8001b8c:	e77a      	b.n	8001a84 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8001b8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b90:	f000 f8a0 	bl	8001cd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001b94:	f000 fba8 	bl	80022e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001b98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b9a:	f000 f8ed 	bl	8001d78 <prvIsQueueEmpty>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	f43f af6f 	beq.w	8001a84 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001ba6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3730      	adds	r7, #48	; 0x30
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	e000ed04 	.word	0xe000ed04

08001bb4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bc8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d10d      	bne.n	8001bee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d14d      	bne.n	8001c76 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 ff6a 	bl	8002ab8 <xTaskPriorityDisinherit>
 8001be4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	e043      	b.n	8001c76 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d119      	bne.n	8001c28 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6858      	ldr	r0, [r3, #4]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	68b9      	ldr	r1, [r7, #8]
 8001c00:	f004 fe42 	bl	8006888 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	685a      	ldr	r2, [r3, #4]
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0c:	441a      	add	r2, r3
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	685a      	ldr	r2, [r3, #4]
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d32b      	bcc.n	8001c76 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	e026      	b.n	8001c76 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	68d8      	ldr	r0, [r3, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c30:	461a      	mov	r2, r3
 8001c32:	68b9      	ldr	r1, [r7, #8]
 8001c34:	f004 fe28 	bl	8006888 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	68da      	ldr	r2, [r3, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c40:	425b      	negs	r3, r3
 8001c42:	441a      	add	r2, r3
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	68da      	ldr	r2, [r3, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d207      	bcs.n	8001c64 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	689a      	ldr	r2, [r3, #8]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	425b      	negs	r3, r3
 8001c5e:	441a      	add	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d105      	bne.n	8001c76 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d002      	beq.n	8001c76 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	1c5a      	adds	r2, r3, #1
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8001c7e:	697b      	ldr	r3, [r7, #20]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3718      	adds	r7, #24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d018      	beq.n	8001ccc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68da      	ldr	r2, [r3, #12]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca2:	441a      	add	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68da      	ldr	r2, [r3, #12]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d303      	bcc.n	8001cbc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	68d9      	ldr	r1, [r3, #12]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	6838      	ldr	r0, [r7, #0]
 8001cc8:	f004 fdde 	bl	8006888 <memcpy>
	}
}
 8001ccc:	bf00      	nop
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001cdc:	f7ff fa54 	bl	8001188 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ce6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001ce8:	e011      	b.n	8001d0e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d012      	beq.n	8001d18 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	3324      	adds	r3, #36	; 0x24
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f000 fd26 	bl	8002748 <xTaskRemoveFromEventList>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001d02:	f000 fdf9 	bl	80028f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	3b01      	subs	r3, #1
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001d0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	dce9      	bgt.n	8001cea <prvUnlockQueue+0x16>
 8001d16:	e000      	b.n	8001d1a <prvUnlockQueue+0x46>
					break;
 8001d18:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	22ff      	movs	r2, #255	; 0xff
 8001d1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001d22:	f7ff fa5f 	bl	80011e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001d26:	f7ff fa2f 	bl	8001188 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d30:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001d32:	e011      	b.n	8001d58 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	691b      	ldr	r3, [r3, #16]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d012      	beq.n	8001d62 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3310      	adds	r3, #16
 8001d40:	4618      	mov	r0, r3
 8001d42:	f000 fd01 	bl	8002748 <xTaskRemoveFromEventList>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001d4c:	f000 fdd4 	bl	80028f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001d50:	7bbb      	ldrb	r3, [r7, #14]
 8001d52:	3b01      	subs	r3, #1
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001d58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	dce9      	bgt.n	8001d34 <prvUnlockQueue+0x60>
 8001d60:	e000      	b.n	8001d64 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001d62:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	22ff      	movs	r2, #255	; 0xff
 8001d68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8001d6c:	f7ff fa3a 	bl	80011e4 <vPortExitCritical>
}
 8001d70:	bf00      	nop
 8001d72:	3710      	adds	r7, #16
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001d80:	f7ff fa02 	bl	8001188 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d102      	bne.n	8001d92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	e001      	b.n	8001d96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001d96:	f7ff fa25 	bl	80011e4 <vPortExitCritical>

	return xReturn;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001dac:	f7ff f9ec 	bl	8001188 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d102      	bne.n	8001dc2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	e001      	b.n	8001dc6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001dc6:	f7ff fa0d 	bl	80011e4 <vPortExitCritical>

	return xReturn;
 8001dca:	68fb      	ldr	r3, [r7, #12]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001de4:	f7ff f9d0 	bl	8001188 <vPortEnterCritical>
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001dee:	b25b      	sxtb	r3, r3
 8001df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df4:	d103      	bne.n	8001dfe <vQueueWaitForMessageRestricted+0x2a>
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e04:	b25b      	sxtb	r3, r3
 8001e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e0a:	d103      	bne.n	8001e14 <vQueueWaitForMessageRestricted+0x40>
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001e14:	f7ff f9e6 	bl	80011e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d106      	bne.n	8001e2e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	3324      	adds	r3, #36	; 0x24
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	68b9      	ldr	r1, [r7, #8]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f000 fc63 	bl	80026f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8001e2e:	6978      	ldr	r0, [r7, #20]
 8001e30:	f7ff ff50 	bl	8001cd4 <prvUnlockQueue>
	}
 8001e34:	bf00      	nop
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08c      	sub	sp, #48	; 0x30
 8001e40:	af04      	add	r7, sp, #16
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	603b      	str	r3, [r7, #0]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001e4c:	88fb      	ldrh	r3, [r7, #6]
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff fa87 	bl	8001364 <pvPortMalloc>
 8001e56:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00e      	beq.n	8001e7c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001e5e:	2050      	movs	r0, #80	; 0x50
 8001e60:	f7ff fa80 	bl	8001364 <pvPortMalloc>
 8001e64:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	631a      	str	r2, [r3, #48]	; 0x30
 8001e72:	e005      	b.n	8001e80 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001e74:	6978      	ldr	r0, [r7, #20]
 8001e76:	f7ff fb07 	bl	8001488 <vPortFree>
 8001e7a:	e001      	b.n	8001e80 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d013      	beq.n	8001eae <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001e86:	88fa      	ldrh	r2, [r7, #6]
 8001e88:	2300      	movs	r3, #0
 8001e8a:	9303      	str	r3, [sp, #12]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	9302      	str	r3, [sp, #8]
 8001e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e92:	9301      	str	r3, [sp, #4]
 8001e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	68b9      	ldr	r1, [r7, #8]
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f000 f80e 	bl	8001ebe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001ea2:	69f8      	ldr	r0, [r7, #28]
 8001ea4:	f000 f89a 	bl	8001fdc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	61bb      	str	r3, [r7, #24]
 8001eac:	e002      	b.n	8001eb4 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001eae:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001eb4:	69bb      	ldr	r3, [r7, #24]
	}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3720      	adds	r7, #32
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b088      	sub	sp, #32
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	60f8      	str	r0, [r7, #12]
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
 8001eca:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ece:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	21a5      	movs	r1, #165	; 0xa5
 8001ed8:	f004 fce1 	bl	800689e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ee6:	3b01      	subs	r3, #1
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4413      	add	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	f023 0307 	bic.w	r3, r3, #7
 8001ef4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	f003 0307 	and.w	r3, r3, #7
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d009      	beq.n	8001f14 <prvInitialiseNewTask+0x56>
 8001f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f04:	f383 8811 	msr	BASEPRI, r3
 8001f08:	f3bf 8f6f 	isb	sy
 8001f0c:	f3bf 8f4f 	dsb	sy
 8001f10:	617b      	str	r3, [r7, #20]
 8001f12:	e7fe      	b.n	8001f12 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d01f      	beq.n	8001f5a <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61fb      	str	r3, [r7, #28]
 8001f1e:	e012      	b.n	8001f46 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001f20:	68ba      	ldr	r2, [r7, #8]
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	4413      	add	r3, r2
 8001f26:	7819      	ldrb	r1, [r3, #0]
 8001f28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	3334      	adds	r3, #52	; 0x34
 8001f30:	460a      	mov	r2, r1
 8001f32:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001f34:	68ba      	ldr	r2, [r7, #8]
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	4413      	add	r3, r2
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d006      	beq.n	8001f4e <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	3301      	adds	r3, #1
 8001f44:	61fb      	str	r3, [r7, #28]
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	2b09      	cmp	r3, #9
 8001f4a:	d9e9      	bls.n	8001f20 <prvInitialiseNewTask+0x62>
 8001f4c:	e000      	b.n	8001f50 <prvInitialiseNewTask+0x92>
			{
				break;
 8001f4e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f52:	2200      	movs	r2, #0
 8001f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001f58:	e003      	b.n	8001f62 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f64:	2b04      	cmp	r3, #4
 8001f66:	d901      	bls.n	8001f6c <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001f68:	2304      	movs	r3, #4
 8001f6a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f70:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f76:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 8001f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f80:	3304      	adds	r3, #4
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe ff85 	bl	8000e92 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f8a:	3318      	adds	r3, #24
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe ff80 	bl	8000e92 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f96:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f9a:	f1c3 0205 	rsb	r2, r3, #5
 8001f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001fa6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001faa:	2200      	movs	r2, #0
 8001fac:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	68f9      	ldr	r1, [r7, #12]
 8001fba:	69b8      	ldr	r0, [r7, #24]
 8001fbc:	f7fe fffa 	bl	8000fb4 <pxPortInitialiseStack>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fc4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8001fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d002      	beq.n	8001fd2 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001fd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001fd2:	bf00      	nop
 8001fd4:	3720      	adds	r7, #32
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001fe4:	f7ff f8d0 	bl	8001188 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001fe8:	4b2a      	ldr	r3, [pc, #168]	; (8002094 <prvAddNewTaskToReadyList+0xb8>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	3301      	adds	r3, #1
 8001fee:	4a29      	ldr	r2, [pc, #164]	; (8002094 <prvAddNewTaskToReadyList+0xb8>)
 8001ff0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001ff2:	4b29      	ldr	r3, [pc, #164]	; (8002098 <prvAddNewTaskToReadyList+0xbc>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d109      	bne.n	800200e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001ffa:	4a27      	ldr	r2, [pc, #156]	; (8002098 <prvAddNewTaskToReadyList+0xbc>)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002000:	4b24      	ldr	r3, [pc, #144]	; (8002094 <prvAddNewTaskToReadyList+0xb8>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d110      	bne.n	800202a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002008:	f000 fc9c 	bl	8002944 <prvInitialiseTaskLists>
 800200c:	e00d      	b.n	800202a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800200e:	4b23      	ldr	r3, [pc, #140]	; (800209c <prvAddNewTaskToReadyList+0xc0>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d109      	bne.n	800202a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002016:	4b20      	ldr	r3, [pc, #128]	; (8002098 <prvAddNewTaskToReadyList+0xbc>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002020:	429a      	cmp	r2, r3
 8002022:	d802      	bhi.n	800202a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002024:	4a1c      	ldr	r2, [pc, #112]	; (8002098 <prvAddNewTaskToReadyList+0xbc>)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800202a:	4b1d      	ldr	r3, [pc, #116]	; (80020a0 <prvAddNewTaskToReadyList+0xc4>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	3301      	adds	r3, #1
 8002030:	4a1b      	ldr	r2, [pc, #108]	; (80020a0 <prvAddNewTaskToReadyList+0xc4>)
 8002032:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002038:	2201      	movs	r2, #1
 800203a:	409a      	lsls	r2, r3
 800203c:	4b19      	ldr	r3, [pc, #100]	; (80020a4 <prvAddNewTaskToReadyList+0xc8>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4313      	orrs	r3, r2
 8002042:	4a18      	ldr	r2, [pc, #96]	; (80020a4 <prvAddNewTaskToReadyList+0xc8>)
 8002044:	6013      	str	r3, [r2, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800204a:	4613      	mov	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	4413      	add	r3, r2
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	4a15      	ldr	r2, [pc, #84]	; (80020a8 <prvAddNewTaskToReadyList+0xcc>)
 8002054:	441a      	add	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3304      	adds	r3, #4
 800205a:	4619      	mov	r1, r3
 800205c:	4610      	mov	r0, r2
 800205e:	f7fe ff24 	bl	8000eaa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002062:	f7ff f8bf 	bl	80011e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002066:	4b0d      	ldr	r3, [pc, #52]	; (800209c <prvAddNewTaskToReadyList+0xc0>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00e      	beq.n	800208c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800206e:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <prvAddNewTaskToReadyList+0xbc>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002078:	429a      	cmp	r2, r3
 800207a:	d207      	bcs.n	800208c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800207c:	4b0b      	ldr	r3, [pc, #44]	; (80020ac <prvAddNewTaskToReadyList+0xd0>)
 800207e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	f3bf 8f4f 	dsb	sy
 8002088:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800208c:	bf00      	nop
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	20001d2c 	.word	0x20001d2c
 8002098:	20001c54 	.word	0x20001c54
 800209c:	20001d38 	.word	0x20001d38
 80020a0:	20001d48 	.word	0x20001d48
 80020a4:	20001d34 	.word	0x20001d34
 80020a8:	20001c58 	.word	0x20001c58
 80020ac:	e000ed04 	.word	0xe000ed04

080020b0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80020b8:	f7ff f866 	bl	8001188 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d102      	bne.n	80020c8 <vTaskDelete+0x18>
 80020c2:	4b38      	ldr	r3, [pc, #224]	; (80021a4 <vTaskDelete+0xf4>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	e000      	b.n	80020ca <vTaskDelete+0x1a>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	3304      	adds	r3, #4
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7fe ff45 	bl	8000f60 <uxListRemove>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d115      	bne.n	8002108 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020e0:	4931      	ldr	r1, [pc, #196]	; (80021a8 <vTaskDelete+0xf8>)
 80020e2:	4613      	mov	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	440b      	add	r3, r1
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d10a      	bne.n	8002108 <vTaskDelete+0x58>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f6:	2201      	movs	r2, #1
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	43da      	mvns	r2, r3
 80020fe:	4b2b      	ldr	r3, [pc, #172]	; (80021ac <vTaskDelete+0xfc>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4013      	ands	r3, r2
 8002104:	4a29      	ldr	r2, [pc, #164]	; (80021ac <vTaskDelete+0xfc>)
 8002106:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210c:	2b00      	cmp	r3, #0
 800210e:	d004      	beq.n	800211a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	3318      	adds	r3, #24
 8002114:	4618      	mov	r0, r3
 8002116:	f7fe ff23 	bl	8000f60 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800211a:	4b25      	ldr	r3, [pc, #148]	; (80021b0 <vTaskDelete+0x100>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	3301      	adds	r3, #1
 8002120:	4a23      	ldr	r2, [pc, #140]	; (80021b0 <vTaskDelete+0x100>)
 8002122:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8002124:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <vTaskDelete+0xf4>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	429a      	cmp	r2, r3
 800212c:	d10b      	bne.n	8002146 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	3304      	adds	r3, #4
 8002132:	4619      	mov	r1, r3
 8002134:	481f      	ldr	r0, [pc, #124]	; (80021b4 <vTaskDelete+0x104>)
 8002136:	f7fe feb8 	bl	8000eaa <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800213a:	4b1f      	ldr	r3, [pc, #124]	; (80021b8 <vTaskDelete+0x108>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	3301      	adds	r3, #1
 8002140:	4a1d      	ldr	r2, [pc, #116]	; (80021b8 <vTaskDelete+0x108>)
 8002142:	6013      	str	r3, [r2, #0]
 8002144:	e009      	b.n	800215a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8002146:	4b1d      	ldr	r3, [pc, #116]	; (80021bc <vTaskDelete+0x10c>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	3b01      	subs	r3, #1
 800214c:	4a1b      	ldr	r2, [pc, #108]	; (80021bc <vTaskDelete+0x10c>)
 800214e:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8002150:	68f8      	ldr	r0, [r7, #12]
 8002152:	f000 fc63 	bl	8002a1c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8002156:	f000 fc71 	bl	8002a3c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800215a:	f7ff f843 	bl	80011e4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800215e:	4b18      	ldr	r3, [pc, #96]	; (80021c0 <vTaskDelete+0x110>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d01a      	beq.n	800219c <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 8002166:	4b0f      	ldr	r3, [pc, #60]	; (80021a4 <vTaskDelete+0xf4>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	429a      	cmp	r2, r3
 800216e:	d115      	bne.n	800219c <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8002170:	4b14      	ldr	r3, [pc, #80]	; (80021c4 <vTaskDelete+0x114>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d009      	beq.n	800218c <vTaskDelete+0xdc>
 8002178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800217c:	f383 8811 	msr	BASEPRI, r3
 8002180:	f3bf 8f6f 	isb	sy
 8002184:	f3bf 8f4f 	dsb	sy
 8002188:	60bb      	str	r3, [r7, #8]
 800218a:	e7fe      	b.n	800218a <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 800218c:	4b0e      	ldr	r3, [pc, #56]	; (80021c8 <vTaskDelete+0x118>)
 800218e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	f3bf 8f4f 	dsb	sy
 8002198:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800219c:	bf00      	nop
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20001c54 	.word	0x20001c54
 80021a8:	20001c58 	.word	0x20001c58
 80021ac:	20001d34 	.word	0x20001d34
 80021b0:	20001d48 	.word	0x20001d48
 80021b4:	20001d00 	.word	0x20001d00
 80021b8:	20001d14 	.word	0x20001d14
 80021bc:	20001d2c 	.word	0x20001d2c
 80021c0:	20001d38 	.word	0x20001d38
 80021c4:	20001d54 	.word	0x20001d54
 80021c8:	e000ed04 	.word	0xe000ed04

080021cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d016      	beq.n	800220c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80021de:	4b13      	ldr	r3, [pc, #76]	; (800222c <vTaskDelay+0x60>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d009      	beq.n	80021fa <vTaskDelay+0x2e>
 80021e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021ea:	f383 8811 	msr	BASEPRI, r3
 80021ee:	f3bf 8f6f 	isb	sy
 80021f2:	f3bf 8f4f 	dsb	sy
 80021f6:	60bb      	str	r3, [r7, #8]
 80021f8:	e7fe      	b.n	80021f8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80021fa:	f000 f867 	bl	80022cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80021fe:	2100      	movs	r1, #0
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 fcdd 	bl	8002bc0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002206:	f000 f86f 	bl	80022e8 <xTaskResumeAll>
 800220a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d107      	bne.n	8002222 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8002212:	4b07      	ldr	r3, [pc, #28]	; (8002230 <vTaskDelay+0x64>)
 8002214:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	f3bf 8f4f 	dsb	sy
 800221e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002222:	bf00      	nop
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20001d54 	.word	0x20001d54
 8002230:	e000ed04 	.word	0xe000ed04

08002234 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800223a:	4b1e      	ldr	r3, [pc, #120]	; (80022b4 <vTaskStartScheduler+0x80>)
 800223c:	9301      	str	r3, [sp, #4]
 800223e:	2300      	movs	r3, #0
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	2300      	movs	r3, #0
 8002244:	2246      	movs	r2, #70	; 0x46
 8002246:	491c      	ldr	r1, [pc, #112]	; (80022b8 <vTaskStartScheduler+0x84>)
 8002248:	481c      	ldr	r0, [pc, #112]	; (80022bc <vTaskStartScheduler+0x88>)
 800224a:	f7ff fdf7 	bl	8001e3c <xTaskCreate>
 800224e:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d102      	bne.n	800225c <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8002256:	f000 fd19 	bl	8002c8c <xTimerCreateTimerTask>
 800225a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d115      	bne.n	800228e <vTaskStartScheduler+0x5a>
 8002262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002266:	f383 8811 	msr	BASEPRI, r3
 800226a:	f3bf 8f6f 	isb	sy
 800226e:	f3bf 8f4f 	dsb	sy
 8002272:	60bb      	str	r3, [r7, #8]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002274:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <vTaskStartScheduler+0x8c>)
 8002276:	f04f 32ff 	mov.w	r2, #4294967295
 800227a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800227c:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <vTaskStartScheduler+0x90>)
 800227e:	2201      	movs	r2, #1
 8002280:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002282:	4b11      	ldr	r3, [pc, #68]	; (80022c8 <vTaskStartScheduler+0x94>)
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002288:	f7fe ff0e 	bl	80010a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800228c:	e00d      	b.n	80022aa <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002294:	d109      	bne.n	80022aa <vTaskStartScheduler+0x76>
 8002296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800229a:	f383 8811 	msr	BASEPRI, r3
 800229e:	f3bf 8f6f 	isb	sy
 80022a2:	f3bf 8f4f 	dsb	sy
 80022a6:	607b      	str	r3, [r7, #4]
 80022a8:	e7fe      	b.n	80022a8 <vTaskStartScheduler+0x74>
}
 80022aa:	bf00      	nop
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	20001d50 	.word	0x20001d50
 80022b8:	080068c8 	.word	0x080068c8
 80022bc:	08002911 	.word	0x08002911
 80022c0:	20001d4c 	.word	0x20001d4c
 80022c4:	20001d38 	.word	0x20001d38
 80022c8:	20001d30 	.word	0x20001d30

080022cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80022d0:	4b04      	ldr	r3, [pc, #16]	; (80022e4 <vTaskSuspendAll+0x18>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	3301      	adds	r3, #1
 80022d6:	4a03      	ldr	r2, [pc, #12]	; (80022e4 <vTaskSuspendAll+0x18>)
 80022d8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80022da:	bf00      	nop
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	20001d54 	.word	0x20001d54

080022e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80022f6:	4b41      	ldr	r3, [pc, #260]	; (80023fc <xTaskResumeAll+0x114>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d109      	bne.n	8002312 <xTaskResumeAll+0x2a>
 80022fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002302:	f383 8811 	msr	BASEPRI, r3
 8002306:	f3bf 8f6f 	isb	sy
 800230a:	f3bf 8f4f 	dsb	sy
 800230e:	603b      	str	r3, [r7, #0]
 8002310:	e7fe      	b.n	8002310 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002312:	f7fe ff39 	bl	8001188 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002316:	4b39      	ldr	r3, [pc, #228]	; (80023fc <xTaskResumeAll+0x114>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	3b01      	subs	r3, #1
 800231c:	4a37      	ldr	r2, [pc, #220]	; (80023fc <xTaskResumeAll+0x114>)
 800231e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002320:	4b36      	ldr	r3, [pc, #216]	; (80023fc <xTaskResumeAll+0x114>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d161      	bne.n	80023ec <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002328:	4b35      	ldr	r3, [pc, #212]	; (8002400 <xTaskResumeAll+0x118>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d05d      	beq.n	80023ec <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002330:	e02e      	b.n	8002390 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002332:	4b34      	ldr	r3, [pc, #208]	; (8002404 <xTaskResumeAll+0x11c>)
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	3318      	adds	r3, #24
 800233e:	4618      	mov	r0, r3
 8002340:	f7fe fe0e 	bl	8000f60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	3304      	adds	r3, #4
 8002348:	4618      	mov	r0, r3
 800234a:	f7fe fe09 	bl	8000f60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002352:	2201      	movs	r2, #1
 8002354:	409a      	lsls	r2, r3
 8002356:	4b2c      	ldr	r3, [pc, #176]	; (8002408 <xTaskResumeAll+0x120>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4313      	orrs	r3, r2
 800235c:	4a2a      	ldr	r2, [pc, #168]	; (8002408 <xTaskResumeAll+0x120>)
 800235e:	6013      	str	r3, [r2, #0]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002364:	4613      	mov	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	4413      	add	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4a27      	ldr	r2, [pc, #156]	; (800240c <xTaskResumeAll+0x124>)
 800236e:	441a      	add	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	3304      	adds	r3, #4
 8002374:	4619      	mov	r1, r3
 8002376:	4610      	mov	r0, r2
 8002378:	f7fe fd97 	bl	8000eaa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002380:	4b23      	ldr	r3, [pc, #140]	; (8002410 <xTaskResumeAll+0x128>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002386:	429a      	cmp	r2, r3
 8002388:	d302      	bcc.n	8002390 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800238a:	4b22      	ldr	r3, [pc, #136]	; (8002414 <xTaskResumeAll+0x12c>)
 800238c:	2201      	movs	r2, #1
 800238e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002390:	4b1c      	ldr	r3, [pc, #112]	; (8002404 <xTaskResumeAll+0x11c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1cc      	bne.n	8002332 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800239e:	f000 fb4d 	bl	8002a3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80023a2:	4b1d      	ldr	r3, [pc, #116]	; (8002418 <xTaskResumeAll+0x130>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d010      	beq.n	80023d0 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80023ae:	f000 f845 	bl	800243c <xTaskIncrementTick>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d002      	beq.n	80023be <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80023b8:	4b16      	ldr	r3, [pc, #88]	; (8002414 <xTaskResumeAll+0x12c>)
 80023ba:	2201      	movs	r2, #1
 80023bc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	3b01      	subs	r3, #1
 80023c2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d1f1      	bne.n	80023ae <xTaskResumeAll+0xc6>

						xPendedTicks = 0;
 80023ca:	4b13      	ldr	r3, [pc, #76]	; (8002418 <xTaskResumeAll+0x130>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80023d0:	4b10      	ldr	r3, [pc, #64]	; (8002414 <xTaskResumeAll+0x12c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d009      	beq.n	80023ec <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80023d8:	2301      	movs	r3, #1
 80023da:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80023dc:	4b0f      	ldr	r3, [pc, #60]	; (800241c <xTaskResumeAll+0x134>)
 80023de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	f3bf 8f4f 	dsb	sy
 80023e8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80023ec:	f7fe fefa 	bl	80011e4 <vPortExitCritical>

	return xAlreadyYielded;
 80023f0:	68bb      	ldr	r3, [r7, #8]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	20001d54 	.word	0x20001d54
 8002400:	20001d2c 	.word	0x20001d2c
 8002404:	20001cec 	.word	0x20001cec
 8002408:	20001d34 	.word	0x20001d34
 800240c:	20001c58 	.word	0x20001c58
 8002410:	20001c54 	.word	0x20001c54
 8002414:	20001d40 	.word	0x20001d40
 8002418:	20001d3c 	.word	0x20001d3c
 800241c:	e000ed04 	.word	0xe000ed04

08002420 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002426:	4b04      	ldr	r3, [pc, #16]	; (8002438 <xTaskGetTickCount+0x18>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800242c:	687b      	ldr	r3, [r7, #4]
}
 800242e:	4618      	mov	r0, r3
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr
 8002438:	20001d30 	.word	0x20001d30

0800243c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002442:	2300      	movs	r3, #0
 8002444:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002446:	4b4e      	ldr	r3, [pc, #312]	; (8002580 <xTaskIncrementTick+0x144>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2b00      	cmp	r3, #0
 800244c:	f040 808d 	bne.w	800256a <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002450:	4b4c      	ldr	r3, [pc, #304]	; (8002584 <xTaskIncrementTick+0x148>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	3301      	adds	r3, #1
 8002456:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002458:	4a4a      	ldr	r2, [pc, #296]	; (8002584 <xTaskIncrementTick+0x148>)
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d11f      	bne.n	80024a4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002464:	4b48      	ldr	r3, [pc, #288]	; (8002588 <xTaskIncrementTick+0x14c>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d009      	beq.n	8002482 <xTaskIncrementTick+0x46>
 800246e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002472:	f383 8811 	msr	BASEPRI, r3
 8002476:	f3bf 8f6f 	isb	sy
 800247a:	f3bf 8f4f 	dsb	sy
 800247e:	603b      	str	r3, [r7, #0]
 8002480:	e7fe      	b.n	8002480 <xTaskIncrementTick+0x44>
 8002482:	4b41      	ldr	r3, [pc, #260]	; (8002588 <xTaskIncrementTick+0x14c>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	4b40      	ldr	r3, [pc, #256]	; (800258c <xTaskIncrementTick+0x150>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a3e      	ldr	r2, [pc, #248]	; (8002588 <xTaskIncrementTick+0x14c>)
 800248e:	6013      	str	r3, [r2, #0]
 8002490:	4a3e      	ldr	r2, [pc, #248]	; (800258c <xTaskIncrementTick+0x150>)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	4b3e      	ldr	r3, [pc, #248]	; (8002590 <xTaskIncrementTick+0x154>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	3301      	adds	r3, #1
 800249c:	4a3c      	ldr	r2, [pc, #240]	; (8002590 <xTaskIncrementTick+0x154>)
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	f000 facc 	bl	8002a3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80024a4:	4b3b      	ldr	r3, [pc, #236]	; (8002594 <xTaskIncrementTick+0x158>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d348      	bcc.n	8002540 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80024ae:	4b36      	ldr	r3, [pc, #216]	; (8002588 <xTaskIncrementTick+0x14c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d104      	bne.n	80024c2 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024b8:	4b36      	ldr	r3, [pc, #216]	; (8002594 <xTaskIncrementTick+0x158>)
 80024ba:	f04f 32ff 	mov.w	r2, #4294967295
 80024be:	601a      	str	r2, [r3, #0]
					break;
 80024c0:	e03e      	b.n	8002540 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80024c2:	4b31      	ldr	r3, [pc, #196]	; (8002588 <xTaskIncrementTick+0x14c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d203      	bcs.n	80024e2 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80024da:	4a2e      	ldr	r2, [pc, #184]	; (8002594 <xTaskIncrementTick+0x158>)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80024e0:	e02e      	b.n	8002540 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	3304      	adds	r3, #4
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe fd3a 	bl	8000f60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d004      	beq.n	80024fe <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	3318      	adds	r3, #24
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7fe fd31 	bl	8000f60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002502:	2201      	movs	r2, #1
 8002504:	409a      	lsls	r2, r3
 8002506:	4b24      	ldr	r3, [pc, #144]	; (8002598 <xTaskIncrementTick+0x15c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4313      	orrs	r3, r2
 800250c:	4a22      	ldr	r2, [pc, #136]	; (8002598 <xTaskIncrementTick+0x15c>)
 800250e:	6013      	str	r3, [r2, #0]
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002514:	4613      	mov	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	4a1f      	ldr	r2, [pc, #124]	; (800259c <xTaskIncrementTick+0x160>)
 800251e:	441a      	add	r2, r3
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	3304      	adds	r3, #4
 8002524:	4619      	mov	r1, r3
 8002526:	4610      	mov	r0, r2
 8002528:	f7fe fcbf 	bl	8000eaa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002530:	4b1b      	ldr	r3, [pc, #108]	; (80025a0 <xTaskIncrementTick+0x164>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002536:	429a      	cmp	r2, r3
 8002538:	d3b9      	bcc.n	80024ae <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800253a:	2301      	movs	r3, #1
 800253c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800253e:	e7b6      	b.n	80024ae <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002540:	4b17      	ldr	r3, [pc, #92]	; (80025a0 <xTaskIncrementTick+0x164>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002546:	4915      	ldr	r1, [pc, #84]	; (800259c <xTaskIncrementTick+0x160>)
 8002548:	4613      	mov	r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	4413      	add	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	440b      	add	r3, r1
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d901      	bls.n	800255c <xTaskIncrementTick+0x120>
			{
				xSwitchRequired = pdTRUE;
 8002558:	2301      	movs	r3, #1
 800255a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800255c:	4b11      	ldr	r3, [pc, #68]	; (80025a4 <xTaskIncrementTick+0x168>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8002564:	2301      	movs	r3, #1
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	e004      	b.n	8002574 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800256a:	4b0f      	ldr	r3, [pc, #60]	; (80025a8 <xTaskIncrementTick+0x16c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	3301      	adds	r3, #1
 8002570:	4a0d      	ldr	r2, [pc, #52]	; (80025a8 <xTaskIncrementTick+0x16c>)
 8002572:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002574:	697b      	ldr	r3, [r7, #20]
}
 8002576:	4618      	mov	r0, r3
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	20001d54 	.word	0x20001d54
 8002584:	20001d30 	.word	0x20001d30
 8002588:	20001ce4 	.word	0x20001ce4
 800258c:	20001ce8 	.word	0x20001ce8
 8002590:	20001d44 	.word	0x20001d44
 8002594:	20001d4c 	.word	0x20001d4c
 8002598:	20001d34 	.word	0x20001d34
 800259c:	20001c58 	.word	0x20001c58
 80025a0:	20001c54 	.word	0x20001c54
 80025a4:	20001d40 	.word	0x20001d40
 80025a8:	20001d3c 	.word	0x20001d3c

080025ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b088      	sub	sp, #32
 80025b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80025b2:	4b39      	ldr	r3, [pc, #228]	; (8002698 <vTaskSwitchContext+0xec>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80025ba:	4b38      	ldr	r3, [pc, #224]	; (800269c <vTaskSwitchContext+0xf0>)
 80025bc:	2201      	movs	r2, #1
 80025be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80025c0:	e065      	b.n	800268e <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 80025c2:	4b36      	ldr	r3, [pc, #216]	; (800269c <vTaskSwitchContext+0xf0>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80025c8:	4b35      	ldr	r3, [pc, #212]	; (80026a0 <vTaskSwitchContext+0xf4>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ce:	61fb      	str	r3, [r7, #28]
 80025d0:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 80025d4:	61bb      	str	r3, [r7, #24]
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d111      	bne.n	8002604 <vTaskSwitchContext+0x58>
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	3304      	adds	r3, #4
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d10b      	bne.n	8002604 <vTaskSwitchContext+0x58>
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	3308      	adds	r3, #8
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d105      	bne.n	8002604 <vTaskSwitchContext+0x58>
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	330c      	adds	r3, #12
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	429a      	cmp	r2, r3
 8002602:	d008      	beq.n	8002616 <vTaskSwitchContext+0x6a>
 8002604:	4b26      	ldr	r3, [pc, #152]	; (80026a0 <vTaskSwitchContext+0xf4>)
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	4b25      	ldr	r3, [pc, #148]	; (80026a0 <vTaskSwitchContext+0xf4>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	3334      	adds	r3, #52	; 0x34
 800260e:	4619      	mov	r1, r3
 8002610:	4610      	mov	r0, r2
 8002612:	f002 fa52 	bl	8004aba <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002616:	4b23      	ldr	r3, [pc, #140]	; (80026a4 <vTaskSwitchContext+0xf8>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	fab3 f383 	clz	r3, r3
 8002622:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002624:	7afb      	ldrb	r3, [r7, #11]
 8002626:	f1c3 031f 	rsb	r3, r3, #31
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	491e      	ldr	r1, [pc, #120]	; (80026a8 <vTaskSwitchContext+0xfc>)
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	4613      	mov	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	4413      	add	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	440b      	add	r3, r1
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d109      	bne.n	8002654 <vTaskSwitchContext+0xa8>
	__asm volatile
 8002640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002644:	f383 8811 	msr	BASEPRI, r3
 8002648:	f3bf 8f6f 	isb	sy
 800264c:	f3bf 8f4f 	dsb	sy
 8002650:	607b      	str	r3, [r7, #4]
 8002652:	e7fe      	b.n	8002652 <vTaskSwitchContext+0xa6>
 8002654:	697a      	ldr	r2, [r7, #20]
 8002656:	4613      	mov	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4413      	add	r3, r2
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	4a12      	ldr	r2, [pc, #72]	; (80026a8 <vTaskSwitchContext+0xfc>)
 8002660:	4413      	add	r3, r2
 8002662:	613b      	str	r3, [r7, #16]
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	3308      	adds	r3, #8
 8002676:	429a      	cmp	r2, r3
 8002678:	d104      	bne.n	8002684 <vTaskSwitchContext+0xd8>
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	605a      	str	r2, [r3, #4]
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	4a05      	ldr	r2, [pc, #20]	; (80026a0 <vTaskSwitchContext+0xf4>)
 800268c:	6013      	str	r3, [r2, #0]
}
 800268e:	bf00      	nop
 8002690:	3720      	adds	r7, #32
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20001d54 	.word	0x20001d54
 800269c:	20001d40 	.word	0x20001d40
 80026a0:	20001c54 	.word	0x20001c54
 80026a4:	20001d34 	.word	0x20001d34
 80026a8:	20001c58 	.word	0x20001c58

080026ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d109      	bne.n	80026d0 <vTaskPlaceOnEventList+0x24>
 80026bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c0:	f383 8811 	msr	BASEPRI, r3
 80026c4:	f3bf 8f6f 	isb	sy
 80026c8:	f3bf 8f4f 	dsb	sy
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	e7fe      	b.n	80026ce <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80026d0:	4b07      	ldr	r3, [pc, #28]	; (80026f0 <vTaskPlaceOnEventList+0x44>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	3318      	adds	r3, #24
 80026d6:	4619      	mov	r1, r3
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f7fe fc09 	bl	8000ef0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80026de:	2101      	movs	r1, #1
 80026e0:	6838      	ldr	r0, [r7, #0]
 80026e2:	f000 fa6d 	bl	8002bc0 <prvAddCurrentTaskToDelayedList>
}
 80026e6:	bf00      	nop
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20001c54 	.word	0x20001c54

080026f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d109      	bne.n	800271a <vTaskPlaceOnEventListRestricted+0x26>
 8002706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800270a:	f383 8811 	msr	BASEPRI, r3
 800270e:	f3bf 8f6f 	isb	sy
 8002712:	f3bf 8f4f 	dsb	sy
 8002716:	617b      	str	r3, [r7, #20]
 8002718:	e7fe      	b.n	8002718 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800271a:	4b0a      	ldr	r3, [pc, #40]	; (8002744 <vTaskPlaceOnEventListRestricted+0x50>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	3318      	adds	r3, #24
 8002720:	4619      	mov	r1, r3
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f7fe fbc1 	bl	8000eaa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d002      	beq.n	8002734 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800272e:	f04f 33ff 	mov.w	r3, #4294967295
 8002732:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002734:	6879      	ldr	r1, [r7, #4]
 8002736:	68b8      	ldr	r0, [r7, #8]
 8002738:	f000 fa42 	bl	8002bc0 <prvAddCurrentTaskToDelayedList>
	}
 800273c:	bf00      	nop
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	20001c54 	.word	0x20001c54

08002748 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d109      	bne.n	8002772 <xTaskRemoveFromEventList+0x2a>
 800275e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002762:	f383 8811 	msr	BASEPRI, r3
 8002766:	f3bf 8f6f 	isb	sy
 800276a:	f3bf 8f4f 	dsb	sy
 800276e:	60fb      	str	r3, [r7, #12]
 8002770:	e7fe      	b.n	8002770 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	3318      	adds	r3, #24
 8002776:	4618      	mov	r0, r3
 8002778:	f7fe fbf2 	bl	8000f60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800277c:	4b1d      	ldr	r3, [pc, #116]	; (80027f4 <xTaskRemoveFromEventList+0xac>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d11c      	bne.n	80027be <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	3304      	adds	r3, #4
 8002788:	4618      	mov	r0, r3
 800278a:	f7fe fbe9 	bl	8000f60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002792:	2201      	movs	r2, #1
 8002794:	409a      	lsls	r2, r3
 8002796:	4b18      	ldr	r3, [pc, #96]	; (80027f8 <xTaskRemoveFromEventList+0xb0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4313      	orrs	r3, r2
 800279c:	4a16      	ldr	r2, [pc, #88]	; (80027f8 <xTaskRemoveFromEventList+0xb0>)
 800279e:	6013      	str	r3, [r2, #0]
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4a13      	ldr	r2, [pc, #76]	; (80027fc <xTaskRemoveFromEventList+0xb4>)
 80027ae:	441a      	add	r2, r3
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	3304      	adds	r3, #4
 80027b4:	4619      	mov	r1, r3
 80027b6:	4610      	mov	r0, r2
 80027b8:	f7fe fb77 	bl	8000eaa <vListInsertEnd>
 80027bc:	e005      	b.n	80027ca <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	3318      	adds	r3, #24
 80027c2:	4619      	mov	r1, r3
 80027c4:	480e      	ldr	r0, [pc, #56]	; (8002800 <xTaskRemoveFromEventList+0xb8>)
 80027c6:	f7fe fb70 	bl	8000eaa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ce:	4b0d      	ldr	r3, [pc, #52]	; (8002804 <xTaskRemoveFromEventList+0xbc>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d905      	bls.n	80027e4 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80027d8:	2301      	movs	r3, #1
 80027da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80027dc:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <xTaskRemoveFromEventList+0xc0>)
 80027de:	2201      	movs	r2, #1
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	e001      	b.n	80027e8 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80027e8:	697b      	ldr	r3, [r7, #20]
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20001d54 	.word	0x20001d54
 80027f8:	20001d34 	.word	0x20001d34
 80027fc:	20001c58 	.word	0x20001c58
 8002800:	20001cec 	.word	0x20001cec
 8002804:	20001c54 	.word	0x20001c54
 8002808:	20001d40 	.word	0x20001d40

0800280c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002814:	4b06      	ldr	r3, [pc, #24]	; (8002830 <vTaskInternalSetTimeOutState+0x24>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <vTaskInternalSetTimeOutState+0x28>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	605a      	str	r2, [r3, #4]
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	20001d44 	.word	0x20001d44
 8002834:	20001d30 	.word	0x20001d30

08002838 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b088      	sub	sp, #32
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d109      	bne.n	800285c <xTaskCheckForTimeOut+0x24>
 8002848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800284c:	f383 8811 	msr	BASEPRI, r3
 8002850:	f3bf 8f6f 	isb	sy
 8002854:	f3bf 8f4f 	dsb	sy
 8002858:	613b      	str	r3, [r7, #16]
 800285a:	e7fe      	b.n	800285a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d109      	bne.n	8002876 <xTaskCheckForTimeOut+0x3e>
 8002862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002866:	f383 8811 	msr	BASEPRI, r3
 800286a:	f3bf 8f6f 	isb	sy
 800286e:	f3bf 8f4f 	dsb	sy
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	e7fe      	b.n	8002874 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8002876:	f7fe fc87 	bl	8001188 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800287a:	4b1d      	ldr	r3, [pc, #116]	; (80028f0 <xTaskCheckForTimeOut+0xb8>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002892:	d102      	bne.n	800289a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002894:	2300      	movs	r3, #0
 8002896:	61fb      	str	r3, [r7, #28]
 8002898:	e023      	b.n	80028e2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	4b15      	ldr	r3, [pc, #84]	; (80028f4 <xTaskCheckForTimeOut+0xbc>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d007      	beq.n	80028b6 <xTaskCheckForTimeOut+0x7e>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d802      	bhi.n	80028b6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80028b0:	2301      	movs	r3, #1
 80028b2:	61fb      	str	r3, [r7, #28]
 80028b4:	e015      	b.n	80028e2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d90b      	bls.n	80028d8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	1ad2      	subs	r2, r2, r3
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f7ff ff9d 	bl	800280c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80028d2:	2300      	movs	r3, #0
 80028d4:	61fb      	str	r3, [r7, #28]
 80028d6:	e004      	b.n	80028e2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	2200      	movs	r2, #0
 80028dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80028de:	2301      	movs	r3, #1
 80028e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80028e2:	f7fe fc7f 	bl	80011e4 <vPortExitCritical>

	return xReturn;
 80028e6:	69fb      	ldr	r3, [r7, #28]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3720      	adds	r7, #32
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	20001d30 	.word	0x20001d30
 80028f4:	20001d44 	.word	0x20001d44

080028f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80028fc:	4b03      	ldr	r3, [pc, #12]	; (800290c <vTaskMissedYield+0x14>)
 80028fe:	2201      	movs	r2, #1
 8002900:	601a      	str	r2, [r3, #0]
}
 8002902:	bf00      	nop
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	20001d40 	.word	0x20001d40

08002910 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002918:	f000 f854 	bl	80029c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800291c:	4b07      	ldr	r3, [pc, #28]	; (800293c <prvIdleTask+0x2c>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d907      	bls.n	8002934 <prvIdleTask+0x24>
			{
				taskYIELD();
 8002924:	4b06      	ldr	r3, [pc, #24]	; (8002940 <prvIdleTask+0x30>)
 8002926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	f3bf 8f4f 	dsb	sy
 8002930:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8002934:	f002 f8c7 	bl	8004ac6 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8002938:	e7ee      	b.n	8002918 <prvIdleTask+0x8>
 800293a:	bf00      	nop
 800293c:	20001c58 	.word	0x20001c58
 8002940:	e000ed04 	.word	0xe000ed04

08002944 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800294a:	2300      	movs	r3, #0
 800294c:	607b      	str	r3, [r7, #4]
 800294e:	e00c      	b.n	800296a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	4613      	mov	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4413      	add	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4a12      	ldr	r2, [pc, #72]	; (80029a4 <prvInitialiseTaskLists+0x60>)
 800295c:	4413      	add	r3, r2
 800295e:	4618      	mov	r0, r3
 8002960:	f7fe fa78 	bl	8000e54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3301      	adds	r3, #1
 8002968:	607b      	str	r3, [r7, #4]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b04      	cmp	r3, #4
 800296e:	d9ef      	bls.n	8002950 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002970:	480d      	ldr	r0, [pc, #52]	; (80029a8 <prvInitialiseTaskLists+0x64>)
 8002972:	f7fe fa6f 	bl	8000e54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002976:	480d      	ldr	r0, [pc, #52]	; (80029ac <prvInitialiseTaskLists+0x68>)
 8002978:	f7fe fa6c 	bl	8000e54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800297c:	480c      	ldr	r0, [pc, #48]	; (80029b0 <prvInitialiseTaskLists+0x6c>)
 800297e:	f7fe fa69 	bl	8000e54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002982:	480c      	ldr	r0, [pc, #48]	; (80029b4 <prvInitialiseTaskLists+0x70>)
 8002984:	f7fe fa66 	bl	8000e54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002988:	480b      	ldr	r0, [pc, #44]	; (80029b8 <prvInitialiseTaskLists+0x74>)
 800298a:	f7fe fa63 	bl	8000e54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800298e:	4b0b      	ldr	r3, [pc, #44]	; (80029bc <prvInitialiseTaskLists+0x78>)
 8002990:	4a05      	ldr	r2, [pc, #20]	; (80029a8 <prvInitialiseTaskLists+0x64>)
 8002992:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002994:	4b0a      	ldr	r3, [pc, #40]	; (80029c0 <prvInitialiseTaskLists+0x7c>)
 8002996:	4a05      	ldr	r2, [pc, #20]	; (80029ac <prvInitialiseTaskLists+0x68>)
 8002998:	601a      	str	r2, [r3, #0]
}
 800299a:	bf00      	nop
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	20001c58 	.word	0x20001c58
 80029a8:	20001cbc 	.word	0x20001cbc
 80029ac:	20001cd0 	.word	0x20001cd0
 80029b0:	20001cec 	.word	0x20001cec
 80029b4:	20001d00 	.word	0x20001d00
 80029b8:	20001d18 	.word	0x20001d18
 80029bc:	20001ce4 	.word	0x20001ce4
 80029c0:	20001ce8 	.word	0x20001ce8

080029c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80029ca:	e019      	b.n	8002a00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80029cc:	f7fe fbdc 	bl	8001188 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029d0:	4b0f      	ldr	r3, [pc, #60]	; (8002a10 <prvCheckTasksWaitingTermination+0x4c>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3304      	adds	r3, #4
 80029dc:	4618      	mov	r0, r3
 80029de:	f7fe fabf 	bl	8000f60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80029e2:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <prvCheckTasksWaitingTermination+0x50>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	4a0a      	ldr	r2, [pc, #40]	; (8002a14 <prvCheckTasksWaitingTermination+0x50>)
 80029ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80029ec:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <prvCheckTasksWaitingTermination+0x54>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	3b01      	subs	r3, #1
 80029f2:	4a09      	ldr	r2, [pc, #36]	; (8002a18 <prvCheckTasksWaitingTermination+0x54>)
 80029f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80029f6:	f7fe fbf5 	bl	80011e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 f80e 	bl	8002a1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a00:	4b05      	ldr	r3, [pc, #20]	; (8002a18 <prvCheckTasksWaitingTermination+0x54>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d1e1      	bne.n	80029cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20001d00 	.word	0x20001d00
 8002a14:	20001d2c 	.word	0x20001d2c
 8002a18:	20001d14 	.word	0x20001d14

08002a1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7fe fd2d 	bl	8001488 <vPortFree>
			vPortFree( pxTCB );
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7fe fd2a 	bl	8001488 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002a34:	bf00      	nop
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a42:	4b0c      	ldr	r3, [pc, #48]	; (8002a74 <prvResetNextTaskUnblockTime+0x38>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d104      	bne.n	8002a56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002a4c:	4b0a      	ldr	r3, [pc, #40]	; (8002a78 <prvResetNextTaskUnblockTime+0x3c>)
 8002a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8002a52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002a54:	e008      	b.n	8002a68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a56:	4b07      	ldr	r3, [pc, #28]	; (8002a74 <prvResetNextTaskUnblockTime+0x38>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	4a04      	ldr	r2, [pc, #16]	; (8002a78 <prvResetNextTaskUnblockTime+0x3c>)
 8002a66:	6013      	str	r3, [r2, #0]
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	20001ce4 	.word	0x20001ce4
 8002a78:	20001d4c 	.word	0x20001d4c

08002a7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002a82:	4b0b      	ldr	r3, [pc, #44]	; (8002ab0 <xTaskGetSchedulerState+0x34>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d102      	bne.n	8002a90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	607b      	str	r3, [r7, #4]
 8002a8e:	e008      	b.n	8002aa2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a90:	4b08      	ldr	r3, [pc, #32]	; (8002ab4 <xTaskGetSchedulerState+0x38>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d102      	bne.n	8002a9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002a98:	2302      	movs	r3, #2
 8002a9a:	607b      	str	r3, [r7, #4]
 8002a9c:	e001      	b.n	8002aa2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002aa2:	687b      	ldr	r3, [r7, #4]
	}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	20001d38 	.word	0x20001d38
 8002ab4:	20001d54 	.word	0x20001d54

08002ab8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d06c      	beq.n	8002ba8 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002ace:	4b39      	ldr	r3, [pc, #228]	; (8002bb4 <xTaskPriorityDisinherit+0xfc>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d009      	beq.n	8002aec <xTaskPriorityDisinherit+0x34>
 8002ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002adc:	f383 8811 	msr	BASEPRI, r3
 8002ae0:	f3bf 8f6f 	isb	sy
 8002ae4:	f3bf 8f4f 	dsb	sy
 8002ae8:	60fb      	str	r3, [r7, #12]
 8002aea:	e7fe      	b.n	8002aea <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d109      	bne.n	8002b08 <xTaskPriorityDisinherit+0x50>
 8002af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af8:	f383 8811 	msr	BASEPRI, r3
 8002afc:	f3bf 8f6f 	isb	sy
 8002b00:	f3bf 8f4f 	dsb	sy
 8002b04:	60bb      	str	r3, [r7, #8]
 8002b06:	e7fe      	b.n	8002b06 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0c:	1e5a      	subs	r2, r3, #1
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d044      	beq.n	8002ba8 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d140      	bne.n	8002ba8 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	3304      	adds	r3, #4
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fe fa18 	bl	8000f60 <uxListRemove>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d115      	bne.n	8002b62 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b3a:	491f      	ldr	r1, [pc, #124]	; (8002bb8 <xTaskPriorityDisinherit+0x100>)
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d10a      	bne.n	8002b62 <xTaskPriorityDisinherit+0xaa>
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b50:	2201      	movs	r2, #1
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43da      	mvns	r2, r3
 8002b58:	4b18      	ldr	r3, [pc, #96]	; (8002bbc <xTaskPriorityDisinherit+0x104>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	4a17      	ldr	r2, [pc, #92]	; (8002bbc <xTaskPriorityDisinherit+0x104>)
 8002b60:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6e:	f1c3 0205 	rsb	r2, r3, #5
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	409a      	lsls	r2, r3
 8002b7e:	4b0f      	ldr	r3, [pc, #60]	; (8002bbc <xTaskPriorityDisinherit+0x104>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	4a0d      	ldr	r2, [pc, #52]	; (8002bbc <xTaskPriorityDisinherit+0x104>)
 8002b86:	6013      	str	r3, [r2, #0]
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	4413      	add	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4a08      	ldr	r2, [pc, #32]	; (8002bb8 <xTaskPriorityDisinherit+0x100>)
 8002b96:	441a      	add	r2, r3
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	3304      	adds	r3, #4
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4610      	mov	r0, r2
 8002ba0:	f7fe f983 	bl	8000eaa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002ba8:	697b      	ldr	r3, [r7, #20]
	}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3718      	adds	r7, #24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	20001c54 	.word	0x20001c54
 8002bb8:	20001c58 	.word	0x20001c58
 8002bbc:	20001d34 	.word	0x20001d34

08002bc0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002bca:	4b29      	ldr	r3, [pc, #164]	; (8002c70 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002bd0:	4b28      	ldr	r3, [pc, #160]	; (8002c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fe f9c2 	bl	8000f60 <uxListRemove>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10b      	bne.n	8002bfa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002be2:	4b24      	ldr	r3, [pc, #144]	; (8002c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be8:	2201      	movs	r2, #1
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	43da      	mvns	r2, r3
 8002bf0:	4b21      	ldr	r3, [pc, #132]	; (8002c78 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	4a20      	ldr	r2, [pc, #128]	; (8002c78 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002bf8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c00:	d10a      	bne.n	8002c18 <prvAddCurrentTaskToDelayedList+0x58>
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d007      	beq.n	8002c18 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c08:	4b1a      	ldr	r3, [pc, #104]	; (8002c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	3304      	adds	r3, #4
 8002c0e:	4619      	mov	r1, r3
 8002c10:	481a      	ldr	r0, [pc, #104]	; (8002c7c <prvAddCurrentTaskToDelayedList+0xbc>)
 8002c12:	f7fe f94a 	bl	8000eaa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002c16:	e026      	b.n	8002c66 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c20:	4b14      	ldr	r3, [pc, #80]	; (8002c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68ba      	ldr	r2, [r7, #8]
 8002c26:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002c28:	68ba      	ldr	r2, [r7, #8]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d209      	bcs.n	8002c44 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c30:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	4b0f      	ldr	r3, [pc, #60]	; (8002c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	3304      	adds	r3, #4
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	4610      	mov	r0, r2
 8002c3e:	f7fe f957 	bl	8000ef0 <vListInsert>
}
 8002c42:	e010      	b.n	8002c66 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c44:	4b0f      	ldr	r3, [pc, #60]	; (8002c84 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	4b0a      	ldr	r3, [pc, #40]	; (8002c74 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	3304      	adds	r3, #4
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4610      	mov	r0, r2
 8002c52:	f7fe f94d 	bl	8000ef0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002c56:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d202      	bcs.n	8002c66 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002c60:	4a09      	ldr	r2, [pc, #36]	; (8002c88 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	6013      	str	r3, [r2, #0]
}
 8002c66:	bf00      	nop
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	20001d30 	.word	0x20001d30
 8002c74:	20001c54 	.word	0x20001c54
 8002c78:	20001d34 	.word	0x20001d34
 8002c7c:	20001d18 	.word	0x20001d18
 8002c80:	20001ce8 	.word	0x20001ce8
 8002c84:	20001ce4 	.word	0x20001ce4
 8002c88:	20001d4c 	.word	0x20001d4c

08002c8c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8002c92:	2300      	movs	r3, #0
 8002c94:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8002c96:	f000 facd 	bl	8003234 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002c9a:	4b10      	ldr	r3, [pc, #64]	; (8002cdc <xTimerCreateTimerTask+0x50>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d00a      	beq.n	8002cb8 <xTimerCreateTimerTask+0x2c>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8002ca2:	4b0f      	ldr	r3, [pc, #60]	; (8002ce0 <xTimerCreateTimerTask+0x54>)
 8002ca4:	9301      	str	r3, [sp, #4]
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	2300      	movs	r3, #0
 8002cac:	2246      	movs	r2, #70	; 0x46
 8002cae:	490d      	ldr	r1, [pc, #52]	; (8002ce4 <xTimerCreateTimerTask+0x58>)
 8002cb0:	480d      	ldr	r0, [pc, #52]	; (8002ce8 <xTimerCreateTimerTask+0x5c>)
 8002cb2:	f7ff f8c3 	bl	8001e3c <xTaskCreate>
 8002cb6:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d109      	bne.n	8002cd2 <xTimerCreateTimerTask+0x46>
 8002cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cc2:	f383 8811 	msr	BASEPRI, r3
 8002cc6:	f3bf 8f6f 	isb	sy
 8002cca:	f3bf 8f4f 	dsb	sy
 8002cce:	603b      	str	r3, [r7, #0]
 8002cd0:	e7fe      	b.n	8002cd0 <xTimerCreateTimerTask+0x44>
	return xReturn;
 8002cd2:	687b      	ldr	r3, [r7, #4]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	20001d88 	.word	0x20001d88
 8002ce0:	20001d8c 	.word	0x20001d8c
 8002ce4:	080068d0 	.word	0x080068d0
 8002ce8:	08002e1d 	.word	0x08002e1d

08002cec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08a      	sub	sp, #40	; 0x28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
 8002cf8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d109      	bne.n	8002d18 <xTimerGenericCommand+0x2c>
 8002d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d08:	f383 8811 	msr	BASEPRI, r3
 8002d0c:	f3bf 8f6f 	isb	sy
 8002d10:	f3bf 8f4f 	dsb	sy
 8002d14:	623b      	str	r3, [r7, #32]
 8002d16:	e7fe      	b.n	8002d16 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002d18:	4b19      	ldr	r3, [pc, #100]	; (8002d80 <xTimerGenericCommand+0x94>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d02a      	beq.n	8002d76 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	2b05      	cmp	r3, #5
 8002d30:	dc18      	bgt.n	8002d64 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002d32:	f7ff fea3 	bl	8002a7c <xTaskGetSchedulerState>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d109      	bne.n	8002d50 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002d3c:	4b10      	ldr	r3, [pc, #64]	; (8002d80 <xTimerGenericCommand+0x94>)
 8002d3e:	6818      	ldr	r0, [r3, #0]
 8002d40:	f107 0114 	add.w	r1, r7, #20
 8002d44:	2300      	movs	r3, #0
 8002d46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d48:	f7fe fcc6 	bl	80016d8 <xQueueGenericSend>
 8002d4c:	6278      	str	r0, [r7, #36]	; 0x24
 8002d4e:	e012      	b.n	8002d76 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002d50:	4b0b      	ldr	r3, [pc, #44]	; (8002d80 <xTimerGenericCommand+0x94>)
 8002d52:	6818      	ldr	r0, [r3, #0]
 8002d54:	f107 0114 	add.w	r1, r7, #20
 8002d58:	2300      	movs	r3, #0
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f7fe fcbc 	bl	80016d8 <xQueueGenericSend>
 8002d60:	6278      	str	r0, [r7, #36]	; 0x24
 8002d62:	e008      	b.n	8002d76 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002d64:	4b06      	ldr	r3, [pc, #24]	; (8002d80 <xTimerGenericCommand+0x94>)
 8002d66:	6818      	ldr	r0, [r3, #0]
 8002d68:	f107 0114 	add.w	r1, r7, #20
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	683a      	ldr	r2, [r7, #0]
 8002d70:	f7fe fdac 	bl	80018cc <xQueueGenericSendFromISR>
 8002d74:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3728      	adds	r7, #40	; 0x28
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	20001d88 	.word	0x20001d88

08002d84 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b088      	sub	sp, #32
 8002d88:	af02      	add	r7, sp, #8
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d8e:	4b22      	ldr	r3, [pc, #136]	; (8002e18 <prvProcessExpiredTimer+0x94>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	3304      	adds	r3, #4
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7fe f8df 	bl	8000f60 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002da8:	f003 0304 	and.w	r3, r3, #4
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d021      	beq.n	8002df4 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	699a      	ldr	r2, [r3, #24]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	18d1      	adds	r1, r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	683a      	ldr	r2, [r7, #0]
 8002dbc:	6978      	ldr	r0, [r7, #20]
 8002dbe:	f000 f8cf 	bl	8002f60 <prvInsertTimerInActiveList>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d01e      	beq.n	8002e06 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002dc8:	2300      	movs	r3, #0
 8002dca:	9300      	str	r3, [sp, #0]
 8002dcc:	2300      	movs	r3, #0
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	6978      	ldr	r0, [r7, #20]
 8002dd4:	f7ff ff8a 	bl	8002cec <xTimerGenericCommand>
 8002dd8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d112      	bne.n	8002e06 <prvProcessExpiredTimer+0x82>
 8002de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002de4:	f383 8811 	msr	BASEPRI, r3
 8002de8:	f3bf 8f6f 	isb	sy
 8002dec:	f3bf 8f4f 	dsb	sy
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	e7fe      	b.n	8002df2 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002dfa:	f023 0301 	bic.w	r3, r3, #1
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	6978      	ldr	r0, [r7, #20]
 8002e0c:	4798      	blx	r3
}
 8002e0e:	bf00      	nop
 8002e10:	3718      	adds	r7, #24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	20001d80 	.word	0x20001d80

08002e1c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002e24:	f107 0308 	add.w	r3, r7, #8
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f000 f857 	bl	8002edc <prvGetNextExpireTime>
 8002e2e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	4619      	mov	r1, r3
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f000 f803 	bl	8002e40 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8002e3a:	f000 f8d3 	bl	8002fe4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002e3e:	e7f1      	b.n	8002e24 <prvTimerTask+0x8>

08002e40 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8002e4a:	f7ff fa3f 	bl	80022cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002e4e:	f107 0308 	add.w	r3, r7, #8
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 f864 	bl	8002f20 <prvSampleTimeNow>
 8002e58:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d130      	bne.n	8002ec2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10a      	bne.n	8002e7c <prvProcessTimerOrBlockTask+0x3c>
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d806      	bhi.n	8002e7c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8002e6e:	f7ff fa3b 	bl	80022e8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002e72:	68f9      	ldr	r1, [r7, #12]
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f7ff ff85 	bl	8002d84 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8002e7a:	e024      	b.n	8002ec6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d008      	beq.n	8002e94 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002e82:	4b13      	ldr	r3, [pc, #76]	; (8002ed0 <prvProcessTimerOrBlockTask+0x90>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d101      	bne.n	8002e90 <prvProcessTimerOrBlockTask+0x50>
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e000      	b.n	8002e92 <prvProcessTimerOrBlockTask+0x52>
 8002e90:	2300      	movs	r3, #0
 8002e92:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002e94:	4b0f      	ldr	r3, [pc, #60]	; (8002ed4 <prvProcessTimerOrBlockTask+0x94>)
 8002e96:	6818      	ldr	r0, [r3, #0]
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	f7fe ff97 	bl	8001dd4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002ea6:	f7ff fa1f 	bl	80022e8 <xTaskResumeAll>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d10a      	bne.n	8002ec6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002eb0:	4b09      	ldr	r3, [pc, #36]	; (8002ed8 <prvProcessTimerOrBlockTask+0x98>)
 8002eb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002eb6:	601a      	str	r2, [r3, #0]
 8002eb8:	f3bf 8f4f 	dsb	sy
 8002ebc:	f3bf 8f6f 	isb	sy
}
 8002ec0:	e001      	b.n	8002ec6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8002ec2:	f7ff fa11 	bl	80022e8 <xTaskResumeAll>
}
 8002ec6:	bf00      	nop
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20001d84 	.word	0x20001d84
 8002ed4:	20001d88 	.word	0x20001d88
 8002ed8:	e000ed04 	.word	0xe000ed04

08002edc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002ee4:	4b0d      	ldr	r3, [pc, #52]	; (8002f1c <prvGetNextExpireTime+0x40>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <prvGetNextExpireTime+0x16>
 8002eee:	2201      	movs	r2, #1
 8002ef0:	e000      	b.n	8002ef4 <prvGetNextExpireTime+0x18>
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d105      	bne.n	8002f0c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002f00:	4b06      	ldr	r3, [pc, #24]	; (8002f1c <prvGetNextExpireTime+0x40>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	60fb      	str	r3, [r7, #12]
 8002f0a:	e001      	b.n	8002f10 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002f10:	68fb      	ldr	r3, [r7, #12]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3714      	adds	r7, #20
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr
 8002f1c:	20001d80 	.word	0x20001d80

08002f20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8002f28:	f7ff fa7a 	bl	8002420 <xTaskGetTickCount>
 8002f2c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002f2e:	4b0b      	ldr	r3, [pc, #44]	; (8002f5c <prvSampleTimeNow+0x3c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d205      	bcs.n	8002f44 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8002f38:	f000 f918 	bl	800316c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	e002      	b.n	8002f4a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8002f4a:	4a04      	ldr	r2, [pc, #16]	; (8002f5c <prvSampleTimeNow+0x3c>)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002f50:	68fb      	ldr	r3, [r7, #12]
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	20001d90 	.word	0x20001d90

08002f60 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
 8002f6c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	68ba      	ldr	r2, [r7, #8]
 8002f76:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	68fa      	ldr	r2, [r7, #12]
 8002f7c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d812      	bhi.n	8002fac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	1ad2      	subs	r2, r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d302      	bcc.n	8002f9a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002f94:	2301      	movs	r3, #1
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	e01b      	b.n	8002fd2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002f9a:	4b10      	ldr	r3, [pc, #64]	; (8002fdc <prvInsertTimerInActiveList+0x7c>)
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	4610      	mov	r0, r2
 8002fa6:	f7fd ffa3 	bl	8000ef0 <vListInsert>
 8002faa:	e012      	b.n	8002fd2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d206      	bcs.n	8002fc2 <prvInsertTimerInActiveList+0x62>
 8002fb4:	68ba      	ldr	r2, [r7, #8]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d302      	bcc.n	8002fc2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	617b      	str	r3, [r7, #20]
 8002fc0:	e007      	b.n	8002fd2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002fc2:	4b07      	ldr	r3, [pc, #28]	; (8002fe0 <prvInsertTimerInActiveList+0x80>)
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	3304      	adds	r3, #4
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4610      	mov	r0, r2
 8002fce:	f7fd ff8f 	bl	8000ef0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002fd2:	697b      	ldr	r3, [r7, #20]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3718      	adds	r7, #24
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	20001d84 	.word	0x20001d84
 8002fe0:	20001d80 	.word	0x20001d80

08002fe4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b08c      	sub	sp, #48	; 0x30
 8002fe8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002fea:	e0ac      	b.n	8003146 <prvProcessReceivedCommands+0x162>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f2c0 80a9 	blt.w	8003146 <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d004      	beq.n	800300a <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003002:	3304      	adds	r3, #4
 8003004:	4618      	mov	r0, r3
 8003006:	f7fd ffab 	bl	8000f60 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800300a:	1d3b      	adds	r3, r7, #4
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff ff87 	bl	8002f20 <prvSampleTimeNow>
 8003012:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2b09      	cmp	r3, #9
 8003018:	f200 8094 	bhi.w	8003144 <prvProcessReceivedCommands+0x160>
 800301c:	a201      	add	r2, pc, #4	; (adr r2, 8003024 <prvProcessReceivedCommands+0x40>)
 800301e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003022:	bf00      	nop
 8003024:	0800304d 	.word	0x0800304d
 8003028:	0800304d 	.word	0x0800304d
 800302c:	0800304d 	.word	0x0800304d
 8003030:	080030bf 	.word	0x080030bf
 8003034:	080030d3 	.word	0x080030d3
 8003038:	0800311b 	.word	0x0800311b
 800303c:	0800304d 	.word	0x0800304d
 8003040:	0800304d 	.word	0x0800304d
 8003044:	080030bf 	.word	0x080030bf
 8003048:	080030d3 	.word	0x080030d3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800304c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003052:	f043 0301 	orr.w	r3, r3, #1
 8003056:	b2da      	uxtb	r2, r3
 8003058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800305e:	68fa      	ldr	r2, [r7, #12]
 8003060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	18d1      	adds	r1, r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	6a3a      	ldr	r2, [r7, #32]
 800306a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800306c:	f7ff ff78 	bl	8002f60 <prvInsertTimerInActiveList>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d067      	beq.n	8003146 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003078:	6a1b      	ldr	r3, [r3, #32]
 800307a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800307c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800307e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003080:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b00      	cmp	r3, #0
 800308a:	d05c      	beq.n	8003146 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800308c:	68fa      	ldr	r2, [r7, #12]
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	441a      	add	r2, r3
 8003094:	2300      	movs	r3, #0
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	2300      	movs	r3, #0
 800309a:	2100      	movs	r1, #0
 800309c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800309e:	f7ff fe25 	bl	8002cec <xTimerGenericCommand>
 80030a2:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d14d      	bne.n	8003146 <prvProcessReceivedCommands+0x162>
 80030aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ae:	f383 8811 	msr	BASEPRI, r3
 80030b2:	f3bf 8f6f 	isb	sy
 80030b6:	f3bf 8f4f 	dsb	sy
 80030ba:	61bb      	str	r3, [r7, #24]
 80030bc:	e7fe      	b.n	80030bc <prvProcessReceivedCommands+0xd8>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80030be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030c4:	f023 0301 	bic.w	r3, r3, #1
 80030c8:	b2da      	uxtb	r2, r3
 80030ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 80030d0:	e039      	b.n	8003146 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80030d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030d8:	f043 0301 	orr.w	r3, r3, #1
 80030dc:	b2da      	uxtb	r2, r3
 80030de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d109      	bne.n	8003106 <prvProcessReceivedCommands+0x122>
 80030f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f6:	f383 8811 	msr	BASEPRI, r3
 80030fa:	f3bf 8f6f 	isb	sy
 80030fe:	f3bf 8f4f 	dsb	sy
 8003102:	617b      	str	r3, [r7, #20]
 8003104:	e7fe      	b.n	8003104 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003108:	699a      	ldr	r2, [r3, #24]
 800310a:	6a3b      	ldr	r3, [r7, #32]
 800310c:	18d1      	adds	r1, r2, r3
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	6a3a      	ldr	r2, [r7, #32]
 8003112:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003114:	f7ff ff24 	bl	8002f60 <prvInsertTimerInActiveList>
					break;
 8003118:	e015      	b.n	8003146 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800311a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003120:	f003 0302 	and.w	r3, r3, #2
 8003124:	2b00      	cmp	r3, #0
 8003126:	d103      	bne.n	8003130 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8003128:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800312a:	f7fe f9ad 	bl	8001488 <vPortFree>
 800312e:	e00a      	b.n	8003146 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003132:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003136:	f023 0301 	bic.w	r3, r3, #1
 800313a:	b2da      	uxtb	r2, r3
 800313c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003142:	e000      	b.n	8003146 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 8003144:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003146:	4b08      	ldr	r3, [pc, #32]	; (8003168 <prvProcessReceivedCommands+0x184>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f107 0108 	add.w	r1, r7, #8
 800314e:	2200      	movs	r2, #0
 8003150:	4618      	mov	r0, r3
 8003152:	f7fe fc53 	bl	80019fc <xQueueReceive>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	f47f af47 	bne.w	8002fec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800315e:	bf00      	nop
 8003160:	3728      	adds	r7, #40	; 0x28
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	20001d88 	.word	0x20001d88

0800316c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003172:	e047      	b.n	8003204 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003174:	4b2d      	ldr	r3, [pc, #180]	; (800322c <prvSwitchTimerLists+0xc0>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800317e:	4b2b      	ldr	r3, [pc, #172]	; (800322c <prvSwitchTimerLists+0xc0>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	3304      	adds	r3, #4
 800318c:	4618      	mov	r0, r3
 800318e:	f7fd fee7 	bl	8000f60 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	6938      	ldr	r0, [r7, #16]
 8003198:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031a0:	f003 0304 	and.w	r3, r3, #4
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d02d      	beq.n	8003204 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	699a      	ldr	r2, [r3, #24]
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	4413      	add	r3, r2
 80031b0:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d90e      	bls.n	80031d8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80031c6:	4b19      	ldr	r3, [pc, #100]	; (800322c <prvSwitchTimerLists+0xc0>)
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	3304      	adds	r3, #4
 80031ce:	4619      	mov	r1, r3
 80031d0:	4610      	mov	r0, r2
 80031d2:	f7fd fe8d 	bl	8000ef0 <vListInsert>
 80031d6:	e015      	b.n	8003204 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80031d8:	2300      	movs	r3, #0
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	2300      	movs	r3, #0
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	2100      	movs	r1, #0
 80031e2:	6938      	ldr	r0, [r7, #16]
 80031e4:	f7ff fd82 	bl	8002cec <xTimerGenericCommand>
 80031e8:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d109      	bne.n	8003204 <prvSwitchTimerLists+0x98>
 80031f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f4:	f383 8811 	msr	BASEPRI, r3
 80031f8:	f3bf 8f6f 	isb	sy
 80031fc:	f3bf 8f4f 	dsb	sy
 8003200:	603b      	str	r3, [r7, #0]
 8003202:	e7fe      	b.n	8003202 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003204:	4b09      	ldr	r3, [pc, #36]	; (800322c <prvSwitchTimerLists+0xc0>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1b2      	bne.n	8003174 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800320e:	4b07      	ldr	r3, [pc, #28]	; (800322c <prvSwitchTimerLists+0xc0>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8003214:	4b06      	ldr	r3, [pc, #24]	; (8003230 <prvSwitchTimerLists+0xc4>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a04      	ldr	r2, [pc, #16]	; (800322c <prvSwitchTimerLists+0xc0>)
 800321a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800321c:	4a04      	ldr	r2, [pc, #16]	; (8003230 <prvSwitchTimerLists+0xc4>)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6013      	str	r3, [r2, #0]
}
 8003222:	bf00      	nop
 8003224:	3718      	adds	r7, #24
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	20001d80 	.word	0x20001d80
 8003230:	20001d84 	.word	0x20001d84

08003234 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003238:	f7fd ffa6 	bl	8001188 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800323c:	4b0d      	ldr	r3, [pc, #52]	; (8003274 <prvCheckForValidListAndQueue+0x40>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d113      	bne.n	800326c <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8003244:	480c      	ldr	r0, [pc, #48]	; (8003278 <prvCheckForValidListAndQueue+0x44>)
 8003246:	f7fd fe05 	bl	8000e54 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800324a:	480c      	ldr	r0, [pc, #48]	; (800327c <prvCheckForValidListAndQueue+0x48>)
 800324c:	f7fd fe02 	bl	8000e54 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003250:	4b0b      	ldr	r3, [pc, #44]	; (8003280 <prvCheckForValidListAndQueue+0x4c>)
 8003252:	4a09      	ldr	r2, [pc, #36]	; (8003278 <prvCheckForValidListAndQueue+0x44>)
 8003254:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003256:	4b0b      	ldr	r3, [pc, #44]	; (8003284 <prvCheckForValidListAndQueue+0x50>)
 8003258:	4a08      	ldr	r2, [pc, #32]	; (800327c <prvCheckForValidListAndQueue+0x48>)
 800325a:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800325c:	2200      	movs	r2, #0
 800325e:	210c      	movs	r1, #12
 8003260:	2005      	movs	r0, #5
 8003262:	f7fe f9e5 	bl	8001630 <xQueueGenericCreate>
 8003266:	4602      	mov	r2, r0
 8003268:	4b02      	ldr	r3, [pc, #8]	; (8003274 <prvCheckForValidListAndQueue+0x40>)
 800326a:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800326c:	f7fd ffba 	bl	80011e4 <vPortExitCritical>
}
 8003270:	bf00      	nop
 8003272:	bd80      	pop	{r7, pc}
 8003274:	20001d88 	.word	0x20001d88
 8003278:	20001d58 	.word	0x20001d58
 800327c:	20001d6c 	.word	0x20001d6c
 8003280:	20001d80 	.word	0x20001d80
 8003284:	20001d84 	.word	0x20001d84

08003288 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8003288:	b480      	push	{r7}
 800328a:	b087      	sub	sp, #28
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]
 8003294:	2300      	movs	r3, #0
 8003296:	613b      	str	r3, [r7, #16]
 8003298:	230f      	movs	r3, #15
 800329a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	78db      	ldrb	r3, [r3, #3]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d03a      	beq.n	800331a <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80032a4:	4b27      	ldr	r3, [pc, #156]	; (8003344 <NVIC_Init+0xbc>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	43db      	mvns	r3, r3
 80032aa:	0a1b      	lsrs	r3, r3, #8
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	f1c3 0304 	rsb	r3, r3, #4
 80032b8:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	fa22 f303 	lsr.w	r3, r2, r3
 80032c2:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	785b      	ldrb	r3, [r3, #1]
 80032c8:	461a      	mov	r2, r3
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	789b      	ldrb	r3, [r3, #2]
 80032d6:	461a      	mov	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4013      	ands	r3, r2
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	4313      	orrs	r3, r2
 80032e0:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	011b      	lsls	r3, r3, #4
 80032e6:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80032e8:	4a17      	ldr	r2, [pc, #92]	; (8003348 <NVIC_Init+0xc0>)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	6979      	ldr	r1, [r7, #20]
 80032f0:	b2c9      	uxtb	r1, r1
 80032f2:	4413      	add	r3, r2
 80032f4:	460a      	mov	r2, r1
 80032f6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80032fa:	4a13      	ldr	r2, [pc, #76]	; (8003348 <NVIC_Init+0xc0>)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	095b      	lsrs	r3, r3, #5
 8003302:	b2db      	uxtb	r3, r3
 8003304:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	f003 031f 	and.w	r3, r3, #31
 800330e:	2101      	movs	r1, #1
 8003310:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003314:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8003318:	e00f      	b.n	800333a <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800331a:	490b      	ldr	r1, [pc, #44]	; (8003348 <NVIC_Init+0xc0>)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	095b      	lsrs	r3, r3, #5
 8003322:	b2db      	uxtb	r3, r3
 8003324:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	f003 031f 	and.w	r3, r3, #31
 800332e:	2201      	movs	r2, #1
 8003330:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003332:	f100 0320 	add.w	r3, r0, #32
 8003336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800333a:	bf00      	nop
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr
 8003344:	e000ed00 	.word	0xe000ed00
 8003348:	e000e100 	.word	0xe000e100

0800334c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800334c:	b480      	push	{r7}
 800334e:	b089      	sub	sp, #36	; 0x24
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8003356:	2300      	movs	r3, #0
 8003358:	61fb      	str	r3, [r7, #28]
 800335a:	2300      	movs	r3, #0
 800335c:	613b      	str	r3, [r7, #16]
 800335e:	2300      	movs	r3, #0
 8003360:	61bb      	str	r3, [r7, #24]
 8003362:	2300      	movs	r3, #0
 8003364:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8003366:	2300      	movs	r3, #0
 8003368:	617b      	str	r3, [r7, #20]
 800336a:	2300      	movs	r3, #0
 800336c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	78db      	ldrb	r3, [r3, #3]
 8003372:	f003 030f 	and.w	r3, r3, #15
 8003376:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	78db      	ldrb	r3, [r3, #3]
 800337c:	f003 0310 	and.w	r3, r3, #16
 8003380:	2b00      	cmp	r3, #0
 8003382:	d005      	beq.n	8003390 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	789b      	ldrb	r3, [r3, #2]
 8003388:	461a      	mov	r2, r3
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	4313      	orrs	r3, r2
 800338e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	881b      	ldrh	r3, [r3, #0]
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d044      	beq.n	8003424 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80033a0:	2300      	movs	r3, #0
 80033a2:	61bb      	str	r3, [r7, #24]
 80033a4:	e038      	b.n	8003418 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80033a6:	2201      	movs	r2, #1
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	fa02 f303 	lsl.w	r3, r2, r3
 80033ae:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	881b      	ldrh	r3, [r3, #0]
 80033b4:	461a      	mov	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	4013      	ands	r3, r2
 80033ba:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d126      	bne.n	8003412 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80033ca:	220f      	movs	r2, #15
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	fa02 f303 	lsl.w	r3, r2, r3
 80033d2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	43db      	mvns	r3, r3
 80033d8:	697a      	ldr	r2, [r7, #20]
 80033da:	4013      	ands	r3, r2
 80033dc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80033de:	69fa      	ldr	r2, [r7, #28]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	fa02 f303 	lsl.w	r3, r2, r3
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	78db      	ldrb	r3, [r3, #3]
 80033f0:	2b28      	cmp	r3, #40	; 0x28
 80033f2:	d105      	bne.n	8003400 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80033f4:	2201      	movs	r2, #1
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	409a      	lsls	r2, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	615a      	str	r2, [r3, #20]
 80033fe:	e008      	b.n	8003412 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	78db      	ldrb	r3, [r3, #3]
 8003404:	2b48      	cmp	r3, #72	; 0x48
 8003406:	d104      	bne.n	8003412 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8003408:	2201      	movs	r2, #1
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	409a      	lsls	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	3301      	adds	r3, #1
 8003416:	61bb      	str	r3, [r7, #24]
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	2b07      	cmp	r3, #7
 800341c:	d9c3      	bls.n	80033a6 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	881b      	ldrh	r3, [r3, #0]
 8003428:	2bff      	cmp	r3, #255	; 0xff
 800342a:	d946      	bls.n	80034ba <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003432:	2300      	movs	r3, #0
 8003434:	61bb      	str	r3, [r7, #24]
 8003436:	e03a      	b.n	80034ae <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	3308      	adds	r3, #8
 800343c:	2201      	movs	r2, #1
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	461a      	mov	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	4013      	ands	r3, r2
 800344e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8003450:	693a      	ldr	r2, [r7, #16]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	429a      	cmp	r2, r3
 8003456:	d127      	bne.n	80034a8 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800345e:	220f      	movs	r2, #15
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	43db      	mvns	r3, r3
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	4013      	ands	r3, r2
 8003470:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003472:	69fa      	ldr	r2, [r7, #28]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	fa02 f303 	lsl.w	r3, r2, r3
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	4313      	orrs	r3, r2
 800347e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	78db      	ldrb	r3, [r3, #3]
 8003484:	2b28      	cmp	r3, #40	; 0x28
 8003486:	d105      	bne.n	8003494 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	3308      	adds	r3, #8
 800348c:	2201      	movs	r2, #1
 800348e:	409a      	lsls	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	78db      	ldrb	r3, [r3, #3]
 8003498:	2b48      	cmp	r3, #72	; 0x48
 800349a:	d105      	bne.n	80034a8 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	3308      	adds	r3, #8
 80034a0:	2201      	movs	r2, #1
 80034a2:	409a      	lsls	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	3301      	adds	r3, #1
 80034ac:	61bb      	str	r3, [r7, #24]
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	2b07      	cmp	r3, #7
 80034b2:	d9c1      	bls.n	8003438 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	605a      	str	r2, [r3, #4]
  }
}
 80034ba:	bf00      	nop
 80034bc:	3724      	adds	r7, #36	; 0x24
 80034be:	46bd      	mov	sp, r7
 80034c0:	bc80      	pop	{r7}
 80034c2:	4770      	bx	lr

080034c4 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b08a      	sub	sp, #40	; 0x28
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 80034ce:	2300      	movs	r3, #0
 80034d0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80034d2:	2300      	movs	r3, #0
 80034d4:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 80034d6:	2304      	movs	r3, #4
 80034d8:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 80034da:	4b57      	ldr	r3, [pc, #348]	; (8003638 <I2C_Init+0x174>)
 80034dc:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	889b      	ldrh	r3, [r3, #4]
 80034e2:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 80034e4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80034e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034ea:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80034ec:	f107 0308 	add.w	r3, r7, #8
 80034f0:	4618      	mov	r0, r3
 80034f2:	f000 f98d 	bl	8003810 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	4a4f      	ldr	r2, [pc, #316]	; (800363c <I2C_Init+0x178>)
 80034fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003502:	0c9b      	lsrs	r3, r3, #18
 8003504:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 8003506:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003508:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800350a:	4313      	orrs	r3, r2
 800350c:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003512:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	881b      	ldrh	r3, [r3, #0]
 8003518:	b29b      	uxth	r3, r3
 800351a:	f023 0301 	bic.w	r3, r3, #1
 800351e:	b29a      	uxth	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 8003524:	2300      	movs	r3, #0
 8003526:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a44      	ldr	r2, [pc, #272]	; (8003640 <I2C_Init+0x17c>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d815      	bhi.n	800355e <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	69fa      	ldr	r2, [r7, #28]
 800353a:	fbb2 f3f3 	udiv	r3, r2, r3
 800353e:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8003540:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003542:	2b03      	cmp	r3, #3
 8003544:	d801      	bhi.n	800354a <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 8003546:	2304      	movs	r3, #4
 8003548:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 800354a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800354c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800354e:	4313      	orrs	r3, r2
 8003550:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8003552:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003554:	3301      	adds	r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	841a      	strh	r2, [r3, #32]
 800355c:	e040      	b.n	80035e0 <I2C_Init+0x11c>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	88db      	ldrh	r3, [r3, #6]
 8003562:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8003566:	4293      	cmp	r3, r2
 8003568:	d109      	bne.n	800357e <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	4613      	mov	r3, r2
 8003570:	005b      	lsls	r3, r3, #1
 8003572:	4413      	add	r3, r2
 8003574:	69fa      	ldr	r2, [r7, #28]
 8003576:	fbb2 f3f3 	udiv	r3, r2, r3
 800357a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800357c:	e00e      	b.n	800359c <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	4613      	mov	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	009a      	lsls	r2, r3, #2
 800358a:	4413      	add	r3, r2
 800358c:	69fa      	ldr	r2, [r7, #28]
 800358e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003592:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8003594:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003596:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800359a:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 800359c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800359e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d103      	bne.n	80035ae <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 80035a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80035a8:	f043 0301 	orr.w	r3, r3, #1
 80035ac:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 80035ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80035b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80035b2:	4313      	orrs	r3, r2
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035be:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80035c0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80035c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035c6:	fb02 f303 	mul.w	r3, r2, r3
 80035ca:	4a1e      	ldr	r2, [pc, #120]	; (8003644 <I2C_Init+0x180>)
 80035cc:	fb82 1203 	smull	r1, r2, r2, r3
 80035d0:	1192      	asrs	r2, r2, #6
 80035d2:	17db      	asrs	r3, r3, #31
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	3301      	adds	r3, #1
 80035da:	b29a      	uxth	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80035e4:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	881b      	ldrh	r3, [r3, #0]
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	f043 0301 	orr.w	r3, r3, #1
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 80035fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80035fe:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8003602:	f023 0302 	bic.w	r3, r3, #2
 8003606:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	889a      	ldrh	r2, [r3, #4]
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	895b      	ldrh	r3, [r3, #10]
 8003610:	4313      	orrs	r3, r2
 8003612:	b29a      	uxth	r2, r3
 8003614:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003616:	4313      	orrs	r3, r2
 8003618:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800361e:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	899a      	ldrh	r2, [r3, #12]
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	891b      	ldrh	r3, [r3, #8]
 8003628:	4313      	orrs	r3, r2
 800362a:	b29a      	uxth	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	811a      	strh	r2, [r3, #8]
}
 8003630:	bf00      	nop
 8003632:	3728      	adds	r7, #40	; 0x28
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	007a1200 	.word	0x007a1200
 800363c:	431bde83 	.word	0x431bde83
 8003640:	000186a0 	.word	0x000186a0
 8003644:	10624dd3 	.word	0x10624dd3

08003648 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	460b      	mov	r3, r1
 8003652:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003654:	78fb      	ldrb	r3, [r7, #3]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d008      	beq.n	800366c <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	881b      	ldrh	r3, [r3, #0]
 800365e:	b29b      	uxth	r3, r3
 8003660:	f043 0301 	orr.w	r3, r3, #1
 8003664:	b29a      	uxth	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
  }
}
 800366a:	e007      	b.n	800367c <I2C_Cmd+0x34>
    I2Cx->CR1 &= CR1_PE_Reset;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	b29b      	uxth	r3, r3
 8003672:	f023 0301 	bic.w	r3, r3, #1
 8003676:	b29a      	uxth	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	801a      	strh	r2, [r3, #0]
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	bc80      	pop	{r7}
 8003684:	4770      	bx	lr

08003686 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
 800368e:	460b      	mov	r3, r1
 8003690:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003692:	78fb      	ldrb	r3, [r7, #3]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d008      	beq.n	80036aa <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	881b      	ldrh	r3, [r3, #0]
 800369c:	b29b      	uxth	r3, r3
 800369e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
  }
}
 80036a8:	e007      	b.n	80036ba <I2C_GenerateSTART+0x34>
    I2Cx->CR1 &= CR1_START_Reset;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	881b      	ldrh	r3, [r3, #0]
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	801a      	strh	r2, [r3, #0]
}
 80036ba:	bf00      	nop
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr

080036c4 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	460b      	mov	r3, r1
 80036ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80036d0:	78fb      	ldrb	r3, [r7, #3]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d008      	beq.n	80036e8 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	881b      	ldrh	r3, [r3, #0]
 80036da:	b29b      	uxth	r3, r3
 80036dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
  }
}
 80036e6:	e007      	b.n	80036f8 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 &= CR1_STOP_Reset;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	881b      	ldrh	r3, [r3, #0]
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	801a      	strh	r2, [r3, #0]
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bc80      	pop	{r7}
 8003700:	4770      	bx	lr

08003702 <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	460b      	mov	r3, r1
 800370c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800370e:	78fb      	ldrb	r3, [r7, #3]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d008      	beq.n	8003726 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	881b      	ldrh	r3, [r3, #0]
 8003718:	b29b      	uxth	r3, r3
 800371a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800371e:	b29a      	uxth	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
  }
}
 8003724:	e007      	b.n	8003736 <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 &= CR1_ACK_Reset;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	881b      	ldrh	r3, [r3, #0]
 800372a:	b29b      	uxth	r3, r3
 800372c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003730:	b29a      	uxth	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	801a      	strh	r2, [r3, #0]
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr

08003740 <I2C_SendData>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 800374c:	78fb      	ldrb	r3, [r7, #3]
 800374e:	b29a      	uxth	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	821a      	strh	r2, [r3, #16]
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	bc80      	pop	{r7}
 800375c:	4770      	bx	lr

0800375e <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 800375e:	b480      	push	{r7}
 8003760:	b083      	sub	sp, #12
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	8a1b      	ldrh	r3, [r3, #16]
 800376a:	b29b      	uxth	r3, r3
 800376c:	b2db      	uxtb	r3, r3
}
 800376e:	4618      	mov	r0, r3
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	bc80      	pop	{r7}
 8003776:	4770      	bx	lr

08003778 <I2C_Send7bitAddress>:
  *     @arg I2C_Direction_Transmitter: Transmitter mode
  *     @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	70fb      	strb	r3, [r7, #3]
 8003784:	4613      	mov	r3, r2
 8003786:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8003788:	78bb      	ldrb	r3, [r7, #2]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d004      	beq.n	8003798 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 800378e:	78fb      	ldrb	r3, [r7, #3]
 8003790:	f043 0301 	orr.w	r3, r3, #1
 8003794:	70fb      	strb	r3, [r7, #3]
 8003796:	e003      	b.n	80037a0 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8003798:	78fb      	ldrb	r3, [r7, #3]
 800379a:	f023 0301 	bic.w	r3, r3, #1
 800379e:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 80037a0:	78fb      	ldrb	r3, [r7, #3]
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	821a      	strh	r2, [r3, #16]
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bc80      	pop	{r7}
 80037b0:	4770      	bx	lr

080037b2 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  * - SUCCESS: Last event is equal to the I2C_EVENT
  * - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 80037b2:	b480      	push	{r7}
 80037b4:	b087      	sub	sp, #28
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
 80037ba:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 80037bc:	2300      	movs	r3, #0
 80037be:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 80037c0:	2300      	movs	r3, #0
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	2300      	movs	r3, #0
 80037c6:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 80037c8:	2300      	movs	r3, #0
 80037ca:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	8a9b      	ldrh	r3, [r3, #20]
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	8b1b      	ldrh	r3, [r3, #24]
 80037d8:	b29b      	uxth	r3, r3
 80037da:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	041b      	lsls	r3, r3, #16
 80037e0:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80037ec:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	401a      	ands	r2, r3
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d102      	bne.n	8003800 <I2C_CheckEvent+0x4e>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 80037fa:	2301      	movs	r3, #1
 80037fc:	75fb      	strb	r3, [r7, #23]
 80037fe:	e001      	b.n	8003804 <I2C_CheckEvent+0x52>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 8003800:	2300      	movs	r3, #0
 8003802:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 8003804:	7dfb      	ldrb	r3, [r7, #23]
}
 8003806:	4618      	mov	r0, r3
 8003808:	371c      	adds	r7, #28
 800380a:	46bd      	mov	sp, r7
 800380c:	bc80      	pop	{r7}
 800380e:	4770      	bx	lr

08003810 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8003810:	b480      	push	{r7}
 8003812:	b089      	sub	sp, #36	; 0x24
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8003818:	2300      	movs	r3, #0
 800381a:	61fb      	str	r3, [r7, #28]
 800381c:	2300      	movs	r3, #0
 800381e:	61bb      	str	r3, [r7, #24]
 8003820:	2300      	movs	r3, #0
 8003822:	617b      	str	r3, [r7, #20]
 8003824:	2300      	movs	r3, #0
 8003826:	613b      	str	r3, [r7, #16]
#ifdef  STM32F10X_CL
  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
#endif /* STM32F10X_CL */

#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
 8003828:	2300      	movs	r3, #0
 800382a:	60fb      	str	r3, [r7, #12]
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800382c:	4b4a      	ldr	r3, [pc, #296]	; (8003958 <RCC_GetClocksFreq+0x148>)
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f003 030c 	and.w	r3, r3, #12
 8003834:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	2b04      	cmp	r3, #4
 800383a:	d007      	beq.n	800384c <RCC_GetClocksFreq+0x3c>
 800383c:	2b08      	cmp	r3, #8
 800383e:	d009      	beq.n	8003854 <RCC_GetClocksFreq+0x44>
 8003840:	2b00      	cmp	r3, #0
 8003842:	d12f      	bne.n	80038a4 <RCC_GetClocksFreq+0x94>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a45      	ldr	r2, [pc, #276]	; (800395c <RCC_GetClocksFreq+0x14c>)
 8003848:	601a      	str	r2, [r3, #0]
      break;
 800384a:	e02f      	b.n	80038ac <RCC_GetClocksFreq+0x9c>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a43      	ldr	r2, [pc, #268]	; (800395c <RCC_GetClocksFreq+0x14c>)
 8003850:	601a      	str	r2, [r3, #0]
      break;
 8003852:	e02b      	b.n	80038ac <RCC_GetClocksFreq+0x9c>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8003854:	4b40      	ldr	r3, [pc, #256]	; (8003958 <RCC_GetClocksFreq+0x148>)
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800385c:	61bb      	str	r3, [r7, #24]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800385e:	4b3e      	ldr	r3, [pc, #248]	; (8003958 <RCC_GetClocksFreq+0x148>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003866:	617b      	str	r3, [r7, #20]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	0c9b      	lsrs	r3, r3, #18
 800386c:	3302      	adds	r3, #2
 800386e:	61bb      	str	r3, [r7, #24]
      
      if (pllsource == 0x00)
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d106      	bne.n	8003884 <RCC_GetClocksFreq+0x74>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	4a39      	ldr	r2, [pc, #228]	; (8003960 <RCC_GetClocksFreq+0x150>)
 800387a:	fb02 f203 	mul.w	r2, r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8003882:	e013      	b.n	80038ac <RCC_GetClocksFreq+0x9c>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 8003884:	4b34      	ldr	r3, [pc, #208]	; (8003958 <RCC_GetClocksFreq+0x148>)
 8003886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003888:	f003 030f 	and.w	r3, r3, #15
 800388c:	3301      	adds	r3, #1
 800388e:	60fb      	str	r3, [r7, #12]
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 8003890:	4a32      	ldr	r2, [pc, #200]	; (800395c <RCC_GetClocksFreq+0x14c>)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	fbb2 f3f3 	udiv	r3, r2, r3
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	fb02 f203 	mul.w	r2, r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	601a      	str	r2, [r3, #0]
      break;
 80038a2:	e003      	b.n	80038ac <RCC_GetClocksFreq+0x9c>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a2d      	ldr	r2, [pc, #180]	; (800395c <RCC_GetClocksFreq+0x14c>)
 80038a8:	601a      	str	r2, [r3, #0]
      break;
 80038aa:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80038ac:	4b2a      	ldr	r3, [pc, #168]	; (8003958 <RCC_GetClocksFreq+0x148>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038b4:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	091b      	lsrs	r3, r3, #4
 80038ba:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80038bc:	4a29      	ldr	r2, [pc, #164]	; (8003964 <RCC_GetClocksFreq+0x154>)
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	4413      	add	r3, r2
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	613b      	str	r3, [r7, #16]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	40da      	lsrs	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80038d4:	4b20      	ldr	r3, [pc, #128]	; (8003958 <RCC_GetClocksFreq+0x148>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80038dc:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	0a1b      	lsrs	r3, r3, #8
 80038e2:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80038e4:	4a1f      	ldr	r2, [pc, #124]	; (8003964 <RCC_GetClocksFreq+0x154>)
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	4413      	add	r3, r2
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685a      	ldr	r2, [r3, #4]
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	40da      	lsrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80038fc:	4b16      	ldr	r3, [pc, #88]	; (8003958 <RCC_GetClocksFreq+0x148>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003904:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	0adb      	lsrs	r3, r3, #11
 800390a:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 800390c:	4a15      	ldr	r2, [pc, #84]	; (8003964 <RCC_GetClocksFreq+0x154>)
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	4413      	add	r3, r2
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	b2db      	uxtb	r3, r3
 8003916:	613b      	str	r3, [r7, #16]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685a      	ldr	r2, [r3, #4]
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	40da      	lsrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8003924:	4b0c      	ldr	r3, [pc, #48]	; (8003958 <RCC_GetClocksFreq+0x148>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800392c:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 14;
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	0b9b      	lsrs	r3, r3, #14
 8003932:	61fb      	str	r3, [r7, #28]
  presc = ADCPrescTable[tmp];
 8003934:	4a0c      	ldr	r2, [pc, #48]	; (8003968 <RCC_GetClocksFreq+0x158>)
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	4413      	add	r3, r2
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	b2db      	uxtb	r3, r3
 800393e:	613b      	str	r3, [r7, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	68da      	ldr	r2, [r3, #12]
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	fbb2 f2f3 	udiv	r2, r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	611a      	str	r2, [r3, #16]
}
 800394e:	bf00      	nop
 8003950:	3724      	adds	r7, #36	; 0x24
 8003952:	46bd      	mov	sp, r7
 8003954:	bc80      	pop	{r7}
 8003956:	4770      	bx	lr
 8003958:	40021000 	.word	0x40021000
 800395c:	007a1200 	.word	0x007a1200
 8003960:	003d0900 	.word	0x003d0900
 8003964:	20000008 	.word	0x20000008
 8003968:	20000018 	.word	0x20000018

0800396c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	460b      	mov	r3, r1
 8003976:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003978:	78fb      	ldrb	r3, [r7, #3]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d006      	beq.n	800398c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800397e:	4909      	ldr	r1, [pc, #36]	; (80039a4 <RCC_APB2PeriphClockCmd+0x38>)
 8003980:	4b08      	ldr	r3, [pc, #32]	; (80039a4 <RCC_APB2PeriphClockCmd+0x38>)
 8003982:	699a      	ldr	r2, [r3, #24]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4313      	orrs	r3, r2
 8003988:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800398a:	e006      	b.n	800399a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800398c:	4905      	ldr	r1, [pc, #20]	; (80039a4 <RCC_APB2PeriphClockCmd+0x38>)
 800398e:	4b05      	ldr	r3, [pc, #20]	; (80039a4 <RCC_APB2PeriphClockCmd+0x38>)
 8003990:	699a      	ldr	r2, [r3, #24]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	43db      	mvns	r3, r3
 8003996:	4013      	ands	r3, r2
 8003998:	618b      	str	r3, [r1, #24]
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	bc80      	pop	{r7}
 80039a2:	4770      	bx	lr
 80039a4:	40021000 	.word	0x40021000

080039a8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	460b      	mov	r3, r1
 80039b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80039b4:	78fb      	ldrb	r3, [r7, #3]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d006      	beq.n	80039c8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80039ba:	4909      	ldr	r1, [pc, #36]	; (80039e0 <RCC_APB1PeriphClockCmd+0x38>)
 80039bc:	4b08      	ldr	r3, [pc, #32]	; (80039e0 <RCC_APB1PeriphClockCmd+0x38>)
 80039be:	69da      	ldr	r2, [r3, #28]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80039c6:	e006      	b.n	80039d6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80039c8:	4905      	ldr	r1, [pc, #20]	; (80039e0 <RCC_APB1PeriphClockCmd+0x38>)
 80039ca:	4b05      	ldr	r3, [pc, #20]	; (80039e0 <RCC_APB1PeriphClockCmd+0x38>)
 80039cc:	69da      	ldr	r2, [r3, #28]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	43db      	mvns	r3, r3
 80039d2:	4013      	ands	r3, r2
 80039d4:	61cb      	str	r3, [r1, #28]
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	bc80      	pop	{r7}
 80039de:	4770      	bx	lr
 80039e0:	40021000 	.word	0x40021000

080039e4 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80039ee:	2300      	movs	r3, #0
 80039f0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a2e      	ldr	r2, [pc, #184]	; (8003ab4 <TIM_TimeBaseInit+0xd0>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d013      	beq.n	8003a28 <TIM_TimeBaseInit+0x44>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a2d      	ldr	r2, [pc, #180]	; (8003ab8 <TIM_TimeBaseInit+0xd4>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d00f      	beq.n	8003a28 <TIM_TimeBaseInit+0x44>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a0e:	d00b      	beq.n	8003a28 <TIM_TimeBaseInit+0x44>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a2a      	ldr	r2, [pc, #168]	; (8003abc <TIM_TimeBaseInit+0xd8>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d007      	beq.n	8003a28 <TIM_TimeBaseInit+0x44>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a29      	ldr	r2, [pc, #164]	; (8003ac0 <TIM_TimeBaseInit+0xdc>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d003      	beq.n	8003a28 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a28      	ldr	r2, [pc, #160]	; (8003ac4 <TIM_TimeBaseInit+0xe0>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d108      	bne.n	8003a3a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8003a28:	89fb      	ldrh	r3, [r7, #14]
 8003a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a2e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	885a      	ldrh	r2, [r3, #2]
 8003a34:	89fb      	ldrh	r3, [r7, #14]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a22      	ldr	r2, [pc, #136]	; (8003ac8 <TIM_TimeBaseInit+0xe4>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d00c      	beq.n	8003a5c <TIM_TimeBaseInit+0x78>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a21      	ldr	r2, [pc, #132]	; (8003acc <TIM_TimeBaseInit+0xe8>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d008      	beq.n	8003a5c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8003a4a:	89fb      	ldrh	r3, [r7, #14]
 8003a4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a50:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	88da      	ldrh	r2, [r3, #6]
 8003a56:	89fb      	ldrh	r3, [r7, #14]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	89fa      	ldrh	r2, [r7, #14]
 8003a60:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	889a      	ldrh	r2, [r3, #4]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	881a      	ldrh	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a0f      	ldr	r2, [pc, #60]	; (8003ab4 <TIM_TimeBaseInit+0xd0>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d00f      	beq.n	8003a9a <TIM_TimeBaseInit+0xb6>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a0e      	ldr	r2, [pc, #56]	; (8003ab8 <TIM_TimeBaseInit+0xd4>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d00b      	beq.n	8003a9a <TIM_TimeBaseInit+0xb6>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a12      	ldr	r2, [pc, #72]	; (8003ad0 <TIM_TimeBaseInit+0xec>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d007      	beq.n	8003a9a <TIM_TimeBaseInit+0xb6>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a11      	ldr	r2, [pc, #68]	; (8003ad4 <TIM_TimeBaseInit+0xf0>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d003      	beq.n	8003a9a <TIM_TimeBaseInit+0xb6>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a10      	ldr	r2, [pc, #64]	; (8003ad8 <TIM_TimeBaseInit+0xf4>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d104      	bne.n	8003aa4 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	7a1b      	ldrb	r3, [r3, #8]
 8003a9e:	b29a      	uxth	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	829a      	strh	r2, [r3, #20]
}
 8003aaa:	bf00      	nop
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bc80      	pop	{r7}
 8003ab2:	4770      	bx	lr
 8003ab4:	40012c00 	.word	0x40012c00
 8003ab8:	40013400 	.word	0x40013400
 8003abc:	40000400 	.word	0x40000400
 8003ac0:	40000800 	.word	0x40000800
 8003ac4:	40000c00 	.word	0x40000c00
 8003ac8:	40001000 	.word	0x40001000
 8003acc:	40001400 	.word	0x40001400
 8003ad0:	40014000 	.word	0x40014000
 8003ad4:	40014400 	.word	0x40014400
 8003ad8:	40014800 	.word	0x40014800

08003adc <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b085      	sub	sp, #20
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	817b      	strh	r3, [r7, #10]
 8003aea:	2300      	movs	r3, #0
 8003aec:	81fb      	strh	r3, [r7, #14]
 8003aee:	2300      	movs	r3, #0
 8003af0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	8c1b      	ldrh	r3, [r3, #32]
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	f023 0301 	bic.w	r3, r3, #1
 8003afc:	b29a      	uxth	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	8c1b      	ldrh	r3, [r3, #32]
 8003b06:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	889b      	ldrh	r3, [r3, #4]
 8003b0c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	8b1b      	ldrh	r3, [r3, #24]
 8003b12:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8003b14:	897b      	ldrh	r3, [r7, #10]
 8003b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b1a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8003b1c:	897b      	ldrh	r3, [r7, #10]
 8003b1e:	f023 0303 	bic.w	r3, r3, #3
 8003b22:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	881a      	ldrh	r2, [r3, #0]
 8003b28:	897b      	ldrh	r3, [r7, #10]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8003b2e:	89fb      	ldrh	r3, [r7, #14]
 8003b30:	f023 0302 	bic.w	r3, r3, #2
 8003b34:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	891a      	ldrh	r2, [r3, #8]
 8003b3a:	89fb      	ldrh	r3, [r7, #14]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	885a      	ldrh	r2, [r3, #2]
 8003b44:	89fb      	ldrh	r3, [r7, #14]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a24      	ldr	r2, [pc, #144]	; (8003be0 <TIM_OC1Init+0x104>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d00f      	beq.n	8003b72 <TIM_OC1Init+0x96>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a23      	ldr	r2, [pc, #140]	; (8003be4 <TIM_OC1Init+0x108>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d00b      	beq.n	8003b72 <TIM_OC1Init+0x96>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a22      	ldr	r2, [pc, #136]	; (8003be8 <TIM_OC1Init+0x10c>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d007      	beq.n	8003b72 <TIM_OC1Init+0x96>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a21      	ldr	r2, [pc, #132]	; (8003bec <TIM_OC1Init+0x110>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d003      	beq.n	8003b72 <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a20      	ldr	r2, [pc, #128]	; (8003bf0 <TIM_OC1Init+0x114>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d123      	bne.n	8003bba <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8003b72:	89fb      	ldrh	r3, [r7, #14]
 8003b74:	f023 0308 	bic.w	r3, r3, #8
 8003b78:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	895a      	ldrh	r2, [r3, #10]
 8003b7e:	89fb      	ldrh	r3, [r7, #14]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8003b84:	89fb      	ldrh	r3, [r7, #14]
 8003b86:	f023 0304 	bic.w	r3, r3, #4
 8003b8a:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	889a      	ldrh	r2, [r3, #4]
 8003b90:	89fb      	ldrh	r3, [r7, #14]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 8003b96:	89bb      	ldrh	r3, [r7, #12]
 8003b98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b9c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 8003b9e:	89bb      	ldrh	r3, [r7, #12]
 8003ba0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ba4:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	899a      	ldrh	r2, [r3, #12]
 8003baa:	89bb      	ldrh	r3, [r7, #12]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	89da      	ldrh	r2, [r3, #14]
 8003bb4:	89bb      	ldrh	r3, [r7, #12]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	89ba      	ldrh	r2, [r7, #12]
 8003bbe:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	897a      	ldrh	r2, [r7, #10]
 8003bc4:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	88da      	ldrh	r2, [r3, #6]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	89fa      	ldrh	r2, [r7, #14]
 8003bd2:	841a      	strh	r2, [r3, #32]
}
 8003bd4:	bf00      	nop
 8003bd6:	3714      	adds	r7, #20
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	40012c00 	.word	0x40012c00
 8003be4:	40013400 	.word	0x40013400
 8003be8:	40014000 	.word	0x40014000
 8003bec:	40014400 	.word	0x40014400
 8003bf0:	40014800 	.word	0x40014800

08003bf4 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	817b      	strh	r3, [r7, #10]
 8003c02:	2300      	movs	r3, #0
 8003c04:	81fb      	strh	r3, [r7, #14]
 8003c06:	2300      	movs	r3, #0
 8003c08:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	8c1b      	ldrh	r3, [r3, #32]
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	f023 0310 	bic.w	r3, r3, #16
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	8c1b      	ldrh	r3, [r3, #32]
 8003c1e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	889b      	ldrh	r3, [r3, #4]
 8003c24:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	8b1b      	ldrh	r3, [r3, #24]
 8003c2a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 8003c2c:	897b      	ldrh	r3, [r7, #10]
 8003c2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c32:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 8003c34:	897b      	ldrh	r3, [r7, #10]
 8003c36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c3a:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	881b      	ldrh	r3, [r3, #0]
 8003c40:	021b      	lsls	r3, r3, #8
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	897b      	ldrh	r3, [r7, #10]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8003c4a:	89fb      	ldrh	r3, [r7, #14]
 8003c4c:	f023 0320 	bic.w	r3, r3, #32
 8003c50:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	891b      	ldrh	r3, [r3, #8]
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	b29a      	uxth	r2, r3
 8003c5a:	89fb      	ldrh	r3, [r7, #14]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	885b      	ldrh	r3, [r3, #2]
 8003c64:	011b      	lsls	r3, r3, #4
 8003c66:	b29a      	uxth	r2, r3
 8003c68:	89fb      	ldrh	r3, [r7, #14]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a22      	ldr	r2, [pc, #136]	; (8003cfc <TIM_OC2Init+0x108>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d003      	beq.n	8003c7e <TIM_OC2Init+0x8a>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a21      	ldr	r2, [pc, #132]	; (8003d00 <TIM_OC2Init+0x10c>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d12b      	bne.n	8003cd6 <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 8003c7e:	89fb      	ldrh	r3, [r7, #14]
 8003c80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c84:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	895b      	ldrh	r3, [r3, #10]
 8003c8a:	011b      	lsls	r3, r3, #4
 8003c8c:	b29a      	uxth	r2, r3
 8003c8e:	89fb      	ldrh	r3, [r7, #14]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8003c94:	89fb      	ldrh	r3, [r7, #14]
 8003c96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c9a:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	889b      	ldrh	r3, [r3, #4]
 8003ca0:	011b      	lsls	r3, r3, #4
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	89fb      	ldrh	r3, [r7, #14]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 8003caa:	89bb      	ldrh	r3, [r7, #12]
 8003cac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cb0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 8003cb2:	89bb      	ldrh	r3, [r7, #12]
 8003cb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cb8:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	899b      	ldrh	r3, [r3, #12]
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	89bb      	ldrh	r3, [r7, #12]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	89db      	ldrh	r3, [r3, #14]
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	b29a      	uxth	r2, r3
 8003cd0:	89bb      	ldrh	r3, [r7, #12]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	89ba      	ldrh	r2, [r7, #12]
 8003cda:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	897a      	ldrh	r2, [r7, #10]
 8003ce0:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	88da      	ldrh	r2, [r3, #6]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	89fa      	ldrh	r2, [r7, #14]
 8003cee:	841a      	strh	r2, [r3, #32]
}
 8003cf0:	bf00      	nop
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bc80      	pop	{r7}
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	40012c00 	.word	0x40012c00
 8003d00:	40013400 	.word	0x40013400

08003d04 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	817b      	strh	r3, [r7, #10]
 8003d12:	2300      	movs	r3, #0
 8003d14:	81fb      	strh	r3, [r7, #14]
 8003d16:	2300      	movs	r3, #0
 8003d18:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	8c1b      	ldrh	r3, [r3, #32]
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	8c1b      	ldrh	r3, [r3, #32]
 8003d2e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	889b      	ldrh	r3, [r3, #4]
 8003d34:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	8b9b      	ldrh	r3, [r3, #28]
 8003d3a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 8003d3c:	897b      	ldrh	r3, [r7, #10]
 8003d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d42:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 8003d44:	897b      	ldrh	r3, [r7, #10]
 8003d46:	f023 0303 	bic.w	r3, r3, #3
 8003d4a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	881a      	ldrh	r2, [r3, #0]
 8003d50:	897b      	ldrh	r3, [r7, #10]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8003d56:	89fb      	ldrh	r3, [r7, #14]
 8003d58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d5c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	891b      	ldrh	r3, [r3, #8]
 8003d62:	021b      	lsls	r3, r3, #8
 8003d64:	b29a      	uxth	r2, r3
 8003d66:	89fb      	ldrh	r3, [r7, #14]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	885b      	ldrh	r3, [r3, #2]
 8003d70:	021b      	lsls	r3, r3, #8
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	89fb      	ldrh	r3, [r7, #14]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a22      	ldr	r2, [pc, #136]	; (8003e08 <TIM_OC3Init+0x104>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d003      	beq.n	8003d8a <TIM_OC3Init+0x86>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a21      	ldr	r2, [pc, #132]	; (8003e0c <TIM_OC3Init+0x108>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d12b      	bne.n	8003de2 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8003d8a:	89fb      	ldrh	r3, [r7, #14]
 8003d8c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d90:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	895b      	ldrh	r3, [r3, #10]
 8003d96:	021b      	lsls	r3, r3, #8
 8003d98:	b29a      	uxth	r2, r3
 8003d9a:	89fb      	ldrh	r3, [r7, #14]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 8003da0:	89fb      	ldrh	r3, [r7, #14]
 8003da2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003da6:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	889b      	ldrh	r3, [r3, #4]
 8003dac:	021b      	lsls	r3, r3, #8
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	89fb      	ldrh	r3, [r7, #14]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 8003db6:	89bb      	ldrh	r3, [r7, #12]
 8003db8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003dbc:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 8003dbe:	89bb      	ldrh	r3, [r7, #12]
 8003dc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003dc4:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	899b      	ldrh	r3, [r3, #12]
 8003dca:	011b      	lsls	r3, r3, #4
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	89bb      	ldrh	r3, [r7, #12]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	89db      	ldrh	r3, [r3, #14]
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	89bb      	ldrh	r3, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	89ba      	ldrh	r2, [r7, #12]
 8003de6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	897a      	ldrh	r2, [r7, #10]
 8003dec:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	88da      	ldrh	r2, [r3, #6]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	89fa      	ldrh	r2, [r7, #14]
 8003dfa:	841a      	strh	r2, [r3, #32]
}
 8003dfc:	bf00      	nop
 8003dfe:	3714      	adds	r7, #20
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	40012c00 	.word	0x40012c00
 8003e0c:	40013400 	.word	0x40013400

08003e10 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	81bb      	strh	r3, [r7, #12]
 8003e1e:	2300      	movs	r3, #0
 8003e20:	817b      	strh	r3, [r7, #10]
 8003e22:	2300      	movs	r3, #0
 8003e24:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	8c1b      	ldrh	r3, [r3, #32]
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	8c1b      	ldrh	r3, [r3, #32]
 8003e3a:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	889b      	ldrh	r3, [r3, #4]
 8003e40:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	8b9b      	ldrh	r3, [r3, #28]
 8003e46:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 8003e48:	89bb      	ldrh	r3, [r7, #12]
 8003e4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e4e:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 8003e50:	89bb      	ldrh	r3, [r7, #12]
 8003e52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e56:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	881b      	ldrh	r3, [r3, #0]
 8003e5c:	021b      	lsls	r3, r3, #8
 8003e5e:	b29a      	uxth	r2, r3
 8003e60:	89bb      	ldrh	r3, [r7, #12]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8003e66:	897b      	ldrh	r3, [r7, #10]
 8003e68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e6c:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	891b      	ldrh	r3, [r3, #8]
 8003e72:	031b      	lsls	r3, r3, #12
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	897b      	ldrh	r3, [r7, #10]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	885b      	ldrh	r3, [r3, #2]
 8003e80:	031b      	lsls	r3, r3, #12
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	897b      	ldrh	r3, [r7, #10]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a12      	ldr	r2, [pc, #72]	; (8003ed8 <TIM_OC4Init+0xc8>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d003      	beq.n	8003e9a <TIM_OC4Init+0x8a>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a11      	ldr	r2, [pc, #68]	; (8003edc <TIM_OC4Init+0xcc>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d10a      	bne.n	8003eb0 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 8003e9a:	89fb      	ldrh	r3, [r7, #14]
 8003e9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ea0:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	899b      	ldrh	r3, [r3, #12]
 8003ea6:	019b      	lsls	r3, r3, #6
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	89fb      	ldrh	r3, [r7, #14]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	89fa      	ldrh	r2, [r7, #14]
 8003eb4:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	89ba      	ldrh	r2, [r7, #12]
 8003eba:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	88da      	ldrh	r2, [r3, #6]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	897a      	ldrh	r2, [r7, #10]
 8003eca:	841a      	strh	r2, [r3, #32]
}
 8003ecc:	bf00      	nop
 8003ece:	3714      	adds	r7, #20
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bc80      	pop	{r7}
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	40012c00 	.word	0x40012c00
 8003edc:	40013400 	.word	0x40013400

08003ee0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	460b      	mov	r3, r1
 8003eea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003eec:	78fb      	ldrb	r3, [r7, #3]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d008      	beq.n	8003f04 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	881b      	ldrh	r3, [r3, #0]
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	f043 0301 	orr.w	r3, r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8003f02:	e007      	b.n	8003f14 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	881b      	ldrh	r3, [r3, #0]
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	f023 0301 	bic.w	r3, r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	801a      	strh	r2, [r3, #0]
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bc80      	pop	{r7}
 8003f1c:	4770      	bx	lr

08003f1e <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8003f1e:	b480      	push	{r7}
 8003f20:	b083      	sub	sp, #12
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
 8003f26:	460b      	mov	r3, r1
 8003f28:	807b      	strh	r3, [r7, #2]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003f2e:	787b      	ldrb	r3, [r7, #1]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d008      	beq.n	8003f46 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	899b      	ldrh	r3, [r3, #12]
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	887b      	ldrh	r3, [r7, #2]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8003f44:	e009      	b.n	8003f5a <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	899b      	ldrh	r3, [r3, #12]
 8003f4a:	b29a      	uxth	r2, r3
 8003f4c:	887b      	ldrh	r3, [r7, #2]
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	4013      	ands	r3, r2
 8003f54:	b29a      	uxth	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	819a      	strh	r2, [r3, #12]
}
 8003f5a:	bf00      	nop
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bc80      	pop	{r7}
 8003f62:	4770      	bx	lr

08003f64 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003f70:	78fb      	ldrb	r3, [r7, #3]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d008      	beq.n	8003f88 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	881b      	ldrh	r3, [r3, #0]
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 8003f86:	e007      	b.n	8003f98 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	881b      	ldrh	r3, [r3, #0]
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	801a      	strh	r2, [r3, #0]
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bc80      	pop	{r7}
 8003fa0:	4770      	bx	lr

08003fa2 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	b085      	sub	sp, #20
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
 8003faa:	460b      	mov	r3, r1
 8003fac:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	8b1b      	ldrh	r3, [r3, #24]
 8003fb6:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8003fb8:	89fb      	ldrh	r3, [r7, #14]
 8003fba:	f023 0308 	bic.w	r3, r3, #8
 8003fbe:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003fc0:	89fa      	ldrh	r2, [r7, #14]
 8003fc2:	887b      	ldrh	r3, [r7, #2]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	89fa      	ldrh	r2, [r7, #14]
 8003fcc:	831a      	strh	r2, [r3, #24]
}
 8003fce:	bf00      	nop
 8003fd0:	3714      	adds	r7, #20
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bc80      	pop	{r7}
 8003fd6:	4770      	bx	lr

08003fd8 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	8b1b      	ldrh	r3, [r3, #24]
 8003fec:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 8003fee:	89fb      	ldrh	r3, [r7, #14]
 8003ff0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ff4:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8003ff6:	887b      	ldrh	r3, [r7, #2]
 8003ff8:	021b      	lsls	r3, r3, #8
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	89fb      	ldrh	r3, [r7, #14]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	89fa      	ldrh	r2, [r7, #14]
 8004006:	831a      	strh	r2, [r3, #24]
}
 8004008:	bf00      	nop
 800400a:	3714      	adds	r7, #20
 800400c:	46bd      	mov	sp, r7
 800400e:	bc80      	pop	{r7}
 8004010:	4770      	bx	lr

08004012 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8004012:	b480      	push	{r7}
 8004014:	b085      	sub	sp, #20
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
 800401a:	460b      	mov	r3, r1
 800401c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800401e:	2300      	movs	r3, #0
 8004020:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	8b9b      	ldrh	r3, [r3, #28]
 8004026:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8004028:	89fb      	ldrh	r3, [r7, #14]
 800402a:	f023 0308 	bic.w	r3, r3, #8
 800402e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8004030:	89fa      	ldrh	r2, [r7, #14]
 8004032:	887b      	ldrh	r3, [r7, #2]
 8004034:	4313      	orrs	r3, r2
 8004036:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	89fa      	ldrh	r2, [r7, #14]
 800403c:	839a      	strh	r2, [r3, #28]
}
 800403e:	bf00      	nop
 8004040:	3714      	adds	r7, #20
 8004042:	46bd      	mov	sp, r7
 8004044:	bc80      	pop	{r7}
 8004046:	4770      	bx	lr

08004048 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8004048:	b480      	push	{r7}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	460b      	mov	r3, r1
 8004052:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8004054:	2300      	movs	r3, #0
 8004056:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	8b9b      	ldrh	r3, [r3, #28]
 800405c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 800405e:	89fb      	ldrh	r3, [r7, #14]
 8004060:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004064:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8004066:	887b      	ldrh	r3, [r7, #2]
 8004068:	021b      	lsls	r3, r3, #8
 800406a:	b29a      	uxth	r2, r3
 800406c:	89fb      	ldrh	r3, [r7, #14]
 800406e:	4313      	orrs	r3, r2
 8004070:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	89fa      	ldrh	r2, [r7, #14]
 8004076:	839a      	strh	r2, [r3, #28]
}
 8004078:	bf00      	nop
 800407a:	3714      	adds	r7, #20
 800407c:	46bd      	mov	sp, r7
 800407e:	bc80      	pop	{r7}
 8004080:	4770      	bx	lr

08004082 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8004082:	b480      	push	{r7}
 8004084:	b085      	sub	sp, #20
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
 800408a:	460b      	mov	r3, r1
 800408c:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 800408e:	2300      	movs	r3, #0
 8004090:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8004092:	2300      	movs	r3, #0
 8004094:	81bb      	strh	r3, [r7, #12]
 8004096:	2300      	movs	r3, #0
 8004098:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	8a1b      	ldrh	r3, [r3, #16]
 800409e:	b29a      	uxth	r2, r3
 80040a0:	887b      	ldrh	r3, [r7, #2]
 80040a2:	4013      	ands	r3, r2
 80040a4:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	899b      	ldrh	r3, [r3, #12]
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	887b      	ldrh	r3, [r7, #2]
 80040ae:	4013      	ands	r3, r2
 80040b0:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80040b2:	89bb      	ldrh	r3, [r7, #12]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d005      	beq.n	80040c4 <TIM_GetITStatus+0x42>
 80040b8:	897b      	ldrh	r3, [r7, #10]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d002      	beq.n	80040c4 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80040be:	2301      	movs	r3, #1
 80040c0:	73fb      	strb	r3, [r7, #15]
 80040c2:	e001      	b.n	80040c8 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80040c4:	2300      	movs	r3, #0
 80040c6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3714      	adds	r7, #20
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bc80      	pop	{r7}
 80040d2:	4770      	bx	lr

080040d4 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	460b      	mov	r3, r1
 80040de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80040e0:	887b      	ldrh	r3, [r7, #2]
 80040e2:	43db      	mvns	r3, r3
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	821a      	strh	r2, [r3, #16]
}
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr

080040f4 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08c      	sub	sp, #48	; 0x30
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80040fe:	2300      	movs	r3, #0
 8004100:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004102:	2300      	movs	r3, #0
 8004104:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8004106:	2300      	movs	r3, #0
 8004108:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 800410a:	2300      	movs	r3, #0
 800410c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800410e:	2300      	movs	r3, #0
 8004110:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	8a1b      	ldrh	r3, [r3, #16]
 800411a:	b29b      	uxth	r3, r3
 800411c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800411e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004120:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8004124:	4013      	ands	r3, r2
 8004126:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	88db      	ldrh	r3, [r3, #6]
 800412c:	461a      	mov	r2, r3
 800412e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004130:	4313      	orrs	r3, r2
 8004132:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8004134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004136:	b29a      	uxth	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	899b      	ldrh	r3, [r3, #12]
 8004140:	b29b      	uxth	r3, r3
 8004142:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004144:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004146:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 800414a:	4013      	ands	r3, r2
 800414c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	889a      	ldrh	r2, [r3, #4]
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	891b      	ldrh	r3, [r3, #8]
 8004156:	4313      	orrs	r3, r2
 8004158:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800415e:	4313      	orrs	r3, r2
 8004160:	b29b      	uxth	r3, r3
 8004162:	461a      	mov	r2, r3
 8004164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004166:	4313      	orrs	r3, r2
 8004168:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800416a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800416c:	b29a      	uxth	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	8a9b      	ldrh	r3, [r3, #20]
 8004176:	b29b      	uxth	r3, r3
 8004178:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800417a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800417c:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8004180:	4013      	ands	r3, r2
 8004182:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	899b      	ldrh	r3, [r3, #12]
 8004188:	461a      	mov	r2, r3
 800418a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800418c:	4313      	orrs	r3, r2
 800418e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8004190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004192:	b29a      	uxth	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8004198:	f107 0308 	add.w	r3, r7, #8
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff fb37 	bl	8003810 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	4a2e      	ldr	r2, [pc, #184]	; (8004260 <USART_Init+0x16c>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d102      	bne.n	80041b0 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80041ae:	e001      	b.n	80041b4 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	899b      	ldrh	r3, [r3, #12]
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	b21b      	sxth	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	da0c      	bge.n	80041da <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80041c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041c2:	4613      	mov	r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	4413      	add	r3, r2
 80041c8:	009a      	lsls	r2, r3, #2
 80041ca:	441a      	add	r2, r3
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d6:	627b      	str	r3, [r7, #36]	; 0x24
 80041d8:	e00b      	b.n	80041f2 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80041da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041dc:	4613      	mov	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4413      	add	r3, r2
 80041e2:	009a      	lsls	r2, r3, #2
 80041e4:	441a      	add	r2, r3
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f0:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80041f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f4:	4a1b      	ldr	r2, [pc, #108]	; (8004264 <USART_Init+0x170>)
 80041f6:	fba2 2303 	umull	r2, r3, r2, r3
 80041fa:	095b      	lsrs	r3, r3, #5
 80041fc:	011b      	lsls	r3, r3, #4
 80041fe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8004200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004202:	091b      	lsrs	r3, r3, #4
 8004204:	2264      	movs	r2, #100	; 0x64
 8004206:	fb02 f303 	mul.w	r3, r2, r3
 800420a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	899b      	ldrh	r3, [r3, #12]
 8004214:	b29b      	uxth	r3, r3
 8004216:	b21b      	sxth	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	da0c      	bge.n	8004236 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800421c:	6a3b      	ldr	r3, [r7, #32]
 800421e:	00db      	lsls	r3, r3, #3
 8004220:	3332      	adds	r3, #50	; 0x32
 8004222:	4a10      	ldr	r2, [pc, #64]	; (8004264 <USART_Init+0x170>)
 8004224:	fba2 2303 	umull	r2, r3, r2, r3
 8004228:	095b      	lsrs	r3, r3, #5
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004230:	4313      	orrs	r3, r2
 8004232:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004234:	e00b      	b.n	800424e <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8004236:	6a3b      	ldr	r3, [r7, #32]
 8004238:	011b      	lsls	r3, r3, #4
 800423a:	3332      	adds	r3, #50	; 0x32
 800423c:	4a09      	ldr	r2, [pc, #36]	; (8004264 <USART_Init+0x170>)
 800423e:	fba2 2303 	umull	r2, r3, r2, r3
 8004242:	095b      	lsrs	r3, r3, #5
 8004244:	f003 030f 	and.w	r3, r3, #15
 8004248:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800424a:	4313      	orrs	r3, r2
 800424c:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800424e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004250:	b29a      	uxth	r2, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	811a      	strh	r2, [r3, #8]
}
 8004256:	bf00      	nop
 8004258:	3730      	adds	r7, #48	; 0x30
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	40013800 	.word	0x40013800
 8004264:	51eb851f 	.word	0x51eb851f

08004268 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	460b      	mov	r3, r1
 8004272:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004274:	78fb      	ldrb	r3, [r7, #3]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d008      	beq.n	800428c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	899b      	ldrh	r3, [r3, #12]
 800427e:	b29b      	uxth	r3, r3
 8004280:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004284:	b29a      	uxth	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 800428a:	e007      	b.n	800429c <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	899b      	ldrh	r3, [r3, #12]
 8004290:	b29b      	uxth	r3, r3
 8004292:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004296:	b29a      	uxth	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	819a      	strh	r2, [r3, #12]
}
 800429c:	bf00      	nop
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bc80      	pop	{r7}
 80042a4:	4770      	bx	lr

080042a6 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
 80042ae:	460b      	mov	r3, r1
 80042b0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80042b2:	887b      	ldrh	r3, [r7, #2]
 80042b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	809a      	strh	r2, [r3, #4]
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bc80      	pop	{r7}
 80042c6:	4770      	bx	lr

080042c8 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	460b      	mov	r3, r1
 80042d2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80042d4:	2300      	movs	r3, #0
 80042d6:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	881b      	ldrh	r3, [r3, #0]
 80042dc:	b29a      	uxth	r2, r3
 80042de:	887b      	ldrh	r3, [r7, #2]
 80042e0:	4013      	ands	r3, r2
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d002      	beq.n	80042ee <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80042e8:	2301      	movs	r3, #1
 80042ea:	73fb      	strb	r3, [r7, #15]
 80042ec:	e001      	b.n	80042f2 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80042ee:	2300      	movs	r3, #0
 80042f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3714      	adds	r7, #20
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bc80      	pop	{r7}
 80042fc:	4770      	bx	lr
	...

08004300 <debug_led_init>:
 * initilizes the debug led gpio.
 *
 * @return none.
 **************************************************************************/
void debug_led_init(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable GPIO clock
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004306:	2101      	movs	r1, #1
 8004308:	2001      	movs	r0, #1
 800430a:	f7ff fb2f 	bl	800396c <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800430e:	2101      	movs	r1, #1
 8004310:	2010      	movs	r0, #16
 8004312:	f7ff fb2b 	bl	800396c <RCC_APB2PeriphClockCmd>

	// Configure pin as output push-pull (LED)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8004316:	f44f 7380 	mov.w	r3, #256	; 0x100
 800431a:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800431c:	2310      	movs	r3, #16
 800431e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004320:	2303      	movs	r3, #3
 8004322:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004324:	1d3b      	adds	r3, r7, #4
 8004326:	4619      	mov	r1, r3
 8004328:	4803      	ldr	r0, [pc, #12]	; (8004338 <debug_led_init+0x38>)
 800432a:	f7ff f80f 	bl	800334c <GPIO_Init>
}
 800432e:	bf00      	nop
 8004330:	3708      	adds	r7, #8
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40011000 	.word	0x40011000

0800433c <mpu6050_init>:
 * 0x10: 1000 degrees/second, error: 26
 * 0x18: 2000 degrees/second, error: 13
 *
 **************************************************************************/
int8_t mpu6050_init(uint8_t gyroFullScaleRange, uint8_t accelFullScaleRange)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	4603      	mov	r3, r0
 8004344:	460a      	mov	r2, r1
 8004346:	71fb      	strb	r3, [r7, #7]
 8004348:	4613      	mov	r3, r2
 800434a:	71bb      	strb	r3, [r7, #6]
	int8_t returnCode=0;
 800434c:	2300      	movs	r3, #0
 800434e:	73fb      	strb	r3, [r7, #15]

	/* turn off sleep mode */
	returnCode = i2c_slave_mem_write(MPU6050_ID, 0x6B, 0);
 8004350:	2200      	movs	r2, #0
 8004352:	216b      	movs	r1, #107	; 0x6b
 8004354:	2068      	movs	r0, #104	; 0x68
 8004356:	f000 fa6d 	bl	8004834 <i2c_slave_mem_write>
 800435a:	4603      	mov	r3, r0
 800435c:	73fb      	strb	r3, [r7, #15]
	if(returnCode == -1)
 800435e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004366:	d102      	bne.n	800436e <mpu6050_init+0x32>
		return -1;
 8004368:	f04f 33ff 	mov.w	r3, #4294967295
 800436c:	e020      	b.n	80043b0 <mpu6050_init+0x74>

	returnCode = i2c_slave_mem_write(MPU6050_ID, 0x1B, gyroFullScaleRange);
 800436e:	79fb      	ldrb	r3, [r7, #7]
 8004370:	461a      	mov	r2, r3
 8004372:	211b      	movs	r1, #27
 8004374:	2068      	movs	r0, #104	; 0x68
 8004376:	f000 fa5d 	bl	8004834 <i2c_slave_mem_write>
 800437a:	4603      	mov	r3, r0
 800437c:	73fb      	strb	r3, [r7, #15]
	if(returnCode == -1)
 800437e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004386:	d102      	bne.n	800438e <mpu6050_init+0x52>
		return -1;
 8004388:	f04f 33ff 	mov.w	r3, #4294967295
 800438c:	e010      	b.n	80043b0 <mpu6050_init+0x74>

	returnCode = i2c_slave_mem_write(MPU6050_ID, 0x1C, accelFullScaleRange);
 800438e:	79bb      	ldrb	r3, [r7, #6]
 8004390:	461a      	mov	r2, r3
 8004392:	211c      	movs	r1, #28
 8004394:	2068      	movs	r0, #104	; 0x68
 8004396:	f000 fa4d 	bl	8004834 <i2c_slave_mem_write>
 800439a:	4603      	mov	r3, r0
 800439c:	73fb      	strb	r3, [r7, #15]
	if(returnCode == -1)
 800439e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a6:	d102      	bne.n	80043ae <mpu6050_init+0x72>
		return -1;
 80043a8:	f04f 33ff 	mov.w	r3, #4294967295
 80043ac:	e000      	b.n	80043b0 <mpu6050_init+0x74>

	return 0;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3710      	adds	r7, #16
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <mpu6050_aux_i2c_bus_host_access>:
 * MPU6050_HOST_AUX_BUS_CONNECT or MPU6050_HOST_AUX_BUS_DISCONNECT
 * @retval 0 on success, -1 on timeout.
 *
 **************************************************************************/
int8_t mpu6050_aux_i2c_bus_host_access(uint8_t aux_i2c_bus_status)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	4603      	mov	r3, r0
 80043c0:	71fb      	strb	r3, [r7, #7]
	int8_t returnCode=0;
 80043c2:	2300      	movs	r3, #0
 80043c4:	73fb      	strb	r3, [r7, #15]

	if(aux_i2c_bus_status == 1)
 80043c6:	79fb      	ldrb	r3, [r7, #7]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d11d      	bne.n	8004408 <mpu6050_aux_i2c_bus_host_access+0x50>
	{
		/*disable mpu6050 master*/
		returnCode = i2c_slave_mem_write(MPU6050_ID, 0x6A, 0x00);
 80043cc:	2200      	movs	r2, #0
 80043ce:	216a      	movs	r1, #106	; 0x6a
 80043d0:	2068      	movs	r0, #104	; 0x68
 80043d2:	f000 fa2f 	bl	8004834 <i2c_slave_mem_write>
 80043d6:	4603      	mov	r3, r0
 80043d8:	73fb      	strb	r3, [r7, #15]
		if(returnCode == -1)
 80043da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e2:	d102      	bne.n	80043ea <mpu6050_aux_i2c_bus_host_access+0x32>
			return -1;
 80043e4:	f04f 33ff 	mov.w	r3, #4294967295
 80043e8:	e030      	b.n	800444c <mpu6050_aux_i2c_bus_host_access+0x94>

		/*enable auxiliary i2c bus access*/
		returnCode = i2c_slave_mem_write(MPU6050_ID, 0x37, 0x02);
 80043ea:	2202      	movs	r2, #2
 80043ec:	2137      	movs	r1, #55	; 0x37
 80043ee:	2068      	movs	r0, #104	; 0x68
 80043f0:	f000 fa20 	bl	8004834 <i2c_slave_mem_write>
 80043f4:	4603      	mov	r3, r0
 80043f6:	73fb      	strb	r3, [r7, #15]
		if(returnCode == -1)
 80043f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004400:	d123      	bne.n	800444a <mpu6050_aux_i2c_bus_host_access+0x92>
			return -1;
 8004402:	f04f 33ff 	mov.w	r3, #4294967295
 8004406:	e021      	b.n	800444c <mpu6050_aux_i2c_bus_host_access+0x94>
	}

	else if(aux_i2c_bus_status == 0)
 8004408:	79fb      	ldrb	r3, [r7, #7]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d11d      	bne.n	800444a <mpu6050_aux_i2c_bus_host_access+0x92>
	{
		/*disable mpu6050 master*/
		returnCode = i2c_slave_mem_write(MPU6050_ID, 0x6A, 0x20);
 800440e:	2220      	movs	r2, #32
 8004410:	216a      	movs	r1, #106	; 0x6a
 8004412:	2068      	movs	r0, #104	; 0x68
 8004414:	f000 fa0e 	bl	8004834 <i2c_slave_mem_write>
 8004418:	4603      	mov	r3, r0
 800441a:	73fb      	strb	r3, [r7, #15]
		if(returnCode == -1)
 800441c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004424:	d102      	bne.n	800442c <mpu6050_aux_i2c_bus_host_access+0x74>
			return -1;
 8004426:	f04f 33ff 	mov.w	r3, #4294967295
 800442a:	e00f      	b.n	800444c <mpu6050_aux_i2c_bus_host_access+0x94>

		/*enable auxiliary i2c bus access*/
		returnCode = i2c_slave_mem_write(MPU6050_ID, 0x37, 0x00);
 800442c:	2200      	movs	r2, #0
 800442e:	2137      	movs	r1, #55	; 0x37
 8004430:	2068      	movs	r0, #104	; 0x68
 8004432:	f000 f9ff 	bl	8004834 <i2c_slave_mem_write>
 8004436:	4603      	mov	r3, r0
 8004438:	73fb      	strb	r3, [r7, #15]
		if(returnCode == -1)
 800443a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800443e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004442:	d102      	bne.n	800444a <mpu6050_aux_i2c_bus_host_access+0x92>
			return -1;
 8004444:	f04f 33ff 	mov.w	r3, #4294967295
 8004448:	e000      	b.n	800444c <mpu6050_aux_i2c_bus_host_access+0x94>
	}
	return 0;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3710      	adds	r7, #16
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <hmc5883l_init>:
/************************************************************************//*
 * initializes the HMC5883L magnetometer sensor
 * @retval 0 on success, -1 on timeout.
 **************************************************************************/
int8_t hmc5883l_init(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
	int8_t returnCode=0;
 800445a:	2300      	movs	r3, #0
 800445c:	71fb      	strb	r3, [r7, #7]

	returnCode = i2c_slave_mem_write(HMC5883L_ID, 0x00, 0x78);
 800445e:	2278      	movs	r2, #120	; 0x78
 8004460:	2100      	movs	r1, #0
 8004462:	201e      	movs	r0, #30
 8004464:	f000 f9e6 	bl	8004834 <i2c_slave_mem_write>
 8004468:	4603      	mov	r3, r0
 800446a:	71fb      	strb	r3, [r7, #7]
	if(returnCode == -1)
 800446c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004474:	d102      	bne.n	800447c <hmc5883l_init+0x28>
		return -1;
 8004476:	f04f 33ff 	mov.w	r3, #4294967295
 800447a:	e01e      	b.n	80044ba <hmc5883l_init+0x66>

	returnCode = i2c_slave_mem_write(HMC5883L_ID, 0x01, 0xA0);
 800447c:	22a0      	movs	r2, #160	; 0xa0
 800447e:	2101      	movs	r1, #1
 8004480:	201e      	movs	r0, #30
 8004482:	f000 f9d7 	bl	8004834 <i2c_slave_mem_write>
 8004486:	4603      	mov	r3, r0
 8004488:	71fb      	strb	r3, [r7, #7]
	if(returnCode == -1)
 800448a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800448e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004492:	d102      	bne.n	800449a <hmc5883l_init+0x46>
		return -1;
 8004494:	f04f 33ff 	mov.w	r3, #4294967295
 8004498:	e00f      	b.n	80044ba <hmc5883l_init+0x66>

	returnCode = i2c_slave_mem_write(HMC5883L_ID, 0x02, 0x00);
 800449a:	2200      	movs	r2, #0
 800449c:	2102      	movs	r1, #2
 800449e:	201e      	movs	r0, #30
 80044a0:	f000 f9c8 	bl	8004834 <i2c_slave_mem_write>
 80044a4:	4603      	mov	r3, r0
 80044a6:	71fb      	strb	r3, [r7, #7]
	if(returnCode == -1)
 80044a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b0:	d102      	bne.n	80044b8 <hmc5883l_init+0x64>
		return -1;
 80044b2:	f04f 33ff 	mov.w	r3, #4294967295
 80044b6:	e000      	b.n	80044ba <hmc5883l_init+0x66>

	return 0;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <magneto_measurement_read>:
 *
 * @param magnetoBuffer: buffer for the read data to be stored.
 * @retval 0 on success, -1 on timeout.
 **************************************************************************/
int8_t magneto_measurement_read(int16_t* magnetoBuffer)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b084      	sub	sp, #16
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
	uint8_t magnetoReadValues[6];
	int8_t errorValue;

	errorValue = i2c_slave_mem_read(HMC5883L_ID, 0x03, magnetoReadValues, 6);
 80044ca:	f107 0208 	add.w	r2, r7, #8
 80044ce:	2306      	movs	r3, #6
 80044d0:	2103      	movs	r1, #3
 80044d2:	201e      	movs	r0, #30
 80044d4:	f000 f8ea 	bl	80046ac <i2c_slave_mem_read>
 80044d8:	4603      	mov	r3, r0
 80044da:	73fb      	strb	r3, [r7, #15]

	if(errorValue == 0)
 80044dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d11e      	bne.n	8004522 <magneto_measurement_read+0x60>
	{
		/* in HMC5883L data registers are in the order X, Z, Y */
		magnetoBuffer[0] = (magnetoReadValues[0]<<8)|magnetoReadValues[1];//x_out
 80044e4:	7a3b      	ldrb	r3, [r7, #8]
 80044e6:	021b      	lsls	r3, r3, #8
 80044e8:	b21a      	sxth	r2, r3
 80044ea:	7a7b      	ldrb	r3, [r7, #9]
 80044ec:	b21b      	sxth	r3, r3
 80044ee:	4313      	orrs	r3, r2
 80044f0:	b21a      	sxth	r2, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	801a      	strh	r2, [r3, #0]
		magnetoBuffer[2] = (magnetoReadValues[2]<<8)|magnetoReadValues[3];//z_out
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	3304      	adds	r3, #4
 80044fa:	7aba      	ldrb	r2, [r7, #10]
 80044fc:	0212      	lsls	r2, r2, #8
 80044fe:	b211      	sxth	r1, r2
 8004500:	7afa      	ldrb	r2, [r7, #11]
 8004502:	b212      	sxth	r2, r2
 8004504:	430a      	orrs	r2, r1
 8004506:	b212      	sxth	r2, r2
 8004508:	801a      	strh	r2, [r3, #0]
		magnetoBuffer[1] = (magnetoReadValues[4]<<8)|magnetoReadValues[5];//y_out
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	3302      	adds	r3, #2
 800450e:	7b3a      	ldrb	r2, [r7, #12]
 8004510:	0212      	lsls	r2, r2, #8
 8004512:	b211      	sxth	r1, r2
 8004514:	7b7a      	ldrb	r2, [r7, #13]
 8004516:	b212      	sxth	r2, r2
 8004518:	430a      	orrs	r2, r1
 800451a:	b212      	sxth	r2, r2
 800451c:	801a      	strh	r2, [r3, #0]
		return 0;
 800451e:	2300      	movs	r3, #0
 8004520:	e001      	b.n	8004526 <magneto_measurement_read+0x64>
	}
	else
		return -1;
 8004522:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <magnetometer_read_min_and_max_values>:
 * each axis is to be stored.
 *
 * @retval 0 if success, -1 on failure.
 **************************************************************************/
int magnetometer_read_min_and_max_values(int16_t* magMax, int16_t* magMin)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b086      	sub	sp, #24
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	6039      	str	r1, [r7, #0]
	int16_t madData[3];
	uint32_t maxSampleCount=200;
 8004538:	23c8      	movs	r3, #200	; 0xc8
 800453a:	617b      	str	r3, [r7, #20]

	magMax[X_AXIS_INDEX]=0;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	801a      	strh	r2, [r3, #0]
	magMax[Y_AXIS_INDEX]=0;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	3302      	adds	r3, #2
 8004546:	2200      	movs	r2, #0
 8004548:	801a      	strh	r2, [r3, #0]
	magMax[Z_AXIS_INDEX]=0;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	3304      	adds	r3, #4
 800454e:	2200      	movs	r2, #0
 8004550:	801a      	strh	r2, [r3, #0]
	magMin[X_AXIS_INDEX]=0;
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2200      	movs	r2, #0
 8004556:	801a      	strh	r2, [r3, #0]
	magMin[Y_AXIS_INDEX]=0;
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	3302      	adds	r3, #2
 800455c:	2200      	movs	r2, #0
 800455e:	801a      	strh	r2, [r3, #0]
	magMin[Z_AXIS_INDEX]=0;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	3304      	adds	r3, #4
 8004564:	2200      	movs	r2, #0
 8004566:	801a      	strh	r2, [r3, #0]

	while(maxSampleCount>0)
 8004568:	e05a      	b.n	8004620 <magnetometer_read_min_and_max_values+0xf2>
	{
		if(magneto_measurement_read(madData)<0)
 800456a:	f107 030c 	add.w	r3, r7, #12
 800456e:	4618      	mov	r0, r3
 8004570:	f7ff ffa7 	bl	80044c2 <magneto_measurement_read>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	da02      	bge.n	8004580 <magnetometer_read_min_and_max_values+0x52>
			return -1;
 800457a:	f04f 33ff 	mov.w	r3, #4294967295
 800457e:	e053      	b.n	8004628 <magnetometer_read_min_and_max_values+0xfa>

		if(madData[X_AXIS_INDEX] > magMax[X_AXIS_INDEX])
 8004580:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f9b3 3000 	ldrsh.w	r3, [r3]
 800458a:	429a      	cmp	r2, r3
 800458c:	dd03      	ble.n	8004596 <magnetometer_read_min_and_max_values+0x68>
			magMax[X_AXIS_INDEX] = madData[X_AXIS_INDEX];
 800458e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	801a      	strh	r2, [r3, #0]

		if(madData[Y_AXIS_INDEX] > magMax[Y_AXIS_INDEX])
 8004596:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	3302      	adds	r3, #2
 800459e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	dd04      	ble.n	80045b0 <magnetometer_read_min_and_max_values+0x82>
			magMax[Y_AXIS_INDEX] = madData[Y_AXIS_INDEX];
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	3302      	adds	r3, #2
 80045aa:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80045ae:	801a      	strh	r2, [r3, #0]

		if(madData[Z_AXIS_INDEX] > magMax[Z_AXIS_INDEX])
 80045b0:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3304      	adds	r3, #4
 80045b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045bc:	429a      	cmp	r2, r3
 80045be:	dd04      	ble.n	80045ca <magnetometer_read_min_and_max_values+0x9c>
			magMax[Z_AXIS_INDEX] = madData[Z_AXIS_INDEX];
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3304      	adds	r3, #4
 80045c4:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80045c8:	801a      	strh	r2, [r3, #0]

		if(madData[X_AXIS_INDEX] < magMin[X_AXIS_INDEX])
 80045ca:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	da03      	bge.n	80045e0 <magnetometer_read_min_and_max_values+0xb2>
			magMin[X_AXIS_INDEX] = madData[X_AXIS_INDEX];
 80045d8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	801a      	strh	r2, [r3, #0]

		if(madData[Y_AXIS_INDEX] < magMin[Y_AXIS_INDEX])
 80045e0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	3302      	adds	r3, #2
 80045e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	da04      	bge.n	80045fa <magnetometer_read_min_and_max_values+0xcc>
			magMin[Y_AXIS_INDEX] = madData[Y_AXIS_INDEX];
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	3302      	adds	r3, #2
 80045f4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80045f8:	801a      	strh	r2, [r3, #0]

		if(madData[Z_AXIS_INDEX] < magMin[Z_AXIS_INDEX])
 80045fa:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	3304      	adds	r3, #4
 8004602:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004606:	429a      	cmp	r2, r3
 8004608:	da04      	bge.n	8004614 <magnetometer_read_min_and_max_values+0xe6>
			magMin[Z_AXIS_INDEX] = madData[Z_AXIS_INDEX];
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	3304      	adds	r3, #4
 800460e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004612:	801a      	strh	r2, [r3, #0]

		delay_ms(50);
 8004614:	2032      	movs	r0, #50	; 0x32
 8004616:	f002 f883 	bl	8006720 <delay_ms>
		maxSampleCount--;
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	3b01      	subs	r3, #1
 800461e:	617b      	str	r3, [r7, #20]
	while(maxSampleCount>0)
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1a1      	bne.n	800456a <magnetometer_read_min_and_max_values+0x3c>
	}
	return 0;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3718      	adds	r7, #24
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <I2C_LowLevel_Init>:
 * @param ClockSpeed Bus communication frequency in Hz
 * @param OwnAddress MCU I2C address
 * @return none.
 **************************************************************************/
void I2C_LowLevel_Init(uint32_t ClockSpeed, uint8_t OwnAddress)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b088      	sub	sp, #32
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	460b      	mov	r3, r1
 800463a:	70fb      	strb	r3, [r7, #3]
	I2C_InitTypeDef  I2C_InitStructure;
	GPIO_InitTypeDef  GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 800463c:	2101      	movs	r1, #1
 800463e:	2008      	movs	r0, #8
 8004640:	f7ff f994 	bl	800396c <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8004644:	2101      	movs	r1, #1
 8004646:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800464a:	f7ff f9ad 	bl	80039a8 <RCC_APB1PeriphClockCmd>


	/* Configure I2C_EE pins: SCL and SDA */
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
 800464e:	23c0      	movs	r3, #192	; 0xc0
 8004650:	81bb      	strh	r3, [r7, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004652:	2303      	movs	r3, #3
 8004654:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8004656:	231c      	movs	r3, #28
 8004658:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800465a:	f107 030c 	add.w	r3, r7, #12
 800465e:	4619      	mov	r1, r3
 8004660:	4810      	ldr	r0, [pc, #64]	; (80046a4 <I2C_LowLevel_Init+0x74>)
 8004662:	f7fe fe73 	bl	800334c <GPIO_Init>

	/* I2C configuration */
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8004666:	2300      	movs	r3, #0
 8004668:	82bb      	strh	r3, [r7, #20]
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 800466a:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 800466e:	82fb      	strh	r3, [r7, #22]
	I2C_InitStructure.I2C_OwnAddress1 = OwnAddress;
 8004670:	78fb      	ldrb	r3, [r7, #3]
 8004672:	b29b      	uxth	r3, r3
 8004674:	833b      	strh	r3, [r7, #24]
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 8004676:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800467a:	837b      	strh	r3, [r7, #26]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800467c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004680:	83bb      	strh	r3, [r7, #28]
	I2C_InitStructure.I2C_ClockSpeed = ClockSpeed;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	613b      	str	r3, [r7, #16]

	/* I2C Peripheral Enable */
	I2C_Cmd(I2C1, ENABLE);
 8004686:	2101      	movs	r1, #1
 8004688:	4807      	ldr	r0, [pc, #28]	; (80046a8 <I2C_LowLevel_Init+0x78>)
 800468a:	f7fe ffdd 	bl	8003648 <I2C_Cmd>
	/* Apply I2C configuration after enabling it */
	I2C_Init(I2C1, &I2C_InitStructure);
 800468e:	f107 0310 	add.w	r3, r7, #16
 8004692:	4619      	mov	r1, r3
 8004694:	4804      	ldr	r0, [pc, #16]	; (80046a8 <I2C_LowLevel_Init+0x78>)
 8004696:	f7fe ff15 	bl	80034c4 <I2C_Init>
}
 800469a:	bf00      	nop
 800469c:	3720      	adds	r7, #32
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	40010c00 	.word	0x40010c00
 80046a8:	40005400 	.word	0x40005400

080046ac <i2c_slave_mem_read>:
 * @param writeBuffer pointer to the buffer to hold the read data.
 * @param bytesNum number of bytes to read from slave.
 * @return 0 on success, -1 on timeout.
 **************************************************************************/
int8_t i2c_slave_mem_read(uint8_t slaveAddr, uint8_t registerAddr, uint8_t* writeBuffer, uint8_t bytesNum)
{
 80046ac:	b590      	push	{r4, r7, lr}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	603a      	str	r2, [r7, #0]
 80046b4:	461a      	mov	r2, r3
 80046b6:	4603      	mov	r3, r0
 80046b8:	71fb      	strb	r3, [r7, #7]
 80046ba:	460b      	mov	r3, r1
 80046bc:	71bb      	strb	r3, [r7, #6]
 80046be:	4613      	mov	r3, r2
 80046c0:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	i = bytesNum;
 80046c2:	797b      	ldrb	r3, [r7, #5]
 80046c4:	73fb      	strb	r3, [r7, #15]
	timeout_alarm_set(5*bytesNum);
 80046c6:	797a      	ldrb	r2, [r7, #5]
 80046c8:	4613      	mov	r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	4618      	mov	r0, r3
 80046d0:	f002 f83c 	bl	800674c <timeout_alarm_set>

	I2C_AcknowledgeConfig(I2C1,ENABLE);
 80046d4:	2101      	movs	r1, #1
 80046d6:	4851      	ldr	r0, [pc, #324]	; (800481c <i2c_slave_mem_read+0x170>)
 80046d8:	f7ff f813 	bl	8003702 <I2C_AcknowledgeConfig>

	I2C_GenerateSTART(I2C1,ENABLE);
 80046dc:	2101      	movs	r1, #1
 80046de:	484f      	ldr	r0, [pc, #316]	; (800481c <i2c_slave_mem_read+0x170>)
 80046e0:	f7fe ffd1 	bl	8003686 <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 80046e4:	e007      	b.n	80046f6 <i2c_slave_mem_read+0x4a>
	{
		if(timeout_alarm_status_check() == 1)
 80046e6:	f002 f84f 	bl	8006788 <timeout_alarm_status_check>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d102      	bne.n	80046f6 <i2c_slave_mem_read+0x4a>
			return -1;
 80046f0:	f04f 33ff 	mov.w	r3, #4294967295
 80046f4:	e08e      	b.n	8004814 <i2c_slave_mem_read+0x168>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 80046f6:	494a      	ldr	r1, [pc, #296]	; (8004820 <i2c_slave_mem_read+0x174>)
 80046f8:	4848      	ldr	r0, [pc, #288]	; (800481c <i2c_slave_mem_read+0x170>)
 80046fa:	f7ff f85a 	bl	80037b2 <I2C_CheckEvent>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d0f0      	beq.n	80046e6 <i2c_slave_mem_read+0x3a>
	}

	I2C_Send7bitAddress(I2C1, (slaveAddr<<1), I2C_Direction_Transmitter);
 8004704:	79fb      	ldrb	r3, [r7, #7]
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2200      	movs	r2, #0
 800470c:	4619      	mov	r1, r3
 800470e:	4843      	ldr	r0, [pc, #268]	; (800481c <i2c_slave_mem_read+0x170>)
 8004710:	f7ff f832 	bl	8003778 <I2C_Send7bitAddress>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8004714:	e007      	b.n	8004726 <i2c_slave_mem_read+0x7a>
	{
		if(timeout_alarm_status_check() == 1)
 8004716:	f002 f837 	bl	8006788 <timeout_alarm_status_check>
 800471a:	4603      	mov	r3, r0
 800471c:	2b01      	cmp	r3, #1
 800471e:	d102      	bne.n	8004726 <i2c_slave_mem_read+0x7a>
			return -1;
 8004720:	f04f 33ff 	mov.w	r3, #4294967295
 8004724:	e076      	b.n	8004814 <i2c_slave_mem_read+0x168>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8004726:	493f      	ldr	r1, [pc, #252]	; (8004824 <i2c_slave_mem_read+0x178>)
 8004728:	483c      	ldr	r0, [pc, #240]	; (800481c <i2c_slave_mem_read+0x170>)
 800472a:	f7ff f842 	bl	80037b2 <I2C_CheckEvent>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0f0      	beq.n	8004716 <i2c_slave_mem_read+0x6a>
	}

	I2C_SendData(I2C1, registerAddr);
 8004734:	79bb      	ldrb	r3, [r7, #6]
 8004736:	4619      	mov	r1, r3
 8004738:	4838      	ldr	r0, [pc, #224]	; (800481c <i2c_slave_mem_read+0x170>)
 800473a:	f7ff f801 	bl	8003740 <I2C_SendData>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 800473e:	e007      	b.n	8004750 <i2c_slave_mem_read+0xa4>
	{
		if(timeout_alarm_status_check() == 1)
 8004740:	f002 f822 	bl	8006788 <timeout_alarm_status_check>
 8004744:	4603      	mov	r3, r0
 8004746:	2b01      	cmp	r3, #1
 8004748:	d102      	bne.n	8004750 <i2c_slave_mem_read+0xa4>
			return -1;
 800474a:	f04f 33ff 	mov.w	r3, #4294967295
 800474e:	e061      	b.n	8004814 <i2c_slave_mem_read+0x168>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 8004750:	4935      	ldr	r1, [pc, #212]	; (8004828 <i2c_slave_mem_read+0x17c>)
 8004752:	4832      	ldr	r0, [pc, #200]	; (800481c <i2c_slave_mem_read+0x170>)
 8004754:	f7ff f82d 	bl	80037b2 <I2C_CheckEvent>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d0f0      	beq.n	8004740 <i2c_slave_mem_read+0x94>
	}

	I2C_GenerateSTART(I2C1,ENABLE);
 800475e:	2101      	movs	r1, #1
 8004760:	482e      	ldr	r0, [pc, #184]	; (800481c <i2c_slave_mem_read+0x170>)
 8004762:	f7fe ff90 	bl	8003686 <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 8004766:	e007      	b.n	8004778 <i2c_slave_mem_read+0xcc>
	{
		if(timeout_alarm_status_check() == 1)
 8004768:	f002 f80e 	bl	8006788 <timeout_alarm_status_check>
 800476c:	4603      	mov	r3, r0
 800476e:	2b01      	cmp	r3, #1
 8004770:	d102      	bne.n	8004778 <i2c_slave_mem_read+0xcc>
			return -1;
 8004772:	f04f 33ff 	mov.w	r3, #4294967295
 8004776:	e04d      	b.n	8004814 <i2c_slave_mem_read+0x168>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 8004778:	4929      	ldr	r1, [pc, #164]	; (8004820 <i2c_slave_mem_read+0x174>)
 800477a:	4828      	ldr	r0, [pc, #160]	; (800481c <i2c_slave_mem_read+0x170>)
 800477c:	f7ff f819 	bl	80037b2 <I2C_CheckEvent>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	d0f0      	beq.n	8004768 <i2c_slave_mem_read+0xbc>
	}

	I2C_Send7bitAddress(I2C1, slaveAddr<<1, I2C_Direction_Receiver);
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	005b      	lsls	r3, r3, #1
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2201      	movs	r2, #1
 800478e:	4619      	mov	r1, r3
 8004790:	4822      	ldr	r0, [pc, #136]	; (800481c <i2c_slave_mem_read+0x170>)
 8004792:	f7fe fff1 	bl	8003778 <I2C_Send7bitAddress>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED))
 8004796:	e007      	b.n	80047a8 <i2c_slave_mem_read+0xfc>
	{
		if(timeout_alarm_status_check() == 1)
 8004798:	f001 fff6 	bl	8006788 <timeout_alarm_status_check>
 800479c:	4603      	mov	r3, r0
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d102      	bne.n	80047a8 <i2c_slave_mem_read+0xfc>
			return -1;
 80047a2:	f04f 33ff 	mov.w	r3, #4294967295
 80047a6:	e035      	b.n	8004814 <i2c_slave_mem_read+0x168>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED))
 80047a8:	4920      	ldr	r1, [pc, #128]	; (800482c <i2c_slave_mem_read+0x180>)
 80047aa:	481c      	ldr	r0, [pc, #112]	; (800481c <i2c_slave_mem_read+0x170>)
 80047ac:	f7ff f801 	bl	80037b2 <I2C_CheckEvent>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d0f0      	beq.n	8004798 <i2c_slave_mem_read+0xec>
	}

	while(i>0)
 80047b6:	e023      	b.n	8004800 <i2c_slave_mem_read+0x154>
	{
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED))
		{
			if(timeout_alarm_status_check() == 1)
 80047b8:	f001 ffe6 	bl	8006788 <timeout_alarm_status_check>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d102      	bne.n	80047c8 <i2c_slave_mem_read+0x11c>
				return -1;
 80047c2:	f04f 33ff 	mov.w	r3, #4294967295
 80047c6:	e025      	b.n	8004814 <i2c_slave_mem_read+0x168>
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED))
 80047c8:	4919      	ldr	r1, [pc, #100]	; (8004830 <i2c_slave_mem_read+0x184>)
 80047ca:	4814      	ldr	r0, [pc, #80]	; (800481c <i2c_slave_mem_read+0x170>)
 80047cc:	f7fe fff1 	bl	80037b2 <I2C_CheckEvent>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d0f0      	beq.n	80047b8 <i2c_slave_mem_read+0x10c>
		}
		if(i==1)
 80047d6:	7bfb      	ldrb	r3, [r7, #15]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d103      	bne.n	80047e4 <i2c_slave_mem_read+0x138>
			I2C_AcknowledgeConfig(I2C1,DISABLE);
 80047dc:	2100      	movs	r1, #0
 80047de:	480f      	ldr	r0, [pc, #60]	; (800481c <i2c_slave_mem_read+0x170>)
 80047e0:	f7fe ff8f 	bl	8003702 <I2C_AcknowledgeConfig>
		writeBuffer[bytesNum-i] = I2C_ReceiveData(I2C1);
 80047e4:	797a      	ldrb	r2, [r7, #5]
 80047e6:	7bfb      	ldrb	r3, [r7, #15]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	461a      	mov	r2, r3
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	189c      	adds	r4, r3, r2
 80047f0:	480a      	ldr	r0, [pc, #40]	; (800481c <i2c_slave_mem_read+0x170>)
 80047f2:	f7fe ffb4 	bl	800375e <I2C_ReceiveData>
 80047f6:	4603      	mov	r3, r0
 80047f8:	7023      	strb	r3, [r4, #0]
		i--;
 80047fa:	7bfb      	ldrb	r3, [r7, #15]
 80047fc:	3b01      	subs	r3, #1
 80047fe:	73fb      	strb	r3, [r7, #15]
	while(i>0)
 8004800:	7bfb      	ldrb	r3, [r7, #15]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1e0      	bne.n	80047c8 <i2c_slave_mem_read+0x11c>
	}
	I2C_GenerateSTOP(I2C1,ENABLE);
 8004806:	2101      	movs	r1, #1
 8004808:	4804      	ldr	r0, [pc, #16]	; (800481c <i2c_slave_mem_read+0x170>)
 800480a:	f7fe ff5b 	bl	80036c4 <I2C_GenerateSTOP>
	timeout_alarm_off();
 800480e:	f001 ffc7 	bl	80067a0 <timeout_alarm_off>
	return 0;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	3714      	adds	r7, #20
 8004818:	46bd      	mov	sp, r7
 800481a:	bd90      	pop	{r4, r7, pc}
 800481c:	40005400 	.word	0x40005400
 8004820:	00030001 	.word	0x00030001
 8004824:	00070082 	.word	0x00070082
 8004828:	00070084 	.word	0x00070084
 800482c:	00030002 	.word	0x00030002
 8004830:	00030040 	.word	0x00030040

08004834 <i2c_slave_mem_write>:
 * @param registerAddr starting memory location of slave to start writing to.
 * @param writedata data to be written to the slave register.
 * @return 0 on success, -1 on timeout.
 **************************************************************************/
int8_t i2c_slave_mem_write(uint8_t slaveAddr, uint8_t registerAddr, uint8_t writeData)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	4603      	mov	r3, r0
 800483c:	71fb      	strb	r3, [r7, #7]
 800483e:	460b      	mov	r3, r1
 8004840:	71bb      	strb	r3, [r7, #6]
 8004842:	4613      	mov	r3, r2
 8004844:	717b      	strb	r3, [r7, #5]
	timeout_alarm_set(20);
 8004846:	2014      	movs	r0, #20
 8004848:	f001 ff80 	bl	800674c <timeout_alarm_set>

	I2C_GenerateSTART(I2C1,ENABLE);
 800484c:	2101      	movs	r1, #1
 800484e:	482f      	ldr	r0, [pc, #188]	; (800490c <i2c_slave_mem_write+0xd8>)
 8004850:	f7fe ff19 	bl	8003686 <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 8004854:	e007      	b.n	8004866 <i2c_slave_mem_write+0x32>
	{
			if(timeout_alarm_status_check() == 1)
 8004856:	f001 ff97 	bl	8006788 <timeout_alarm_status_check>
 800485a:	4603      	mov	r3, r0
 800485c:	2b01      	cmp	r3, #1
 800485e:	d102      	bne.n	8004866 <i2c_slave_mem_write+0x32>
				return -1;
 8004860:	f04f 33ff 	mov.w	r3, #4294967295
 8004864:	e04d      	b.n	8004902 <i2c_slave_mem_write+0xce>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT))
 8004866:	492a      	ldr	r1, [pc, #168]	; (8004910 <i2c_slave_mem_write+0xdc>)
 8004868:	4828      	ldr	r0, [pc, #160]	; (800490c <i2c_slave_mem_write+0xd8>)
 800486a:	f7fe ffa2 	bl	80037b2 <I2C_CheckEvent>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d0f0      	beq.n	8004856 <i2c_slave_mem_write+0x22>
	}

	I2C_Send7bitAddress(I2C1, (slaveAddr<<1), I2C_Direction_Transmitter);
 8004874:	79fb      	ldrb	r3, [r7, #7]
 8004876:	005b      	lsls	r3, r3, #1
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2200      	movs	r2, #0
 800487c:	4619      	mov	r1, r3
 800487e:	4823      	ldr	r0, [pc, #140]	; (800490c <i2c_slave_mem_write+0xd8>)
 8004880:	f7fe ff7a 	bl	8003778 <I2C_Send7bitAddress>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8004884:	e007      	b.n	8004896 <i2c_slave_mem_write+0x62>
	{
			if(timeout_alarm_status_check() == 1)
 8004886:	f001 ff7f 	bl	8006788 <timeout_alarm_status_check>
 800488a:	4603      	mov	r3, r0
 800488c:	2b01      	cmp	r3, #1
 800488e:	d102      	bne.n	8004896 <i2c_slave_mem_write+0x62>
				return -1;
 8004890:	f04f 33ff 	mov.w	r3, #4294967295
 8004894:	e035      	b.n	8004902 <i2c_slave_mem_write+0xce>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 8004896:	491f      	ldr	r1, [pc, #124]	; (8004914 <i2c_slave_mem_write+0xe0>)
 8004898:	481c      	ldr	r0, [pc, #112]	; (800490c <i2c_slave_mem_write+0xd8>)
 800489a:	f7fe ff8a 	bl	80037b2 <I2C_CheckEvent>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d0f0      	beq.n	8004886 <i2c_slave_mem_write+0x52>
	}

	I2C_SendData(I2C1,registerAddr);
 80048a4:	79bb      	ldrb	r3, [r7, #6]
 80048a6:	4619      	mov	r1, r3
 80048a8:	4818      	ldr	r0, [pc, #96]	; (800490c <i2c_slave_mem_write+0xd8>)
 80048aa:	f7fe ff49 	bl	8003740 <I2C_SendData>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 80048ae:	e007      	b.n	80048c0 <i2c_slave_mem_write+0x8c>
	{
			if(timeout_alarm_status_check() == 1)
 80048b0:	f001 ff6a 	bl	8006788 <timeout_alarm_status_check>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d102      	bne.n	80048c0 <i2c_slave_mem_write+0x8c>
				return -1;
 80048ba:	f04f 33ff 	mov.w	r3, #4294967295
 80048be:	e020      	b.n	8004902 <i2c_slave_mem_write+0xce>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 80048c0:	4915      	ldr	r1, [pc, #84]	; (8004918 <i2c_slave_mem_write+0xe4>)
 80048c2:	4812      	ldr	r0, [pc, #72]	; (800490c <i2c_slave_mem_write+0xd8>)
 80048c4:	f7fe ff75 	bl	80037b2 <I2C_CheckEvent>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d0f0      	beq.n	80048b0 <i2c_slave_mem_write+0x7c>
	}

	I2C_SendData(I2C1,writeData);
 80048ce:	797b      	ldrb	r3, [r7, #5]
 80048d0:	4619      	mov	r1, r3
 80048d2:	480e      	ldr	r0, [pc, #56]	; (800490c <i2c_slave_mem_write+0xd8>)
 80048d4:	f7fe ff34 	bl	8003740 <I2C_SendData>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 80048d8:	e007      	b.n	80048ea <i2c_slave_mem_write+0xb6>
	{
			if(timeout_alarm_status_check() == 1)
 80048da:	f001 ff55 	bl	8006788 <timeout_alarm_status_check>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d102      	bne.n	80048ea <i2c_slave_mem_write+0xb6>
				return -1;
 80048e4:	f04f 33ff 	mov.w	r3, #4294967295
 80048e8:	e00b      	b.n	8004902 <i2c_slave_mem_write+0xce>
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED))
 80048ea:	490b      	ldr	r1, [pc, #44]	; (8004918 <i2c_slave_mem_write+0xe4>)
 80048ec:	4807      	ldr	r0, [pc, #28]	; (800490c <i2c_slave_mem_write+0xd8>)
 80048ee:	f7fe ff60 	bl	80037b2 <I2C_CheckEvent>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d0f0      	beq.n	80048da <i2c_slave_mem_write+0xa6>
	}

	I2C_GenerateSTOP(I2C1,ENABLE);
 80048f8:	2101      	movs	r1, #1
 80048fa:	4804      	ldr	r0, [pc, #16]	; (800490c <i2c_slave_mem_write+0xd8>)
 80048fc:	f7fe fee2 	bl	80036c4 <I2C_GenerateSTOP>

	return 0;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	40005400 	.word	0x40005400
 8004910:	00030001 	.word	0x00030001
 8004914:	00070082 	.word	0x00070082
 8004918:	00070084 	.word	0x00070084

0800491c <test_task>:
int16_t gyroRawData[3];
int16_t accelRawData[3];
int16_t magRawData[3];

void test_task(void *pvParameters)
{
 800491c:	b5b0      	push	{r4, r5, r7, lr}
 800491e:	b08a      	sub	sp, #40	; 0x28
 8004920:	af04      	add	r7, sp, #16
 8004922:	6078      	str	r0, [r7, #4]
	{
//		errorValue++;
//		if(errorValue == 100000)
//			uart_printf("test task\n");

		uart_printf("start moving the magnetometer\n");
 8004924:	4827      	ldr	r0, [pc, #156]	; (80049c4 <test_task+0xa8>)
 8004926:	f001 fd0f 	bl	8006348 <printf_>

		if(magnetometer_read_min_and_max_values(magMax, magMin) < 0)
 800492a:	f107 0208 	add.w	r2, r7, #8
 800492e:	f107 0310 	add.w	r3, r7, #16
 8004932:	4611      	mov	r1, r2
 8004934:	4618      	mov	r0, r3
 8004936:	f7ff fdfa 	bl	800452e <magnetometer_read_min_and_max_values>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	da03      	bge.n	8004948 <test_task+0x2c>
			uart_printf("mag error during calibration\n");
 8004940:	4821      	ldr	r0, [pc, #132]	; (80049c8 <test_task+0xac>)
 8004942:	f001 fd01 	bl	8006348 <printf_>
 8004946:	e020      	b.n	800498a <test_task+0x6e>
		else
			uart_printf("x_offset: %d  y_offset: %d  z_offset: %d\n",
						(magMax[X_AXIS_INDEX]+magMin[X_AXIS_INDEX])/2,
 8004948:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800494c:	461a      	mov	r2, r3
 800494e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004952:	4413      	add	r3, r2
			uart_printf("x_offset: %d  y_offset: %d  z_offset: %d\n",
 8004954:	0fda      	lsrs	r2, r3, #31
 8004956:	4413      	add	r3, r2
 8004958:	105b      	asrs	r3, r3, #1
 800495a:	4619      	mov	r1, r3
						(magMax[Y_AXIS_INDEX]+magMin[Y_AXIS_INDEX])/2,
 800495c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004960:	461a      	mov	r2, r3
 8004962:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004966:	4413      	add	r3, r2
			uart_printf("x_offset: %d  y_offset: %d  z_offset: %d\n",
 8004968:	0fda      	lsrs	r2, r3, #31
 800496a:	4413      	add	r3, r2
 800496c:	105b      	asrs	r3, r3, #1
 800496e:	4618      	mov	r0, r3
						(magMax[Z_AXIS_INDEX]+magMin[Z_AXIS_INDEX])/2);
 8004970:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004974:	461a      	mov	r2, r3
 8004976:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800497a:	4413      	add	r3, r2
			uart_printf("x_offset: %d  y_offset: %d  z_offset: %d\n",
 800497c:	0fda      	lsrs	r2, r3, #31
 800497e:	4413      	add	r3, r2
 8004980:	105b      	asrs	r3, r3, #1
 8004982:	4602      	mov	r2, r0
 8004984:	4811      	ldr	r0, [pc, #68]	; (80049cc <test_task+0xb0>)
 8004986:	f001 fcdf 	bl	8006348 <printf_>

		uart_printf("x_max: %d  x_min: %d  y_max: %d  y_min: %d   z_max: %d  z_min: %d\n",
					magMax[X_AXIS_INDEX], magMin[X_AXIS_INDEX],
 800498a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
		uart_printf("x_max: %d  x_min: %d  y_max: %d  y_min: %d   z_max: %d  z_min: %d\n",
 800498e:	4618      	mov	r0, r3
					magMax[X_AXIS_INDEX], magMin[X_AXIS_INDEX],
 8004990:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
		uart_printf("x_max: %d  x_min: %d  y_max: %d  y_min: %d   z_max: %d  z_min: %d\n",
 8004994:	461c      	mov	r4, r3
					magMax[Y_AXIS_INDEX], magMin[Y_AXIS_INDEX],
 8004996:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
		uart_printf("x_max: %d  x_min: %d  y_max: %d  y_min: %d   z_max: %d  z_min: %d\n",
 800499a:	461d      	mov	r5, r3
					magMax[Y_AXIS_INDEX], magMin[Y_AXIS_INDEX],
 800499c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
					magMax[Z_AXIS_INDEX], magMin[Z_AXIS_INDEX]);
 80049a0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80049a4:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
		uart_printf("x_max: %d  x_min: %d  y_max: %d  y_min: %d   z_max: %d  z_min: %d\n",
 80049a8:	9102      	str	r1, [sp, #8]
 80049aa:	9201      	str	r2, [sp, #4]
 80049ac:	9300      	str	r3, [sp, #0]
 80049ae:	462b      	mov	r3, r5
 80049b0:	4622      	mov	r2, r4
 80049b2:	4601      	mov	r1, r0
 80049b4:	4806      	ldr	r0, [pc, #24]	; (80049d0 <test_task+0xb4>)
 80049b6:	f001 fcc7 	bl	8006348 <printf_>

		vTaskDelay(60000/portTICK_PERIOD_MS);
 80049ba:	f64e 2060 	movw	r0, #60000	; 0xea60
 80049be:	f7fd fc05 	bl	80021cc <vTaskDelay>
		uart_printf("start moving the magnetometer\n");
 80049c2:	e7af      	b.n	8004924 <test_task+0x8>
 80049c4:	080068d8 	.word	0x080068d8
 80049c8:	080068f8 	.word	0x080068f8
 80049cc:	08006918 	.word	0x08006918
 80049d0:	08006944 	.word	0x08006944

080049d4 <drone_init_task>:
	}
}


void drone_init_task(void *pvParameters)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af02      	add	r7, sp, #8
 80049da:	6078      	str	r0, [r7, #4]
	timer3_init();
 80049dc:	f001 fdec 	bl	80065b8 <timer3_init>
	motors_pwm_init();
 80049e0:	f001 fe1e 	bl	8006620 <motors_pwm_init>
	I2C_LowLevel_Init(400000, 0x38);
 80049e4:	2138      	movs	r1, #56	; 0x38
 80049e6:	4822      	ldr	r0, [pc, #136]	; (8004a70 <drone_init_task+0x9c>)
 80049e8:	f7ff fe22 	bl	8004630 <I2C_LowLevel_Init>
	debug_led_init();
 80049ec:	f7ff fc88 	bl	8004300 <debug_led_init>
	uart_console_init(9600);
 80049f0:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80049f4:	f001 fee4 	bl	80067c0 <uart_console_init>
	/*safety delay for mpu6050 to powerup*/
	vTaskDelay(500/portTICK_PERIOD_MS);
 80049f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80049fc:	f7fd fbe6 	bl	80021cc <vTaskDelay>
	if(mpu6050_init(FS_SEL3, FS_SEL1)<0)
 8004a00:	2108      	movs	r1, #8
 8004a02:	2018      	movs	r0, #24
 8004a04:	f7ff fc9a 	bl	800433c <mpu6050_init>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	da03      	bge.n	8004a16 <drone_init_task+0x42>
	{
		uart_printf("mpu6050 init failed.\n");
 8004a0e:	4819      	ldr	r0, [pc, #100]	; (8004a74 <drone_init_task+0xa0>)
 8004a10:	f001 fc9a 	bl	8006348 <printf_>
		while(1);
 8004a14:	e7fe      	b.n	8004a14 <drone_init_task+0x40>
	}

	if(mpu6050_aux_i2c_bus_host_access(MPU6050_HOST_AUX_BUS_CONNECT)<0)
 8004a16:	2001      	movs	r0, #1
 8004a18:	f7ff fcce 	bl	80043b8 <mpu6050_aux_i2c_bus_host_access>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	da03      	bge.n	8004a2a <drone_init_task+0x56>
	{
		uart_printf("aux bus connect failed.\n");
 8004a22:	4815      	ldr	r0, [pc, #84]	; (8004a78 <drone_init_task+0xa4>)
 8004a24:	f001 fc90 	bl	8006348 <printf_>
		while(1);
 8004a28:	e7fe      	b.n	8004a28 <drone_init_task+0x54>
	}

	if(hmc5883l_init()<0)
 8004a2a:	f7ff fd13 	bl	8004454 <hmc5883l_init>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	da03      	bge.n	8004a3c <drone_init_task+0x68>
	{
		uart_printf("magnetometer init failed.\n");
 8004a34:	4811      	ldr	r0, [pc, #68]	; (8004a7c <drone_init_task+0xa8>)
 8004a36:	f001 fc87 	bl	8006348 <printf_>
		while(1);
 8004a3a:	e7fe      	b.n	8004a3a <drone_init_task+0x66>
	}

	else
	{
		uart_printf("drone init complete.\n");
 8004a3c:	4810      	ldr	r0, [pc, #64]	; (8004a80 <drone_init_task+0xac>)
 8004a3e:	f001 fc83 	bl	8006348 <printf_>
		vTaskDelay(2000/portTICK_PERIOD_MS);
 8004a42:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004a46:	f7fd fbc1 	bl	80021cc <vTaskDelay>
//		xTaskCreate(motion_control_task, "motion_control_task", 1000, NULL, 1, NULL );
		xTaskCreate(test_task, "test_task", 500, NULL, 1, NULL );
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	9301      	str	r3, [sp, #4]
 8004a4e:	2301      	movs	r3, #1
 8004a50:	9300      	str	r3, [sp, #0]
 8004a52:	2300      	movs	r3, #0
 8004a54:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004a58:	490a      	ldr	r1, [pc, #40]	; (8004a84 <drone_init_task+0xb0>)
 8004a5a:	480b      	ldr	r0, [pc, #44]	; (8004a88 <drone_init_task+0xb4>)
 8004a5c:	f7fd f9ee 	bl	8001e3c <xTaskCreate>
		vTaskDelete(NULL);
 8004a60:	2000      	movs	r0, #0
 8004a62:	f7fd fb25 	bl	80020b0 <vTaskDelete>
	}
}
 8004a66:	bf00      	nop
 8004a68:	3708      	adds	r7, #8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	00061a80 	.word	0x00061a80
 8004a74:	08006a20 	.word	0x08006a20
 8004a78:	08006a38 	.word	0x08006a38
 8004a7c:	08006a54 	.word	0x08006a54
 8004a80:	08006a70 	.word	0x08006a70
 8004a84:	08006a88 	.word	0x08006a88
 8004a88:	0800491d 	.word	0x0800491d

08004a8c <main>:

int main(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af02      	add	r7, sp, #8
  	xTaskCreate(drone_init_task, "drone_init_task", 200, NULL, 0, NULL );
 8004a92:	2300      	movs	r3, #0
 8004a94:	9301      	str	r3, [sp, #4]
 8004a96:	2300      	movs	r3, #0
 8004a98:	9300      	str	r3, [sp, #0]
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	22c8      	movs	r2, #200	; 0xc8
 8004a9e:	4903      	ldr	r1, [pc, #12]	; (8004aac <main+0x20>)
 8004aa0:	4803      	ldr	r0, [pc, #12]	; (8004ab0 <main+0x24>)
 8004aa2:	f7fd f9cb 	bl	8001e3c <xTaskCreate>
	vTaskStartScheduler();
 8004aa6:	f7fd fbc5 	bl	8002234 <vTaskStartScheduler>
	while(1);
 8004aaa:	e7fe      	b.n	8004aaa <main+0x1e>
 8004aac:	08006a94 	.word	0x08006a94
 8004ab0:	080049d5 	.word	0x080049d5

08004ab4 <vApplicationMallocFailedHook>:

    }
}

void vApplicationMallocFailedHook( void )
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
 8004ab8:	e7fe      	b.n	8004ab8 <vApplicationMallocFailedHook+0x4>

08004aba <vApplicationStackOverflowHook>:
}

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 8004aba:	b480      	push	{r7}
 8004abc:	b083      	sub	sp, #12
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
 8004ac2:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	for( ;; );
 8004ac4:	e7fe      	b.n	8004ac4 <vApplicationStackOverflowHook+0xa>

08004ac6 <vApplicationIdleHook>:
}

void vApplicationIdleHook( void )
{
 8004ac6:	b580      	push	{r7, lr}
 8004ac8:	b082      	sub	sp, #8
 8004aca:	af00      	add	r7, sp, #0
	volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amout of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 8004acc:	f7fc fd16 	bl	80014fc <xPortGetFreeHeapSize>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 8004ad4:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 8004ad6:	bf00      	nop
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
	...

08004ae0 <_putchar>:
  void* arg;
} out_fct_wrap_type;

// custom function
void _putchar(char character)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	71fb      	strb	r3, [r7, #7]
	USART_SendData(PRINTF_USART, character);
 8004aea:	79fb      	ldrb	r3, [r7, #7]
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	4619      	mov	r1, r3
 8004af0:	4807      	ldr	r0, [pc, #28]	; (8004b10 <_putchar+0x30>)
 8004af2:	f7ff fbd8 	bl	80042a6 <USART_SendData>
	while(USART_GetFlagStatus(PRINTF_USART, USART_FLAG_TC) == 0);
 8004af6:	bf00      	nop
 8004af8:	2140      	movs	r1, #64	; 0x40
 8004afa:	4805      	ldr	r0, [pc, #20]	; (8004b10 <_putchar+0x30>)
 8004afc:	f7ff fbe4 	bl	80042c8 <USART_GetFlagStatus>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d0f8      	beq.n	8004af8 <_putchar+0x18>
}
 8004b06:	bf00      	nop
 8004b08:	3708      	adds	r7, #8
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	40013800 	.word	0x40013800

08004b14 <_out_null>:
}


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60b9      	str	r1, [r7, #8]
 8004b1c:	607a      	str	r2, [r7, #4]
 8004b1e:	603b      	str	r3, [r7, #0]
 8004b20:	4603      	mov	r3, r0
 8004b22:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8004b24:	bf00      	nop
 8004b26:	3714      	adds	r7, #20
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr

08004b2e <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 8004b2e:	b580      	push	{r7, lr}
 8004b30:	b084      	sub	sp, #16
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
 8004b38:	603b      	str	r3, [r7, #0]
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 8004b3e:	7bfb      	ldrb	r3, [r7, #15]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d003      	beq.n	8004b4c <_out_char+0x1e>
    _putchar(character);
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7ff ffca 	bl	8004ae0 <_putchar>
  }
}
 8004b4c:	bf00      	nop
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	e002      	b.n	8004b6a <_strnlen_s+0x16>
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	3301      	adds	r3, #1
 8004b68:	60fb      	str	r3, [r7, #12]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d004      	beq.n	8004b7c <_strnlen_s+0x28>
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	1e5a      	subs	r2, r3, #1
 8004b76:	603a      	str	r2, [r7, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1f3      	bne.n	8004b64 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	1ad3      	subs	r3, r2, r3
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3714      	adds	r7, #20
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bc80      	pop	{r7}
 8004b8a:	4770      	bx	lr

08004b8c <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	4603      	mov	r3, r0
 8004b94:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 8004b96:	79fb      	ldrb	r3, [r7, #7]
 8004b98:	2b2f      	cmp	r3, #47	; 0x2f
 8004b9a:	d904      	bls.n	8004ba6 <_is_digit+0x1a>
 8004b9c:	79fb      	ldrb	r3, [r7, #7]
 8004b9e:	2b39      	cmp	r3, #57	; 0x39
 8004ba0:	d801      	bhi.n	8004ba6 <_is_digit+0x1a>
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e000      	b.n	8004ba8 <_is_digit+0x1c>
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	f003 0301 	and.w	r3, r3, #1
 8004bac:	b2db      	uxtb	r3, r3
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bc80      	pop	{r7}
 8004bb6:	4770      	bx	lr

08004bb8 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8004bc4:	e00e      	b.n	8004be4 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8004bc6:	68fa      	ldr	r2, [r7, #12]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	4413      	add	r3, r2
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	1c59      	adds	r1, r3, #1
 8004bd8:	687a      	ldr	r2, [r7, #4]
 8004bda:	6011      	str	r1, [r2, #0]
 8004bdc:	781b      	ldrb	r3, [r3, #0]
 8004bde:	4403      	add	r3, r0
 8004be0:	3b30      	subs	r3, #48	; 0x30
 8004be2:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f7ff ffce 	bl	8004b8c <_is_digit>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d1e7      	bne.n	8004bc6 <_atoi+0xe>
  }
  return i;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3710      	adds	r7, #16
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8004c00:	b590      	push	{r4, r7, lr}
 8004c02:	b087      	sub	sp, #28
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
 8004c0c:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8004c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d125      	bne.n	8004c68 <_out_rev+0x68>
 8004c1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d120      	bne.n	8004c68 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 8004c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c28:	617b      	str	r3, [r7, #20]
 8004c2a:	e00a      	b.n	8004c42 <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	1c53      	adds	r3, r2, #1
 8004c30:	607b      	str	r3, [r7, #4]
 8004c32:	68fc      	ldr	r4, [r7, #12]
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	68b9      	ldr	r1, [r7, #8]
 8004c38:	2020      	movs	r0, #32
 8004c3a:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	3301      	adds	r3, #1
 8004c40:	617b      	str	r3, [r7, #20]
 8004c42:	697a      	ldr	r2, [r7, #20]
 8004c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d3f0      	bcc.n	8004c2c <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 8004c4a:	e00d      	b.n	8004c68 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 8004c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c56:	4413      	add	r3, r2
 8004c58:	7818      	ldrb	r0, [r3, #0]
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	1c53      	adds	r3, r2, #1
 8004c5e:	607b      	str	r3, [r7, #4]
 8004c60:	68fc      	ldr	r4, [r7, #12]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	68b9      	ldr	r1, [r7, #8]
 8004c66:	47a0      	blx	r4
  while (len) {
 8004c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1ee      	bne.n	8004c4c <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8004c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d00e      	beq.n	8004c96 <_out_rev+0x96>
    while (idx - start_idx < width) {
 8004c78:	e007      	b.n	8004c8a <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	1c53      	adds	r3, r2, #1
 8004c7e:	607b      	str	r3, [r7, #4]
 8004c80:	68fc      	ldr	r4, [r7, #12]
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	68b9      	ldr	r1, [r7, #8]
 8004c86:	2020      	movs	r0, #32
 8004c88:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	1ad2      	subs	r2, r2, r3
 8004c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d3f1      	bcc.n	8004c7a <_out_rev+0x7a>
    }
  }

  return idx;
 8004c96:	687b      	ldr	r3, [r7, #4]
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	371c      	adds	r7, #28
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd90      	pop	{r4, r7, pc}

08004ca0 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b088      	sub	sp, #32
 8004ca4:	af04      	add	r7, sp, #16
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
 8004cac:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8004cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cb0:	f003 0302 	and.w	r3, r3, #2
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d136      	bne.n	8004d26 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8004cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d018      	beq.n	8004cf0 <_ntoa_format+0x50>
 8004cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc0:	f003 0301 	and.w	r3, r3, #1
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d013      	beq.n	8004cf0 <_ntoa_format+0x50>
 8004cc8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d104      	bne.n	8004cda <_ntoa_format+0x3a>
 8004cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd2:	f003 030c 	and.w	r3, r3, #12
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00a      	beq.n	8004cf0 <_ntoa_format+0x50>
      width--;
 8004cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004ce0:	e006      	b.n	8004cf0 <_ntoa_format+0x50>
      buf[len++] = '0';
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	1c5a      	adds	r2, r3, #1
 8004ce6:	61fa      	str	r2, [r7, #28]
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	4413      	add	r3, r2
 8004cec:	2230      	movs	r2, #48	; 0x30
 8004cee:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004cf0:	69fa      	ldr	r2, [r7, #28]
 8004cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d20a      	bcs.n	8004d0e <_ntoa_format+0x6e>
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	2b1f      	cmp	r3, #31
 8004cfc:	d9f1      	bls.n	8004ce2 <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004cfe:	e006      	b.n	8004d0e <_ntoa_format+0x6e>
      buf[len++] = '0';
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	1c5a      	adds	r2, r3, #1
 8004d04:	61fa      	str	r2, [r7, #28]
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	4413      	add	r3, r2
 8004d0a:	2230      	movs	r2, #48	; 0x30
 8004d0c:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d006      	beq.n	8004d26 <_ntoa_format+0x86>
 8004d18:	69fa      	ldr	r2, [r7, #28]
 8004d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d202      	bcs.n	8004d26 <_ntoa_format+0x86>
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	2b1f      	cmp	r3, #31
 8004d24:	d9ec      	bls.n	8004d00 <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8004d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d28:	f003 0310 	and.w	r3, r3, #16
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d058      	beq.n	8004de2 <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8004d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d116      	bne.n	8004d68 <_ntoa_format+0xc8>
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d013      	beq.n	8004d68 <_ntoa_format+0xc8>
 8004d40:	69fa      	ldr	r2, [r7, #28]
 8004d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d003      	beq.n	8004d50 <_ntoa_format+0xb0>
 8004d48:	69fa      	ldr	r2, [r7, #28]
 8004d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d10b      	bne.n	8004d68 <_ntoa_format+0xc8>
      len--;
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	3b01      	subs	r3, #1
 8004d54:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d005      	beq.n	8004d68 <_ntoa_format+0xc8>
 8004d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5e:	2b10      	cmp	r3, #16
 8004d60:	d102      	bne.n	8004d68 <_ntoa_format+0xc8>
        len--;
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	3b01      	subs	r3, #1
 8004d66:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6a:	2b10      	cmp	r3, #16
 8004d6c:	d10f      	bne.n	8004d8e <_ntoa_format+0xee>
 8004d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d70:	f003 0320 	and.w	r3, r3, #32
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d10a      	bne.n	8004d8e <_ntoa_format+0xee>
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	2b1f      	cmp	r3, #31
 8004d7c:	d807      	bhi.n	8004d8e <_ntoa_format+0xee>
      buf[len++] = 'x';
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	1c5a      	adds	r2, r3, #1
 8004d82:	61fa      	str	r2, [r7, #28]
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	4413      	add	r3, r2
 8004d88:	2278      	movs	r2, #120	; 0x78
 8004d8a:	701a      	strb	r2, [r3, #0]
 8004d8c:	e01f      	b.n	8004dce <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d90:	2b10      	cmp	r3, #16
 8004d92:	d10f      	bne.n	8004db4 <_ntoa_format+0x114>
 8004d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d96:	f003 0320 	and.w	r3, r3, #32
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00a      	beq.n	8004db4 <_ntoa_format+0x114>
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	2b1f      	cmp	r3, #31
 8004da2:	d807      	bhi.n	8004db4 <_ntoa_format+0x114>
      buf[len++] = 'X';
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	1c5a      	adds	r2, r3, #1
 8004da8:	61fa      	str	r2, [r7, #28]
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	4413      	add	r3, r2
 8004dae:	2258      	movs	r2, #88	; 0x58
 8004db0:	701a      	strb	r2, [r3, #0]
 8004db2:	e00c      	b.n	8004dce <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d109      	bne.n	8004dce <_ntoa_format+0x12e>
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	2b1f      	cmp	r3, #31
 8004dbe:	d806      	bhi.n	8004dce <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	1c5a      	adds	r2, r3, #1
 8004dc4:	61fa      	str	r2, [r7, #28]
 8004dc6:	69ba      	ldr	r2, [r7, #24]
 8004dc8:	4413      	add	r3, r2
 8004dca:	2262      	movs	r2, #98	; 0x62
 8004dcc:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	2b1f      	cmp	r3, #31
 8004dd2:	d806      	bhi.n	8004de2 <_ntoa_format+0x142>
      buf[len++] = '0';
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	1c5a      	adds	r2, r3, #1
 8004dd8:	61fa      	str	r2, [r7, #28]
 8004dda:	69ba      	ldr	r2, [r7, #24]
 8004ddc:	4413      	add	r3, r2
 8004dde:	2230      	movs	r2, #48	; 0x30
 8004de0:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	2b1f      	cmp	r3, #31
 8004de6:	d824      	bhi.n	8004e32 <_ntoa_format+0x192>
    if (negative) {
 8004de8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d007      	beq.n	8004e00 <_ntoa_format+0x160>
      buf[len++] = '-';
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	1c5a      	adds	r2, r3, #1
 8004df4:	61fa      	str	r2, [r7, #28]
 8004df6:	69ba      	ldr	r2, [r7, #24]
 8004df8:	4413      	add	r3, r2
 8004dfa:	222d      	movs	r2, #45	; 0x2d
 8004dfc:	701a      	strb	r2, [r3, #0]
 8004dfe:	e018      	b.n	8004e32 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 8004e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e02:	f003 0304 	and.w	r3, r3, #4
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d007      	beq.n	8004e1a <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	61fa      	str	r2, [r7, #28]
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	4413      	add	r3, r2
 8004e14:	222b      	movs	r2, #43	; 0x2b
 8004e16:	701a      	strb	r2, [r3, #0]
 8004e18:	e00b      	b.n	8004e32 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1c:	f003 0308 	and.w	r3, r3, #8
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d006      	beq.n	8004e32 <_ntoa_format+0x192>
      buf[len++] = ' ';
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	61fa      	str	r2, [r7, #28]
 8004e2a:	69ba      	ldr	r2, [r7, #24]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	2220      	movs	r2, #32
 8004e30:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8004e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e34:	9303      	str	r3, [sp, #12]
 8004e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e38:	9302      	str	r3, [sp, #8]
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	9301      	str	r3, [sp, #4]
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	68b9      	ldr	r1, [r7, #8]
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f7ff fed9 	bl	8004c00 <_out_rev>
 8004e4e:	4603      	mov	r3, r0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b096      	sub	sp, #88	; 0x58
 8004e5c:	af08      	add	r7, sp, #32
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8004e66:	2300      	movs	r3, #0
 8004e68:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8004e6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d103      	bne.n	8004e78 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8004e70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e72:	f023 0310 	bic.w	r3, r3, #16
 8004e76:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8004e78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d002      	beq.n	8004e88 <_ntoa_long+0x30>
 8004e82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d033      	beq.n	8004ef0 <_ntoa_long+0x98>
    do {
      const char digit = (char)(value % base);
 8004e88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e8c:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e90:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004e92:	fb01 f202 	mul.w	r2, r1, r2
 8004e96:	1a9b      	subs	r3, r3, r2
 8004e98:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8004e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e9e:	1c5a      	adds	r2, r3, #1
 8004ea0:	637a      	str	r2, [r7, #52]	; 0x34
 8004ea2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8004ea6:	2a09      	cmp	r2, #9
 8004ea8:	d804      	bhi.n	8004eb4 <_ntoa_long+0x5c>
 8004eaa:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8004eae:	3230      	adds	r2, #48	; 0x30
 8004eb0:	b2d2      	uxtb	r2, r2
 8004eb2:	e00d      	b.n	8004ed0 <_ntoa_long+0x78>
 8004eb4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004eb6:	f002 0220 	and.w	r2, r2, #32
 8004eba:	2a00      	cmp	r2, #0
 8004ebc:	d001      	beq.n	8004ec2 <_ntoa_long+0x6a>
 8004ebe:	2141      	movs	r1, #65	; 0x41
 8004ec0:	e000      	b.n	8004ec4 <_ntoa_long+0x6c>
 8004ec2:	2161      	movs	r1, #97	; 0x61
 8004ec4:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8004ec8:	440a      	add	r2, r1
 8004eca:	b2d2      	uxtb	r2, r2
 8004ecc:	3a0a      	subs	r2, #10
 8004ece:	b2d2      	uxtb	r2, r2
 8004ed0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004ed4:	440b      	add	r3, r1
 8004ed6:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8004eda:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004edc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee2:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8004ee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d002      	beq.n	8004ef0 <_ntoa_long+0x98>
 8004eea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eec:	2b1f      	cmp	r3, #31
 8004eee:	d9cb      	bls.n	8004e88 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8004ef0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ef2:	9306      	str	r3, [sp, #24]
 8004ef4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ef6:	9305      	str	r3, [sp, #20]
 8004ef8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004efa:	9304      	str	r3, [sp, #16]
 8004efc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004efe:	9303      	str	r3, [sp, #12]
 8004f00:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8004f04:	9302      	str	r3, [sp, #8]
 8004f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f08:	9301      	str	r3, [sp, #4]
 8004f0a:	f107 0310 	add.w	r3, r7, #16
 8004f0e:	9300      	str	r3, [sp, #0]
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	68b9      	ldr	r1, [r7, #8]
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f7ff fec2 	bl	8004ca0 <_ntoa_format>
 8004f1c:	4603      	mov	r3, r0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3738      	adds	r7, #56	; 0x38
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}

08004f26 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004f26:	b590      	push	{r4, r7, lr}
 8004f28:	b097      	sub	sp, #92	; 0x5c
 8004f2a:	af08      	add	r7, sp, #32
 8004f2c:	60f8      	str	r0, [r7, #12]
 8004f2e:	60b9      	str	r1, [r7, #8]
 8004f30:	607a      	str	r2, [r7, #4]
 8004f32:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8004f34:	2300      	movs	r3, #0
 8004f36:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8004f38:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004f3c:	4323      	orrs	r3, r4
 8004f3e:	d103      	bne.n	8004f48 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8004f40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f42:	f023 0310 	bic.w	r3, r3, #16
 8004f46:	66bb      	str	r3, [r7, #104]	; 0x68
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8004f48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <_ntoa_long_long+0x34>
 8004f52:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004f56:	4323      	orrs	r3, r4
 8004f58:	d039      	beq.n	8004fce <_ntoa_long_long+0xa8>
    do {
      const char digit = (char)(value % base);
 8004f5a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004f5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004f62:	f7fb fdef 	bl	8000b44 <__aeabi_uldivmod>
 8004f66:	461c      	mov	r4, r3
 8004f68:	4613      	mov	r3, r2
 8004f6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8004f6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f70:	1c5a      	adds	r2, r3, #1
 8004f72:	637a      	str	r2, [r7, #52]	; 0x34
 8004f74:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8004f78:	2a09      	cmp	r2, #9
 8004f7a:	d804      	bhi.n	8004f86 <_ntoa_long_long+0x60>
 8004f7c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8004f80:	3230      	adds	r2, #48	; 0x30
 8004f82:	b2d2      	uxtb	r2, r2
 8004f84:	e00d      	b.n	8004fa2 <_ntoa_long_long+0x7c>
 8004f86:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004f88:	f002 0220 	and.w	r2, r2, #32
 8004f8c:	2a00      	cmp	r2, #0
 8004f8e:	d001      	beq.n	8004f94 <_ntoa_long_long+0x6e>
 8004f90:	2141      	movs	r1, #65	; 0x41
 8004f92:	e000      	b.n	8004f96 <_ntoa_long_long+0x70>
 8004f94:	2161      	movs	r1, #97	; 0x61
 8004f96:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8004f9a:	440a      	add	r2, r1
 8004f9c:	b2d2      	uxtb	r2, r2
 8004f9e:	3a0a      	subs	r2, #10
 8004fa0:	b2d2      	uxtb	r2, r2
 8004fa2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004fa6:	440b      	add	r3, r1
 8004fa8:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8004fac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004fb0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004fb4:	f7fb fdc6 	bl	8000b44 <__aeabi_uldivmod>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	460c      	mov	r4, r1
 8004fbc:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8004fc0:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004fc4:	4323      	orrs	r3, r4
 8004fc6:	d002      	beq.n	8004fce <_ntoa_long_long+0xa8>
 8004fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fca:	2b1f      	cmp	r3, #31
 8004fcc:	d9c5      	bls.n	8004f5a <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8004fce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004fd0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004fd2:	9206      	str	r2, [sp, #24]
 8004fd4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004fd6:	9205      	str	r2, [sp, #20]
 8004fd8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004fda:	9204      	str	r2, [sp, #16]
 8004fdc:	9303      	str	r3, [sp, #12]
 8004fde:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8004fe2:	9302      	str	r3, [sp, #8]
 8004fe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fe6:	9301      	str	r3, [sp, #4]
 8004fe8:	f107 0310 	add.w	r3, r7, #16
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	68b9      	ldr	r1, [r7, #8]
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f7ff fe53 	bl	8004ca0 <_ntoa_format>
 8004ffa:	4603      	mov	r3, r0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	373c      	adds	r7, #60	; 0x3c
 8005000:	46bd      	mov	sp, r7
 8005002:	bd90      	pop	{r4, r7, pc}
 8005004:	0000      	movs	r0, r0
	...

08005008 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8005008:	b590      	push	{r4, r7, lr}
 800500a:	b09d      	sub	sp, #116	; 0x74
 800500c:	af06      	add	r7, sp, #24
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
 8005014:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8005016:	2300      	movs	r3, #0
 8005018:	657b      	str	r3, [r7, #84]	; 0x54
  double diff = 0.0;
 800501a:	f04f 0300 	mov.w	r3, #0
 800501e:	f04f 0400 	mov.w	r4, #0
 8005022:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8005026:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800502a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800502e:	f7fb fd0f 	bl	8000a50 <__aeabi_dcmpeq>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d10f      	bne.n	8005058 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8005038:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800503a:	9303      	str	r3, [sp, #12]
 800503c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800503e:	9302      	str	r3, [sp, #8]
 8005040:	2303      	movs	r3, #3
 8005042:	9301      	str	r3, [sp, #4]
 8005044:	4bac      	ldr	r3, [pc, #688]	; (80052f8 <_ftoa+0x2f0>)
 8005046:	9300      	str	r3, [sp, #0]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	68b9      	ldr	r1, [r7, #8]
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	f7ff fdd6 	bl	8004c00 <_out_rev>
 8005054:	4603      	mov	r3, r0
 8005056:	e234      	b.n	80054c2 <_ftoa+0x4ba>
  if (value < -DBL_MAX)
 8005058:	f04f 32ff 	mov.w	r2, #4294967295
 800505c:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8005060:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005064:	f7fb fcfe 	bl	8000a64 <__aeabi_dcmplt>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00f      	beq.n	800508e <_ftoa+0x86>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 800506e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005070:	9303      	str	r3, [sp, #12]
 8005072:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005074:	9302      	str	r3, [sp, #8]
 8005076:	2304      	movs	r3, #4
 8005078:	9301      	str	r3, [sp, #4]
 800507a:	4ba0      	ldr	r3, [pc, #640]	; (80052fc <_ftoa+0x2f4>)
 800507c:	9300      	str	r3, [sp, #0]
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	68b9      	ldr	r1, [r7, #8]
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f7ff fdbb 	bl	8004c00 <_out_rev>
 800508a:	4603      	mov	r3, r0
 800508c:	e219      	b.n	80054c2 <_ftoa+0x4ba>
  if (value > DBL_MAX)
 800508e:	f04f 32ff 	mov.w	r2, #4294967295
 8005092:	4b9b      	ldr	r3, [pc, #620]	; (8005300 <_ftoa+0x2f8>)
 8005094:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005098:	f7fb fd02 	bl	8000aa0 <__aeabi_dcmpgt>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d01d      	beq.n	80050de <_ftoa+0xd6>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 80050a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050a4:	f003 0304 	and.w	r3, r3, #4
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <_ftoa+0xa8>
 80050ac:	4b95      	ldr	r3, [pc, #596]	; (8005304 <_ftoa+0x2fc>)
 80050ae:	e000      	b.n	80050b2 <_ftoa+0xaa>
 80050b0:	4b95      	ldr	r3, [pc, #596]	; (8005308 <_ftoa+0x300>)
 80050b2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80050b4:	f002 0204 	and.w	r2, r2, #4
 80050b8:	2a00      	cmp	r2, #0
 80050ba:	d001      	beq.n	80050c0 <_ftoa+0xb8>
 80050bc:	2204      	movs	r2, #4
 80050be:	e000      	b.n	80050c2 <_ftoa+0xba>
 80050c0:	2203      	movs	r2, #3
 80050c2:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80050c4:	9103      	str	r1, [sp, #12]
 80050c6:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80050c8:	9102      	str	r1, [sp, #8]
 80050ca:	9201      	str	r2, [sp, #4]
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	68b9      	ldr	r1, [r7, #8]
 80050d4:	68f8      	ldr	r0, [r7, #12]
 80050d6:	f7ff fd93 	bl	8004c00 <_out_rev>
 80050da:	4603      	mov	r3, r0
 80050dc:	e1f1      	b.n	80054c2 <_ftoa+0x4ba>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 80050de:	a382      	add	r3, pc, #520	; (adr r3, 80052e8 <_ftoa+0x2e0>)
 80050e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80050e8:	f7fb fcda 	bl	8000aa0 <__aeabi_dcmpgt>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d109      	bne.n	8005106 <_ftoa+0xfe>
 80050f2:	a37f      	add	r3, pc, #508	; (adr r3, 80052f0 <_ftoa+0x2e8>)
 80050f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80050fc:	f7fb fcb2 	bl	8000a64 <__aeabi_dcmplt>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d011      	beq.n	800512a <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8005106:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005108:	9304      	str	r3, [sp, #16]
 800510a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800510c:	9303      	str	r3, [sp, #12]
 800510e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005110:	9302      	str	r3, [sp, #8]
 8005112:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8005116:	e88d 0018 	stmia.w	sp, {r3, r4}
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	68b9      	ldr	r1, [r7, #8]
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 f9d9 	bl	80054d8 <_etoa>
 8005126:	4603      	mov	r3, r0
 8005128:	e1cb      	b.n	80054c2 <_ftoa+0x4ba>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 800512a:	2300      	movs	r3, #0
 800512c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  if (value < 0) {
 8005130:	f04f 0200 	mov.w	r2, #0
 8005134:	f04f 0300 	mov.w	r3, #0
 8005138:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800513c:	f7fb fc92 	bl	8000a64 <__aeabi_dcmplt>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00e      	beq.n	8005164 <_ftoa+0x15c>
    negative = true;
 8005146:	2301      	movs	r3, #1
 8005148:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    value = 0 - value;
 800514c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8005150:	f04f 0000 	mov.w	r0, #0
 8005154:	f04f 0100 	mov.w	r1, #0
 8005158:	f7fb f85e 	bl	8000218 <__aeabi_dsub>
 800515c:	4603      	mov	r3, r0
 800515e:	460c      	mov	r4, r1
 8005160:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8005164:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005166:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800516a:	2b00      	cmp	r3, #0
 800516c:	d10e      	bne.n	800518c <_ftoa+0x184>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 800516e:	2306      	movs	r3, #6
 8005170:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8005172:	e00b      	b.n	800518c <_ftoa+0x184>
    buf[len++] = '0';
 8005174:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005176:	1c5a      	adds	r2, r3, #1
 8005178:	657a      	str	r2, [r7, #84]	; 0x54
 800517a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800517e:	4413      	add	r3, r2
 8005180:	2230      	movs	r2, #48	; 0x30
 8005182:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8005186:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005188:	3b01      	subs	r3, #1
 800518a:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 800518c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800518e:	2b1f      	cmp	r3, #31
 8005190:	d802      	bhi.n	8005198 <_ftoa+0x190>
 8005192:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005194:	2b09      	cmp	r3, #9
 8005196:	d8ed      	bhi.n	8005174 <_ftoa+0x16c>
  }

  int whole = (int)value;
 8005198:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800519c:	f7fb fc8a 	bl	8000ab4 <__aeabi_d2iz>
 80051a0:	4603      	mov	r3, r0
 80051a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  double tmp = (value - whole) * pow10[prec];
 80051a4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80051a6:	f7fb f985 	bl	80004b4 <__aeabi_i2d>
 80051aa:	4603      	mov	r3, r0
 80051ac:	460c      	mov	r4, r1
 80051ae:	461a      	mov	r2, r3
 80051b0:	4623      	mov	r3, r4
 80051b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80051b6:	f7fb f82f 	bl	8000218 <__aeabi_dsub>
 80051ba:	4603      	mov	r3, r0
 80051bc:	460c      	mov	r4, r1
 80051be:	4618      	mov	r0, r3
 80051c0:	4621      	mov	r1, r4
 80051c2:	4a52      	ldr	r2, [pc, #328]	; (800530c <_ftoa+0x304>)
 80051c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80051c6:	00db      	lsls	r3, r3, #3
 80051c8:	4413      	add	r3, r2
 80051ca:	cb18      	ldmia	r3, {r3, r4}
 80051cc:	461a      	mov	r2, r3
 80051ce:	4623      	mov	r3, r4
 80051d0:	f7fb f9d6 	bl	8000580 <__aeabi_dmul>
 80051d4:	4603      	mov	r3, r0
 80051d6:	460c      	mov	r4, r1
 80051d8:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
  unsigned long frac = (unsigned long)tmp;
 80051dc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80051e0:	f7fb fc90 	bl	8000b04 <__aeabi_d2uiz>
 80051e4:	4603      	mov	r3, r0
 80051e6:	64bb      	str	r3, [r7, #72]	; 0x48
  diff = tmp - frac;
 80051e8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80051ea:	f7fb f953 	bl	8000494 <__aeabi_ui2d>
 80051ee:	4603      	mov	r3, r0
 80051f0:	460c      	mov	r4, r1
 80051f2:	461a      	mov	r2, r3
 80051f4:	4623      	mov	r3, r4
 80051f6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80051fa:	f7fb f80d 	bl	8000218 <__aeabi_dsub>
 80051fe:	4603      	mov	r3, r0
 8005200:	460c      	mov	r4, r1
 8005202:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38

  if (diff > 0.5) {
 8005206:	f04f 0200 	mov.w	r2, #0
 800520a:	4b41      	ldr	r3, [pc, #260]	; (8005310 <_ftoa+0x308>)
 800520c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005210:	f7fb fc46 	bl	8000aa0 <__aeabi_dcmpgt>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d017      	beq.n	800524a <_ftoa+0x242>
    ++frac;
 800521a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800521c:	3301      	adds	r3, #1
 800521e:	64bb      	str	r3, [r7, #72]	; 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8005220:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005222:	f7fb f937 	bl	8000494 <__aeabi_ui2d>
 8005226:	4a39      	ldr	r2, [pc, #228]	; (800530c <_ftoa+0x304>)
 8005228:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800522a:	00db      	lsls	r3, r3, #3
 800522c:	4413      	add	r3, r2
 800522e:	cb18      	ldmia	r3, {r3, r4}
 8005230:	461a      	mov	r2, r3
 8005232:	4623      	mov	r3, r4
 8005234:	f7fb fc2a 	bl	8000a8c <__aeabi_dcmpge>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d01a      	beq.n	8005274 <_ftoa+0x26c>
      frac = 0;
 800523e:	2300      	movs	r3, #0
 8005240:	64bb      	str	r3, [r7, #72]	; 0x48
      ++whole;
 8005242:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005244:	3301      	adds	r3, #1
 8005246:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005248:	e014      	b.n	8005274 <_ftoa+0x26c>
    }
  }
  else if (diff < 0.5) {
 800524a:	f04f 0200 	mov.w	r2, #0
 800524e:	4b30      	ldr	r3, [pc, #192]	; (8005310 <_ftoa+0x308>)
 8005250:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005254:	f7fb fc06 	bl	8000a64 <__aeabi_dcmplt>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d10a      	bne.n	8005274 <_ftoa+0x26c>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 800525e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005260:	2b00      	cmp	r3, #0
 8005262:	d004      	beq.n	800526e <_ftoa+0x266>
 8005264:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b00      	cmp	r3, #0
 800526c:	d002      	beq.n	8005274 <_ftoa+0x26c>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 800526e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005270:	3301      	adds	r3, #1
 8005272:	64bb      	str	r3, [r7, #72]	; 0x48
  }

  if (prec == 0U) {
 8005274:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005276:	2b00      	cmp	r3, #0
 8005278:	d14c      	bne.n	8005314 <_ftoa+0x30c>
    diff = value - (double)whole;
 800527a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800527c:	f7fb f91a 	bl	80004b4 <__aeabi_i2d>
 8005280:	4603      	mov	r3, r0
 8005282:	460c      	mov	r4, r1
 8005284:	461a      	mov	r2, r3
 8005286:	4623      	mov	r3, r4
 8005288:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800528c:	f7fa ffc4 	bl	8000218 <__aeabi_dsub>
 8005290:	4603      	mov	r3, r0
 8005292:	460c      	mov	r4, r1
 8005294:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8005298:	2301      	movs	r3, #1
 800529a:	461c      	mov	r4, r3
 800529c:	f04f 0200 	mov.w	r2, #0
 80052a0:	4b1b      	ldr	r3, [pc, #108]	; (8005310 <_ftoa+0x308>)
 80052a2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80052a6:	f7fb fbdd 	bl	8000a64 <__aeabi_dcmplt>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <_ftoa+0x2ac>
 80052b0:	2300      	movs	r3, #0
 80052b2:	461c      	mov	r4, r3
 80052b4:	b2e3      	uxtb	r3, r4
 80052b6:	f083 0301 	eor.w	r3, r3, #1
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d109      	bne.n	80052d4 <_ftoa+0x2cc>
 80052c0:	f04f 0200 	mov.w	r2, #0
 80052c4:	4b12      	ldr	r3, [pc, #72]	; (8005310 <_ftoa+0x308>)
 80052c6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80052ca:	f7fb fbe9 	bl	8000aa0 <__aeabi_dcmpgt>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d066      	beq.n	80053a2 <_ftoa+0x39a>
 80052d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 8084 	beq.w	80053e8 <_ftoa+0x3e0>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 80052e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052e2:	3301      	adds	r3, #1
 80052e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052e6:	e07f      	b.n	80053e8 <_ftoa+0x3e0>
 80052e8:	00000000 	.word	0x00000000
 80052ec:	41cdcd65 	.word	0x41cdcd65
 80052f0:	00000000 	.word	0x00000000
 80052f4:	c1cdcd65 	.word	0xc1cdcd65
 80052f8:	08006aa4 	.word	0x08006aa4
 80052fc:	08006aa8 	.word	0x08006aa8
 8005300:	7fefffff 	.word	0x7fefffff
 8005304:	08006ab0 	.word	0x08006ab0
 8005308:	08006ab8 	.word	0x08006ab8
 800530c:	08006ac0 	.word	0x08006ac0
 8005310:	3fe00000 	.word	0x3fe00000
    }
  }
  else {
    unsigned int count = prec;
 8005314:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005316:	647b      	str	r3, [r7, #68]	; 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8005318:	e020      	b.n	800535c <_ftoa+0x354>
      --count;
 800531a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800531c:	3b01      	subs	r3, #1
 800531e:	647b      	str	r3, [r7, #68]	; 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 8005320:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005322:	1c4b      	adds	r3, r1, #1
 8005324:	657b      	str	r3, [r7, #84]	; 0x54
 8005326:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005328:	4b68      	ldr	r3, [pc, #416]	; (80054cc <_ftoa+0x4c4>)
 800532a:	fba3 2300 	umull	r2, r3, r3, r0
 800532e:	08da      	lsrs	r2, r3, #3
 8005330:	4613      	mov	r3, r2
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	4413      	add	r3, r2
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	1ac2      	subs	r2, r0, r3
 800533a:	b2d3      	uxtb	r3, r2
 800533c:	3330      	adds	r3, #48	; 0x30
 800533e:	b2da      	uxtb	r2, r3
 8005340:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005344:	440b      	add	r3, r1
 8005346:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 800534a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800534c:	4a5f      	ldr	r2, [pc, #380]	; (80054cc <_ftoa+0x4c4>)
 800534e:	fba2 2303 	umull	r2, r3, r2, r3
 8005352:	08db      	lsrs	r3, r3, #3
 8005354:	64bb      	str	r3, [r7, #72]	; 0x48
 8005356:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005358:	2b00      	cmp	r3, #0
 800535a:	d003      	beq.n	8005364 <_ftoa+0x35c>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800535c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800535e:	2b1f      	cmp	r3, #31
 8005360:	d9db      	bls.n	800531a <_ftoa+0x312>
 8005362:	e00a      	b.n	800537a <_ftoa+0x372>
        break;
 8005364:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8005366:	e008      	b.n	800537a <_ftoa+0x372>
      buf[len++] = '0';
 8005368:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800536a:	1c5a      	adds	r2, r3, #1
 800536c:	657a      	str	r2, [r7, #84]	; 0x54
 800536e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005372:	4413      	add	r3, r2
 8005374:	2230      	movs	r2, #48	; 0x30
 8005376:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800537a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800537c:	2b1f      	cmp	r3, #31
 800537e:	d804      	bhi.n	800538a <_ftoa+0x382>
 8005380:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005382:	1e5a      	subs	r2, r3, #1
 8005384:	647a      	str	r2, [r7, #68]	; 0x44
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1ee      	bne.n	8005368 <_ftoa+0x360>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800538a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800538c:	2b1f      	cmp	r3, #31
 800538e:	d82b      	bhi.n	80053e8 <_ftoa+0x3e0>
      // add decimal
      buf[len++] = '.';
 8005390:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005392:	1c5a      	adds	r2, r3, #1
 8005394:	657a      	str	r2, [r7, #84]	; 0x54
 8005396:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800539a:	4413      	add	r3, r2
 800539c:	222e      	movs	r2, #46	; 0x2e
 800539e:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80053a2:	e021      	b.n	80053e8 <_ftoa+0x3e0>
    buf[len++] = (char)(48 + (whole % 10));
 80053a4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80053a6:	1c43      	adds	r3, r0, #1
 80053a8:	657b      	str	r3, [r7, #84]	; 0x54
 80053aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80053ac:	4b48      	ldr	r3, [pc, #288]	; (80054d0 <_ftoa+0x4c8>)
 80053ae:	fb83 1302 	smull	r1, r3, r3, r2
 80053b2:	1099      	asrs	r1, r3, #2
 80053b4:	17d3      	asrs	r3, r2, #31
 80053b6:	1ac9      	subs	r1, r1, r3
 80053b8:	460b      	mov	r3, r1
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	440b      	add	r3, r1
 80053be:	005b      	lsls	r3, r3, #1
 80053c0:	1ad1      	subs	r1, r2, r3
 80053c2:	b2cb      	uxtb	r3, r1
 80053c4:	3330      	adds	r3, #48	; 0x30
 80053c6:	b2da      	uxtb	r2, r3
 80053c8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80053cc:	4403      	add	r3, r0
 80053ce:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 80053d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053d4:	4a3e      	ldr	r2, [pc, #248]	; (80054d0 <_ftoa+0x4c8>)
 80053d6:	fb82 1203 	smull	r1, r2, r2, r3
 80053da:	1092      	asrs	r2, r2, #2
 80053dc:	17db      	asrs	r3, r3, #31
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d003      	beq.n	80053f0 <_ftoa+0x3e8>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80053e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053ea:	2b1f      	cmp	r3, #31
 80053ec:	d9da      	bls.n	80053a4 <_ftoa+0x39c>
 80053ee:	e000      	b.n	80053f2 <_ftoa+0x3ea>
      break;
 80053f0:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 80053f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053f4:	f003 0302 	and.w	r3, r3, #2
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d124      	bne.n	8005446 <_ftoa+0x43e>
 80053fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b00      	cmp	r3, #0
 8005404:	d01f      	beq.n	8005446 <_ftoa+0x43e>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8005406:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005408:	2b00      	cmp	r3, #0
 800540a:	d015      	beq.n	8005438 <_ftoa+0x430>
 800540c:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8005410:	2b00      	cmp	r3, #0
 8005412:	d104      	bne.n	800541e <_ftoa+0x416>
 8005414:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005416:	f003 030c 	and.w	r3, r3, #12
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00c      	beq.n	8005438 <_ftoa+0x430>
      width--;
 800541e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005420:	3b01      	subs	r3, #1
 8005422:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8005424:	e008      	b.n	8005438 <_ftoa+0x430>
      buf[len++] = '0';
 8005426:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	657a      	str	r2, [r7, #84]	; 0x54
 800542c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005430:	4413      	add	r3, r2
 8005432:	2230      	movs	r2, #48	; 0x30
 8005434:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8005438:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800543a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800543c:	429a      	cmp	r2, r3
 800543e:	d202      	bcs.n	8005446 <_ftoa+0x43e>
 8005440:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005442:	2b1f      	cmp	r3, #31
 8005444:	d9ef      	bls.n	8005426 <_ftoa+0x41e>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8005446:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005448:	2b1f      	cmp	r3, #31
 800544a:	d82a      	bhi.n	80054a2 <_ftoa+0x49a>
    if (negative) {
 800544c:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8005450:	2b00      	cmp	r3, #0
 8005452:	d009      	beq.n	8005468 <_ftoa+0x460>
      buf[len++] = '-';
 8005454:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005456:	1c5a      	adds	r2, r3, #1
 8005458:	657a      	str	r2, [r7, #84]	; 0x54
 800545a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800545e:	4413      	add	r3, r2
 8005460:	222d      	movs	r2, #45	; 0x2d
 8005462:	f803 2c48 	strb.w	r2, [r3, #-72]
 8005466:	e01c      	b.n	80054a2 <_ftoa+0x49a>
    }
    else if (flags & FLAGS_PLUS) {
 8005468:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800546a:	f003 0304 	and.w	r3, r3, #4
 800546e:	2b00      	cmp	r3, #0
 8005470:	d009      	beq.n	8005486 <_ftoa+0x47e>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8005472:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005474:	1c5a      	adds	r2, r3, #1
 8005476:	657a      	str	r2, [r7, #84]	; 0x54
 8005478:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800547c:	4413      	add	r3, r2
 800547e:	222b      	movs	r2, #43	; 0x2b
 8005480:	f803 2c48 	strb.w	r2, [r3, #-72]
 8005484:	e00d      	b.n	80054a2 <_ftoa+0x49a>
    }
    else if (flags & FLAGS_SPACE) {
 8005486:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005488:	f003 0308 	and.w	r3, r3, #8
 800548c:	2b00      	cmp	r3, #0
 800548e:	d008      	beq.n	80054a2 <_ftoa+0x49a>
      buf[len++] = ' ';
 8005490:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005492:	1c5a      	adds	r2, r3, #1
 8005494:	657a      	str	r2, [r7, #84]	; 0x54
 8005496:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800549a:	4413      	add	r3, r2
 800549c:	2220      	movs	r2, #32
 800549e:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80054a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054a4:	9303      	str	r3, [sp, #12]
 80054a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054a8:	9302      	str	r3, [sp, #8]
 80054aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80054ac:	9301      	str	r3, [sp, #4]
 80054ae:	f107 0310 	add.w	r3, r7, #16
 80054b2:	9300      	str	r3, [sp, #0]
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	68b9      	ldr	r1, [r7, #8]
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f7ff fba0 	bl	8004c00 <_out_rev>
 80054c0:	4603      	mov	r3, r0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	375c      	adds	r7, #92	; 0x5c
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd90      	pop	{r4, r7, pc}
 80054ca:	bf00      	nop
 80054cc:	cccccccd 	.word	0xcccccccd
 80054d0:	66666667 	.word	0x66666667
 80054d4:	00000000 	.word	0x00000000

080054d8 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 80054d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054dc:	b09b      	sub	sp, #108	; 0x6c
 80054de:	af06      	add	r7, sp, #24
 80054e0:	6178      	str	r0, [r7, #20]
 80054e2:	6139      	str	r1, [r7, #16]
 80054e4:	60fa      	str	r2, [r7, #12]
 80054e6:	60bb      	str	r3, [r7, #8]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 80054e8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80054ec:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80054f0:	f7fb faae 	bl	8000a50 <__aeabi_dcmpeq>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d014      	beq.n	8005524 <_etoa+0x4c>
 80054fa:	f04f 32ff 	mov.w	r2, #4294967295
 80054fe:	4bc0      	ldr	r3, [pc, #768]	; (8005800 <_etoa+0x328>)
 8005500:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8005504:	f7fb facc 	bl	8000aa0 <__aeabi_dcmpgt>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10a      	bne.n	8005524 <_etoa+0x4c>
 800550e:	f04f 32ff 	mov.w	r2, #4294967295
 8005512:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8005516:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800551a:	f7fb faa3 	bl	8000a64 <__aeabi_dcmplt>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d014      	beq.n	800554e <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8005524:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005528:	9304      	str	r3, [sp, #16]
 800552a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800552e:	9303      	str	r3, [sp, #12]
 8005530:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005534:	9302      	str	r3, [sp, #8]
 8005536:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800553a:	e88d 0018 	stmia.w	sp, {r3, r4}
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	6939      	ldr	r1, [r7, #16]
 8005544:	6978      	ldr	r0, [r7, #20]
 8005546:	f7ff fd5f 	bl	8005008 <_ftoa>
 800554a:	4603      	mov	r3, r0
 800554c:	e241      	b.n	80059d2 <_etoa+0x4fa>
  }

  // determine the sign
  const bool negative = value < 0;
 800554e:	2301      	movs	r3, #1
 8005550:	461e      	mov	r6, r3
 8005552:	f04f 0200 	mov.w	r2, #0
 8005556:	f04f 0300 	mov.w	r3, #0
 800555a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800555e:	f7fb fa81 	bl	8000a64 <__aeabi_dcmplt>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d101      	bne.n	800556c <_etoa+0x94>
 8005568:	2300      	movs	r3, #0
 800556a:	461e      	mov	r6, r3
 800556c:	f887 6043 	strb.w	r6, [r7, #67]	; 0x43
  if (negative) {
 8005570:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005574:	2b00      	cmp	r3, #0
 8005576:	d005      	beq.n	8005584 <_etoa+0xac>
    value = -value;
 8005578:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800557a:	67bb      	str	r3, [r7, #120]	; 0x78
 800557c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800557e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005582:	67fb      	str	r3, [r7, #124]	; 0x7c
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8005584:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800558c:	2b00      	cmp	r3, #0
 800558e:	d102      	bne.n	8005596 <_etoa+0xbe>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8005590:	2306      	movs	r3, #6
 8005592:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 8005596:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800559a:	e9c7 2306 	strd	r2, r3, [r7, #24]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 800559e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055a2:	ea4f 5813 	mov.w	r8, r3, lsr #20
 80055a6:	f04f 0900 	mov.w	r9, #0
 80055aa:	4643      	mov	r3, r8
 80055ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055b0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80055b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 80055b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055ba:	f04f 30ff 	mov.w	r0, #4294967295
 80055be:	4991      	ldr	r1, [pc, #580]	; (8005804 <_etoa+0x32c>)
 80055c0:	ea02 0200 	and.w	r2, r2, r0
 80055c4:	ea03 0301 	and.w	r3, r3, r1
 80055c8:	f04f 0000 	mov.w	r0, #0
 80055cc:	498e      	ldr	r1, [pc, #568]	; (8005808 <_etoa+0x330>)
 80055ce:	ea42 0200 	orr.w	r2, r2, r0
 80055d2:	ea43 0301 	orr.w	r3, r3, r1
 80055d6:	e9c7 2306 	strd	r2, r3, [r7, #24]
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80055da:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80055dc:	f7fa ff6a 	bl	80004b4 <__aeabi_i2d>
 80055e0:	a37b      	add	r3, pc, #492	; (adr r3, 80057d0 <_etoa+0x2f8>)
 80055e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e6:	f7fa ffcb 	bl	8000580 <__aeabi_dmul>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4610      	mov	r0, r2
 80055f0:	4619      	mov	r1, r3
 80055f2:	a379      	add	r3, pc, #484	; (adr r3, 80057d8 <_etoa+0x300>)
 80055f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f8:	f7fa fe10 	bl	800021c <__adddf3>
 80055fc:	4602      	mov	r2, r0
 80055fe:	460b      	mov	r3, r1
 8005600:	4690      	mov	r8, r2
 8005602:	4699      	mov	r9, r3
 8005604:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005608:	f04f 0200 	mov.w	r2, #0
 800560c:	4b7f      	ldr	r3, [pc, #508]	; (800580c <_etoa+0x334>)
 800560e:	f7fa fe03 	bl	8000218 <__aeabi_dsub>
 8005612:	4602      	mov	r2, r0
 8005614:	460b      	mov	r3, r1
 8005616:	4610      	mov	r0, r2
 8005618:	4619      	mov	r1, r3
 800561a:	a371      	add	r3, pc, #452	; (adr r3, 80057e0 <_etoa+0x308>)
 800561c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005620:	f7fa ffae 	bl	8000580 <__aeabi_dmul>
 8005624:	4602      	mov	r2, r0
 8005626:	460b      	mov	r3, r1
 8005628:	4640      	mov	r0, r8
 800562a:	4649      	mov	r1, r9
 800562c:	f7fa fdf6 	bl	800021c <__adddf3>
 8005630:	4602      	mov	r2, r0
 8005632:	460b      	mov	r3, r1
 8005634:	4610      	mov	r0, r2
 8005636:	4619      	mov	r1, r3
 8005638:	f7fb fa3c 	bl	8000ab4 <__aeabi_d2iz>
 800563c:	4603      	mov	r3, r0
 800563e:	64fb      	str	r3, [r7, #76]	; 0x4c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8005640:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005642:	f7fa ff37 	bl	80004b4 <__aeabi_i2d>
 8005646:	a368      	add	r3, pc, #416	; (adr r3, 80057e8 <_etoa+0x310>)
 8005648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564c:	f7fa ff98 	bl	8000580 <__aeabi_dmul>
 8005650:	4602      	mov	r2, r0
 8005652:	460b      	mov	r3, r1
 8005654:	4610      	mov	r0, r2
 8005656:	4619      	mov	r1, r3
 8005658:	f04f 0200 	mov.w	r2, #0
 800565c:	4b6c      	ldr	r3, [pc, #432]	; (8005810 <_etoa+0x338>)
 800565e:	f7fa fddd 	bl	800021c <__adddf3>
 8005662:	4602      	mov	r2, r0
 8005664:	460b      	mov	r3, r1
 8005666:	4610      	mov	r0, r2
 8005668:	4619      	mov	r1, r3
 800566a:	f7fb fa23 	bl	8000ab4 <__aeabi_d2iz>
 800566e:	4603      	mov	r3, r0
 8005670:	63fb      	str	r3, [r7, #60]	; 0x3c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8005672:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005674:	f7fa ff1e 	bl	80004b4 <__aeabi_i2d>
 8005678:	a35d      	add	r3, pc, #372	; (adr r3, 80057f0 <_etoa+0x318>)
 800567a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800567e:	f7fa ff7f 	bl	8000580 <__aeabi_dmul>
 8005682:	4602      	mov	r2, r0
 8005684:	460b      	mov	r3, r1
 8005686:	4690      	mov	r8, r2
 8005688:	4699      	mov	r9, r3
 800568a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800568c:	f7fa ff12 	bl	80004b4 <__aeabi_i2d>
 8005690:	a359      	add	r3, pc, #356	; (adr r3, 80057f8 <_etoa+0x320>)
 8005692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005696:	f7fa ff73 	bl	8000580 <__aeabi_dmul>
 800569a:	4602      	mov	r2, r0
 800569c:	460b      	mov	r3, r1
 800569e:	4640      	mov	r0, r8
 80056a0:	4649      	mov	r1, r9
 80056a2:	f7fa fdb9 	bl	8000218 <__aeabi_dsub>
 80056a6:	4602      	mov	r2, r0
 80056a8:	460b      	mov	r3, r1
 80056aa:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  const double z2 = z * z;
 80056ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80056b2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80056b6:	f7fa ff63 	bl	8000580 <__aeabi_dmul>
 80056ba:	4602      	mov	r2, r0
 80056bc:	460b      	mov	r3, r1
 80056be:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 80056c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056c4:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 80056c8:	461a      	mov	r2, r3
 80056ca:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80056ce:	0515      	lsls	r5, r2, #20
 80056d0:	2400      	movs	r4, #0
 80056d2:	e9c7 4506 	strd	r4, r5, [r7, #24]
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80056d6:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80056da:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	f7fa fd9b 	bl	800021c <__adddf3>
 80056e6:	4602      	mov	r2, r0
 80056e8:	460b      	mov	r3, r1
 80056ea:	4690      	mov	r8, r2
 80056ec:	4699      	mov	r9, r3
 80056ee:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80056f2:	f04f 0000 	mov.w	r0, #0
 80056f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80056fa:	f7fa fd8d 	bl	8000218 <__aeabi_dsub>
 80056fe:	4602      	mov	r2, r0
 8005700:	460b      	mov	r3, r1
 8005702:	4692      	mov	sl, r2
 8005704:	469b      	mov	fp, r3
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	4b42      	ldr	r3, [pc, #264]	; (8005814 <_etoa+0x33c>)
 800570c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005710:	f7fb f860 	bl	80007d4 <__aeabi_ddiv>
 8005714:	4602      	mov	r2, r0
 8005716:	460b      	mov	r3, r1
 8005718:	4610      	mov	r0, r2
 800571a:	4619      	mov	r1, r3
 800571c:	f04f 0200 	mov.w	r2, #0
 8005720:	4b3d      	ldr	r3, [pc, #244]	; (8005818 <_etoa+0x340>)
 8005722:	f7fa fd7b 	bl	800021c <__adddf3>
 8005726:	4602      	mov	r2, r0
 8005728:	460b      	mov	r3, r1
 800572a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800572e:	f7fb f851 	bl	80007d4 <__aeabi_ddiv>
 8005732:	4602      	mov	r2, r0
 8005734:	460b      	mov	r3, r1
 8005736:	4610      	mov	r0, r2
 8005738:	4619      	mov	r1, r3
 800573a:	f04f 0200 	mov.w	r2, #0
 800573e:	4b37      	ldr	r3, [pc, #220]	; (800581c <_etoa+0x344>)
 8005740:	f7fa fd6c 	bl	800021c <__adddf3>
 8005744:	4602      	mov	r2, r0
 8005746:	460b      	mov	r3, r1
 8005748:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800574c:	f7fb f842 	bl	80007d4 <__aeabi_ddiv>
 8005750:	4602      	mov	r2, r0
 8005752:	460b      	mov	r3, r1
 8005754:	4650      	mov	r0, sl
 8005756:	4659      	mov	r1, fp
 8005758:	f7fa fd60 	bl	800021c <__adddf3>
 800575c:	4602      	mov	r2, r0
 800575e:	460b      	mov	r3, r1
 8005760:	4640      	mov	r0, r8
 8005762:	4649      	mov	r1, r9
 8005764:	f7fb f836 	bl	80007d4 <__aeabi_ddiv>
 8005768:	4602      	mov	r2, r0
 800576a:	460b      	mov	r3, r1
 800576c:	4610      	mov	r0, r2
 800576e:	4619      	mov	r1, r3
 8005770:	f04f 0200 	mov.w	r2, #0
 8005774:	4b24      	ldr	r3, [pc, #144]	; (8005808 <_etoa+0x330>)
 8005776:	f7fa fd51 	bl	800021c <__adddf3>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	4620      	mov	r0, r4
 8005780:	4629      	mov	r1, r5
 8005782:	f7fa fefd 	bl	8000580 <__aeabi_dmul>
 8005786:	4603      	mov	r3, r0
 8005788:	460c      	mov	r4, r1
 800578a:	e9c7 3406 	strd	r3, r4, [r7, #24]
  // correct for rounding errors
  if (value < conv.F) {
 800578e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005792:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8005796:	f7fb f983 	bl	8000aa0 <__aeabi_dcmpgt>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00d      	beq.n	80057bc <_etoa+0x2e4>
    expval--;
 80057a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057a2:	3b01      	subs	r3, #1
 80057a4:	64fb      	str	r3, [r7, #76]	; 0x4c
    conv.F /= 10;
 80057a6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80057aa:	f04f 0200 	mov.w	r2, #0
 80057ae:	4b1a      	ldr	r3, [pc, #104]	; (8005818 <_etoa+0x340>)
 80057b0:	f7fb f810 	bl	80007d4 <__aeabi_ddiv>
 80057b4:	4603      	mov	r3, r0
 80057b6:	460c      	mov	r4, r1
 80057b8:	e9c7 3406 	strd	r3, r4, [r7, #24]
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 80057bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057be:	2b63      	cmp	r3, #99	; 0x63
 80057c0:	dc2e      	bgt.n	8005820 <_etoa+0x348>
 80057c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057c4:	f113 0f63 	cmn.w	r3, #99	; 0x63
 80057c8:	db2a      	blt.n	8005820 <_etoa+0x348>
 80057ca:	2304      	movs	r3, #4
 80057cc:	e029      	b.n	8005822 <_etoa+0x34a>
 80057ce:	bf00      	nop
 80057d0:	509f79fb 	.word	0x509f79fb
 80057d4:	3fd34413 	.word	0x3fd34413
 80057d8:	8b60c8b3 	.word	0x8b60c8b3
 80057dc:	3fc68a28 	.word	0x3fc68a28
 80057e0:	636f4361 	.word	0x636f4361
 80057e4:	3fd287a7 	.word	0x3fd287a7
 80057e8:	0979a371 	.word	0x0979a371
 80057ec:	400a934f 	.word	0x400a934f
 80057f0:	bbb55516 	.word	0xbbb55516
 80057f4:	40026bb1 	.word	0x40026bb1
 80057f8:	fefa39ef 	.word	0xfefa39ef
 80057fc:	3fe62e42 	.word	0x3fe62e42
 8005800:	7fefffff 	.word	0x7fefffff
 8005804:	000fffff 	.word	0x000fffff
 8005808:	3ff00000 	.word	0x3ff00000
 800580c:	3ff80000 	.word	0x3ff80000
 8005810:	3fe00000 	.word	0x3fe00000
 8005814:	402c0000 	.word	0x402c0000
 8005818:	40240000 	.word	0x40240000
 800581c:	40180000 	.word	0x40180000
 8005820:	2305      	movs	r3, #5
 8005822:	64bb      	str	r3, [r7, #72]	; 0x48

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8005824:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005828:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800582c:	2b00      	cmp	r3, #0
 800582e:	d03d      	beq.n	80058ac <_etoa+0x3d4>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8005830:	a36b      	add	r3, pc, #428	; (adr r3, 80059e0 <_etoa+0x508>)
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800583a:	f7fb f927 	bl	8000a8c <__aeabi_dcmpge>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d024      	beq.n	800588e <_etoa+0x3b6>
 8005844:	a368      	add	r3, pc, #416	; (adr r3, 80059e8 <_etoa+0x510>)
 8005846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800584e:	f7fb f909 	bl	8000a64 <__aeabi_dcmplt>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d01a      	beq.n	800588e <_etoa+0x3b6>
      if ((int)prec > expval) {
 8005858:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800585c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800585e:	429a      	cmp	r2, r3
 8005860:	dd07      	ble.n	8005872 <_etoa+0x39a>
        prec = (unsigned)((int)prec - expval - 1);
 8005862:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005866:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	3b01      	subs	r3, #1
 800586c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005870:	e002      	b.n	8005878 <_etoa+0x3a0>
      }
      else {
        prec = 0;
 8005872:	2300      	movs	r3, #0
 8005874:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8005878:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800587c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005880:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      // no characters in exponent
      minwidth = 0U;
 8005884:	2300      	movs	r3, #0
 8005886:	64bb      	str	r3, [r7, #72]	; 0x48
      expval   = 0;
 8005888:	2300      	movs	r3, #0
 800588a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800588c:	e00e      	b.n	80058ac <_etoa+0x3d4>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 800588e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00a      	beq.n	80058ac <_etoa+0x3d4>
 8005896:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800589a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d004      	beq.n	80058ac <_etoa+0x3d4>
        --prec;
 80058a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80058a6:	3b01      	subs	r3, #1
 80058a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 80058ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80058b0:	647b      	str	r3, [r7, #68]	; 0x44
  if (width > minwidth) {
 80058b2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80058b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d904      	bls.n	80058c6 <_etoa+0x3ee>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 80058bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80058be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	647b      	str	r3, [r7, #68]	; 0x44
 80058c4:	e001      	b.n	80058ca <_etoa+0x3f2>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	647b      	str	r3, [r7, #68]	; 0x44
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 80058ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80058ce:	f003 0302 	and.w	r3, r3, #2
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d004      	beq.n	80058e0 <_etoa+0x408>
 80058d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d001      	beq.n	80058e0 <_etoa+0x408>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 80058dc:	2300      	movs	r3, #0
 80058de:	647b      	str	r3, [r7, #68]	; 0x44
  }

  // rescale the float value
  if (expval) {
 80058e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00b      	beq.n	80058fe <_etoa+0x426>
    value /= conv.F;
 80058e6:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80058ea:	461a      	mov	r2, r3
 80058ec:	4623      	mov	r3, r4
 80058ee:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80058f2:	f7fa ff6f 	bl	80007d4 <__aeabi_ddiv>
 80058f6:	4603      	mov	r3, r0
 80058f8:	460c      	mov	r4, r1
 80058fa:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
  }

  // output the floating part
  const size_t start_idx = idx;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	627b      	str	r3, [r7, #36]	; 0x24
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8005902:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005906:	2b00      	cmp	r3, #0
 8005908:	d006      	beq.n	8005918 <_etoa+0x440>
 800590a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800590c:	603b      	str	r3, [r7, #0]
 800590e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005910:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005914:	607b      	str	r3, [r7, #4]
 8005916:	e003      	b.n	8005920 <_etoa+0x448>
 8005918:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800591c:	e887 0018 	stmia.w	r7, {r3, r4}
 8005920:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005924:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005928:	9304      	str	r3, [sp, #16]
 800592a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800592c:	9303      	str	r3, [sp, #12]
 800592e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005932:	9302      	str	r3, [sp, #8]
 8005934:	e897 0018 	ldmia.w	r7, {r3, r4}
 8005938:	e88d 0018 	stmia.w	sp, {r3, r4}
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	6939      	ldr	r1, [r7, #16]
 8005942:	6978      	ldr	r0, [r7, #20]
 8005944:	f7ff fb60 	bl	8005008 <_ftoa>
 8005948:	60f8      	str	r0, [r7, #12]

  // output the exponent part
  if (minwidth) {
 800594a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800594c:	2b00      	cmp	r3, #0
 800594e:	d03f      	beq.n	80059d0 <_etoa+0x4f8>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8005950:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005954:	f003 0320 	and.w	r3, r3, #32
 8005958:	2b00      	cmp	r3, #0
 800595a:	d001      	beq.n	8005960 <_etoa+0x488>
 800595c:	2045      	movs	r0, #69	; 0x45
 800595e:	e000      	b.n	8005962 <_etoa+0x48a>
 8005960:	2065      	movs	r0, #101	; 0x65
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	1c53      	adds	r3, r2, #1
 8005966:	60fb      	str	r3, [r7, #12]
 8005968:	697c      	ldr	r4, [r7, #20]
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	6939      	ldr	r1, [r7, #16]
 800596e:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8005970:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005972:	2b00      	cmp	r3, #0
 8005974:	bfb8      	it	lt
 8005976:	425b      	neglt	r3, r3
 8005978:	4618      	mov	r0, r3
 800597a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800597c:	0fdb      	lsrs	r3, r3, #31
 800597e:	b2db      	uxtb	r3, r3
 8005980:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005982:	3a01      	subs	r2, #1
 8005984:	2105      	movs	r1, #5
 8005986:	9105      	str	r1, [sp, #20]
 8005988:	9204      	str	r2, [sp, #16]
 800598a:	2200      	movs	r2, #0
 800598c:	9203      	str	r2, [sp, #12]
 800598e:	220a      	movs	r2, #10
 8005990:	9202      	str	r2, [sp, #8]
 8005992:	9301      	str	r3, [sp, #4]
 8005994:	9000      	str	r0, [sp, #0]
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	68fa      	ldr	r2, [r7, #12]
 800599a:	6939      	ldr	r1, [r7, #16]
 800599c:	6978      	ldr	r0, [r7, #20]
 800599e:	f7ff fa5b 	bl	8004e58 <_ntoa_long>
 80059a2:	60f8      	str	r0, [r7, #12]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 80059a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80059a8:	f003 0302 	and.w	r3, r3, #2
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00f      	beq.n	80059d0 <_etoa+0x4f8>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 80059b0:	e007      	b.n	80059c2 <_etoa+0x4ea>
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	1c53      	adds	r3, r2, #1
 80059b6:	60fb      	str	r3, [r7, #12]
 80059b8:	697c      	ldr	r4, [r7, #20]
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	6939      	ldr	r1, [r7, #16]
 80059be:	2020      	movs	r0, #32
 80059c0:	47a0      	blx	r4
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c6:	1ad2      	subs	r2, r2, r3
 80059c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d3f0      	bcc.n	80059b2 <_etoa+0x4da>
    }
  }
  return idx;
 80059d0:	68fb      	ldr	r3, [r7, #12]
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3754      	adds	r7, #84	; 0x54
 80059d6:	46bd      	mov	sp, r7
 80059d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059dc:	f3af 8000 	nop.w
 80059e0:	eb1c432d 	.word	0xeb1c432d
 80059e4:	3f1a36e2 	.word	0x3f1a36e2
 80059e8:	00000000 	.word	0x00000000
 80059ec:	412e8480 	.word	0x412e8480

080059f0 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 80059f0:	b5b0      	push	{r4, r5, r7, lr}
 80059f2:	b0a0      	sub	sp, #128	; 0x80
 80059f4:	af0a      	add	r7, sp, #40	; 0x28
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
 80059fc:	603b      	str	r3, [r7, #0]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 80059fe:	2300      	movs	r3, #0
 8005a00:	647b      	str	r3, [r7, #68]	; 0x44

  if (!buffer) {
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	f040 8488 	bne.w	800631a <_vsnprintf+0x92a>
    // use null output function
    out = _out_null;
 8005a0a:	4ba0      	ldr	r3, [pc, #640]	; (8005c8c <_vsnprintf+0x29c>)
 8005a0c:	60fb      	str	r3, [r7, #12]
  }

  while (*format)
 8005a0e:	f000 bc84 	b.w	800631a <_vsnprintf+0x92a>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	2b25      	cmp	r3, #37	; 0x25
 8005a18:	d00d      	beq.n	8005a36 <_vsnprintf+0x46>
      // no
      out(*format, buffer, idx++, maxlen);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	7818      	ldrb	r0, [r3, #0]
 8005a1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a20:	1c53      	adds	r3, r2, #1
 8005a22:	647b      	str	r3, [r7, #68]	; 0x44
 8005a24:	68fc      	ldr	r4, [r7, #12]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68b9      	ldr	r1, [r7, #8]
 8005a2a:	47a0      	blx	r4
      format++;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	3301      	adds	r3, #1
 8005a30:	603b      	str	r3, [r7, #0]
      continue;
 8005a32:	f000 bc72 	b.w	800631a <_vsnprintf+0x92a>
    }
    else {
      // yes, evaluate it
      format++;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	3301      	adds	r3, #1
 8005a3a:	603b      	str	r3, [r7, #0]
    }

    // evaluate flags
    flags = 0U;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	657b      	str	r3, [r7, #84]	; 0x54
    do {
      switch (*format) {
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	3b20      	subs	r3, #32
 8005a46:	2b10      	cmp	r3, #16
 8005a48:	d856      	bhi.n	8005af8 <_vsnprintf+0x108>
 8005a4a:	a201      	add	r2, pc, #4	; (adr r2, 8005a50 <_vsnprintf+0x60>)
 8005a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a50:	08005ad1 	.word	0x08005ad1
 8005a54:	08005af9 	.word	0x08005af9
 8005a58:	08005af9 	.word	0x08005af9
 8005a5c:	08005ae5 	.word	0x08005ae5
 8005a60:	08005af9 	.word	0x08005af9
 8005a64:	08005af9 	.word	0x08005af9
 8005a68:	08005af9 	.word	0x08005af9
 8005a6c:	08005af9 	.word	0x08005af9
 8005a70:	08005af9 	.word	0x08005af9
 8005a74:	08005af9 	.word	0x08005af9
 8005a78:	08005af9 	.word	0x08005af9
 8005a7c:	08005abd 	.word	0x08005abd
 8005a80:	08005af9 	.word	0x08005af9
 8005a84:	08005aa9 	.word	0x08005aa9
 8005a88:	08005af9 	.word	0x08005af9
 8005a8c:	08005af9 	.word	0x08005af9
 8005a90:	08005a95 	.word	0x08005a95
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8005a94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a96:	f043 0301 	orr.w	r3, r3, #1
 8005a9a:	657b      	str	r3, [r7, #84]	; 0x54
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	603b      	str	r3, [r7, #0]
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	64bb      	str	r3, [r7, #72]	; 0x48
 8005aa6:	e02a      	b.n	8005afe <_vsnprintf+0x10e>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8005aa8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005aaa:	f043 0302 	orr.w	r3, r3, #2
 8005aae:	657b      	str	r3, [r7, #84]	; 0x54
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	603b      	str	r3, [r7, #0]
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	64bb      	str	r3, [r7, #72]	; 0x48
 8005aba:	e020      	b.n	8005afe <_vsnprintf+0x10e>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8005abc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005abe:	f043 0304 	orr.w	r3, r3, #4
 8005ac2:	657b      	str	r3, [r7, #84]	; 0x54
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	603b      	str	r3, [r7, #0]
 8005aca:	2301      	movs	r3, #1
 8005acc:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ace:	e016      	b.n	8005afe <_vsnprintf+0x10e>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8005ad0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ad2:	f043 0308 	orr.w	r3, r3, #8
 8005ad6:	657b      	str	r3, [r7, #84]	; 0x54
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	3301      	adds	r3, #1
 8005adc:	603b      	str	r3, [r7, #0]
 8005ade:	2301      	movs	r3, #1
 8005ae0:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ae2:	e00c      	b.n	8005afe <_vsnprintf+0x10e>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8005ae4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ae6:	f043 0310 	orr.w	r3, r3, #16
 8005aea:	657b      	str	r3, [r7, #84]	; 0x54
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	3301      	adds	r3, #1
 8005af0:	603b      	str	r3, [r7, #0]
 8005af2:	2301      	movs	r3, #1
 8005af4:	64bb      	str	r3, [r7, #72]	; 0x48
 8005af6:	e002      	b.n	8005afe <_vsnprintf+0x10e>
        default :                                   n = 0U; break;
 8005af8:	2300      	movs	r3, #0
 8005afa:	64bb      	str	r3, [r7, #72]	; 0x48
 8005afc:	bf00      	nop
      }
    } while (n);
 8005afe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d19d      	bne.n	8005a40 <_vsnprintf+0x50>

    // evaluate width field
    width = 0U;
 8005b04:	2300      	movs	r3, #0
 8005b06:	653b      	str	r3, [r7, #80]	; 0x50
    if (_is_digit(*format)) {
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	781b      	ldrb	r3, [r3, #0]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f7ff f83d 	bl	8004b8c <_is_digit>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d005      	beq.n	8005b24 <_vsnprintf+0x134>
      width = _atoi(&format);
 8005b18:	463b      	mov	r3, r7
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f7ff f84c 	bl	8004bb8 <_atoi>
 8005b20:	6538      	str	r0, [r7, #80]	; 0x50
 8005b22:	e018      	b.n	8005b56 <_vsnprintf+0x166>
    }
    else if (*format == '*') {
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	2b2a      	cmp	r3, #42	; 0x2a
 8005b2a:	d114      	bne.n	8005b56 <_vsnprintf+0x166>
      const int w = va_arg(va, int);
 8005b2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005b2e:	1d1a      	adds	r2, r3, #4
 8005b30:	66ba      	str	r2, [r7, #104]	; 0x68
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	633b      	str	r3, [r7, #48]	; 0x30
      if (w < 0) {
 8005b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	da07      	bge.n	8005b4c <_vsnprintf+0x15c>
        flags |= FLAGS_LEFT;    // reverse padding
 8005b3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b3e:	f043 0302 	orr.w	r3, r3, #2
 8005b42:	657b      	str	r3, [r7, #84]	; 0x54
        width = (unsigned int)-w;
 8005b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b46:	425b      	negs	r3, r3
 8005b48:	653b      	str	r3, [r7, #80]	; 0x50
 8005b4a:	e001      	b.n	8005b50 <_vsnprintf+0x160>
      }
      else {
        width = (unsigned int)w;
 8005b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4e:	653b      	str	r3, [r7, #80]	; 0x50
      }
      format++;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	3301      	adds	r3, #1
 8005b54:	603b      	str	r3, [r7, #0]
    }

    // evaluate precision field
    precision = 0U;
 8005b56:	2300      	movs	r3, #0
 8005b58:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (*format == '.') {
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	2b2e      	cmp	r3, #46	; 0x2e
 8005b60:	d124      	bne.n	8005bac <_vsnprintf+0x1bc>
      flags |= FLAGS_PRECISION;
 8005b62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005b68:	657b      	str	r3, [r7, #84]	; 0x54
      format++;
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	603b      	str	r3, [r7, #0]
      if (_is_digit(*format)) {
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	4618      	mov	r0, r3
 8005b76:	f7ff f809 	bl	8004b8c <_is_digit>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d005      	beq.n	8005b8c <_vsnprintf+0x19c>
        precision = _atoi(&format);
 8005b80:	463b      	mov	r3, r7
 8005b82:	4618      	mov	r0, r3
 8005b84:	f7ff f818 	bl	8004bb8 <_atoi>
 8005b88:	64f8      	str	r0, [r7, #76]	; 0x4c
 8005b8a:	e00f      	b.n	8005bac <_vsnprintf+0x1bc>
      }
      else if (*format == '*') {
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	2b2a      	cmp	r3, #42	; 0x2a
 8005b92:	d10b      	bne.n	8005bac <_vsnprintf+0x1bc>
        const int prec = (int)va_arg(va, int);
 8005b94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005b96:	1d1a      	adds	r2, r3, #4
 8005b98:	66ba      	str	r2, [r7, #104]	; 0x68
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8005b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005ba4:	64fb      	str	r3, [r7, #76]	; 0x4c
        format++;
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	603b      	str	r3, [r7, #0]
      }
    }

    // evaluate length field
    switch (*format) {
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	3b68      	subs	r3, #104	; 0x68
 8005bb2:	2b12      	cmp	r3, #18
 8005bb4:	d866      	bhi.n	8005c84 <_vsnprintf+0x294>
 8005bb6:	a201      	add	r2, pc, #4	; (adr r2, 8005bbc <_vsnprintf+0x1cc>)
 8005bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bbc:	08005c2f 	.word	0x08005c2f
 8005bc0:	08005c85 	.word	0x08005c85
 8005bc4:	08005c65 	.word	0x08005c65
 8005bc8:	08005c85 	.word	0x08005c85
 8005bcc:	08005c09 	.word	0x08005c09
 8005bd0:	08005c85 	.word	0x08005c85
 8005bd4:	08005c85 	.word	0x08005c85
 8005bd8:	08005c85 	.word	0x08005c85
 8005bdc:	08005c85 	.word	0x08005c85
 8005be0:	08005c85 	.word	0x08005c85
 8005be4:	08005c85 	.word	0x08005c85
 8005be8:	08005c85 	.word	0x08005c85
 8005bec:	08005c55 	.word	0x08005c55
 8005bf0:	08005c85 	.word	0x08005c85
 8005bf4:	08005c85 	.word	0x08005c85
 8005bf8:	08005c85 	.word	0x08005c85
 8005bfc:	08005c85 	.word	0x08005c85
 8005c00:	08005c85 	.word	0x08005c85
 8005c04:	08005c75 	.word	0x08005c75
      case 'l' :
        flags |= FLAGS_LONG;
 8005c08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c0e:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	3301      	adds	r3, #1
 8005c14:	603b      	str	r3, [r7, #0]
        if (*format == 'l') {
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	781b      	ldrb	r3, [r3, #0]
 8005c1a:	2b6c      	cmp	r3, #108	; 0x6c
 8005c1c:	d134      	bne.n	8005c88 <_vsnprintf+0x298>
          flags |= FLAGS_LONG_LONG;
 8005c1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c24:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	3301      	adds	r3, #1
 8005c2a:	603b      	str	r3, [r7, #0]
        }
        break;
 8005c2c:	e02c      	b.n	8005c88 <_vsnprintf+0x298>
      case 'h' :
        flags |= FLAGS_SHORT;
 8005c2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c34:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	3301      	adds	r3, #1
 8005c3a:	603b      	str	r3, [r7, #0]
        if (*format == 'h') {
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	2b68      	cmp	r3, #104	; 0x68
 8005c42:	d125      	bne.n	8005c90 <_vsnprintf+0x2a0>
          flags |= FLAGS_CHAR;
 8005c44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c4a:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	3301      	adds	r3, #1
 8005c50:	603b      	str	r3, [r7, #0]
        }
        break;
 8005c52:	e01d      	b.n	8005c90 <_vsnprintf+0x2a0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8005c54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c5a:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	3301      	adds	r3, #1
 8005c60:	603b      	str	r3, [r7, #0]
        break;
 8005c62:	e016      	b.n	8005c92 <_vsnprintf+0x2a2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8005c64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c6a:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	3301      	adds	r3, #1
 8005c70:	603b      	str	r3, [r7, #0]
        break;
 8005c72:	e00e      	b.n	8005c92 <_vsnprintf+0x2a2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8005c74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c7a:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	3301      	adds	r3, #1
 8005c80:	603b      	str	r3, [r7, #0]
        break;
 8005c82:	e006      	b.n	8005c92 <_vsnprintf+0x2a2>
      default :
        break;
 8005c84:	bf00      	nop
 8005c86:	e004      	b.n	8005c92 <_vsnprintf+0x2a2>
        break;
 8005c88:	bf00      	nop
 8005c8a:	e002      	b.n	8005c92 <_vsnprintf+0x2a2>
 8005c8c:	08004b15 	.word	0x08004b15
        break;
 8005c90:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	3b25      	subs	r3, #37	; 0x25
 8005c98:	2b53      	cmp	r3, #83	; 0x53
 8005c9a:	f200 8331 	bhi.w	8006300 <_vsnprintf+0x910>
 8005c9e:	a201      	add	r2, pc, #4	; (adr r2, 8005ca4 <_vsnprintf+0x2b4>)
 8005ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca4:	080062e9 	.word	0x080062e9
 8005ca8:	08006301 	.word	0x08006301
 8005cac:	08006301 	.word	0x08006301
 8005cb0:	08006301 	.word	0x08006301
 8005cb4:	08006301 	.word	0x08006301
 8005cb8:	08006301 	.word	0x08006301
 8005cbc:	08006301 	.word	0x08006301
 8005cc0:	08006301 	.word	0x08006301
 8005cc4:	08006301 	.word	0x08006301
 8005cc8:	08006301 	.word	0x08006301
 8005ccc:	08006301 	.word	0x08006301
 8005cd0:	08006301 	.word	0x08006301
 8005cd4:	08006301 	.word	0x08006301
 8005cd8:	08006301 	.word	0x08006301
 8005cdc:	08006301 	.word	0x08006301
 8005ce0:	08006301 	.word	0x08006301
 8005ce4:	08006301 	.word	0x08006301
 8005ce8:	08006301 	.word	0x08006301
 8005cec:	08006301 	.word	0x08006301
 8005cf0:	08006301 	.word	0x08006301
 8005cf4:	08006301 	.word	0x08006301
 8005cf8:	08006301 	.word	0x08006301
 8005cfc:	08006301 	.word	0x08006301
 8005d00:	08006301 	.word	0x08006301
 8005d04:	08006301 	.word	0x08006301
 8005d08:	08006301 	.word	0x08006301
 8005d0c:	08006301 	.word	0x08006301
 8005d10:	08006301 	.word	0x08006301
 8005d14:	08006301 	.word	0x08006301
 8005d18:	08006301 	.word	0x08006301
 8005d1c:	08006301 	.word	0x08006301
 8005d20:	08006301 	.word	0x08006301
 8005d24:	080060c3 	.word	0x080060c3
 8005d28:	0800607d 	.word	0x0800607d
 8005d2c:	080060c3 	.word	0x080060c3
 8005d30:	08006301 	.word	0x08006301
 8005d34:	08006301 	.word	0x08006301
 8005d38:	08006301 	.word	0x08006301
 8005d3c:	08006301 	.word	0x08006301
 8005d40:	08006301 	.word	0x08006301
 8005d44:	08006301 	.word	0x08006301
 8005d48:	08006301 	.word	0x08006301
 8005d4c:	08006301 	.word	0x08006301
 8005d50:	08006301 	.word	0x08006301
 8005d54:	08006301 	.word	0x08006301
 8005d58:	08006301 	.word	0x08006301
 8005d5c:	08006301 	.word	0x08006301
 8005d60:	08006301 	.word	0x08006301
 8005d64:	08006301 	.word	0x08006301
 8005d68:	08006301 	.word	0x08006301
 8005d6c:	08006301 	.word	0x08006301
 8005d70:	08005df5 	.word	0x08005df5
 8005d74:	08006301 	.word	0x08006301
 8005d78:	08006301 	.word	0x08006301
 8005d7c:	08006301 	.word	0x08006301
 8005d80:	08006301 	.word	0x08006301
 8005d84:	08006301 	.word	0x08006301
 8005d88:	08006301 	.word	0x08006301
 8005d8c:	08006301 	.word	0x08006301
 8005d90:	08006301 	.word	0x08006301
 8005d94:	08006301 	.word	0x08006301
 8005d98:	08005df5 	.word	0x08005df5
 8005d9c:	08006129 	.word	0x08006129
 8005da0:	08005df5 	.word	0x08005df5
 8005da4:	080060c3 	.word	0x080060c3
 8005da8:	0800607d 	.word	0x0800607d
 8005dac:	080060c3 	.word	0x080060c3
 8005db0:	08006301 	.word	0x08006301
 8005db4:	08005df5 	.word	0x08005df5
 8005db8:	08006301 	.word	0x08006301
 8005dbc:	08006301 	.word	0x08006301
 8005dc0:	08006301 	.word	0x08006301
 8005dc4:	08006301 	.word	0x08006301
 8005dc8:	08006301 	.word	0x08006301
 8005dcc:	08005df5 	.word	0x08005df5
 8005dd0:	08006261 	.word	0x08006261
 8005dd4:	08006301 	.word	0x08006301
 8005dd8:	08006301 	.word	0x08006301
 8005ddc:	0800619d 	.word	0x0800619d
 8005de0:	08006301 	.word	0x08006301
 8005de4:	08005df5 	.word	0x08005df5
 8005de8:	08006301 	.word	0x08006301
 8005dec:	08006301 	.word	0x08006301
 8005df0:	08005df5 	.word	0x08005df5
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	2b78      	cmp	r3, #120	; 0x78
 8005dfa:	d003      	beq.n	8005e04 <_vsnprintf+0x414>
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	781b      	ldrb	r3, [r3, #0]
 8005e00:	2b58      	cmp	r3, #88	; 0x58
 8005e02:	d102      	bne.n	8005e0a <_vsnprintf+0x41a>
          base = 16U;
 8005e04:	2310      	movs	r3, #16
 8005e06:	643b      	str	r3, [r7, #64]	; 0x40
 8005e08:	e013      	b.n	8005e32 <_vsnprintf+0x442>
        }
        else if (*format == 'o') {
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	2b6f      	cmp	r3, #111	; 0x6f
 8005e10:	d102      	bne.n	8005e18 <_vsnprintf+0x428>
          base =  8U;
 8005e12:	2308      	movs	r3, #8
 8005e14:	643b      	str	r3, [r7, #64]	; 0x40
 8005e16:	e00c      	b.n	8005e32 <_vsnprintf+0x442>
        }
        else if (*format == 'b') {
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	2b62      	cmp	r3, #98	; 0x62
 8005e1e:	d102      	bne.n	8005e26 <_vsnprintf+0x436>
          base =  2U;
 8005e20:	2302      	movs	r3, #2
 8005e22:	643b      	str	r3, [r7, #64]	; 0x40
 8005e24:	e005      	b.n	8005e32 <_vsnprintf+0x442>
        }
        else {
          base = 10U;
 8005e26:	230a      	movs	r3, #10
 8005e28:	643b      	str	r3, [r7, #64]	; 0x40
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8005e2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e2c:	f023 0310 	bic.w	r3, r3, #16
 8005e30:	657b      	str	r3, [r7, #84]	; 0x54
        }
        // uppercase
        if (*format == 'X') {
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	2b58      	cmp	r3, #88	; 0x58
 8005e38:	d103      	bne.n	8005e42 <_vsnprintf+0x452>
          flags |= FLAGS_UPPERCASE;
 8005e3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e3c:	f043 0320 	orr.w	r3, r3, #32
 8005e40:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	2b69      	cmp	r3, #105	; 0x69
 8005e48:	d007      	beq.n	8005e5a <_vsnprintf+0x46a>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	2b64      	cmp	r3, #100	; 0x64
 8005e50:	d003      	beq.n	8005e5a <_vsnprintf+0x46a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8005e52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e54:	f023 030c 	bic.w	r3, r3, #12
 8005e58:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8005e5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d003      	beq.n	8005e6c <_vsnprintf+0x47c>
          flags &= ~FLAGS_ZEROPAD;
 8005e64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e66:	f023 0301 	bic.w	r3, r3, #1
 8005e6a:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	781b      	ldrb	r3, [r3, #0]
 8005e70:	2b69      	cmp	r3, #105	; 0x69
 8005e72:	d004      	beq.n	8005e7e <_vsnprintf+0x48e>
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	2b64      	cmp	r3, #100	; 0x64
 8005e7a:	f040 808c 	bne.w	8005f96 <_vsnprintf+0x5a6>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8005e7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d02d      	beq.n	8005ee4 <_vsnprintf+0x4f4>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8005e88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e8a:	3307      	adds	r3, #7
 8005e8c:	f023 0307 	bic.w	r3, r3, #7
 8005e90:	f103 0208 	add.w	r2, r3, #8
 8005e94:	66ba      	str	r2, [r7, #104]	; 0x68
 8005e96:	cb18      	ldmia	r3, {r3, r4}
 8005e98:	e9c7 3408 	strd	r3, r4, [r7, #32]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8005e9c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	f174 0200 	sbcs.w	r2, r4, #0
 8005ea6:	da02      	bge.n	8005eae <_vsnprintf+0x4be>
 8005ea8:	425b      	negs	r3, r3
 8005eaa:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
 8005eae:	4619      	mov	r1, r3
 8005eb0:	4622      	mov	r2, r4
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb4:	0fdb      	lsrs	r3, r3, #31
 8005eb6:	b2d8      	uxtb	r0, r3
 8005eb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005eba:	f04f 0400 	mov.w	r4, #0
 8005ebe:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 8005ec0:	9508      	str	r5, [sp, #32]
 8005ec2:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8005ec4:	9507      	str	r5, [sp, #28]
 8005ec6:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
 8005ec8:	9506      	str	r5, [sp, #24]
 8005eca:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005ece:	9002      	str	r0, [sp, #8]
 8005ed0:	e88d 0006 	stmia.w	sp, {r1, r2}
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ed8:	68b9      	ldr	r1, [r7, #8]
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f7ff f823 	bl	8004f26 <_ntoa_long_long>
 8005ee0:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8005ee2:	e0c7      	b.n	8006074 <_vsnprintf+0x684>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8005ee4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d01e      	beq.n	8005f2c <_vsnprintf+0x53c>
            const long value = va_arg(va, long);
 8005eee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ef0:	1d1a      	adds	r2, r3, #4
 8005ef2:	66ba      	str	r2, [r7, #104]	; 0x68
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	61fb      	str	r3, [r7, #28]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	bfb8      	it	lt
 8005efe:	425b      	neglt	r3, r3
 8005f00:	4619      	mov	r1, r3
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	0fdb      	lsrs	r3, r3, #31
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005f0a:	9205      	str	r2, [sp, #20]
 8005f0c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005f0e:	9204      	str	r2, [sp, #16]
 8005f10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f12:	9203      	str	r2, [sp, #12]
 8005f14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f16:	9202      	str	r2, [sp, #8]
 8005f18:	9301      	str	r3, [sp, #4]
 8005f1a:	9100      	str	r1, [sp, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f20:	68b9      	ldr	r1, [r7, #8]
 8005f22:	68f8      	ldr	r0, [r7, #12]
 8005f24:	f7fe ff98 	bl	8004e58 <_ntoa_long>
 8005f28:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8005f2a:	e0a3      	b.n	8006074 <_vsnprintf+0x684>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8005f2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d005      	beq.n	8005f42 <_vsnprintf+0x552>
 8005f36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f38:	1d1a      	adds	r2, r3, #4
 8005f3a:	66ba      	str	r2, [r7, #104]	; 0x68
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	e00e      	b.n	8005f60 <_vsnprintf+0x570>
 8005f42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d005      	beq.n	8005f58 <_vsnprintf+0x568>
 8005f4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f4e:	1d1a      	adds	r2, r3, #4
 8005f50:	66ba      	str	r2, [r7, #104]	; 0x68
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	b21b      	sxth	r3, r3
 8005f56:	e003      	b.n	8005f60 <_vsnprintf+0x570>
 8005f58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f5a:	1d1a      	adds	r2, r3, #4
 8005f5c:	66ba      	str	r2, [r7, #104]	; 0x68
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	61bb      	str	r3, [r7, #24]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	bfb8      	it	lt
 8005f68:	425b      	neglt	r3, r3
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	0fdb      	lsrs	r3, r3, #31
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005f74:	9205      	str	r2, [sp, #20]
 8005f76:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005f78:	9204      	str	r2, [sp, #16]
 8005f7a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f7c:	9203      	str	r2, [sp, #12]
 8005f7e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f80:	9202      	str	r2, [sp, #8]
 8005f82:	9301      	str	r3, [sp, #4]
 8005f84:	9100      	str	r1, [sp, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f8a:	68b9      	ldr	r1, [r7, #8]
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f7fe ff63 	bl	8004e58 <_ntoa_long>
 8005f92:	6478      	str	r0, [r7, #68]	; 0x44
          if (flags & FLAGS_LONG_LONG) {
 8005f94:	e06e      	b.n	8006074 <_vsnprintf+0x684>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8005f96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d01f      	beq.n	8005fe0 <_vsnprintf+0x5f0>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8005fa0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005fa2:	3307      	adds	r3, #7
 8005fa4:	f023 0307 	bic.w	r3, r3, #7
 8005fa8:	f103 0208 	add.w	r2, r3, #8
 8005fac:	66ba      	str	r2, [r7, #104]	; 0x68
 8005fae:	cb18      	ldmia	r3, {r3, r4}
 8005fb0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005fb2:	4611      	mov	r1, r2
 8005fb4:	f04f 0200 	mov.w	r2, #0
 8005fb8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8005fba:	9008      	str	r0, [sp, #32]
 8005fbc:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8005fbe:	9007      	str	r0, [sp, #28]
 8005fc0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005fc2:	9006      	str	r0, [sp, #24]
 8005fc4:	e9cd 1204 	strd	r1, r2, [sp, #16]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	9202      	str	r2, [sp, #8]
 8005fcc:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005fd4:	68b9      	ldr	r1, [r7, #8]
 8005fd6:	68f8      	ldr	r0, [r7, #12]
 8005fd8:	f7fe ffa5 	bl	8004f26 <_ntoa_long_long>
 8005fdc:	6478      	str	r0, [r7, #68]	; 0x44
 8005fde:	e049      	b.n	8006074 <_vsnprintf+0x684>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8005fe0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d016      	beq.n	8006018 <_vsnprintf+0x628>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8005fea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005fec:	1d1a      	adds	r2, r3, #4
 8005fee:	66ba      	str	r2, [r7, #104]	; 0x68
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005ff4:	9205      	str	r2, [sp, #20]
 8005ff6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005ff8:	9204      	str	r2, [sp, #16]
 8005ffa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005ffc:	9203      	str	r2, [sp, #12]
 8005ffe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006000:	9202      	str	r2, [sp, #8]
 8006002:	2200      	movs	r2, #0
 8006004:	9201      	str	r2, [sp, #4]
 8006006:	9300      	str	r3, [sp, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800600c:	68b9      	ldr	r1, [r7, #8]
 800600e:	68f8      	ldr	r0, [r7, #12]
 8006010:	f7fe ff22 	bl	8004e58 <_ntoa_long>
 8006014:	6478      	str	r0, [r7, #68]	; 0x44
 8006016:	e02d      	b.n	8006074 <_vsnprintf+0x684>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8006018:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800601a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800601e:	2b00      	cmp	r3, #0
 8006020:	d005      	beq.n	800602e <_vsnprintf+0x63e>
 8006022:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006024:	1d1a      	adds	r2, r3, #4
 8006026:	66ba      	str	r2, [r7, #104]	; 0x68
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	b2db      	uxtb	r3, r3
 800602c:	e00e      	b.n	800604c <_vsnprintf+0x65c>
 800602e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006034:	2b00      	cmp	r3, #0
 8006036:	d005      	beq.n	8006044 <_vsnprintf+0x654>
 8006038:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800603a:	1d1a      	adds	r2, r3, #4
 800603c:	66ba      	str	r2, [r7, #104]	; 0x68
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	b29b      	uxth	r3, r3
 8006042:	e003      	b.n	800604c <_vsnprintf+0x65c>
 8006044:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006046:	1d1a      	adds	r2, r3, #4
 8006048:	66ba      	str	r2, [r7, #104]	; 0x68
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 800604e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006050:	9305      	str	r3, [sp, #20]
 8006052:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006054:	9304      	str	r3, [sp, #16]
 8006056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006058:	9303      	str	r3, [sp, #12]
 800605a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800605c:	9302      	str	r3, [sp, #8]
 800605e:	2300      	movs	r3, #0
 8006060:	9301      	str	r3, [sp, #4]
 8006062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006064:	9300      	str	r3, [sp, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800606a:	68b9      	ldr	r1, [r7, #8]
 800606c:	68f8      	ldr	r0, [r7, #12]
 800606e:	f7fe fef3 	bl	8004e58 <_ntoa_long>
 8006072:	6478      	str	r0, [r7, #68]	; 0x44
          }
        }
        format++;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	3301      	adds	r3, #1
 8006078:	603b      	str	r3, [r7, #0]
        break;
 800607a:	e14e      	b.n	800631a <_vsnprintf+0x92a>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	781b      	ldrb	r3, [r3, #0]
 8006080:	2b46      	cmp	r3, #70	; 0x46
 8006082:	d103      	bne.n	800608c <_vsnprintf+0x69c>
 8006084:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006086:	f043 0320 	orr.w	r3, r3, #32
 800608a:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800608c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800608e:	3307      	adds	r3, #7
 8006090:	f023 0307 	bic.w	r3, r3, #7
 8006094:	f103 0208 	add.w	r2, r3, #8
 8006098:	66ba      	str	r2, [r7, #104]	; 0x68
 800609a:	cb18      	ldmia	r3, {r3, r4}
 800609c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800609e:	9204      	str	r2, [sp, #16]
 80060a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80060a2:	9203      	str	r2, [sp, #12]
 80060a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80060a6:	9202      	str	r2, [sp, #8]
 80060a8:	e88d 0018 	stmia.w	sp, {r3, r4}
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80060b0:	68b9      	ldr	r1, [r7, #8]
 80060b2:	68f8      	ldr	r0, [r7, #12]
 80060b4:	f7fe ffa8 	bl	8005008 <_ftoa>
 80060b8:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	3301      	adds	r3, #1
 80060be:	603b      	str	r3, [r7, #0]
        break;
 80060c0:	e12b      	b.n	800631a <_vsnprintf+0x92a>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	781b      	ldrb	r3, [r3, #0]
 80060c6:	2b67      	cmp	r3, #103	; 0x67
 80060c8:	d003      	beq.n	80060d2 <_vsnprintf+0x6e2>
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	781b      	ldrb	r3, [r3, #0]
 80060ce:	2b47      	cmp	r3, #71	; 0x47
 80060d0:	d103      	bne.n	80060da <_vsnprintf+0x6ea>
 80060d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80060d8:	657b      	str	r3, [r7, #84]	; 0x54
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	2b45      	cmp	r3, #69	; 0x45
 80060e0:	d003      	beq.n	80060ea <_vsnprintf+0x6fa>
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	2b47      	cmp	r3, #71	; 0x47
 80060e8:	d103      	bne.n	80060f2 <_vsnprintf+0x702>
 80060ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060ec:	f043 0320 	orr.w	r3, r3, #32
 80060f0:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 80060f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80060f4:	3307      	adds	r3, #7
 80060f6:	f023 0307 	bic.w	r3, r3, #7
 80060fa:	f103 0208 	add.w	r2, r3, #8
 80060fe:	66ba      	str	r2, [r7, #104]	; 0x68
 8006100:	cb18      	ldmia	r3, {r3, r4}
 8006102:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006104:	9204      	str	r2, [sp, #16]
 8006106:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006108:	9203      	str	r2, [sp, #12]
 800610a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800610c:	9202      	str	r2, [sp, #8]
 800610e:	e88d 0018 	stmia.w	sp, {r3, r4}
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006116:	68b9      	ldr	r1, [r7, #8]
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f7ff f9dd 	bl	80054d8 <_etoa>
 800611e:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	3301      	adds	r3, #1
 8006124:	603b      	str	r3, [r7, #0]
        break;
 8006126:	e0f8      	b.n	800631a <_vsnprintf+0x92a>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8006128:	2301      	movs	r3, #1
 800612a:	63fb      	str	r3, [r7, #60]	; 0x3c
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 800612c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800612e:	f003 0302 	and.w	r3, r3, #2
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10e      	bne.n	8006154 <_vsnprintf+0x764>
          while (l++ < width) {
 8006136:	e007      	b.n	8006148 <_vsnprintf+0x758>
            out(' ', buffer, idx++, maxlen);
 8006138:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800613a:	1c53      	adds	r3, r2, #1
 800613c:	647b      	str	r3, [r7, #68]	; 0x44
 800613e:	68fc      	ldr	r4, [r7, #12]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	68b9      	ldr	r1, [r7, #8]
 8006144:	2020      	movs	r0, #32
 8006146:	47a0      	blx	r4
          while (l++ < width) {
 8006148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800614e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006150:	4293      	cmp	r3, r2
 8006152:	d3f1      	bcc.n	8006138 <_vsnprintf+0x748>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8006154:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006156:	1d1a      	adds	r2, r3, #4
 8006158:	66ba      	str	r2, [r7, #104]	; 0x68
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	b2d8      	uxtb	r0, r3
 800615e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006160:	1c53      	adds	r3, r2, #1
 8006162:	647b      	str	r3, [r7, #68]	; 0x44
 8006164:	68fc      	ldr	r4, [r7, #12]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68b9      	ldr	r1, [r7, #8]
 800616a:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 800616c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800616e:	f003 0302 	and.w	r3, r3, #2
 8006172:	2b00      	cmp	r3, #0
 8006174:	d00e      	beq.n	8006194 <_vsnprintf+0x7a4>
          while (l++ < width) {
 8006176:	e007      	b.n	8006188 <_vsnprintf+0x798>
            out(' ', buffer, idx++, maxlen);
 8006178:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800617a:	1c53      	adds	r3, r2, #1
 800617c:	647b      	str	r3, [r7, #68]	; 0x44
 800617e:	68fc      	ldr	r4, [r7, #12]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	68b9      	ldr	r1, [r7, #8]
 8006184:	2020      	movs	r0, #32
 8006186:	47a0      	blx	r4
          while (l++ < width) {
 8006188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800618a:	1c5a      	adds	r2, r3, #1
 800618c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800618e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006190:	4293      	cmp	r3, r2
 8006192:	d3f1      	bcc.n	8006178 <_vsnprintf+0x788>
          }
        }
        format++;
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	3301      	adds	r3, #1
 8006198:	603b      	str	r3, [r7, #0]
        break;
 800619a:	e0be      	b.n	800631a <_vsnprintf+0x92a>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 800619c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800619e:	1d1a      	adds	r2, r3, #4
 80061a0:	66ba      	str	r2, [r7, #104]	; 0x68
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	63bb      	str	r3, [r7, #56]	; 0x38
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 80061a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d001      	beq.n	80061b0 <_vsnprintf+0x7c0>
 80061ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061ae:	e001      	b.n	80061b4 <_vsnprintf+0x7c4>
 80061b0:	f04f 33ff 	mov.w	r3, #4294967295
 80061b4:	4619      	mov	r1, r3
 80061b6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80061b8:	f7fe fccc 	bl	8004b54 <_strnlen_s>
 80061bc:	6378      	str	r0, [r7, #52]	; 0x34
        // pre padding
        if (flags & FLAGS_PRECISION) {
 80061be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d005      	beq.n	80061d4 <_vsnprintf+0x7e4>
          l = (l < precision ? l : precision);
 80061c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061cc:	4293      	cmp	r3, r2
 80061ce:	bf28      	it	cs
 80061d0:	4613      	movcs	r3, r2
 80061d2:	637b      	str	r3, [r7, #52]	; 0x34
        }
        if (!(flags & FLAGS_LEFT)) {
 80061d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061d6:	f003 0302 	and.w	r3, r3, #2
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d11a      	bne.n	8006214 <_vsnprintf+0x824>
          while (l++ < width) {
 80061de:	e007      	b.n	80061f0 <_vsnprintf+0x800>
            out(' ', buffer, idx++, maxlen);
 80061e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80061e2:	1c53      	adds	r3, r2, #1
 80061e4:	647b      	str	r3, [r7, #68]	; 0x44
 80061e6:	68fc      	ldr	r4, [r7, #12]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	68b9      	ldr	r1, [r7, #8]
 80061ec:	2020      	movs	r0, #32
 80061ee:	47a0      	blx	r4
          while (l++ < width) {
 80061f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061f2:	1c5a      	adds	r2, r3, #1
 80061f4:	637a      	str	r2, [r7, #52]	; 0x34
 80061f6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d3f1      	bcc.n	80061e0 <_vsnprintf+0x7f0>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80061fc:	e00a      	b.n	8006214 <_vsnprintf+0x824>
          out(*(p++), buffer, idx++, maxlen);
 80061fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006200:	1c5a      	adds	r2, r3, #1
 8006202:	63ba      	str	r2, [r7, #56]	; 0x38
 8006204:	7818      	ldrb	r0, [r3, #0]
 8006206:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006208:	1c53      	adds	r3, r2, #1
 800620a:	647b      	str	r3, [r7, #68]	; 0x44
 800620c:	68fc      	ldr	r4, [r7, #12]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68b9      	ldr	r1, [r7, #8]
 8006212:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8006214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d009      	beq.n	8006230 <_vsnprintf+0x840>
 800621c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800621e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006222:	2b00      	cmp	r3, #0
 8006224:	d0eb      	beq.n	80061fe <_vsnprintf+0x80e>
 8006226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006228:	1e5a      	subs	r2, r3, #1
 800622a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1e6      	bne.n	80061fe <_vsnprintf+0x80e>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8006230:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006232:	f003 0302 	and.w	r3, r3, #2
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00e      	beq.n	8006258 <_vsnprintf+0x868>
          while (l++ < width) {
 800623a:	e007      	b.n	800624c <_vsnprintf+0x85c>
            out(' ', buffer, idx++, maxlen);
 800623c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800623e:	1c53      	adds	r3, r2, #1
 8006240:	647b      	str	r3, [r7, #68]	; 0x44
 8006242:	68fc      	ldr	r4, [r7, #12]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	68b9      	ldr	r1, [r7, #8]
 8006248:	2020      	movs	r0, #32
 800624a:	47a0      	blx	r4
          while (l++ < width) {
 800624c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800624e:	1c5a      	adds	r2, r3, #1
 8006250:	637a      	str	r2, [r7, #52]	; 0x34
 8006252:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006254:	4293      	cmp	r3, r2
 8006256:	d3f1      	bcc.n	800623c <_vsnprintf+0x84c>
          }
        }
        format++;
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	3301      	adds	r3, #1
 800625c:	603b      	str	r3, [r7, #0]
        break;
 800625e:	e05c      	b.n	800631a <_vsnprintf+0x92a>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8006260:	2308      	movs	r3, #8
 8006262:	653b      	str	r3, [r7, #80]	; 0x50
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8006264:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006266:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800626a:	657b      	str	r3, [r7, #84]	; 0x54
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 800626c:	2300      	movs	r3, #0
 800626e:	75fb      	strb	r3, [r7, #23]
        if (is_ll) {
 8006270:	7dfb      	ldrb	r3, [r7, #23]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d01d      	beq.n	80062b2 <_vsnprintf+0x8c2>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 8006276:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006278:	1d1a      	adds	r2, r3, #4
 800627a:	66ba      	str	r2, [r7, #104]	; 0x68
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f04f 0400 	mov.w	r4, #0
 8006282:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006284:	9208      	str	r2, [sp, #32]
 8006286:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006288:	9207      	str	r2, [sp, #28]
 800628a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800628c:	9206      	str	r2, [sp, #24]
 800628e:	f04f 0110 	mov.w	r1, #16
 8006292:	f04f 0200 	mov.w	r2, #0
 8006296:	e9cd 1204 	strd	r1, r2, [sp, #16]
 800629a:	2200      	movs	r2, #0
 800629c:	9202      	str	r2, [sp, #8]
 800629e:	e88d 0018 	stmia.w	sp, {r3, r4}
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062a6:	68b9      	ldr	r1, [r7, #8]
 80062a8:	68f8      	ldr	r0, [r7, #12]
 80062aa:	f7fe fe3c 	bl	8004f26 <_ntoa_long_long>
 80062ae:	6478      	str	r0, [r7, #68]	; 0x44
 80062b0:	e016      	b.n	80062e0 <_vsnprintf+0x8f0>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 80062b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80062b4:	1d1a      	adds	r2, r3, #4
 80062b6:	66ba      	str	r2, [r7, #104]	; 0x68
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	461a      	mov	r2, r3
 80062bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062be:	9305      	str	r3, [sp, #20]
 80062c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062c2:	9304      	str	r3, [sp, #16]
 80062c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062c6:	9303      	str	r3, [sp, #12]
 80062c8:	2310      	movs	r3, #16
 80062ca:	9302      	str	r3, [sp, #8]
 80062cc:	2300      	movs	r3, #0
 80062ce:	9301      	str	r3, [sp, #4]
 80062d0:	9200      	str	r2, [sp, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062d6:	68b9      	ldr	r1, [r7, #8]
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f7fe fdbd 	bl	8004e58 <_ntoa_long>
 80062de:	6478      	str	r0, [r7, #68]	; 0x44
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	3301      	adds	r3, #1
 80062e4:	603b      	str	r3, [r7, #0]
        break;
 80062e6:	e018      	b.n	800631a <_vsnprintf+0x92a>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 80062e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062ea:	1c53      	adds	r3, r2, #1
 80062ec:	647b      	str	r3, [r7, #68]	; 0x44
 80062ee:	68fc      	ldr	r4, [r7, #12]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	68b9      	ldr	r1, [r7, #8]
 80062f4:	2025      	movs	r0, #37	; 0x25
 80062f6:	47a0      	blx	r4
        format++;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	3301      	adds	r3, #1
 80062fc:	603b      	str	r3, [r7, #0]
        break;
 80062fe:	e00c      	b.n	800631a <_vsnprintf+0x92a>

      default :
        out(*format, buffer, idx++, maxlen);
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	7818      	ldrb	r0, [r3, #0]
 8006304:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006306:	1c53      	adds	r3, r2, #1
 8006308:	647b      	str	r3, [r7, #68]	; 0x44
 800630a:	68fc      	ldr	r4, [r7, #12]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	68b9      	ldr	r1, [r7, #8]
 8006310:	47a0      	blx	r4
        format++;
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	3301      	adds	r3, #1
 8006316:	603b      	str	r3, [r7, #0]
        break;
 8006318:	bf00      	nop
  while (*format)
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	781b      	ldrb	r3, [r3, #0]
 800631e:	2b00      	cmp	r3, #0
 8006320:	f47f ab77 	bne.w	8005a12 <_vsnprintf+0x22>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8006324:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	429a      	cmp	r2, r3
 800632a:	d302      	bcc.n	8006332 <_vsnprintf+0x942>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	1e5a      	subs	r2, r3, #1
 8006330:	e000      	b.n	8006334 <_vsnprintf+0x944>
 8006332:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006334:	68fc      	ldr	r4, [r7, #12]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68b9      	ldr	r1, [r7, #8]
 800633a:	2000      	movs	r0, #0
 800633c:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 800633e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8006340:	4618      	mov	r0, r3
 8006342:	3758      	adds	r7, #88	; 0x58
 8006344:	46bd      	mov	sp, r7
 8006346:	bdb0      	pop	{r4, r5, r7, pc}

08006348 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8006348:	b40f      	push	{r0, r1, r2, r3}
 800634a:	b580      	push	{r7, lr}
 800634c:	b086      	sub	sp, #24
 800634e:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8006350:	f107 031c 	add.w	r3, r7, #28
 8006354:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8006356:	1d39      	adds	r1, r7, #4
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	f04f 32ff 	mov.w	r2, #4294967295
 8006362:	4806      	ldr	r0, [pc, #24]	; (800637c <printf_+0x34>)
 8006364:	f7ff fb44 	bl	80059f0 <_vsnprintf>
 8006368:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 800636a:	68fb      	ldr	r3, [r7, #12]
}
 800636c:	4618      	mov	r0, r3
 800636e:	3710      	adds	r7, #16
 8006370:	46bd      	mov	sp, r7
 8006372:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006376:	b004      	add	sp, #16
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	08004b2f 	.word	0x08004b2f

08006380 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006380:	f8df d034 	ldr.w	sp, [pc, #52]	; 80063b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006384:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8006386:	e003      	b.n	8006390 <LoopCopyDataInit>

08006388 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006388:	4b0c      	ldr	r3, [pc, #48]	; (80063bc <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800638a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800638c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800638e:	3104      	adds	r1, #4

08006390 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006390:	480b      	ldr	r0, [pc, #44]	; (80063c0 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8006392:	4b0c      	ldr	r3, [pc, #48]	; (80063c4 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8006394:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8006396:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006398:	d3f6      	bcc.n	8006388 <CopyDataInit>
	ldr	r2, =_sbss
 800639a:	4a0b      	ldr	r2, [pc, #44]	; (80063c8 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 800639c:	e002      	b.n	80063a4 <LoopFillZerobss>

0800639e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800639e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80063a0:	f842 3b04 	str.w	r3, [r2], #4

080063a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80063a4:	4b09      	ldr	r3, [pc, #36]	; (80063cc <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80063a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80063a8:	d3f9      	bcc.n	800639e <FillZerobss>
	
/* Call the clock system intitialization function.*/
  bl  SystemInit 
 80063aa:	f000 f82b 	bl	8006404 <SystemInit>
/* Call static constructors */
  bl __libc_init_array  
 80063ae:	f000 fa47 	bl	8006840 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80063b2:	f7fe fb6b 	bl	8004a8c <main>
	bx	lr
 80063b6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80063b8:	20002000 	.word	0x20002000
	ldr	r3, =_sidata
 80063bc:	08006b20 	.word	0x08006b20
	ldr	r0, =_sdata
 80063c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80063c4:	2000001c 	.word	0x2000001c
	ldr	r2, =_sbss
 80063c8:	2000001c 	.word	0x2000001c
	ldr	r3, = _ebss
 80063cc:	20001da8 	.word	0x20001da8

080063d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80063d0:	e7fe      	b.n	80063d0 <ADC1_IRQHandler>

080063d2 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80063d2:	b480      	push	{r7}
 80063d4:	af00      	add	r7, sp, #0
}
 80063d6:	bf00      	nop
 80063d8:	46bd      	mov	sp, r7
 80063da:	bc80      	pop	{r7}
 80063dc:	4770      	bx	lr

080063de <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80063de:	b480      	push	{r7}
 80063e0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80063e2:	e7fe      	b.n	80063e2 <HardFault_Handler+0x4>

080063e4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80063e4:	b480      	push	{r7}
 80063e6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80063e8:	e7fe      	b.n	80063e8 <MemManage_Handler+0x4>

080063ea <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80063ea:	b480      	push	{r7}
 80063ec:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80063ee:	e7fe      	b.n	80063ee <BusFault_Handler+0x4>

080063f0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80063f0:	b480      	push	{r7}
 80063f2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80063f4:	e7fe      	b.n	80063f4 <UsageFault_Handler+0x4>

080063f6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80063f6:	b480      	push	{r7}
 80063f8:	af00      	add	r7, sp, #0
}
 80063fa:	bf00      	nop
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bc80      	pop	{r7}
 8006400:	4770      	bx	lr
	...

08006404 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006408:	4a17      	ldr	r2, [pc, #92]	; (8006468 <SystemInit+0x64>)
 800640a:	4b17      	ldr	r3, [pc, #92]	; (8006468 <SystemInit+0x64>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f043 0301 	orr.w	r3, r3, #1
 8006412:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8006414:	4914      	ldr	r1, [pc, #80]	; (8006468 <SystemInit+0x64>)
 8006416:	4b14      	ldr	r3, [pc, #80]	; (8006468 <SystemInit+0x64>)
 8006418:	685a      	ldr	r2, [r3, #4]
 800641a:	4b14      	ldr	r3, [pc, #80]	; (800646c <SystemInit+0x68>)
 800641c:	4013      	ands	r3, r2
 800641e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006420:	4a11      	ldr	r2, [pc, #68]	; (8006468 <SystemInit+0x64>)
 8006422:	4b11      	ldr	r3, [pc, #68]	; (8006468 <SystemInit+0x64>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800642a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800642e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006430:	4a0d      	ldr	r2, [pc, #52]	; (8006468 <SystemInit+0x64>)
 8006432:	4b0d      	ldr	r3, [pc, #52]	; (8006468 <SystemInit+0x64>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800643a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800643c:	4a0a      	ldr	r2, [pc, #40]	; (8006468 <SystemInit+0x64>)
 800643e:	4b0a      	ldr	r3, [pc, #40]	; (8006468 <SystemInit+0x64>)
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8006446:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8006448:	4b07      	ldr	r3, [pc, #28]	; (8006468 <SystemInit+0x64>)
 800644a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800644e:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
 8006450:	4b05      	ldr	r3, [pc, #20]	; (8006468 <SystemInit+0x64>)
 8006452:	2200      	movs	r2, #0
 8006454:	62da      	str	r2, [r3, #44]	; 0x2c
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8006456:	f000 f80d 	bl	8006474 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800645a:	4b05      	ldr	r3, [pc, #20]	; (8006470 <SystemInit+0x6c>)
 800645c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006460:	609a      	str	r2, [r3, #8]
#endif 
}
 8006462:	bf00      	nop
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	40021000 	.word	0x40021000
 800646c:	f8ff0000 	.word	0xf8ff0000
 8006470:	e000ed00 	.word	0xe000ed00

08006474 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	af00      	add	r7, sp, #0
#ifdef SYSCLK_FREQ_HSE
  SetSysClockToHSE();
#elif defined SYSCLK_FREQ_24MHz
  SetSysClockTo24();
 8006478:	f000 f802 	bl	8006480 <SetSysClockTo24>
  SetSysClockTo72();
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 800647c:	bf00      	nop
 800647e:	bd80      	pop	{r7, pc}

08006480 <SetSysClockTo24>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo24(void)
{
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8006486:	2300      	movs	r3, #0
 8006488:	607b      	str	r3, [r7, #4]
 800648a:	2300      	movs	r3, #0
 800648c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800648e:	4a30      	ldr	r2, [pc, #192]	; (8006550 <SetSysClockTo24+0xd0>)
 8006490:	4b2f      	ldr	r3, [pc, #188]	; (8006550 <SetSysClockTo24+0xd0>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006498:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800649a:	4b2d      	ldr	r3, [pc, #180]	; (8006550 <SetSysClockTo24+0xd0>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064a2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	3301      	adds	r3, #1
 80064a8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d103      	bne.n	80064b8 <SetSysClockTo24+0x38>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80064b6:	d1f0      	bne.n	800649a <SetSysClockTo24+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80064b8:	4b25      	ldr	r3, [pc, #148]	; (8006550 <SetSysClockTo24+0xd0>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d002      	beq.n	80064ca <SetSysClockTo24+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80064c4:	2301      	movs	r3, #1
 80064c6:	603b      	str	r3, [r7, #0]
 80064c8:	e001      	b.n	80064ce <SetSysClockTo24+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80064ca:	2300      	movs	r3, #0
 80064cc:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d137      	bne.n	8006544 <SetSysClockTo24+0xc4>
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
#endif
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80064d4:	4a1e      	ldr	r2, [pc, #120]	; (8006550 <SetSysClockTo24+0xd0>)
 80064d6:	4b1e      	ldr	r3, [pc, #120]	; (8006550 <SetSysClockTo24+0xd0>)
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80064dc:	4a1c      	ldr	r2, [pc, #112]	; (8006550 <SetSysClockTo24+0xd0>)
 80064de:	4b1c      	ldr	r3, [pc, #112]	; (8006550 <SetSysClockTo24+0xd0>)
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 80064e4:	4a1a      	ldr	r2, [pc, #104]	; (8006550 <SetSysClockTo24+0xd0>)
 80064e6:	4b1a      	ldr	r3, [pc, #104]	; (8006550 <SetSysClockTo24+0xd0>)
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	6053      	str	r3, [r2, #4]
    while((RCC->CR & RCC_CR_PLL2RDY) == 0)
    {
    }   
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
    /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80064ec:	4a18      	ldr	r2, [pc, #96]	; (8006550 <SetSysClockTo24+0xd0>)
 80064ee:	4b18      	ldr	r3, [pc, #96]	; (8006550 <SetSysClockTo24+0xd0>)
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80064f6:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLLMULL6);
 80064f8:	4a15      	ldr	r2, [pc, #84]	; (8006550 <SetSysClockTo24+0xd0>)
 80064fa:	4b15      	ldr	r3, [pc, #84]	; (8006550 <SetSysClockTo24+0xd0>)
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	f443 1398 	orr.w	r3, r3, #1245184	; 0x130000
 8006502:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8006504:	4a12      	ldr	r2, [pc, #72]	; (8006550 <SetSysClockTo24+0xd0>)
 8006506:	4b12      	ldr	r3, [pc, #72]	; (8006550 <SetSysClockTo24+0xd0>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800650e:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8006510:	bf00      	nop
 8006512:	4b0f      	ldr	r3, [pc, #60]	; (8006550 <SetSysClockTo24+0xd0>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800651a:	2b00      	cmp	r3, #0
 800651c:	d0f9      	beq.n	8006512 <SetSysClockTo24+0x92>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800651e:	4a0c      	ldr	r2, [pc, #48]	; (8006550 <SetSysClockTo24+0xd0>)
 8006520:	4b0b      	ldr	r3, [pc, #44]	; (8006550 <SetSysClockTo24+0xd0>)
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	f023 0303 	bic.w	r3, r3, #3
 8006528:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800652a:	4a09      	ldr	r2, [pc, #36]	; (8006550 <SetSysClockTo24+0xd0>)
 800652c:	4b08      	ldr	r3, [pc, #32]	; (8006550 <SetSysClockTo24+0xd0>)
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f043 0302 	orr.w	r3, r3, #2
 8006534:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8006536:	bf00      	nop
 8006538:	4b05      	ldr	r3, [pc, #20]	; (8006550 <SetSysClockTo24+0xd0>)
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	f003 030c 	and.w	r3, r3, #12
 8006540:	2b08      	cmp	r3, #8
 8006542:	d1f9      	bne.n	8006538 <SetSysClockTo24+0xb8>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  } 
}
 8006544:	bf00      	nop
 8006546:	370c      	adds	r7, #12
 8006548:	46bd      	mov	sp, r7
 800654a:	bc80      	pop	{r7}
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	40021000 	.word	0x40021000

08006554 <TIM3_IRQHandler>:
 * Timer 3 ISR
 *
 * @return none.
 **************************************************************************/
void TIM3_IRQHandler(void)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	af00      	add	r7, sp, #0
    if(TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
 8006558:	2101      	movs	r1, #1
 800655a:	4811      	ldr	r0, [pc, #68]	; (80065a0 <TIM3_IRQHandler+0x4c>)
 800655c:	f7fd fd91 	bl	8004082 <TIM_GetITStatus>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d015      	beq.n	8006592 <TIM3_IRQHandler+0x3e>
    {
    	elapsed_ms++;
 8006566:	4b0f      	ldr	r3, [pc, #60]	; (80065a4 <TIM3_IRQHandler+0x50>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	3301      	adds	r3, #1
 800656c:	4a0d      	ldr	r2, [pc, #52]	; (80065a4 <TIM3_IRQHandler+0x50>)
 800656e:	6013      	str	r3, [r2, #0]
    	if(timeOutTimerStatus == 1)
 8006570:	4b0d      	ldr	r3, [pc, #52]	; (80065a8 <TIM3_IRQHandler+0x54>)
 8006572:	781b      	ldrb	r3, [r3, #0]
 8006574:	b2db      	uxtb	r3, r3
 8006576:	2b01      	cmp	r3, #1
 8006578:	d10b      	bne.n	8006592 <TIM3_IRQHandler+0x3e>
    	{
    		if((elapsed_ms - timeOutTimerStartTime) > timeOutTimerAlarmTime)
 800657a:	4b0a      	ldr	r3, [pc, #40]	; (80065a4 <TIM3_IRQHandler+0x50>)
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	4b0b      	ldr	r3, [pc, #44]	; (80065ac <TIM3_IRQHandler+0x58>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	1ad2      	subs	r2, r2, r3
 8006584:	4b0a      	ldr	r3, [pc, #40]	; (80065b0 <TIM3_IRQHandler+0x5c>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	429a      	cmp	r2, r3
 800658a:	d902      	bls.n	8006592 <TIM3_IRQHandler+0x3e>
    			timeOutTimerAlarmStatus = 1;
 800658c:	4b09      	ldr	r3, [pc, #36]	; (80065b4 <TIM3_IRQHandler+0x60>)
 800658e:	2201      	movs	r2, #1
 8006590:	701a      	strb	r2, [r3, #0]
    	}
   }

    TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 8006592:	2101      	movs	r1, #1
 8006594:	4802      	ldr	r0, [pc, #8]	; (80065a0 <TIM3_IRQHandler+0x4c>)
 8006596:	f7fd fd9d 	bl	80040d4 <TIM_ClearITPendingBit>
}
 800659a:	bf00      	nop
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop
 80065a0:	40000400 	.word	0x40000400
 80065a4:	20001d94 	.word	0x20001d94
 80065a8:	20001d98 	.word	0x20001d98
 80065ac:	20001da0 	.word	0x20001da0
 80065b0:	20001d9c 	.word	0x20001d9c
 80065b4:	20001da4 	.word	0x20001da4

080065b8 <timer3_init>:
 * Initializes timer 3 peripheral for delay and millis functions.
 *
 * @return none.
 **************************************************************************/
void timer3_init(void)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 80065be:	2101      	movs	r1, #1
 80065c0:	2002      	movs	r0, #2
 80065c2:	f7fd f9f1 	bl	80039a8 <RCC_APB1PeriphClockCmd>

	//configure timer 3 interrupt
	NVIC_InitTypeDef nvicStructure;
	nvicStructure.NVIC_IRQChannel = TIM3_IRQn;
 80065c6:	231d      	movs	r3, #29
 80065c8:	733b      	strb	r3, [r7, #12]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80065ca:	2300      	movs	r3, #0
 80065cc:	737b      	strb	r3, [r7, #13]
	nvicStructure.NVIC_IRQChannelSubPriority = 1;
 80065ce:	2301      	movs	r3, #1
 80065d0:	73bb      	strb	r3, [r7, #14]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 80065d2:	2301      	movs	r3, #1
 80065d4:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&nvicStructure);
 80065d6:	f107 030c 	add.w	r3, r7, #12
 80065da:	4618      	mov	r0, r3
 80065dc:	f7fc fe54 	bl	8003288 <NVIC_Init>
	 * interrupt.
	 *
	 * TIM_Period is actually auto reload register(ARR).
	 */
	TIM_TimeBaseInitTypeDef timerInitStructure;
	timerInitStructure.TIM_Prescaler = 2400-1;
 80065e0:	f640 135f 	movw	r3, #2399	; 0x95f
 80065e4:	803b      	strh	r3, [r7, #0]
	timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80065e6:	2300      	movs	r3, #0
 80065e8:	807b      	strh	r3, [r7, #2]
	timerInitStructure.TIM_Period = 10-1;
 80065ea:	2309      	movs	r3, #9
 80065ec:	80bb      	strh	r3, [r7, #4]
	timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80065ee:	2300      	movs	r3, #0
 80065f0:	80fb      	strh	r3, [r7, #6]
	timerInitStructure.TIM_RepetitionCounter = 0;
 80065f2:	2300      	movs	r3, #0
 80065f4:	723b      	strb	r3, [r7, #8]
	TIM_TimeBaseInit(TIM3, &timerInitStructure);
 80065f6:	463b      	mov	r3, r7
 80065f8:	4619      	mov	r1, r3
 80065fa:	4808      	ldr	r0, [pc, #32]	; (800661c <timer3_init+0x64>)
 80065fc:	f7fd f9f2 	bl	80039e4 <TIM_TimeBaseInit>

	TIM_ITConfig(TIM3, TIM_IT_Update , ENABLE);
 8006600:	2201      	movs	r2, #1
 8006602:	2101      	movs	r1, #1
 8006604:	4805      	ldr	r0, [pc, #20]	; (800661c <timer3_init+0x64>)
 8006606:	f7fd fc8a 	bl	8003f1e <TIM_ITConfig>
	TIM_Cmd(TIM3, ENABLE);
 800660a:	2101      	movs	r1, #1
 800660c:	4803      	ldr	r0, [pc, #12]	; (800661c <timer3_init+0x64>)
 800660e:	f7fd fc67 	bl	8003ee0 <TIM_Cmd>
}
 8006612:	bf00      	nop
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	40000400 	.word	0x40000400

08006620 <motors_pwm_init>:
 * initializes timer 2 to output PWM signals
 *
 * @return none.
 **************************************************************************/
void motors_pwm_init(void)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b088      	sub	sp, #32
 8006624:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8006626:	2101      	movs	r1, #1
 8006628:	2001      	movs	r0, #1
 800662a:	f7fd f9bd 	bl	80039a8 <RCC_APB1PeriphClockCmd>
	/* GPIOA and GPIOB clock enable */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 800662e:	2101      	movs	r1, #1
 8006630:	2005      	movs	r0, #5
 8006632:	f7fd f99b 	bl	800396c <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
 8006636:	230f      	movs	r3, #15
 8006638:	803b      	strh	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800663a:	2318      	movs	r3, #24
 800663c:	70fb      	strb	r3, [r7, #3]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800663e:	2303      	movs	r3, #3
 8006640:	70bb      	strb	r3, [r7, #2]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8006642:	463b      	mov	r3, r7
 8006644:	4619      	mov	r1, r3
 8006646:	4830      	ldr	r0, [pc, #192]	; (8006708 <motors_pwm_init+0xe8>)
 8006648:	f7fc fe80 	bl	800334c <GPIO_Init>

	TIM_TimeBaseStructure.TIM_Period = MOTOR_TIM_ARR_REG_VAL;
 800664c:	23c7      	movs	r3, #199	; 0xc7
 800664e:	833b      	strh	r3, [r7, #24]
	TIM_TimeBaseStructure.TIM_Prescaler = MOTOR_TIM_PRESCALER_VAL;
 8006650:	f640 135f 	movw	r3, #2399	; 0x95f
 8006654:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8006656:	2300      	movs	r3, #0
 8006658:	837b      	strh	r3, [r7, #26]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800665a:	2300      	movs	r3, #0
 800665c:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800665e:	f107 0314 	add.w	r3, r7, #20
 8006662:	4619      	mov	r1, r3
 8006664:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8006668:	f7fd f9bc 	bl	80039e4 <TIM_TimeBaseInit>

	/* PWM1 Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800666c:	2360      	movs	r3, #96	; 0x60
 800666e:	80bb      	strh	r3, [r7, #4]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8006670:	2301      	movs	r3, #1
 8006672:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_Pulse = 0;
 8006674:	2300      	movs	r3, #0
 8006676:	817b      	strh	r3, [r7, #10]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8006678:	2300      	movs	r3, #0
 800667a:	81bb      	strh	r3, [r7, #12]
	TIM_OC1Init(TIM2, &TIM_OCInitStructure);
 800667c:	1d3b      	adds	r3, r7, #4
 800667e:	4619      	mov	r1, r3
 8006680:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8006684:	f7fd fa2a 	bl	8003adc <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8006688:	2108      	movs	r1, #8
 800668a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800668e:	f7fd fc88 	bl	8003fa2 <TIM_OC1PreloadConfig>

	/* PWM1 Mode configuration: Channel2 */
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8006692:	2301      	movs	r3, #1
 8006694:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_Pulse = 0;
 8006696:	2300      	movs	r3, #0
 8006698:	817b      	strh	r3, [r7, #10]
	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 800669a:	1d3b      	adds	r3, r7, #4
 800669c:	4619      	mov	r1, r3
 800669e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80066a2:	f7fd faa7 	bl	8003bf4 <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80066a6:	2108      	movs	r1, #8
 80066a8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80066ac:	f7fd fc94 	bl	8003fd8 <TIM_OC2PreloadConfig>

	/* PWM1 Mode configuration: Channel3 */
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80066b0:	2301      	movs	r3, #1
 80066b2:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_Pulse = 0;
 80066b4:	2300      	movs	r3, #0
 80066b6:	817b      	strh	r3, [r7, #10]
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 80066b8:	1d3b      	adds	r3, r7, #4
 80066ba:	4619      	mov	r1, r3
 80066bc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80066c0:	f7fd fb20 	bl	8003d04 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80066c4:	2108      	movs	r1, #8
 80066c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80066ca:	f7fd fca2 	bl	8004012 <TIM_OC3PreloadConfig>

	/* PWM1 Mode configuration: Channel4 */
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80066ce:	2301      	movs	r3, #1
 80066d0:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_Pulse = 0;
 80066d2:	2300      	movs	r3, #0
 80066d4:	817b      	strh	r3, [r7, #10]
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 80066d6:	1d3b      	adds	r3, r7, #4
 80066d8:	4619      	mov	r1, r3
 80066da:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80066de:	f7fd fb97 	bl	8003e10 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80066e2:	2108      	movs	r1, #8
 80066e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80066e8:	f7fd fcae 	bl	8004048 <TIM_OC4PreloadConfig>

	TIM_ARRPreloadConfig(TIM2, ENABLE);
 80066ec:	2101      	movs	r1, #1
 80066ee:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80066f2:	f7fd fc37 	bl	8003f64 <TIM_ARRPreloadConfig>
	/* TIM3 enable counter */
	TIM_Cmd(TIM2, ENABLE);
 80066f6:	2101      	movs	r1, #1
 80066f8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80066fc:	f7fd fbf0 	bl	8003ee0 <TIM_Cmd>
}
 8006700:	bf00      	nop
 8006702:	3720      	adds	r7, #32
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}
 8006708:	40010800 	.word	0x40010800

0800670c <millis>:
 * for tracking the current time
 *
 * @retval current time in milliseconds
 **************************************************************************/
uint32_t millis(void)
{
 800670c:	b480      	push	{r7}
 800670e:	af00      	add	r7, sp, #0
	return elapsed_ms;
 8006710:	4b02      	ldr	r3, [pc, #8]	; (800671c <millis+0x10>)
 8006712:	681b      	ldr	r3, [r3, #0]
}
 8006714:	4618      	mov	r0, r3
 8006716:	46bd      	mov	sp, r7
 8006718:	bc80      	pop	{r7}
 800671a:	4770      	bx	lr
 800671c:	20001d94 	.word	0x20001d94

08006720 <delay_ms>:
 *
 * @param delay_ms: delay time in milli seconds
 * @return none.
 **************************************************************************/
void delay_ms(uint32_t delay_ms)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
	uint32_t currentTime_ms;
	uint32_t startTime_ms;

	startTime_ms = millis();
 8006728:	f7ff fff0 	bl	800670c <millis>
 800672c:	60f8      	str	r0, [r7, #12]
	while(1)
	{
		currentTime_ms = millis();
 800672e:	f7ff ffed 	bl	800670c <millis>
 8006732:	60b8      	str	r0, [r7, #8]
		if((currentTime_ms-startTime_ms)>delay_ms)
 8006734:	68ba      	ldr	r2, [r7, #8]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	1ad2      	subs	r2, r2, r3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	429a      	cmp	r2, r3
 800673e:	d800      	bhi.n	8006742 <delay_ms+0x22>
		currentTime_ms = millis();
 8006740:	e7f5      	b.n	800672e <delay_ms+0xe>
			return ;
 8006742:	bf00      	nop
	}
}
 8006744:	3710      	adds	r7, #16
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
	...

0800674c <timeout_alarm_set>:
 *
 * @param alarmTime_ms: timeout time in milliseconds.
 * @return none.
 **************************************************************************/
void timeout_alarm_set(uint32_t alarmTime_ms)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b082      	sub	sp, #8
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
	timeOutTimerStartTime = millis();
 8006754:	f7ff ffda 	bl	800670c <millis>
 8006758:	4602      	mov	r2, r0
 800675a:	4b07      	ldr	r3, [pc, #28]	; (8006778 <timeout_alarm_set+0x2c>)
 800675c:	601a      	str	r2, [r3, #0]
	timeOutTimerStatus = 1;
 800675e:	4b07      	ldr	r3, [pc, #28]	; (800677c <timeout_alarm_set+0x30>)
 8006760:	2201      	movs	r2, #1
 8006762:	701a      	strb	r2, [r3, #0]
	timeOutTimerAlarmTime = alarmTime_ms;
 8006764:	4a06      	ldr	r2, [pc, #24]	; (8006780 <timeout_alarm_set+0x34>)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6013      	str	r3, [r2, #0]
	timeOutTimerAlarmStatus = 0;
 800676a:	4b06      	ldr	r3, [pc, #24]	; (8006784 <timeout_alarm_set+0x38>)
 800676c:	2200      	movs	r2, #0
 800676e:	701a      	strb	r2, [r3, #0]
}
 8006770:	bf00      	nop
 8006772:	3708      	adds	r7, #8
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}
 8006778:	20001da0 	.word	0x20001da0
 800677c:	20001d98 	.word	0x20001d98
 8006780:	20001d9c 	.word	0x20001d9c
 8006784:	20001da4 	.word	0x20001da4

08006788 <timeout_alarm_status_check>:
 * checks if timeout has occurred
 *
 * retval 1 if timeout happened. else 0.
 **************************************************************************/
uint8_t timeout_alarm_status_check(void)
{
 8006788:	b480      	push	{r7}
 800678a:	af00      	add	r7, sp, #0
	return timeOutTimerAlarmStatus;
 800678c:	4b03      	ldr	r3, [pc, #12]	; (800679c <timeout_alarm_status_check+0x14>)
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	b2db      	uxtb	r3, r3
}
 8006792:	4618      	mov	r0, r3
 8006794:	46bd      	mov	sp, r7
 8006796:	bc80      	pop	{r7}
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	20001da4 	.word	0x20001da4

080067a0 <timeout_alarm_off>:
 * turns off the alarm.
 *
 * @return none.
 **************************************************************************/
void timeout_alarm_off(void)
{
 80067a0:	b480      	push	{r7}
 80067a2:	af00      	add	r7, sp, #0
	timeOutTimerStatus = 0;
 80067a4:	4b04      	ldr	r3, [pc, #16]	; (80067b8 <timeout_alarm_off+0x18>)
 80067a6:	2200      	movs	r2, #0
 80067a8:	701a      	strb	r2, [r3, #0]
	timeOutTimerAlarmStatus = 0;
 80067aa:	4b04      	ldr	r3, [pc, #16]	; (80067bc <timeout_alarm_off+0x1c>)
 80067ac:	2200      	movs	r2, #0
 80067ae:	701a      	strb	r2, [r3, #0]
}
 80067b0:	bf00      	nop
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bc80      	pop	{r7}
 80067b6:	4770      	bx	lr
 80067b8:	20001d98 	.word	0x20001d98
 80067bc:	20001da4 	.word	0x20001da4

080067c0 <uart_console_init>:
 *
 * @param baudRate: uart baud rate
 * @return none.
 **************************************************************************/
void uart_console_init(uint32_t baudRate)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b088      	sub	sp, #32
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;

	/* Enable peripheral clocks for USART1 on GPIOA */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA |
 80067c8:	2101      	movs	r1, #1
 80067ca:	f244 0005 	movw	r0, #16389	; 0x4005
 80067ce:	f7fd f8cd 	bl	800396c <RCC_APB2PeriphClockCmd>
						   RCC_APB2Periph_AFIO, ENABLE);

	/* Configure PA9 and PA10 as USART1 TX/RX */

	/* PA9 = alternate function push/pull output */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80067d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067d6:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80067d8:	2303      	movs	r3, #3
 80067da:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80067dc:	2318      	movs	r3, #24
 80067de:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80067e0:	f107 031c 	add.w	r3, r7, #28
 80067e4:	4619      	mov	r1, r3
 80067e6:	4814      	ldr	r0, [pc, #80]	; (8006838 <uart_console_init+0x78>)
 80067e8:	f7fc fdb0 	bl	800334c <GPIO_Init>

	/* PA10 = floating input */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80067ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067f0:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80067f2:	2304      	movs	r3, #4
 80067f4:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80067f6:	f107 031c 	add.w	r3, r7, #28
 80067fa:	4619      	mov	r1, r3
 80067fc:	480e      	ldr	r0, [pc, #56]	; (8006838 <uart_console_init+0x78>)
 80067fe:	f7fc fda5 	bl	800334c <GPIO_Init>

	/* Configure and initialize usart... */
	USART_InitStructure.USART_BaudRate = baudRate;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8006806:	2300      	movs	r3, #0
 8006808:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800680a:	2300      	movs	r3, #0
 800680c:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 800680e:	2300      	movs	r3, #0
 8006810:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8006812:	2300      	movs	r3, #0
 8006814:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8006816:	230c      	movs	r3, #12
 8006818:	82fb      	strh	r3, [r7, #22]

	USART_Init(USART1, &USART_InitStructure);
 800681a:	f107 030c 	add.w	r3, r7, #12
 800681e:	4619      	mov	r1, r3
 8006820:	4806      	ldr	r0, [pc, #24]	; (800683c <uart_console_init+0x7c>)
 8006822:	f7fd fc67 	bl	80040f4 <USART_Init>

	/* Enable USART1 */
	USART_Cmd(USART1, ENABLE);
 8006826:	2101      	movs	r1, #1
 8006828:	4804      	ldr	r0, [pc, #16]	; (800683c <uart_console_init+0x7c>)
 800682a:	f7fd fd1d 	bl	8004268 <USART_Cmd>
}
 800682e:	bf00      	nop
 8006830:	3720      	adds	r7, #32
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	40010800 	.word	0x40010800
 800683c:	40013800 	.word	0x40013800

08006840 <__libc_init_array>:
 8006840:	b570      	push	{r4, r5, r6, lr}
 8006842:	2500      	movs	r5, #0
 8006844:	4e0c      	ldr	r6, [pc, #48]	; (8006878 <__libc_init_array+0x38>)
 8006846:	4c0d      	ldr	r4, [pc, #52]	; (800687c <__libc_init_array+0x3c>)
 8006848:	1ba4      	subs	r4, r4, r6
 800684a:	10a4      	asrs	r4, r4, #2
 800684c:	42a5      	cmp	r5, r4
 800684e:	d109      	bne.n	8006864 <__libc_init_array+0x24>
 8006850:	f000 f82e 	bl	80068b0 <_init>
 8006854:	2500      	movs	r5, #0
 8006856:	4e0a      	ldr	r6, [pc, #40]	; (8006880 <__libc_init_array+0x40>)
 8006858:	4c0a      	ldr	r4, [pc, #40]	; (8006884 <__libc_init_array+0x44>)
 800685a:	1ba4      	subs	r4, r4, r6
 800685c:	10a4      	asrs	r4, r4, #2
 800685e:	42a5      	cmp	r5, r4
 8006860:	d105      	bne.n	800686e <__libc_init_array+0x2e>
 8006862:	bd70      	pop	{r4, r5, r6, pc}
 8006864:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006868:	4798      	blx	r3
 800686a:	3501      	adds	r5, #1
 800686c:	e7ee      	b.n	800684c <__libc_init_array+0xc>
 800686e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006872:	4798      	blx	r3
 8006874:	3501      	adds	r5, #1
 8006876:	e7f2      	b.n	800685e <__libc_init_array+0x1e>
 8006878:	08006b18 	.word	0x08006b18
 800687c:	08006b18 	.word	0x08006b18
 8006880:	08006b18 	.word	0x08006b18
 8006884:	08006b1c 	.word	0x08006b1c

08006888 <memcpy>:
 8006888:	b510      	push	{r4, lr}
 800688a:	1e43      	subs	r3, r0, #1
 800688c:	440a      	add	r2, r1
 800688e:	4291      	cmp	r1, r2
 8006890:	d100      	bne.n	8006894 <memcpy+0xc>
 8006892:	bd10      	pop	{r4, pc}
 8006894:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006898:	f803 4f01 	strb.w	r4, [r3, #1]!
 800689c:	e7f7      	b.n	800688e <memcpy+0x6>

0800689e <memset>:
 800689e:	4603      	mov	r3, r0
 80068a0:	4402      	add	r2, r0
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d100      	bne.n	80068a8 <memset+0xa>
 80068a6:	4770      	bx	lr
 80068a8:	f803 1b01 	strb.w	r1, [r3], #1
 80068ac:	e7f9      	b.n	80068a2 <memset+0x4>
	...

080068b0 <_init>:
 80068b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068b2:	bf00      	nop
 80068b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068b6:	bc08      	pop	{r3}
 80068b8:	469e      	mov	lr, r3
 80068ba:	4770      	bx	lr

080068bc <_fini>:
 80068bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068be:	bf00      	nop
 80068c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068c2:	bc08      	pop	{r3}
 80068c4:	469e      	mov	lr, r3
 80068c6:	4770      	bx	lr
