
*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 344.563 ; gain = 134.527
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (28#1) [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:44 ; elapsed = 00:01:56 . Memory (MB): peak = 554.738 ; gain = 344.703
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 554.738 ; gain = 344.703
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 684.746 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:21 ; elapsed = 00:02:35 . Memory (MB): peak = 684.746 ; gain = 474.711
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:21 ; elapsed = 00:02:35 . Memory (MB): peak = 684.746 ; gain = 474.711
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:35 . Memory (MB): peak = 684.746 ; gain = 474.711
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:23 ; elapsed = 00:02:37 . Memory (MB): peak = 684.746 ; gain = 474.711
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:40 . Memory (MB): peak = 684.746 ; gain = 474.711
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:49 ; elapsed = 00:03:04 . Memory (MB): peak = 684.746 ; gain = 474.711
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:03:05 . Memory (MB): peak = 691.875 ; gain = 481.840
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:03:06 . Memory (MB): peak = 700.301 ; gain = 490.266
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:03:08 . Memory (MB): peak = 700.301 ; gain = 490.266
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:03:08 . Memory (MB): peak = 700.301 ; gain = 490.266
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:08 . Memory (MB): peak = 700.301 ; gain = 490.266
Finished Renaming Generated Ports : Time (s): cpu = 00:02:52 ; elapsed = 00:03:08 . Memory (MB): peak = 700.301 ; gain = 490.266
Finished Handling Custom Attributes : Time (s): cpu = 00:02:53 ; elapsed = 00:03:08 . Memory (MB): peak = 700.301 ; gain = 490.266
Finished Renaming Generated Nets : Time (s): cpu = 00:02:53 ; elapsed = 00:03:08 . Memory (MB): peak = 700.301 ; gain = 490.266

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    34|
|3     |LUT3     |     9|
|4     |LUT4     |    39|
|5     |LUT5     |    12|
|6     |LUT6     |    11|
|7     |MUXCY    |    30|
|8     |RAMB36E1 |     1|
|9     |FDCE     |   146|
|10    |FDPE     |    27|
|11    |FDRE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:03:08 . Memory (MB): peak = 700.301 ; gain = 490.266
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1164.293 ; gain = 443.582
synth_design: Time (s): cpu = 00:03:01 ; elapsed = 00:03:11 . Memory (MB): peak = 1164.305 ; gain = 904.457
