{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767868773393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767868773394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  8 11:39:33 2026 " "Processing started: Thu Jan  8 11:39:33 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767868773394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868773394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868773394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767868773721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767868773721 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios.qsys " "Elaborating Platform Designer system entity \"nios.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868780866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:43 Progress: Loading sopc/nios.qsys " "2026.01.08.11:39:43 Progress: Loading sopc/nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868783780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:44 Progress: Reading input file " "2026.01.08.11:39:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868784003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:44 Progress: Adding clk_0 \[clock_source 24.1\] " "2026.01.08.11:39:44 Progress: Adding clk_0 \[clock_source 24.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868784064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:44 Progress: Parameterizing module clk_0 " "2026.01.08.11:39:44 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868784450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:44 Progress: Adding i2c_0 \[altera_avalon_i2c 24.1\] " "2026.01.08.11:39:44 Progress: Adding i2c_0 \[altera_avalon_i2c 24.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868784451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:44 Progress: Parameterizing module i2c_0 " "2026.01.08.11:39:44 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868784958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:44 Progress: Adding intel_niosv_m_0 \[intel_niosv_m 26.0.0\] " "2026.01.08.11:39:44 Progress: Adding intel_niosv_m_0 \[intel_niosv_m 26.0.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868784960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:44 Progress: Parameterizing module intel_niosv_m_0 " "2026.01.08.11:39:44 Progress: Parameterizing module intel_niosv_m_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868784998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:44 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 24.1\] " "2026.01.08.11:39:44 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 24.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868784999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:45 Progress: Parameterizing module jtag_uart_0 " "2026.01.08.11:39:45 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:45 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 24.1\] " "2026.01.08.11:39:45 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 24.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:45 Progress: Parameterizing module onchip_memory2_0 " "2026.01.08.11:39:45 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:45 Progress: Adding pio_0 \[altera_avalon_pio 24.1\] " "2026.01.08.11:39:45 Progress: Adding pio_0 \[altera_avalon_pio 24.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:45 Progress: Parameterizing module pio_0 " "2026.01.08.11:39:45 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:45 Progress: Building connections " "2026.01.08.11:39:45 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:45 Progress: Parameterizing connections " "2026.01.08.11:39:45 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:45 Progress: Validating " "2026.01.08.11:39:45 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.08.11:39:45 Progress: Done reading input file " "2026.01.08.11:39:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785596 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios.intel_niosv_m_0: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored " "Nios.intel_niosv_m_0: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785849 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios.intel_niosv_m_0: Properties (associatedClock) have been set on interface ndm_reset_in - in composed mode these are ignored " "Nios.intel_niosv_m_0: Properties (associatedClock) have been set on interface ndm_reset_in - in composed mode these are ignored" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785849 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios.intel_niosv_m_0: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored " "Nios.intel_niosv_m_0: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785849 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios.intel_niosv_m_0: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored " "Nios.intel_niosv_m_0: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785850 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios.i2c_0: Interrupt sender i2c_0.interrupt_sender is not connected to an interrupt receiver " "Nios.i2c_0: Interrupt sender i2c_0.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785852 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Nios.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868785852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Generating \"nios\" for QUARTUS_SYNTH " "Nios: Generating \"nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868786521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0: \"nios\" instantiated altera_avalon_i2c \"i2c_0\" " "I2c_0: \"nios\" instantiated altera_avalon_i2c \"i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868789525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intel_niosv_m_0: \"nios\" instantiated intel_niosv_m \"intel_niosv_m_0\" " "Intel_niosv_m_0: \"nios\" instantiated intel_niosv_m \"intel_niosv_m_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868789629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868789631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868789639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/knn64/intelFPGA_lite/24.1std/quartus/linux64/perl/bin/perl -I /home/knn64/intelFPGA_lite/24.1std/quartus/linux64/perl/lib -I /home/knn64/intelFPGA_lite/24.1std/quartus/sopc_builder/bin/europa -I /home/knn64/intelFPGA_lite/24.1std/quartus/sopc_builder/bin -I /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=/tmp/alt0461_4270629084949053753.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/knn64/intelFPGA_lite/24.1std/quartus --verilog --config=/tmp/alt0461_4270629084949053753.dir/0004_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/knn64/intelFPGA_lite/24.1std/quartus/linux64/perl/bin/perl -I /home/knn64/intelFPGA_lite/24.1std/quartus/linux64/perl/lib -I /home/knn64/intelFPGA_lite/24.1std/quartus/sopc_builder/bin/europa -I /home/knn64/intelFPGA_lite/24.1std/quartus/sopc_builder/bin -I /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=/tmp/alt0461_4270629084949053753.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/knn64/intelFPGA_lite/24.1std/quartus --verilog --config=/tmp/alt0461_4270629084949053753.dir/0004_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868789639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868789962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868789967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'nios_pio_0' " "Pio_0: Starting RTL generation for module 'nios_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868789973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/knn64/intelFPGA_lite/24.1std/quartus/linux64/perl/bin/perl -I /home/knn64/intelFPGA_lite/24.1std/quartus/linux64/perl/lib -I /home/knn64/intelFPGA_lite/24.1std/quartus/sopc_builder/bin/europa -I /home/knn64/intelFPGA_lite/24.1std/quartus/sopc_builder/bin -I /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_0 --dir=/tmp/alt0461_4270629084949053753.dir/0005_pio_0_gen/ --quartus_dir=/home/knn64/intelFPGA_lite/24.1std/quartus --verilog --config=/tmp/alt0461_4270629084949053753.dir/0005_pio_0_gen//nios_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/knn64/intelFPGA_lite/24.1std/quartus/linux64/perl/bin/perl -I /home/knn64/intelFPGA_lite/24.1std/quartus/linux64/perl/lib -I /home/knn64/intelFPGA_lite/24.1std/quartus/sopc_builder/bin/europa -I /home/knn64/intelFPGA_lite/24.1std/quartus/sopc_builder/bin -I /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/knn64/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_0 --dir=/tmp/alt0461_4270629084949053753.dir/0005_pio_0_gen/ --quartus_dir=/home/knn64/intelFPGA_lite/24.1std/quartus --verilog --config=/tmp/alt0461_4270629084949053753.dir/0005_pio_0_gen//nios_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868789974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'nios_pio_0' " "Pio_0: Done RTL generation for module 'nios_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868790095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"nios\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"nios\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868790096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868790665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868790744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868790801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868790855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868790917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868790971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosv_reset_controller: \"Generating: niosv_reset_controller\" " "Niosv_reset_controller: \"Generating: niosv_reset_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hart: \"intel_niosv_m_0\" instantiated intel_niosv_m_unit \"hart\" " "Hart: \"intel_niosv_m_0\" instantiated intel_niosv_m_unit \"hart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_module: \"intel_niosv_m_0\" instantiated intel_niosv_timer_msip \"timer_module\" " "Timer_module: \"intel_niosv_m_0\" instantiated intel_niosv_timer_msip \"timer_module\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dbg_mod: \"intel_niosv_m_0\" instantiated intel_niosv_dbg_mod \"dbg_mod\" " "Dbg_mod: \"intel_niosv_m_0\" instantiated intel_niosv_dbg_mod \"dbg_mod\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv " "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_reset_synchronizer.v " "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_reset_synchronizer.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_reset_controller.v " "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_reset_controller.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_reset_controller.sdc " "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_reset_controller.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"intel_niosv_m_0\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"intel_niosv_m_0\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intel_niosv_m_0_data_manager_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"intel_niosv_m_0_data_manager_agent\" " "Intel_niosv_m_0_data_manager_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"intel_niosv_m_0_data_manager_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intel_niosv_m_0_instruction_manager_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"intel_niosv_m_0_instruction_manager_wr_limiter\" " "Intel_niosv_m_0_instruction_manager_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"intel_niosv_m_0_instruction_manager_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosv_reset_controller: \"hart\" instantiated intel_niosv_m_unit \"niosv_reset_controller\" " "Niosv_reset_controller: \"hart\" instantiated intel_niosv_m_unit \"niosv_reset_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Done \"nios\" with 33 modules, 98 files " "Nios: Done \"nios\" with 33 modules, 98 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868791702 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios.qsys " "Finished elaborating Platform Designer system entity \"nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868792675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "../sopc/nios/synthesis/nios.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793095 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "../sopc/nios/synthesis/nios.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/rtl/tp_nios_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/rtl/tp_nios_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_nios_v-rtl " "Found design unit 1: tp_nios_v-rtl" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/rtl/tp_nios_v.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793096 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_nios_v " "Found entity 1: tp_nios_v" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/rtl/tp_nios_v.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "db/ip/nios/nios.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altecc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altecc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altecc_dec " "Found entity 1: altecc_dec" {  } { { "db/ip/nios/submodules/altecc_dec.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altecc_dec.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altecc_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altecc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altecc_enc " "Found entity 1: altecc_enc" {  } { { "db/ip/nios/submodules/altecc_enc.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altecc_enc.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793381 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767868793382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793382 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767868793383 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767868793383 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767868793383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793386 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767868793387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_spksupp.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_txout.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767868793389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_jtag_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_jtag_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart " "Found entity 1: altera_avalon_jtag_uart" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_jtag_uart_log_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_jtag_uart_log_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_log_module " "Found entity 1: altera_avalon_jtag_uart_log_module" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart_log_module.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart_log_module.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_scfifo_r" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_r.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_scfifo_w" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/nios/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/nios/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793399 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nios/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793403 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nios/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nios/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793408 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer db/ip/nios/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"db/ip/nios/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "db/ip/nios/submodules/altera_std_synchronizer.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1767868793409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "db/ip/nios/submodules/altera_std_synchronizer.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793409 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle db/ip/nios/submodules/altera_std_synchronizer_bundle.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"db/ip/nios/submodules/altera_std_synchronizer_bundle.v\" instead of from Quartus Prime megafunction library" {  } { { "db/ip/nios/submodules/altera_std_synchronizer_bundle.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1767868793410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_bundle " "Found entity 1: altera_std_synchronizer_bundle" {  } { { "db/ip/nios/submodules/altera_std_synchronizer_bundle.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/nios/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/ecc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/ecc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_dec " "Found entity 1: ecc_dec" {  } { { "db/ip/nios/submodules/ecc_dec.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/ecc_dec.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/ecc_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/ecc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_enc " "Found entity 1: ecc_enc" {  } { { "db/ip/nios/submodules/ecc_enc.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/ecc_enc.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_intel_niosv_m_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_intel_niosv_m_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0 " "Found entity 1: nios_intel_niosv_m_0" {  } { { "db/ip/nios/submodules/nios_intel_niosv_m_0.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_intel_niosv_m_0_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_intel_niosv_m_0_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0_hart " "Found entity 1: nios_intel_niosv_m_0_hart" {  } { { "db/ip/nios/submodules/nios_intel_niosv_m_0_hart.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0_hart.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_intel_niosv_m_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_intel_niosv_m_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0_irq_mapper " "Found entity 1: nios_intel_niosv_m_0_irq_mapper" {  } { { "db/ip/nios/submodules/nios_intel_niosv_m_0_irq_mapper.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793707 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793708 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793709 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767868793709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793710 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_006 " "Found entity 2: nios_mm_interconnect_0_router_006" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0 " "Found entity 1: nios_pio_0" {  } { { "db/ip/nios/submodules/nios_pio_0.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_alu " "Found entity 1: niosv_alu" {  } { { "db/ip/nios/submodules/niosv_alu.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_alu.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_bus_req.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_bus_req.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_bus_req " "Found entity 1: niosv_bus_req" {  } { { "db/ip/nios/submodules/niosv_bus_req.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_bus_req.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868793982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868793982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_c_D_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_c_D_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_D_stage " "Found entity 1: niosv_c_D_stage" {  } { { "db/ip/nios/submodules/niosv_c_D_stage.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_c_D_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868794116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868794116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_c_E_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_c_E_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_E_stage " "Found entity 1: niosv_c_E_stage" {  } { { "db/ip/nios/submodules/niosv_c_E_stage.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_c_E_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868794254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868794254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_c_M0_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_c_M0_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_M0_stage " "Found entity 1: niosv_c_M0_stage" {  } { { "db/ip/nios/submodules/niosv_c_M0_stage.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_c_M0_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868794391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868794391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_c_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_c_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_core " "Found entity 1: niosv_c_core" {  } { { "db/ip/nios/submodules/niosv_c_core.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_c_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868794565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868794565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_c_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_c_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_csr " "Found entity 1: niosv_c_csr" {  } { { "db/ip/nios/submodules/niosv_c_csr.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_c_csr.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868794759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868794759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_c_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_c_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_decoder " "Found entity 1: niosv_c_decoder" {  } { { "db/ip/nios/submodules/niosv_c_decoder.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_c_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868794905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868794905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csr " "Found entity 1: niosv_csr" {  } { { "db/ip/nios/submodules/niosv_csr.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_csr.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868795121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868795121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_csrind_host.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_csrind_host.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csrind_host " "Found entity 1: niosv_csrind_host" {  } { { "db/ip/nios/submodules/niosv_csrind_host.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_csrind_host.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868795256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868795256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_csrind_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_csrind_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csrind_if " "Found entity 1: niosv_csrind_if" {  } { { "db/ip/nios/submodules/niosv_csrind_if.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_csrind_if.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868795386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868795386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_debug_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_debug_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_module " "Found entity 1: niosv_debug_module" {  } { { "db/ip/nios/submodules/niosv_debug_module.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_debug_module.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868795577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868795577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_dm_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/nios/submodules/niosv_dm_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_dm_def (SystemVerilog) (nios) " "Found design unit 1: niosv_dm_def (SystemVerilog) (nios)" {  } { { "db/ip/nios/submodules/niosv_dm_def.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_def.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868795716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868795716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_dm_jtag2mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_dm_jtag2mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_jtag2mm " "Found entity 1: niosv_dm_jtag2mm" {  } { { "db/ip/nios/submodules/niosv_dm_jtag2mm.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_jtag2mm.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868795862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868795862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_dm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_dm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_top " "Found entity 1: niosv_dm_top" {  } { { "db/ip/nios/submodules/niosv_dm_top.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_top.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868795996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868795996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_instr_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_instr_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_instr_buffer " "Found entity 1: niosv_instr_buffer" {  } { { "db/ip/nios/submodules/niosv_instr_buffer.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_instr_buffer.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868796128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868796128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_interrupt_handler " "Found entity 1: niosv_interrupt_handler" {  } { { "db/ip/nios/submodules/niosv_interrupt_handler.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_interrupt_handler.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868796264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868796264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_lsu " "Found entity 1: niosv_lsu" {  } { { "db/ip/nios/submodules/niosv_lsu.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_lsu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868796423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868796423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_m_D_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_m_D_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_D_stage " "Found entity 1: niosv_m_D_stage" {  } { { "db/ip/nios/submodules/niosv_m_D_stage.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_D_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868796563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868796563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_m_E_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_m_E_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_E_stage " "Found entity 1: niosv_m_E_stage" {  } { { "db/ip/nios/submodules/niosv_m_E_stage.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_E_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868796703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868796703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_m_M0_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_m_M0_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_M0_stage " "Found entity 1: niosv_m_M0_stage" {  } { { "db/ip/nios/submodules/niosv_m_M0_stage.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_M0_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868796848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868796848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_m_W_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_m_W_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_W_stage " "Found entity 1: niosv_m_W_stage" {  } { { "db/ip/nios/submodules/niosv_m_W_stage.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_W_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868796980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868796980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_m_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_m_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_core " "Found entity 1: niosv_m_core" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868797188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868797188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_m_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_m_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_decoder " "Found entity 1: niosv_m_decoder" {  } { { "db/ip/nios/submodules/niosv_m_decoder.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868797333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868797333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_m_instr_prefetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_m_instr_prefetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_instr_prefetch " "Found entity 1: niosv_m_instr_prefetch" {  } { { "db/ip/nios/submodules/niosv_m_instr_prefetch.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_instr_prefetch.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868797476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868797476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_mem_op_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_mem_op_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_mem_op_state " "Found entity 1: niosv_mem_op_state" {  } { { "db/ip/nios/submodules/niosv_mem_op_state.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_mem_op_state.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868797605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868797605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_opcode_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/nios/submodules/niosv_opcode_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_opcode_def (SystemVerilog) (nios) " "Found design unit 1: niosv_opcode_def (SystemVerilog) (nios)" {  } { { "db/ip/nios/submodules/niosv_opcode_def.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_opcode_def.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868797775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868797775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ram " "Found entity 1: niosv_ram" {  } { { "db/ip/nios/submodules/niosv_ram.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868797924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868797924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_reg_file " "Found entity 1: niosv_reg_file" {  } { { "db/ip/nios/submodules/niosv_reg_file.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_reg_file.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868798060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868798060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_reset_controller " "Found entity 1: niosv_reset_controller" {  } { { "db/ip/nios/submodules/niosv_reset_controller.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_reset_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868798061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868798061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_shift " "Found entity 1: niosv_shift" {  } { { "db/ip/nios/submodules/niosv_shift.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_shift.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868798196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868798196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/niosv_timer_msip.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/niosv_timer_msip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_timer_msip " "Found entity 1: niosv_timer_msip" {  } { { "db/ip/nios/submodules/niosv_timer_msip.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_timer_msip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868798332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868798332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp_nios_v " "Elaborating entity \"tp_nios_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767868798496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:nios0 " "Elaborating entity \"nios\" for hierarchy \"nios:nios0\"" {  } { { "../rtl/tp_nios_v.vhd" "nios0" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/rtl/tp_nios_v.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c nios:nios0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "i2c_0" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_csr" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_txout" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798623 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767868798625 "|tp_nios_v|nios:nios0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798680 ""}  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767868798680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuh1 " "Found entity 1: altsyncram_tuh1" {  } { { "db/altsyncram_tuh1.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_tuh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868798717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868798717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuh1 nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated " "Elaborating entity \"altsyncram_tuh1\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798731 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767868798732 "|tp_nios_v|nios:nios0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868798746 ""}  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767868798746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsh1 " "Found entity 1: altsyncram_bsh1" {  } { { "db/altsyncram_bsh1.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_bsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868798786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868798786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsh1 nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated " "Elaborating entity \"altsyncram_bsh1\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_intel_niosv_m_0 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0 " "Elaborating entity \"nios_intel_niosv_m_0\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "intel_niosv_m_0" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_intel_niosv_m_0_hart nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart " "Elaborating entity \"nios_intel_niosv_m_0_hart\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\"" {  } { { "db/ip/nios/submodules/nios_intel_niosv_m_0.v" "hart" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_core nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst " "Elaborating entity \"niosv_m_core\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\"" {  } { { "db/ip/nios/submodules/nios_intel_niosv_m_0_hart.sv" "m_core.niosv_m_full_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0_hart.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868798882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_instr_prefetch nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst " "Elaborating entity \"niosv_m_instr_prefetch\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "prefetch_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868799091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_instr_buffer nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst " "Elaborating entity \"niosv_instr_buffer\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_instr_prefetch.sv" "buffer_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_instr_prefetch.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868799238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_D_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst " "Elaborating entity \"niosv_m_D_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "D_stage_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868799372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_decoder nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst\|niosv_m_decoder:instr_decoder_inst " "Elaborating entity \"niosv_m_decoder\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst\|niosv_m_decoder:instr_decoder_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_D_stage.sv" "instr_decoder_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_D_stage.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868799520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_E_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst " "Elaborating entity \"niosv_m_E_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "E_stage_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868799664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_alu nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst\|niosv_alu:alu_inst " "Elaborating entity \"niosv_alu\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst\|niosv_alu:alu_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_E_stage.sv" "alu_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_E_stage.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868799827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_M0_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst " "Elaborating entity \"niosv_m_M0_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "M0_stage_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868799964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_shift nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|niosv_shift:shifter_inst " "Elaborating entity \"niosv_shift\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|niosv_shift:shifter_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_M0_stage.sv" "shifter_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_M0_stage.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868800129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_W_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_W_stage:W_stage_inst " "Elaborating entity \"niosv_m_W_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_W_stage:W_stage_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "W_stage_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868800266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_reg_file nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst " "Elaborating entity \"niosv_reg_file\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "reg_file_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868800400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a " "Elaborating entity \"niosv_ram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\"" {  } { { "db/ip/nios/submodules/niosv_reg_file.sv" "reg_file_a" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_reg_file.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868800533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "db/ip/nios/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868800607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "db/ip/nios/submodules/niosv_ram.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 267 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868800615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868800616 ""}  } { { "db/ip/nios/submodules/niosv_ram.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 267 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767868800616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsv1 " "Found entity 1: altsyncram_qsv1" {  } { { "db/altsyncram_qsv1.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_qsv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868800655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868800655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsv1 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\|altsyncram_qsv1:auto_generated " "Elaborating entity \"altsyncram_qsv1\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\|altsyncram_qsv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868800659 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_qsv1.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_qsv1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/nios/submodules/niosv_ram.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 267 0 0 } } { "db/ip/nios/submodules/niosv_reg_file.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_reg_file.sv" 101 0 0 } } { "db/ip/nios/submodules/niosv_m_core.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 1367 0 0 } } { "db/ip/nios/submodules/nios_intel_niosv_m_0_hart.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0_hart.sv" 209 0 0 } } { "db/ip/nios/submodules/nios_intel_niosv_m_0.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0.v" 145 0 0 } } { "../sopc/nios/synthesis/nios.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 448 0 0 } } { "../rtl/tp_nios_v.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/rtl/tp_nios_v.vhd" 21 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1767868800659 "|tp_nios_v|nios:nios0|nios_intel_niosv_m_0:intel_niosv_m_0|nios_intel_niosv_m_0_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_qsv1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_lsu nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst " "Elaborating entity \"niosv_lsu\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "lsu_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868800812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_mem_op_state nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst\|niosv_mem_op_state:read_cmd " "Elaborating entity \"niosv_mem_op_state\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst\|niosv_mem_op_state:read_cmd\"" {  } { { "db/ip/nios/submodules/niosv_lsu.sv" "read_cmd" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_lsu.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868800958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_csrind_if nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csrind_if:csrind_if " "Elaborating entity \"niosv_csrind_if\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csrind_if:csrind_if\"" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "csrind_if" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868801212 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "niosv_csrind_if " "Entity \"niosv_csrind_if\" contains only dangling pins" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "csrind_if" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 1514 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1767868801214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_csr nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst " "Elaborating entity \"niosv_csr\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\"" {  } { { "db/ip/nios/submodules/niosv_m_core.sv" "csr_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_m_core.sv" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868801342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_interrupt_handler nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst " "Elaborating entity \"niosv_interrupt_handler\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst\"" {  } { { "db/ip/nios/submodules/niosv_csr.sv" "irq_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_csr.sv" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868801569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_timer_msip nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_timer_msip:timer_module " "Elaborating entity \"niosv_timer_msip\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_timer_msip:timer_module\"" {  } { { "db/ip/nios/submodules/nios_intel_niosv_m_0.v" "timer_module" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868801704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_top nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod " "Elaborating entity \"niosv_dm_top\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\"" {  } { { "db/ip/nios/submodules/nios_intel_niosv_m_0.v" "dbg_mod" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868801846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_jtag2mm nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst " "Elaborating entity \"niosv_dm_jtag2mm\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\"" {  } { { "db/ip/nios/submodules/niosv_dm_top.sv" "dtm_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868801978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "db/ip/nios/submodules/niosv_dm_jtag2mm.sv" "vjtag_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "db/ip/nios/submodules/niosv_dm_jtag2mm.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 5 " "Parameter \"sld_ir_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 19 " "Parameter \"sld_type_id\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802069 ""}  } { { "db/ip/nios/submodules/niosv_dm_jtag2mm.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767868802069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/nios/submodules/niosv_dm_jtag2mm.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\"" {  } { { "db/ip/nios/submodules/niosv_dm_jtag2mm.sv" "cmd_clk_xer" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_jtag2mm.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/nios/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/nios/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/nios/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\"" {  } { { "db/ip/nios/submodules/niosv_dm_jtag2mm.sv" "rsp_clk_xer" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_jtag2mm.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/nios/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/nios/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios/submodules/niosv_dm_jtag2mm.sv" "rst_controller" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_jtag2mm.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_debug_module nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst " "Elaborating entity \"niosv_debug_module\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\"" {  } { { "db/ip/nios/submodules/niosv_dm_top.sv" "dm_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_top.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst " "Elaborating entity \"niosv_ram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\"" {  } { { "db/ip/nios/submodules/niosv_debug_module.sv" "niosv_dm_csr_mem_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_debug_module.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "db/ip/nios/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "db/ip/nios/submodules/niosv_ram.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./csr_mlab.mif " "Parameter \"init_file\" = \"./csr_mlab.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10 " "Parameter \"numwords_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10 " "Parameter \"numwords_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868802874 ""}  } { { "db/ip/nios/submodules/niosv_ram.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767868802874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lts1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lts1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lts1 " "Found entity 1: altsyncram_lts1" {  } { { "db/altsyncram_lts1.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_lts1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868802912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868802912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lts1 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_lts1:auto_generated " "Elaborating entity \"altsyncram_lts1\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_lts1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868802916 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_lts1.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_lts1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/nios/submodules/niosv_ram.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 316 0 0 } } { "db/ip/nios/submodules/niosv_debug_module.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_debug_module.sv" 532 0 0 } } { "db/ip/nios/submodules/niosv_dm_top.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_top.sv" 89 0 0 } } { "db/ip/nios/submodules/nios_intel_niosv_m_0.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0.v" 182 0 0 } } { "../sopc/nios/synthesis/nios.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 448 0 0 } } { "../rtl/tp_nios_v.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/rtl/tp_nios_v.vhd" 21 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1767868802917 "|tp_nios_v|nios:nios0|nios_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst " "Elaborating entity \"niosv_ram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\"" {  } { { "db/ip/nios/submodules/niosv_debug_module.sv" "dbg_rom_inst" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_debug_module.sv" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "db/ip/nios/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "db/ip/nios/submodules/niosv_ram.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./debug_rom.mif " "Parameter \"init_file\" = \"./debug_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 42 " "Parameter \"numwords_a\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 42 " "Parameter \"numwords_b\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803039 ""}  } { { "db/ip/nios/submodules/niosv_ram.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767868803039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1t1 " "Found entity 1: altsyncram_k1t1" {  } { { "db/altsyncram_k1t1.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868803080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868803080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1t1 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated " "Elaborating entity \"altsyncram_k1t1\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803086 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_k1t1.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/nios/submodules/niosv_ram.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_ram.sv" 316 0 0 } } { "db/ip/nios/submodules/niosv_debug_module.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_debug_module.sv" 1273 0 0 } } { "db/ip/nios/submodules/niosv_dm_top.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_dm_top.sv" 89 0 0 } } { "db/ip/nios/submodules/nios_intel_niosv_m_0.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0.v" 182 0 0 } } { "../sopc/nios/synthesis/nios.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 448 0 0 } } { "../rtl/tp_nios_v.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/rtl/tp_nios_v.vhd" 21 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1767868803086 "|tp_nios_v|nios:nios0|nios_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868803186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868803186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/altsyncram_k1t1.tdf" "wr_decode" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868803224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868803224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|mux_2hb:rd_mux " "Elaborating entity \"mux_2hb\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|mux_2hb:rd_mux\"" {  } { { "db/altsyncram_k1t1.tdf" "rd_mux" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_intel_niosv_m_0_irq_mapper nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_irq_mapper:irq_mapper " "Elaborating entity \"nios_intel_niosv_m_0_irq_mapper\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios/submodules/nios_intel_niosv_m_0.v" "irq_mapper" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios/submodules/nios_intel_niosv_m_0.v" "rst_controller" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nios/submodules/nios_intel_niosv_m_0.v" "rst_controller_001" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_intel_niosv_m_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0 " "Elaborating entity \"altera_avalon_jtag_uart\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "jtag_uart_0" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart_scfifo_w nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w " "Elaborating entity \"altera_avalon_jtag_uart_scfifo_w\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\"" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_scfifo_w" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "wfifo" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803429 ""}  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767868803429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1t91 " "Found entity 1: scfifo_1t91" {  } { { "db/scfifo_1t91.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/scfifo_1t91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868803462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868803462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1t91 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated " "Elaborating entity \"scfifo_1t91\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868803471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868803471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_1t91.tdf" "dpfifo" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/scfifo_1t91.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868803483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868803483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868803522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868803522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868803563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868803563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868803612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868803612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart_scfifo_r nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r " "Elaborating entity \"altera_avalon_jtag_uart_scfifo_r\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r\"" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_scfifo_r" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_alt_jtag_atlantic" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868803939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868803939 ""}  } { { "db/ip/nios/submodules/altera_avalon_jtag_uart.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767868803939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868804005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868804009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "onchip_memory2_0" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868804014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868804022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868804030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767868804030 ""}  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767868804030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5n1 " "Found entity 1: altsyncram_q5n1" {  } { { "db/altsyncram_q5n1.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_q5n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868804089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868804089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5n1 nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated " "Elaborating entity \"altsyncram_q5n1\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/knn64/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868804093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868805109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868805109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_q5n1.tdf" "decode3" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_q5n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868805149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868805149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_q5n1.tdf" "mux2" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/altsyncram_q5n1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pio_0 nios:nios0\|nios_pio_0:pio_0 " "Elaborating entity \"nios_pio_0\" for hierarchy \"nios:nios0\|nios_pio_0:pio_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "pio_0" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "mm_interconnect_0" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_dm_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_dm_agent_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_dm_agent_translator" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_timer_sw_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_timer_sw_agent_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_timer_sw_agent_translator" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_data_manager_agent" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(362) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1)" {  } { { "db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767868805559 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(385) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1)" {  } { { "db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767868805560 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_instruction_manager_agent" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(362) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1)" {  } { { "db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767868805581 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(385) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1)" {  } { { "db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_axi_master_ni.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767868805582 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rdata_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_agent_rdata_fifo" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_002" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_mm_interconnect_0_router_004\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_004" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_006 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_mm_interconnect_0_router_006\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_006" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_006_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\|nios_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\|nios_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_wr_limiter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_instruction_manager_wr_limiter" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:nios0\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:nios0\|nios_irq_mapper:irq_mapper\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "irq_mapper" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|altera_reset_controller:rst_controller\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "rst_controller" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/sopc/nios/synthesis/nios.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868805975 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1767868807953 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2026.01.08.11:40:10 Progress: Loading sldf0eff991/alt_sld_fab_wrapper_hw.tcl " "2026.01.08.11:40:10 Progress: Loading sldf0eff991/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868810802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868813440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868813562 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868815133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868815587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868815912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868816207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868816210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868816210 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1767868816878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0eff991/alt_sld_fab.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/sldf0eff991/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868817241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868817241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868817395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868817395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868817396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868817396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868817525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868817525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868817675 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868817675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868817675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767868817807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868817807 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem " "RAM logic \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "db/ip/nios/submodules/niosv_instr_buffer.sv" "queue_mem" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/db/ip/nios/submodules/niosv_instr_buffer.sv" 58 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Design Software" 0 -1 1767868821130 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1767868821130 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1767868825524 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_i2c_ncs VCC " "Pin \"o_i2c_ncs\" is stuck at VCC" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/rtl/tp_nios_v.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767868829413 "|tp_nios_v|o_i2c_ncs"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_i2c_sdo GND " "Pin \"o_i2c_sdo\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/rtl/tp_nios_v.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767868829413 "|tp_nios_v|o_i2c_sdo"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767868829413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868829814 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "143 " "143 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767868835399 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosv_reset_controller 34 " "Ignored 34 assignments for entity \"niosv_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1767868835625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/output_files/tp_nios_v.map.smsg " "Generated suppressed messages file /home/knn64/git/2526_ESE_TP1_FPGA_MBENGUE_SAINT-FLEUR/Software/tp_nios_v/synt/output_files/tp_nios_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868837321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767868840404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767868840404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6317 " "Implemented 6317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767868840941 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767868840941 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1767868840941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5974 " "Implemented 5974 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767868840941 ""} { "Info" "ICUT_CUT_TM_RAMS" "322 " "Implemented 322 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1767868840941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767868840941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767868840988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  8 11:40:40 2026 " "Processing ended: Thu Jan  8 11:40:40 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767868840988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767868840988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767868840988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767868840988 ""}
