#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 31 18:37:44 2024
# Process ID: 2148
# Current directory: O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1_project/Spartan6_DSP48A1_project.runs/synth_1
# Command line: vivado.exe -log Spartan6_DSP48A1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Spartan6_DSP48A1.tcl
# Log file: O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1_project/Spartan6_DSP48A1_project.runs/synth_1/Spartan6_DSP48A1.vds
# Journal file: O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1_project/Spartan6_DSP48A1_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Spartan6_DSP48A1.tcl -notrace
Command: synth_design -top Spartan6_DSP48A1 -part xc7a200tffg1156-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 356.227 ; gain = 98.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Spartan6_DSP48A1' [O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1.v:9]
	Parameter A0REG bound to: 1'b1 
	Parameter A1REG bound to: 1'b1 
	Parameter B0REG bound to: 1'b1 
	Parameter B1REG bound to: 1'b1 
	Parameter CREG bound to: 1'b1 
	Parameter DREG bound to: 1'b1 
	Parameter MREG bound to: 1'b1 
	Parameter PREG bound to: 1'b1 
	Parameter CARRYINREG bound to: 1'b1 
	Parameter CARRYOUTREG bound to: 1'b1 
	Parameter OPMODEREG bound to: 1'b1 
	Parameter CARRYINSEL bound to: 1'b1 
	Parameter B_INPUT bound to: 1'b0 
	Parameter RSTTYPE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'D_FFlop_mux2' [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop_mux2.v:3]
	Parameter RST_TYPE_M bound to: 1'b0 
	Parameter WIDTH_M bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_FFlop' [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop.v:3]
	Parameter RST_TYPE bound to: 1'b0 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FFlop' (1#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (2#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'D_FFlop_mux2' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop_mux2.v:3]
INFO: [Synth 8-6157] synthesizing module 'D_FFlop_mux2__parameterized0' [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop_mux2.v:3]
	Parameter RST_TYPE_M bound to: 1'b0 
	Parameter WIDTH_M bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_FFlop__parameterized0' [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop.v:3]
	Parameter RST_TYPE bound to: 1'b0 
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FFlop__parameterized0' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2__parameterized0' [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2__parameterized0' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'D_FFlop_mux2__parameterized0' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop_mux2.v:3]
INFO: [Synth 8-6157] synthesizing module 'D_FFlop_mux2__parameterized1' [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop_mux2.v:3]
	Parameter RST_TYPE_M bound to: 1'b0 
	Parameter WIDTH_M bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_FFlop__parameterized1' [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop.v:3]
	Parameter RST_TYPE bound to: 1'b0 
	Parameter WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FFlop__parameterized1' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2__parameterized1' [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
	Parameter WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2__parameterized1' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'D_FFlop_mux2__parameterized1' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop_mux2.v:3]
INFO: [Synth 8-6157] synthesizing module 'D_FFlop_mux2__parameterized2' [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop_mux2.v:3]
	Parameter RST_TYPE_M bound to: 1'b0 
	Parameter WIDTH_M bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_FFlop__parameterized2' [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop.v:3]
	Parameter RST_TYPE bound to: 1'b0 
	Parameter WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FFlop__parameterized2' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2__parameterized2' [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
	Parameter WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2__parameterized2' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'D_FFlop_mux2__parameterized2' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop_mux2.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2__parameterized3' [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2__parameterized3' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'D_FFlop_mux2__parameterized3' [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop_mux2.v:3]
	Parameter RST_TYPE_M bound to: 1'b0 
	Parameter WIDTH_M bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_FFlop__parameterized3' [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop.v:3]
	Parameter RST_TYPE bound to: 1'b0 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FFlop__parameterized3' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2__parameterized4' [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2__parameterized4' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'D_FFlop_mux2__parameterized3' (3#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/D_FFlop_mux2.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_4.v:1]
	Parameter WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (4#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/mux_4.v:1]
WARNING: [Synth 8-689] width (49) of port connection 'In1' does not match port width (48) of module 'mux_4' [O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1.v:111]
WARNING: [Synth 8-689] width (51) of port connection 'In3' does not match port width (48) of module 'mux_4' [O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1.v:111]
INFO: [Synth 8-6155] done synthesizing module 'Spartan6_DSP48A1' (5#1) [O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.145 ; gain = 152.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.145 ; gain = 152.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.145 ; gain = 152.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tffg1156-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1_project/Constraints_basys3.xdc]
Finished Parsing XDC File [O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1_project/Constraints_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1_project/Constraints_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Spartan6_DSP48A1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Spartan6_DSP48A1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 815.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 815.699 ; gain = 558.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tffg1156-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 815.699 ; gain = 558.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 815.699 ; gain = 558.078
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1.v:77]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 815.699 ; gain = 558.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 5     
	   4 Input     48 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Spartan6_DSP48A1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_FFlop 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module D_FFlop__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mux_2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module D_FFlop__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module mux_2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module D_FFlop__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module mux_2__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module mux_2__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module D_FFlop__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux_2__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     48 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP In0, operation Mode is: C+A*B.
DSP Report: operator In0 is absorbed into DSP In0.
DSP Report: operator In0 is absorbed into DSP In0.
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[17]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[16]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[15]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[14]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[13]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[12]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[11]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[10]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[9]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[8]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[7]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[6]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[5]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[4]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[3]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[2]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[1]
WARNING: [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[0]
WARNING: [Synth 8-3332] Sequential element (OPMODE_REG/DFF/Q_reg[5]) is unused and will be removed from module Spartan6_DSP48A1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 815.699 ; gain = 558.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Spartan6_DSP48A1 | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 855.344 ; gain = 597.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 866.461 ; gain = 608.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1.v:141]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 868.160 ; gain = 610.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 868.160 ; gain = 610.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 868.160 ; gain = 610.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 868.160 ; gain = 610.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 868.160 ; gain = 610.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 868.160 ; gain = 610.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 868.160 ; gain = 610.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    44|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     1|
|5     |LUT2      |    24|
|6     |LUT3      |    83|
|7     |LUT4      |    33|
|8     |LUT5      |    96|
|9     |LUT6      |    85|
|10    |FDRE      |   178|
|11    |IBUF      |   175|
|12    |OBUF      |   152|
+------+----------+------+

Report Instance Areas: 
+------+------------------+-------------------------------+------+
|      |Instance          |Module                         |Cells |
+------+------------------+-------------------------------+------+
|1     |top               |                               |   873|
|2     |  A0_REG          |D_FFlop_mux2__parameterized0   |    19|
|3     |    DFF           |D_FFlop__parameterized0_12     |    19|
|4     |  A1_REG          |D_FFlop_mux2__parameterized0_0 |    19|
|5     |    DFF           |D_FFlop__parameterized0_11     |    19|
|6     |  B0_REG          |D_FFlop_mux2__parameterized0_1 |    37|
|7     |    DFF           |D_FFlop__parameterized0_10     |    37|
|8     |  B1_REG          |D_FFlop_mux2__parameterized0_2 |    36|
|9     |    DFF           |D_FFlop__parameterized0_9      |    36|
|10    |  B1_Reg_In_mux_2 |mux_2__parameterized0          |    23|
|11    |  CYI_REG         |D_FFlop_mux2__parameterized3   |     2|
|12    |    DFF           |D_FFlop__parameterized3_8      |     2|
|13    |  CYO_REG         |D_FFlop_mux2__parameterized3_3 |     1|
|14    |    DFF           |D_FFlop__parameterized3        |     1|
|15    |  C_REG           |D_FFlop_mux2__parameterized1   |    49|
|16    |    DFF           |D_FFlop__parameterized1_7      |    49|
|17    |  D_REG           |D_FFlop_mux2__parameterized0_4 |    19|
|18    |    DFF           |D_FFlop__parameterized0        |    19|
|19    |  M_REG           |D_FFlop_mux2__parameterized2   |     1|
|20    |    DFF           |D_FFlop__parameterized2        |     1|
|21    |  OPMODE_REG      |D_FFlop_mux2                   |   193|
|22    |    DFF           |D_FFlop                        |   193|
|23    |  P_REG           |D_FFlop_mux2__parameterized1_5 |    49|
|24    |    DFF           |D_FFlop__parameterized1        |    49|
|25    |  X_Mux_4         |mux_4                          |    48|
|26    |  Z_Mux_4         |mux_4_6                        |    48|
+------+------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 868.160 ; gain = 610.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 868.160 ; gain = 204.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 868.160 ; gain = 610.539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 868.160 ; gain = 623.238
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1_project/Spartan6_DSP48A1_project.runs/synth_1/Spartan6_DSP48A1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Spartan6_DSP48A1_utilization_synth.rpt -pb Spartan6_DSP48A1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 868.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 18:38:29 2024...
