

================================================================
== Vivado HLS Report for 'avg_pooling_layer2'
================================================================
* Date:           Fri Mar 20 22:26:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline0
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1156|  1156|  1156|  1156|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                                                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |                                    Loop Name                                    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- avg_pooling_layer2_0_loop_avg_pooling_layer2_1_loop_avg_pooling_layer2_2_loop  |  1154|  1154|         5|          2|          1|   576|    yes   |
        +---------------------------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     670|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     156|
|Register         |        -|      -|     175|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     175|     826|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_452_fu_469_p2               |     *    |      0|  0|  49|           4|           9|
    |tmp_454_fu_500_p2               |     *    |      0|  0|  49|           4|           9|
    |tmp_fu_289_p2                   |     *    |      0|  0|  17|           4|           5|
    |fmap_1_fu_249_p2                |     +    |      0|  0|  15|           1|           5|
    |height_1_fu_349_p2              |     +    |      0|  0|  13|           2|           4|
    |indvar_flatten_next2_fu_243_p2  |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten_op_fu_445_p2     |     +    |      0|  0|  15|           1|           6|
    |ret_V_3_fu_604_p2               |     +    |      0|  0|  11|          10|          10|
    |ret_V_4_fu_614_p2               |     +    |      0|  0|  11|          10|          10|
    |ret_V_fu_587_p2                 |     +    |      0|  0|  16|           9|           9|
    |tmp2_fu_632_p2                  |     +    |      0|  0|  15|           7|           7|
    |tmp3_fu_637_p2                  |     +    |      0|  0|  11|           7|           7|
    |tmp_449_fu_385_p2               |     +    |      0|  0|  17|          10|          10|
    |tmp_451_fu_460_p2               |     +    |      0|  0|  16|           9|           9|
    |tmp_453_fu_491_p2               |     +    |      0|  0|  16|           9|           9|
    |tmp_455_fu_439_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_456_fu_509_p2               |     +    |      0|  0|  20|          13|          13|
    |tmp_457_fu_520_p2               |     +    |      0|  0|  20|          13|          13|
    |tmp_458_fu_535_p2               |     +    |      0|  0|  20|          13|          13|
    |tmp_459_fu_546_p2               |     +    |      0|  0|  20|          13|          13|
    |tmp_78_fu_642_p2                |     +    |      0|  0|  11|           7|           7|
    |width_1_fu_552_p2               |     +    |      0|  0|  13|           2|           4|
    |p_neg_fu_774_p2                 |     -    |      0|  0|  16|           1|           9|
    |p_neg_t_fu_794_p2               |     -    |      0|  0|  15|           1|           8|
    |tmp_447_fu_319_p2               |     -    |      0|  0|  16|           9|           9|
    |tmp_450_fu_411_p2               |     -    |      0|  0|  11|          11|          11|
    |overflow_fu_684_p2              |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_708_p2             |    and   |      0|  0|   6|           1|           1|
    |exitcond_flatten2_fu_237_p2     |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_flatten_fu_255_p2      |   icmp   |      0|  0|  11|           6|           6|
    |p_not7_fu_696_p2                |   icmp   |      0|  0|   9|           3|           2|
    |p_not_fu_666_p2                 |   icmp   |      0|  0|   9|           3|           1|
    |tmp_448_fu_337_p2               |   icmp   |      0|  0|   9|           4|           4|
    |brmerge5_fu_702_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge6_fu_725_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge7_fu_734_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge_fu_672_p2               |    or    |      0|  0|   6|           1|           1|
    |tmp_71_fu_231_p2                |    or    |      0|  0|   6|           4|           1|
    |tmp_71_mid1_fu_475_p2           |    or    |      0|  0|   6|           4|           1|
    |tmp_73_mid_fu_343_p2            |    or    |      0|  0|   6|           1|           1|
    |tmp_76_fu_526_p2                |    or    |      0|  0|   6|           4|           1|
    |height_mid_fu_261_p3            |  select  |      0|  0|   4|           1|           1|
    |indvar_flatten_next_fu_557_p3   |  select  |      0|  0|   6|           1|           1|
    |output_V_d0                     |  select  |      0|  0|   8|           1|           8|
    |p_Val2_32_fu_754_p3             |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_739_p3                 |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_747_p3                   |  select  |      0|  0|   9|           1|           9|
    |tmp_69_mid2_fu_373_p3           |  select  |      0|  0|   3|           1|           3|
    |tmp_69_mid_fu_329_p3            |  select  |      0|  0|   3|           1|           1|
    |tmp_70_mid2_fu_417_p3           |  select  |      0|  0|   4|           1|           4|
    |tmp_72_mid2_fu_480_p3           |  select  |      0|  0|   4|           1|           4|
    |tmp_72_mid_fu_451_p3            |  select  |      0|  0|   4|           1|           1|
    |tmp_mid2_v_fu_277_p3            |  select  |      0|  0|   5|           1|           5|
    |width_mid2_fu_355_p3            |  select  |      0|  0|   4|           1|           4|
    |width_mid_fu_269_p3             |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   6|           1|           2|
    |newsignbit_i_i_i_i_fu_690_p2    |    xor   |      0|  0|   6|           1|           2|
    |p_392_not_fu_729_p2             |    xor   |      0|  0|   6|           1|           2|
    |tmp_80_fu_678_p2                |    xor   |      0|  0|   6|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 670|         254|         319|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_phi_mux_fmap_phi_fu_181_p4             |   9|          2|    5|         10|
    |ap_phi_mux_height_phi_fu_203_p4           |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten2_phi_fu_170_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_192_p4   |   9|          2|    6|         12|
    |ap_phi_mux_width_phi_fu_214_p4            |   9|          2|    4|          8|
    |fmap_reg_177                              |   9|          2|    5|         10|
    |height_reg_199                            |   9|          2|    4|          8|
    |indvar_flatten2_reg_166                   |   9|          2|   10|         20|
    |indvar_flatten_reg_188                    |   9|          2|    6|         12|
    |input_V_address0                          |  15|          3|   12|         36|
    |input_V_address1                          |  15|          3|   12|         36|
    |width_reg_210                             |   9|          2|    4|          8|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 156|         33|   84|        195|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |exitcond_flatten2_reg_832                |   1|   0|    1|          0|
    |exitcond_flatten2_reg_832_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_841                 |   1|   0|    1|          0|
    |fmap_reg_177                             |   5|   0|    5|          0|
    |height_1_reg_863                         |   4|   0|    4|          0|
    |height_reg_199                           |   4|   0|    4|          0|
    |indvar_flatten2_reg_166                  |  10|   0|   10|          0|
    |indvar_flatten_next2_reg_836             |  10|   0|   10|          0|
    |indvar_flatten_next_reg_916              |   6|   0|    6|          0|
    |indvar_flatten_op_reg_886                |   6|   0|    6|          0|
    |indvar_flatten_reg_188                   |   6|   0|    6|          0|
    |overflow_reg_951                         |   1|   0|    1|          0|
    |ret_V_reg_941                            |   9|   0|    9|          0|
    |tmp_1020_reg_931                         |   7|   0|    7|          0|
    |tmp_1021_reg_936                         |   7|   0|    7|          0|
    |tmp_455_reg_881                          |  11|   0|   11|          0|
    |tmp_455_reg_881_pp0_iter1_reg            |  11|   0|   11|          0|
    |tmp_457_reg_896                          |  13|   0|   13|          0|
    |tmp_459_reg_906                          |  13|   0|   13|          0|
    |tmp_70_mid2_reg_875                      |   4|   0|    4|          0|
    |tmp_71_reg_827                           |   3|   0|    4|          1|
    |tmp_73_mid_reg_858                       |   1|   0|    1|          0|
    |tmp_78_reg_946                           |   7|   0|    7|          0|
    |tmp_mid2_v_reg_847                       |   5|   0|    5|          0|
    |tmp_reg_852                              |   9|   0|    9|          0|
    |underflow_reg_957                        |   1|   0|    1|          0|
    |width_1_reg_911                          |   4|   0|    4|          0|
    |width_mid2_reg_868                       |   4|   0|    4|          0|
    |width_reg_210                            |   4|   0|    4|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 175|   0|  176|          1|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|input_V_address0   | out |   12|  ap_memory |       input_V      |     array    |
|input_V_ce0        | out |    1|  ap_memory |       input_V      |     array    |
|input_V_q0         |  in |    8|  ap_memory |       input_V      |     array    |
|input_V_address1   | out |   12|  ap_memory |       input_V      |     array    |
|input_V_ce1        | out |    1|  ap_memory |       input_V      |     array    |
|input_V_q1         |  in |    8|  ap_memory |       input_V      |     array    |
|output_V_address0  | out |   10|  ap_memory |      output_V      |     array    |
|output_V_ce0       | out |    1|  ap_memory |      output_V      |     array    |
|output_V_we0       | out |    1|  ap_memory |      output_V      |     array    |
|output_V_d0        | out |    8|  ap_memory |      output_V      |     array    |
+-------------------+-----+-----+------------+--------------------+--------------+

