# References
A. B. Shitole, H. M. Suryawanshi, G. G. Talapur and A. A. Chanekar, "A gate driver circuit design for SiC MOSFET based three level NPC inverter with reduced high frequency switching noise," 2017 National Power Electronics Conference (NPEC), Pune, India, 2017, pp. 185-190,
 doi: 10.1109/NPEC.2017.8310456.
