[10:25:16.282] <TB2>     INFO: *** Welcome to pxar ***
[10:25:16.282] <TB2>     INFO: *** Today: 2016/05/25
[10:25:16.290] <TB2>     INFO: *** Version: b2a7-dirty
[10:25:16.290] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C15.dat
[10:25:16.290] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:25:16.291] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//defaultMaskFile.dat
[10:25:16.291] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters_C15.dat
[10:25:16.368] <TB2>     INFO:         clk: 4
[10:25:16.368] <TB2>     INFO:         ctr: 4
[10:25:16.368] <TB2>     INFO:         sda: 19
[10:25:16.368] <TB2>     INFO:         tin: 9
[10:25:16.368] <TB2>     INFO:         level: 15
[10:25:16.368] <TB2>     INFO:         triggerdelay: 0
[10:25:16.368] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[10:25:16.368] <TB2>     INFO: Log level: DEBUG
[10:25:16.379] <TB2>     INFO: Found DTB DTB_WWXLHF
[10:25:16.393] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[10:25:16.396] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[10:25:16.399] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[10:25:17.962] <TB2>     INFO: DUT info: 
[10:25:17.962] <TB2>     INFO: The DUT currently contains the following objects:
[10:25:17.962] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[10:25:17.962] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[10:25:17.962] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[10:25:17.962] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:25:17.962] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.962] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.962] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.962] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.962] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.962] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.962] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.963] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.963] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.963] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.963] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.963] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.963] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.963] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.963] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.963] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[10:25:17.963] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[10:25:17.964] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:25:17.965] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:25:17.967] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31690752
[10:25:17.967] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x28c1f90
[10:25:17.967] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2836770
[10:25:17.967] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f574dd94010
[10:25:17.967] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f5753fff510
[10:25:17.967] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31756288 fPxarMemory = 0x7f574dd94010
[10:25:17.968] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[10:25:17.969] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 469.5mA
[10:25:17.969] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.3 C
[10:25:17.969] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[10:25:18.370] <TB2>     INFO: enter 'restricted' command line mode
[10:25:18.370] <TB2>     INFO: enter test to run
[10:25:18.370] <TB2>     INFO:   test: FPIXTest no parameter change
[10:25:18.370] <TB2>     INFO:   running: fpixtest
[10:25:18.370] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[10:25:18.373] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[10:25:18.373] <TB2>     INFO: ######################################################################
[10:25:18.373] <TB2>     INFO: PixTestFPIXTest::doTest()
[10:25:18.373] <TB2>     INFO: ######################################################################
[10:25:18.377] <TB2>     INFO: ######################################################################
[10:25:18.377] <TB2>     INFO: PixTestPretest::doTest()
[10:25:18.377] <TB2>     INFO: ######################################################################
[10:25:18.381] <TB2>     INFO:    ----------------------------------------------------------------------
[10:25:18.381] <TB2>     INFO:    PixTestPretest::programROC() 
[10:25:18.381] <TB2>     INFO:    ----------------------------------------------------------------------
[10:25:36.409] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:25:36.409] <TB2>     INFO: IA differences per ROC:  18.5 20.1 19.3 18.5 18.5 16.1 17.7 18.5 16.1 20.1 17.7 18.5 18.5 16.1 18.5 16.9
[10:25:36.485] <TB2>     INFO:    ----------------------------------------------------------------------
[10:25:36.486] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:25:36.486] <TB2>     INFO:    ----------------------------------------------------------------------
[10:25:36.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[10:25:36.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[10:25:36.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 24.6187 mA
[10:25:36.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  76 Ia 23.8187 mA
[10:25:36.995] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[10:25:37.096] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[10:25:37.197] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 24.6187 mA
[10:25:37.297] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  76 Ia 23.8187 mA
[10:25:37.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[10:25:37.499] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 24.6187 mA
[10:25:37.600] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  75 Ia 23.8187 mA
[10:25:37.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  76 Ia 23.8187 mA
[10:25:37.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  77 Ia 23.8187 mA
[10:25:37.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 25.4188 mA
[10:25:37.003] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  71 Ia 23.8187 mA
[10:25:38.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  72 Ia 23.8187 mA
[10:25:38.208] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  73 Ia 24.6187 mA
[10:25:38.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  70 Ia 23.8187 mA
[10:25:38.410] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  71 Ia 23.8187 mA
[10:25:38.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  72 Ia 23.8187 mA
[10:25:38.612] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  73 Ia 24.6187 mA
[10:25:38.713] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  70 Ia 23.8187 mA
[10:25:38.813] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  71 Ia 23.8187 mA
[10:25:38.914] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  72 Ia 23.8187 mA
[10:25:39.015] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  73 Ia 23.8187 mA
[10:25:39.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.6187 mA
[10:25:39.217] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  75 Ia 24.6187 mA
[10:25:39.318] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  72 Ia 23.8187 mA
[10:25:39.418] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  73 Ia 23.8187 mA
[10:25:39.519] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  74 Ia 24.6187 mA
[10:25:39.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  71 Ia 23.8187 mA
[10:25:39.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  72 Ia 23.8187 mA
[10:25:39.821] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  73 Ia 23.8187 mA
[10:25:39.921] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  74 Ia 23.8187 mA
[10:25:40.022] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  75 Ia 24.6187 mA
[10:25:40.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  72 Ia 23.8187 mA
[10:25:40.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  73 Ia 23.8187 mA
[10:25:40.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.8187 mA
[10:25:40.425] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  79 Ia 23.8187 mA
[10:25:40.525] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 24.6187 mA
[10:25:40.626] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  77 Ia 23.8187 mA
[10:25:40.727] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 23.8187 mA
[10:25:40.828] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  79 Ia 24.6187 mA
[10:25:40.929] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  76 Ia 23.8187 mA
[10:25:41.030] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  77 Ia 23.8187 mA
[10:25:41.130] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 23.8187 mA
[10:25:41.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  79 Ia 24.6187 mA
[10:25:41.332] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  76 Ia 23.8187 mA
[10:25:41.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  77 Ia 23.8187 mA
[10:25:41.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[10:25:41.635] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[10:25:41.737] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 24.6187 mA
[10:25:41.838] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  77 Ia 23.8187 mA
[10:25:41.940] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[10:25:42.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[10:25:42.143] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 24.6187 mA
[10:25:42.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  77 Ia 23.8187 mA
[10:25:42.344] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  78 Ia 23.8187 mA
[10:25:42.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  79 Ia 23.8187 mA
[10:25:42.545] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  80 Ia 24.6187 mA
[10:25:42.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  77 Ia 23.8187 mA
[10:25:42.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.2188 mA
[10:25:42.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 23.8187 mA
[10:25:42.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  90 Ia 24.6187 mA
[10:25:43.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  87 Ia 23.8187 mA
[10:25:43.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  88 Ia 23.8187 mA
[10:25:43.250] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  89 Ia 24.6187 mA
[10:25:43.351] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  86 Ia 23.8187 mA
[10:25:43.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  87 Ia 23.8187 mA
[10:25:43.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  88 Ia 23.8187 mA
[10:25:43.653] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  89 Ia 24.6187 mA
[10:25:43.754] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  86 Ia 23.8187 mA
[10:25:43.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  87 Ia 24.6187 mA
[10:25:43.957] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[10:25:44.057] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[10:25:44.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 23.8187 mA
[10:25:44.258] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  81 Ia 24.6187 mA
[10:25:44.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.0188 mA
[10:25:44.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 24.6187 mA
[10:25:44.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  81 Ia 24.6187 mA
[10:25:44.661] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  78 Ia 23.0188 mA
[10:25:44.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 25.4188 mA
[10:25:44.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  77 Ia 23.0188 mA
[10:25:44.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  83 Ia 24.6187 mA
[10:25:45.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  80 Ia 23.8187 mA
[10:25:45.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[10:25:45.268] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[10:25:45.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 23.8187 mA
[10:25:45.468] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  81 Ia 24.6187 mA
[10:25:45.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[10:25:45.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[10:25:45.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[10:25:45.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  77 Ia 23.0188 mA
[10:25:45.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 24.6187 mA
[10:25:46.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  80 Ia 23.8187 mA
[10:25:46.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  81 Ia 24.6187 mA
[10:25:46.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  78 Ia 23.8187 mA
[10:25:46.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.4188 mA
[10:25:46.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  94 Ia 25.4188 mA
[10:25:46.582] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 24.6187 mA
[10:25:46.683] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  84 Ia 23.8187 mA
[10:25:46.784] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  85 Ia 23.8187 mA
[10:25:46.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  86 Ia 23.8187 mA
[10:25:46.985] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  87 Ia 23.8187 mA
[10:25:47.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  88 Ia 23.8187 mA
[10:25:47.186] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  89 Ia 24.6187 mA
[10:25:47.288] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  86 Ia 23.8187 mA
[10:25:47.389] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  87 Ia 23.8187 mA
[10:25:47.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  88 Ia 23.8187 mA
[10:25:47.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[10:25:47.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[10:25:47.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 24.6187 mA
[10:25:47.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  73 Ia 23.8187 mA
[10:25:47.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  74 Ia 23.8187 mA
[10:25:48.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  75 Ia 24.6187 mA
[10:25:48.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  72 Ia 23.8187 mA
[10:25:48.296] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  73 Ia 23.8187 mA
[10:25:48.397] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  74 Ia 23.8187 mA
[10:25:48.497] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  75 Ia 24.6187 mA
[10:25:48.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  72 Ia 23.8187 mA
[10:25:48.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  73 Ia 23.8187 mA
[10:25:48.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[10:25:48.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[10:25:48.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 23.8187 mA
[10:25:49.104] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  81 Ia 23.8187 mA
[10:25:49.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  82 Ia 24.6187 mA
[10:25:49.305] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[10:25:49.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 24.6187 mA
[10:25:49.508] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  77 Ia 23.0188 mA
[10:25:49.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 24.6187 mA
[10:25:49.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  80 Ia 23.8187 mA
[10:25:49.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  81 Ia 24.6187 mA
[10:25:49.913] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  78 Ia 23.0188 mA
[10:25:50.015] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[10:25:50.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[10:25:50.216] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 25.4188 mA
[10:25:50.317] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  73 Ia 23.0188 mA
[10:25:50.418] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.8187 mA
[10:25:50.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 24.6187 mA
[10:25:50.619] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  77 Ia 23.8187 mA
[10:25:50.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  78 Ia 23.8187 mA
[10:25:50.820] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  79 Ia 24.6187 mA
[10:25:50.922] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  76 Ia 23.8187 mA
[10:25:51.022] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  77 Ia 23.8187 mA
[10:25:51.123] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  78 Ia 23.8187 mA
[10:25:51.225] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[10:25:51.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[10:25:51.426] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 24.6187 mA
[10:25:51.527] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[10:25:51.628] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[10:25:51.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 23.8187 mA
[10:25:51.830] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  80 Ia 24.6187 mA
[10:25:51.930] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[10:25:52.031] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[10:25:52.132] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  79 Ia 23.8187 mA
[10:25:52.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  80 Ia 24.6187 mA
[10:25:52.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 23.8187 mA
[10:25:52.435] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.4188 mA
[10:25:52.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  94 Ia 24.6187 mA
[10:25:52.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  91 Ia 23.8187 mA
[10:25:52.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  92 Ia 24.6187 mA
[10:25:52.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  89 Ia 23.8187 mA
[10:25:52.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  90 Ia 23.8187 mA
[10:25:53.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  91 Ia 23.8187 mA
[10:25:53.143] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  92 Ia 24.6187 mA
[10:25:53.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  89 Ia 23.8187 mA
[10:25:53.345] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  90 Ia 23.8187 mA
[10:25:53.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  91 Ia 23.8187 mA
[10:25:53.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  92 Ia 24.6187 mA
[10:25:53.648] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[10:25:53.748] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.8187 mA
[10:25:53.849] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 25.4188 mA
[10:25:53.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  73 Ia 22.2188 mA
[10:25:54.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  84 Ia 26.2188 mA
[10:25:54.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  72 Ia 22.2188 mA
[10:25:54.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  83 Ia 25.4188 mA
[10:25:54.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  76 Ia 23.8187 mA
[10:25:54.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  77 Ia 23.8187 mA
[10:25:54.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  78 Ia 23.8187 mA
[10:25:54.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  79 Ia 23.8187 mA
[10:25:54.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  80 Ia 24.6187 mA
[10:25:54.857] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.2188 mA
[10:25:54.958] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.6187 mA
[10:25:55.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  86 Ia 23.8187 mA
[10:25:55.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  87 Ia 24.6187 mA
[10:25:55.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  84 Ia 23.8187 mA
[10:25:55.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 23.8187 mA
[10:25:55.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  86 Ia 23.8187 mA
[10:25:55.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  87 Ia 24.6187 mA
[10:25:55.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  84 Ia 23.8187 mA
[10:25:55.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 23.8187 mA
[10:25:55.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  86 Ia 24.6187 mA
[10:25:55.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  83 Ia 23.8187 mA
[10:25:55.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  77
[10:25:55.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  73
[10:25:55.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  73
[10:25:55.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  77
[10:25:55.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  77
[10:25:55.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  87
[10:25:55.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  80
[10:25:55.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[10:25:55.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  88
[10:25:55.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  73
[10:25:55.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[10:25:55.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[10:25:55.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[10:25:55.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  92
[10:25:55.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[10:25:55.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  83
[10:25:57.819] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 377.8 mA = 23.6125 mA/ROC
[10:25:57.819] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  18.5  18.5  18.5  19.3  18.5  18.5  18.5  17.7  19.3  18.5  19.3  20.1  18.5
[10:25:57.849] <TB2>     INFO:    ----------------------------------------------------------------------
[10:25:57.849] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[10:25:57.850] <TB2>     INFO:    ----------------------------------------------------------------------
[10:25:57.985] <TB2>     INFO: Expecting 231680 events.
[10:26:06.185] <TB2>     INFO: 231680 events read in total (7482ms).
[10:26:06.337] <TB2>     INFO: Test took 8485ms.
[10:26:06.539] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 62
[10:26:06.543] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 110 and Delta(CalDel) = 59
[10:26:06.547] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 59
[10:26:06.550] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 105 and Delta(CalDel) = 56
[10:26:06.557] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 63
[10:26:06.560] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 63
[10:26:06.564] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 60
[10:26:06.567] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 85 and Delta(CalDel) = 60
[10:26:06.570] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 86 and Delta(CalDel) = 62
[10:26:06.574] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 62
[10:26:06.578] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 80 and Delta(CalDel) = 64
[10:26:06.581] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 63
[10:26:06.584] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 62
[10:26:06.588] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 98 and Delta(CalDel) = 64
[10:26:06.591] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 80 and Delta(CalDel) = 60
[10:26:06.595] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 63
[10:26:06.640] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[10:26:06.674] <TB2>     INFO:    ----------------------------------------------------------------------
[10:26:06.674] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[10:26:06.674] <TB2>     INFO:    ----------------------------------------------------------------------
[10:26:06.810] <TB2>     INFO: Expecting 231680 events.
[10:26:15.103] <TB2>     INFO: 231680 events read in total (7578ms).
[10:26:15.108] <TB2>     INFO: Test took 8430ms.
[10:26:15.130] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[10:26:15.451] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[10:26:15.455] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29
[10:26:15.459] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 28
[10:26:15.463] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[10:26:15.466] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31.5
[10:26:15.472] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[10:26:15.476] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[10:26:15.479] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[10:26:15.483] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[10:26:15.487] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 32.5
[10:26:15.491] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[10:26:15.494] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[10:26:15.498] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32
[10:26:15.504] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 31
[10:26:15.508] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 32
[10:26:15.545] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[10:26:15.545] <TB2>     INFO: CalDel:      139   124   132   118   145   137   131   132   139   143   152   143   145   157   126   137
[10:26:15.545] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[10:26:15.549] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C0.dat
[10:26:15.549] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C1.dat
[10:26:15.549] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C2.dat
[10:26:15.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C3.dat
[10:26:15.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C4.dat
[10:26:15.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C5.dat
[10:26:15.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C6.dat
[10:26:15.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C7.dat
[10:26:15.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C8.dat
[10:26:15.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C9.dat
[10:26:15.551] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C10.dat
[10:26:15.551] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C11.dat
[10:26:15.551] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C12.dat
[10:26:15.551] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C13.dat
[10:26:15.551] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C14.dat
[10:26:15.551] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters_C15.dat
[10:26:15.551] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:26:15.552] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:26:15.552] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[10:26:15.552] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[10:26:15.637] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[10:26:15.637] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[10:26:15.637] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[10:26:15.637] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[10:26:15.640] <TB2>     INFO: ######################################################################
[10:26:15.640] <TB2>     INFO: PixTestTiming::doTest()
[10:26:15.640] <TB2>     INFO: ######################################################################
[10:26:15.640] <TB2>     INFO:    ----------------------------------------------------------------------
[10:26:15.640] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[10:26:15.640] <TB2>     INFO:    ----------------------------------------------------------------------
[10:26:15.640] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:26:17.540] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:26:19.817] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:26:22.092] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:26:24.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:26:26.268] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:26:28.550] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:26:30.840] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:26:33.117] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:26:35.390] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:26:37.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:26:39.940] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:26:42.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:26:44.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:26:46.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:26:49.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:26:51.324] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:26:52.844] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:26:54.364] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:26:55.884] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:26:57.405] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:26:58.924] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:27:00.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:27:01.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:27:03.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:27:06.887] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:27:08.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:27:10.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:27:12.574] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:27:15.036] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:27:16.934] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:27:19.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:27:21.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:27:22.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:27:24.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:27:25.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:27:27.370] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:27:28.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:27:30.416] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:27:31.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:27:33.457] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:27:35.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:27:37.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:27:40.297] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:27:42.572] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:27:44.853] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:27:47.128] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:27:49.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:27:51.697] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:27:53.970] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:27:56.243] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:27:58.517] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:28:00.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:28:03.065] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:28:05.339] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:28:07.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:28:09.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:28:12.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:28:14.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:28:16.726] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:28:18.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:28:21.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:28:23.551] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:28:25.823] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:28:28.098] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:28:30.373] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:28:32.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:28:34.927] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:28:37.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:28:39.486] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:28:41.760] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:28:44.033] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:28:46.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:28:48.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:28:50.856] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:28:53.135] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:28:55.408] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:28:57.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:28:59.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:29:02.240] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:29:04.516] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:29:07.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:29:09.434] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:29:10.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:29:12.473] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:29:14.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:29:15.534] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:29:17.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:29:18.574] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:29:20.102] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:29:23.126] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:29:25.971] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:29:29.008] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:29:31.847] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:29:34.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:29:37.153] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:29:40.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:29:41.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:29:43.416] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:29:44.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:29:46.491] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:29:48.019] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:29:49.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:29:51.066] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:29:52.588] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:29:54.869] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:29:57.157] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:29:59.430] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:30:01.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:30:03.992] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:30:06.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:30:08.551] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:30:10.832] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:30:13.114] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:30:15.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:30:17.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:30:19.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:30:22.229] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:30:24.507] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:30:26.782] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:30:29.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:30:31.349] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:30:33.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:30:35.901] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:30:38.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:30:40.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:30:42.754] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:30:45.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:30:47.702] <TB2>     INFO: TBM Phase Settings: 224
[10:30:47.702] <TB2>     INFO: 400MHz Phase: 0
[10:30:47.702] <TB2>     INFO: 160MHz Phase: 7
[10:30:47.702] <TB2>     INFO: Functional Phase Area: 5
[10:30:47.705] <TB2>     INFO: Test took 272065 ms.
[10:30:47.705] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[10:30:47.705] <TB2>     INFO:    ----------------------------------------------------------------------
[10:30:47.705] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[10:30:47.705] <TB2>     INFO:    ----------------------------------------------------------------------
[10:30:47.705] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[10:30:50.731] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[10:30:52.251] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[10:30:53.775] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[10:30:55.492] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[10:30:57.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[10:30:58.537] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[10:31:00.060] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[10:31:02.896] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[10:31:04.416] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[10:31:07.821] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[10:31:09.339] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[10:31:10.859] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[10:31:12.381] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[10:31:13.906] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[10:31:15.430] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[10:31:16.952] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[10:31:18.472] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[10:31:21.872] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[10:31:23.392] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[10:31:25.673] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[10:31:27.941] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[10:31:30.215] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[10:31:32.501] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[10:31:34.024] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[10:31:35.551] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[10:31:38.958] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[10:31:41.232] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[10:31:43.506] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[10:31:45.793] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[10:31:48.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[10:31:50.339] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[10:31:51.860] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[10:31:53.400] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[10:31:56.805] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[10:31:59.085] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[10:32:01.335] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[10:32:03.608] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[10:32:05.882] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[10:32:08.156] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[10:32:09.676] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[10:32:11.196] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[10:32:14.596] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[10:32:16.869] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[10:32:19.142] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[10:32:21.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[10:32:23.698] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[10:32:25.973] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[10:32:27.493] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[10:32:29.014] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[10:32:32.413] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[10:32:33.933] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[10:32:36.208] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[10:32:38.481] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[10:32:40.755] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[10:32:43.028] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[10:32:44.548] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[10:32:46.069] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[10:32:49.469] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[10:32:50.990] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[10:32:52.509] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[10:32:54.029] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[10:32:55.549] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[10:32:57.069] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[10:32:58.972] <TB2>     INFO: ROC Delay Settings: 228
[10:32:58.972] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[10:32:58.972] <TB2>     INFO: ROC Port 0 Delay: 4
[10:32:58.972] <TB2>     INFO: ROC Port 1 Delay: 4
[10:32:58.972] <TB2>     INFO: Functional ROC Area: 4
[10:32:58.975] <TB2>     INFO: Test took 131270 ms.
[10:32:58.975] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[10:32:58.975] <TB2>     INFO:    ----------------------------------------------------------------------
[10:32:58.975] <TB2>     INFO:    PixTestTiming::TimingTest()
[10:32:58.975] <TB2>     INFO:    ----------------------------------------------------------------------
[10:33:00.114] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4208 4208 4208 4208 4208 4208 4208 4209 e062 c000 a101 80b1 4208 4208 4208 4208 4208 4208 4208 4208 e062 c000 
[10:33:00.114] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4208 4208 4209 4208 4209 4208 4208 4209 e022 c000 a102 80c0 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 
[10:33:00.114] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4208 4208 4209 4208 4209 4208 4208 4208 e022 c000 a103 8000 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 
[10:33:00.114] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[10:33:14.281] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:14.281] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[10:33:28.376] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:28.376] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[10:33:42.522] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:42.522] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[10:33:56.649] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:33:56.649] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[10:34:10.787] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:10.787] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[10:34:24.896] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:24.896] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[10:34:39.020] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:39.020] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[10:34:53.127] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:34:53.127] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[10:35:07.235] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:07.235] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[10:35:21.335] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:21.718] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:21.731] <TB2>     INFO: Decoding statistics:
[10:35:21.731] <TB2>     INFO:   General information:
[10:35:21.731] <TB2>     INFO: 	 16bit words read:         240000000
[10:35:21.731] <TB2>     INFO: 	 valid events total:       20000000
[10:35:21.731] <TB2>     INFO: 	 empty events:             20000000
[10:35:21.731] <TB2>     INFO: 	 valid events with pixels: 0
[10:35:21.731] <TB2>     INFO: 	 valid pixel hits:         0
[10:35:21.731] <TB2>     INFO:   Event errors: 	           0
[10:35:21.731] <TB2>     INFO: 	 start marker:             0
[10:35:21.731] <TB2>     INFO: 	 stop marker:              0
[10:35:21.731] <TB2>     INFO: 	 overflow:                 0
[10:35:21.731] <TB2>     INFO: 	 invalid 5bit words:       0
[10:35:21.731] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[10:35:21.731] <TB2>     INFO:   TBM errors: 		           0
[10:35:21.731] <TB2>     INFO: 	 flawed TBM headers:       0
[10:35:21.731] <TB2>     INFO: 	 flawed TBM trailers:      0
[10:35:21.731] <TB2>     INFO: 	 event ID mismatches:      0
[10:35:21.731] <TB2>     INFO:   ROC errors: 		           0
[10:35:21.731] <TB2>     INFO: 	 missing ROC header(s):    0
[10:35:21.731] <TB2>     INFO: 	 misplaced readback start: 0
[10:35:21.731] <TB2>     INFO:   Pixel decoding errors:	   0
[10:35:21.731] <TB2>     INFO: 	 pixel data incomplete:    0
[10:35:21.731] <TB2>     INFO: 	 pixel address:            0
[10:35:21.731] <TB2>     INFO: 	 pulse height fill bit:    0
[10:35:21.731] <TB2>     INFO: 	 buffer corruption:        0
[10:35:21.731] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:21.731] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[10:35:21.731] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:21.731] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:21.731] <TB2>     INFO:    Read back bit status: 1
[10:35:21.731] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:21.731] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:21.731] <TB2>     INFO:    Timings are good!
[10:35:21.731] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:21.731] <TB2>     INFO: Test took 142756 ms.
[10:35:21.731] <TB2>     INFO: PixTestTiming::TimingTest() done.
[10:35:21.731] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:35:21.732] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:35:21.732] <TB2>     INFO: PixTestTiming::doTest took 546095 ms.
[10:35:21.732] <TB2>     INFO: PixTestTiming::doTest() done
[10:35:21.732] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[10:35:21.732] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[10:35:21.732] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[10:35:21.732] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[10:35:21.732] <TB2>     INFO: Write out ROCDelayScan3_V0
[10:35:21.733] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[10:35:21.733] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:35:22.085] <TB2>     INFO: ######################################################################
[10:35:22.085] <TB2>     INFO: PixTestAlive::doTest()
[10:35:22.085] <TB2>     INFO: ######################################################################
[10:35:22.088] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:22.088] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:35:22.088] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:22.090] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:35:22.435] <TB2>     INFO: Expecting 41600 events.
[10:35:26.539] <TB2>     INFO: 41600 events read in total (3388ms).
[10:35:26.540] <TB2>     INFO: Test took 4450ms.
[10:35:26.548] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:26.548] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[10:35:26.548] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:35:26.919] <TB2>     INFO: PixTestAlive::aliveTest() done
[10:35:26.919] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    3    1    0    0
[10:35:26.919] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    3    1    0    0
[10:35:26.922] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:26.922] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:35:26.922] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:26.924] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:35:27.267] <TB2>     INFO: Expecting 41600 events.
[10:35:30.246] <TB2>     INFO: 41600 events read in total (2264ms).
[10:35:30.246] <TB2>     INFO: Test took 3322ms.
[10:35:30.246] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:30.246] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[10:35:30.246] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[10:35:30.246] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[10:35:30.653] <TB2>     INFO: PixTestAlive::maskTest() done
[10:35:30.653] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:35:30.657] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:30.657] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:35:30.657] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:30.658] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:35:31.005] <TB2>     INFO: Expecting 41600 events.
[10:35:35.091] <TB2>     INFO: 41600 events read in total (3371ms).
[10:35:35.092] <TB2>     INFO: Test took 4434ms.
[10:35:35.100] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:35:35.100] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[10:35:35.100] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:35:35.476] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[10:35:35.476] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:35:35.476] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[10:35:35.477] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[10:35:35.485] <TB2>     INFO: ######################################################################
[10:35:35.485] <TB2>     INFO: PixTestTrim::doTest()
[10:35:35.485] <TB2>     INFO: ######################################################################
[10:35:35.488] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:35.489] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:35:35.489] <TB2>     INFO:    ----------------------------------------------------------------------
[10:35:35.568] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[10:35:35.568] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:35:35.582] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:35:35.582] <TB2>     INFO:     run 1 of 1
[10:35:35.582] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:35:35.930] <TB2>     INFO: Expecting 5025280 events.
[10:36:22.469] <TB2>     INFO: 1398656 events read in total (45824ms).
[10:37:07.387] <TB2>     INFO: 2780000 events read in total (90742ms).
[10:37:51.620] <TB2>     INFO: 4170840 events read in total (134975ms).
[10:38:19.192] <TB2>     INFO: 5025280 events read in total (162547ms).
[10:38:19.234] <TB2>     INFO: Test took 163652ms.
[10:38:19.291] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:38:19.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:38:20.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:38:22.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:38:23.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:38:25.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:38:26.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:38:27.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:38:29.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:38:30.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:38:31.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:38:33.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:38:35.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:38:36.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:38:37.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:38:39.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:38:40.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:38:41.904] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 210448384
[10:38:41.909] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4783 minThrLimit = 90.4726 minThrNLimit = 114.638 -> result = 90.4783 -> 90
[10:38:41.909] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.005 minThrLimit = 102.939 minThrNLimit = 131.787 -> result = 103.005 -> 103
[10:38:41.910] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6591 minThrLimit = 95.5975 minThrNLimit = 118.462 -> result = 95.6591 -> 95
[10:38:41.911] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5752 minThrLimit = 88.5098 minThrNLimit = 115.288 -> result = 88.5752 -> 88
[10:38:41.911] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.7011 minThrLimit = 84.6666 minThrNLimit = 105.732 -> result = 84.7011 -> 84
[10:38:41.912] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.023 minThrLimit = 91.9868 minThrNLimit = 116.301 -> result = 92.023 -> 92
[10:38:41.912] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7507 minThrLimit = 92.7242 minThrNLimit = 116.469 -> result = 92.7507 -> 92
[10:38:41.913] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.152 minThrLimit = 84.1056 minThrNLimit = 105.746 -> result = 84.152 -> 84
[10:38:41.914] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.8378 minThrLimit = 84.8136 minThrNLimit = 104.712 -> result = 84.8378 -> 84
[10:38:41.914] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.266 minThrLimit = 102.234 minThrNLimit = 125.259 -> result = 102.266 -> 102
[10:38:41.915] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.2486 minThrLimit = 83.2375 minThrNLimit = 105.5 -> result = 83.2486 -> 83
[10:38:41.915] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2815 minThrLimit = 92.2643 minThrNLimit = 114.688 -> result = 92.2815 -> 92
[10:38:41.916] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9758 minThrLimit = 86.9696 minThrNLimit = 108.486 -> result = 86.9758 -> 86
[10:38:41.916] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.8407 minThrLimit = 86.8386 minThrNLimit = 106.978 -> result = 86.8407 -> 86
[10:38:41.917] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2014 minThrLimit = 88.0996 minThrNLimit = 112.812 -> result = 88.2014 -> 88
[10:38:41.918] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9166 minThrLimit = 94.9109 minThrNLimit = 116.715 -> result = 94.9166 -> 94
[10:38:41.918] <TB2>     INFO: ROC 0 VthrComp = 90
[10:38:41.918] <TB2>     INFO: ROC 1 VthrComp = 103
[10:38:41.918] <TB2>     INFO: ROC 2 VthrComp = 95
[10:38:41.918] <TB2>     INFO: ROC 3 VthrComp = 88
[10:38:41.919] <TB2>     INFO: ROC 4 VthrComp = 84
[10:38:41.920] <TB2>     INFO: ROC 5 VthrComp = 92
[10:38:41.920] <TB2>     INFO: ROC 6 VthrComp = 92
[10:38:41.921] <TB2>     INFO: ROC 7 VthrComp = 84
[10:38:41.921] <TB2>     INFO: ROC 8 VthrComp = 84
[10:38:41.922] <TB2>     INFO: ROC 9 VthrComp = 102
[10:38:41.922] <TB2>     INFO: ROC 10 VthrComp = 83
[10:38:41.923] <TB2>     INFO: ROC 11 VthrComp = 92
[10:38:41.923] <TB2>     INFO: ROC 12 VthrComp = 86
[10:38:41.924] <TB2>     INFO: ROC 13 VthrComp = 86
[10:38:41.924] <TB2>     INFO: ROC 14 VthrComp = 88
[10:38:41.931] <TB2>     INFO: ROC 15 VthrComp = 94
[10:38:41.932] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:38:41.932] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:38:41.948] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:38:41.948] <TB2>     INFO:     run 1 of 1
[10:38:41.949] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:38:42.328] <TB2>     INFO: Expecting 5025280 events.
[10:39:18.363] <TB2>     INFO: 888168 events read in total (35319ms).
[10:39:53.728] <TB2>     INFO: 1773336 events read in total (70684ms).
[10:40:29.171] <TB2>     INFO: 2656984 events read in total (106127ms).
[10:41:04.636] <TB2>     INFO: 3530776 events read in total (141592ms).
[10:41:39.876] <TB2>     INFO: 4399720 events read in total (176832ms).
[10:42:05.277] <TB2>     INFO: 5025280 events read in total (202233ms).
[10:42:05.352] <TB2>     INFO: Test took 203403ms.
[10:42:05.532] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:42:05.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:42:07.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:42:09.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:42:10.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:42:12.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:42:13.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:42:15.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:42:16.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:42:18.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:42:20.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:42:21.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:42:23.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:42:24.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:42:26.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:42:28.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:42:29.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:42:31.432] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293888000
[10:42:31.439] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.5611 for pixel 25/79 mean/min/max = 44.8628/33.9063/55.8192
[10:42:31.439] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.4964 for pixel 2/79 mean/min/max = 43.6218/31.7166/55.5269
[10:42:31.440] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.2395 for pixel 0/18 mean/min/max = 45.6618/31.6152/59.7084
[10:42:31.440] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.1928 for pixel 22/1 mean/min/max = 45.4866/33.6824/57.2909
[10:42:31.440] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.686 for pixel 24/9 mean/min/max = 44.9288/33.0496/56.8079
[10:42:31.441] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.55 for pixel 0/9 mean/min/max = 45.276/32.9861/57.5659
[10:42:31.441] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.338 for pixel 0/16 mean/min/max = 45.2073/34.0549/56.3597
[10:42:31.442] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.1836 for pixel 51/79 mean/min/max = 44.6893/32.1354/57.2433
[10:42:31.442] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.9067 for pixel 23/13 mean/min/max = 45.1187/33.2677/56.9696
[10:42:31.443] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 61.6055 for pixel 18/15 mean/min/max = 46.6517/31.5376/61.7658
[10:42:31.443] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.5553 for pixel 51/77 mean/min/max = 43.4982/32.1032/54.8932
[10:42:31.444] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.9412 for pixel 5/6 mean/min/max = 45.614/33.2128/58.0152
[10:42:31.444] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.1175 for pixel 6/38 mean/min/max = 44.7472/33.0109/56.4836
[10:42:31.444] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.2946 for pixel 6/2 mean/min/max = 46.8245/32.3372/61.3118
[10:42:31.445] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.2349 for pixel 0/50 mean/min/max = 45.7932/33.3065/58.2799
[10:42:31.446] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.8992 for pixel 51/5 mean/min/max = 45.7765/33.6005/57.9525
[10:42:31.446] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:42:31.587] <TB2>     INFO: Expecting 411648 events.
[10:42:39.159] <TB2>     INFO: 411648 events read in total (6848ms).
[10:42:39.164] <TB2>     INFO: Expecting 411648 events.
[10:42:46.874] <TB2>     INFO: 411648 events read in total (7038ms).
[10:42:46.883] <TB2>     INFO: Expecting 411648 events.
[10:42:54.561] <TB2>     INFO: 411648 events read in total (7015ms).
[10:42:54.572] <TB2>     INFO: Expecting 411648 events.
[10:43:02.305] <TB2>     INFO: 411648 events read in total (7069ms).
[10:43:02.320] <TB2>     INFO: Expecting 411648 events.
[10:43:10.014] <TB2>     INFO: 411648 events read in total (7041ms).
[10:43:10.032] <TB2>     INFO: Expecting 411648 events.
[10:43:17.676] <TB2>     INFO: 411648 events read in total (6990ms).
[10:43:17.695] <TB2>     INFO: Expecting 411648 events.
[10:43:25.358] <TB2>     INFO: 411648 events read in total (7008ms).
[10:43:25.380] <TB2>     INFO: Expecting 411648 events.
[10:43:33.044] <TB2>     INFO: 411648 events read in total (7013ms).
[10:43:33.068] <TB2>     INFO: Expecting 411648 events.
[10:43:40.822] <TB2>     INFO: 411648 events read in total (7104ms).
[10:43:40.849] <TB2>     INFO: Expecting 411648 events.
[10:43:48.727] <TB2>     INFO: 411648 events read in total (7231ms).
[10:43:48.755] <TB2>     INFO: Expecting 411648 events.
[10:43:56.637] <TB2>     INFO: 411648 events read in total (7238ms).
[10:43:56.668] <TB2>     INFO: Expecting 411648 events.
[10:44:04.459] <TB2>     INFO: 411648 events read in total (7143ms).
[10:44:04.494] <TB2>     INFO: Expecting 411648 events.
[10:44:12.309] <TB2>     INFO: 411648 events read in total (7178ms).
[10:44:12.345] <TB2>     INFO: Expecting 411648 events.
[10:44:20.049] <TB2>     INFO: 411648 events read in total (7067ms).
[10:44:20.087] <TB2>     INFO: Expecting 411648 events.
[10:44:27.885] <TB2>     INFO: 411648 events read in total (7160ms).
[10:44:27.932] <TB2>     INFO: Expecting 411648 events.
[10:44:35.667] <TB2>     INFO: 411648 events read in total (7109ms).
[10:44:35.711] <TB2>     INFO: Test took 124265ms.
[10:44:36.209] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2875 < 35 for itrim = 96; old thr = 34.0036 ... break
[10:44:36.250] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4951 < 35 for itrim = 110; old thr = 33.9075 ... break
[10:44:36.281] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2432 < 35 for itrim+1 = 111; old thr = 34.8136 ... break
[10:44:36.326] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0611 < 35 for itrim = 108; old thr = 34.3181 ... break
[10:44:36.361] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0842 < 35 for itrim = 101; old thr = 33.8046 ... break
[10:44:36.394] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2855 < 35 for itrim = 95; old thr = 33.5769 ... break
[10:44:36.426] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.055 < 35 for itrim = 98; old thr = 34.1139 ... break
[10:44:36.459] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1604 < 35 for itrim = 98; old thr = 33.5796 ... break
[10:44:36.491] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.0321 < 35 for itrim = 99; old thr = 31.3757 ... break
[10:44:36.526] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.18 < 35 for itrim+1 = 113; old thr = 34.9779 ... break
[10:44:36.559] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1794 < 35 for itrim = 90; old thr = 34.1733 ... break
[10:44:36.594] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3065 < 35 for itrim = 102; old thr = 34.458 ... break
[10:44:36.630] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3397 < 35 for itrim = 92; old thr = 33.5115 ... break
[10:44:36.659] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0027 < 35 for itrim = 101; old thr = 34.4016 ... break
[10:44:36.694] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6767 < 35 for itrim+1 = 108; old thr = 34.4077 ... break
[10:44:36.732] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.089 < 35 for itrim = 99; old thr = 34.4477 ... break
[10:44:36.810] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[10:44:36.821] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:44:36.821] <TB2>     INFO:     run 1 of 1
[10:44:36.822] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:44:37.165] <TB2>     INFO: Expecting 5025280 events.
[10:45:13.961] <TB2>     INFO: 873096 events read in total (36081ms).
[10:45:49.148] <TB2>     INFO: 1743920 events read in total (71268ms).
[10:46:24.243] <TB2>     INFO: 2613712 events read in total (106363ms).
[10:46:59.253] <TB2>     INFO: 3472416 events read in total (141373ms).
[10:47:34.184] <TB2>     INFO: 4326080 events read in total (176304ms).
[10:48:04.996] <TB2>     INFO: 5025280 events read in total (207116ms).
[10:48:05.067] <TB2>     INFO: Test took 208245ms.
[10:48:05.252] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:05.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:48:07.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:48:08.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:48:10.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:48:11.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:48:13.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:48:14.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:48:16.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:48:17.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:48:19.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:48:21.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:48:23.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:48:24.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:48:26.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:48:27.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:48:29.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:48:31.282] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264138752
[10:48:31.285] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.688966 .. 49.417418
[10:48:31.431] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 59 (-1/-1) hits flags = 528 (plus default)
[10:48:31.452] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:48:31.456] <TB2>     INFO:     run 1 of 1
[10:48:31.456] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:48:31.813] <TB2>     INFO: Expecting 1963520 events.
[10:49:14.818] <TB2>     INFO: 1164872 events read in total (42289ms).
[10:49:43.416] <TB2>     INFO: 1963520 events read in total (70887ms).
[10:49:43.442] <TB2>     INFO: Test took 71986ms.
[10:49:43.485] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:49:43.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:49:44.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:49:45.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:49:46.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:49:47.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:49:48.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:49:49.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:49:50.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:49:51.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:49:52.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:49:53.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:49:54.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:49:55.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:49:56.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:49:57.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:49:58.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:49:59.790] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 201138176
[10:49:59.874] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 10.469503 .. 44.636018
[10:49:59.952] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 0 .. 54 (-1/-1) hits flags = 528 (plus default)
[10:49:59.963] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:49:59.963] <TB2>     INFO:     run 1 of 1
[10:49:59.963] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:50:00.310] <TB2>     INFO: Expecting 1830400 events.
[10:50:43.115] <TB2>     INFO: 1215256 events read in total (42090ms).
[10:51:04.714] <TB2>     INFO: 1830400 events read in total (63689ms).
[10:51:04.729] <TB2>     INFO: Test took 64766ms.
[10:51:04.761] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:04.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:51:05.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:51:06.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:51:07.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:51:08.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:51:09.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:51:10.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:51:11.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:51:12.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:51:13.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:51:14.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:51:15.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:51:16.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:51:17.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:51:18.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:51:19.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:51:20.202] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258424832
[10:51:20.293] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 13.854802 .. 41.426916
[10:51:20.369] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 3 .. 51 (-1/-1) hits flags = 528 (plus default)
[10:51:20.380] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:51:20.380] <TB2>     INFO:     run 1 of 1
[10:51:20.380] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:51:20.733] <TB2>     INFO: Expecting 1630720 events.
[10:52:03.726] <TB2>     INFO: 1237248 events read in total (42278ms).
[10:52:17.313] <TB2>     INFO: 1630720 events read in total (55865ms).
[10:52:17.331] <TB2>     INFO: Test took 56953ms.
[10:52:17.363] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:17.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:52:18.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:52:19.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:52:20.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:52:21.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:52:22.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:52:23.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:52:23.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:52:24.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:52:25.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:52:26.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:52:27.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:52:28.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:52:29.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:52:30.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:52:31.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:52:32.542] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328671232
[10:52:32.623] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 15.845124 .. 41.426916
[10:52:32.697] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 5 .. 51 (-1/-1) hits flags = 528 (plus default)
[10:52:32.708] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:52:32.708] <TB2>     INFO:     run 1 of 1
[10:52:32.708] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:52:33.055] <TB2>     INFO: Expecting 1564160 events.
[10:53:15.709] <TB2>     INFO: 1223224 events read in total (41940ms).
[10:53:27.502] <TB2>     INFO: 1564160 events read in total (53733ms).
[10:53:27.517] <TB2>     INFO: Test took 54809ms.
[10:53:27.549] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:53:27.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:53:28.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:53:29.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:53:30.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:53:31.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:53:32.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:53:33.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:53:34.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:53:35.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:53:36.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:53:37.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:53:38.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:53:39.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:53:40.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:53:41.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:53:42.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:53:43.295] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328822784
[10:53:43.378] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[10:53:43.378] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[10:53:43.389] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:53:43.389] <TB2>     INFO:     run 1 of 1
[10:53:43.389] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:53:43.732] <TB2>     INFO: Expecting 1364480 events.
[10:54:23.832] <TB2>     INFO: 1075360 events read in total (39385ms).
[10:54:34.554] <TB2>     INFO: 1364480 events read in total (50108ms).
[10:54:34.570] <TB2>     INFO: Test took 51182ms.
[10:54:34.610] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:34.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:54:35.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:54:36.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:54:37.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:54:38.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:54:39.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:54:40.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:54:41.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:54:42.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:54:43.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:54:44.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:54:46.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:54:47.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:54:48.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:54:48.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:54:49.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:54:50.924] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358477824
[10:54:50.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C0.dat
[10:54:50.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C1.dat
[10:54:50.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C2.dat
[10:54:50.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C3.dat
[10:54:50.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C4.dat
[10:54:50.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C5.dat
[10:54:50.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C6.dat
[10:54:50.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C7.dat
[10:54:50.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C8.dat
[10:54:50.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C9.dat
[10:54:50.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C10.dat
[10:54:50.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C11.dat
[10:54:50.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C12.dat
[10:54:50.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C13.dat
[10:54:50.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C14.dat
[10:54:50.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C15.dat
[10:54:50.960] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C0.dat
[10:54:50.968] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C1.dat
[10:54:50.975] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C2.dat
[10:54:50.983] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C3.dat
[10:54:50.990] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C4.dat
[10:54:50.997] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C5.dat
[10:54:50.004] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C6.dat
[10:54:51.012] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C7.dat
[10:54:51.019] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C8.dat
[10:54:51.026] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C9.dat
[10:54:51.033] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C10.dat
[10:54:51.040] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C11.dat
[10:54:51.047] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C12.dat
[10:54:51.054] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C13.dat
[10:54:51.061] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C14.dat
[10:54:51.068] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//trimParameters35_C15.dat
[10:54:51.075] <TB2>     INFO: PixTestTrim::trimTest() done
[10:54:51.075] <TB2>     INFO: vtrim:      96 110 111 108 101  95  98  98  99 113  90 102  92 101 108  99 
[10:54:51.075] <TB2>     INFO: vthrcomp:   90 103  95  88  84  92  92  84  84 102  83  92  86  86  88  94 
[10:54:51.075] <TB2>     INFO: vcal mean:  34.99  34.96  34.99  34.98  34.97  34.97  34.99  35.05  34.98  34.96  34.97  34.97  34.95  34.96  34.98  34.96 
[10:54:51.075] <TB2>     INFO: vcal RMS:    0.77   0.83   0.92   0.79   0.79   0.80   0.79   0.80   0.83   0.91   0.79   0.83   1.23   1.06   0.79   0.80 
[10:54:51.075] <TB2>     INFO: bits mean:   9.21  10.07   9.09   9.36   9.76   9.19   9.23   9.58   9.84   9.27  10.12   9.48   9.52   9.50   9.01   9.06 
[10:54:51.075] <TB2>     INFO: bits RMS:    2.64   2.63   2.92   2.57   2.52   2.80   2.59   2.76   2.45   2.80   2.57   2.61   2.63   2.60   2.76   2.72 
[10:54:51.085] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:51.085] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[10:54:51.085] <TB2>     INFO:    ----------------------------------------------------------------------
[10:54:51.088] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[10:54:51.088] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[10:54:51.099] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:54:51.099] <TB2>     INFO:     run 1 of 1
[10:54:51.099] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:54:51.442] <TB2>     INFO: Expecting 4160000 events.
[10:55:38.043] <TB2>     INFO: 1131885 events read in total (45886ms).
[10:56:24.093] <TB2>     INFO: 2249215 events read in total (91936ms).
[10:57:09.774] <TB2>     INFO: 3351405 events read in total (137618ms).
[10:57:43.221] <TB2>     INFO: 4160000 events read in total (171064ms).
[10:57:43.308] <TB2>     INFO: Test took 172210ms.
[10:57:43.469] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:57:43.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:57:45.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:57:47.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:57:49.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:57:51.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:57:53.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:57:55.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:57:57.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:57:59.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:58:01.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:58:03.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:58:05.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:58:07.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:58:09.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:58:11.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:58:13.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:58:15.458] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329330688
[10:58:15.458] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[10:58:15.534] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[10:58:15.534] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[10:58:15.544] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:58:15.545] <TB2>     INFO:     run 1 of 1
[10:58:15.545] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:58:15.888] <TB2>     INFO: Expecting 3598400 events.
[10:59:03.644] <TB2>     INFO: 1169145 events read in total (47041ms).
[10:59:50.117] <TB2>     INFO: 2316465 events read in total (93514ms).
[11:00:36.453] <TB2>     INFO: 3448705 events read in total (139850ms).
[11:00:43.092] <TB2>     INFO: 3598400 events read in total (146489ms).
[11:00:43.164] <TB2>     INFO: Test took 147620ms.
[11:00:43.288] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:00:43.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:00:45.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:00:47.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:00:48.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:00:50.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:00:52.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:00:54.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:00:56.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:00:58.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:00:59.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:01:01.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:01:03.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:01:05.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:01:07.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:01:09.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:01:11.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:01:12.943] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361717760
[11:01:12.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:01:13.018] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:01:13.018] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:01:13.029] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:01:13.029] <TB2>     INFO:     run 1 of 1
[11:01:13.029] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:01:13.373] <TB2>     INFO: Expecting 3348800 events.
[11:02:02.446] <TB2>     INFO: 1217145 events read in total (48359ms).
[11:02:50.499] <TB2>     INFO: 2405305 events read in total (96412ms).
[11:03:28.501] <TB2>     INFO: 3348800 events read in total (134414ms).
[11:03:28.543] <TB2>     INFO: Test took 135514ms.
[11:03:28.631] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:03:28.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:03:30.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:03:32.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:03:33.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:03:35.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:03:37.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:03:38.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:03:40.551] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:03:42.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:03:43.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:03:45.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:03:47.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:03:49.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:03:50.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:03:52.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:03:54.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:03:55.967] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386101248
[11:03:55.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:03:56.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:03:56.041] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[11:03:56.053] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:03:56.053] <TB2>     INFO:     run 1 of 1
[11:03:56.053] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:03:56.396] <TB2>     INFO: Expecting 3369600 events.
[11:04:44.951] <TB2>     INFO: 1212315 events read in total (47840ms).
[11:05:33.612] <TB2>     INFO: 2396270 events read in total (96501ms).
[11:06:12.441] <TB2>     INFO: 3369600 events read in total (135330ms).
[11:06:12.489] <TB2>     INFO: Test took 136436ms.
[11:06:12.581] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:12.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:06:14.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:06:16.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:06:17.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:06:19.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:06:21.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:06:23.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:06:24.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:06:26.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:06:28.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:06:30.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:06:31.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:06:33.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:06:35.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:06:37.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:06:38.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:06:40.419] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394522624
[11:06:40.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:06:40.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:06:40.495] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[11:06:40.507] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:06:40.507] <TB2>     INFO:     run 1 of 1
[11:06:40.508] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:06:40.852] <TB2>     INFO: Expecting 3369600 events.
[11:07:29.323] <TB2>     INFO: 1211580 events read in total (47756ms).
[11:08:16.550] <TB2>     INFO: 2395130 events read in total (94983ms).
[11:08:55.356] <TB2>     INFO: 3369600 events read in total (133789ms).
[11:08:55.400] <TB2>     INFO: Test took 134893ms.
[11:08:55.498] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:55.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:08:57.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:08:59.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:09:00.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:09:02.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:09:04.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:09:06.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:09:08.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:09:10.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:09:12.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:09:13.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:09:15.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:09:17.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:09:18.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:09:20.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:09:22.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:09:24.171] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 363163648
[11:09:24.172] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.86874, thr difference RMS: 1.42888
[11:09:24.172] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.1097, thr difference RMS: 1.76953
[11:09:24.172] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.28147, thr difference RMS: 1.70332
[11:09:24.172] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.77791, thr difference RMS: 1.21763
[11:09:24.173] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.52373, thr difference RMS: 1.48729
[11:09:24.173] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.96898, thr difference RMS: 1.73943
[11:09:24.173] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.62689, thr difference RMS: 1.64474
[11:09:24.173] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.77966, thr difference RMS: 1.36672
[11:09:24.173] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.55094, thr difference RMS: 1.30893
[11:09:24.174] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.1382, thr difference RMS: 1.73167
[11:09:24.174] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.7746, thr difference RMS: 1.22347
[11:09:24.174] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.63725, thr difference RMS: 1.70582
[11:09:24.174] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.4988, thr difference RMS: 1.40049
[11:09:24.175] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.80876, thr difference RMS: 1.5017
[11:09:24.175] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.38359, thr difference RMS: 1.44885
[11:09:24.175] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.60467, thr difference RMS: 1.63532
[11:09:24.175] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.80937, thr difference RMS: 1.43329
[11:09:24.175] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.0671, thr difference RMS: 1.76183
[11:09:24.176] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.23879, thr difference RMS: 1.71404
[11:09:24.176] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.78644, thr difference RMS: 1.20775
[11:09:24.176] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.37685, thr difference RMS: 1.45615
[11:09:24.176] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.97411, thr difference RMS: 1.72408
[11:09:24.176] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.71603, thr difference RMS: 1.61929
[11:09:24.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.75473, thr difference RMS: 1.36883
[11:09:24.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.51939, thr difference RMS: 1.29922
[11:09:24.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.2207, thr difference RMS: 1.72069
[11:09:24.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.74782, thr difference RMS: 1.23242
[11:09:24.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.63562, thr difference RMS: 1.67451
[11:09:24.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.45114, thr difference RMS: 1.41644
[11:09:24.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.8855, thr difference RMS: 1.48532
[11:09:24.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.28326, thr difference RMS: 1.45294
[11:09:24.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.59783, thr difference RMS: 1.62817
[11:09:24.178] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.02294, thr difference RMS: 1.39586
[11:09:24.179] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.05894, thr difference RMS: 1.75661
[11:09:24.179] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.26126, thr difference RMS: 1.67445
[11:09:24.179] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.85322, thr difference RMS: 1.2154
[11:09:24.179] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.37304, thr difference RMS: 1.46578
[11:09:24.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.14586, thr difference RMS: 1.7229
[11:09:24.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.76383, thr difference RMS: 1.62815
[11:09:24.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.76656, thr difference RMS: 1.38364
[11:09:24.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.62074, thr difference RMS: 1.26834
[11:09:24.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.3009, thr difference RMS: 1.71582
[11:09:24.181] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.8386, thr difference RMS: 1.21521
[11:09:24.181] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.7308, thr difference RMS: 1.68119
[11:09:24.181] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.67467, thr difference RMS: 1.41396
[11:09:24.181] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.1275, thr difference RMS: 1.47629
[11:09:24.182] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.28514, thr difference RMS: 1.43962
[11:09:24.182] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.6409, thr difference RMS: 1.65556
[11:09:24.182] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.1575, thr difference RMS: 1.38976
[11:09:24.182] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.12036, thr difference RMS: 1.74216
[11:09:24.182] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.19491, thr difference RMS: 1.69454
[11:09:24.183] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.04135, thr difference RMS: 1.21462
[11:09:24.183] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.34751, thr difference RMS: 1.44804
[11:09:24.183] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.36299, thr difference RMS: 1.69226
[11:09:24.183] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.74637, thr difference RMS: 1.62591
[11:09:24.183] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.91779, thr difference RMS: 1.35493
[11:09:24.184] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.74617, thr difference RMS: 1.27263
[11:09:24.184] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.3667, thr difference RMS: 1.74651
[11:09:24.184] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.92248, thr difference RMS: 1.20897
[11:09:24.184] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.80527, thr difference RMS: 1.68056
[11:09:24.185] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.71394, thr difference RMS: 1.38788
[11:09:24.185] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.3021, thr difference RMS: 1.45499
[11:09:24.185] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.30356, thr difference RMS: 1.45818
[11:09:24.185] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.69799, thr difference RMS: 1.63355
[11:09:24.292] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[11:09:24.295] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2028 seconds
[11:09:24.295] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:09:25.007] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:09:25.008] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:09:25.012] <TB2>     INFO: ######################################################################
[11:09:25.012] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[11:09:25.012] <TB2>     INFO: ######################################################################
[11:09:25.012] <TB2>     INFO:    ----------------------------------------------------------------------
[11:09:25.012] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:09:25.012] <TB2>     INFO:    ----------------------------------------------------------------------
[11:09:25.013] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:09:25.023] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:09:25.024] <TB2>     INFO:     run 1 of 1
[11:09:25.024] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:09:25.372] <TB2>     INFO: Expecting 59072000 events.
[11:09:54.438] <TB2>     INFO: 1073000 events read in total (28351ms).
[11:10:22.781] <TB2>     INFO: 2141400 events read in total (56694ms).
[11:10:51.035] <TB2>     INFO: 3211200 events read in total (84948ms).
[11:11:19.353] <TB2>     INFO: 4282800 events read in total (113266ms).
[11:11:47.668] <TB2>     INFO: 5351400 events read in total (141581ms).
[11:12:16.105] <TB2>     INFO: 6421400 events read in total (170018ms).
[11:12:44.637] <TB2>     INFO: 7492200 events read in total (198550ms).
[11:13:13.034] <TB2>     INFO: 8560600 events read in total (226947ms).
[11:13:41.402] <TB2>     INFO: 9631000 events read in total (255315ms).
[11:14:09.854] <TB2>     INFO: 10701800 events read in total (283767ms).
[11:14:38.197] <TB2>     INFO: 11770200 events read in total (312110ms).
[11:15:06.626] <TB2>     INFO: 12840000 events read in total (340539ms).
[11:15:35.137] <TB2>     INFO: 13911000 events read in total (369050ms).
[11:16:05.443] <TB2>     INFO: 14979800 events read in total (399356ms).
[11:16:33.000] <TB2>     INFO: 16051000 events read in total (427913ms).
[11:17:02.437] <TB2>     INFO: 17120400 events read in total (456350ms).
[11:17:30.734] <TB2>     INFO: 18188800 events read in total (484647ms).
[11:17:59.274] <TB2>     INFO: 19259600 events read in total (513187ms).
[11:18:27.741] <TB2>     INFO: 20330000 events read in total (541654ms).
[11:18:56.095] <TB2>     INFO: 21398400 events read in total (570008ms).
[11:19:24.580] <TB2>     INFO: 22470200 events read in total (598493ms).
[11:19:53.051] <TB2>     INFO: 23539600 events read in total (626964ms).
[11:20:21.474] <TB2>     INFO: 24608200 events read in total (655387ms).
[11:20:50.360] <TB2>     INFO: 25680400 events read in total (684273ms).
[11:21:18.773] <TB2>     INFO: 26748600 events read in total (712686ms).
[11:21:47.053] <TB2>     INFO: 27817000 events read in total (740966ms).
[11:22:15.433] <TB2>     INFO: 28889200 events read in total (769346ms).
[11:22:43.853] <TB2>     INFO: 29958400 events read in total (797766ms).
[11:23:12.393] <TB2>     INFO: 31027000 events read in total (826306ms).
[11:23:40.804] <TB2>     INFO: 32099400 events read in total (854717ms).
[11:24:09.319] <TB2>     INFO: 33167800 events read in total (883232ms).
[11:24:37.778] <TB2>     INFO: 34236600 events read in total (911691ms).
[11:25:06.299] <TB2>     INFO: 35308800 events read in total (940212ms).
[11:25:34.890] <TB2>     INFO: 36376800 events read in total (968803ms).
[11:26:03.595] <TB2>     INFO: 37445000 events read in total (997508ms).
[11:26:32.478] <TB2>     INFO: 38516800 events read in total (1026391ms).
[11:27:01.241] <TB2>     INFO: 39585400 events read in total (1055154ms).
[11:27:29.690] <TB2>     INFO: 40653600 events read in total (1083603ms).
[11:27:58.129] <TB2>     INFO: 41724000 events read in total (1112042ms).
[11:28:26.653] <TB2>     INFO: 42794000 events read in total (1140566ms).
[11:28:55.414] <TB2>     INFO: 43862000 events read in total (1169327ms).
[11:29:24.551] <TB2>     INFO: 44932400 events read in total (1198464ms).
[11:29:53.272] <TB2>     INFO: 46002600 events read in total (1227185ms).
[11:30:21.927] <TB2>     INFO: 47069800 events read in total (1255840ms).
[11:30:50.901] <TB2>     INFO: 48137600 events read in total (1284814ms).
[11:31:20.313] <TB2>     INFO: 49209000 events read in total (1314226ms).
[11:31:49.094] <TB2>     INFO: 50277400 events read in total (1343007ms).
[11:32:17.987] <TB2>     INFO: 51345000 events read in total (1371900ms).
[11:32:47.024] <TB2>     INFO: 52414000 events read in total (1400937ms).
[11:33:15.750] <TB2>     INFO: 53484600 events read in total (1429663ms).
[11:33:44.918] <TB2>     INFO: 54552400 events read in total (1458831ms).
[11:34:16.208] <TB2>     INFO: 55620400 events read in total (1490121ms).
[11:34:48.269] <TB2>     INFO: 56690000 events read in total (1522182ms).
[11:35:18.682] <TB2>     INFO: 57759800 events read in total (1552595ms).
[11:35:49.248] <TB2>     INFO: 58828400 events read in total (1583161ms).
[11:35:56.433] <TB2>     INFO: 59072000 events read in total (1590346ms).
[11:35:56.458] <TB2>     INFO: Test took 1591434ms.
[11:35:56.522] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:56.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:35:56.665] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:35:57.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:35:57.856] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:35:59.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:35:59.065] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:00.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:36:00.280] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:01.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:36:01.537] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:03.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:36:03.448] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:04.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:36:04.850] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:06.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:36:06.364] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:07.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:36:07.989] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:09.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:36:09.170] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:10.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:36:10.515] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:11.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:36:11.709] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:12.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:36:12.959] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:14.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:36:14.137] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:15.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:36:15.323] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:16.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:36:16.483] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:36:17.698] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 448708608
[11:36:17.728] <TB2>     INFO: PixTestScurves::scurves() done 
[11:36:17.728] <TB2>     INFO: Vcal mean:  35.05  35.04  35.07  35.05  35.02  35.09  35.06  35.13  35.13  35.12  35.06  35.10  35.07  35.09  35.08  35.10 
[11:36:17.728] <TB2>     INFO: Vcal RMS:    0.63   0.70   0.81   0.65   0.67   0.67   0.66   0.69   0.69   0.79   0.67   0.72   1.15   0.94   0.66   0.67 
[11:36:17.728] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[11:36:17.805] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[11:36:17.805] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[11:36:17.805] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[11:36:17.805] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[11:36:17.805] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[11:36:17.805] <TB2>     INFO: ######################################################################
[11:36:17.806] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:36:17.806] <TB2>     INFO: ######################################################################
[11:36:17.811] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:18.187] <TB2>     INFO: Expecting 41600 events.
[11:36:22.216] <TB2>     INFO: 41600 events read in total (3308ms).
[11:36:22.217] <TB2>     INFO: Test took 4406ms.
[11:36:22.225] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:22.225] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[11:36:22.225] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:36:22.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 48, 69] has eff 0/10
[11:36:22.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 48, 69]
[11:36:22.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 49, 69] has eff 0/10
[11:36:22.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 49, 69]
[11:36:22.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 46, 73] has eff 0/10
[11:36:22.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 46, 73]
[11:36:22.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 0, 72] has eff 0/10
[11:36:22.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 0, 72]
[11:36:22.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[11:36:22.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:36:22.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:36:22.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:36:22.575] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:36:22.917] <TB2>     INFO: Expecting 41600 events.
[11:36:27.094] <TB2>     INFO: 41600 events read in total (3462ms).
[11:36:27.094] <TB2>     INFO: Test took 4519ms.
[11:36:27.102] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:27.103] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[11:36:27.103] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[11:36:27.107] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.859
[11:36:27.107] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.903
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.406
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.062
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.752
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 174
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.467
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 169
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.88
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 180
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.299
[11:36:27.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 190
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.676
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.875
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 185
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.248
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.291
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 191
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.753
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.317
[11:36:27.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,11] phvalue 169
[11:36:27.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.76
[11:36:27.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[11:36:27.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.901
[11:36:27.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[11:36:27.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:36:27.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:36:27.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:36:27.196] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:36:27.545] <TB2>     INFO: Expecting 41600 events.
[11:36:31.683] <TB2>     INFO: 41600 events read in total (3420ms).
[11:36:31.684] <TB2>     INFO: Test took 4488ms.
[11:36:31.692] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:31.692] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[11:36:31.692] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[11:36:31.697] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 15
[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7872
[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 72
[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.443
[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,21] phvalue 71
[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.753
[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 64
[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.0198
[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 84
[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.182
[11:36:31.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,43] phvalue 74
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1764
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 70
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.6819
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 76
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.8953
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,62] phvalue 86
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2796
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 73
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5882
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,8] phvalue 79
[11:36:31.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.0023
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 58
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.091
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 83
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6814
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 82
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5474
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.6725
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 86
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.3023
[11:36:31.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 53
[11:36:31.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[11:36:32.111] <TB2>     INFO: Expecting 2560 events.
[11:36:33.073] <TB2>     INFO: 2560 events read in total (246ms).
[11:36:33.073] <TB2>     INFO: Test took 1371ms.
[11:36:33.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:33.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 21, 1 1
[11:36:33.583] <TB2>     INFO: Expecting 2560 events.
[11:36:34.546] <TB2>     INFO: 2560 events read in total (248ms).
[11:36:34.547] <TB2>     INFO: Test took 1474ms.
[11:36:34.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:34.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 2 2
[11:36:35.055] <TB2>     INFO: Expecting 2560 events.
[11:36:36.014] <TB2>     INFO: 2560 events read in total (244ms).
[11:36:36.014] <TB2>     INFO: Test took 1467ms.
[11:36:36.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:36.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[11:36:36.526] <TB2>     INFO: Expecting 2560 events.
[11:36:37.483] <TB2>     INFO: 2560 events read in total (243ms).
[11:36:37.483] <TB2>     INFO: Test took 1469ms.
[11:36:37.483] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:37.483] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 43, 4 4
[11:36:37.993] <TB2>     INFO: Expecting 2560 events.
[11:36:38.952] <TB2>     INFO: 2560 events read in total (244ms).
[11:36:38.952] <TB2>     INFO: Test took 1469ms.
[11:36:38.952] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:38.952] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 5 5
[11:36:39.460] <TB2>     INFO: Expecting 2560 events.
[11:36:40.420] <TB2>     INFO: 2560 events read in total (245ms).
[11:36:40.421] <TB2>     INFO: Test took 1468ms.
[11:36:40.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:40.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 6 6
[11:36:40.928] <TB2>     INFO: Expecting 2560 events.
[11:36:41.888] <TB2>     INFO: 2560 events read in total (245ms).
[11:36:41.888] <TB2>     INFO: Test took 1467ms.
[11:36:41.888] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:41.888] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 62, 7 7
[11:36:42.395] <TB2>     INFO: Expecting 2560 events.
[11:36:43.355] <TB2>     INFO: 2560 events read in total (244ms).
[11:36:43.355] <TB2>     INFO: Test took 1467ms.
[11:36:43.355] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:43.355] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[11:36:43.863] <TB2>     INFO: Expecting 2560 events.
[11:36:44.822] <TB2>     INFO: 2560 events read in total (245ms).
[11:36:44.822] <TB2>     INFO: Test took 1467ms.
[11:36:44.822] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:44.823] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 8, 9 9
[11:36:45.332] <TB2>     INFO: Expecting 2560 events.
[11:36:46.293] <TB2>     INFO: 2560 events read in total (246ms).
[11:36:46.294] <TB2>     INFO: Test took 1471ms.
[11:36:46.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:46.294] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 10 10
[11:36:46.803] <TB2>     INFO: Expecting 2560 events.
[11:36:47.763] <TB2>     INFO: 2560 events read in total (245ms).
[11:36:47.763] <TB2>     INFO: Test took 1469ms.
[11:36:47.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:47.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 11 11
[11:36:48.277] <TB2>     INFO: Expecting 2560 events.
[11:36:49.236] <TB2>     INFO: 2560 events read in total (244ms).
[11:36:49.237] <TB2>     INFO: Test took 1473ms.
[11:36:49.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:49.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 12 12
[11:36:49.745] <TB2>     INFO: Expecting 2560 events.
[11:36:50.706] <TB2>     INFO: 2560 events read in total (246ms).
[11:36:50.706] <TB2>     INFO: Test took 1469ms.
[11:36:50.706] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:50.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[11:36:51.214] <TB2>     INFO: Expecting 2560 events.
[11:36:52.173] <TB2>     INFO: 2560 events read in total (244ms).
[11:36:52.173] <TB2>     INFO: Test took 1466ms.
[11:36:52.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:52.174] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 14 14
[11:36:52.684] <TB2>     INFO: Expecting 2560 events.
[11:36:53.644] <TB2>     INFO: 2560 events read in total (246ms).
[11:36:53.644] <TB2>     INFO: Test took 1470ms.
[11:36:53.645] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:53.645] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 15 15
[11:36:54.153] <TB2>     INFO: Expecting 2560 events.
[11:36:55.112] <TB2>     INFO: 2560 events read in total (244ms).
[11:36:55.112] <TB2>     INFO: Test took 1467ms.
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC1
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[11:36:55.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[11:36:55.117] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:36:55.626] <TB2>     INFO: Expecting 655360 events.
[11:37:07.779] <TB2>     INFO: 655360 events read in total (11438ms).
[11:37:07.791] <TB2>     INFO: Expecting 655360 events.
[11:37:19.877] <TB2>     INFO: 655360 events read in total (11522ms).
[11:37:19.892] <TB2>     INFO: Expecting 655360 events.
[11:37:31.737] <TB2>     INFO: 655360 events read in total (11276ms).
[11:37:31.757] <TB2>     INFO: Expecting 655360 events.
[11:37:43.585] <TB2>     INFO: 655360 events read in total (11270ms).
[11:37:43.609] <TB2>     INFO: Expecting 655360 events.
[11:37:55.418] <TB2>     INFO: 655360 events read in total (11247ms).
[11:37:55.446] <TB2>     INFO: Expecting 655360 events.
[11:38:07.287] <TB2>     INFO: 655360 events read in total (11291ms).
[11:38:07.321] <TB2>     INFO: Expecting 655360 events.
[11:38:19.126] <TB2>     INFO: 655360 events read in total (11257ms).
[11:38:19.164] <TB2>     INFO: Expecting 655360 events.
[11:38:30.003] <TB2>     INFO: 655360 events read in total (11294ms).
[11:38:31.045] <TB2>     INFO: Expecting 655360 events.
[11:38:43.778] <TB2>     INFO: 655360 events read in total (12194ms).
[11:38:43.823] <TB2>     INFO: Expecting 655360 events.
[11:38:55.852] <TB2>     INFO: 655360 events read in total (11503ms).
[11:38:55.902] <TB2>     INFO: Expecting 655360 events.
[11:39:07.806] <TB2>     INFO: 655360 events read in total (11377ms).
[11:39:07.860] <TB2>     INFO: Expecting 655360 events.
[11:39:19.813] <TB2>     INFO: 655360 events read in total (11426ms).
[11:39:19.871] <TB2>     INFO: Expecting 655360 events.
[11:39:31.766] <TB2>     INFO: 655360 events read in total (11368ms).
[11:39:31.827] <TB2>     INFO: Expecting 655360 events.
[11:39:43.869] <TB2>     INFO: 655360 events read in total (11516ms).
[11:39:43.940] <TB2>     INFO: Expecting 655360 events.
[11:39:55.820] <TB2>     INFO: 655360 events read in total (11354ms).
[11:39:55.889] <TB2>     INFO: Expecting 655360 events.
[11:40:07.758] <TB2>     INFO: 655360 events read in total (11342ms).
[11:40:07.833] <TB2>     INFO: Test took 192717ms.
[11:40:07.929] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:40:08.236] <TB2>     INFO: Expecting 655360 events.
[11:40:20.241] <TB2>     INFO: 655360 events read in total (11289ms).
[11:40:20.252] <TB2>     INFO: Expecting 655360 events.
[11:40:32.037] <TB2>     INFO: 655360 events read in total (11212ms).
[11:40:32.052] <TB2>     INFO: Expecting 655360 events.
[11:40:43.887] <TB2>     INFO: 655360 events read in total (11265ms).
[11:40:43.906] <TB2>     INFO: Expecting 655360 events.
[11:40:55.763] <TB2>     INFO: 655360 events read in total (11291ms).
[11:40:55.787] <TB2>     INFO: Expecting 655360 events.
[11:41:07.607] <TB2>     INFO: 655360 events read in total (11261ms).
[11:41:07.635] <TB2>     INFO: Expecting 655360 events.
[11:41:19.447] <TB2>     INFO: 655360 events read in total (11259ms).
[11:41:19.479] <TB2>     INFO: Expecting 655360 events.
[11:41:31.278] <TB2>     INFO: 655360 events read in total (11248ms).
[11:41:31.316] <TB2>     INFO: Expecting 655360 events.
[11:41:43.094] <TB2>     INFO: 655360 events read in total (11232ms).
[11:41:43.134] <TB2>     INFO: Expecting 655360 events.
[11:41:54.958] <TB2>     INFO: 655360 events read in total (11281ms).
[11:41:54.003] <TB2>     INFO: Expecting 655360 events.
[11:42:06.825] <TB2>     INFO: 655360 events read in total (11285ms).
[11:42:06.874] <TB2>     INFO: Expecting 655360 events.
[11:42:18.702] <TB2>     INFO: 655360 events read in total (11296ms).
[11:42:18.758] <TB2>     INFO: Expecting 655360 events.
[11:42:30.590] <TB2>     INFO: 655360 events read in total (11305ms).
[11:42:30.650] <TB2>     INFO: Expecting 655360 events.
[11:42:42.477] <TB2>     INFO: 655360 events read in total (11299ms).
[11:42:42.542] <TB2>     INFO: Expecting 655360 events.
[11:42:54.362] <TB2>     INFO: 655360 events read in total (11293ms).
[11:42:54.429] <TB2>     INFO: Expecting 655360 events.
[11:43:06.252] <TB2>     INFO: 655360 events read in total (11296ms).
[11:43:06.325] <TB2>     INFO: Expecting 655360 events.
[11:43:18.116] <TB2>     INFO: 655360 events read in total (11264ms).
[11:43:18.199] <TB2>     INFO: Test took 190272ms.
[11:43:18.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[11:43:18.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[11:43:18.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[11:43:18.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[11:43:18.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[11:43:18.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.379] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[11:43:18.379] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.379] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[11:43:18.379] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[11:43:18.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[11:43:18.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[11:43:18.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.381] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[11:43:18.381] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.381] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[11:43:18.381] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[11:43:18.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[11:43:18.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[11:43:18.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:43:18.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[11:43:18.383] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.390] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.398] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.405] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.413] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.420] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[11:43:18.427] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[11:43:18.434] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[11:43:18.442] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[11:43:18.449] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[11:43:18.456] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[11:43:18.463] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[11:43:18.470] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[11:43:18.477] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.484] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.491] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.498] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.506] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.513] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.520] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.527] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.534] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.541] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.548] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:43:18.556] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[11:43:18.587] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C0.dat
[11:43:18.587] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C1.dat
[11:43:18.587] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C2.dat
[11:43:18.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C3.dat
[11:43:18.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C4.dat
[11:43:18.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C5.dat
[11:43:18.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C6.dat
[11:43:18.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C7.dat
[11:43:18.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C8.dat
[11:43:18.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C9.dat
[11:43:18.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C10.dat
[11:43:18.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C11.dat
[11:43:18.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C12.dat
[11:43:18.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C13.dat
[11:43:18.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C14.dat
[11:43:18.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//dacParameters35_C15.dat
[11:43:18.937] <TB2>     INFO: Expecting 41600 events.
[11:43:22.794] <TB2>     INFO: 41600 events read in total (3140ms).
[11:43:22.795] <TB2>     INFO: Test took 4202ms.
[11:43:23.450] <TB2>     INFO: Expecting 41600 events.
[11:43:27.296] <TB2>     INFO: 41600 events read in total (3131ms).
[11:43:27.297] <TB2>     INFO: Test took 4195ms.
[11:43:27.951] <TB2>     INFO: Expecting 41600 events.
[11:43:31.794] <TB2>     INFO: 41600 events read in total (3128ms).
[11:43:31.795] <TB2>     INFO: Test took 4189ms.
[11:43:32.105] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:32.238] <TB2>     INFO: Expecting 2560 events.
[11:43:33.197] <TB2>     INFO: 2560 events read in total (245ms).
[11:43:33.197] <TB2>     INFO: Test took 1092ms.
[11:43:33.199] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:33.706] <TB2>     INFO: Expecting 2560 events.
[11:43:34.667] <TB2>     INFO: 2560 events read in total (246ms).
[11:43:34.667] <TB2>     INFO: Test took 1468ms.
[11:43:34.670] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:35.174] <TB2>     INFO: Expecting 2560 events.
[11:43:36.131] <TB2>     INFO: 2560 events read in total (242ms).
[11:43:36.131] <TB2>     INFO: Test took 1461ms.
[11:43:36.133] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:36.645] <TB2>     INFO: Expecting 2560 events.
[11:43:37.604] <TB2>     INFO: 2560 events read in total (244ms).
[11:43:37.605] <TB2>     INFO: Test took 1472ms.
[11:43:37.606] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:38.113] <TB2>     INFO: Expecting 2560 events.
[11:43:39.071] <TB2>     INFO: 2560 events read in total (243ms).
[11:43:39.071] <TB2>     INFO: Test took 1465ms.
[11:43:39.073] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:39.581] <TB2>     INFO: Expecting 2560 events.
[11:43:40.539] <TB2>     INFO: 2560 events read in total (243ms).
[11:43:40.540] <TB2>     INFO: Test took 1467ms.
[11:43:40.543] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:41.051] <TB2>     INFO: Expecting 2560 events.
[11:43:42.012] <TB2>     INFO: 2560 events read in total (245ms).
[11:43:42.012] <TB2>     INFO: Test took 1470ms.
[11:43:42.014] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:42.521] <TB2>     INFO: Expecting 2560 events.
[11:43:43.481] <TB2>     INFO: 2560 events read in total (245ms).
[11:43:43.481] <TB2>     INFO: Test took 1467ms.
[11:43:43.483] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:43.991] <TB2>     INFO: Expecting 2560 events.
[11:43:44.951] <TB2>     INFO: 2560 events read in total (245ms).
[11:43:44.953] <TB2>     INFO: Test took 1470ms.
[11:43:44.955] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:45.460] <TB2>     INFO: Expecting 2560 events.
[11:43:46.420] <TB2>     INFO: 2560 events read in total (245ms).
[11:43:46.421] <TB2>     INFO: Test took 1466ms.
[11:43:46.423] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:46.930] <TB2>     INFO: Expecting 2560 events.
[11:43:47.888] <TB2>     INFO: 2560 events read in total (243ms).
[11:43:47.888] <TB2>     INFO: Test took 1466ms.
[11:43:47.890] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:48.397] <TB2>     INFO: Expecting 2560 events.
[11:43:49.357] <TB2>     INFO: 2560 events read in total (245ms).
[11:43:49.358] <TB2>     INFO: Test took 1468ms.
[11:43:49.359] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:49.868] <TB2>     INFO: Expecting 2560 events.
[11:43:50.828] <TB2>     INFO: 2560 events read in total (246ms).
[11:43:50.828] <TB2>     INFO: Test took 1469ms.
[11:43:50.830] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:51.337] <TB2>     INFO: Expecting 2560 events.
[11:43:52.295] <TB2>     INFO: 2560 events read in total (242ms).
[11:43:52.296] <TB2>     INFO: Test took 1466ms.
[11:43:52.299] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:52.811] <TB2>     INFO: Expecting 2560 events.
[11:43:53.770] <TB2>     INFO: 2560 events read in total (244ms).
[11:43:53.771] <TB2>     INFO: Test took 1472ms.
[11:43:53.775] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:54.280] <TB2>     INFO: Expecting 2560 events.
[11:43:55.239] <TB2>     INFO: 2560 events read in total (244ms).
[11:43:55.239] <TB2>     INFO: Test took 1464ms.
[11:43:55.241] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:55.762] <TB2>     INFO: Expecting 2560 events.
[11:43:56.721] <TB2>     INFO: 2560 events read in total (244ms).
[11:43:56.722] <TB2>     INFO: Test took 1481ms.
[11:43:56.729] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:57.230] <TB2>     INFO: Expecting 2560 events.
[11:43:58.190] <TB2>     INFO: 2560 events read in total (245ms).
[11:43:58.191] <TB2>     INFO: Test took 1462ms.
[11:43:58.192] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:58.700] <TB2>     INFO: Expecting 2560 events.
[11:43:59.656] <TB2>     INFO: 2560 events read in total (241ms).
[11:43:59.656] <TB2>     INFO: Test took 1464ms.
[11:43:59.658] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:00.165] <TB2>     INFO: Expecting 2560 events.
[11:44:01.128] <TB2>     INFO: 2560 events read in total (247ms).
[11:44:01.129] <TB2>     INFO: Test took 1471ms.
[11:44:01.132] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:01.641] <TB2>     INFO: Expecting 2560 events.
[11:44:02.602] <TB2>     INFO: 2560 events read in total (247ms).
[11:44:02.602] <TB2>     INFO: Test took 1470ms.
[11:44:02.604] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:03.111] <TB2>     INFO: Expecting 2560 events.
[11:44:04.071] <TB2>     INFO: 2560 events read in total (245ms).
[11:44:04.071] <TB2>     INFO: Test took 1467ms.
[11:44:04.073] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:04.580] <TB2>     INFO: Expecting 2560 events.
[11:44:05.541] <TB2>     INFO: 2560 events read in total (246ms).
[11:44:05.541] <TB2>     INFO: Test took 1468ms.
[11:44:05.543] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:06.051] <TB2>     INFO: Expecting 2560 events.
[11:44:07.010] <TB2>     INFO: 2560 events read in total (244ms).
[11:44:07.011] <TB2>     INFO: Test took 1468ms.
[11:44:07.012] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:07.519] <TB2>     INFO: Expecting 2560 events.
[11:44:08.478] <TB2>     INFO: 2560 events read in total (244ms).
[11:44:08.478] <TB2>     INFO: Test took 1466ms.
[11:44:08.482] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:08.987] <TB2>     INFO: Expecting 2560 events.
[11:44:09.948] <TB2>     INFO: 2560 events read in total (245ms).
[11:44:09.948] <TB2>     INFO: Test took 1466ms.
[11:44:09.950] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:10.457] <TB2>     INFO: Expecting 2560 events.
[11:44:11.415] <TB2>     INFO: 2560 events read in total (243ms).
[11:44:11.415] <TB2>     INFO: Test took 1465ms.
[11:44:11.418] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:11.925] <TB2>     INFO: Expecting 2560 events.
[11:44:12.885] <TB2>     INFO: 2560 events read in total (245ms).
[11:44:12.885] <TB2>     INFO: Test took 1467ms.
[11:44:12.887] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:13.397] <TB2>     INFO: Expecting 2560 events.
[11:44:14.358] <TB2>     INFO: 2560 events read in total (246ms).
[11:44:14.358] <TB2>     INFO: Test took 1471ms.
[11:44:14.360] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:14.868] <TB2>     INFO: Expecting 2560 events.
[11:44:15.828] <TB2>     INFO: 2560 events read in total (245ms).
[11:44:15.828] <TB2>     INFO: Test took 1468ms.
[11:44:15.830] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:16.337] <TB2>     INFO: Expecting 2560 events.
[11:44:17.295] <TB2>     INFO: 2560 events read in total (243ms).
[11:44:17.296] <TB2>     INFO: Test took 1466ms.
[11:44:17.298] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:44:17.805] <TB2>     INFO: Expecting 2560 events.
[11:44:18.763] <TB2>     INFO: 2560 events read in total (243ms).
[11:44:18.764] <TB2>     INFO: Test took 1466ms.
[11:44:19.827] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 482 seconds
[11:44:19.827] <TB2>     INFO: PH scale (per ROC):    76  81  80  80  78  79  79  80  81  71  79  85  79  74  80  81
[11:44:19.827] <TB2>     INFO: PH offset (per ROC):  176 175 179 166 176 177 173 162 175 175 187 164 167 181 163 190
[11:44:19.000] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[11:44:19.003] <TB2>     INFO: ######################################################################
[11:44:19.003] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[11:44:19.003] <TB2>     INFO: ######################################################################
[11:44:19.003] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[11:44:20.014] <TB2>     INFO: scanning low vcal = 10
[11:44:20.357] <TB2>     INFO: Expecting 41600 events.
[11:44:24.189] <TB2>     INFO: 41600 events read in total (3117ms).
[11:44:24.190] <TB2>     INFO: Test took 4175ms.
[11:44:24.191] <TB2>     INFO: scanning low vcal = 20
[11:44:24.698] <TB2>     INFO: Expecting 41600 events.
[11:44:28.426] <TB2>     INFO: 41600 events read in total (3014ms).
[11:44:28.427] <TB2>     INFO: Test took 4236ms.
[11:44:28.429] <TB2>     INFO: scanning low vcal = 30
[11:44:28.935] <TB2>     INFO: Expecting 41600 events.
[11:44:32.675] <TB2>     INFO: 41600 events read in total (3024ms).
[11:44:32.676] <TB2>     INFO: Test took 4247ms.
[11:44:32.677] <TB2>     INFO: scanning low vcal = 40
[11:44:33.188] <TB2>     INFO: Expecting 41600 events.
[11:44:37.510] <TB2>     INFO: 41600 events read in total (3607ms).
[11:44:37.511] <TB2>     INFO: Test took 4834ms.
[11:44:37.515] <TB2>     INFO: scanning low vcal = 50
[11:44:37.938] <TB2>     INFO: Expecting 41600 events.
[11:44:42.250] <TB2>     INFO: 41600 events read in total (3596ms).
[11:44:42.251] <TB2>     INFO: Test took 4736ms.
[11:44:42.254] <TB2>     INFO: scanning low vcal = 60
[11:44:42.677] <TB2>     INFO: Expecting 41600 events.
[11:44:46.985] <TB2>     INFO: 41600 events read in total (3593ms).
[11:44:46.985] <TB2>     INFO: Test took 4731ms.
[11:44:46.988] <TB2>     INFO: scanning low vcal = 70
[11:44:47.412] <TB2>     INFO: Expecting 41600 events.
[11:44:51.672] <TB2>     INFO: 41600 events read in total (3545ms).
[11:44:51.672] <TB2>     INFO: Test took 4684ms.
[11:44:51.676] <TB2>     INFO: scanning low vcal = 80
[11:44:52.099] <TB2>     INFO: Expecting 41600 events.
[11:44:56.381] <TB2>     INFO: 41600 events read in total (3567ms).
[11:44:56.382] <TB2>     INFO: Test took 4706ms.
[11:44:56.386] <TB2>     INFO: scanning low vcal = 90
[11:44:56.809] <TB2>     INFO: Expecting 41600 events.
[11:45:01.076] <TB2>     INFO: 41600 events read in total (3553ms).
[11:45:01.076] <TB2>     INFO: Test took 4690ms.
[11:45:01.080] <TB2>     INFO: scanning low vcal = 100
[11:45:01.500] <TB2>     INFO: Expecting 41600 events.
[11:45:05.910] <TB2>     INFO: 41600 events read in total (3695ms).
[11:45:05.911] <TB2>     INFO: Test took 4831ms.
[11:45:05.914] <TB2>     INFO: scanning low vcal = 110
[11:45:06.336] <TB2>     INFO: Expecting 41600 events.
[11:45:10.608] <TB2>     INFO: 41600 events read in total (3556ms).
[11:45:10.609] <TB2>     INFO: Test took 4695ms.
[11:45:10.612] <TB2>     INFO: scanning low vcal = 120
[11:45:11.034] <TB2>     INFO: Expecting 41600 events.
[11:45:15.300] <TB2>     INFO: 41600 events read in total (3551ms).
[11:45:15.301] <TB2>     INFO: Test took 4689ms.
[11:45:15.304] <TB2>     INFO: scanning low vcal = 130
[11:45:15.727] <TB2>     INFO: Expecting 41600 events.
[11:45:19.986] <TB2>     INFO: 41600 events read in total (3544ms).
[11:45:19.987] <TB2>     INFO: Test took 4683ms.
[11:45:19.990] <TB2>     INFO: scanning low vcal = 140
[11:45:20.415] <TB2>     INFO: Expecting 41600 events.
[11:45:24.675] <TB2>     INFO: 41600 events read in total (3545ms).
[11:45:24.676] <TB2>     INFO: Test took 4686ms.
[11:45:24.679] <TB2>     INFO: scanning low vcal = 150
[11:45:25.100] <TB2>     INFO: Expecting 41600 events.
[11:45:29.368] <TB2>     INFO: 41600 events read in total (3553ms).
[11:45:29.368] <TB2>     INFO: Test took 4689ms.
[11:45:29.371] <TB2>     INFO: scanning low vcal = 160
[11:45:29.796] <TB2>     INFO: Expecting 41600 events.
[11:45:34.058] <TB2>     INFO: 41600 events read in total (3547ms).
[11:45:34.058] <TB2>     INFO: Test took 4687ms.
[11:45:34.062] <TB2>     INFO: scanning low vcal = 170
[11:45:34.486] <TB2>     INFO: Expecting 41600 events.
[11:45:38.765] <TB2>     INFO: 41600 events read in total (3564ms).
[11:45:38.766] <TB2>     INFO: Test took 4704ms.
[11:45:38.771] <TB2>     INFO: scanning low vcal = 180
[11:45:39.193] <TB2>     INFO: Expecting 41600 events.
[11:45:43.463] <TB2>     INFO: 41600 events read in total (3555ms).
[11:45:43.464] <TB2>     INFO: Test took 4693ms.
[11:45:43.467] <TB2>     INFO: scanning low vcal = 190
[11:45:43.886] <TB2>     INFO: Expecting 41600 events.
[11:45:48.140] <TB2>     INFO: 41600 events read in total (3539ms).
[11:45:48.141] <TB2>     INFO: Test took 4674ms.
[11:45:48.144] <TB2>     INFO: scanning low vcal = 200
[11:45:48.567] <TB2>     INFO: Expecting 41600 events.
[11:45:52.837] <TB2>     INFO: 41600 events read in total (3555ms).
[11:45:52.837] <TB2>     INFO: Test took 4693ms.
[11:45:52.840] <TB2>     INFO: scanning low vcal = 210
[11:45:53.261] <TB2>     INFO: Expecting 41600 events.
[11:45:57.512] <TB2>     INFO: 41600 events read in total (3536ms).
[11:45:57.513] <TB2>     INFO: Test took 4672ms.
[11:45:57.516] <TB2>     INFO: scanning low vcal = 220
[11:45:57.940] <TB2>     INFO: Expecting 41600 events.
[11:46:02.202] <TB2>     INFO: 41600 events read in total (3547ms).
[11:46:02.202] <TB2>     INFO: Test took 4686ms.
[11:46:02.205] <TB2>     INFO: scanning low vcal = 230
[11:46:02.627] <TB2>     INFO: Expecting 41600 events.
[11:46:06.896] <TB2>     INFO: 41600 events read in total (3554ms).
[11:46:06.896] <TB2>     INFO: Test took 4691ms.
[11:46:06.899] <TB2>     INFO: scanning low vcal = 240
[11:46:07.320] <TB2>     INFO: Expecting 41600 events.
[11:46:11.572] <TB2>     INFO: 41600 events read in total (3537ms).
[11:46:11.573] <TB2>     INFO: Test took 4674ms.
[11:46:11.576] <TB2>     INFO: scanning low vcal = 250
[11:46:11.997] <TB2>     INFO: Expecting 41600 events.
[11:46:16.247] <TB2>     INFO: 41600 events read in total (3535ms).
[11:46:16.248] <TB2>     INFO: Test took 4672ms.
[11:46:16.255] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[11:46:16.673] <TB2>     INFO: Expecting 41600 events.
[11:46:20.927] <TB2>     INFO: 41600 events read in total (3539ms).
[11:46:20.927] <TB2>     INFO: Test took 4672ms.
[11:46:20.930] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[11:46:21.350] <TB2>     INFO: Expecting 41600 events.
[11:46:25.604] <TB2>     INFO: 41600 events read in total (3539ms).
[11:46:25.605] <TB2>     INFO: Test took 4675ms.
[11:46:25.608] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[11:46:26.029] <TB2>     INFO: Expecting 41600 events.
[11:46:30.289] <TB2>     INFO: 41600 events read in total (3545ms).
[11:46:30.290] <TB2>     INFO: Test took 4682ms.
[11:46:30.294] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[11:46:30.715] <TB2>     INFO: Expecting 41600 events.
[11:46:35.402] <TB2>     INFO: 41600 events read in total (3972ms).
[11:46:35.403] <TB2>     INFO: Test took 5109ms.
[11:46:35.406] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[11:46:35.830] <TB2>     INFO: Expecting 41600 events.
[11:46:40.510] <TB2>     INFO: 41600 events read in total (3964ms).
[11:46:40.511] <TB2>     INFO: Test took 5105ms.
[11:46:41.742] <TB2>     INFO: PixTestGainPedestal::measure() done 
[11:46:41.744] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[11:46:41.745] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[11:46:41.745] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[11:46:41.745] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[11:46:41.745] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[11:46:41.746] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[11:46:41.746] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[11:46:41.746] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[11:46:41.746] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[11:46:41.747] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[11:46:41.747] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[11:46:41.747] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[11:46:41.747] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[11:46:41.748] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[11:46:41.748] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[11:46:41.748] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[11:47:24.675] <TB2>     INFO: PixTestGainPedestal::fit() done
[11:47:24.675] <TB2>     INFO: non-linearity mean:  0.951 0.957 0.961 0.957 0.966 0.961 0.955 0.958 0.964 0.961 0.954 0.961 0.956 0.961 0.962 0.961
[11:47:24.675] <TB2>     INFO: non-linearity RMS:   0.007 0.006 0.005 0.005 0.004 0.005 0.006 0.005 0.005 0.006 0.008 0.005 0.007 0.007 0.005 0.005
[11:47:24.676] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[11:47:24.699] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[11:47:24.721] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[11:47:24.744] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[11:47:24.766] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[11:47:24.789] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[11:47:24.811] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[11:47:24.835] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[11:47:24.857] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[11:47:24.880] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[11:47:24.902] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[11:47:24.925] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[11:47:24.947] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[11:47:24.970] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[11:47:24.992] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[11:47:25.015] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-04_FPIXTest-17C-Nebraska-160525-1022_2016-05-25_10h22m_1464189739//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[11:47:25.037] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 185 seconds
[11:47:25.037] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[11:47:25.044] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[11:47:25.045] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[11:47:25.047] <TB2>     INFO: ######################################################################
[11:47:25.047] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[11:47:25.047] <TB2>     INFO: ######################################################################
[11:47:25.050] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[11:47:25.060] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:47:25.060] <TB2>     INFO:     run 1 of 1
[11:47:25.060] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:47:25.402] <TB2>     INFO: Expecting 3120000 events.
[11:48:16.254] <TB2>     INFO: 1295040 events read in total (50137ms).
[11:49:06.333] <TB2>     INFO: 2589685 events read in total (100216ms).
[11:49:26.362] <TB2>     INFO: 3120000 events read in total (120246ms).
[11:49:26.404] <TB2>     INFO: Test took 121345ms.
[11:49:26.486] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:26.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:28.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:29.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:31.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:32.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:33.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:35.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:49:36.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:49:38.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:49:39.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:49:41.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:49:42.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:49:44.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:49:45.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:49:46.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:49:48.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:49:49.847] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395030528
[11:49:49.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[11:49:49.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0258, RMS = 0.983646
[11:49:49.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[11:49:49.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[11:49:49.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4056, RMS = 1.09678
[11:49:49.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[11:49:49.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[11:49:49.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.9282, RMS = 2.14074
[11:49:49.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[11:49:49.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[11:49:49.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.5113, RMS = 2.05627
[11:49:49.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[11:49:49.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[11:49:49.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8409, RMS = 1.8365
[11:49:49.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[11:49:49.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[11:49:49.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6882, RMS = 1.50229
[11:49:49.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[11:49:49.891] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[11:49:49.891] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2887, RMS = 1.42578
[11:49:49.891] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[11:49:49.891] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[11:49:49.891] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.513, RMS = 1.39131
[11:49:49.891] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:49.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[11:49:49.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9196, RMS = 1.15139
[11:49:49.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[11:49:49.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[11:49:49.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2263, RMS = 1.39337
[11:49:49.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[11:49:49.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[11:49:49.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4785, RMS = 1.17479
[11:49:49.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[11:49:49.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[11:49:49.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5453, RMS = 1.90471
[11:49:49.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[11:49:49.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[11:49:49.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.256, RMS = 1.36584
[11:49:49.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[11:49:49.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[11:49:49.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.565, RMS = 1.26317
[11:49:49.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[11:49:49.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[11:49:49.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9748, RMS = 1.21963
[11:49:49.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[11:49:49.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[11:49:49.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9065, RMS = 1.56898
[11:49:49.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[11:49:49.896] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[11:49:49.896] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4739, RMS = 1.76504
[11:49:49.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[11:49:49.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[11:49:49.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.847, RMS = 1.8793
[11:49:49.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[11:49:49.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[11:49:49.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5652, RMS = 1.6557
[11:49:49.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[11:49:49.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[11:49:49.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1117, RMS = 1.82899
[11:49:49.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[11:49:49.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[11:49:49.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1234, RMS = 1.4882
[11:49:49.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[11:49:49.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[11:49:49.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7034, RMS = 1.85137
[11:49:49.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:49.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[11:49:49.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.108, RMS = 1.00162
[11:49:49.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[11:49:49.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[11:49:49.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2315, RMS = 1.23193
[11:49:49.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[11:49:49.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[11:49:49.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7758, RMS = 1.31808
[11:49:49.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[11:49:49.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[11:49:49.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3411, RMS = 1.26897
[11:49:49.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[11:49:49.903] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[11:49:49.903] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.976, RMS = 3.25141
[11:49:49.903] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[11:49:49.903] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[11:49:49.903] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.0712, RMS = 3.49593
[11:49:49.903] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[11:49:49.904] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[11:49:49.904] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9938, RMS = 1.66528
[11:49:49.904] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[11:49:49.904] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[11:49:49.904] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.479, RMS = 1.35454
[11:49:49.904] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[11:49:49.905] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[11:49:49.905] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6872, RMS = 1.54323
[11:49:49.905] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[11:49:49.905] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[11:49:49.905] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2236, RMS = 1.54867
[11:49:49.905] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[11:49:49.913] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[11:49:49.913] <TB2>     INFO: number of dead bumps (per ROC):     0    0    9    0    0    0    0    0    0    0    0    0   40    1    0    0
[11:49:49.913] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[11:49:50.013] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[11:49:50.013] <TB2>     INFO: enter test to run
[11:49:50.013] <TB2>     INFO:   test:  no parameter change
[11:49:50.014] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 379.4mA
[11:49:50.015] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[11:49:50.015] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[11:49:50.015] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[11:49:50.479] <TB2>    QUIET: Connection to board 141 closed.
[11:49:50.480] <TB2>     INFO: pXar: this is the end, my friend
[11:49:50.480] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
