# Part-II-dissertation
This is a Github repository for my Part II dissertation. As a third year Computer Science undergraduate in the University of Cambridge I am planning to offload packet reodering logic of QUIC to hardware.

Software side implementation:

https://github.com/simonasmulevicius/ngtcp2


Hardware side implementations:

https://github.com/simonasmulevicius/NetFPGA-SUME-live (release 1.10)

https://github.com/simonasmulevicius/NetFPGA-SUME-dev (release 1.11)
