Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top_3
Version: Q-2019.12-SP5-5
Date   : Sun May 12 21:43:30 2024
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: DFF_A_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DFF_Result_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top_3              16000                 saed32rvt_ff1p16v125c
  ROW_MUL_7          8000                  saed32rvt_ff1p16v125c
  FA_1bit_279        ForQA                 saed32rvt_ff1p16v125c
  MUL_32bit_1        8000                  saed32rvt_ff1p16v125c
  FA_1bit_248        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_217        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_186        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_155        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_124        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_93         ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_30         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_8         ForQA                 saed32rvt_ff1p16v125c
  RCA_32bit_1        8000                  saed32rvt_ff1p16v125c
  RCA_4bit_7         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_6         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_5         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_4         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_3         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_2         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_1         ForQA                 saed32rvt_ff1p16v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DFF_A_reg[9]/CLK (DFFX1_RVT)                            0.00       0.00 r
  DFF_A_reg[9]/Q (DFFX1_RVT)                              0.05       0.05 r
  DFF_A_tri[9]/Y (TNBUFFX2_RVT)                           0.04       0.09 r
  module_B/A[9] (MUL_32bit_1)                             0.00       0.09 r
  module_B/ROW1/A[9] (ROW_MUL_7)                          0.00       0.09 r
  module_B/ROW1/U1/Y (AND2X1_RVT)                         0.02       0.11 r
  module_B/ROW1/ROW[9]/A (FA_1bit_279)                    0.00       0.11 r
  module_B/ROW1/ROW[9]/U1/Y (XOR2X1_RVT)                  0.57       0.68 f
  module_B/ROW1/ROW[9]/U2/Y (XOR2X1_RVT)                  0.26       0.94 f
  module_B/ROW1/ROW[9]/C (FA_1bit_279)                    0.00       0.94 f
  module_B/ROW1/Sout[9] (ROW_MUL_7)                       0.00       0.94 f
  module_B/ROW2/Sin[8] (ROW_MUL_6)                        0.00       0.94 f
  module_B/ROW2/ROW[8]/B (FA_1bit_248)                    0.00       0.94 f
  module_B/ROW2/ROW[8]/U2/Y (XOR2X1_RVT)                  0.09       1.02 f
  module_B/ROW2/ROW[8]/U1/Y (XOR2X1_RVT)                  0.24       1.26 f
  module_B/ROW2/ROW[8]/C (FA_1bit_248)                    0.00       1.26 f
  module_B/ROW2/Sout[8] (ROW_MUL_6)                       0.00       1.26 f
  module_B/ROW3/Sin[7] (ROW_MUL_5)                        0.00       1.26 f
  module_B/ROW3/ROW[7]/B (FA_1bit_217)                    0.00       1.26 f
  module_B/ROW3/ROW[7]/U2/Y (XOR2X1_RVT)                  0.09       1.34 f
  module_B/ROW3/ROW[7]/U1/Y (XOR2X1_RVT)                  0.24       1.58 f
  module_B/ROW3/ROW[7]/C (FA_1bit_217)                    0.00       1.58 f
  module_B/ROW3/Sout[7] (ROW_MUL_5)                       0.00       1.58 f
  module_B/ROW4/Sin[6] (ROW_MUL_4)                        0.00       1.58 f
  module_B/ROW4/ROW[6]/B (FA_1bit_186)                    0.00       1.58 f
  module_B/ROW4/ROW[6]/U2/Y (XOR2X1_RVT)                  0.09       1.66 f
  module_B/ROW4/ROW[6]/U1/Y (XOR2X1_RVT)                  0.24       1.90 f
  module_B/ROW4/ROW[6]/C (FA_1bit_186)                    0.00       1.90 f
  module_B/ROW4/Sout[6] (ROW_MUL_4)                       0.00       1.90 f
  module_B/ROW5/Sin[5] (ROW_MUL_3)                        0.00       1.90 f
  module_B/ROW5/ROW[5]/B (FA_1bit_155)                    0.00       1.90 f
  module_B/ROW5/ROW[5]/U2/Y (XOR2X1_RVT)                  0.09       1.98 f
  module_B/ROW5/ROW[5]/U1/Y (XOR2X1_RVT)                  0.24       2.22 f
  module_B/ROW5/ROW[5]/C (FA_1bit_155)                    0.00       2.22 f
  module_B/ROW5/Sout[5] (ROW_MUL_3)                       0.00       2.22 f
  module_B/ROW6/Sin[4] (ROW_MUL_2)                        0.00       2.22 f
  module_B/ROW6/ROW[4]/B (FA_1bit_124)                    0.00       2.22 f
  module_B/ROW6/ROW[4]/U2/Y (XOR2X1_RVT)                  0.09       2.30 f
  module_B/ROW6/ROW[4]/U1/Y (XOR2X1_RVT)                  0.24       2.54 f
  module_B/ROW6/ROW[4]/C (FA_1bit_124)                    0.00       2.54 f
  module_B/ROW6/Sout[4] (ROW_MUL_2)                       0.00       2.54 f
  module_B/ROW7/Sin[3] (ROW_MUL_1)                        0.00       2.54 f
  module_B/ROW7/ROW[3]/B (FA_1bit_93)                     0.00       2.54 f
  module_B/ROW7/ROW[3]/U2/Y (XOR2X1_RVT)                  0.09       2.62 f
  module_B/ROW7/ROW[3]/U1/Y (XOR2X1_RVT)                  0.23       2.86 f
  module_B/ROW7/ROW[3]/C (FA_1bit_93)                     0.00       2.86 f
  module_B/ROW7/Sout[3] (ROW_MUL_1)                       0.00       2.86 f
  module_B/FINAL_SUM/A[2] (RCA_32bit_1)                   0.00       2.86 f
  module_B/FINAL_SUM/RCA000/A[2] (RCA_4bit_8)             0.00       2.86 f
  module_B/FINAL_SUM/RCA000/FA10/A (FA_1bit_30)           0.00       2.86 f
  module_B/FINAL_SUM/RCA000/FA10/U1/Y (XOR2X1_RVT)        0.07       2.92 r
  module_B/FINAL_SUM/RCA000/FA10/U3/Y (AO22X1_RVT)        0.04       2.96 r
  module_B/FINAL_SUM/RCA000/FA10/Cout (FA_1bit_30)        0.00       2.96 r
  module_B/FINAL_SUM/RCA000/FA11/Cin (FA_1bit_29)         0.00       2.96 r
  module_B/FINAL_SUM/RCA000/FA11/U3/Y (AO22X1_RVT)        0.05       3.01 r
  module_B/FINAL_SUM/RCA000/FA11/Cout (FA_1bit_29)        0.00       3.01 r
  module_B/FINAL_SUM/RCA000/Cout (RCA_4bit_8)             0.00       3.01 r
  module_B/FINAL_SUM/RCA001/Cin (RCA_4bit_7)              0.00       3.01 r
  module_B/FINAL_SUM/RCA001/HA00/Cin (FA_1bit_28)         0.00       3.01 r
  module_B/FINAL_SUM/RCA001/HA00/U3/Y (AO22X1_RVT)        0.05       3.05 r
  module_B/FINAL_SUM/RCA001/HA00/Cout (FA_1bit_28)        0.00       3.05 r
  module_B/FINAL_SUM/RCA001/FA01/Cin (FA_1bit_27)         0.00       3.05 r
  module_B/FINAL_SUM/RCA001/FA01/U3/Y (AO22X1_RVT)        0.05       3.10 r
  module_B/FINAL_SUM/RCA001/FA01/Cout (FA_1bit_27)        0.00       3.10 r
  module_B/FINAL_SUM/RCA001/FA10/Cin (FA_1bit_26)         0.00       3.10 r
  module_B/FINAL_SUM/RCA001/FA10/U3/Y (AO22X1_RVT)        0.05       3.15 r
  module_B/FINAL_SUM/RCA001/FA10/Cout (FA_1bit_26)        0.00       3.15 r
  module_B/FINAL_SUM/RCA001/FA11/Cin (FA_1bit_25)         0.00       3.15 r
  module_B/FINAL_SUM/RCA001/FA11/U3/Y (AO22X1_RVT)        0.05       3.20 r
  module_B/FINAL_SUM/RCA001/FA11/Cout (FA_1bit_25)        0.00       3.20 r
  module_B/FINAL_SUM/RCA001/Cout (RCA_4bit_7)             0.00       3.20 r
  module_B/FINAL_SUM/RCA010/Cin (RCA_4bit_6)              0.00       3.20 r
  module_B/FINAL_SUM/RCA010/HA00/Cin (FA_1bit_24)         0.00       3.20 r
  module_B/FINAL_SUM/RCA010/HA00/U3/Y (AO22X1_RVT)        0.05       3.24 r
  module_B/FINAL_SUM/RCA010/HA00/Cout (FA_1bit_24)        0.00       3.24 r
  module_B/FINAL_SUM/RCA010/FA01/Cin (FA_1bit_23)         0.00       3.24 r
  module_B/FINAL_SUM/RCA010/FA01/U3/Y (AO22X1_RVT)        0.05       3.29 r
  module_B/FINAL_SUM/RCA010/FA01/Cout (FA_1bit_23)        0.00       3.29 r
  module_B/FINAL_SUM/RCA010/FA10/Cin (FA_1bit_22)         0.00       3.29 r
  module_B/FINAL_SUM/RCA010/FA10/U3/Y (AO22X1_RVT)        0.05       3.34 r
  module_B/FINAL_SUM/RCA010/FA10/Cout (FA_1bit_22)        0.00       3.34 r
  module_B/FINAL_SUM/RCA010/FA11/Cin (FA_1bit_21)         0.00       3.34 r
  module_B/FINAL_SUM/RCA010/FA11/U3/Y (AO22X1_RVT)        0.05       3.39 r
  module_B/FINAL_SUM/RCA010/FA11/Cout (FA_1bit_21)        0.00       3.39 r
  module_B/FINAL_SUM/RCA010/Cout (RCA_4bit_6)             0.00       3.39 r
  module_B/FINAL_SUM/RCA011/Cin (RCA_4bit_5)              0.00       3.39 r
  module_B/FINAL_SUM/RCA011/HA00/Cin (FA_1bit_20)         0.00       3.39 r
  module_B/FINAL_SUM/RCA011/HA00/U3/Y (AO22X1_RVT)        0.05       3.43 r
  module_B/FINAL_SUM/RCA011/HA00/Cout (FA_1bit_20)        0.00       3.43 r
  module_B/FINAL_SUM/RCA011/FA01/Cin (FA_1bit_19)         0.00       3.43 r
  module_B/FINAL_SUM/RCA011/FA01/U3/Y (AO22X1_RVT)        0.05       3.48 r
  module_B/FINAL_SUM/RCA011/FA01/Cout (FA_1bit_19)        0.00       3.48 r
  module_B/FINAL_SUM/RCA011/FA10/Cin (FA_1bit_18)         0.00       3.48 r
  module_B/FINAL_SUM/RCA011/FA10/U3/Y (AO22X1_RVT)        0.05       3.53 r
  module_B/FINAL_SUM/RCA011/FA10/Cout (FA_1bit_18)        0.00       3.53 r
  module_B/FINAL_SUM/RCA011/FA11/Cin (FA_1bit_17)         0.00       3.53 r
  module_B/FINAL_SUM/RCA011/FA11/U3/Y (AO22X1_RVT)        0.05       3.58 r
  module_B/FINAL_SUM/RCA011/FA11/Cout (FA_1bit_17)        0.00       3.58 r
  module_B/FINAL_SUM/RCA011/Cout (RCA_4bit_5)             0.00       3.58 r
  module_B/FINAL_SUM/RCA100/Cin (RCA_4bit_4)              0.00       3.58 r
  module_B/FINAL_SUM/RCA100/HA00/Cin (FA_1bit_16)         0.00       3.58 r
  module_B/FINAL_SUM/RCA100/HA00/U3/Y (AO22X1_RVT)        0.05       3.62 r
  module_B/FINAL_SUM/RCA100/HA00/Cout (FA_1bit_16)        0.00       3.62 r
  module_B/FINAL_SUM/RCA100/FA01/Cin (FA_1bit_15)         0.00       3.62 r
  module_B/FINAL_SUM/RCA100/FA01/U3/Y (AO22X1_RVT)        0.05       3.67 r
  module_B/FINAL_SUM/RCA100/FA01/Cout (FA_1bit_15)        0.00       3.67 r
  module_B/FINAL_SUM/RCA100/FA10/Cin (FA_1bit_14)         0.00       3.67 r
  module_B/FINAL_SUM/RCA100/FA10/U3/Y (AO22X1_RVT)        0.05       3.72 r
  module_B/FINAL_SUM/RCA100/FA10/Cout (FA_1bit_14)        0.00       3.72 r
  module_B/FINAL_SUM/RCA100/FA11/Cin (FA_1bit_13)         0.00       3.72 r
  module_B/FINAL_SUM/RCA100/FA11/U3/Y (AO22X1_RVT)        0.05       3.76 r
  module_B/FINAL_SUM/RCA100/FA11/Cout (FA_1bit_13)        0.00       3.76 r
  module_B/FINAL_SUM/RCA100/Cout (RCA_4bit_4)             0.00       3.76 r
  module_B/FINAL_SUM/RCA101/Cin (RCA_4bit_3)              0.00       3.76 r
  module_B/FINAL_SUM/RCA101/HA00/Cin (FA_1bit_12)         0.00       3.76 r
  module_B/FINAL_SUM/RCA101/HA00/U3/Y (AO22X1_RVT)        0.05       3.81 r
  module_B/FINAL_SUM/RCA101/HA00/Cout (FA_1bit_12)        0.00       3.81 r
  module_B/FINAL_SUM/RCA101/FA01/Cin (FA_1bit_11)         0.00       3.81 r
  module_B/FINAL_SUM/RCA101/FA01/U3/Y (AO22X1_RVT)        0.05       3.86 r
  module_B/FINAL_SUM/RCA101/FA01/Cout (FA_1bit_11)        0.00       3.86 r
  module_B/FINAL_SUM/RCA101/FA10/Cin (FA_1bit_10)         0.00       3.86 r
  module_B/FINAL_SUM/RCA101/FA10/U3/Y (AO22X1_RVT)        0.05       3.91 r
  module_B/FINAL_SUM/RCA101/FA10/Cout (FA_1bit_10)        0.00       3.91 r
  module_B/FINAL_SUM/RCA101/FA11/Cin (FA_1bit_9)          0.00       3.91 r
  module_B/FINAL_SUM/RCA101/FA11/U3/Y (AO22X1_RVT)        0.05       3.95 r
  module_B/FINAL_SUM/RCA101/FA11/Cout (FA_1bit_9)         0.00       3.95 r
  module_B/FINAL_SUM/RCA101/Cout (RCA_4bit_3)             0.00       3.95 r
  module_B/FINAL_SUM/RCA110/Cin (RCA_4bit_2)              0.00       3.95 r
  module_B/FINAL_SUM/RCA110/HA00/Cin (FA_1bit_8)          0.00       3.95 r
  module_B/FINAL_SUM/RCA110/HA00/U3/Y (AO22X1_RVT)        0.05       4.00 r
  module_B/FINAL_SUM/RCA110/HA00/Cout (FA_1bit_8)         0.00       4.00 r
  module_B/FINAL_SUM/RCA110/FA01/Cin (FA_1bit_7)          0.00       4.00 r
  module_B/FINAL_SUM/RCA110/FA01/U3/Y (AO22X1_RVT)        0.05       4.05 r
  module_B/FINAL_SUM/RCA110/FA01/Cout (FA_1bit_7)         0.00       4.05 r
  module_B/FINAL_SUM/RCA110/FA10/Cin (FA_1bit_6)          0.00       4.05 r
  module_B/FINAL_SUM/RCA110/FA10/U3/Y (AO22X1_RVT)        0.05       4.10 r
  module_B/FINAL_SUM/RCA110/FA10/Cout (FA_1bit_6)         0.00       4.10 r
  module_B/FINAL_SUM/RCA110/FA11/Cin (FA_1bit_5)          0.00       4.10 r
  module_B/FINAL_SUM/RCA110/FA11/U3/Y (AO22X1_RVT)        0.05       4.14 r
  module_B/FINAL_SUM/RCA110/FA11/Cout (FA_1bit_5)         0.00       4.14 r
  module_B/FINAL_SUM/RCA110/Cout (RCA_4bit_2)             0.00       4.14 r
  module_B/FINAL_SUM/RCA111/Cin (RCA_4bit_1)              0.00       4.14 r
  module_B/FINAL_SUM/RCA111/HA00/Cin (FA_1bit_4)          0.00       4.14 r
  module_B/FINAL_SUM/RCA111/HA00/U3/Y (AO22X1_RVT)        0.05       4.19 r
  module_B/FINAL_SUM/RCA111/HA00/Cout (FA_1bit_4)         0.00       4.19 r
  module_B/FINAL_SUM/RCA111/FA01/Cin (FA_1bit_3)          0.00       4.19 r
  module_B/FINAL_SUM/RCA111/FA01/U3/Y (AO22X1_RVT)        0.05       4.24 r
  module_B/FINAL_SUM/RCA111/FA01/Cout (FA_1bit_3)         0.00       4.24 r
  module_B/FINAL_SUM/RCA111/FA10/Cin (FA_1bit_2)          0.00       4.24 r
  module_B/FINAL_SUM/RCA111/FA10/U2/Y (AO22X1_RVT)        0.05       4.29 r
  module_B/FINAL_SUM/RCA111/FA10/Cout (FA_1bit_2)         0.00       4.29 r
  module_B/FINAL_SUM/RCA111/FA11/Cin (FA_1bit_1)          0.00       4.29 r
  module_B/FINAL_SUM/RCA111/FA11/U3/Y (XOR2X1_RVT)        0.03       4.32 r
  module_B/FINAL_SUM/RCA111/FA11/C (FA_1bit_1)            0.00       4.32 r
  module_B/FINAL_SUM/RCA111/C[3] (RCA_4bit_1)             0.00       4.32 r
  module_B/FINAL_SUM/S[31] (RCA_32bit_1)                  0.00       4.32 r
  module_B/Y[39] (MUL_32bit_1)                            0.00       4.32 r
  U42/Y (AO222X1_RVT)                                     0.06       4.38 r
  DFF_Result_reg[39]/D (DFFX1_RVT)                        0.00       4.38 r
  data arrival time                                                  4.38

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  DFF_Result_reg[39]/CLK (DFFX1_RVT)                      0.00      10.00 r
  library setup time                                     -0.02       9.98
  data required time                                                 9.98
  --------------------------------------------------------------------------
  data required time                                                 9.98
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                        5.60


1
