CAPI=2:
name: uwcse:beehive:rs_encode_udp_design:0.1
description: Beehive RS encode over UDP design

filesets:
    rtl:
        files: []
        depend:
            - uwcse:beehive:empty_tile
            - uwcse:beehive:eth
            - uwcse:beehive:ip
            - uwcse:beehive:udp
            - uwcse:beehive:rs_encode_udp
            - uwcse:beehive:rs_encode_udp_schedule
            - uwcse:beehive:topology
            - uwcse:beehive:pyhp_generator
        file_type: systemVerilogSource

targets:
    default:
        filesets: [rtl]
        generate: [pyhp_generate]
    fpga:
        default_tool: vivado
        filesets: [rtl]
        generate: [pyhp_generate]
        toplevel: [rs_encode_udp_top]
generate:
    pyhp_generate:
        generator: pyhp_gen
        parameters:
            process_me : [[rs_encode_udp_top_gen.sv.pyv, rs_encode_udp_top_gen.sv]]
