Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri May 01 14:36:41 2015
| Host              : M210-24 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file lab1top_timing_summary_routed.rpt -rpx lab1top_timing_summary_routed.rpx
| Design            : lab1top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.240       -2.229                     22                10523        0.028        0.000                      0                10523        0.750        0.000                       0                  4804  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.240       -2.229                     22                10523        0.028        0.000                      0                10523        0.750        0.000                       0                  4804  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack       -0.240ns,  Total Violation       -2.229ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.369ns (32.626%)  route 2.827ns (67.374%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 8.784 - 4.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.564     5.085    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X43Y9                                                       r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/Q
                         net (fo=521, routed)         1.483     7.025    ModemReceiver/MatchedFilter_Q/clock_cnt_reg__0[1]
    SLICE_X45Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.149 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[13]_i_37/O
                         net (fo=1, routed)           0.000     7.149    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[13]_i_37
    SLICE_X45Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[13]_i_16/O
                         net (fo=1, routed)           0.000     7.394    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[13]_i_16
    SLICE_X45Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[13]_i_6/O
                         net (fo=1, routed)           0.799     8.297    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[13]_i_6
    SLICE_X47Y15         LUT6 (Prop_lut6_I3_O)        0.316     8.613 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[13]_i_2/O
                         net (fo=1, routed)           0.544     9.157    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[13]_i_2
    SLICE_X47Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.281 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[13]_i_1/O
                         net (fo=1, routed)           0.000     9.281    ModemReceiver/MatchedFilter_Q/Xbuf[128][13]
    SLICE_X47Y14         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk
                         net (fo=0)                   0.000     4.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.443     8.784    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X47Y14                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[13]/C
                         clock pessimism              0.260     9.044    
                         clock uncertainty           -0.035     9.009    
    SLICE_X47Y14         FDRE (Setup_fdre_C_D)        0.032     9.041    ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[13]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.368ns (33.366%)  route 2.732ns (66.634%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 8.782 - 4.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.564     5.085    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X43Y9                                                       r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/Q
                         net (fo=521, routed)         1.491     7.033    ModemReceiver/MatchedFilter_Q/clock_cnt_reg__0[1]
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.157 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[10]_i_29/O
                         net (fo=1, routed)           0.000     7.157    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[10]_i_29
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I1_O)      0.247     7.404 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[10]_i_12/O
                         net (fo=1, routed)           0.000     7.404    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[10]_i_12
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I0_O)      0.098     7.502 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[10]_i_4/O
                         net (fo=1, routed)           0.662     8.164    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[10]_i_4
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.319     8.483 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[10]_i_2/O
                         net (fo=1, routed)           0.578     9.061    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[10]_i_2
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.124     9.185 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[10]_i_1/O
                         net (fo=1, routed)           0.000     9.185    ModemReceiver/MatchedFilter_Q/Xbuf[128][10]
    SLICE_X32Y12         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk
                         net (fo=0)                   0.000     4.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.441     8.782    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X32Y12                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[10]/C
                         clock pessimism              0.188     8.970    
                         clock uncertainty           -0.035     8.935    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.031     8.966    ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.368ns (33.391%)  route 2.729ns (66.609%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 8.784 - 4.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.564     5.085    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X43Y9                                                       r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/Q
                         net (fo=521, routed)         1.499     7.040    ModemReceiver/MatchedFilter_Q/clock_cnt_reg__0[1]
    SLICE_X38Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[15]_i_43/O
                         net (fo=1, routed)           0.000     7.164    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[15]_i_43
    SLICE_X38Y16         MUXF7 (Prop_muxf7_I1_O)      0.247     7.411 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[15]_i_20/O
                         net (fo=1, routed)           0.000     7.411    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[15]_i_20
    SLICE_X38Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     7.509 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[15]_i_9/O
                         net (fo=1, routed)           0.803     8.312    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[15]_i_9
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.319     8.631 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[15]_i_4/O
                         net (fo=1, routed)           0.427     9.058    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[15]_i_4
    SLICE_X28Y12         LUT5 (Prop_lut5_I2_O)        0.124     9.182 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[15]_i_3/O
                         net (fo=1, routed)           0.000     9.182    ModemReceiver/MatchedFilter_Q/Xbuf[128][15]
    SLICE_X28Y12         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk
                         net (fo=0)                   0.000     4.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.443     8.784    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X28Y12                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[15]/C
                         clock pessimism              0.188     8.972    
                         clock uncertainty           -0.035     8.937    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.032     8.969    ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[15]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 ModemReceiver/MatchedFilter_Q/Xbuf_reg[35][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.424ns (35.016%)  route 2.643ns (64.984%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 8.784 - 4.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.561     5.082    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X34Y11                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[35][14]/Q
                         net (fo=2, routed)           1.245     6.846    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_reg[35][14]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.970 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[14]_i_48/O
                         net (fo=1, routed)           0.000     6.970    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[14]_i_48
    SLICE_X34Y11         MUXF7 (Prop_muxf7_I0_O)      0.241     7.211 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[14]_i_22/O
                         net (fo=1, routed)           0.000     7.211    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[14]_i_22
    SLICE_X34Y11         MUXF8 (Prop_muxf8_I0_O)      0.098     7.309 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[14]_i_9/O
                         net (fo=1, routed)           0.946     8.255    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[14]_i_9
    SLICE_X35Y10         LUT6 (Prop_lut6_I1_O)        0.319     8.574 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[14]_i_3/O
                         net (fo=1, routed)           0.451     9.025    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[14]_i_3
    SLICE_X36Y9          LUT5 (Prop_lut5_I4_O)        0.124     9.149 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[14]_i_1/O
                         net (fo=1, routed)           0.000     9.149    ModemReceiver/MatchedFilter_Q/Xbuf[128][14]
    SLICE_X36Y9          FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk
                         net (fo=0)                   0.000     4.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.443     8.784    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X36Y9                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[14]/C
                         clock pessimism              0.188     8.972    
                         clock uncertainty           -0.035     8.937    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.029     8.966    ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[14]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 ModemReceiver/MatchedFilter_I/clock_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.362ns (33.103%)  route 2.752ns (66.897%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 8.785 - 4.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.559     5.080    ModemReceiver/MatchedFilter_I/clk
    SLICE_X47Y33                                                      r  ModemReceiver/MatchedFilter_I/clock_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  ModemReceiver/MatchedFilter_I/clock_cnt_reg[1]/Q
                         net (fo=521, routed)         1.554     7.090    ModemReceiver/MatchedFilter_I/clock_cnt_reg__0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.214 r  ModemReceiver/MatchedFilter_I/Xbuf_delay1[4]_i_36/O
                         net (fo=1, routed)           0.000     7.214    ModemReceiver/MatchedFilter_I/n_0_Xbuf_delay1[4]_i_36
    SLICE_X54Y36         MUXF7 (Prop_muxf7_I0_O)      0.241     7.455 r  ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[4]_i_16/O
                         net (fo=1, routed)           0.000     7.455    ModemReceiver/MatchedFilter_I/n_0_Xbuf_delay1_reg[4]_i_16
    SLICE_X54Y36         MUXF8 (Prop_muxf8_I0_O)      0.098     7.553 r  ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[4]_i_6/O
                         net (fo=1, routed)           0.796     8.349    ModemReceiver/MatchedFilter_I/n_0_Xbuf_delay1_reg[4]_i_6
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.319     8.668 r  ModemReceiver/MatchedFilter_I/Xbuf_delay1[4]_i_2/O
                         net (fo=1, routed)           0.402     9.071    ModemReceiver/MatchedFilter_I/n_0_Xbuf_delay1[4]_i_2
    SLICE_X53Y32         LUT5 (Prop_lut5_I2_O)        0.124     9.195 r  ModemReceiver/MatchedFilter_I/Xbuf_delay1[4]_i_1/O
                         net (fo=1, routed)           0.000     9.195    ModemReceiver/MatchedFilter_I/Xbuf[128][4]
    SLICE_X53Y32         FDRE                                         r  ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk
                         net (fo=0)                   0.000     4.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.444     8.785    ModemReceiver/MatchedFilter_I/clk
    SLICE_X53Y32                                                      r  ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[4]/C
                         clock pessimism              0.260     9.045    
                         clock uncertainty           -0.035     9.010    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)        0.032     9.042    ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 -0.153    

Slack (VIOLATED) :        -0.148ns  (required time - arrival time)
  Source:                 ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.320ns (32.037%)  route 2.800ns (67.963%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8.788 - 4.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.564     5.085    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X43Y9                                                       r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/Q
                         net (fo=521, routed)         1.435     6.977    ModemReceiver/MatchedFilter_Q/clock_cnt_reg__0[1]
    SLICE_X42Y0          LUT6 (Prop_lut6_I2_O)        0.124     7.101 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[2]_i_34/O
                         net (fo=1, routed)           0.000     7.101    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[2]_i_34
    SLICE_X42Y0          MUXF7 (Prop_muxf7_I0_O)      0.209     7.310 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[2]_i_15/O
                         net (fo=1, routed)           0.000     7.310    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[2]_i_15
    SLICE_X42Y0          MUXF8 (Prop_muxf8_I1_O)      0.088     7.398 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[2]_i_5/O
                         net (fo=1, routed)           1.086     8.483    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[2]_i_5
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.319     8.802 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[2]_i_2/O
                         net (fo=1, routed)           0.279     9.081    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[2]_i_2
    SLICE_X40Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.205 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.205    ModemReceiver/MatchedFilter_Q/Xbuf[128][2]
    SLICE_X40Y6          FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk
                         net (fo=0)                   0.000     4.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.447     8.788    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X40Y6                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[2]/C
                         clock pessimism              0.274     9.062    
                         clock uncertainty           -0.035     9.027    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)        0.031     9.058    ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.118ns  (required time - arrival time)
  Source:                 ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.369ns (33.614%)  route 2.704ns (66.386%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 8.784 - 4.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.564     5.085    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X43Y9                                                       r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/Q
                         net (fo=521, routed)         1.374     6.915    ModemReceiver/MatchedFilter_Q/clock_cnt_reg__0[1]
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.039 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[9]_i_33/O
                         net (fo=1, routed)           0.000     7.039    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[9]_i_33
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     7.284 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[9]_i_14/O
                         net (fo=1, routed)           0.000     7.284    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[9]_i_14
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I0_O)      0.104     7.388 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[9]_i_5/O
                         net (fo=1, routed)           0.736     8.125    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[9]_i_5
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.316     8.441 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[9]_i_2/O
                         net (fo=1, routed)           0.593     9.034    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[9]_i_2
    SLICE_X47Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.158 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[9]_i_1/O
                         net (fo=1, routed)           0.000     9.158    ModemReceiver/MatchedFilter_Q/Xbuf[128][9]
    SLICE_X47Y14         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk
                         net (fo=0)                   0.000     4.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.443     8.784    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X47Y14                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[9]/C
                         clock pessimism              0.260     9.044    
                         clock uncertainty           -0.035     9.009    
    SLICE_X47Y14         FDRE (Setup_fdre_C_D)        0.031     9.040    ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 ModemReceiver/MatchedFilter_I/clock_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.362ns (33.590%)  route 2.693ns (66.411%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 8.774 - 4.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.559     5.080    ModemReceiver/MatchedFilter_I/clk
    SLICE_X47Y33                                                      r  ModemReceiver/MatchedFilter_I/clock_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  ModemReceiver/MatchedFilter_I/clock_cnt_reg[0]/Q
                         net (fo=522, routed)         1.306     6.843    ModemReceiver/MatchedFilter_I/clock_cnt_reg__0[0]
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.124     6.967 r  ModemReceiver/MatchedFilter_I/Xbuf_delay1[7]_i_32/O
                         net (fo=1, routed)           0.000     6.967    ModemReceiver/MatchedFilter_I/n_0_Xbuf_delay1[7]_i_32
    SLICE_X34Y33         MUXF7 (Prop_muxf7_I0_O)      0.241     7.208 r  ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[7]_i_14/O
                         net (fo=1, routed)           0.000     7.208    ModemReceiver/MatchedFilter_I/n_0_Xbuf_delay1_reg[7]_i_14
    SLICE_X34Y33         MUXF8 (Prop_muxf8_I0_O)      0.098     7.306 r  ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[7]_i_5/O
                         net (fo=1, routed)           0.966     8.271    ModemReceiver/MatchedFilter_I/n_0_Xbuf_delay1_reg[7]_i_5
    SLICE_X37Y27         LUT6 (Prop_lut6_I1_O)        0.319     8.590 r  ModemReceiver/MatchedFilter_I/Xbuf_delay1[7]_i_2/O
                         net (fo=1, routed)           0.421     9.011    ModemReceiver/MatchedFilter_I/n_0_Xbuf_delay1[7]_i_2
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.135 r  ModemReceiver/MatchedFilter_I/Xbuf_delay1[7]_i_1/O
                         net (fo=1, routed)           0.000     9.135    ModemReceiver/MatchedFilter_I/Xbuf[128][7]
    SLICE_X36Y28         FDRE                                         r  ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk
                         net (fo=0)                   0.000     4.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.433     8.774    ModemReceiver/MatchedFilter_I/clk
    SLICE_X36Y28                                                      r  ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[7]/C
                         clock pessimism              0.260     9.034    
                         clock uncertainty           -0.035     8.999    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.031     9.030    ModemReceiver/MatchedFilter_I/Xbuf_delay1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 ModemReceiver/MatchedFilter_Q/clock_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.331ns (32.423%)  route 2.774ns (67.577%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 8.787 - 4.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.564     5.085    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X43Y9                                                       r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[0]/Q
                         net (fo=522, routed)         1.404     6.945    ModemReceiver/MatchedFilter_Q/clock_cnt_reg__0[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.069 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[4]_i_31/O
                         net (fo=1, routed)           0.000     7.069    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[4]_i_31
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I1_O)      0.217     7.286 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[4]_i_13/O
                         net (fo=1, routed)           0.000     7.286    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[4]_i_13
    SLICE_X48Y3          MUXF8 (Prop_muxf8_I1_O)      0.094     7.380 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[4]_i_4/O
                         net (fo=1, routed)           1.084     8.464    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[4]_i_4
    SLICE_X46Y9          LUT6 (Prop_lut6_I0_O)        0.316     8.780 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[4]_i_2/O
                         net (fo=1, routed)           0.286     9.066    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[4]_i_2
    SLICE_X46Y9          LUT5 (Prop_lut5_I2_O)        0.124     9.190 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[4]_i_1/O
                         net (fo=1, routed)           0.000     9.190    ModemReceiver/MatchedFilter_Q/Xbuf[128][4]
    SLICE_X46Y9          FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk
                         net (fo=0)                   0.000     4.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.446     8.787    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X46Y9                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[4]/C
                         clock pessimism              0.260     9.047    
                         clock uncertainty           -0.035     9.012    
    SLICE_X46Y9          FDRE (Setup_fdre_C_D)        0.081     9.093    ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.369ns (33.340%)  route 2.737ns (66.660%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 8.786 - 4.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.564     5.085    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X43Y9                                                       r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ModemReceiver/MatchedFilter_Q/clock_cnt_reg[1]/Q
                         net (fo=521, routed)         1.302     6.844    ModemReceiver/MatchedFilter_Q/clock_cnt_reg__0[1]
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[12]_i_33/O
                         net (fo=1, routed)           0.000     6.968    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[12]_i_33
    SLICE_X43Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.213 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[12]_i_14/O
                         net (fo=1, routed)           0.000     7.213    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[12]_i_14
    SLICE_X43Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.317 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[12]_i_5/O
                         net (fo=1, routed)           0.971     8.287    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1_reg[12]_i_5
    SLICE_X43Y10         LUT6 (Prop_lut6_I1_O)        0.316     8.603 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[12]_i_2/O
                         net (fo=1, routed)           0.464     9.067    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_delay1[12]_i_2
    SLICE_X42Y10         LUT5 (Prop_lut5_I2_O)        0.124     9.191 r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1[12]_i_1/O
                         net (fo=1, routed)           0.000     9.191    ModemReceiver/MatchedFilter_Q/Xbuf[128][12]
    SLICE_X42Y10         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk
                         net (fo=0)                   0.000     4.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        1.445     8.786    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X42Y10                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[12]/C
                         clock pessimism              0.274     9.060    
                         clock uncertainty           -0.035     9.025    
    SLICE_X42Y10         FDRE (Setup_fdre_C_D)        0.077     9.102    ModemReceiver/MatchedFilter_Q/Xbuf_delay1_reg[12]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 -0.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_Q/Xbuf_reg[16][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.785%)  route 0.223ns (61.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.562     1.445    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X36Y8                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[16][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[16][7]/Q
                         net (fo=2, routed)           0.223     1.809    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_reg[16][7]
    SLICE_X35Y5          FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.831     1.958    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X35Y5                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y5          FDRE (Hold_fdre_C_D)         0.072     1.781    ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_Q/Xbuf_reg[16][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.627%)  route 0.215ns (60.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.564     1.447    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X41Y2                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[16][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[16][4]/Q
                         net (fo=2, routed)           0.215     1.803    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_reg[16][4]
    SLICE_X34Y1          FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.832     1.959    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X34Y1                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.063     1.773    ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_I/Xbuf_reg[96][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_I/Xbuf_reg[95][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.695%)  route 0.172ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.556     1.439    ModemReceiver/MatchedFilter_I/clk
    SLICE_X37Y31                                                      r  ModemReceiver/MatchedFilter_I/Xbuf_reg[96][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  ModemReceiver/MatchedFilter_I/Xbuf_reg[96][6]/Q
                         net (fo=2, routed)           0.172     1.739    ModemReceiver/MatchedFilter_I/n_0_Xbuf_reg[96][6]
    SLICE_X34Y31         FDRE                                         r  ModemReceiver/MatchedFilter_I/Xbuf_reg[95][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.822     1.949    ModemReceiver/MatchedFilter_I/clk
    SLICE_X34Y31                                                      r  ModemReceiver/MatchedFilter_I/Xbuf_reg[95][6]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.000     1.700    ModemReceiver/MatchedFilter_I/Xbuf_reg[95][6]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_I/Xbuf_reg[80][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_I/Xbuf_reg[79][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.241%)  route 0.228ns (61.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.558     1.441    ModemReceiver/MatchedFilter_I/clk
    SLICE_X37Y33                                                      r  ModemReceiver/MatchedFilter_I/Xbuf_reg[80][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ModemReceiver/MatchedFilter_I/Xbuf_reg[80][13]/Q
                         net (fo=2, routed)           0.228     1.810    ModemReceiver/MatchedFilter_I/n_0_Xbuf_reg[80][13]
    SLICE_X34Y35         FDRE                                         r  ModemReceiver/MatchedFilter_I/Xbuf_reg[79][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.826     1.953    ModemReceiver/MatchedFilter_I/clk
    SLICE_X34Y35                                                      r  ModemReceiver/MatchedFilter_I/Xbuf_reg[79][13]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.063     1.767    ModemReceiver/MatchedFilter_I/Xbuf_reg[79][13]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_Q/Xbuf_reg[119][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[118][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.738%)  route 0.186ns (59.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.561     1.444    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X36Y11                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[119][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[119][15]/Q
                         net (fo=2, routed)           0.186     1.758    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_reg[119][15]
    SLICE_X35Y10         FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[118][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.829     1.956    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X35Y10                                                      r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[118][15]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)        -0.006     1.701    ModemReceiver/MatchedFilter_Q/Xbuf_reg[118][15]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_Q/Xbuf_reg[30][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[29][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.838%)  route 0.219ns (63.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.564     1.447    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X36Y1                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[30][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[30][1]/Q
                         net (fo=2, routed)           0.219     1.795    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_reg[30][1]
    SLICE_X35Y2          FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[29][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.832     1.959    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X35Y2                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[29][1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.018     1.728    ModemReceiver/MatchedFilter_Q/Xbuf_reg[29][1]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_Q/Xbuf_reg[25][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[24][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.168%)  route 0.216ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.563     1.446    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X34Y2                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[25][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[25][1]/Q
                         net (fo=2, routed)           0.216     1.826    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_reg[25][1]
    SLICE_X37Y2          FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[24][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.833     1.960    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X37Y2                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[24][1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.047     1.758    ModemReceiver/MatchedFilter_Q/Xbuf_reg[24][1]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_I/Xbuf_reg[32][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_I/Xbuf_reg[31][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.406%)  route 0.269ns (65.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.559     1.442    ModemReceiver/MatchedFilter_I/clk
    SLICE_X35Y37                                                      r  ModemReceiver/MatchedFilter_I/Xbuf_reg[32][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ModemReceiver/MatchedFilter_I/Xbuf_reg[32][11]/Q
                         net (fo=2, routed)           0.269     1.852    ModemReceiver/MatchedFilter_I/n_0_Xbuf_reg[32][11]
    SLICE_X37Y41         FDRE                                         r  ModemReceiver/MatchedFilter_I/Xbuf_reg[31][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.831     1.958    ModemReceiver/MatchedFilter_I/clk
    SLICE_X37Y41                                                      r  ModemReceiver/MatchedFilter_I/Xbuf_reg[31][11]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.071     1.780    ModemReceiver/MatchedFilter_I/Xbuf_reg[31][11]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_Q/Xbuf_reg[16][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.158%)  route 0.225ns (57.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.562     1.445    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X34Y3                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[16][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[16][6]/Q
                         net (fo=2, routed)           0.225     1.834    ModemReceiver/MatchedFilter_Q/n_0_Xbuf_reg[16][6]
    SLICE_X36Y3          FDRE                                         r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.832     1.959    ModemReceiver/MatchedFilter_Q/clk
    SLICE_X36Y3                                                       r  ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][6]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.047     1.757    ModemReceiver/MatchedFilter_Q/Xbuf_reg[15][6]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ModemReceiver/MatchedFilter_I/Xbuf_reg[64][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModemReceiver/MatchedFilter_I/Xbuf_reg[63][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.151%)  route 0.236ns (64.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.559     1.442    ModemReceiver/MatchedFilter_I/clk
    SLICE_X32Y35                                                      r  ModemReceiver/MatchedFilter_I/Xbuf_reg[64][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  ModemReceiver/MatchedFilter_I/Xbuf_reg[64][13]/Q
                         net (fo=2, routed)           0.236     1.806    ModemReceiver/MatchedFilter_I/n_0_Xbuf_reg[64][13]
    SLICE_X36Y33         FDRE                                         r  ModemReceiver/MatchedFilter_I/Xbuf_reg[63][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4803, routed)        0.825     1.952    ModemReceiver/MatchedFilter_I/clk
    SLICE_X36Y33                                                      r  ModemReceiver/MatchedFilter_I/Xbuf_reg[63][13]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.021     1.724    ModemReceiver/MatchedFilter_I/Xbuf_reg[63][13]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 2 }
Period:             4.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                              
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     4.000   1.424  RAMB18_X2Y10   ModemReceiver/MatchedFilter_I/BlkMem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK                                         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     4.000   1.424  RAMB18_X2Y10   ModemReceiver/MatchedFilter_I/BlkMem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK                                         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     4.000   1.424  RAMB18_X0Y4    ModemReceiver/MatchedFilter_Q/BlkMem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK                                         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     4.000   1.424  RAMB18_X0Y4    ModemReceiver/MatchedFilter_Q/BlkMem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK                                         
Min Period        n/a     BUFG/I              n/a            2.155     4.000   1.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I                                                                                                                                                                                                             
Min Period        n/a     DSP48E1/CLK         n/a            2.154     4.000   1.846  DSP48_X1Y10    ModemReceiver/MatchedFilter_I/accum_reg_reg/CLK                                                                                                                                                                                  
Min Period        n/a     DSP48E1/CLK         n/a            2.154     4.000   1.846  DSP48_X0Y4     ModemReceiver/MatchedFilter_Q/accum_reg_reg/CLK                                                                                                                                                                                  
Min Period        n/a     DSP48E1/CLK         n/a            2.154     4.000   1.846  DSP48_X1Y9     ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK         
Min Period        n/a     DSP48E1/CLK         n/a            2.154     4.000   1.846  DSP48_X1Y8     ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK  
Min Period        n/a     DSP48E1/CLK         n/a            2.154     4.000   1.846  DSP48_X1Y5     ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK         
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X54Y11   ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_0_0/DP/CLK                                                                             
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X54Y11   ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_0_0/SP/CLK                                                                             
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X54Y11   ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_10_10/DP/CLK                                                                           
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X54Y11   ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_10_10/SP/CLK                                                                           
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X54Y11   ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_11_11/DP/CLK                                                                           
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X54Y11   ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_11_11/SP/CLK                                                                           
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X54Y11   ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_12_12/DP/CLK                                                                           
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X54Y11   ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_12_12/SP/CLK                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X54Y9    ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_2_2/DP/CLK                                                                             
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X54Y9    ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_2_2/SP/CLK                                                                             
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X64Y19   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA/CLK                                                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X64Y19   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                                   
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X64Y19   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB/CLK                                                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X64Y19   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB_D1/CLK                                                                                                                                                                   
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X64Y19   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMC/CLK                                                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X64Y19   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMC_D1/CLK                                                                                                                                                                   
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     2.000   0.750  SLICE_X64Y19   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMD/CLK                                                                                                                                                                      
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     2.000   0.750  SLICE_X64Y19   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMD_D1/CLK                                                                                                                                                                   
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X64Y20   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA/CLK                                                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X64Y20   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA/CLK                                                                                                                                                                      



