<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='997' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildInsert(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Src, const llvm::SrcOp &amp; Op, unsigned int Index)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='203' u='c' c='_ZNK4llvm12CallLowering8packRegsENS_8ArrayRefINS_8RegisterEEEPNS_4TypeERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='227' u='c' c='_ZN4llvm15LegalizerHelper11insertPartsENS_8RegisterENS_3LLTES2_NS_8ArrayRefIS1_EES2_S4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='237' u='c' c='_ZN4llvm15LegalizerHelper11insertPartsENS_8RegisterENS_3LLTES2_NS_8ArrayRefIS1_EES2_S4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1373' u='c' c='_ZN4llvm15LegalizerHelper21moreElementsVectorSrcERNS_12MachineInstrENS_3LLTEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4627' u='c' c='_ZN4llvm15LegalizerHelper18narrowScalarInsertERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='558' u='c' c='_ZN4llvm16MachineIRBuilder13buildSequenceENS_8RegisterENS_8ArrayRefIS1_EENS2_ImEE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='676' ll='690' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildInsert(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Src, const llvm::SrcOp &amp; Op, unsigned int Index)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2133' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1185' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1186' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2444' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_LowerInsert_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2445' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_LowerInsert_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2446' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_LowerInsert_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2447' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_LowerInsert_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2448' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_LowerInsert_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2449' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_LowerInsert_Test8TestBodyEv'/>
