{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698665902284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698665902284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 08:38:22 2023 " "Processing started: Mon Oct 30 08:38:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698665902284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665902284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665902284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698665902791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arquitetura " "Found design unit 1: relogio-arquitetura" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911016 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/descomp/Proj_relogio/relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-arquitetura " "Found design unit 1: cpu-arquitetura" {  } { { "cpu.vhd" "" { Text "C:/descomp/Proj_relogio/cpu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911018 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/descomp/Proj_relogio/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/descomp/Proj_relogio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911020 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/descomp/Proj_relogio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911022 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/descomp/Proj_relogio/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/descomp/Proj_relogio/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911023 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/descomp/Proj_relogio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-comportamento " "Found design unit 1: FlipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "C:/descomp/Proj_relogio/FlipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911025 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "C:/descomp/Proj_relogio/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911027 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911028 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/descomp/Proj_relogio/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/descomp/Proj_relogio/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911030 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/descomp/Proj_relogio/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicaDesvio1-comportamento " "Found design unit 1: LogicaDesvio1-comportamento" {  } { { "LogicaDesvio1.vhd" "" { Text "C:/descomp/Proj_relogio/LogicaDesvio1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911031 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicaDesvio1 " "Found entity 1: LogicaDesvio1" {  } { { "LogicaDesvio1.vhd" "" { Text "C:/descomp/Proj_relogio/LogicaDesvio1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstrucao-comportamento " "Found design unit 1: decoderInstrucao-comportamento" {  } { { "decoderInstrucao.vhd" "" { Text "C:/descomp/Proj_relogio/decoderInstrucao.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911033 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstrucao " "Found entity 1: decoderInstrucao" {  } { { "decoderInstrucao.vhd" "" { Text "C:/descomp/Proj_relogio/decoderInstrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911038 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911040 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/descomp/Proj_relogio/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911041 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/descomp/Proj_relogio/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911041 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/descomp/Proj_relogio/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/descomp/Proj_relogio/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911043 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/descomp/Proj_relogio/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/descomp/Proj_relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911045 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/descomp/Proj_relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayHEX-arquitetura " "Found design unit 1: displayHEX-arquitetura" {  } { { "displayHEX.vhd" "" { Text "C:/descomp/Proj_relogio/displayHEX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911047 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayHEX " "Found entity 1: displayHEX" {  } { { "displayHEX.vhd" "" { Text "C:/descomp/Proj_relogio/displayHEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1porta-comportamento " "Found design unit 1: buffer_3_state_1porta-comportamento" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/descomp/Proj_relogio/buffer_3_state_1porta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911049 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1porta " "Found entity 1: buffer_3_state_1porta" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/descomp/Proj_relogio/buffer_3_state_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/descomp/Proj_relogio/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911051 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/descomp/Proj_relogio/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncekey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncekey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounceKey-arquitetura " "Found design unit 1: debounceKey-arquitetura" {  } { { "debounceKey.vhd" "" { Text "C:/descomp/Proj_relogio/debounceKey.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911053 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounceKey " "Found entity 1: debounceKey" {  } { { "debounceKey.vhd" "" { Text "C:/descomp/Proj_relogio/debounceKey.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ulasomasubend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ulasomasubend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSubEND-comportamento " "Found design unit 1: ULASomaSubEND-comportamento" {  } { { "output_files/ULASomaSubEND.vhd" "" { Text "C:/descomp/Proj_relogio/output_files/ULASomaSubEND.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911054 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSubEND " "Found entity 1: ULASomaSubEND" {  } { { "output_files/ULASomaSubEND.vhd" "" { Text "C:/descomp/Proj_relogio/output_files/ULASomaSubEND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/descomp/Proj_relogio/divisorGenerico_e_Interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911056 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/descomp/Proj_relogio/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/descomp/Proj_relogio/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911058 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/descomp/Proj_relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_9portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_9portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_9portas-comportamento " "Found design unit 1: buffer_3_state_9portas-comportamento" {  } { { "buffer_3_state_9portas.vhd" "" { Text "C:/descomp/Proj_relogio/buffer_3_state_9portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911060 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_9portas " "Found entity 1: buffer_3_state_9portas" {  } { { "buffer_3_state_9portas.vhd" "" { Text "C:/descomp/Proj_relogio/buffer_3_state_9portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698665911060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665911060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698665911122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "relogio.vhd" "ROM" { Text "C:/descomp/Proj_relogio/relogio.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "relogio.vhd" "RAM" { Text "C:/descomp/Proj_relogio/relogio.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "relogio.vhd" "CPU" { Text "C:/descomp/Proj_relogio/relogio.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem cpu:CPU\|bancoRegistradoresArqRegMem:bancoRegistradores " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"cpu:CPU\|bancoRegistradoresArqRegMem:bancoRegistradores\"" {  } { { "cpu.vhd" "bancoRegistradores" { Text "C:/descomp/Proj_relogio/cpu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA cpu:CPU\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"cpu:CPU\|ULA:ULA\"" {  } { { "cpu.vhd" "ULA" { Text "C:/descomp/Proj_relogio/cpu.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop cpu:CPU\|FlipFlop:FlipFlop " "Elaborating entity \"FlipFlop\" for hierarchy \"cpu:CPU\|FlipFlop:FlipFlop\"" {  } { { "cpu.vhd" "FlipFlop" { Text "C:/descomp/Proj_relogio/cpu.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 cpu:CPU\|muxGenerico2x1:MUX_CPU " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"cpu:CPU\|muxGenerico2x1:MUX_CPU\"" {  } { { "cpu.vhd" "MUX_CPU" { Text "C:/descomp/Proj_relogio/cpu.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 cpu:CPU\|muxGenerico4x1:MUX_ENDERECO " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"cpu:CPU\|muxGenerico4x1:MUX_ENDERECO\"" {  } { { "cpu.vhd" "MUX_ENDERECO" { Text "C:/descomp/Proj_relogio/cpu.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico cpu:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"cpu:CPU\|registradorGenerico:PC\"" {  } { { "cpu.vhd" "PC" { Text "C:/descomp/Proj_relogio/cpu.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante cpu:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"cpu:CPU\|somaConstante:incrementaPC\"" {  } { { "cpu.vhd" "incrementaPC" { Text "C:/descomp/Proj_relogio/cpu.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM cpu:CPU\|memoriaRAM:RAM_END " "Elaborating entity \"memoriaRAM\" for hierarchy \"cpu:CPU\|memoriaRAM:RAM_END\"" {  } { { "cpu.vhd" "RAM_END" { Text "C:/descomp/Proj_relogio/cpu.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 cpu:CPU\|muxGenerico2x1:MUX_END " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"cpu:CPU\|muxGenerico2x1:MUX_END\"" {  } { { "cpu.vhd" "MUX_END" { Text "C:/descomp/Proj_relogio/cpu.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSubEND cpu:CPU\|ULASomaSubEND:ULA_END " "Elaborating entity \"ULASomaSubEND\" for hierarchy \"cpu:CPU\|ULASomaSubEND:ULA_END\"" {  } { { "cpu.vhd" "ULA_END" { Text "C:/descomp/Proj_relogio/cpu.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico cpu:CPU\|registradorGenerico:REG_retorno " "Elaborating entity \"registradorGenerico\" for hierarchy \"cpu:CPU\|registradorGenerico:REG_retorno\"" {  } { { "cpu.vhd" "REG_retorno" { Text "C:/descomp/Proj_relogio/cpu.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicaDesvio1 cpu:CPU\|LogicaDesvio1:LogicaDesvio1 " "Elaborating entity \"LogicaDesvio1\" for hierarchy \"cpu:CPU\|LogicaDesvio1:LogicaDesvio1\"" {  } { { "cpu.vhd" "LogicaDesvio1" { Text "C:/descomp/Proj_relogio/cpu.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstrucao cpu:CPU\|decoderInstrucao:DECODER " "Elaborating entity \"decoderInstrucao\" for hierarchy \"cpu:CPU\|decoderInstrucao:DECODER\"" {  } { { "cpu.vhd" "DECODER" { Text "C:/descomp/Proj_relogio/cpu.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DecoderBlocoRAM " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DecoderBlocoRAM\"" {  } { { "relogio.vhd" "DecoderBlocoRAM" { Text "C:/descomp/Proj_relogio/relogio.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:Registrador_LEDs " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:Registrador_LEDs\"" {  } { { "relogio.vhd" "Registrador_LEDs" { Text "C:/descomp/Proj_relogio/relogio.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayHEX displayHEX:HEX_0 " "Elaborating entity \"displayHEX\" for hierarchy \"displayHEX:HEX_0\"" {  } { { "relogio.vhd" "HEX_0" { Text "C:/descomp/Proj_relogio/relogio.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico displayHEX:HEX_0\|registradorGenerico:REG_HEX0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"displayHEX:HEX_0\|registradorGenerico:REG_HEX0\"" {  } { { "displayHEX.vhd" "REG_HEX0" { Text "C:/descomp/Proj_relogio/displayHEX.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg displayHEX:HEX_0\|conversorHex7Seg:DECODER_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"displayHEX:HEX_0\|conversorHex7Seg:DECODER_HEX0\"" {  } { { "displayHEX.vhd" "DECODER_HEX0" { Text "C:/descomp/Proj_relogio/displayHEX.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas buffer_3_state_8portas:BufferSW0a7 " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"buffer_3_state_8portas:BufferSW0a7\"" {  } { { "relogio.vhd" "BufferSW0a7" { Text "C:/descomp/Proj_relogio/relogio.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_1porta buffer_3_state_1porta:BufferSW8 " "Elaborating entity \"buffer_3_state_1porta\" for hierarchy \"buffer_3_state_1porta:BufferSW8\"" {  } { { "relogio.vhd" "BufferSW8" { Text "C:/descomp/Proj_relogio/relogio.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounceKey debounceKey:KEY_0 " "Elaborating entity \"debounceKey\" for hierarchy \"debounceKey:KEY_0\"" {  } { { "relogio.vhd" "KEY_0" { Text "C:/descomp/Proj_relogio/relogio.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector debounceKey:KEY_0\|edgeDetector:detectorkey A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"debounceKey:KEY_0\|edgeDetector:detectorkey\"" {  } { { "debounceKey.vhd" "detectorkey" { Text "C:/descomp/Proj_relogio/debounceKey.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:BaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:BaseTempo\"" {  } { { "relogio.vhd" "BaseTempo" { Text "C:/descomp/Proj_relogio/relogio.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/descomp/Proj_relogio/divisorGenerico_e_Interface.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665911188 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:CPU\|memoriaRAM:RAM_END\|ram " "RAM logic \"cpu:CPU\|memoriaRAM:RAM_END\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698665911485 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:CPU\|bancoRegistradoresArqRegMem:bancoRegistradores\|registrador " "RAM logic \"cpu:CPU\|bancoRegistradoresArqRegMem:bancoRegistradores\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/descomp/Proj_relogio/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698665911485 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698665911485 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698665911485 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[7\]\" " "Converted tri-state node \"entrada_dados_cpu\[7\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[6\]\" " "Converted tri-state node \"entrada_dados_cpu\[6\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[5\]\" " "Converted tri-state node \"entrada_dados_cpu\[5\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[4\]\" " "Converted tri-state node \"entrada_dados_cpu\[4\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[3\]\" " "Converted tri-state node \"entrada_dados_cpu\[3\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[2\]\" " "Converted tri-state node \"entrada_dados_cpu\[2\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[1\]\" " "Converted tri-state node \"entrada_dados_cpu\[1\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"entrada_dados_cpu\[0\]\" " "Converted tri-state node \"entrada_dados_cpu\[0\]\" into a selector" {  } { { "MUX2X1.vhd" "" { Text "C:/descomp/Proj_relogio/MUX2X1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[0\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[1\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[2\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[3\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[4\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[5\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[6\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[7\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698665911492 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[8\] " "Converted tri-state buffer \"cpu:CPU\|memoriaRAM:RAM_END\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/descomp/Proj_relogio/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698665911492 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1698665911492 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698665912537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698665913759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698665913759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1361 " "Implemented 1361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698665913856 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698665913856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1269 " "Implemented 1269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698665913856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698665913856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698665913873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 08:38:33 2023 " "Processing ended: Mon Oct 30 08:38:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698665913873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698665913873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698665913873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698665913873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698665915084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698665915085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 08:38:34 2023 " "Processing started: Mon Oct 30 08:38:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698665915085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698665915085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off relogio -c relogio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698665915085 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698665915204 ""}
{ "Info" "0" "" "Project  = relogio" {  } {  } 0 0 "Project  = relogio" 0 0 "Fitter" 0 0 1698665915204 ""}
{ "Info" "0" "" "Revision = relogio" {  } {  } 0 0 "Revision = relogio" 0 0 "Fitter" 0 0 1698665915204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698665915360 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "relogio 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"relogio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698665915375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698665915414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698665915414 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698665915664 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698665915691 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698665915826 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 92 " "No exact pin location assignment(s) for 24 pins of 92 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698665915999 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1698665920064 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 691 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 691 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698665920245 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698665920245 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698665920245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698665920252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698665920254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698665920258 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698665920262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698665920262 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698665920264 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698665920932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698665920932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698665920954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698665920955 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698665920955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698665921048 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698665921051 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698665921051 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698665921131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698665923206 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1698665923615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698665928364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698665932106 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698665934889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698665934889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698665936185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/descomp/Proj_relogio/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698665940264 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698665940264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698665952228 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698665952228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698665952231 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.36 " "Total time spent on timing analysis during the Fitter is 3.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698665954815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698665954832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698665955726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698665955727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698665956585 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698665961378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/descomp/Proj_relogio/output_files/relogio.fit.smsg " "Generated suppressed messages file C:/descomp/Proj_relogio/output_files/relogio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698665961696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6285 " "Peak virtual memory: 6285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698665962354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 08:39:22 2023 " "Processing ended: Mon Oct 30 08:39:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698665962354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698665962354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698665962354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698665962354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698665963421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698665963422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 08:39:23 2023 " "Processing started: Mon Oct 30 08:39:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698665963422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698665963422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off relogio -c relogio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698665963422 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698665966493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698665966696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 08:39:26 2023 " "Processing ended: Mon Oct 30 08:39:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698665966696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698665966696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698665966696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698665966696 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698665967336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698665967909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698665967909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 08:39:27 2023 " "Processing started: Mon Oct 30 08:39:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698665967909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698665967909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogio -c relogio " "Command: quartus_sta relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698665967909 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698665968038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698665968694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665968732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665968732 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698665969113 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665969113 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698665969116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698665969116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698665969116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698665969116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698665969116 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698665969116 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698665969124 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698665969125 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698665969126 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698665969137 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698665969320 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698665969320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.023 " "Worst-case setup slack is -11.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.023           -5258.961 CLOCK_50  " "  -11.023           -5258.961 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665969322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 CLOCK_50  " "    0.445               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665969333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.820 " "Worst-case recovery slack is -6.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.820              -6.820 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "   -6.820              -6.820 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.546              -6.546 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "   -6.546              -6.546 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.469              -4.469 KEY\[0\]  " "   -4.469              -4.469 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.140              -4.140 KEY\[1\]  " "   -4.140              -4.140 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665969341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.126 " "Worst-case removal slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 KEY\[1\]  " "    1.126               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.765               0.000 KEY\[0\]  " "    1.765               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.655               0.000 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "    3.655               0.000 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.778               0.000 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "    3.778               0.000 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665969348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.557 " "Worst-case minimum pulse width slack is -0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557            -622.899 CLOCK_50  " "   -0.557            -622.899 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.910 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.910 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.906 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.906 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.856 KEY\[0\]  " "   -0.538              -0.856 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.850 KEY\[1\]  " "   -0.538              -0.850 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665969350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665969350 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698665969366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698665969402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698665970699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698665970819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698665970862 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698665970862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.137 " "Worst-case setup slack is -11.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.137           -5162.682 CLOCK_50  " "  -11.137           -5162.682 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665970864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.439 " "Worst-case hold slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 CLOCK_50  " "    0.439               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665970875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.949 " "Worst-case recovery slack is -6.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.949              -6.949 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "   -6.949              -6.949 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.725              -6.725 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "   -6.725              -6.725 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.653              -4.653 KEY\[0\]  " "   -4.653              -4.653 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.245              -4.245 KEY\[1\]  " "   -4.245              -4.245 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665970882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.253 " "Worst-case removal slack is 1.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.253               0.000 KEY\[1\]  " "    1.253               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.834               0.000 KEY\[0\]  " "    1.834               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.784               0.000 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "    3.784               0.000 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.879               0.000 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "    3.879               0.000 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665970891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.610 " "Worst-case minimum pulse width slack is -0.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610            -556.626 CLOCK_50  " "   -0.610            -556.626 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.926 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.926 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.898 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.898 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.879 KEY\[1\]  " "   -0.538              -0.879 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.842 KEY\[0\]  " "   -0.538              -0.842 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665970893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665970893 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698665970911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698665971075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698665972305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698665972444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698665972452 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698665972452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.243 " "Worst-case setup slack is -5.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.243           -2459.332 CLOCK_50  " "   -5.243           -2459.332 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665972454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665972465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.077 " "Worst-case recovery slack is -3.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.077              -3.077 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "   -3.077              -3.077 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.962              -2.962 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "   -2.962              -2.962 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724              -1.724 KEY\[0\]  " "   -1.724              -1.724 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.543              -1.543 KEY\[1\]  " "   -1.543              -1.543 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665972472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.160 " "Worst-case removal slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 KEY\[1\]  " "    0.160               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 KEY\[0\]  " "    0.442               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.624               0.000 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "    1.624               0.000 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.716               0.000 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "    1.716               0.000 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665972479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.670 " "Worst-case minimum pulse width slack is -0.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670            -317.907 CLOCK_50  " "   -0.670            -317.907 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383              -1.154 KEY\[1\]  " "   -0.383              -1.154 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308              -0.904 KEY\[0\]  " "   -0.308              -0.904 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.049              -0.049 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.043 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "   -0.043              -0.043 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665972481 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698665972495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698665972687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698665972695 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698665972695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.669 " "Worst-case setup slack is -4.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.669           -2146.183 CLOCK_50  " "   -4.669           -2146.183 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665972709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 CLOCK_50  " "    0.063               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665972727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.866 " "Worst-case recovery slack is -2.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.866              -2.866 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "   -2.866              -2.866 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.757              -2.757 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "   -2.757              -2.757 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.530              -1.530 KEY\[0\]  " "   -1.530              -1.530 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348              -1.348 KEY\[1\]  " "   -1.348              -1.348 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665972741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.107 " "Worst-case removal slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 KEY\[1\]  " "    0.107               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 KEY\[0\]  " "    0.372               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.552               0.000 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "    1.552               0.000 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.628               0.000 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "    1.628               0.000 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665972754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.712 " "Worst-case minimum pulse width slack is -0.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.712            -381.981 CLOCK_50  " "   -0.712            -381.981 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -1.418 KEY\[1\]  " "   -0.452              -1.418 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.379              -1.175 KEY\[0\]  " "   -0.379              -1.175 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.011              -0.011 divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick  " "    0.002               0.000 divisorGenerico_e_Interface:BaseTempoRapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698665972758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698665972758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698665974675 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698665974678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5092 " "Peak virtual memory: 5092 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698665974744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 08:39:34 2023 " "Processing ended: Mon Oct 30 08:39:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698665974744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698665974744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698665974744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698665974744 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698665975486 ""}
