##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_PI_IntClock
		4.3::Critical Path Report for UART_USB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PI_IntClock:R)
		5.3::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
		5.4::Critical Path Report for (UART_PI_IntClock:R vs. UART_PI_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CyBUS_CLK                           | Frequency: 55.82 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)           | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz  | 
Clock: UART_PI_IntClock                    | Frequency: 51.87 MHz  | Target: 0.08 MHz   | 
Clock: UART_USB_IntClock                   | Frequency: 55.82 MHz  | Target: 0.46 MHz   | 
Clock: WEIGHT_ADC_theACLK                  | N/A                   | Target: 1.85 MHz   | 
Clock: WEIGHT_ADC_theACLK(fixed-function)  | N/A                   | Target: 1.85 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_PI_IntClock   41666.7          24445       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_USB_IntClock  41666.7          23752       N/A              N/A         N/A              N/A         N/A              N/A         
UART_PI_IntClock   UART_PI_IntClock   1.30417e+007     13022387    N/A              N/A         N/A              N/A         N/A              N/A         
UART_USB_IntClock  UART_USB_IntClock  2.16667e+006     2148936     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase             
------------------  ------------  ---------------------------  
UART_PI_TX(0)_PAD   30123         UART_PI_IntClock:R           
UART_USB_TX(0)_PAD  32624         UART_USB_IntClock:R          
scl(0)_PAD:out      25374         CyBUS_CLK(fixed-function):R  
sda(0)_PAD:out      25371         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.82 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14445
-------------------------------------   ----- 
End-of-path arrival time (ps)           14445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                           iocell7         2009   2009  23752  RISE       1
\UART_USB:BUART:rx_postpoll\/main_0         macrocell6      6791   8800  23752  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  12150  23752  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  14445  23752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_PI_IntClock
**********************************************
Clock: UART_PI_IntClock
Frequency: 51.87 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022387p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13089
-------------------------------------   ----- 
End-of-path arrival time (ps)           13089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_2\/q                      macrocell36     1250   1250  13022387  RISE       1
\UART_PI:BUART:counter_load_not\/main_3           macrocell10     5582   6832  13022387  RISE       1
\UART_PI:BUART:counter_load_not\/q                macrocell10     3350  10182  13022387  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2907  13089  13022387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_USB_IntClock
***********************************************
Clock: UART_USB_IntClock
Frequency: 55.82 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14445
-------------------------------------   ----- 
End-of-path arrival time (ps)           14445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                           iocell7         2009   2009  23752  RISE       1
\UART_USB:BUART:rx_postpoll\/main_0         macrocell6      6791   8800  23752  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  12150  23752  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  14445  23752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14445
-------------------------------------   ----- 
End-of-path arrival time (ps)           14445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                           iocell7         2009   2009  23752  RISE       1
\UART_USB:BUART:rx_postpoll\/main_0         macrocell6      6791   8800  23752  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  12150  23752  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  14445  23752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PI_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24445p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                           iocell10        1599   1599  24445  RISE       1
\UART_PI:BUART:rx_postpoll\/main_1         macrocell14     6511   8110  24445  RISE       1
\UART_PI:BUART:rx_postpoll\/q              macrocell14     3350  11460  24445  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2292  13752  24445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148936p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12371
-------------------------------------   ----- 
End-of-path arrival time (ps)           12371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  2148936  RISE       1
\UART_USB:BUART:rx_counter_load\/main_0  macrocell5    5447   6697  2148936  RISE       1
\UART_USB:BUART:rx_counter_load\/q       macrocell5    3350  10047  2148936  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/load   count7cell    2324  12371  2148936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.4::Critical Path Report for (UART_PI_IntClock:R vs. UART_PI_IntClock:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022387p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13089
-------------------------------------   ----- 
End-of-path arrival time (ps)           13089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_2\/q                      macrocell36     1250   1250  13022387  RISE       1
\UART_PI:BUART:counter_load_not\/main_3           macrocell10     5582   6832  13022387  RISE       1
\UART_PI:BUART:counter_load_not\/q                macrocell10     3350  10182  13022387  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2907  13089  13022387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14445
-------------------------------------   ----- 
End-of-path arrival time (ps)           14445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                           iocell7         2009   2009  23752  RISE       1
\UART_USB:BUART:rx_postpoll\/main_0         macrocell6      6791   8800  23752  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  12150  23752  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  14445  23752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24445p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                           iocell10        1599   1599  24445  RISE       1
\UART_PI:BUART:rx_postpoll\/main_1         macrocell14     6511   8110  24445  RISE       1
\UART_PI:BUART:rx_postpoll\/q              macrocell14     3350  11460  24445  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2292  13752  24445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:rx_last\/main_0
Capture Clock  : \UART_USB:BUART:rx_last\/clock_0
Path slack     : 27518p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10638
-------------------------------------   ----- 
End-of-path arrival time (ps)           10638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                iocell7       2009   2009  23752  RISE       1
\UART_USB:BUART:rx_last\/main_0  macrocell32   8629  10638  27518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:rx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 28417p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                   iocell7       2009   2009  23752  RISE       1
\UART_USB:BUART:rx_state_2\/main_5  macrocell26   7731   9740  28417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:rx_status_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 28417p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                    iocell7       2009   2009  23752  RISE       1
\UART_USB:BUART:rx_status_3\/main_5  macrocell31   7731   9740  28417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : \UART_USB:BUART:rx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 28434p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9723
-------------------------------------   ---- 
End-of-path arrival time (ps)           9723
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb                   iocell7       2009   2009  23752  RISE       1
\UART_USB:BUART:rx_state_0\/main_5  macrocell23   7714   9723  28434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29356p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb  iocell7       2009   2009  23752  RISE       1
MODIN1_1/main_2    macrocell29   6791   8800  29356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_USB_RX(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29356p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_USB_RX(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
UART_USB_RX(0)/fb  iocell7       2009   2009  23752  RISE       1
MODIN1_0/main_2    macrocell30   6791   8800  29356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:pollcount_0\/main_2
Capture Clock  : \UART_PI:BUART:pollcount_0\/clock_0
Path slack     : 30047p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                    iocell10      1599   1599  24445  RISE       1
\UART_PI:BUART:pollcount_0\/main_2  macrocell46   6511   8110  30047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:pollcount_1\/main_3
Capture Clock  : \UART_PI:BUART:pollcount_1\/clock_0
Path slack     : 30890p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                    iocell10      1599   1599  24445  RISE       1
\UART_PI:BUART:pollcount_1\/main_3  macrocell45   5667   7266  30890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 30891p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                   iocell10      1599   1599  24445  RISE       1
\UART_PI:BUART:rx_state_0\/main_9  macrocell39   5667   7266  30891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:rx_last\/main_0
Capture Clock  : \UART_PI:BUART:rx_last\/clock_0
Path slack     : 30910p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                iocell10      1599   1599  24445  RISE       1
\UART_PI:BUART:rx_last\/main_0  macrocell48   5648   7247  30910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_last\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 30917p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                   iocell10      1599   1599  24445  RISE       1
\UART_PI:BUART:rx_state_2\/main_8  macrocell42   5641   7240  30917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_PI_RX(0)/fb
Path End       : \UART_PI:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 30917p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PI_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_PI_RX(0)/in_clock                                      iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_PI_RX(0)/fb                    iocell10      1599   1599  24445  RISE       1
\UART_PI:BUART:rx_status_3\/main_6  macrocell47   5641   7240  30917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148936p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12371
-------------------------------------   ----- 
End-of-path arrival time (ps)           12371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  2148936  RISE       1
\UART_USB:BUART:rx_counter_load\/main_0  macrocell5    5447   6697  2148936  RISE       1
\UART_USB:BUART:rx_counter_load\/q       macrocell5    3350  10047  2148936  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/load   count7cell    2324  12371  2148936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_USB:BUART:sTX:TxSts\/clock
Path slack     : 2148951p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17216
-------------------------------------   ----- 
End-of-path arrival time (ps)           17216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2148951  RISE       1
\UART_USB:BUART:tx_status_0\/main_3                 macrocell3      4758   8338  2148951  RISE       1
\UART_USB:BUART:tx_status_0\/q                      macrocell3      3350  11688  2148951  RISE       1
\UART_USB:BUART:sTX:TxSts\/status_0                 statusicell1    5528  17216  2148951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149122p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11354
-------------------------------------   ----- 
End-of-path arrival time (ps)           11354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q                      macrocell19     1250   1250  2149122  RISE       1
\UART_USB:BUART:counter_load_not\/main_1           macrocell2      4445   5695  2149122  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell2      3350   9045  2149122  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  11354  2149122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153458p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  2148936  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5948   7198  2153458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_USB:BUART:rx_status_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2153653p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell29   1250   1250  2151223  RISE       1
\UART_USB:BUART:rx_status_3\/main_6  macrocell31   8254   9504  2153653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 2154074p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12093
-------------------------------------   ----- 
End-of-path arrival time (ps)           12093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2154074  RISE       1
\UART_USB:BUART:rx_status_4\/main_1                 macrocell7      2290   5870  2154074  RISE       1
\UART_USB:BUART:rx_status_4\/q                      macrocell7      3350   9220  2154074  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_4                 statusicell2    2873  12093  2154074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154408p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q                macrocell19     1250   1250  2149122  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4998   6248  2154408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:tx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2154819p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2148951  RISE       1
\UART_USB:BUART:tx_state_0\/main_3                  macrocell19     4758   8338  2154819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2154884p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8272
-------------------------------------   ---- 
End-of-path arrival time (ps)           8272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2148936  RISE       1
\UART_USB:BUART:rx_state_2\/main_0    macrocell26   7022   8272  2154884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154884p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8272
-------------------------------------   ---- 
End-of-path arrival time (ps)           8272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  2148936  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_0  macrocell28   7022   8272  2154884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2154884p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8272
-------------------------------------   ---- 
End-of-path arrival time (ps)           8272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2148936  RISE       1
\UART_USB:BUART:rx_status_3\/main_0   macrocell31   7022   8272  2154884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_USB:BUART:rx_state_0\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2155071p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8086
-------------------------------------   ---- 
End-of-path arrival time (ps)           8086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell29   1250   1250  2151223  RISE       1
\UART_USB:BUART:rx_state_0\/main_6  macrocell23   6836   8086  2155071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155716p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q                macrocell23     1250   1250  2151592  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3690   4940  2155716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155834p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q                macrocell18     1250   1250  2150163  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3572   4822  2155834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155894p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150899  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4573   4763  2155894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2156460p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2148936  RISE       1
\UART_USB:BUART:rx_state_0\/main_0    macrocell23   5447   6697  2156460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2156460p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2148936  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_0  macrocell24   5447   6697  2156460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2156460p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  2148936  RISE       1
\UART_USB:BUART:rx_state_3\/main_0    macrocell25   5447   6697  2156460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_USB:BUART:txn\/main_3
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2156475p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156475  RISE       1
\UART_USB:BUART:txn\/main_3                macrocell17     2312   6682  2156475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156768p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  2156768  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2638   3888  2156768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2156827p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6329
-------------------------------------   ---- 
End-of-path arrival time (ps)           6329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  2151223  RISE       1
MODIN1_1/main_3  macrocell29   5079   6329  2156827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_2\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2156942p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156942  RISE       1
\UART_USB:BUART:rx_state_2\/main_7         macrocell26   4275   6215  2156942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_USB:BUART:rx_state_0\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2157018p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell30   1250   1250  2153691  RISE       1
\UART_USB:BUART:rx_state_0\/main_7  macrocell23   4889   6139  2157018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2157023p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2156768  RISE       1
\UART_USB:BUART:rx_state_0\/main_2   macrocell23   4883   6133  2157023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2157023p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  2156768  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_2  macrocell24   4883   6133  2157023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2157023p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2156768  RISE       1
\UART_USB:BUART:rx_state_3\/main_2   macrocell25   4883   6133  2157023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2157462p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell19   1250   1250  2149122  RISE       1
\UART_USB:BUART:tx_state_2\/main_1  macrocell20   4445   5695  2157462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_0\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2157495p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156942  RISE       1
\UART_USB:BUART:rx_state_0\/main_8         macrocell23   3722   5662  2157495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2157495p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156942  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_5       macrocell24   3722   5662  2157495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2157495p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156942  RISE       1
\UART_USB:BUART:rx_state_3\/main_5         macrocell25   3722   5662  2157495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_USB:BUART:rx_status_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2157567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell30   1250   1250  2153691  RISE       1
\UART_USB:BUART:rx_status_3\/main_7  macrocell31   4340   5590  2157567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2157590p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2156768  RISE       1
\UART_USB:BUART:rx_state_2\/main_2   macrocell26   4317   5567  2157590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2157590p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  2156768  RISE       1
\UART_USB:BUART:rx_status_3\/main_2  macrocell31   4317   5567  2157590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2157733p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell25   1250   1250  2150785  RISE       1
\UART_USB:BUART:rx_state_2\/main_3  macrocell26   4174   5424  2157733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157733p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q               macrocell25   1250   1250  2150785  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_2  macrocell28   4174   5424  2157733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2157733p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q        macrocell25   1250   1250  2150785  RISE       1
\UART_USB:BUART:rx_status_3\/main_3  macrocell31   4174   5424  2157733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_1\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2157830p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150899  RISE       1
\UART_USB:BUART:tx_state_1\/main_2               macrocell18     5137   5327  2157830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_load_fifo\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157849p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_load_fifo\/q            macrocell24     1250   1250  2154808  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4437   5687  2157849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:txn\/main_2
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2157889p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q  macrocell19   1250   1250  2149122  RISE       1
\UART_USB:BUART:txn\/main_2    macrocell17   4017   5267  2157889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2157889p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell19   1250   1250  2149122  RISE       1
\UART_USB:BUART:tx_state_1\/main_1  macrocell18   4017   5267  2157889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158281  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_2   macrocell27   2936   4876  2158281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158282  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_0   macrocell27   2934   4874  2158282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158282  RISE       1
MODIN1_1/main_0                            macrocell29   2934   4874  2158282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158282  RISE       1
MODIN1_0/main_0                            macrocell30   2934   4874  2158282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158289  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_1   macrocell27   2928   4868  2158289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158289  RISE       1
MODIN1_1/main_1                            macrocell29   2928   4868  2158289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158289  RISE       1
MODIN1_0/main_1                            macrocell30   2928   4868  2158289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2158310p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell25   1250   1250  2150785  RISE       1
\UART_USB:BUART:rx_state_0\/main_3  macrocell23   3597   4847  2158310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158310p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q         macrocell25   1250   1250  2150785  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_3  macrocell24   3597   4847  2158310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158310p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell25   1250   1250  2150785  RISE       1
\UART_USB:BUART:rx_state_3\/main_3  macrocell25   3597   4847  2158310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2158344p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell18   1250   1250  2150163  RISE       1
\UART_USB:BUART:tx_state_0\/main_0  macrocell19   3563   4813  2158344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 2158344p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q      macrocell18   1250   1250  2150163  RISE       1
\UART_USB:BUART:tx_bitclk\/main_0  macrocell21   3563   4813  2158344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_2\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2158411p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158411  RISE       1
\UART_USB:BUART:rx_state_2\/main_9         macrocell26   2805   4745  2158411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_0\/main_10
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158411  RISE       1
\UART_USB:BUART:rx_state_0\/main_10        macrocell23   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158411  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_7       macrocell24   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158411  RISE       1
\UART_USB:BUART:rx_state_3\/main_7         macrocell25   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:txn\/main_1
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2158459p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q  macrocell18   1250   1250  2150163  RISE       1
\UART_USB:BUART:txn\/main_1    macrocell17   3447   4697  2158459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2158459p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell18   1250   1250  2150163  RISE       1
\UART_USB:BUART:tx_state_1\/main_0  macrocell18   3447   4697  2158459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2158461p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell19   1250   1250  2149122  RISE       1
\UART_USB:BUART:tx_state_0\/main_1  macrocell19   3446   4696  2158461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 2158461p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q      macrocell19   1250   1250  2149122  RISE       1
\UART_USB:BUART:tx_bitclk\/main_1  macrocell21   3446   4696  2158461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2158502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell18   1250   1250  2150163  RISE       1
\UART_USB:BUART:tx_state_2\/main_0  macrocell20   3404   4654  2158502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_0\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2158567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158567  RISE       1
\UART_USB:BUART:rx_state_0\/main_9         macrocell23   2649   4589  2158567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2158567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158567  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_6       macrocell24   2649   4589  2158567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2158567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158567  RISE       1
\UART_USB:BUART:rx_state_3\/main_6         macrocell25   2649   4589  2158567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_2\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2158579p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158567  RISE       1
\UART_USB:BUART:rx_state_2\/main_8         macrocell26   2637   4577  2158579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2158802p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell21   1250   1250  2158802  RISE       1
\UART_USB:BUART:tx_state_2\/main_5  macrocell20   3105   4355  2158802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:txn\/main_6
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2158812p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q  macrocell21   1250   1250  2158802  RISE       1
\UART_USB:BUART:txn\/main_6   macrocell17   3095   4345  2158812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2158812p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell21   1250   1250  2158802  RISE       1
\UART_USB:BUART:tx_state_1\/main_5  macrocell18   3095   4345  2158812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2158830p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell20   1250   1250  2150491  RISE       1
\UART_USB:BUART:tx_state_2\/main_3  macrocell20   3077   4327  2158830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2158830p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell20   1250   1250  2150491  RISE       1
\UART_USB:BUART:tx_state_0\/main_4  macrocell19   3076   4326  2158830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 2158830p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q      macrocell20   1250   1250  2150491  RISE       1
\UART_USB:BUART:tx_bitclk\/main_3  macrocell21   3076   4326  2158830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2158963p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell21   1250   1250  2158802  RISE       1
\UART_USB:BUART:tx_state_0\/main_5  macrocell19   2943   4193  2158963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:txn\/main_4
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2158964p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q  macrocell20   1250   1250  2150491  RISE       1
\UART_USB:BUART:txn\/main_4    macrocell17   2943   4193  2158964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2158964p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell20   1250   1250  2150491  RISE       1
\UART_USB:BUART:tx_state_1\/main_3  macrocell18   2943   4193  2158964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2159000p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_last\/q          macrocell32   1250   1250  2159000  RISE       1
\UART_USB:BUART:rx_state_2\/main_6  macrocell26   2906   4156  2159000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2159117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell23   1250   1250  2151592  RISE       1
\UART_USB:BUART:rx_state_0\/main_1  macrocell23   2790   4040  2159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2159117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q         macrocell23   1250   1250  2151592  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_1  macrocell24   2790   4040  2159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2159117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell23   1250   1250  2151592  RISE       1
\UART_USB:BUART:rx_state_3\/main_1  macrocell25   2790   4040  2159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell23   1250   1250  2151592  RISE       1
\UART_USB:BUART:rx_state_2\/main_1  macrocell26   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q               macrocell23   1250   1250  2151592  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_1  macrocell28   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q        macrocell23   1250   1250  2151592  RISE       1
\UART_USB:BUART:rx_status_3\/main_1  macrocell31   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 2159197p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3960
-------------------------------------   ---- 
End-of-path arrival time (ps)           3960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150899  RISE       1
\UART_USB:BUART:tx_state_0\/main_2               macrocell19     3770   3960  2159197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 2159197p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3960
-------------------------------------   ---- 
End-of-path arrival time (ps)           3960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150899  RISE       1
\UART_USB:BUART:tx_bitclk\/main_2                macrocell21     3770   3960  2159197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2159238p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3919
-------------------------------------   ---- 
End-of-path arrival time (ps)           3919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150899  RISE       1
\UART_USB:BUART:tx_state_2\/main_2               macrocell20     3729   3919  2159238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2159295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  2153691  RISE       1
MODIN1_1/main_4  macrocell29   2611   3861  2159295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2159295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  2153691  RISE       1
MODIN1_0/main_3  macrocell30   2611   3861  2159295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:txn\/q
Path End       : \UART_USB:BUART:txn\/main_0
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2159295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:txn\/q       macrocell17   1250   1250  2159295  RISE       1
\UART_USB:BUART:txn\/main_0  macrocell17   2611   3861  2159295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell26   1250   1250  2151774  RISE       1
\UART_USB:BUART:rx_state_2\/main_4  macrocell26   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q               macrocell26   1250   1250  2151774  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_3  macrocell28   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q        macrocell26   1250   1250  2151774  RISE       1
\UART_USB:BUART:rx_status_3\/main_4  macrocell31   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell26   1250   1250  2151774  RISE       1
\UART_USB:BUART:rx_state_0\/main_4  macrocell23   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q         macrocell26   1250   1250  2151774  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_4  macrocell24   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell26   1250   1250  2151774  RISE       1
\UART_USB:BUART:rx_state_3\/main_4  macrocell25   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:txn\/main_5
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 2160168p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2989
-------------------------------------   ---- 
End-of-path arrival time (ps)           2989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160168  RISE       1
\UART_USB:BUART:txn\/main_5                      macrocell17     2799   2989  2160168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:tx_state_1\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 2160168p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2989
-------------------------------------   ---- 
End-of-path arrival time (ps)           2989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160168  RISE       1
\UART_USB:BUART:tx_state_1\/main_4               macrocell18     2799   2989  2160168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:tx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 2160189p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2968
-------------------------------------   ---- 
End-of-path arrival time (ps)           2968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160168  RISE       1
\UART_USB:BUART:tx_state_2\/main_4               macrocell20     2778   2968  2160189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_status_3\/q
Path End       : \UART_USB:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 2161301p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_status_3\/q       macrocell31    1250   1250  2161301  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_3  statusicell2   3615   4865  2161301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022387p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13089
-------------------------------------   ----- 
End-of-path arrival time (ps)           13089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_2\/q                      macrocell36     1250   1250  13022387  RISE       1
\UART_PI:BUART:counter_load_not\/main_3           macrocell10     5582   6832  13022387  RISE       1
\UART_PI:BUART:counter_load_not\/q                macrocell10     3350  10182  13022387  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2907  13089  13022387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PI:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025965p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10342
-------------------------------------   ----- 
End-of-path arrival time (ps)           10342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_3\/q            macrocell41   1250   1250  13025965  RISE       1
\UART_PI:BUART:rx_counter_load\/main_2  macrocell13   3487   4737  13025965  RISE       1
\UART_PI:BUART:rx_counter_load\/q       macrocell13   3350   8087  13025965  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/load   count7cell    2255  10342  13025965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PI:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PI:BUART:sRX:RxSts\/clock
Path slack     : 13026332p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14834
-------------------------------------   ----- 
End-of-path arrival time (ps)           14834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13026332  RISE       1
\UART_PI:BUART:rx_status_4\/main_1                 macrocell15     2303   5883  13026332  RISE       1
\UART_PI:BUART:rx_status_4\/q                      macrocell15     3350   9233  13026332  RISE       1
\UART_PI:BUART:sRX:RxSts\/status_4                 statusicell4    5601  14834  13026332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PI:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_PI:BUART:sTX:TxSts\/clock
Path slack     : 13026573p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14594
-------------------------------------   ----- 
End-of-path arrival time (ps)           14594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13026573  RISE       1
\UART_PI:BUART:tx_status_0\/main_3                 macrocell11     3505   7085  13026573  RISE       1
\UART_PI:BUART:tx_status_0\/q                      macrocell11     3350  10435  13026573  RISE       1
\UART_PI:BUART:sTX:TxSts\/status_0                 statusicell3    4160  14594  13026573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029099p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_1\/q                macrocell34     1250   1250  13023676  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5308   6558  13029099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029429p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024822  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   6037   6227  13029429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029727p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_0\/q                macrocell39     1250   1250  13026086  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4680   5930  13029727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PI:BUART:tx_state_0\/main_3
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 13030159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7998
-------------------------------------   ---- 
End-of-path arrival time (ps)           7998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13026573  RISE       1
\UART_PI:BUART:tx_state_0\/main_3                  macrocell35     4418   7998  13030159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030554p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_0\/q                macrocell35     1250   1250  13023205  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3852   5102  13030554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PI:BUART:tx_state_0\/main_2
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 13030590p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024822  RISE       1
\UART_PI:BUART:tx_state_0\/main_2               macrocell35     7377   7567  13030590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  13030657  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3750   5000  13030657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030798p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q         macrocell38     1250   1250  13026774  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3609   4859  13030798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:txn\/main_4
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 13031271p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_2\/q  macrocell36   1250   1250  13022387  RISE       1
\UART_PI:BUART:txn\/main_4    macrocell33   5635   6885  13031271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PI:BUART:tx_state_1\/main_2
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 13031327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024822  RISE       1
\UART_PI:BUART:tx_state_1\/main_2               macrocell34     6640   6830  13031327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PI:BUART:tx_state_2\/main_2
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 13031327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024822  RISE       1
\UART_PI:BUART:tx_state_2\/main_2               macrocell36     6640   6830  13031327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PI:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_PI:BUART:tx_bitclk\/clock_0
Path slack     : 13031327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024822  RISE       1
\UART_PI:BUART:tx_bitclk\/main_2                macrocell37     6640   6830  13031327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_PI:BUART:txn\/main_3
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 13031479p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031479  RISE       1
\UART_PI:BUART:txn\/main_3                macrocell33     2307   6677  13031479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_0\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 13032132p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:pollcount_0\/q       macrocell46   1250   1250  13029021  RISE       1
\UART_PI:BUART:rx_state_0\/main_10  macrocell39   4775   6025  13032132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:txn\/main_1
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 13032168p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_1\/q  macrocell34   1250   1250  13023676  RISE       1
\UART_PI:BUART:txn\/main_1    macrocell33   4738   5988  13032168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 13032605p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  13030657  RISE       1
\UART_PI:BUART:rx_state_2\/main_2   macrocell42   4301   5551  13032605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 13032605p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  13030657  RISE       1
\UART_PI:BUART:rx_status_3\/main_2  macrocell47   4301   5551  13032605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_0\/q
Path End       : \UART_PI:BUART:pollcount_1\/main_4
Capture Clock  : \UART_PI:BUART:pollcount_1\/clock_0
Path slack     : 13032654p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:pollcount_0\/q       macrocell46   1250   1250  13029021  RISE       1
\UART_PI:BUART:pollcount_1\/main_4  macrocell45   4253   5503  13032654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:tx_state_1\/main_3
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 13032692p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_2\/q       macrocell36   1250   1250  13022387  RISE       1
\UART_PI:BUART:tx_state_1\/main_3  macrocell34   4214   5464  13032692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:tx_state_2\/main_3
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 13032692p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_2\/q       macrocell36   1250   1250  13022387  RISE       1
\UART_PI:BUART:tx_state_2\/main_3  macrocell36   4214   5464  13032692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_PI:BUART:tx_bitclk\/clock_0
Path slack     : 13032692p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_2\/q      macrocell36   1250   1250  13022387  RISE       1
\UART_PI:BUART:tx_bitclk\/main_3  macrocell37   4214   5464  13032692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 13032884p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_3\/q       macrocell41   1250   1250  13025965  RISE       1
\UART_PI:BUART:rx_state_2\/main_3  macrocell42   4023   5273  13032884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032884p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_3\/q               macrocell41   1250   1250  13025965  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/main_2  macrocell44   4023   5273  13032884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 13032884p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_3\/q        macrocell41   1250   1250  13025965  RISE       1
\UART_PI:BUART:rx_status_3\/main_3  macrocell47   4023   5273  13032884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 13032913p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_2\/q       macrocell42   1250   1250  13025988  RISE       1
\UART_PI:BUART:rx_state_2\/main_4  macrocell42   3994   5244  13032913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032913p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_2\/q               macrocell42   1250   1250  13025988  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/main_3  macrocell44   3994   5244  13032913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 13032913p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_2\/q        macrocell42   1250   1250  13025988  RISE       1
\UART_PI:BUART:rx_status_3\/main_4  macrocell47   3994   5244  13032913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_load_fifo\/q
Path End       : \UART_PI:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032971p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_load_fifo\/q            macrocell40     1250   1250  13027218  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4316   5566  13032971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PI:BUART:pollcount_0\/main_1
Capture Clock  : \UART_PI:BUART:pollcount_0\/clock_0
Path slack     : 13033066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033066  RISE       1
\UART_PI:BUART:pollcount_0\/main_1        macrocell46   3150   5090  13033066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:txn\/main_2
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 13033074p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_0\/q  macrocell35   1250   1250  13023205  RISE       1
\UART_PI:BUART:txn\/main_2    macrocell33   3833   5083  13033074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_0\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 13033080p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:pollcount_0\/q       macrocell46   1250   1250  13029021  RISE       1
\UART_PI:BUART:rx_status_3\/main_7  macrocell47   3827   5077  13033080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PI:BUART:pollcount_0\/main_0
Capture Clock  : \UART_PI:BUART:pollcount_0\/clock_0
Path slack     : 13033090p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033090  RISE       1
\UART_PI:BUART:pollcount_0\/main_0        macrocell46   3126   5066  13033090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 13033141p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  13030657  RISE       1
\UART_PI:BUART:rx_state_0\/main_2   macrocell39   3765   5015  13033141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 13033141p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  13030657  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_2  macrocell40   3765   5015  13033141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_bitclk_enable\/q
Path End       : \UART_PI:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 13033141p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  13030657  RISE       1
\UART_PI:BUART:rx_state_3\/main_2   macrocell41   3765   5015  13033141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_bitclk\/q
Path End       : \UART_PI:BUART:txn\/main_6
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 13033215p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_bitclk\/q  macrocell37   1250   1250  13033215  RISE       1
\UART_PI:BUART:txn\/main_6   macrocell33   3692   4942  13033215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_2\/q
Path End       : \UART_PI:BUART:tx_state_0\/main_4
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_2\/q       macrocell36   1250   1250  13022387  RISE       1
\UART_PI:BUART:tx_state_0\/main_4  macrocell35   3660   4910  13033246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_3\/q       macrocell41   1250   1250  13025965  RISE       1
\UART_PI:BUART:rx_state_0\/main_3  macrocell39   3487   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_3\/q         macrocell41   1250   1250  13025965  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_3  macrocell40   3487   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_3\/q
Path End       : \UART_PI:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_3\/q       macrocell41   1250   1250  13025965  RISE       1
\UART_PI:BUART:rx_state_3\/main_3  macrocell41   3487   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 13033443p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_2\/q       macrocell42   1250   1250  13025988  RISE       1
\UART_PI:BUART:rx_state_0\/main_4  macrocell39   3464   4714  13033443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 13033443p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_2\/q         macrocell42   1250   1250  13025988  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_4  macrocell40   3464   4714  13033443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_2\/q
Path End       : \UART_PI:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 13033443p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_2\/q       macrocell42   1250   1250  13025988  RISE       1
\UART_PI:BUART:rx_state_3\/main_4  macrocell41   3464   4714  13033443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PI:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 13033497p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033497  RISE       1
\UART_PI:BUART:rx_state_0\/main_7         macrocell39   2720   4660  13033497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PI:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 13033497p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033497  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_7       macrocell40   2720   4660  13033497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PI:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 13033497p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033497  RISE       1
\UART_PI:BUART:rx_state_3\/main_7         macrocell41   2720   4660  13033497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PI:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 13033504p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033504  RISE       1
\UART_PI:BUART:rx_state_2\/main_5         macrocell42   2712   4652  13033504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PI:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 13033508p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033497  RISE       1
\UART_PI:BUART:rx_state_2\/main_7         macrocell42   2709   4649  13033508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PI:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 13033515p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033515  RISE       1
\UART_PI:BUART:rx_state_0\/main_6         macrocell39   2702   4642  13033515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PI:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 13033515p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033515  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_6       macrocell40   2702   4642  13033515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PI:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 13033515p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033515  RISE       1
\UART_PI:BUART:rx_state_3\/main_6         macrocell41   2702   4642  13033515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PI:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 13033517p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033515  RISE       1
\UART_PI:BUART:rx_state_2\/main_6         macrocell42   2700   4640  13033517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PI:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 13033518p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033504  RISE       1
\UART_PI:BUART:rx_state_0\/main_5         macrocell39   2699   4639  13033518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PI:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 13033518p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033504  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_5       macrocell40   2699   4639  13033518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PI:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 13033518p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033504  RISE       1
\UART_PI:BUART:rx_state_3\/main_5         macrocell41   2699   4639  13033518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 13033541p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_0\/q       macrocell39   1250   1250  13026086  RISE       1
\UART_PI:BUART:rx_state_0\/main_1  macrocell39   3366   4616  13033541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 13033541p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_0\/q         macrocell39   1250   1250  13026086  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_1  macrocell40   3366   4616  13033541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 13033541p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_0\/q       macrocell39   1250   1250  13026086  RISE       1
\UART_PI:BUART:rx_state_3\/main_1  macrocell41   3366   4616  13033541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 13033797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_0\/q       macrocell39   1250   1250  13026086  RISE       1
\UART_PI:BUART:rx_state_2\/main_1  macrocell42   3109   4359  13033797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_0\/q               macrocell39   1250   1250  13026086  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/main_1  macrocell44   3109   4359  13033797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_state_0\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 13033797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_state_0\/q        macrocell39   1250   1250  13026086  RISE       1
\UART_PI:BUART:rx_status_3\/main_1  macrocell47   3109   4359  13033797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_1\/q
Path End       : \UART_PI:BUART:pollcount_1\/main_2
Capture Clock  : \UART_PI:BUART:pollcount_1\/clock_0
Path slack     : 13033898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:pollcount_1\/q       macrocell45   1250   1250  13027515  RISE       1
\UART_PI:BUART:pollcount_1\/main_2  macrocell45   3009   4259  13033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_1\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:pollcount_1\/q      macrocell45   1250   1250  13027515  RISE       1
\UART_PI:BUART:rx_state_0\/main_8  macrocell39   3007   4257  13033900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PI:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033066  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/main_1   macrocell43   2269   4209  13033948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PI:BUART:pollcount_1\/main_1
Capture Clock  : \UART_PI:BUART:pollcount_1\/clock_0
Path slack     : 13033948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033066  RISE       1
\UART_PI:BUART:pollcount_1\/main_1        macrocell45   2269   4209  13033948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PI:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033951p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033951  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/main_2   macrocell43   2266   4206  13033951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PI:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033961p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033090  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/main_0   macrocell43   2256   4196  13033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_bitclk_enable\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PI:BUART:pollcount_1\/main_0
Capture Clock  : \UART_PI:BUART:pollcount_1\/clock_0
Path slack     : 13033961p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033090  RISE       1
\UART_PI:BUART:pollcount_1\/main_0        macrocell45   2256   4196  13033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:tx_state_0\/main_0
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 13033974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_1\/q       macrocell34   1250   1250  13023676  RISE       1
\UART_PI:BUART:tx_state_0\/main_0  macrocell35   2933   4183  13033974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:tx_state_1\/main_0
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_1\/q       macrocell34   1250   1250  13023676  RISE       1
\UART_PI:BUART:tx_state_1\/main_0  macrocell34   2929   4179  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:tx_state_2\/main_0
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_1\/q       macrocell34   1250   1250  13023676  RISE       1
\UART_PI:BUART:tx_state_2\/main_0  macrocell36   2929   4179  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_1\/q
Path End       : \UART_PI:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_PI:BUART:tx_bitclk\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_1\/q      macrocell34   1250   1250  13023676  RISE       1
\UART_PI:BUART:tx_bitclk\/main_0  macrocell37   2929   4179  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_1\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 13034030p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_1\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:pollcount_1\/q       macrocell45   1250   1250  13027515  RISE       1
\UART_PI:BUART:rx_status_3\/main_5  macrocell47   2876   4126  13034030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_bitclk\/q
Path End       : \UART_PI:BUART:tx_state_0\/main_5
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 13034114p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_bitclk\/q        macrocell37   1250   1250  13033215  RISE       1
\UART_PI:BUART:tx_state_0\/main_5  macrocell35   2793   4043  13034114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_bitclk\/q
Path End       : \UART_PI:BUART:tx_state_1\/main_5
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_bitclk\/q        macrocell37   1250   1250  13033215  RISE       1
\UART_PI:BUART:tx_state_1\/main_5  macrocell34   2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_bitclk\/q
Path End       : \UART_PI:BUART:tx_state_2\/main_5
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_bitclk\/q        macrocell37   1250   1250  13033215  RISE       1
\UART_PI:BUART:tx_state_2\/main_5  macrocell36   2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:tx_state_0\/main_1
Capture Clock  : \UART_PI:BUART:tx_state_0\/clock_0
Path slack     : 13034129p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_0\/q       macrocell35   1250   1250  13023205  RISE       1
\UART_PI:BUART:tx_state_0\/main_1  macrocell35   2777   4027  13034129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:tx_state_1\/main_1
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 13034139p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_0\/q       macrocell35   1250   1250  13023205  RISE       1
\UART_PI:BUART:tx_state_1\/main_1  macrocell34   2768   4018  13034139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:tx_state_2\/main_1
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 13034139p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_0\/q       macrocell35   1250   1250  13023205  RISE       1
\UART_PI:BUART:tx_state_2\/main_1  macrocell36   2768   4018  13034139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_state_0\/q
Path End       : \UART_PI:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_PI:BUART:tx_bitclk\/clock_0
Path slack     : 13034139p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_0\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_state_0\/q      macrocell35   1250   1250  13023205  RISE       1
\UART_PI:BUART:tx_bitclk\/main_1  macrocell37   2768   4018  13034139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_bitclk\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 13034221p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  13026774  RISE       1
\UART_PI:BUART:rx_state_2\/main_0    macrocell42   2686   3936  13034221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034221p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q        macrocell38   1250   1250  13026774  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/main_0  macrocell44   2686   3936  13034221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_stop1_reg\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PI:BUART:rx_status_3\/clock_0
Path slack     : 13034221p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  13026774  RISE       1
\UART_PI:BUART:rx_status_3\/main_0   macrocell47   2686   3936  13034221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PI:BUART:rx_state_0\/clock_0
Path slack     : 13034229p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  13026774  RISE       1
\UART_PI:BUART:rx_state_0\/main_0    macrocell39   2677   3927  13034229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PI:BUART:rx_load_fifo\/clock_0
Path slack     : 13034229p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  13026774  RISE       1
\UART_PI:BUART:rx_load_fifo\/main_0  macrocell40   2677   3927  13034229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_load_fifo\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PI:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PI:BUART:rx_state_3\/clock_0
Path slack     : 13034229p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_ctrl_mark_last\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  13026774  RISE       1
\UART_PI:BUART:rx_state_3\/main_0    macrocell41   2677   3927  13034229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:txn\/q
Path End       : \UART_PI:BUART:txn\/main_0
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 13034592p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:txn\/q       macrocell33   1250   1250  13034592  RISE       1
\UART_PI:BUART:txn\/main_0  macrocell33   2315   3565  13034592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:pollcount_0\/q
Path End       : \UART_PI:BUART:pollcount_0\/main_3
Capture Clock  : \UART_PI:BUART:pollcount_0\/clock_0
Path slack     : 13034623p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:pollcount_0\/q       macrocell46   1250   1250  13029021  RISE       1
\UART_PI:BUART:pollcount_0\/main_3  macrocell46   2284   3534  13034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:pollcount_0\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_last\/q
Path End       : \UART_PI:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PI:BUART:rx_state_2\/clock_0
Path slack     : 13034660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_last\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_last\/q          macrocell48   1250   1250  13034660  RISE       1
\UART_PI:BUART:rx_state_2\/main_9  macrocell42   2247   3497  13034660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_state_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PI:BUART:tx_state_1\/main_4
Capture Clock  : \UART_PI:BUART:tx_state_1\/clock_0
Path slack     : 13034726p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3430
-------------------------------------   ---- 
End-of-path arrival time (ps)           3430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034726  RISE       1
\UART_PI:BUART:tx_state_1\/main_4               macrocell34     3240   3430  13034726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_1\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PI:BUART:tx_state_2\/main_4
Capture Clock  : \UART_PI:BUART:tx_state_2\/clock_0
Path slack     : 13034726p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3430
-------------------------------------   ---- 
End-of-path arrival time (ps)           3430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034726  RISE       1
\UART_PI:BUART:tx_state_2\/main_4               macrocell36     3240   3430  13034726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:tx_state_2\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PI:BUART:txn\/main_5
Capture Clock  : \UART_PI:BUART:txn\/clock_0
Path slack     : 13035653p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2504
-------------------------------------   ---- 
End-of-path arrival time (ps)           2504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034726  RISE       1
\UART_PI:BUART:txn\/main_5                      macrocell33     2314   2504  13035653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:txn\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PI:BUART:rx_status_3\/q
Path End       : \UART_PI:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PI:BUART:sRX:RxSts\/clock
Path slack     : 13037046p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PI_IntClock:R#1 vs. UART_PI_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:rx_status_3\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_PI:BUART:rx_status_3\/q       macrocell47    1250   1250  13037046  RISE       1
\UART_PI:BUART:sRX:RxSts\/status_3  statusicell4   2870   4120  13037046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PI:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

