<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>VTCR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">VTCR_EL2, Virtualization Translation Control Register</h1><p>The VTCR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>The control register for stage 2 of the EL1&amp;0 translation regime.</p>
      <h2>Configuration</h2><p>AArch64 System register VTCR_EL2 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-vtcr.html">VTCR[31:0]
            </a>.
          </p>
        <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>

      
        <p>This register has no effect if EL2 is not enabled in the current Security state.</p>
      <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
            <p>VTCR_EL2 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The VTCR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#1_31">RES1</a></td><td class="lr" colspan="1"><a href="#NSA_30">NSA</a></td><td class="lr" colspan="1"><a href="#NSW_29">NSW</a></td><td class="lr" colspan="1"><a href="#HWU62_28">HWU62</a></td><td class="lr" colspan="1"><a href="#HWU61_27">HWU61</a></td><td class="lr" colspan="1"><a href="#HWU60_26">HWU60</a></td><td class="lr" colspan="1"><a href="#HWU59_25">HWU59</a></td><td class="lr" colspan="2"><a href="#0_24">RES0</a></td><td class="lr" colspan="1"><a href="#HD_22">HD</a></td><td class="lr" colspan="1"><a href="#HA_21">HA</a></td><td class="lr" colspan="1"><a href="#0_20">RES0</a></td><td class="lr" colspan="1"><a href="#VS_19">VS</a></td><td class="lr" colspan="3"><a href="#PS_18">PS</a></td><td class="lr" colspan="2"><a href="#TG0_15">TG0</a></td><td class="lr" colspan="2"><a href="#SH0_13">SH0</a></td><td class="lr" colspan="2"><a href="#ORGN0_11">ORGN0</a></td><td class="lr" colspan="2"><a href="#IRGN0_9">IRGN0</a></td><td class="lr" colspan="2"><a href="#SL0_7">SL0</a></td><td class="lr" colspan="6"><a href="#T0SZ_5">T0SZ</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  <p>Any of the bits in VTCR_EL2 are permitted to be cached in a TLB.</p>

    </div><h4 id="0_63">
                Bits [63:32]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="1_31">
                Bit [31]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
        <h4 id="NSA_30">NSA, bit [30]
              <div style="font-size:smaller;"><br />When ARMv8.4-SecEL2 is implemented:
                </div></h4>
          
  <p>Non-secure stage 2 translation output address space.</p>

        <table class="valuetable"><tr><th>NSA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>All stage 2 translations for the Non-secure IPA space of the Secure EL1&amp;0 translation regime access the Secure PA space.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>All stage 2 translations for the Non-secure IPA space of the Secure EL1&amp;0 translation regime access the Non-secure PA space.</p>
</td></tr></table>
              
  <p>This bit behaves as 1 for all purposes other than reading back the value of the bit when one of the following is true:</p>
<ul>
<li>The PE is executing in Non-secure state.
</li><li>The value of VTCR_EL2.NSW is 1.
</li><li>The value of <a href="AArch64-vstcr_el2.html">VSTCR_EL2</a>.SA is 1.
</li></ul>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_30"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="NSW_29">NSW, bit [29]
              <div style="font-size:smaller;"><br />When ARMv8.4-SecEL2 is implemented:
                </div></h4>
          
  <p>Non-secure stage 2 translation table address space.</p>

        <table class="valuetable"><tr><th>NSW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>All stage 2 translation table walks for the Non-secure IPA space of the Secure EL1&amp;0 translation regime are to the Secure PA space.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>All stage 2 translation table walks for the Non-secure IPA space of the Secure EL1&amp;0 translation regime are to the Non-secure PA space.</p>
</td></tr></table>
              
  <p>When the PE is executing in Non-secure state, this bit behaves as 1 for all purposes other than reading back the value of the bit.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_29"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="HWU62_28">HWU62, bit [28]
              <div style="font-size:smaller;"><br />When ARMv8.2-TTPBHA is implemented:
                </div></h4>
          
  <p>Hardware Use. Indicates <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> hardware use of bit[62] of the stage 2 translation table Block or Page entry.</p>

        <table class="valuetable"><tr><th>HWU62</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Bit[62] of each stage 2 translation table Block or Page entry cannot be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Bit[62] of each stage 2 translation table Block or Page entry can be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_28"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="HWU61_27">HWU61, bit [27]
              <div style="font-size:smaller;"><br />When ARMv8.2-TTPBHA is implemented:
                </div></h4>
          
  <p>Hardware Use. Indicates <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> hardware use of bit[61] of the stage 2 translation table Block or Page entry.</p>

        <table class="valuetable"><tr><th>HWU61</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Bit[61] of each stage 2 translation table Block or Page entry cannot be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Bit[61] of each stage 2 translation table Block or Page entry can be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_27"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="HWU60_26">HWU60, bit [26]
              <div style="font-size:smaller;"><br />When ARMv8.2-TTPBHA is implemented:
                </div></h4>
          
  <p>Hardware Use. Indicates <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> hardware use of bit[60] of the stage 2 translation table Block or Page entry.</p>

        <table class="valuetable"><tr><th>HWU60</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Bit[60] of each stage 2 translation table Block or Page entry cannot be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Bit[60] of each stage 2 translation table Block or Page entry can be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_26"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="HWU59_25">HWU59, bit [25]
              <div style="font-size:smaller;"><br />When ARMv8.2-TTPBHA is implemented:
                </div></h4>
          
  <p>Hardware Use. Indicates <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> hardware use of bit[59] of the stage 2 translation table Block or Page entry.</p>

        <table class="valuetable"><tr><th>HWU59</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Bit[59] of each stage 2 translation table Block or Page entry cannot be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Bit[59] of each stage 2 translation table Block or Page entry can be used by hardware for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> purpose.</p>
</td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_25"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="0_24">
                Bits [24:23]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="HD_22">HD, bit [22]
              <div style="font-size:smaller;"><br />When ARMv8.1-TTHM is implemented:
                </div></h4>
          
  <p>Hardware management of dirty state in stage 2 translations when EL2 is enabled in the current Security state.</p>

        <table class="valuetable"><tr><th>HD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Stage 2 hardware management of dirty state disabled.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Stage 2 hardware management of dirty state enabled, only if the VTCR_EL2.HA bit is also set to 1.</p>
</td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_22"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="HA_21">HA, bit [21]
              <div style="font-size:smaller;"><br />When ARMv8.1-TTHM is implemented:
                </div></h4>
          
  <p>Hardware Access flag update in Non-secure and Secure stage 2 translations when EL2 is enabled in the current Security state.</p>

        <table class="valuetable"><tr><th>HA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Stage 2 Access flag update disabled.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Stage 2 Access flag update enabled.</p>
</td></tr></table><h4 id="0_21"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="0_20">
                Bit [20]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="VS_19">VS, bit [19]
              <div style="font-size:smaller;"><br />When ARMv8.1-VMID16 is implemented:
                </div></h4>
          
  <p>VMID Size.</p>

        <table class="valuetable"><tr><th>VS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>8 bit - the upper 8 bits of <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a> and <a href="AArch64-vsttbr_el2.html">VSTTBR_EL2</a> are ignored by the hardware, and treated as if they are all zeros, for every purpose except when reading back the register.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>16 bit - the upper 8 bits of <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a> and <a href="AArch64-vsttbr_el2.html">VSTTBR_EL2</a> are used for allocation and matching in the TLB.</p>
</td></tr></table>
              
  <p>If the implementation only supports an 8-bit VMID, this field is <span class="arm-defined-word">RES0</span>.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_19"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="PS_18">PS, bits [18:16]
                  </h4>
          
  <p>Physical address Size for the Second Stage of translation.</p>

        <table class="valuetable"><tr><th>PS</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
  <p>32 bits, 4GB.</p>
</td></tr><tr><td class="bitfield">0b001</td><td>
  <p>36 bits, 64GB.</p>
</td></tr><tr><td class="bitfield">0b010</td><td>
  <p>40 bits, 1TB.</p>
</td></tr><tr><td class="bitfield">0b011</td><td>
  <p>42 bits, 4TB.</p>
</td></tr><tr><td class="bitfield">0b100</td><td>
  <p>44 bits, 16TB.</p>
</td></tr><tr><td class="bitfield">0b101</td><td>
  <p>48 bits, 256TB.</p>
</td></tr><tr><td class="bitfield">0b110</td><td>
  <p>52 bits, 4PB.</p>
</td></tr></table>
              
  <p>Other values are reserved.</p>
<p>The reserved values behave in the same way as the <span class="binarynumber">0b101</span> or <span class="binarynumber">0b110</span> encoding, but software must not rely on this property as the behavior of the reserved values might change in a future revision of the architecture.</p>
<p>The value <span class="binarynumber">0b110</span> is permitted only if  <span class="xref">ARMv8.2-LPA</span> is implemented and the translation granule size is 64KB.</p>
<p>In an implementation that supports 52-bit PAs, if the value of this field is not <span class="binarynumber">0b110</span> or a value treated as <span class="binarynumber">0b110</span>, then bits[51:48] of every translation table base address for the stage of translation controlled by VTCR_EL2 are <span class="binarynumber">0b0000</span>.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="TG0_15">TG0, bits [15:14]
                  </h4>
          
  <p>Granule size for the <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a>.</p>

        <table class="valuetable"><tr><th>TG0</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>4KB.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>64KB.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>16KB.</p>
</td></tr></table>
              
  <p>Other values are reserved.</p>
<p>If <span class="xref">ARMv8.5-GTG</span> is implemented, <a href="AArch64-id_aa64mmfr0_el1.html">ID_AA64MMFR0_EL1</a>.{TGran4_2, TGran16_2, TGran64_2} indicate which granule sizes are supported for Level 2 translation.</p>
<p>If <span class="xref">ARMv8.5-GTG</span> is not implemented, <a href="AArch64-id_aa64mmfr0_el1.html">ID_AA64MMFR0_EL1</a>.{TGran4, TGran16, TGran64} indicate which granule sizes are supported.</p>
<p>If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of the sizes that has been implemented for all purposes other than the value read back from this register.</p>
<p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the value read back is the value programmed or the value that corresponds to the size chosen.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="SH0_13">SH0, bits [13:12]
                  </h4>
          
  <p>Shareability attribute for memory associated with translation table walks using <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a> or <a href="AArch64-vsttbr_el2.html">VSTTBR_EL2</a>.</p>

        <table class="valuetable"><tr><th>SH0</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Non-shareable.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Outer Shareable.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Inner Shareable.</p>
</td></tr></table>
              
  <p>Other values are reserved. The effect of programming this field to a Reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Reserved values in AArch64 System registers and translation table entries' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section K1.2.2</span>.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="ORGN0_11">ORGN0, bits [11:10]
                  </h4>
          
  <p>Outer cacheability attribute for memory associated with translation table walks using <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a> or <a href="AArch64-vsttbr_el2.html">VSTTBR_EL2</a>.</p>

        <table class="valuetable"><tr><th>ORGN0</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Normal memory, Outer Non-cacheable.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable.</p>
</td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="IRGN0_9">IRGN0, bits [9:8]
                  </h4>
          
  <p>Inner cacheability attribute for memory associated with translation table walks using <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a> or <a href="AArch64-vsttbr_el2.html">VSTTBR_EL2</a>.</p>

        <table class="valuetable"><tr><th>IRGN0</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Normal memory, Inner Non-cacheable.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable.</p>
</td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="SL0_7">SL0, bits [7:6]
                  <div style="font-size:smaller;"><br />When ARMv8.4-TTST is implemented:
                </div></h4>
          
  <p>Starting level of the Secure stage 2 translation lookup, controlled by VTCR_EL2. The meaning of this field depends on the value of VTCR_EL2.TG0.</p>

        <table class="valuetable"><tr><th>SL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>If VTCR_EL2.TG0 is <span class="binarynumber">0b00</span> (4KB granule), start at level 2. If VTCR_EL2.TG0 is <span class="binarynumber">0b10</span> (16KB granule) or <span class="binarynumber">0b01</span> (64KB granule), start at level 3.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>If VTCR_EL2.TG0 is <span class="binarynumber">0b00</span> (4KB granule), start at level 1. If VTCR_EL2.TG0 is <span class="binarynumber">0b10</span> (16KB granule) or <span class="binarynumber">0b01</span> (64KB granule), start at level 2.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>If VTCR_EL2.TG0 is <span class="binarynumber">0b00</span> (4KB granule), start at level 0. If VTCR_EL2.TG0 is <span class="binarynumber">0b10</span> (16KB granule) or <span class="binarynumber">0b01</span> (64KB granule), start at level 1.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>If VTCR_EL2.TG0 is <span class="binarynumber">0b00</span> (4KB granule), start at level 3.</p>
</td></tr></table>
              
  <p>All other values are reserved. If this field is programmed to a reserved value, or to a value that is not consistent with the programming of VTCR_EL2.T0SZ, then a stage 2 level 0 Translation fault is generated.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="SL0_7"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
          
  <p>Starting level of the Secure stage 2 translation lookup, controlled by VTCR_EL2. The meaning of this field depends on the value of VTCR_EL2.TG0.</p>

        <table class="valuetable"><tr><th>SL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>If VTCR_EL2.TG0 is <span class="binarynumber">0b00</span> (4KB granule), start at level 2. If VTCR_EL2.TG0 is <span class="binarynumber">0b10</span> (16KB granule) or <span class="binarynumber">0b01</span> (64KB granule), start at level 3.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>If VTCR_EL2.TG0 is <span class="binarynumber">0b00</span> (4KB granule), start at level 1. If VTCR_EL2.TG0 is <span class="binarynumber">0b10</span> (16KB granule) or <span class="binarynumber">0b01</span> (64KB granule), start at level 2.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>If VTCR_EL2.TG0 is <span class="binarynumber">0b00</span> (4KB granule), start at level 0. If VTCR_EL2.TG0 is <span class="binarynumber">0b10</span> (16KB granule) or <span class="binarynumber">0b01</span> (64KB granule), start at level 1.</p>
</td></tr></table>
              
  <p>All other values are reserved. If this field is programmed to a reserved value, or to a value that is not consistent with the programming of VTCR_EL2.T0SZ, then a stage 2 level 0 Translation fault is generated.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="T0SZ_5">T0SZ, bits [5:0]
                  </h4>
          
  <p>The size offset of the memory region addressed by <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a>. The region size is 2<sup>(64-T0SZ)</sup> bytes.</p>
<p>The maximum and minimum possible values for T0SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.</p>
<p>If this field is programmed to a value that is not consistent with the programming of SL0 then a stage 2 level 0 Translation fault is generated.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the VTCR_EL2</h2>
        <p>Any of the bits in VTCR_EL2 are permitted to be cached in a TLB.</p>
      <p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, VTCR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0010</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        return NVMem[0x040];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    return VTCR_EL2;
elsif PSTATE.EL == EL3 then
    return VTCR_EL2;
              </p><h4 class="assembler">MSR VTCR_EL2, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0010</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        NVMem[0x040] = X[t];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    VTCR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    VTCR_EL2 = X[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
