`timescale 1ns / 1ps
`default_nettype wire

/*
 msx_system.v

 The MSX1 part of the three tops: the machine (msx1 of MiSTer MSX1, rtl/msx), the SRAM, the
 loaders of the mcu, the keyboard and the joysticks. Also the unit the simulation runs.

 Loading (all of it through the firmware, no loader in the core):
 - the ROM loader (the roms of core.json, at core start): rom_addr is the SRAM byte address
   (000000 the BIOS, 008000 the ROM of slot 0 page 2: C-BIOS main and logo), the machine is held
   in reset while rom_active;
 - the file loader (FL items, ioctl, one write per byte): file_slot 0 = cartridge A (slot 1 of the
   MSX), 1 = cartridge B (slot 2), 2 = a BIOS file of up to 48 KB (32 KB BIOS + 16 KB of slot 0
   page 2; a file of 32 KB or less switches page 2 off, the logo ROM of C-BIOS would answer there),
   3 = a .cas file of the cassette (msx_tape, in the SRAM from 3C0000; no reset).
   The machine is in reset while a cartridge or a BIOS file loads, as MiSTer has it. A cartridge is on from its load
   until eject.
 The disk drive (fdd: slot 1 is the Philips VY-0010 with its WD1793 and disk ROM in place of
 cartridge A): the .dsk image of the F item, slot 0 of the file mounter, through img_sdc; a copy of
 it in the SRAM from 300000 (msx_fdd_cache: filled in the background, write-through), so a sector
 is in the FDC in about 100 us instead of the 5-15 ms of the firmware.
 The mapper of a cartridge: mapper_a / mapper_b, the values of MiSTer (0 auto, 1 none,
 2 Game Master 2, 3 Konami, 4 Konami SCC, 5 ASCII 8, 6 ASCII 16, 7 linear 64K, 8 R-Type; the OSD offers 0-7, eight options at most); a change
 resets the machine.

 clk is 42.857 MHz (12 x 3.57 MHz): ce_10m7 is every fourth clock, as in MiSTer (42.95 MHz there).
*/

module msx_system #(
	parameter TAPE_SILENT = 1000,   // the CAS player (msx_tape): shorter in the simulation
	parameter TAPE_SYNC = 1454
) (
	input wire clk,
	input wire reset,          // the reset switch, the mcu busy

	// the ROM loader of the mcu
	input wire rom_active,
	input wire [31:0] rom_addr,
	input wire [7:0] rom_data,
	input wire rom_wr,

	// the file loader of the mcu (FL items)
	input wire file_reset,     // one clock with a new file_slot (IOCTL_SLOT)
	input wire file_active,
	input wire [7:0] file_slot,
	input wire [31:0] file_addr,
	input wire [7:0] file_data,
	input wire file_wr,

	// settings (soft switches)
	input wire [3:0] mapper_a,
	input wire [3:0] mapper_b,
	input wire pal,
	input wire joy_swap,
	input wire tape_rewind,    // the OSD item, the CAS file from its start
	input wire tape_line,      // the cassette input is TAPE_IN (a tape recorder), not the CAS file
	input wire tape_in,        // TAPE_IN of the board (asynchronous)
	output wire tape_out,      // TAPE_OUT: the cassette write data of the PPI (CSAVE)
	input wire eject,          // the cartridges off (a reset as well)
	input wire fdd,            // slot 1 is the disk drive (Philips VY-0010) instead of cartridge A
	input wire fdd_rom_en,     // its disk ROM answers (0: the FDC registers only: C-BIOS hangs in the
	                           // INIT of the Philips disk ROM, which needs a real BIOS with BASIC)

	// the file mounter of kg_mcu (IMG_*), slot 0 = the disk of the drive
	input wire [7:0] img_mounted,
	input wire [63:0] img_size,
	input wire img_data_wr,
	input wire [8:0] img_data_addr,
	input wire [7:0] img_data,
	input wire img_result_wr,
	input wire [7:0] img_result,
	input wire [15:0] img_sum,
	output wire img_q_wr,
	output wire [23:0] img_q_di,
	input wire img_q_ack,
	output wire fdd_active,    // a sector is being transferred (a LED)
	output wire fdd_filling,   // the copy of the image in the SRAM is not complete yet
	output wire [10:0] fdd_filled,

	// input
	input wire [7:0] kb_scancode,
	input wire kb_scancode_upd,
	input wire [12:0] joy_l,   // kg_mcu: 1 up, 2 down, 3 left, 4 right, 6 A, 7 B
	input wire [12:0] joy_r,

	// video of the VDP for msx_video
	output wire [3:0] vdp_col,
	output wire vdp_ce_pix,
	output wire vdp_hor_active,
	output wire vdp_vert_active,

	output reg [15:0] audio = 16'd0,  // two's complement, registered (the path through the mixer of msx1 is long)

	// SRAM
	output wire [20:0] MA,
	inout wire [15:0] MD,
	output wire [1:0] MWR_N
);

// ------------------------------------------------------------------ clock enable

reg [2:0] div = 3'd0;
reg ce_10m7 = 1'b0;
reg ce_5m3 = 1'b0;        // the clock of the CAS player, as MiSTer has it
always @(posedge clk) begin
	div <= div + 3'd1;
	ce_10m7 <= div[1:0] == 2'd0;
	ce_5m3 <= div == 3'd0;
end

// ------------------------------------------------------------------ loads

// the firmware turns file_active on before it sends the slot (core_ioctl_send: IOCTL_STATE 1, then
// IOCTL_SLOT): until file_reset file_slot is the one of the file before (a cartridge after a CAS file
// started as a CAS load and emptied it). A load counts from its file_reset.
reg slot_ok = 1'b0;
always @(posedge clk)
	if (!file_active)
		slot_ok <= 1'b0;
	else if (file_reset)
		slot_ok <= 1'b1;
wire file_on = file_active && slot_ok;
wire ioctl_isROMA = file_on && file_slot == 8'd0;
wire ioctl_isROMB = file_on && file_slot == 8'd1;
wire ioctl_isBIOS = file_on && file_slot == 8'd2;
wire ioctl_isCAS = file_on && file_slot == 8'd3;
wire ioctl_download = ioctl_isROMA || ioctl_isROMB || ioctl_isBIOS;

reg [1:0] rom_enabled = 2'b00;
reg fw_rom_en = 1'b1;
reg bios_d = 1'b0;
always @(posedge clk) begin
	bios_d <= ioctl_isBIOS;
	if (ioctl_isROMA)
		rom_enabled[0] <= 1'b1;
	if (ioctl_isROMB)
		rom_enabled[1] <= 1'b1;
	if (eject)
		rom_enabled <= 2'b00;
	// a BIOS file: page 2 of slot 0 only with a file over 32 KB
	if (ioctl_isBIOS && !bios_d)
		fw_rom_en <= 1'b0;
	if (ioctl_isBIOS && file_wr && file_addr[15])
		fw_rom_en <= 1'b1;
end

// slot A of MiSTer: 9 is the disk drive
wire [3:0] slot_a = fdd ? 4'd9 : mapper_a;

reg [7:0] mappers_d = 8'd0;
reg mapper_reset = 1'b0;
always @(posedge clk) begin
	mappers_d <= { mapper_b, slot_a };
	mapper_reset <= mappers_d != { mapper_b, slot_a };
end

wire msx_reset = reset || rom_active || ioctl_download || mapper_reset || eject;

// ------------------------------------------------------------------ input

wire [10:0] ps2_key;
msx_ps2_key ps2_key_conv (
	.clk(clk),
	.reset(reset),
	.scancode(kb_scancode),
	.scancode_upd(kb_scancode_upd),
	.ps2_key(ps2_key)
);

// the joysticks of MiSTer: 0 right, 1 left, 2 down, 3 up, 4 A, 5 B
wire [5:0] joy_a = { joy_l[7], joy_l[6], joy_l[1], joy_l[2], joy_l[3], joy_l[4] };
wire [5:0] joy_b = { joy_r[7], joy_r[6], joy_r[1], joy_r[2], joy_r[3], joy_r[4] };

// ------------------------------------------------------------------ the machine

// the disk drive (see below)
wire [31:0] sd_lba;
wire sd_rd, sd_wr, sd_ack, sd_buff_wr;
wire [8:0] sd_buff_addr;
wire [7:0] sd_buff_dout, sd_buff_din;

wire [7:0] sdc_img_mounted;
wire [63:0] sdc_img_size;

wire [21:0] mem_addr;
wire [15:0] msx_audio;
wire mem_we;
wire [7:0] mem_din, mem_dout;
wire cas_motor, cas_audio, cas_write;
wire tape_in_s;
kg_sync tape_in_sync (.clk(clk), .d(tape_in), .q(tape_in_s));
assign tape_out = cas_write;

msx1 msx1 (
	.clk(clk),
	.ce_10m7(ce_10m7),
	.reset(msx_reset),
	.border(1'b1),
	.R(), .G(), .B(),
	.hsync_n(), .vsync_n(), .hblank(), .vblank(),
	.vdp_col(vdp_col),
	.vdp_ce_pix(vdp_ce_pix),
	.vdp_hor_active(vdp_hor_active),
	.vdp_vert_active(vdp_vert_active),
	.vdp_pal(pal),
	.audio(msx_audio),
	.ps2_key(ps2_key),
	.joy0(joy_swap ? joy_b : joy_a),
	.joy1(joy_swap ? joy_a : joy_b),
	.ioctl_download(ioctl_download),
	.ioctl_index(8'd0),
	.ioctl_wr(file_wr),
	.ioctl_addr(file_addr[24:0]),
	.ioctl_dout(file_data),
	.ioctl_isROMA(ioctl_isROMA),
	.ioctl_isROMB(ioctl_isROMB),
	.ioctl_isBIOS(ioctl_isBIOS),
	.ioctl_isFWBIOS(1'b0),
	.ioctl_wait(),
	.rom_enabled(rom_enabled),
	.cas_motor(cas_motor),
	.cas_out(cas_write),
	.cas_audio_in(tape_line ? tape_in_s : cas_audio),
	.slot_A(slot_a),
	.slot_B(mapper_b),
	.fdd_rom_en(fdd_rom_en),
	.mapper_info(),
	.mem_addr(mem_addr),
	.mem_we(mem_we),
	.mem_din(mem_din),
	.mem_dout(mem_dout),
	.fw_rom_en(fw_rom_en),
	// the disk drive: img_sdc and the copy of the image in the SRAM (msx_fdd_cache; the firmware opens the image read-write
	// when it can and gives no write protect)
	.img_mounted(sdc_img_mounted[0]),
	.img_size(sdc_img_size[31:0]),
	.img_wp(1'b0),
	.sd_lba(sd_lba),
	.sd_rd(sd_rd),
	.sd_wr(sd_wr),
	.sd_ack(sd_ack),
	.sd_buff_addr(sd_buff_addr),
	.sd_buff_dout(sd_buff_dout),
	.sd_buff_din(sd_buff_din),
	.sd_buff_wr(sd_buff_wr),
	.sd_din_strobe(1'b0)
);

// ------------------------------------------------------------------ the disk drive

wire fdd_sdc_rd, fdd_sdc_wr;
wire [31:0] sdc_sector;
wire sdc_busy, sdc_done, sdc_error, sdc_byte_in_strobe;
wire fdd_aux_req, fdd_aux_we, fdd_aux_ack;
wire [21:0] fdd_aux_addr;
wire [7:0] fdd_aux_din;
wire tape_loading;
wire aux_ack;
wire [7:0] aux_dout;
wire [2:0] sdc_slot;
wire [8:0] sdc_byte_addr;
wire [7:0] sdc_byte_in_data, sdc_byte_out_data;

// no reset: a reset of the machine during a request leaves img_sdc to finish it (msx_fdd_cache
// waits for its end); a request that gets no answer ends after the timeout
img_sdc #(
	.OUT_LATENCY(3),
	.TIMEOUT(24'd8571429)   // 200 ms at 42.857 MHz
) sdc (
	.clk(clk),
	.reset(1'b0),
	.img_mounted(img_mounted),
	.img_size(img_size),
	.img_data_wr(img_data_wr),
	.img_data_addr(img_data_addr),
	.img_data(img_data),
	.img_result_wr(img_result_wr),
	.img_result(img_result),
	.img_sum(img_sum),
	.img_q_wr(img_q_wr),
	.img_q_di(img_q_di),
	.img_q_ack(img_q_ack),
	.sdc_img_mounted(sdc_img_mounted),
	.sdc_img_size(sdc_img_size),
	.sdc_rd({ 7'd0, fdd_sdc_rd }),
	.sdc_wr({ 7'd0, fdd_sdc_wr }),
	.sdc_sector(sdc_sector),
	.sdc_busy(sdc_busy),
	.sdc_done(sdc_done),
	.sdc_error(sdc_error),
	.sdc_slot(sdc_slot),
	.sdc_byte_in_strobe(sdc_byte_in_strobe),
	.sdc_byte_addr(sdc_byte_addr),
	.sdc_byte_in_data(sdc_byte_in_data),
	.sdc_byte_out_data(sdc_byte_out_data),
	.active(fdd_active)
);

msx_fdd_cache #(.BASE(22'h300000), .MAXSEC(1536)) fdd_cache (
	.clk(clk),
	.img_mounted(sdc_img_mounted[0]),
	.img_size(sdc_img_size[31:0]),
	.sd_rd(sd_rd),
	.sd_wr(sd_wr),
	.sd_lba(sd_lba),
	.sd_ack(sd_ack),
	.sd_buff_addr(sd_buff_addr),
	.sd_buff_dout(sd_buff_dout),
	.sd_buff_wr(sd_buff_wr),
	.sd_buff_din(sd_buff_din),
	.sdc_rd(fdd_sdc_rd),
	.sdc_wr(fdd_sdc_wr),
	.sdc_sector(sdc_sector),
	.sdc_busy(sdc_busy),
	.sdc_done(sdc_done),
	.sdc_error(sdc_error),
	.sdc_slot(sdc_slot),
	.sdc_byte_in_strobe(sdc_byte_in_strobe),
	.sdc_byte_addr(sdc_byte_addr),
	.sdc_byte_in_data(sdc_byte_in_data),
	.sdc_byte_out_data(sdc_byte_out_data),
	.pause(tape_loading),
	.aux_req(fdd_aux_req),
	.aux_we(fdd_aux_we),
	.aux_addr(fdd_aux_addr),
	.aux_din(fdd_aux_din),
	.aux_ack(fdd_aux_ack),
	.aux_dout(aux_dout),
	.filling(fdd_filling),
	.filled(fdd_filled)
);

// ------------------------------------------------------------------ the cassette

wire tape_aux_req, tape_aux_we, tape_aux_ack;
wire [21:0] tape_aux_addr;
wire [7:0] tape_aux_din;

msx_tape #(.BASE(22'h3C0000), .TAPE_SILENT(TAPE_SILENT), .TAPE_SYNC(TAPE_SYNC)) tape (
	.clk(clk),
	.ce_5m3(ce_5m3),
	.motor(cas_motor),
	.rewind(tape_rewind || ioctl_isCAS || reset || rom_active),
	.load(ioctl_isCAS),
	.file_addr(file_addr),
	.file_data(file_data),
	.file_wr(file_wr),
	.cas_out(cas_audio),
	.loading(tape_loading),
	.aux_req(tape_aux_req),
	.aux_we(tape_aux_we),
	.aux_addr(tape_aux_addr),
	.aux_din(tape_aux_din),
	.aux_ack(tape_aux_ack),
	.aux_dout(aux_dout)
);

// ------------------------------------------------------------------ the aux port: disk cache and cassette in turn

// a request is held until its ack; the owner is taken for one request, the other one first when both wait
reg aux_own = 1'b0;      // 0 the disk cache, 1 the cassette
reg aux_grant = 1'b0;
always @(posedge clk) begin
	if (!aux_grant) begin
		if (tape_aux_req && (!aux_own || !fdd_aux_req)) begin
			aux_own <= 1'b1;
			aux_grant <= 1'b1;
		end
		else if (fdd_aux_req) begin
			aux_own <= 1'b0;
			aux_grant <= 1'b1;
		end
	end
	else if (aux_ack)
		aux_grant <= 1'b0;
end
wire aux_req = aux_grant && (aux_own ? tape_aux_req : fdd_aux_req);
wire aux_we = aux_own ? tape_aux_we : fdd_aux_we;
wire [21:0] aux_addr = aux_own ? tape_aux_addr : fdd_aux_addr;
wire [7:0] aux_din = aux_own ? tape_aux_din : fdd_aux_din;
assign fdd_aux_ack = aux_ack && aux_grant && !aux_own;
assign tape_aux_ack = aux_ack && aux_grant && aux_own;

always @(posedge clk)
	audio <= msx_audio;

// ------------------------------------------------------------------ SRAM

msx_sram sram (
	.clk(clk),
	.addr(rom_active ? rom_addr[21:0] : mem_addr),
	.we(rom_active ? rom_wr : mem_we),
	.din(rom_active ? rom_data : mem_din),
	.dout(mem_dout),
	.aux_req(aux_req),
	.aux_we(aux_we),
	.aux_addr(aux_addr),
	.aux_din(aux_din),
	.aux_ack(aux_ack),
	.aux_dout(aux_dout),
	.MA(MA),
	.MD(MD),
	.MWR_N(MWR_N)
);

endmodule
