INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTING PROJECTS/sine_wave_forum/sine_wave_forum.srcs/sources_1/new/sine_pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTING PROJECTS/sine_wave_forum/sine_wave_forum.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
