(self.webpackChunk_N_E=self.webpackChunk_N_E||[]).push([[544],{1573:function(e,t,r){Promise.resolve().then(r.bind(r,8104))},8104:function(e,t,r){"use strict";r.d(t,{default:function(){return p}});var i=r(7437),n=r(7648),o=r(2660),a=r(1671),s=r(3276),c=r(2869),l=r(9075);let d={"secure-bootloader-rustboot":{title:"Secure Bootloader (rustBoot)",description:"Ensure system integrity from power-on with our robust, Rust-based secure bootloader.",longDescription:"rustBoot is a highly secure and customizable bootloader written entirely in Rust, designed to establish a Root of Trust from the very first instruction. It verifies the integrity and authenticity of subsequent boot stages and application firmware, protecting against unauthorized modifications and malicious attacks. Ideal for safety-critical and security-sensitive embedded systems.",keyFeatures:["Cryptographic verification of firmware (signatures, hashes)","Support for various flash memory types and boot flows","Minimalistic design for reduced attack surface","Written in Rust for memory safety and reliability","Easy integration with RISC-V hardware","Firmware update mechanisms (OTA support)"]},"trusted-hal":{title:"Trusted Hardware Abstraction Layer (HAL)",description:"Simplify hardware interaction with a secure and efficient HAL for RISC-V processors.",longDescription:"Our Trusted HAL provides a safe, idiomatic, and high-performance interface to RISC-V hardware peripherals. Developed with security in mind, it minimizes common embedded programming errors and ensures robust interaction between software and hardware components. It's designed to be modular and extensible, supporting a wide range of RISC-V microcontrollers and custom silicon.",keyFeatures:["Memory-safe Rust abstractions for peripherals","Compile-time checks for common hardware errors","Optimized for performance and low resource usage","Modular design for easy customization and extension","Supports various RISC-V architectures and extensions","Reduces development time and improves code quality"]},"rust-compiler":{title:"Rust Compiler with Pliron & Cranelift",description:"Optimized Rust compiler toolchain for RISC-V, leveraging advanced backends for performance.",longDescription:"Our custom Rust compiler toolchain is specifically optimized for RISC-V architectures, delivering highly efficient and compact binaries. By integrating advanced compiler backends like Pliron and Cranelift, we achieve superior code generation, enabling high-performance computing and efficient resource utilization on embedded devices. This toolchain is a cornerstone for building robust and performant RISC-V applications in Rust.",keyFeatures:["RISC-V specific code generation and optimizations","Integration of Pliron for high-level IR transformations","Cranelift backend for fast, secure, and efficient code generation","Cross-compilation support for diverse RISC-V targets","Advanced static analysis and optimization passes","Seamless integration with Cargo build system"]},"secure-microkernel-os":{title:"Secure Microkernel & OS Integrations",description:"Build reliable embedded systems with our secure microkernel and Tock OS/Linux integrations.",longDescription:"We provide a secure microkernel designed for embedded systems, emphasizing isolation, minimal attack surface, and real-time performance. For more complex applications, we offer robust integrations with secure operating systems like Tock OS (a Rust-based embedded OS) and hardened Linux distributions, ensuring a trusted execution environment for your applications.",keyFeatures:["Minimalistic, secure microkernel architecture","Memory isolation and privilege separation","Integration with Tock OS for Rust-native embedded development","Support for hardened Linux distributions for complex systems","Real-time capabilities and deterministic behavior","Secure inter-process communication mechanisms"]},"integrated-sdks":{title:"Integrated SDKs for Heterogeneous Chips",description:"Comprehensive SDKs for various RISC-V processors, including AI accelerators (TPU/NPU).",longDescription:"Our Software Development Kits (SDKs) are designed to provide a complete development environment for a wide range of RISC-V processors, including those with heterogeneous compute units like TPUs, NPUs, and GPUs. These SDKs include drivers, libraries, middleware, and examples, enabling rapid prototyping and efficient development of complex embedded and AI-driven applications.",keyFeatures:["Drivers and libraries for diverse RISC-V cores and peripherals","Support for AI accelerators (TPU, NPU, VPU) and GPUs","Middleware for networking, file systems, and security protocols","Example projects and templates for quick starts","Optimized for performance on heterogeneous architectures","Regular updates and compatibility with latest hardware"]},"slm-based-ide":{title:"Vertically Integrated IDE  ",description:"A powerful, web-based IDE designed for seamless Rust and RISC-V development.",longDescription:"Our Vertically Integrated Development Environment (IDE) is built on a cutting-edge SLM (Small Language Model) framework, providing a unified and intuitive experience for RISC-V + Rust development. It offers advanced features like intelligent code completion, integrated debugging, project management, and seamless integration with our toolchains and hardware. Being web-based, it offers unparalleled accessibility and collaboration capabilities.",keyFeatures:["Intelligent code completion and syntax highlighting for Rust and RISC-V assembly","Integrated debugger with hardware and software breakpoints","Real-time error checking and code analysis","Project management and build system integration","Collaborative development features (web-based)","Customizable interface and extensions"],simulationLink:"/simulate/slm-ide"},"debugging-flashing-tools":{title:"Debugging & Flashing Toolchains (Probe.rs)",description:"Advanced tools for efficient debugging and secure flashing of RISC-V devices.",longDescription:"Our debugging and flashing toolchains, powered by Probe.rs, provide unparalleled control and visibility into your RISC-V hardware. From low-level register inspection to complex multi-core debugging, these tools streamline the development and testing process. Secure flashing mechanisms ensure that only authorized firmware is loaded onto your devices, maintaining the integrity of your embedded systems.",keyFeatures:["Multi-core debugging capabilities","Real-time trace and profiling","Secure over-the-air (OTA) flashing support","JTAG/SWD probe integration (e.g., Probe.rs)","Memory inspection and modification","Breakpoints, watchpoints, and step-by-step execution"],simulationLink:"/simulate/probe-rs"},"certified-toolchains":{title:"Certified Rust Toolchains (ISO 26262)",description:"Achieve functional safety compliance with our certified Rust toolchains for automotive applications.",longDescription:"For safety-critical applications, particularly in the automotive sector, our Rust toolchains are developed with a roadmap towards ISO 26262 ASIL D certification. This ensures that the compiler and associated tools meet the highest standards for functional safety, enabling developers to build highly reliable and secure software for software-defined vehicles and other critical embedded systems.",keyFeatures:["Compliance with ISO 26262 functional safety standard","ASIL D development roadmap","Robust error detection and prevention mechanisms","Comprehensive validation and verification processes","Traceability from requirements to code","Support for safety-critical Rust programming patterns"]},"peripheral-access-crates":{title:"Peripheral Access Crates",description:"Rust crates providing safe and idiomatic access to RISC-V peripherals.",longDescription:"Our Peripheral Access Crates (PACs) are auto-generated or hand-crafted Rust libraries that provide a safe, low-level interface to the memory-mapped registers of RISC-V microcontrollers. They leverage Rust's type system to prevent common programming errors like incorrect register access or bit manipulation, making embedded development more robust and less prone to bugs.",keyFeatures:["Type-safe access to hardware registers","Prevents common embedded programming errors at compile time","Idiomatic Rust API for peripheral control","Supports various RISC-V microcontroller families","Generated from SVD files for accuracy","Foundation for building higher-level HALs"]},"trusted-accelerator-apis":{title:"Trusted Accelerator APIs (GPU/VPU)",description:"Secure APIs for integrating and utilizing hardware accelerators like GPUs and VPUs.",longDescription:"As embedded systems increasingly rely on specialized hardware accelerators for AI/ML and signal processing, our Trusted Accelerator APIs provide a secure and efficient way to interact with GPUs, VPUs, and other custom compute units. These APIs ensure data integrity and isolation, allowing developers to offload complex computations while maintaining the overall security of the system.",keyFeatures:["Secure communication channels with accelerators","Memory-safe data transfer mechanisms","Optimized for high-throughput data processing","Supports various accelerator architectures","Integration with secure OS environments","Enables efficient heterogeneous computing"]},"hsm-integration":{title:"Secure Hardware Security Module (HSM) Integration",description:"Seamless integration with HSMs for enhanced cryptographic operations and secure key storage.",longDescription:"Hardware Security Modules (HSMs) are critical for protecting sensitive cryptographic keys and operations in embedded systems. Our platform provides seamless integration with various HSMs, allowing developers to leverage hardware-rooted security for secure boot, secure storage, and cryptographic acceleration. This significantly enhances the overall security posture of RISC-V devices.",keyFeatures:["Secure key generation and storage in hardware","Hardware-accelerated cryptographic operations","Tamper detection and response mechanisms","Integration with secure boot and firmware updates","API for secure element communication","Compliance with industry security standards"]},"software-testing-toolchain":{title:"Software Testing Toolchain",description:"Comprehensive tools for automated testing, verification, and validation of embedded software.",longDescription:"Our Software Testing Toolchain provides a complete set of tools for ensuring the quality, reliability, and security of your RISC-V + Rust embedded software. From unit testing and integration testing to static analysis and formal verification, these tools help identify bugs early in the development cycle and ensure compliance with industry standards.",keyFeatures:["Unit testing frameworks for embedded Rust","Integration testing with hardware-in-the-loop (HIL) and software-in-the-loop (SIL)","Static analysis tools for code quality and security vulnerabilities","Code coverage analysis","Fuzz testing for robustness","Continuous integration (CI) pipeline integration"]},"shakti-sdk":{title:"Shakti SDK",description:"The official SDK for the Shakti processor family, enabling rapid development.",longDescription:"The Shakti SDK provides a complete development environment specifically tailored for the Shakti family of RISC-V processors. It includes optimized toolchains, board support packages (BSPs), example projects, and comprehensive documentation, enabling developers to quickly get started and build high-performance applications on Shakti-based hardware.",keyFeatures:["Optimized Rust toolchain for Shakti processors","Board Support Packages (BSPs) for various Shakti boards","Example projects and templates","Drivers and libraries for Shakti peripherals","Debugging and flashing support for Shakti hardware","Integration with SafeV IDE"]},"llvm-integration":{title:"LLVM Integration",description:"Leveraging the LLVM infrastructure for advanced compiler optimizations and code generation.",longDescription:"Our Rust compiler toolchain deeply integrates with the LLVM infrastructure, allowing us to leverage its powerful optimization passes and robust code generation capabilities. This integration ensures that the generated RISC-V binaries are highly optimized for performance and code size, while also benefiting from LLVM's extensive support for various architectures and continuous development.",keyFeatures:["Utilizes LLVM's optimization pipeline","Leverages LLVM's code generation for RISC-V targets","Benefits from LLVM's active development and community","Enables advanced compiler features and analyses","Ensures high performance and code efficiency","Foundation for future compiler enhancements"]},"full-stack-secure-software":{title:"Full-stack Secure Embedded System Software",description:"End-to-end secure software solutions from bootloader to application layer.",longDescription:"We provide comprehensive, full-stack secure software solutions for embedded systems. This includes everything from the secure bootloader (rustBoot) and trusted microkernel/OS to secure HALs, peripheral drivers, and application-level security features. Our integrated approach ensures a consistent security posture across the entire software stack, minimizing vulnerabilities and enhancing overall system trustworthiness.",keyFeatures:["Integrated secure boot, OS, and application layers","Consistent security policies across the stack","Reduced attack surface through secure design principles","End-to-end data integrity and confidentiality","Simplified security implementation for developers","Tailored for specific embedded use cases"]},"custom-riscv-sdks":{title:"Custom SDKs for RISC-V Processors",description:"Tailored SDKs designed to meet the unique requirements of your specific RISC-V hardware.",longDescription:"Beyond our standard SDKs, we offer custom SDK development services for unique RISC-V processor designs or specialized hardware. Our team works closely with you to create an SDK that perfectly matches your silicon, including custom drivers, optimized libraries, and specific toolchain configurations, ensuring maximum performance and ease of development for your proprietary hardware.",keyFeatures:["Tailored to specific custom RISC-V silicon","Optimized drivers for proprietary peripherals","Custom toolchain configurations","Dedicated support during development","Accelerates time-to-market for new hardware","Ensures optimal performance and compatibility"]},"secure-ai-stacks":{title:"Secure Software Stacks for TPUs, NPUs, and AI Accelerators",description:"Specialized software solutions ensuring security and performance for AI-driven embedded systems.",longDescription:"As AI moves to the edge, securing AI accelerators like TPUs and NPUs becomes critical. We develop secure software stacks specifically for these heterogeneous compute environments, ensuring that AI models and data are protected from tampering and unauthorized access. Our solutions provide trusted execution environments for AI inference, secure data pipelines, and robust integration with the underlying hardware.",keyFeatures:["Secure loading and execution of AI models","Data integrity and confidentiality for AI workloads","Trusted execution environments for AI inference","Optimized for performance on AI accelerators","Integration with secure boot and OS","Supports various AI frameworks and formats"]}},u={initial:{opacity:0,y:60},animate:{opacity:1,y:0},transition:{duration:.6}};function p(e){let{params:t}=e,{slug:r}=t,p=d[r];return p?(0,i.jsx)("div",{className:"min-h-screen bg-gradient-to-br from-background via-primary-dark to-background text-foreground p-4 font-sans",children:(0,i.jsxs)("div",{className:"max-w-4xl mx-auto py-16",children:[(0,i.jsxs)(n.default,{href:"/product-suite",className:"text-primary hover:underline text-lg flex items-center mb-8",children:[(0,i.jsx)(o.Z,{className:"mr-2 h-5 w-5"})," Back to Product Suite"]}),(0,i.jsx)(l.E.h1,{className:"text-4xl md:text-5xl font-rajdhani font-bold mb-6 text-transparent bg-clip-text bg-gradient-to-r from-primary to-secondary",initial:"initial",animate:"animate",variants:u,children:p.title}),(0,i.jsx)(l.E.p,{className:"text-xl text-muted-foreground mb-8",initial:"initial",animate:"animate",variants:u,transition:{delay:.2},children:p.longDescription}),(0,i.jsxs)(l.E.div,{initial:{opacity:0,y:50},whileInView:{opacity:1,y:0},viewport:{once:!0},transition:{duration:.6},className:"bg-card border border-primary/30 rounded-lg p-8 shadow-lg",children:[(0,i.jsx)("h2",{className:"text-2xl font-rajdhani font-semibold text-foreground mb-4",children:"Key Features & Benefits:"}),(0,i.jsx)("ul",{className:"space-y-4 text-lg text-muted-foreground",children:p.keyFeatures.map((e,t)=>(0,i.jsxs)("li",{className:"flex items-start space-x-3",children:[(0,i.jsx)(a.Z,{className:"h-5 w-5 text-accent flex-shrink-0 mt-1"}),(0,i.jsx)("span",{children:e})]},t))}),p.simulationLink&&(0,i.jsx)(c.z,{className:"mt-8 bg-primary hover:bg-primary/90 text-primary-foreground",asChild:!0,children:(0,i.jsxs)(n.default,{href:p.simulationLink,children:[(0,i.jsx)(s.Z,{className:"mr-2 h-5 w-5"})," Launch Simulator"]})})]})]})}):(0,i.jsxs)("div",{className:"min-h-screen flex flex-col items-center justify-center bg-gradient-to-br from-background via-primary-dark to-background text-foreground p-4 font-sans",children:[(0,i.jsx)("h1",{className:"text-5xl font-rajdhani font-bold mb-6 text-transparent bg-clip-text bg-gradient-to-r from-primary to-secondary",children:"Product Not Found"}),(0,i.jsx)("p",{className:"text-xl text-muted-foreground mb-8",children:"The product or feature you are looking for does not exist."}),(0,i.jsxs)(n.default,{href:"/product-suite",className:"text-primary hover:underline text-lg flex items-center",children:[(0,i.jsx)(o.Z,{className:"mr-2 h-5 w-5"})," Back to Product Suite"]})]})}},2869:function(e,t,r){"use strict";r.d(t,{z:function(){return l}});var i=r(7437),n=r(2265),o=r(7495),a=r(535),s=r(4508);let c=(0,a.j)("inline-flex items-center justify-center gap-2 whitespace-nowrap rounded-md text-sm font-medium ring-offset-background transition-colors focus-visible:outline-none focus-visible:ring-2 focus-visible:ring-ring focus-visible:ring-offset-2 disabled:pointer-events-none disabled:opacity-50 [&_svg]:pointer-events-none [&_svg]:size-4 [&_svg]:shrink-0",{variants:{variant:{default:"bg-primary text-primary-foreground hover:bg-primary/90",destructive:"bg-destructive text-destructive-foreground hover:bg-destructive/90",outline:"border border-input bg-background hover:bg-accent hover:text-accent-foreground",secondary:"bg-secondary text-secondary-foreground hover:bg-secondary/80",ghost:"hover:bg-accent hover:text-accent-foreground",link:"text-primary underline-offset-4 hover:underline"},size:{default:"h-10 px-4 py-2",sm:"h-9 rounded-md px-3",lg:"h-11 rounded-md px-8",icon:"h-10 w-10"}},defaultVariants:{variant:"default",size:"default"}}),l=n.forwardRef((e,t)=>{let{className:r,variant:n,size:a,asChild:l=!1,...d}=e,u=l?o.g7:"button";return(0,i.jsx)(u,{className:(0,s.cn)(c({variant:n,size:a,className:r})),ref:t,...d})});l.displayName="Button"},4508:function(e,t,r){"use strict";r.d(t,{cn:function(){return o}});var i=r(1994),n=r(3335);function o(){for(var e=arguments.length,t=Array(e),r=0;r<e;r++)t[r]=arguments[r];return(0,n.m6)((0,i.W)(t))}},2660:function(e,t,r){"use strict";r.d(t,{Z:function(){return i}});let i=(0,r(9205).Z)("ArrowLeft",[["path",{d:"m12 19-7-7 7-7",key:"1l729n"}],["path",{d:"M19 12H5",key:"x3x0zl"}]])},1671:function(e,t,r){"use strict";r.d(t,{Z:function(){return i}});let i=(0,r(9205).Z)("CircleCheckBig",[["path",{d:"M21.801 10A10 10 0 1 1 17 3.335",key:"yps3ct"}],["path",{d:"m9 11 3 3L22 4",key:"1pflzl"}]])},3276:function(e,t,r){"use strict";r.d(t,{Z:function(){return i}});let i=(0,r(9205).Z)("Play",[["polygon",{points:"6 3 20 12 6 21 6 3",key:"1oa8hb"}]])},8575:function(e,t,r){"use strict";r.d(t,{F:function(){return o},e:function(){return a}});var i=r(2265);function n(e,t){if("function"==typeof e)return e(t);null!=e&&(e.current=t)}function o(...e){return t=>{let r=!1,i=e.map(e=>{let i=n(e,t);return r||"function"!=typeof i||(r=!0),i});if(r)return()=>{for(let t=0;t<i.length;t++){let r=i[t];"function"==typeof r?r():n(e[t],null)}}}}function a(...e){return i.useCallback(o(...e),e)}},7495:function(e,t,r){"use strict";r.d(t,{g7:function(){return a}});var i=r(2265),n=r(8575),o=r(7437),a=i.forwardRef((e,t)=>{let{children:r,...n}=e,a=i.Children.toArray(r),c=a.find(l);if(c){let e=c.props.children,r=a.map(t=>t!==c?t:i.Children.count(e)>1?i.Children.only(null):i.isValidElement(e)?e.props.children:null);return(0,o.jsx)(s,{...n,ref:t,children:i.isValidElement(e)?i.cloneElement(e,void 0,r):null})}return(0,o.jsx)(s,{...n,ref:t,children:r})});a.displayName="Slot";var s=i.forwardRef((e,t)=>{let{children:r,...o}=e;if(i.isValidElement(r)){let e,a;let s=(e=Object.getOwnPropertyDescriptor(r.props,"ref")?.get)&&"isReactWarning"in e&&e.isReactWarning?r.ref:(e=Object.getOwnPropertyDescriptor(r,"ref")?.get)&&"isReactWarning"in e&&e.isReactWarning?r.props.ref:r.props.ref||r.ref;return i.cloneElement(r,{...function(e,t){let r={...t};for(let i in t){let n=e[i],o=t[i];/^on[A-Z]/.test(i)?n&&o?r[i]=(...e)=>{o(...e),n(...e)}:n&&(r[i]=n):"style"===i?r[i]={...n,...o}:"className"===i&&(r[i]=[n,o].filter(Boolean).join(" "))}return{...e,...r}}(o,r.props),ref:t?(0,n.F)(t,s):s})}return i.Children.count(r)>1?i.Children.only(null):null});s.displayName="SlotClone";var c=({children:e})=>(0,o.jsx)(o.Fragment,{children:e});function l(e){return i.isValidElement(e)&&e.type===c}},535:function(e,t,r){"use strict";r.d(t,{j:function(){return a}});var i=r(1994);let n=e=>"boolean"==typeof e?`${e}`:0===e?"0":e,o=i.W,a=(e,t)=>r=>{var i;if((null==t?void 0:t.variants)==null)return o(e,null==r?void 0:r.class,null==r?void 0:r.className);let{variants:a,defaultVariants:s}=t,c=Object.keys(a).map(e=>{let t=null==r?void 0:r[e],i=null==s?void 0:s[e];if(null===t)return null;let o=n(t)||n(i);return a[e][o]}),l=r&&Object.entries(r).reduce((e,t)=>{let[r,i]=t;return void 0===i||(e[r]=i),e},{});return o(e,c,null==t?void 0:null===(i=t.compoundVariants)||void 0===i?void 0:i.reduce((e,t)=>{let{class:r,className:i,...n}=t;return Object.entries(n).every(e=>{let[t,r]=e;return Array.isArray(r)?r.includes({...s,...l}[t]):({...s,...l})[t]===r})?[...e,r,i]:e},[]),null==r?void 0:r.class,null==r?void 0:r.className)}}},function(e){e.O(0,[972,964,901,971,117,744],function(){return e(e.s=1573)}),_N_E=e.O()}]);