INFINIPATH_I_ERROR,VAR_0
INFINIPATH_I_GPIO,VAR_1
INFINIPATH_I_SDMADISABLED,VAR_2
INFINIPATH_I_SDMAINT,VAR_3
INFINIPATH_I_SPIOBUFAVAIL,VAR_4
INFINIPATH_S_PIOINTBUFAVAIL,VAR_5
IPATH_GPIO_ERRINTRS,VAR_6
IPATH_GPIO_ERRINTR_MASK,VAR_7
IPATH_GPIO_INTR,VAR_8
IPATH_GPIO_LLI_BIT,VAR_9
IPATH_GPIO_OVRUN_BIT,VAR_10
IPATH_GPIO_PORT0_BIT,VAR_11
IPATH_GPIO_RXUVL_BIT,VAR_12
IPATH_INITTED,VAR_13
IPATH_PRESENT,VAR_14
IRQ_HANDLED,VAR_15
IRQ_NONE,VAR_16
VERBOSE,VAR_17
dev_info,FUNC_0
handle_errors,FUNC_1
handle_layer_pioavail,FUNC_2
handle_sdma_intr,FUNC_3
handle_urcv,FUNC_4
ipath_bad_intr,FUNC_5
ipath_bad_regread,FUNC_6
ipath_cdbg,FUNC_7
ipath_dbg,FUNC_8
ipath_dev_err,FUNC_9
ipath_kreceive,FUNC_10
ipath_read_ireg,FUNC_11
ipath_read_kreg32,FUNC_12
ipath_read_kreg64,FUNC_13
ipath_stats,VAR_18
ipath_write_kreg,FUNC_14
spin_lock_irqsave,FUNC_15
spin_unlock_irqrestore,FUNC_16
unlikely,FUNC_17
ipath_intr,FUNC_18
irq,VAR_19
data,VAR_20
dd,VAR_21
istat,VAR_22
chk0rcv,VAR_23
estat,VAR_24
ret,VAR_25
unexpected,VAR_26
kportrbits,VAR_27
gpiostatus,VAR_28
to_clear,VAR_29
mask,VAR_30
flags,VAR_31
