---
layout: default
---

      <h2>R&eacute;sum&eacute;</h2>

<br />
<h2><a name="SECTION00010000000000000000" id=
"SECTION00010000000000000000">Bio Data</a></h2>
<dl>
<dd>Name: Patricio Carr</dd>
<dd>Residence: Simi Valley, CA, US</dd>
</dl>
<h3><a name="SECTION00010100000000000000" id=
"SECTION00010100000000000000">Contact Information:</a></h3>
<dl>
<dd>E-mail: <i>pato</i> -at- <i>patocarr.com</i></dd>
<dd>Website: http://patocarr.com</dd>
</dl>
<h2><a name="SECTION00020000000000000000" id=
"SECTION00020000000000000000">Technical Skills</a></h2>
<ul>
<li>ASIC &amp; FPGA digital design and verification. Verilog HDL,
VHDL, Vera. Xilinx ISE, Vivado, Chipscope. Actel Libero. Synplicity. ModelSim.
</li>
<li>Embedded firmware development and verification. Micro assembly
languages Motorola 68xx, Intel x86, Microchip PIC.</li>
<li>High density PCB design.</li>
<li>C, C++ programming. Scripting languages (Ruby, Perl, Python, Tcl, 
bash/csh).</li>
<li>Unix tools. GNU utilities (make, sed, awk, etc). Remote access
(VNC, SSH, rsync, etc).</li>
<li>Source code Revision Control Systems (Git, CVS, SVN,
SourceSafe).</li>
<li>Linux systems installation &amp; administration. Migration,
interoperability, kernel compilation, emulation and
virtualization.</li>
<li>Web design &amp; development. HTML, XHTML, CSS. Scripting PHP,
Perl, SSI.</li>
</ul>
<h2><a name="SECTION00030000000000000000" id=
"SECTION00030000000000000000">Education</a></h2>
<h3><a name="SECTION00030100000000000000" id=
"SECTION00030100000000000000">College</a></h3>
<dl>
<dd>Universidad Nacional de Rosario 03/1991 - 12/1992</dd>
<dd>Rosario, Argentina</dd>
<dd>Associates Degree in Computer Science. (T&eacute;cnico Superior
en Computaci&oacute;n)</dd>
</dl>
<h3><a name="SECTION00030200000000000000" id=
"SECTION00030200000000000000">High School:</a></h3>
<dl>
<dd>Instituto Polit&eacute;cnico Superior "General San
Mart&iacute;n" 03/1983 - 12/1987</dd>
<dd>Rosario, Argentina</dd>
</dl>
<h2><a name="SECTION00040000000000000000" id=
"SECTION00040000000000000000">Work Experience</a></h2>
<h3><a name="SECTION00040010000000000000" id=
"SECTION00040010000000000000">Contractor, FPGA design &amp;
verification 05/2005 to date</a></h3>
<dl>
<dd>Innovative Integration Inc., Simi Valley, CA</dd>
</dl>
<ul>
<li>Worked on new and existing products adding features, debugging
and customizing logic.</li>
<li>Implemented interfaces with various IP cores.</li>
<ul>
<li>8-lane PCI Express Gen2 core based DMA engine on Xilinx
Virtex5, Virtex6, Kintex-7, sustained rate over 3GB/s.</li>
<li>PCI core interface for packet-based DMA engine streaming over
400MB/s sustained.</li>
<li>Virtual FIFO with 200 MHz DDR2 1Gbit backend memory.</li>
<li>Virtual FIFO with 100 MHz DDR 256Mbit backend memory.</li>
<li>2 GHz dual lane RocketIO core.</li>
</ul>
</li>
<li>Written interfaces to several ADC &amp; DAC chips up to 14-bit
400MS/s.</li>
<li>Brought to spec-compliance FPDP interface.</li>
<li>Interfaced with Texas Instruments DSPs TMS320C6713 &amp; 6416
through EMIF, HPI.</li>
<li>Designed 4-DSP high speed interconnecting mesh through 2 Virtex
II-Pro FPGAs using RocketIO links.</li>
<li>Interfaced with Texas Instruments DSPs TMS320C6713 &amp; C6416
through EMIF &amp; HPI. Written interfaces to SRAM, EEPROM &amp;
DRAM memories.</li>
<li>Written module &amp; top-level self-checking testbenches in
VHDL &amp; Verilog.</li>
<li>Tools used: Xilinx ISE. PlanAhead. Modelsim MXE/SE/PE. Timing
analysis. Xilinx Chipscope.</li>
<li>Xilinx FPGAs: Spartan3E, Spartan2E, Virtex-II Pro and Virtex-5
parts. Coolrunner CPLD.</li>
<li>Ported and automated implementation flow to run under
Linux.</li>
<li>Set up two new Linux servers to run source control, file &amp;
print server services.</li>
<li>Implemented a wiki-style internal documentation system.</li>
<li>Implemented an internal project management system.</li>
<li>Set up a Subversion source control system with automated
backup.</li>
</ul>
<h3><a name="SECTION00040020000000000000" id=
"SECTION00040020000000000000">Consultant, VHDL debugging
01/2006</a></h3>
<dl>
<dd>FO Engineering, Santa Clarita, CA</dd>
</dl>
<ul>
<li>Helped bring-up SPI design of a control/adquisition daughter
board for water desalination system. Xilinx 9500XL CPLD.
ISE7.1.</li>
</ul>
<h3><a name="SECTION00040030000000000000" id=
"SECTION00040030000000000000">Contractor, VHDL design &amp;
verification 03/2005 - 05/2005</a></h3>
<dl>
<dd>Inertial Airline Services Inc., Highland Heights, OH.</dd>
</dl>
<ul>
<li>Custom Ring-Laser-Gyro Test sets. Gyro Control Board. VHDL
design.</li>
<li>Debugged and fixed I2C interface implementation. Actel FPGA.
Synplicity. Modelsim.</li>
</ul>
<h3><a name="SECTION00040040000000000000" id=
"SECTION00040040000000000000">Contractor, VHDL design &amp;
verification 01/2005</a></h3>
<dl>
<dd>Southwest Sciences Inc., Santa Fe, NM</dd>
</dl>
<ul>
<li>VHDL Design of additional features for a laser controller
board.</li>
<li>Added new features to existing product: A/D interfaces, Master
&amp; Slave SPI, PreAmps,</li>
<li>Watchdog and Programmable Phase Clock. Actel FPGA. Synplicity.
Modelsim.</li>
</ul>
<h3><a name="SECTION00040050000000000000" id=
"SECTION00040050000000000000">Contractor, VHDL design &amp;
verification 11/2004 - 12/2004</a></h3>
<dl>
<dd>Innovative Integration Inc., Simi Valley, CA</dd>
</dl>
<ul>
<li>Customized VHDL design of existing real time DSP-based capture
board. Xilinx Spartan3 FPGA.</li>
<li>Functional &amp; Hardware verification of FPDP interface.</li>
</ul>
<h3><a name="SECTION00040060000000000000" id=
"SECTION00040060000000000000">Contractor, VHDL verification 08/2004
- 09/2004</a></h3>
<dl>
<dd>APK Engineering Inc., Westlake Village, CA</dd>
</dl>
<ul>
<li>Verification of real time A/D capture board. Xilinx Virtex
II-Pro FPGA.</li>
<li>Schematic implementation of VHDL top level.</li>
<li>Web site redesign.</li>
</ul>
<h3><a name="SECTION00040070000000000000" id=
"SECTION00040070000000000000">Employee, Sr. Digital Design Engineer
10/2001 - 07/2004</a></h3>
<dl>
<dd>National Semiconductor Corp., Calabasas, CA</dd>
</dl>
<ul>
<li>Verilog &amp; Vera verification of Ultra Low Power Gigabit
Ethernet ASICs.</li>
<li>Firmware design, verification and testing on software testbench
and on actual silicon, for embedded 68HC11 processor.
Implementation of new firmware features like programmable speed
fallback under high error conditions.</li>
<li>Vera environment. Main maintainer of testbench environment for
several projects. Designed additions to testbench environment to
ease verification approach. Ported simulation environment to
several new related projects minimizing impact on simulation code.
Testing and verification of testbench environment.</li>
<li>Management of Perl, Ruby, shell scripts to run nightly
regressions. In-house tools development.</li>
</ul>
<h3><a name="SECTION00040080000000000000" id=
"SECTION00040080000000000000">Contractor, Digital Design Engineer
08/2000 - 10/2001</a></h3>
<dl>
<dd>National Semiconductor Corp., Calabasas, CA</dd>
</dl>
<ul>
<li>Verilog verification of Ultra Low Power Gigabit Ethernet
ASIC.</li>
<li>Block and module level testing for datapath sub-system and
DSP.</li>
<li>Firmware design, testing and verification on software
testbench. Traffic BIST firmware module implementation.</li>
<li>RTL block module design and verification: variable depth
multi-port datapath asynchronous FIFO.</li>
<li>Vera environment. Enhanced simulation environment for easier
porting to multi port design.</li>
<li>Management of Perl/csh scripts to run sim regressions.</li>
</ul>
<h3><a name="SECTION00040090000000000000" id=
"SECTION00040090000000000000">Contractor, PCB design 05/2000 -
10/2000</a></h3>
<dl>
<dd>APK Engineering Inc., Agoura Hills, CA</dd>
</dl>
<ul>
<li>Designed 8 layer PCB for PCI-based board in OrCAD.</li>
<li>FPGA, DSP and PCI bridge chips.</li>
</ul>
<h3><a name="SECTION000400100000000000000" id=
"SECTION000400100000000000000">Employee, Firmware programming
07/1997 - 04/2000</a></h3>
<dl>
<dd>Scanner Protection System SRL., Puerto Madryn, Argentina</dd>
</dl>
<ul>
<li>Design, testing, real-time emulation and verification of
firmware code for Microchip's MCUs, using C and assembly for
PICs.</li>
<li>PCB design of most company's products, including alarm panels,
remote controls, keyboards, etc.</li>
<li>Design, development and deployment of company's home page.</li>
<li>Graphic design of user's manuals and informative booklets.</li>
</ul>
<h3><a name="SECTION000400110000000000000" id=
"SECTION000400110000000000000">Contractor, ASIC Verification
10/1996 - 04/1997</a></h3>
<dl>
<dd>APK Engineering Inc., Agoura Hills, CA</dd>
</dl>
<ul>
<li>Central Processor Unit Redesign and Conversion into a
FPGA.</li>
<li>Schematic capture. Testbench design &amp; development to verify
state-of-the-art floating point microprocessor.</li>
<li>Design of RAM behavioral models in HDL Verilog.</li>
<li>Test and verification of microprocessor instructions, operating
modes and peripherals.</li>
<li>Pattern generation for arena screen project in C.</li>
<li>Web site design &amp; development.</li>
</ul>
<h3><a name="SECTION000400120000000000000" id=
"SECTION000400120000000000000">Consultant, Software development
03/1988 - 07/1996</a></h3>
<dl>
<dd>Several clients. Rosario, Argentina</dd>
</dl>
<ul>
<li>Design, development and testing of relational database systems
for management. FoxPro, SQL.</li>
<li>Design and development of minilab management system.</li>
<li>HTML design and development. Graphic design and photo
retouching.</li>
<li>Device driver programming in C/C++. Assembly programming for
low-level access to hard drives.</li>
</ul>
<h3><a name="SECTION000400130000000000000" id=
"SECTION000400130000000000000">Part-time Computer Instructor
03/1995 - 6/1996</a></h3>
<dl>
<dd>Colegio Normal Nro 1 (High school level). Entry level computing
courses to students and adults. Offimatics.</dd>
</dl>
<h2><a name="SECTION00050000000000000000" id=
"SECTION00050000000000000000">Special Skills</a></h2>
<h3><a name="SECTION00050100000000000000" id=
"SECTION00050100000000000000">Spoken languages:</a></h3>
<ul>
<li>Spanish,</li>
<li>English,</li>
<li>Intermediate French, Alliance Francaise 04/2005-06/2006, Los
Angeles,</li>
</ul>
<h3><a name="SECTION00050200000000000000" id=
"SECTION00050200000000000000" href="http://patocarr.com/linux/projects.html">Open Source Projects.</a></h3>
<ul>
<li>Picasa-gen, xml parser with template-based html generator
written in ruby, based on the output of Google Picasa.</li>
<li>Pwiki, a collaborative tool for interactive document
editing.</li>
<li>Picblog, a ruby script used to download emails sent from a cell
phone, directly onto a web page.</li>
<li>Ipsaver, a perl script used to store/retrieve a client's
dynamic IP from a static webpage.</li>
<li>Free Software CD-ROM. Redesign of web interface of this
argentinian free software project.</li>
</ul>
<h3><a name="SECTION00050300000000000000" id=
"SECTION00050300000000000000">Attended seminars:</a></h3>
<ul>
<li>Java Premier. LAX, CA. 12/1996</li>
<li>Microchip Workshop '98. Buenos Aires, Argentina. 10/1998</li>
<li>Microchip Workshop '99. Buenos Aires, Argentina. 10/1999</li>
<li>Synopsys 2003 Synthesis and Timing workshop. Thousand Oaks, CA.
03/2003</li>
<li>Novas Software. Debussy. Calabasas, CA. 08/2003.</li>
<li>Wind River. Real-Time Linux solutions for embedded systems.
Woodland Hills, CA. 07/2005</li>
<li>DAQ Expo 2012. Irvine, CA</li>
<li>X-Fest 2013. Irvine, CA</li>
<li>X-Fest 2014. Irvine, CA</li>
</ul>
<hr />
<address>PatC 2014-05-11</address>

	<p><a href="patcarr.pdf">Download CV</a> in .pdf format (Portable Document Format)</p>

