/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  reg [11:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [2:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  reg [6:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [20:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~((celloutsig_1_2z | celloutsig_1_4z[7]) & (celloutsig_1_0z | celloutsig_1_2z));
  assign celloutsig_0_3z = celloutsig_0_0z[4] | in_data[49];
  assign celloutsig_0_0z = in_data[88:84] & in_data[77:73];
  assign celloutsig_1_17z = in_data[165:163] & celloutsig_1_12z;
  assign celloutsig_1_18z = { celloutsig_1_14z[4:1], celloutsig_1_2z, celloutsig_1_9z } & { celloutsig_1_3z[2:1], celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_1_19z = in_data[109:96] == { celloutsig_1_15z[6:2], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_0_4z = celloutsig_0_1z[11:8] > celloutsig_0_2z[6:3];
  assign celloutsig_1_0z = in_data[127:108] > in_data[152:133];
  assign celloutsig_1_6z = { in_data[152:149], celloutsig_1_5z } > in_data[129:125];
  assign celloutsig_1_8z = in_data[182:179] <= { celloutsig_1_4z[15], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { celloutsig_1_1z[11:2], celloutsig_1_0z } || { celloutsig_1_1z[12:3], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[183:158], celloutsig_1_2z } || { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_1z[5:0], celloutsig_1_2z, celloutsig_1_6z } < { celloutsig_1_1z[9:3], celloutsig_1_0z };
  assign celloutsig_1_9z = in_data[151:139] < { in_data[149:141], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_1z = { in_data[103:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[165:154], in_data[96] };
  assign celloutsig_1_3z = celloutsig_1_1z[6:0] % { 1'h1, in_data[183:178] };
  assign celloutsig_1_14z = { celloutsig_1_1z[12:8], celloutsig_1_7z } % { 1'h1, in_data[164:163], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_2z = in_data[53:43] % { 1'h1, in_data[77:73], celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[11:6], celloutsig_1_1z, celloutsig_1_0z } >> { celloutsig_1_1z[5:0], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 12'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_1z = in_data[74:63];
  always_latch
    if (clkin_data[96]) celloutsig_1_12z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_12z = in_data[136:134];
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_15z = { in_data[186:181], celloutsig_1_7z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
