timestamp 1757893939
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use cdac_sw_3 cdac_sw_3_8 1 0 1439 0 1 -35094
use cdac_sw_3 cdac_sw_3_7 1 0 1439 0 1 -30292
use cdac_sw_3 cdac_sw_3_6 1 0 1439 0 1 -25490
use cdac_sw_3 cdac_sw_3_5 1 0 1439 0 1 -20688
use cdac_sw_3 cdac_sw_3_4 1 0 1439 0 1 -11083
use cdac_sw_3 cdac_sw_3_3 1 0 1439 0 1 -15886
use cdac_sw_3 cdac_sw_3_2 1 0 1439 0 1 3322
use cdac_sw_3 cdac_sw_3_1 1 0 1439 0 1 -1480
use cdac_sw_3 cdac_sw_3_0 1 0 1439 0 1 -6272
port "VSS" 2 1249 4437 1289 4477 m2
port "VDD" 1 1052 4651 1092 4691 m2
port "VCM" 3 55 4351 95 4391 m2
port "CF[8]" 22 -495 -38323 -455 -38283 m1
port "SW_IN[8]" 12 -496 -38127 -456 -38087 m1
port "S[8]" 32 4232 -36152 4532 -35852 m1
port "CF[7]" 21 -497 -33525 -457 -33485 m1
port "SW_IN[7]" 11 -497 -33321 -457 -33281 m1
port "S[7]" 31 4218 -31350 4518 -31050 m1
port "CF[6]" 20 -500 -28722 -460 -28682 m1
port "SW_IN[6]" 10 -500 -28521 -460 -28481 m1
port "S[6]" 30 4214 -26548 4514 -26248 m1
port "CF[5]" 19 -495 -23917 -455 -23877 m1
port "SW_IN[5]" 9 -498 -23716 -458 -23676 m1
port "S[5]" 29 4262 -21746 4562 -21446 m1
port "CF[4]" 18 -497 -19117 -457 -19077 m1
port "SW_IN[4]" 8 -503 -18914 -463 -18874 m1
port "S[4]" 28 4262 -16944 4562 -16644 m1
port "CF[3]" 17 -490 -14319 -450 -14279 m1
port "SW_IN[3]" 7 -499 -14115 -459 -14075 m1
port "S[3]" 27 4340 -12141 4640 -11841 m1
port "CF[2]" 16 -500 -9513 -460 -9473 m1
port "SW_IN[2]" 6 -503 -9309 -463 -9269 m1
port "S[2]" 26 4360 -7330 4660 -7030 m1
port "CF[1]" 15 -497 -4710 -457 -4670 m1
port "SW_IN[1]" 5 -492 -4511 -452 -4471 m1
port "S[1]" 25 4320 -2538 4620 -2238 m1
port "CF[0]" 14 -496 88 -456 128 m1
port "SW_IN[0]" 4 -501 281 -461 321 m1
port "S[0]" 24 4372 2264 4672 2564 m1
node "VSS" 0 0 1249 4437 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 1052 4651 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VCM" 0 0 55 4351 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[8]" 0 0 -495 -38323 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SW_IN[8]" 0 0 -496 -38127 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S[8]" 0 0 4232 -36152 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2978_n36142#" 0 0 2978 -36142 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[7]" 0 0 -497 -33525 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SW_IN[7]" 0 0 -497 -33321 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S[7]" 0 0 4218 -31350 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1421_n31340#" 0 0 1421 -31340 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[6]" 0 0 -500 -28722 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SW_IN[6]" 0 0 -500 -28521 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S[6]" 0 0 4214 -26548 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[5]" 0 0 -495 -23917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SW_IN[5]" 0 0 -498 -23716 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S[5]" 0 0 4262 -21746 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1631_n21736#" 0 0 1631 -21736 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[4]" 0 0 -497 -19117 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SW_IN[4]" 0 0 -503 -18914 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S[4]" 0 0 4262 -16944 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1421_n16934#" 0 0 1421 -16934 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[3]" 0 0 -490 -14319 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SW_IN[3]" 0 0 -499 -14115 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S[3]" 0 0 4340 -12141 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1421_n12132#" 0 0 1421 -12132 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[2]" 0 0 -500 -9513 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SW_IN[2]" 0 0 -503 -9309 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S[2]" 0 0 4360 -7330 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[1]" 0 0 -497 -4710 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SW_IN[1]" 0 0 -492 -4511 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S[1]" 0 0 4320 -2538 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[0]" 0 0 -496 88 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SW_IN[0]" 0 0 -501 281 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S[0]" 0 0 4372 2264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1421_2274#" 0 0 1421 2274 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_2/VSUBS" "cdac_sw_3_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_1/VSUBS" "cdac_sw_3_0/VSUBS"
merge "cdac_sw_3_0/VSUBS" "cdac_sw_3_4/VSUBS"
merge "cdac_sw_3_4/VSUBS" "cdac_sw_3_3/VSUBS"
merge "cdac_sw_3_3/VSUBS" "cdac_sw_3_5/VSUBS"
merge "cdac_sw_3_5/VSUBS" "cdac_sw_3_6/VSUBS"
merge "cdac_sw_3_6/VSUBS" "cdac_sw_3_7/VSUBS"
merge "cdac_sw_3_7/VSUBS" "cdac_sw_3_8/VSUBS"
merge "cdac_sw_3_8/VSUBS" "VSUBS"
merge "cdac_sw_3_4/dac_sw_3_0/XM3/a_n108_265#" "cdac_sw_3_4/dac_sw_3_0/XM3/a_n108_n365#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_4/dac_sw_3_0/XM3/a_n108_n365#" "m1_1421_n12132#"
merge "cdac_sw_3_7/BI" "SW_IN[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_2/VCM" "cdac_sw_3_1/VCM" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_1/VCM" "cdac_sw_3_0/VCM"
merge "cdac_sw_3_0/VCM" "cdac_sw_3_4/VCM"
merge "cdac_sw_3_4/VCM" "cdac_sw_3_3/VCM"
merge "cdac_sw_3_3/VCM" "cdac_sw_3_5/VCM"
merge "cdac_sw_3_5/VCM" "cdac_sw_3_6/VCM"
merge "cdac_sw_3_6/VCM" "cdac_sw_3_7/VCM"
merge "cdac_sw_3_7/VCM" "cdac_sw_3_8/VCM"
merge "cdac_sw_3_8/VCM" "VCM"
merge "cdac_sw_3_8/DAC_OUT" "S[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "S[8]" "m1_2978_n36142#"
merge "cdac_sw_3_7/CKI" "CF[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_6/BI" "SW_IN[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_0/BI" "SW_IN[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_2/VDDA" "cdac_sw_3_1/VDDA" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_1/VDDA" "cdac_sw_3_0/VDDA"
merge "cdac_sw_3_0/VDDA" "cdac_sw_3_4/dac_sw_3_0/VDD"
merge "cdac_sw_3_4/dac_sw_3_0/VDD" "cdac_sw_3_4/VDDA"
merge "cdac_sw_3_4/VDDA" "cdac_sw_3_3/VDDA"
merge "cdac_sw_3_3/VDDA" "cdac_sw_3_5/dac_sw_3_0/VDD"
merge "cdac_sw_3_5/dac_sw_3_0/VDD" "cdac_sw_3_5/VDDA"
merge "cdac_sw_3_5/VDDA" "cdac_sw_3_6/VDDA"
merge "cdac_sw_3_6/VDDA" "cdac_sw_3_7/VDDA"
merge "cdac_sw_3_7/VDDA" "cdac_sw_3_8/VDDA"
merge "cdac_sw_3_8/VDDA" "VDD"
merge "cdac_sw_3_2/dac_sw_3_0/XM3/a_n108_265#" "cdac_sw_3_2/dac_sw_3_0/XM3/a_n108_n365#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_2/dac_sw_3_0/XM3/a_n108_n365#" "m1_1421_2274#"
merge "cdac_sw_3_5/BI" "SW_IN[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_3/BI" "SW_IN[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_5/dac_sw_3_0/XM3/a_n108_265#" "cdac_sw_3_5/dac_sw_3_0/XM3/a_n108_n365#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_5/dac_sw_3_0/XM3/a_n108_n365#" "cdac_sw_3_5/DAC_OUT"
merge "cdac_sw_3_5/DAC_OUT" "S[5]"
merge "S[5]" "cdac_sw_3_5/dac_sw_3_0/OUT"
merge "cdac_sw_3_5/dac_sw_3_0/OUT" "m1_1631_n21736#"
merge "cdac_sw_3_4/BI" "SW_IN[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_0/CKI" "CF[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_1/BI" "SW_IN[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_6/DAC_OUT" "S[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_2/VSSA" "cdac_sw_3_1/VSSA" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_1/VSSA" "cdac_sw_3_0/VSSA"
merge "cdac_sw_3_0/VSSA" "cdac_sw_3_4/VSSA"
merge "cdac_sw_3_4/VSSA" "cdac_sw_3_3/VSSA"
merge "cdac_sw_3_3/VSSA" "cdac_sw_3_5/VSSA"
merge "cdac_sw_3_5/VSSA" "cdac_sw_3_6/VSSA"
merge "cdac_sw_3_6/VSSA" "cdac_sw_3_7/VSSA"
merge "cdac_sw_3_7/VSSA" "cdac_sw_3_8/VSSA"
merge "cdac_sw_3_8/VSSA" "VSS"
merge "cdac_sw_3_2/DAC_OUT" "S[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_2/BI" "SW_IN[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_3/dac_sw_3_0/XM3/a_n108_265#" "cdac_sw_3_3/dac_sw_3_0/XM3/a_n108_n365#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_3/dac_sw_3_0/XM3/a_n108_n365#" "m1_1421_n16934#"
merge "cdac_sw_3_3/CKI" "CF[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_6/CKI" "CF[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_7/dac_sw_3_0/XM3/a_n108_265#" "cdac_sw_3_7/dac_sw_3_0/XM3/a_n108_n365#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_7/dac_sw_3_0/XM3/a_n108_n365#" "m1_1421_n31340#"
merge "cdac_sw_3_1/DAC_OUT" "cdac_sw_3_1/dac_sw_3_0/OUT" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_1/dac_sw_3_0/OUT" "S[1]"
merge "cdac_sw_3_2/CKI" "CF[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_5/CKI" "CF[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_4/DAC_OUT" "S[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_8/CKI" "CF[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_7/DAC_OUT" "S[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_0/DAC_OUT" "cdac_sw_3_0/dac_sw_3_0/OUT" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_0/dac_sw_3_0/OUT" "cdac_sw_3_0/dac_sw_3_0/XM3/a_n108_n365#"
merge "cdac_sw_3_0/dac_sw_3_0/XM3/a_n108_n365#" "S[2]"
merge "cdac_sw_3_8/BI" "SW_IN[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_3/DAC_OUT" "S[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_4/CKI" "CF[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_3_1/CKI" "CF[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
