=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 153 8 2 1 140
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 80 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 139 8 2 1 126
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.93 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 716 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 715 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.93/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.09/0 sec, 0.82/1 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.74/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.69/0.69 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.12/0.12 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.93 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.23 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 834 12 2 1 815
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.98 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 704 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 702 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.97/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.09/0 sec, 0.87/1 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.8/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.74/0.74 sec )
[LOG] Total clause minimization time: 0.14/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.11/0.11 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.98 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.30 sec (Real time) / 1.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 795 12 2 1 777
=====================  add8n.aag =====================
[LOG] Relation determinization time: 6.56 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 3623 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3621 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.54/7 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec, 0.08/1 sec, 0.76/0 sec, 1.84/2 sec, 3.83/4 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 3.46/4 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.61/0.61 sec, 1.28/1.28 sec, 1.51/1.51 sec )
[LOG] Total clause minimization time: 2.97/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.13/0.13 sec, 0.55/0.55 sec, 2.25/2.25 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 6.56 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.39 sec (Real time) / 7.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.37 sec (Real time) / 1.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3784 16 2 1 3760
=====================  add8y.aag =====================
[LOG] Relation determinization time: 6.54 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 3643 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3641 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.52/6 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.09/0 sec, 0.86/1 sec, 1.81/2 sec, 3.74/3 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 3.54/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.75/0.75 sec, 1.29/1.29 sec, 1.45/1.45 sec )
[LOG] Total clause minimization time: 2.86/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.5/0.5 sec, 2.19/2.19 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 6.54 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.39 sec (Real time) / 7.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.39 sec (Real time) / 1.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3768 16 2 1 3744
=====================  add10n.aag =====================
[LOG] Relation determinization time: 75.4 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 15619 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15619 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 75.35/76 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.1/1 sec, 0.91/0 sec, 1.9/2 sec, 3.9/4 sec, 13.59/14 sec, 54.92/55 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 12.66/12 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.77/0.77 sec, 1.29/1.29 sec, 1.53/1.53 sec, 2.64/2.64 sec, 6.36/6.36 sec )
[LOG] Total clause minimization time: 60.63/60 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.59/0.59 sec, 2.27/2.27 sec, 10.49/10.49 sec, 47.1/47.1 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 75.4 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 79.28 sec (Real time) / 76.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.54 sec (Real time) / 3.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.53 sec (Real time) / 10.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15826 20 2 1 15794
=====================  add10y.aag =====================
[LOG] Relation determinization time: 77.06 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Final circuit size: 15734 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15732 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 77/77 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec, 0.11/0 sec, 0.97/1 sec, 1.92/2 sec, 4.04/4 sec, 13.77/14 sec, 56.16/56 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 13.29/15 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.82/0.82 sec, 1.34/1.34 sec, 1.55/1.55 sec, 2.67/2.67 sec, 6.83/6.83 sec )
[LOG] Total clause minimization time: 61.09/58 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.15/0.15 sec, 0.57/0.57 sec, 2.41/2.41 sec, 10.67/10.67 sec, 47.24/47.24 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 77.06 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 80.85 sec (Real time) / 77.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.48 sec (Real time) / 3.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.12 sec (Real time) / 12.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15893 20 2 1 15863
=====================  add12n.aag =====================
[LOG] Relation determinization time: 1651.79 sec CPU time.
[LOG] Relation determinization time: 1663 sec real time.
[LOG] Final circuit size: 68719 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68718 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 1651.49/1651 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.12/0 sec, 0.88/1 sec, 1.89/2 sec, 4.03/4 sec, 13.79/13 sec, 56.51/57 sec, 263.8/264 sec, 1310.44/1310 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 154.85/143 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.73/0.73 sec, 1.26/1.26 sec, 1.49/1.49 sec, 2.6/2.6 sec, 6.73/6.73 sec, 30.07/30.07 sec, 111.9/111.9 sec )
[LOG] Total clause minimization time: 1459.93/1472 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.15/0.15 sec, 0.6/0.6 sec, 2.45/2.45 sec, 10.75/10.75 sec, 48.3/48.3 sec, 227.35/227.35 sec, 1170.25/1170.25 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1651.79 sec CPU time.
[LOG] Overall execution time: 1663 sec real time.
Synthesis time: 1663.50 sec (Real time) / 1633.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.55 sec (Real time) / 17.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 421.87 sec (Real time) / 421.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 68969 24 2 1 68932
=====================  add12y.aag =====================
[LOG] Relation determinization time: 1640.02 sec CPU time.
[LOG] Relation determinization time: 1651 sec real time.
[LOG] Final circuit size: 68430 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68429 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 1639.73/1640 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.11/0 sec, 0.87/1 sec, 2.02/2 sec, 4.18/4 sec, 14/14 sec, 57.76/58 sec, 279.8/280 sec, 1280.95/1281 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 147.92/150 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.71/0.71 sec, 1.41/1.41 sec, 1.61/1.61 sec, 2.58/2.58 sec, 7.11/7.11 sec, 32.09/32.09 sec, 102.34/102.34 sec )
[LOG] Total clause minimization time: 1455.32/1460 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.15/0.15 sec, 0.57/0.57 sec, 2.44/2.44 sec, 10.9/10.9 sec, 48.85/48.85 sec, 241.01/241.01 sec, 1151.33/1151.33 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1640.02 sec CPU time.
[LOG] Overall execution time: 1651 sec real time.
Synthesis time: 1651.18 sec (Real time) / 1621.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.39 sec (Real time) / 17.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 340.97 sec (Real time) / 340.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 68624 24 2 1 68587
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9868.47 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9873.71 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9865.36 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9866.94 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.73 sec (Real time) / 1.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.20 sec (Real time) / 1.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.54 sec (Real time) / 6.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.25 sec (Real time) / 4.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1131.95 sec (Real time) / 1124.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1904.92 sec (Real time) / 1895.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.27 sec (Real time) / 1.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.24 sec (Real time) / 9966.59 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.21 sec (Real time) / 2.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9968.50 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1038.80 sec (Real time) / 1032.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.21 sec (Real time) / 9970.08 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.41 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.4/1 sec (0.36/1 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.13/0 sec (0.09/0.09 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.26/1 sec (0.26/0.26 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.41 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.38 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.37/0 sec (0.32/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.09/0 sec (0.04/0.04 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.27/0 sec (0.27/0.27 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.38 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.36/0 sec (0.31/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0.02/0.02 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.27/0 sec (0.27/0.27 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34/1 sec (0.27/1 sec, 0.06/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.11/1 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 36.16 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.06/36 sec (16.78/17 sec, 15.89/16 sec, 2.34/2 sec, 0.85/1 sec, 0.18/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 21.9/22 sec (2.62/2.62 sec, 15.89/15.89 sec, 2.34/2.34 sec, 0.85/0.85 sec, 0.18/0.18 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 12.77/13 sec (12.77/12.77 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 36.16 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 36.40 sec (Real time) / 33.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 35.03 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.92/34 sec (15.5/15 sec, 16.02/16 sec, 2.96/3 sec, 0.4/0 sec, 0.04/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 22.13/19 sec (2.71/2.71 sec, 16.02/16.02 sec, 2.96/2.96 sec, 0.4/0.4 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.56/15 sec (11.56/11.56 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 35.03 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.26 sec (Real time) / 32.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 32.94 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.83/33 sec (15.67/16 sec, 12.08/12 sec, 4.03/4 sec, 0.92/1 sec, 0.12/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 19.74/18 sec (2.58/2.58 sec, 12.08/12.08 sec, 4.03/4.03 sec, 0.92/0.92 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.75/13 sec (11.75/11.75 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 32.94 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.19 sec (Real time) / 30.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 32.92 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.82/33 sec (14.6/15 sec, 13.79/14 sec, 3.36/3 sec, 0.85/1 sec, 0.2/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 20.87/22 sec (2.65/2.65 sec, 13.79/13.79 sec, 3.36/3.36 sec, 0.85/0.85 sec, 0.2/0.2 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.49/10 sec (10.49/10.49 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 32.92 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.15 sec (Real time) / 30.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 581.53 sec CPU time.
[LOG] Relation determinization time: 582 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 580.88/582 sec (187.27/188 sec, 295.51/296 sec, 71.3/71 sec, 18.78/19 sec, 6.08/6 sec, 1.56/1 sec, 0.34/1 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 434/434 sec (40.42/40.42 sec, 295.49/295.49 sec, 71.3/71.3 sec, 18.78/18.78 sec, 6.08/6.08 sec, 1.56/1.56 sec, 0.34/0.34 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 115.37/113 sec (115.37/115.37 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 581.53 sec CPU time.
[LOG] Overall execution time: 582 sec real time.
Synthesis time: 581.93 sec (Real time) / 535.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 781.34 sec CPU time.
[LOG] Relation determinization time: 781 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 780.69/780 sec (173.65/173 sec, 379.59/379 sec, 198.49/199 sec, 23.98/24 sec, 4.09/4 sec, 0.84/1 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 645.72/638 sec (38.71/38.71 sec, 379.57/379.57 sec, 198.49/198.49 sec, 23.98/23.98 sec, 4.08/4.08 sec, 0.84/0.84 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 104.9/113 sec (104.9/104.9 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 781.34 sec CPU time.
[LOG] Overall execution time: 781 sec real time.
Synthesis time: 781.75 sec (Real time) / 738.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9241.61 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9315.02 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9216.47 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.00 sec (Real time) / 7872.15 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 7660.85 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.00 sec (Real time) / 7667.42 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.36 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 407 new AND gates.
[LOG] Size before ABC: 856 AND gates.
[LOG] Size after ABC: 405 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.35/1 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.06/0 sec, 0.24/1 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 188 (3, 6, 13, 38, 46, 44, 26, 12 )
[LOG] Total clause computation time: 0.28/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.23/0.23 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2118 --> 856 (32 --> 2, 75 --> 12, 168 --> 42, 481 --> 200, 540 --> 245, 473 --> 219, 250 --> 106, 99 --> 30 )
[LOG] Average clause size reduction: 11.266 --> 4.55319 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6579 --> 5.26316, 11.7391 --> 5.32609, 10.75 --> 4.97727, 9.61538 --> 4.07692, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 549 8 0 1 535
=====================  mult5.aag =====================
[LOG] Relation determinization time: 3.11 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1778 new AND gates.
[LOG] Size before ABC: 4305 AND gates.
[LOG] Size after ABC: 1777 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.11/3 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.18/1 sec, 0.23/0 sec, 0.31/0 sec, 2.14/2 sec, 0.15/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 667 (3, 6, 12, 36, 131, 160, 139, 99, 52, 29 )
[LOG] Total clause computation time: 2.1/2 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.04/0.04 sec, 1.89/1.89 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.95/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.17/0.17 sec, 0.26/0.26 sec, 0.23/0.23 sec, 0.12/0.12 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 9519 --> 4305 (40 --> 2, 95 --> 12, 198 --> 41, 595 --> 190, 2080 --> 952, 2385 --> 1161, 1932 --> 972, 1274 --> 597, 612 --> 272, 308 --> 106 )
[LOG] Average clause size reduction: 14.2714 --> 6.45427 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.41667, 16.5278 --> 5.27778, 15.8779 --> 7.26718, 14.9062 --> 7.25625, 13.8993 --> 6.99281, 12.8687 --> 6.0303, 11.7692 --> 5.23077, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 3.12 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.64 sec (Real time) / 3.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.32 sec (Real time) / 1.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2014 10 0 1 1995
=====================  mult6.aag =====================
[LOG] Relation determinization time: 32.1 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 7777 new AND gates.
[LOG] Size before ABC: 22438 AND gates.
[LOG] Size after ABC: 7776 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 32.09/32 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.29/0 sec, 1.04/1 sec, 5.46/6 sec, 8.26/8 sec, 5.58/6 sec, 4.1/4 sec, 1.95/2 sec, 5.36/5 sec )
[LOG] Nr of iterations: 2673 (3, 6, 11, 44, 129, 478, 625, 582, 382, 247, 122, 44 )
[LOG] Total clause computation time: 12.65/11 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.17/0.17 sec, 0.23/0.23 sec, 2.61/2.61 sec, 3.31/3.31 sec, 0.66/0.66 sec, 0.56/0.56 sec, 0.26/0.26 sec, 4.84/4.84 sec )
[LOG] Total clause minimization time: 18.74/21 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.79/0.79 sec, 2.68/2.68 sec, 4.74/4.74 sec, 4.79/4.79 sec, 3.48/3.48 sec, 1.61/1.61 sec, 0.49/0.49 sec )
[LOG] Total clause size reduction: 46057 --> 22438 (48 --> 2, 115 --> 12, 220 --> 36, 903 --> 259, 2560 --> 925, 9063 --> 4316, 11232 --> 5764, 9877 --> 5245, 6096 --> 3131, 3690 --> 1795, 1694 --> 747, 559 --> 206 )
[LOG] Average clause size reduction: 17.2305 --> 8.39431 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.5227 --> 5.88636, 19.845 --> 7.17054, 18.9603 --> 9.02929, 17.9712 --> 9.2224, 16.9708 --> 9.01203, 15.9581 --> 8.19634, 14.9393 --> 7.26721, 13.8852 --> 6.12295, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 32.1 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 33.77 sec (Real time) / 32.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.23 sec (Real time) / 4.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.32 sec (Real time) / 5.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8122 12 0 1 8099
=====================  mult7.aag =====================
[LOG] Relation determinization time: 576.57 sec CPU time.
[LOG] Relation determinization time: 585 sec real time.
[LOG] Final circuit size: 29819 new AND gates.
[LOG] Size before ABC: 104311 AND gates.
[LOG] Size after ABC: 29818 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 576.42/577 sec (0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.32/1 sec, 1.32/1 sec, 15.61/16 sec, 60.58/60 sec, 121.86/122 sec, 199.69/200 sec, 96.33/96 sec, 51.24/52 sec, 21.51/21 sec, 7.9/8 sec )
[LOG] Nr of iterations: 10189 (3, 6, 13, 38, 128, 478, 1797, 2272, 2091, 1593, 944, 501, 229, 96 )
[LOG] Total clause computation time: 62.89/68 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.22/0.22 sec, 4.23/4.23 sec, 9.14/9.14 sec, 15.34/15.34 sec, 14.94/14.94 sec, 10.25/10.25 sec, 5.46/5.46 sec, 2.4/2.4 sec, 0.84/0.84 sec )
[LOG] Total clause minimization time: 502.74/498 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.28/0.28 sec, 1.09/1.09 sec, 10.96/10.96 sec, 49.93/49.93 sec, 104.49/104.49 sec, 182.01/182.01 sec, 83.99/83.99 sec, 44.58/44.58 sec, 18.53/18.53 sec, 6.86/6.86 sec )
[LOG] Total clause size reduction: 205245 --> 104311 (56 --> 2, 135 --> 12, 312 --> 42, 925 --> 200, 3048 --> 930, 10971 --> 4320, 39512 --> 19540, 47691 --> 25175, 41800 --> 22832, 30248 --> 16362, 16974 --> 8652, 8500 --> 4079, 3648 --> 1623, 1425 --> 542 )
[LOG] Average clause size reduction: 20.1438 --> 10.2376 (18.6667 --> 0.666667, 22.5 --> 2, 24 --> 3.23077, 24.3421 --> 5.26316, 23.8125 --> 7.26562, 22.9519 --> 9.03766, 21.9878 --> 10.8737, 20.9908 --> 11.0805, 19.9904 --> 10.9192, 18.9881 --> 10.2712, 17.9809 --> 9.16525, 16.9661 --> 8.14172, 15.9301 --> 7.08734, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 576.57 sec CPU time.
[LOG] Overall execution time: 585 sec real time.
Synthesis time: 584.68 sec (Real time) / 577.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 29.71 sec (Real time) / 29.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 110.81 sec (Real time) / 110.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 30301 14 0 1 30274
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9927.33 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9923.83 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9925.55 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.06/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.07/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.23/0 sec (0.23/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.23/0 sec (0.23/0.23 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.23/0 sec (0.23/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.23/0 sec (0.23/0.23 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.04/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.06/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.07/0 sec (0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.07/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.08/0 sec (0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 46 new AND gates.
[LOG] Size before ABC: 70 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.22/0 sec (0.06/0 sec, 0.09/0 sec, 0/0 sec, 0/0 sec, 0.07/0 sec, 0/0 sec )
[LOG] Nr of iterations: 41 (9, 9, 6, 2, 10, 5 )
[LOG] Total clause computation time: 0.14/0 sec (0.06/0.06 sec, 0.08/0.08 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec )
[LOG] Total clause size reduction: 1043 --> 69 (256 --> 12, 248 --> 17, 150 --> 10, 29 --> 0, 252 --> 23, 108 --> 7 )
[LOG] Average clause size reduction: 25.439 --> 1.68293 (28.4444 --> 1.33333, 27.5556 --> 1.88889, 25 --> 1.66667, 14.5 --> 0, 25.2 --> 2.3, 21.6 --> 1.4 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 211 5 21 1 180
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.58 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 142 new AND gates.
[LOG] Size before ABC: 214 AND gates.
[LOG] Size after ABC: 142 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.52/0 sec (0.41/0 sec, 0.04/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0/0 sec )
[LOG] Nr of iterations: 86 (16, 22, 9, 6, 7, 21, 5 )
[LOG] Total clause computation time: 0.41/0 sec (0.39/0.39 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.1/0 sec (0.02/0.02 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 2723 --> 214 (555 --> 38, 756 --> 64, 280 --> 28, 170 --> 11, 198 --> 16, 640 --> 50, 124 --> 7 )
[LOG] Average clause size reduction: 31.6628 --> 2.48837 (34.6875 --> 2.375, 34.3636 --> 2.90909, 31.1111 --> 3.11111, 28.3333 --> 1.83333, 28.2857 --> 2.28571, 30.4762 --> 2.38095, 24.8 --> 1.4 )
[LOG] Overall execution time: 0.58 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 348 6 24 1 311
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.39 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 258 new AND gates.
[LOG] Size before ABC: 410 AND gates.
[LOG] Size after ABC: 257 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.23/2 sec (1.69/2 sec, 0.09/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.13/0 sec, 0.18/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 130 (24, 24, 7, 10, 8, 13, 9, 25, 10 )
[LOG] Total clause computation time: 0.4/0 sec (0.12/0.12 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.82/2 sec (1.57/1.57 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0/0 sec )
[LOG] Total clause size reduction: 4765 --> 410 (989 --> 86, 966 --> 79, 246 --> 9, 360 --> 20, 273 --> 18, 456 --> 62, 296 --> 33, 864 --> 86, 315 --> 17 )
[LOG] Average clause size reduction: 36.6538 --> 3.15385 (41.2083 --> 3.58333, 40.25 --> 3.29167, 35.1429 --> 1.28571, 36 --> 2, 34.125 --> 2.25, 35.0769 --> 4.76923, 32.8889 --> 3.66667, 34.56 --> 3.44, 31.5 --> 1.7 )
[LOG] Overall execution time: 2.39 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.66 sec (Real time) / 2.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 502 7 27 1 460
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 3 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 302 new AND gates.
[LOG] Size before ABC: 493 AND gates.
[LOG] Size after ABC: 302 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.58/3 sec (1.19/1 sec, 0.3/1 sec, 0.11/0 sec, 0.13/0 sec, 0.09/0 sec, 0.05/0 sec, 0.11/0 sec, 0.14/0 sec, 0.45/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 156 (18, 25, 11, 12, 8, 6, 19, 12, 37, 8 )
[LOG] Total clause computation time: 0.98/1 sec (0.37/0.37 sec, 0.18/0.18 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.57/2 sec (0.81/0.81 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.3/0.3 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 6342 --> 493 (816 --> 68, 1128 --> 84, 460 --> 25, 495 --> 33, 308 --> 17, 215 --> 8, 756 --> 53, 451 --> 53, 1440 --> 139, 273 --> 13 )
[LOG] Average clause size reduction: 40.6538 --> 3.16026 (45.3333 --> 3.77778, 45.12 --> 3.36, 41.8182 --> 2.27273, 41.25 --> 2.75, 38.5 --> 2.125, 35.8333 --> 1.33333, 39.7895 --> 2.78947, 37.5833 --> 4.41667, 38.9189 --> 3.75676, 34.125 --> 1.625 )
[LOG] Overall execution time: 3 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.27 sec (Real time) / 3.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.03 sec (Real time) / 1.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 592 8 30 1 544
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 7.78 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 658 new AND gates.
[LOG] Size before ABC: 1147 AND gates.
[LOG] Size after ABC: 658 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.96/7 sec (0.56/1 sec, 0.04/0 sec, 1.01/1 sec, 0.1/0 sec, 0.13/0 sec, 0.13/0 sec, 0.9/1 sec, 0.49/0 sec, 0.59/1 sec, 1.78/2 sec, 0.64/0 sec, 0.59/1 sec )
[LOG] Nr of iterations: 279 (6, 11, 71, 11, 13, 10, 12, 19, 28, 57, 25, 16 )
[LOG] Total clause computation time: 2.21/3 sec (0.54/0.54 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.2/0.2 sec, 0.93/0.93 sec, 0.13/0.13 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 4.72/4 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.95/0.95 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.89/0.89 sec, 0.22/0.22 sec, 0.39/0.39 sec, 0.85/0.85 sec, 0.51/0.51 sec, 0.52/0.52 sec )
[LOG] Total clause size reduction: 12828 --> 1147 (270 --> 10, 530 --> 25, 3640 --> 291, 510 --> 16, 600 --> 23, 441 --> 24, 528 --> 20, 846 --> 80, 1242 --> 130, 2520 --> 392, 1056 --> 81, 645 --> 55 )
[LOG] Average clause size reduction: 45.9785 --> 4.11111 (45 --> 1.66667, 48.1818 --> 2.27273, 51.2676 --> 4.09859, 46.3636 --> 1.45455, 46.1538 --> 1.76923, 44.1 --> 2.4, 44 --> 1.66667, 44.5263 --> 4.21053, 44.3571 --> 4.64286, 44.2105 --> 6.87719, 42.24 --> 3.24, 40.3125 --> 3.4375 )
[LOG] Overall execution time: 7.78 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.11 sec (Real time) / 7.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.82 sec (Real time) / 2.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 996 9 33 1 942
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 12.03 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 728 new AND gates.
[LOG] Size before ABC: 1262 AND gates.
[LOG] Size after ABC: 728 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.87/11 sec (1.16/1 sec, 0.04/0 sec, 1.11/1 sec, 0.24/0 sec, 0.13/0 sec, 0.1/0 sec, 0.13/1 sec, 0.17/0 sec, 1.49/1 sec, 0.9/1 sec, 2.51/3 sec, 1.06/1 sec, 1.83/2 sec )
[LOG] Nr of iterations: 307 (5, 9, 43, 14, 8, 14, 19, 12, 16, 36, 56, 57, 18 )
[LOG] Total clause computation time: 3.93/5 sec (1.15/1.15 sec, 0/0 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.37/0.37 sec, 0.42/0.42 sec, 1/1 sec, 0.33/0.33 sec, 0.51/0.51 sec )
[LOG] Total clause minimization time: 6.89/6 sec (0.01/0.01 sec, 0.04/0.04 sec, 1.04/1.04 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.17/0.17 sec, 1.12/1.12 sec, 0.48/0.48 sec, 1.48/1.48 sec, 0.72/0.72 sec, 1.32/1.32 sec )
[LOG] Total clause size reduction: 14838 --> 1262 (232 --> 7, 456 --> 24, 2352 --> 160, 715 --> 22, 378 --> 13, 689 --> 25, 936 --> 39, 561 --> 27, 750 --> 67, 1715 --> 165, 2640 --> 257, 2632 --> 378, 782 --> 78 )
[LOG] Average clause size reduction: 48.3322 --> 4.11075 (46.4 --> 1.4, 50.6667 --> 2.66667, 54.6977 --> 3.72093, 51.0714 --> 1.57143, 47.25 --> 1.625, 49.2143 --> 1.78571, 49.2632 --> 2.05263, 46.75 --> 2.25, 46.875 --> 4.1875, 47.6389 --> 4.58333, 47.1429 --> 4.58929, 46.1754 --> 6.63158, 43.4444 --> 4.33333 )
[LOG] Overall execution time: 12.04 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.54 sec (Real time) / 11.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.55 sec (Real time) / 4.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1109 10 35 1 1051
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 18.74 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 825 new AND gates.
[LOG] Size before ABC: 1504 AND gates.
[LOG] Size after ABC: 825 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.23/18 sec (1.05/2 sec, 0.07/0 sec, 1.33/1 sec, 0.21/0 sec, 0.19/0 sec, 0.33/1 sec, 0.23/0 sec, 0.14/0 sec, 2.27/2 sec, 0.21/0 sec, 1.1/2 sec, 2.59/2 sec, 2.11/2 sec, 5.4/6 sec )
[LOG] Nr of iterations: 352 (6, 10, 31, 16, 15, 13, 21, 12, 15, 11, 29, 72, 85, 16 )
[LOG] Total clause computation time: 8.24/10 sec (1.04/1.04 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.03/0.03 sec, 1.82/1.82 sec, 0.01/0.01 sec, 0.38/0.38 sec, 1.7/1.7 sec, 0.83/0.83 sec, 2.24/2.24 sec )
[LOG] Total clause minimization time: 8.9/8 sec (0.01/0.01 sec, 0.07/0.07 sec, 1.27/1.27 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.11/0.11 sec, 0.42/0.42 sec, 0.19/0.19 sec, 0.72/0.72 sec, 0.87/0.87 sec, 1.26/1.26 sec, 3.15/3.15 sec )
[LOG] Total clause size reduction: 18063 --> 1504 (310 --> 9, 549 --> 30, 1800 --> 101, 885 --> 25, 812 --> 24, 684 --> 26, 1120 --> 44, 605 --> 28, 756 --> 74, 530 --> 19, 1456 --> 164, 3621 --> 393, 4200 --> 498, 735 --> 69 )
[LOG] Average clause size reduction: 51.3153 --> 4.27273 (51.6667 --> 1.5, 54.9 --> 3, 58.0645 --> 3.25806, 55.3125 --> 1.5625, 54.1333 --> 1.6, 52.6154 --> 2, 53.3333 --> 2.09524, 50.4167 --> 2.33333, 50.4 --> 4.93333, 48.1818 --> 1.72727, 50.2069 --> 5.65517, 50.2917 --> 5.45833, 49.4118 --> 5.85882, 45.9375 --> 4.3125 )
[LOG] Overall execution time: 18.74 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.11 sec (Real time) / 18.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.43 sec (Real time) / 6.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1248 11 37 1 1186
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 42.8 sec CPU time.
[LOG] Relation determinization time: 43 sec real time.
[LOG] Final circuit size: 1060 new AND gates.
[LOG] Size before ABC: 1867 AND gates.
[LOG] Size after ABC: 1060 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.81/37 sec (3.56/3 sec, 0.14/1 sec, 3.16/3 sec, 0.49/0 sec, 0.74/1 sec, 0.73/1 sec, 0.41/0 sec, 3.38/3 sec, 3.68/4 sec, 0.52/1 sec, 3.92/4 sec, 0.8/0 sec, 5.13/6 sec, 5.27/5 sec, 4.88/5 sec )
[LOG] Nr of iterations: 382 (9, 9, 33, 10, 11, 11, 6, 10, 19, 6, 42, 12, 78, 85, 41 )
[LOG] Total clause computation time: 12.08/12 sec (2.8/2.8 sec, 0.01/0.01 sec, 0.38/0.38 sec, 0.01/0.01 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.04/0.04 sec, 1.63/1.63 sec, 0.06/0.06 sec, 1.61/1.61 sec, 0.15/0.15 sec, 2.81/2.81 sec, 1.43/1.43 sec, 0.9/0.9 sec )
[LOG] Total clause minimization time: 24.5/25 sec (0.76/0.76 sec, 0.13/0.13 sec, 2.76/2.76 sec, 0.48/0.48 sec, 0.56/0.56 sec, 0.65/0.65 sec, 0.4/0.4 sec, 3.33/3.33 sec, 2.05/2.05 sec, 0.46/0.46 sec, 2.27/2.27 sec, 0.65/0.65 sec, 2.25/2.25 sec, 3.8/3.8 sec, 3.95/3.95 sec )
[LOG] Total clause size reduction: 21011 --> 1867 (536 --> 15, 528 --> 38, 2080 --> 101, 576 --> 13, 630 --> 14, 620 --> 16, 305 --> 6, 540 --> 15, 1062 --> 101, 290 --> 8, 2337 --> 229, 616 --> 20, 4235 --> 540, 4536 --> 567, 2120 --> 184 )
[LOG] Average clause size reduction: 55.0026 --> 4.88743 (59.5556 --> 1.66667, 58.6667 --> 4.22222, 63.0303 --> 3.06061, 57.6 --> 1.3, 57.2727 --> 1.27273, 56.3636 --> 1.45455, 50.8333 --> 1, 54 --> 1.5, 55.8947 --> 5.31579, 48.3333 --> 1.33333, 55.6429 --> 5.45238, 51.3333 --> 1.66667, 54.2949 --> 6.92308, 53.3647 --> 6.67059, 51.7073 --> 4.4878 )
[LOG] Overall execution time: 42.81 sec CPU time.
[LOG] Overall execution time: 43 sec real time.
Synthesis time: 43.21 sec (Real time) / 41.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.16 sec (Real time) / 6.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1533 12 40 1 1466
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 28.85 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 1260 new AND gates.
[LOG] Size before ABC: 2318 AND gates.
[LOG] Size after ABC: 1260 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 26.92/27 sec (1.83/2 sec, 0.11/0 sec, 1.85/2 sec, 0.18/0 sec, 0.24/0 sec, 0.4/0 sec, 0.16/0 sec, 0.16/1 sec, 2.7/2 sec, 0.74/1 sec, 2.17/2 sec, 0.21/0 sec, 0.15/1 sec, 6.35/6 sec, 4.69/5 sec, 2.71/2 sec, 2.27/3 sec )
[LOG] Nr of iterations: 494 (7, 14, 64, 10, 22, 15, 12, 7, 22, 14, 50, 18, 12, 104, 57, 40, 26 )
[LOG] Total clause computation time: 8.75/6 sec (1.7/1.7 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0/0 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 2.08/2.08 sec, 0.08/0.08 sec, 1.28/1.28 sec, 0.01/0.01 sec, 0.01/0.01 sec, 1.52/1.52 sec, 0.77/0.77 sec, 0.8/0.8 sec, 0.3/0.3 sec )
[LOG] Total clause minimization time: 18.03/21 sec (0.12/0.12 sec, 0.09/0.09 sec, 1.74/1.74 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.36/0.36 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.6/0.6 sec, 0.66/0.66 sec, 0.89/0.89 sec, 0.2/0.2 sec, 0.14/0.14 sec, 4.8/4.8 sec, 3.88/3.88 sec, 1.9/1.9 sec, 1.97/1.97 sec )
[LOG] Total clause size reduction: 30191 --> 2318 (438 --> 11, 936 --> 42, 4473 --> 219, 630 --> 15, 1449 --> 44, 952 --> 28, 737 --> 21, 396 --> 10, 1365 --> 137, 832 --> 30, 3087 --> 351, 1054 --> 45, 671 --> 23, 6180 --> 777, 3304 --> 276, 2262 --> 179, 1425 --> 110 )
[LOG] Average clause size reduction: 61.1154 --> 4.69231 (62.5714 --> 1.57143, 66.8571 --> 3, 69.8906 --> 3.42188, 63 --> 1.5, 65.8636 --> 2, 63.4667 --> 1.86667, 61.4167 --> 1.75, 56.5714 --> 1.42857, 62.0455 --> 6.22727, 59.4286 --> 2.14286, 61.74 --> 7.02, 58.5556 --> 2.5, 55.9167 --> 1.91667, 59.4231 --> 7.47115, 57.9649 --> 4.84211, 56.55 --> 4.475, 54.8077 --> 4.23077 )
[LOG] Overall execution time: 28.85 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.31 sec (Real time) / 28.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.93 sec (Real time) / 6.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1796 13 43 1 1723
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 35.39 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 1298 new AND gates.
[LOG] Size before ABC: 2432 AND gates.
[LOG] Size after ABC: 1298 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 32.84/33 sec (1.63/2 sec, 0.14/0 sec, 2.17/2 sec, 0.3/0 sec, 0.24/1 sec, 0.25/0 sec, 0.2/0 sec, 0.17/0 sec, 2.96/3 sec, 0.29/1 sec, 2.73/2 sec, 0.32/1 sec, 0.23/0 sec, 0.32/0 sec, 5.63/6 sec, 7.17/7 sec, 3.84/4 sec, 4.25/4 sec )
[LOG] Nr of iterations: 529 (5, 18, 57, 17, 19, 15, 9, 13, 25, 18, 47, 15, 10, 10, 58, 101, 61, 31 )
[LOG] Total clause computation time: 11.33/11 sec (1.45/1.45 sec, 0.01/0.01 sec, 0.2/0.2 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 2.19/2.19 sec, 0.03/0.03 sec, 1.55/1.55 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.41/0.41 sec, 3.56/3.56 sec, 1/1 sec, 0.72/0.72 sec )
[LOG] Total clause minimization time: 21.36/22 sec (0.18/0.18 sec, 0.12/0.12 sec, 1.95/1.95 sec, 0.27/0.27 sec, 0.2/0.2 sec, 0.24/0.24 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.76/0.76 sec, 0.26/0.26 sec, 1.16/1.16 sec, 0.3/0.3 sec, 0.22/0.22 sec, 0.23/0.23 sec, 5.2/5.2 sec, 3.57/3.57 sec, 2.83/2.83 sec, 3.52/3.52 sec )
[LOG] Total clause size reduction: 33944 --> 2432 (308 --> 7, 1292 --> 43, 4200 --> 232, 1184 --> 29, 1314 --> 31, 1008 --> 28, 568 --> 16, 840 --> 22, 1656 --> 181, 1156 --> 43, 3082 --> 351, 924 --> 35, 585 --> 15, 576 --> 16, 3591 --> 296, 6200 --> 672, 3660 --> 272, 1800 --> 143 )
[LOG] Average clause size reduction: 64.1664 --> 4.59735 (61.6 --> 1.4, 71.7778 --> 2.38889, 73.6842 --> 4.07018, 69.6471 --> 1.70588, 69.1579 --> 1.63158, 67.2 --> 1.86667, 63.1111 --> 1.77778, 64.6154 --> 1.69231, 66.24 --> 7.24, 64.2222 --> 2.38889, 65.5745 --> 7.46809, 61.6 --> 2.33333, 58.5 --> 1.5, 57.6 --> 1.6, 61.9138 --> 5.10345, 61.3861 --> 6.65347, 60 --> 4.45902, 58.0645 --> 4.6129 )
[LOG] Overall execution time: 35.4 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 35.86 sec (Real time) / 34.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.93 sec (Real time) / 13.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1869 14 45 1 1792
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 50.28 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 900 new AND gates.
[LOG] Size before ABC: 1762 AND gates.
[LOG] Size after ABC: 899 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 47.24/47 sec (6.48/7 sec, 1.83/2 sec, 0.02/0 sec, 2.9/2 sec, 4.22/5 sec, 0.61/0 sec, 0.7/1 sec, 0.55/1 sec, 0.36/0 sec, 0.45/0 sec, 0.45/1 sec, 0.47/0 sec, 0.33/1 sec, 0.79/0 sec, 0.52/1 sec, 0.54/0 sec, 3.09/4 sec, 21.49/21 sec, 1.44/1 sec )
[LOG] Nr of iterations: 426 (4, 2, 6, 33, 36, 15, 18, 22, 20, 26, 15, 28, 9, 19, 21, 15, 86, 26, 25 )
[LOG] Total clause computation time: 14.72/16 sec (5.12/5.12 sec, 1.82/1.82 sec, 0/0 sec, 0.82/0.82 sec, 3.36/3.36 sec, 0.03/0.03 sec, 0.56/0.56 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.24/0.24 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.77/0.77 sec, 0.84/0.84 sec, 0.58/0.58 sec )
[LOG] Total clause minimization time: 32.38/30 sec (1.36/1.36 sec, 0.01/0.01 sec, 0.02/0.02 sec, 2.05/2.05 sec, 0.86/0.86 sec, 0.58/0.58 sec, 0.14/0.14 sec, 0.48/0.48 sec, 0.33/0.33 sec, 0.37/0.37 sec, 0.39/0.39 sec, 0.39/0.39 sec, 0.29/0.29 sec, 0.54/0.54 sec, 0.41/0.41 sec, 0.4/0.4 sec, 2.27/2.27 sec, 20.63/20.63 sec, 0.86/0.86 sec )
[LOG] Total clause size reduction: 28550 --> 1762 (243 --> 10, 80 --> 4, 395 --> 9, 2496 --> 248, 2695 --> 270, 1064 --> 16, 1275 --> 39, 1554 --> 46, 1387 --> 34, 1800 --> 58, 994 --> 38, 1890 --> 85, 552 --> 20, 1224 --> 82, 1340 --> 49, 924 --> 55, 5525 --> 462, 1600 --> 130, 1512 --> 107 )
[LOG] Average clause size reduction: 67.0188 --> 4.13615 (60.75 --> 2.5, 40 --> 2, 65.8333 --> 1.5, 75.6364 --> 7.51515, 74.8611 --> 7.5, 70.9333 --> 1.06667, 70.8333 --> 2.16667, 70.6364 --> 2.09091, 69.35 --> 1.7, 69.2308 --> 2.23077, 66.2667 --> 2.53333, 67.5 --> 3.03571, 61.3333 --> 2.22222, 64.4211 --> 4.31579, 63.8095 --> 2.33333, 61.6 --> 3.66667, 64.2442 --> 5.37209, 61.5385 --> 5, 60.48 --> 4.28 )
[LOG] Overall execution time: 50.3 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 50.69 sec (Real time) / 48.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.50 sec (Real time) / 6.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1511 15 47 1 1431
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 34.64 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 1649 new AND gates.
[LOG] Size before ABC: 2933 AND gates.
[LOG] Size after ABC: 1647 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.32/33 sec (1.45/2 sec, 3.3/3 sec, 0.03/0 sec, 3.02/3 sec, 1.38/1 sec, 1.52/2 sec, 0.26/0 sec, 0.2/0 sec, 0.22/1 sec, 0.34/0 sec, 0.39/0 sec, 0.33/1 sec, 0.34/0 sec, 0.44/0 sec, 0.38/1 sec, 0.29/0 sec, 3.84/4 sec, 0.85/1 sec, 10.28/10 sec, 3.46/4 sec )
[LOG] Nr of iterations: 558 (5, 2, 5, 74, 19, 17, 12, 13, 14, 11, 11, 13, 15, 28, 12, 12, 171, 40, 39, 45 )
[LOG] Total clause computation time: 9.19/9 sec (1.33/1.33 sec, 2.03/2.03 sec, 0/0 sec, 0.54/0.54 sec, 0.73/0.73 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.09/0.09 sec, 1.14/1.14 sec, 0.23/0.23 sec, 1.73/1.73 sec, 0.74/0.74 sec )
[LOG] Total clause minimization time: 23.02/24 sec (0.11/0.11 sec, 1.27/1.27 sec, 0.03/0.03 sec, 2.47/2.47 sec, 0.65/0.65 sec, 1.51/1.51 sec, 0.25/0.25 sec, 0.18/0.18 sec, 0.19/0.19 sec, 0.27/0.27 sec, 0.29/0.29 sec, 0.25/0.25 sec, 0.26/0.26 sec, 0.31/0.31 sec, 0.25/0.25 sec, 0.2/0.2 sec, 2.66/2.66 sec, 0.6/0.6 sec, 8.55/8.55 sec, 2.72/2.72 sec )
[LOG] Total clause size reduction: 39033 --> 2933 (340 --> 13, 84 --> 5, 332 --> 7, 5986 --> 643, 1458 --> 99, 1280 --> 25, 869 --> 15, 936 --> 17, 1001 --> 19, 760 --> 30, 750 --> 28, 888 --> 42, 1022 --> 51, 1944 --> 86, 781 --> 34, 770 --> 30, 11730 --> 1179, 2652 --> 158, 2546 --> 204, 2904 --> 248 )
[LOG] Average clause size reduction: 69.9516 --> 5.25627 (68 --> 2.6, 42 --> 2.5, 66.4 --> 1.4, 80.8919 --> 8.68919, 76.7368 --> 5.21053, 75.2941 --> 1.47059, 72.4167 --> 1.25, 72 --> 1.30769, 71.5 --> 1.35714, 69.0909 --> 2.72727, 68.1818 --> 2.54545, 68.3077 --> 3.23077, 68.1333 --> 3.4, 69.4286 --> 3.07143, 65.0833 --> 2.83333, 64.1667 --> 2.5, 68.5965 --> 6.89474, 66.3 --> 3.95, 65.2821 --> 5.23077, 64.5333 --> 5.51111 )
[LOG] Overall execution time: 34.64 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.17 sec (Real time) / 33.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.30 sec (Real time) / 14.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2293 16 49 1 2210
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 47.1 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 1615 new AND gates.
[LOG] Size before ABC: 2943 AND gates.
[LOG] Size after ABC: 1615 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 43.55/43 sec (3.21/3 sec, 0.05/0 sec, 0.04/0 sec, 4.59/5 sec, 4.45/4 sec, 2.14/2 sec, 0.53/1 sec, 0.4/0 sec, 0.39/1 sec, 0.42/0 sec, 0.8/1 sec, 0.37/0 sec, 0.41/1 sec, 0.59/0 sec, 0.35/1 sec, 0.51/0 sec, 2.84/3 sec, 1.16/1 sec, 1.15/1 sec, 12.38/13 sec, 6.77/6 sec )
[LOG] Nr of iterations: 580 (6, 3, 7, 72, 50, 24, 19, 13, 13, 13, 12, 11, 15, 17, 11, 17, 105, 41, 43, 39, 49 )
[LOG] Total clause computation time: 11.74/9 sec (1.98/1.98 sec, 0.01/0.01 sec, 0.01/0.01 sec, 1.06/1.06 sec, 3.12/3.12 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.51/0.51 sec, 0.19/0.19 sec, 0.34/0.34 sec, 1.87/1.87 sec, 1.46/1.46 sec )
[LOG] Total clause minimization time: 31.6/34 sec (1.23/1.23 sec, 0.04/0.04 sec, 0.03/0.03 sec, 3.51/3.51 sec, 1.29/1.29 sec, 2.1/2.1 sec, 0.46/0.46 sec, 0.38/0.38 sec, 0.37/0.37 sec, 0.25/0.25 sec, 0.62/0.62 sec, 0.26/0.26 sec, 0.28/0.28 sec, 0.39/0.39 sec, 0.23/0.23 sec, 0.36/0.36 sec, 2.29/2.29 sec, 0.94/0.94 sec, 0.8/0.8 sec, 10.47/10.47 sec, 5.3/5.3 sec )
[LOG] Total clause size reduction: 43059 --> 2943 (445 --> 15, 176 --> 9, 522 --> 11, 6106 --> 612, 4165 --> 447, 1932 --> 32, 1494 --> 29, 984 --> 20, 972 --> 20, 960 --> 23, 869 --> 35, 780 --> 30, 1078 --> 33, 1216 --> 61, 750 --> 27, 1184 --> 59, 7592 --> 694, 2880 --> 156, 2982 --> 171, 2660 --> 199, 3312 --> 260 )
[LOG] Average clause size reduction: 74.2397 --> 5.07414 (74.1667 --> 2.5, 58.6667 --> 3, 74.5714 --> 1.57143, 84.8056 --> 8.5, 83.3 --> 8.94, 80.5 --> 1.33333, 78.6316 --> 1.52632, 75.6923 --> 1.53846, 74.7692 --> 1.53846, 73.8462 --> 1.76923, 72.4167 --> 2.91667, 70.9091 --> 2.72727, 71.8667 --> 2.2, 71.5294 --> 3.58824, 68.1818 --> 2.45455, 69.6471 --> 3.47059, 72.3048 --> 6.60952, 70.2439 --> 3.80488, 69.3488 --> 3.97674, 68.2051 --> 5.10256, 67.5918 --> 5.30612 )
[LOG] Overall execution time: 47.11 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.62 sec (Real time) / 45.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.92 sec (Real time) / 20.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2306 17 51 1 2217
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 67.95 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 1922 new AND gates.
[LOG] Size before ABC: 4021 AND gates.
[LOG] Size after ABC: 1922 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 63.5/64 sec (3.84/4 sec, 0.04/0 sec, 0.03/0 sec, 2.81/3 sec, 3.8/4 sec, 0.43/0 sec, 0.26/0 sec, 0.27/1 sec, 0.46/0 sec, 0.55/1 sec, 0.4/0 sec, 0.34/0 sec, 0.5/1 sec, 1.61/1 sec, 0.45/1 sec, 0.43/0 sec, 7.88/8 sec, 3.05/3 sec, 2.29/3 sec, 3.71/3 sec, 15.42/16 sec, 14.93/15 sec )
[LOG] Nr of iterations: 651 (6, 3, 8, 48, 28, 18, 16, 15, 27, 21, 16, 16, 21, 13, 17, 14, 144, 38, 35, 20, 67, 60 )
[LOG] Total clause computation time: 18.46/18 sec (2.35/2.35 sec, 0/0 sec, 0/0 sec, 1.04/1.04 sec, 2.86/2.86 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.32/0.32 sec, 0.17/0.17 sec, 0.23/0.23 sec, 3.22/3.22 sec, 0.27/0.27 sec, 0.23/0.23 sec, 0.27/0.27 sec, 3.17/3.17 sec, 3.68/3.68 sec )
[LOG] Total clause minimization time: 44.78/46 sec (1.49/1.49 sec, 0.04/0.04 sec, 0.03/0.03 sec, 1.77/1.77 sec, 0.92/0.92 sec, 0.39/0.39 sec, 0.24/0.24 sec, 0.23/0.23 sec, 0.42/0.42 sec, 0.4/0.4 sec, 0.26/0.26 sec, 0.22/0.22 sec, 0.34/0.34 sec, 1.28/1.28 sec, 0.28/0.28 sec, 0.2/0.2 sec, 4.6/4.6 sec, 2.76/2.76 sec, 2.05/2.05 sec, 3.44/3.44 sec, 12.19/12.19 sec, 11.23/11.23 sec )
[LOG] Total clause size reduction: 49992 --> 4021 (465 --> 16, 184 --> 9, 637 --> 12, 4230 --> 383, 2403 --> 173, 1496 --> 19, 1305 --> 19, 1204 --> 21, 2210 --> 53, 1680 --> 57, 1245 --> 51, 1230 --> 37, 1620 --> 90, 960 --> 58, 1264 --> 63, 1014 --> 51, 11011 --> 1918, 2812 --> 148, 2550 --> 113, 1406 --> 73, 4818 --> 330, 4248 --> 327 )
[LOG] Average clause size reduction: 76.7926 --> 6.17665 (77.5 --> 2.66667, 61.3333 --> 3, 79.625 --> 1.5, 88.125 --> 7.97917, 85.8214 --> 6.17857, 83.1111 --> 1.05556, 81.5625 --> 1.1875, 80.2667 --> 1.4, 81.8519 --> 1.96296, 80 --> 2.71429, 77.8125 --> 3.1875, 76.875 --> 2.3125, 77.1429 --> 4.28571, 73.8462 --> 4.46154, 74.3529 --> 3.70588, 72.4286 --> 3.64286, 76.4653 --> 13.3194, 74 --> 3.89474, 72.8571 --> 3.22857, 70.3 --> 3.65, 71.9104 --> 4.92537, 70.8 --> 5.45 )
[LOG] Overall execution time: 67.97 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
Synthesis time: 68.54 sec (Real time) / 65.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.99 sec (Real time) / 0.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.18 sec (Real time) / 33.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2654 18 53 1 2561
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 63.93 sec CPU time.
[LOG] Relation determinization time: 64 sec real time.
[LOG] Final circuit size: 2353 new AND gates.
[LOG] Size before ABC: 4935 AND gates.
[LOG] Size after ABC: 2353 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 59.33/59 sec (3.12/3 sec, 0.04/0 sec, 0.04/0 sec, 2.7/3 sec, 4.1/4 sec, 0.55/1 sec, 0.71/0 sec, 0.46/1 sec, 1.34/1 sec, 0.58/1 sec, 0.48/0 sec, 0.32/1 sec, 0.44/0 sec, 0.55/1 sec, 0.47/0 sec, 0.41/0 sec, 5.98/6 sec, 2.17/3 sec, 2.08/2 sec, 0.92/1 sec, 3.37/3 sec, 5.26/5 sec, 23.24/23 sec )
[LOG] Nr of iterations: 750 (4, 3, 11, 54, 36, 25, 24, 14, 12, 29, 26, 23, 18, 20, 14, 14, 144, 41, 40, 14, 24, 115, 45 )
[LOG] Total clause computation time: 17.93/19 sec (2.35/2.35 sec, 0/0 sec, 0.02/0.02 sec, 0.78/0.78 sec, 3.13/3.13 sec, 0.04/0.04 sec, 0.5/0.5 sec, 0.03/0.03 sec, 0/0 sec, 0.16/0.16 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.15/0.15 sec, 1.22/1.22 sec, 0.19/0.19 sec, 0.23/0.23 sec, 0.23/0.23 sec, 2.23/2.23 sec, 1.72/1.72 sec, 4.33/4.33 sec )
[LOG] Total clause minimization time: 40.98/40 sec (0.76/0.76 sec, 0.04/0.04 sec, 0.02/0.02 sec, 1.89/1.89 sec, 0.97/0.97 sec, 0.51/0.51 sec, 0.21/0.21 sec, 0.43/0.43 sec, 1.34/1.34 sec, 0.41/0.41 sec, 0.39/0.39 sec, 0.23/0.23 sec, 0.32/0.32 sec, 0.37/0.37 sec, 0.3/0.3 sec, 0.26/0.26 sec, 4.59/4.59 sec, 1.95/1.95 sec, 1.82/1.82 sec, 0.68/0.68 sec, 1.13/1.13 sec, 3.47/3.47 sec, 18.89/18.89 sec )
[LOG] Total clause size reduction: 60450 --> 4935 (291 --> 12, 192 --> 10, 950 --> 19, 4982 --> 384, 3255 --> 316, 2208 --> 36, 2093 --> 58, 1170 --> 29, 979 --> 16, 2464 --> 94, 2175 --> 96, 1892 --> 49, 1445 --> 49, 1596 --> 95, 1079 --> 56, 1066 --> 42, 11583 --> 2047, 3200 --> 133, 3081 --> 164, 1014 --> 47, 1771 --> 109, 8664 --> 854, 3300 --> 220 )
[LOG] Average clause size reduction: 80.6 --> 6.58 (72.75 --> 3, 64 --> 3.33333, 86.3636 --> 1.72727, 92.2593 --> 7.11111, 90.4167 --> 8.77778, 88.32 --> 1.44, 87.2083 --> 2.41667, 83.5714 --> 2.07143, 81.5833 --> 1.33333, 84.9655 --> 3.24138, 83.6538 --> 3.69231, 82.2609 --> 2.13043, 80.2778 --> 2.72222, 79.8 --> 4.75, 77.0714 --> 4, 76.1429 --> 3, 80.4375 --> 14.2153, 78.0488 --> 3.2439, 77.025 --> 4.1, 72.4286 --> 3.35714, 73.7917 --> 4.54167, 75.3391 --> 7.42609, 73.3333 --> 4.88889 )
[LOG] Overall execution time: 63.95 sec CPU time.
[LOG] Overall execution time: 64 sec real time.
Synthesis time: 64.63 sec (Real time) / 62.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 43.38 sec (Real time) / 43.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3135 19 55 1 3038
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 49.73 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 1723 new AND gates.
[LOG] Size before ABC: 3505 AND gates.
[LOG] Size after ABC: 1723 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 44.23/44 sec (6.25/6 sec, 0.04/0 sec, 0.04/0 sec, 2.41/3 sec, 5.83/6 sec, 0.39/0 sec, 0.45/0 sec, 0.43/1 sec, 0.41/0 sec, 1.6/2 sec, 0.52/0 sec, 0.32/1 sec, 0.32/0 sec, 0.54/1 sec, 0.43/0 sec, 0.49/1 sec, 1.9/1 sec, 1.1/2 sec, 1.67/1 sec, 0.82/1 sec, 0.74/1 sec, 0.76/1 sec, 9.95/9 sec, 6.82/7 sec )
[LOG] Nr of iterations: 655 (7, 3, 10, 48, 57, 20, 15, 16, 27, 22, 21, 14, 15, 23, 16, 14, 52, 13, 46, 13, 19, 19, 82, 83 )
[LOG] Total clause computation time: 19.25/21 sec (4.6/4.6 sec, 0/0 sec, 0/0 sec, 0.94/0.94 sec, 3.57/3.57 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.21/0.21 sec, 0.13/0.13 sec, 0.25/0.25 sec, 0.79/0.79 sec, 0.16/0.16 sec, 0.3/0.3 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.25/0.25 sec, 5.35/5.35 sec, 1.69/1.69 sec )
[LOG] Total clause minimization time: 24.68/23 sec (1.65/1.65 sec, 0.04/0.04 sec, 0.03/0.03 sec, 1.43/1.43 sec, 2.25/2.25 sec, 0.37/0.37 sec, 0.42/0.42 sec, 0.41/0.41 sec, 0.34/0.34 sec, 1.47/1.47 sec, 0.37/0.37 sec, 0.19/0.19 sec, 0.23/0.23 sec, 0.33/0.33 sec, 0.3/0.3 sec, 0.24/0.24 sec, 1.07/1.07 sec, 0.93/0.93 sec, 1.37/1.37 sec, 0.61/0.61 sec, 0.52/0.52 sec, 0.5/0.5 sec, 4.55/4.55 sec, 5.06/5.06 sec )
[LOG] Total clause size reduction: 55630 --> 3505 (612 --> 14, 202 --> 9, 900 --> 16, 4653 --> 338, 5488 --> 721, 1843 --> 21, 1344 --> 22, 1425 --> 21, 2444 --> 49, 1953 --> 43, 1840 --> 68, 1183 --> 31, 1260 --> 47, 1958 --> 63, 1320 --> 52, 1131 --> 46, 4386 --> 312, 1020 --> 53, 3780 --> 157, 996 --> 49, 1476 --> 82, 1458 --> 85, 6480 --> 729, 6478 --> 477 )
[LOG] Average clause size reduction: 84.9313 --> 5.35115 (87.4286 --> 2, 67.3333 --> 3, 90 --> 1.6, 96.9375 --> 7.04167, 96.2807 --> 12.6491, 92.15 --> 1.05, 89.6 --> 1.46667, 89.0625 --> 1.3125, 90.5185 --> 1.81481, 88.7727 --> 1.95455, 87.619 --> 3.2381, 84.5 --> 2.21429, 84 --> 3.13333, 85.1304 --> 2.73913, 82.5 --> 3.25, 80.7857 --> 3.28571, 84.3462 --> 6, 78.4615 --> 4.07692, 82.1739 --> 3.41304, 76.6154 --> 3.76923, 77.6842 --> 4.31579, 76.7368 --> 4.47368, 79.0244 --> 8.89024, 78.0482 --> 5.74699 )
[LOG] Overall execution time: 49.74 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 50.29 sec (Real time) / 48.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.98 sec (Real time) / 36.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2558 20 58 1 2456
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0.04/0 sec, 0/0 sec, 0.05/0 sec, 0.03/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 48 (14, 10, 6, 2, 11, 5 )
[LOG] Total clause computation time: 0.06/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1346 --> 92 (442 --> 31, 297 --> 19, 160 --> 9, 31 --> 0, 300 --> 26, 116 --> 7 )
[LOG] Average clause size reduction: 28.0417 --> 1.91667 (31.5714 --> 2.21429, 29.7 --> 1.9, 26.6667 --> 1.5, 15.5 --> 0, 27.2727 --> 2.36364, 23.2 --> 1.4 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 237 5 23 1 204
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 127 new AND gates.
[LOG] Size before ABC: 211 AND gates.
[LOG] Size after ABC: 127 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.41/1 sec (0.21/1 sec, 0.1/0 sec, 0.01/0 sec, 0.05/0 sec, 0/0 sec, 0.04/0 sec, 0/0 sec )
[LOG] Nr of iterations: 79 (14, 9, 7, 20, 6, 17, 6 )
[LOG] Total clause computation time: 0.22/0 sec (0.19/0.19 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/1 sec (0.02/0.02 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 2601 --> 211 (507 --> 36, 304 --> 18, 222 --> 13, 684 --> 85, 175 --> 9, 544 --> 41, 165 --> 9 )
[LOG] Average clause size reduction: 32.9241 --> 2.67089 (36.2143 --> 2.57143, 33.7778 --> 2, 31.7143 --> 1.85714, 34.2 --> 4.25, 29.1667 --> 1.5, 32 --> 2.41176, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 340 6 26 1 301
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.38 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 276 new AND gates.
[LOG] Size before ABC: 459 AND gates.
[LOG] Size after ABC: 275 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.32/1 sec (0.98/1 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec, 0.04/0 sec, 0.02/0 sec, 0.07/0 sec, 0.12/0 sec, 0/0 sec )
[LOG] Nr of iterations: 148 (8, 11, 8, 24, 19, 10, 15, 43, 10 )
[LOG] Total clause computation time: 0.24/1 sec (0.15/0.15 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.07/0 sec (0.83/0.83 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0/0 sec )
[LOG] Total clause size reduction: 5734 --> 459 (322 --> 20, 450 --> 27, 308 --> 11, 989 --> 96, 756 --> 62, 369 --> 32, 560 --> 53, 1638 --> 142, 342 --> 16 )
[LOG] Average clause size reduction: 38.7432 --> 3.10135 (40.25 --> 2.5, 40.9091 --> 2.45455, 38.5 --> 1.375, 41.2083 --> 4, 39.7895 --> 3.26316, 36.9 --> 3.2, 37.3333 --> 3.53333, 38.093 --> 3.30233, 34.2 --> 1.6 )
[LOG] Overall execution time: 1.38 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.65 sec (Real time) / 1.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.12 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 529 7 30 1 484
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.83 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 349 new AND gates.
[LOG] Size before ABC: 571 AND gates.
[LOG] Size after ABC: 349 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.76/0 sec (0.04/0 sec, 0.01/0 sec, 0.36/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.14/0 sec, 0.11/0 sec )
[LOG] Nr of iterations: 189 (6, 8, 31, 14, 16, 9, 8, 9, 60, 28 )
[LOG] Total clause computation time: 0.09/0 sec (0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.67/0 sec (0.01/0.01 sec, 0/0 sec, 0.36/0.36 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.14/0.14 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 8110 --> 571 (255 --> 9, 350 --> 21, 1470 --> 110, 624 --> 32, 705 --> 43, 368 --> 16, 315 --> 16, 352 --> 18, 2537 --> 228, 1134 --> 78 )
[LOG] Average clause size reduction: 42.9101 --> 3.02116 (42.5 --> 1.5, 43.75 --> 2.625, 47.4194 --> 3.54839, 44.5714 --> 2.28571, 44.0625 --> 2.6875, 40.8889 --> 1.77778, 39.375 --> 2, 39.1111 --> 2, 42.2833 --> 3.8, 40.5 --> 2.78571 )
[LOG] Overall execution time: 0.83 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.10 sec (Real time) / 0.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.95 sec (Real time) / 0.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 645 8 33 1 594
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.23 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1167 new AND gates.
[LOG] Size before ABC: 2245 AND gates.
[LOG] Size after ABC: 1167 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.1/4 sec (0.06/0 sec, 0.03/0 sec, 1.94/2 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.06/0 sec, 0.03/0 sec, 0.05/0 sec, 1.18/1 sec, 0.31/1 sec, 0.34/0 sec )
[LOG] Nr of iterations: 396 (7, 12, 34, 9, 18, 13, 23, 8, 12, 183, 53, 24 )
[LOG] Total clause computation time: 0.59/1 sec (0.06/0.06 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.26/0.26 sec, 0.05/0.05 sec, 0.17/0.17 sec )
[LOG] Total clause minimization time: 3.46/3 sec (0/0 sec, 0.03/0.03 sec, 1.92/1.92 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.89/0.89 sec, 0.25/0.25 sec, 0.17/0.17 sec )
[LOG] Total clause size reduction: 19363 --> 2245 (348 --> 10, 627 --> 35, 1848 --> 134, 440 --> 18, 918 --> 57, 636 --> 31, 1144 --> 71, 357 --> 18, 550 --> 47, 8918 --> 1566, 2496 --> 190, 1081 --> 68 )
[LOG] Average clause size reduction: 48.8965 --> 5.66919 (49.7143 --> 1.42857, 52.25 --> 2.91667, 54.3529 --> 3.94118, 48.8889 --> 2, 51 --> 3.16667, 48.9231 --> 2.38462, 49.7391 --> 3.08696, 44.625 --> 2.25, 45.8333 --> 3.91667, 48.7322 --> 8.55738, 47.0943 --> 3.58491, 45.0417 --> 2.83333 )
[LOG] Overall execution time: 4.23 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.66 sec (Real time) / 4.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.70 sec (Real time) / 3.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1507 9 37 1 1449
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 6.9 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 2057 new AND gates.
[LOG] Size before ABC: 3896 AND gates.
[LOG] Size after ABC: 2057 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.67/7 sec (0.13/0 sec, 0.03/0 sec, 1.33/1 sec, 0.04/0 sec, 0.05/0 sec, 0.03/1 sec, 0.05/0 sec, 0.04/0 sec, 0.1/0 sec, 0.1/0 sec, 0.42/0 sec, 3.48/4 sec, 0.87/1 sec )
[LOG] Nr of iterations: 551 (7, 14, 64, 8, 18, 6, 11, 10, 9, 14, 56, 292, 42 )
[LOG] Total clause computation time: 0.95/0 sec (0.11/0.11 sec, 0/0 sec, 0.2/0.2 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.23/0.23 sec, 0.22/0.22 sec )
[LOG] Total clause minimization time: 5.67/7 sec (0.02/0.02 sec, 0.03/0.03 sec, 1.13/1.13 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.32/0.32 sec, 3.21/3.21 sec, 0.65/0.65 sec )
[LOG] Total clause size reduction: 29094 --> 3896 (378 --> 11, 806 --> 42, 3843 --> 340, 420 --> 15, 1003 --> 59, 290 --> 8, 570 --> 30, 504 --> 16, 440 --> 30, 702 --> 79, 2915 --> 259, 15132 --> 2834, 2091 --> 173 )
[LOG] Average clause size reduction: 52.8022 --> 7.07078 (54 --> 1.57143, 57.5714 --> 3, 60.0469 --> 5.3125, 52.5 --> 1.875, 55.7222 --> 3.27778, 48.3333 --> 1.33333, 51.8182 --> 2.72727, 50.4 --> 1.6, 48.8889 --> 3.33333, 50.1429 --> 5.64286, 52.0536 --> 4.625, 51.8219 --> 9.70548, 49.7857 --> 4.11905 )
[LOG] Overall execution time: 6.9 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.47 sec (Real time) / 7.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.02 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.37 sec (Real time) / 8.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2442 10 40 1 2379
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 13.74 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 3887 new AND gates.
[LOG] Size before ABC: 7434 AND gates.
[LOG] Size after ABC: 3887 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.54/13 sec (0.1/0 sec, 0.04/0 sec, 2.1/2 sec, 0.06/0 sec, 0.03/0 sec, 0.03/0 sec, 0.09/0 sec, 0.06/0 sec, 0.16/1 sec, 2.1/2 sec, 0.08/0 sec, 1.78/1 sec, 5.42/6 sec, 1.49/1 sec )
[LOG] Nr of iterations: 837 (6, 13, 123, 16, 12, 19, 19, 15, 13, 13, 11, 238, 304, 35 )
[LOG] Total clause computation time: 1.64/1 sec (0.09/0.09 sec, 0/0 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.53/0.53 sec, 0.61/0.61 sec )
[LOG] Total clause minimization time: 11.8/12 sec (0.01/0.01 sec, 0.04/0.04 sec, 2.02/2.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.12/0.12 sec, 2.09/2.09 sec, 0.07/0.07 sec, 1.53/1.53 sec, 4.83/4.83 sec, 0.87/0.87 sec )
[LOG] Total clause size reduction: 48334 --> 7434 (340 --> 9, 804 --> 45, 8052 --> 1119, 975 --> 30, 704 --> 16, 1134 --> 40, 1116 --> 49, 854 --> 32, 720 --> 95, 708 --> 36, 580 --> 45, 13509 --> 2597, 16968 --> 3158, 1870 --> 163 )
[LOG] Average clause size reduction: 57.7467 --> 8.88172 (56.6667 --> 1.5, 61.8462 --> 3.46154, 65.4634 --> 9.09756, 60.9375 --> 1.875, 58.6667 --> 1.33333, 59.6842 --> 2.10526, 58.7368 --> 2.57895, 56.9333 --> 2.13333, 55.3846 --> 7.30769, 54.4615 --> 2.76923, 52.7273 --> 4.09091, 56.7605 --> 10.9118, 55.8158 --> 10.3882, 53.4286 --> 4.65714 )
[LOG] Overall execution time: 13.74 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.64 sec (Real time) / 14.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.35 sec (Real time) / 1.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.39 sec (Real time) / 36.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 4313 11 43 1 4245
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 8.46 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1156 new AND gates.
[LOG] Size before ABC: 1935 AND gates.
[LOG] Size after ABC: 1156 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.18/8 sec (0.14/0 sec, 0.02/0 sec, 0.7/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.16/1 sec, 0.06/0 sec, 0.11/0 sec, 0.04/0 sec, 1.92/2 sec, 4.2/4 sec, 0.7/1 sec )
[LOG] Nr of iterations: 421 (7, 9, 42, 15, 8, 8, 13, 9, 14, 10, 12, 7, 85, 117, 65 )
[LOG] Total clause computation time: 0.69/1 sec (0.12/0.12 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0/0 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.19/0.19 sec )
[LOG] Total clause minimization time: 7.45/7 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.68/0.68 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.04/0.04 sec, 1.84/1.84 sec, 4.03/4.03 sec, 0.5/0.5 sec )
[LOG] Total clause size reduction: 25542 --> 1935 (438 --> 11, 576 --> 23, 2911 --> 133, 980 --> 22, 483 --> 9, 476 --> 9, 804 --> 24, 528 --> 13, 845 --> 108, 576 --> 15, 693 --> 77, 372 --> 10, 5124 --> 402, 6960 --> 814, 3776 --> 265 )
[LOG] Average clause size reduction: 60.6698 --> 4.5962 (62.5714 --> 1.57143, 64 --> 2.55556, 69.3095 --> 3.16667, 65.3333 --> 1.46667, 60.375 --> 1.125, 59.5 --> 1.125, 61.8462 --> 1.84615, 58.6667 --> 1.44444, 60.3571 --> 7.71429, 57.6 --> 1.5, 57.75 --> 6.41667, 53.1429 --> 1.42857, 60.2824 --> 4.72941, 59.4872 --> 6.95726, 58.0923 --> 4.07692 )
[LOG] Overall execution time: 8.46 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.86 sec (Real time) / 8.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.71 sec (Real time) / 5.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1624 12 46 1 1551
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 13.06 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 2238 new AND gates.
[LOG] Size before ABC: 3986 AND gates.
[LOG] Size after ABC: 2238 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.6/12 sec (0.24/0 sec, 0.07/0 sec, 1.18/1 sec, 0.05/0 sec, 0.12/0 sec, 0.09/1 sec, 0.07/0 sec, 0.05/0 sec, 0.15/0 sec, 0.08/0 sec, 0.2/0 sec, 0.08/0 sec, 0.09/0 sec, 4.94/5 sec, 1/1 sec, 3.19/3 sec, 1/1 sec )
[LOG] Nr of iterations: 638 (6, 19, 41, 9, 19, 20, 20, 11, 10, 23, 10, 11, 19, 235, 75, 88, 22 )
[LOG] Total clause computation time: 2.73/1 sec (0.22/0.22 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.03/0.03 sec, 1.44/1.44 sec, 0.19/0.19 sec, 0.3/0.3 sec, 0.19/0.19 sec )
[LOG] Total clause minimization time: 9.75/10 sec (0.02/0.02 sec, 0.06/0.06 sec, 1.13/1.13 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.05/0.05 sec, 3.42/3.42 sec, 0.81/0.81 sec, 2.89/2.89 sec, 0.81/0.81 sec )
[LOG] Total clause size reduction: 42802 --> 3986 (400 --> 9, 1422 --> 52, 3120 --> 150, 616 --> 11, 1368 --> 48, 1425 --> 57, 1406 --> 41, 730 --> 19, 648 --> 50, 1562 --> 50, 630 --> 40, 690 --> 22, 1224 --> 42, 15678 --> 2579, 4884 --> 360, 5655 --> 392, 1344 --> 64 )
[LOG] Average clause size reduction: 67.0878 --> 6.24765 (66.6667 --> 1.5, 74.8421 --> 2.73684, 76.0976 --> 3.65854, 68.4444 --> 1.22222, 72 --> 2.52632, 71.25 --> 2.85, 70.3 --> 2.05, 66.3636 --> 1.72727, 64.8 --> 5, 67.913 --> 2.17391, 63 --> 4, 62.7273 --> 2, 64.4211 --> 2.21053, 66.7149 --> 10.9745, 65.12 --> 4.8, 64.2614 --> 4.45455, 61.0909 --> 2.90909 )
[LOG] Overall execution time: 13.06 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.68 sec (Real time) / 13.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.04 sec (Real time) / 1.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.85 sec (Real time) / 13.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2761 13 50 1 2681
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 52.58 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 12770 new AND gates.
[LOG] Size before ABC: 32501 AND gates.
[LOG] Size after ABC: 12768 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 52.02/52 sec (2.5/2 sec, 0.12/0 sec, 0.01/0 sec, 0.22/0 sec, 0.12/1 sec, 0.08/0 sec, 0.1/0 sec, 0.05/0 sec, 1.45/1 sec, 12.45/13 sec, 0.4/0 sec, 0.28/0 sec, 0.24/1 sec, 22.72/22 sec, 0.2/0 sec, 3.32/4 sec, 4.24/4 sec, 3.52/4 sec )
[LOG] Nr of iterations: 2385 (5, 2, 8, 13, 11, 14, 20, 15, 16, 1052, 12, 21, 19, 920, 12, 142, 58, 45 )
[LOG] Total clause computation time: 7.11/10 sec (2.47/2.47 sec, 0.11/0.11 sec, 0/0 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.82/0.82 sec, 0.33/0.33 sec, 0.05/0.05 sec, 0.03/0.03 sec, 1.45/1.45 sec, 0.07/0.07 sec, 0.6/0.6 sec, 0.53/0.53 sec, 0.46/0.46 sec )
[LOG] Total clause minimization time: 44.02/42 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.05/0.05 sec, 1.45/1.45 sec, 11.42/11.42 sec, 0.07/0.07 sec, 0.22/0.22 sec, 0.21/0.21 sec, 20.74/20.74 sec, 0.11/0.11 sec, 2.68/2.68 sec, 3.65/3.65 sec, 3.04/3.04 sec )
[LOG] Total clause size reduction: 174826 --> 32501 (340 --> 12, 84 --> 3, 581 --> 12, 984 --> 105, 810 --> 68, 1040 --> 16, 1501 --> 33, 1092 --> 24, 1155 --> 26, 79876 --> 16534, 825 --> 31, 1480 --> 93, 1314 --> 87, 66168 --> 14076, 781 --> 27, 9870 --> 886, 3933 --> 299, 2992 --> 169 )
[LOG] Average clause size reduction: 73.3023 --> 13.6273 (68 --> 2.4, 42 --> 1.5, 72.625 --> 1.5, 75.6923 --> 8.07692, 73.6364 --> 6.18182, 74.2857 --> 1.14286, 75.05 --> 1.65, 72.8 --> 1.6, 72.1875 --> 1.625, 75.9278 --> 15.7167, 68.75 --> 2.58333, 70.4762 --> 4.42857, 69.1579 --> 4.57895, 71.9217 --> 15.3, 65.0833 --> 2.25, 69.507 --> 6.23944, 67.8103 --> 5.15517, 66.4889 --> 3.75556 )
[LOG] Overall execution time: 52.58 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 55.68 sec (Real time) / 53.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.58 sec (Real time) / 2.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 81.87 sec (Real time) / 81.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 13328 14 53 1 13245
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 8.73 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1342 new AND gates.
[LOG] Size before ABC: 2257 AND gates.
[LOG] Size after ABC: 1340 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.92/8 sec (0.92/1 sec, 0.19/0 sec, 0.02/0 sec, 0.13/0 sec, 0.16/1 sec, 0.13/0 sec, 0.06/0 sec, 0.07/0 sec, 0.04/0 sec, 0.15/0 sec, 0.12/0 sec, 0.08/0 sec, 0.15/0 sec, 0.18/1 sec, 0.09/0 sec, 0.15/0 sec, 1.36/1 sec, 1.75/2 sec, 2.17/2 sec )
[LOG] Nr of iterations: 496 (5, 2, 10, 8, 10, 23, 16, 12, 11, 24, 29, 17, 18, 29, 15, 18, 152, 29, 68 )
[LOG] Total clause computation time: 2.13/2 sec (0.89/0.89 sec, 0.18/0.18 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.23/0.23 sec, 0.24/0.24 sec, 0.3/0.3 sec )
[LOG] Total clause minimization time: 5.7/6 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.17/0.17 sec, 0.08/0.08 sec, 0.13/0.13 sec, 1.09/1.09 sec, 1.5/1.5 sec, 1.87/1.87 sec )
[LOG] Total clause size reduction: 36717 --> 2257 (360 --> 12, 89 --> 4, 792 --> 16, 609 --> 35, 774 --> 34, 1870 --> 52, 1260 --> 22, 913 --> 16, 820 --> 16, 1863 --> 126, 2240 --> 60, 1264 --> 31, 1326 --> 132, 2156 --> 95, 1064 --> 32, 1275 --> 76, 11174 --> 973, 2044 --> 154, 4824 --> 371 )
[LOG] Average clause size reduction: 74.0262 --> 4.5504 (72 --> 2.4, 44.5 --> 2, 79.2 --> 1.6, 76.125 --> 4.375, 77.4 --> 3.4, 81.3043 --> 2.26087, 78.75 --> 1.375, 76.0833 --> 1.33333, 74.5455 --> 1.45455, 77.625 --> 5.25, 77.2414 --> 2.06897, 74.3529 --> 1.82353, 73.6667 --> 7.33333, 74.3448 --> 3.27586, 70.9333 --> 2.13333, 70.8333 --> 4.22222, 73.5132 --> 6.40132, 70.4828 --> 5.31034, 70.9412 --> 5.45588 )
[LOG] Overall execution time: 8.73 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.17 sec (Real time) / 8.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.12 sec (Real time) / 7.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1940 15 56 1 1852
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 14.9 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 1371 new AND gates.
[LOG] Size before ABC: 2164 AND gates.
[LOG] Size after ABC: 1369 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.25/14 sec (0.42/0 sec, 1.04/1 sec, 0/0 sec, 0.17/0 sec, 0.18/1 sec, 0.1/0 sec, 0.15/0 sec, 0.18/0 sec, 0.09/0 sec, 3.59/4 sec, 1.24/1 sec, 0.11/0 sec, 0.07/0 sec, 0.11/0 sec, 0.4/1 sec, 0.13/0 sec, 0.68/0 sec, 0.31/1 sec, 3.51/3 sec, 1.77/2 sec )
[LOG] Nr of iterations: 494 (7, 2, 5, 8, 14, 16, 19, 21, 11, 22, 13, 27, 15, 16, 42, 16, 83, 40, 56, 61 )
[LOG] Total clause computation time: 2.87/2 sec (0.37/0.37 sec, 1.03/1.03 sec, 0/0 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0.62/0.62 sec, 0.25/0.25 sec )
[LOG] Total clause minimization time: 11.32/12 sec (0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.07/0.07 sec, 3.57/3.57 sec, 1.22/1.22 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.33/0.33 sec, 0.11/0.11 sec, 0.48/0.48 sec, 0.26/0.26 sec, 2.88/2.88 sec, 1.51/1.51 sec )
[LOG] Total clause size reduction: 38683 --> 2164 (570 --> 16, 94 --> 5, 372 --> 7, 644 --> 33, 1183 --> 120, 1350 --> 17, 1602 --> 25, 1760 --> 48, 870 --> 15, 1806 --> 82, 1020 --> 23, 2184 --> 69, 1162 --> 42, 1230 --> 56, 3321 --> 319, 1200 --> 70, 6478 --> 395, 3042 --> 132, 4235 --> 331, 4560 --> 359 )
[LOG] Average clause size reduction: 78.3057 --> 4.38057 (81.4286 --> 2.28571, 47 --> 2.5, 74.4 --> 1.4, 80.5 --> 4.125, 84.5 --> 8.57143, 84.375 --> 1.0625, 84.3158 --> 1.31579, 83.8095 --> 2.28571, 79.0909 --> 1.36364, 82.0909 --> 3.72727, 78.4615 --> 1.76923, 80.8889 --> 2.55556, 77.4667 --> 2.8, 76.875 --> 3.5, 79.0714 --> 7.59524, 75 --> 4.375, 78.0482 --> 4.75904, 76.05 --> 3.3, 75.625 --> 5.91071, 74.7541 --> 5.88525 )
[LOG] Overall execution time: 14.9 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.35 sec (Real time) / 14.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.03 sec (Real time) / 7.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2011 16 59 1 1918
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 21.73 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 2142 new AND gates.
[LOG] Size before ABC: 3835 AND gates.
[LOG] Size after ABC: 2142 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.87/21 sec (0.5/1 sec, 0.02/0 sec, 0.32/0 sec, 0.51/0 sec, 0.27/1 sec, 0.13/0 sec, 0.14/0 sec, 0.21/0 sec, 0.11/0 sec, 0.2/0 sec, 0.12/1 sec, 0.16/0 sec, 0.16/0 sec, 0.2/0 sec, 0.18/0 sec, 0.3/1 sec, 2.17/2 sec, 0.81/1 sec, 0.67/0 sec, 7.6/8 sec, 6.09/6 sec )
[LOG] Nr of iterations: 724 (6, 3, 7, 9, 11, 17, 20, 18, 11, 17, 14, 18, 21, 20, 26, 32, 201, 72, 57, 72, 72 )
[LOG] Total clause computation time: 4.76/3 sec (0.44/0.44 sec, 0/0 sec, 0.31/0.31 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.22/0.22 sec, 0.16/0.16 sec, 0.11/0.11 sec, 2.36/2.36 sec, 0.51/0.51 sec )
[LOG] Total clause minimization time: 15.97/18 sec (0.06/0.06 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.29/0.29 sec, 1.91/1.91 sec, 0.65/0.65 sec, 0.55/0.55 sec, 5.23/5.23 sec, 5.55/5.55 sec )
[LOG] Total clause size reduction: 59882 --> 3835 (500 --> 15, 198 --> 9, 588 --> 11, 776 --> 53, 960 --> 67, 1520 --> 18, 1786 --> 26, 1581 --> 27, 920 --> 14, 1456 --> 50, 1170 --> 58, 1513 --> 81, 1760 --> 112, 1653 --> 88, 2150 --> 103, 2635 --> 208, 16800 --> 1711, 5893 --> 265, 4592 --> 221, 5751 --> 398, 5680 --> 300 )
[LOG] Average clause size reduction: 82.7099 --> 5.29696 (83.3333 --> 2.5, 66 --> 3, 84 --> 1.57143, 86.2222 --> 5.88889, 87.2727 --> 6.09091, 89.4118 --> 1.05882, 89.3 --> 1.3, 87.8333 --> 1.5, 83.6364 --> 1.27273, 85.6471 --> 2.94118, 83.5714 --> 4.14286, 84.0556 --> 4.5, 83.8095 --> 5.33333, 82.65 --> 4.4, 82.6923 --> 3.96154, 82.3438 --> 6.5, 83.5821 --> 8.51244, 81.8472 --> 3.68056, 80.5614 --> 3.87719, 79.875 --> 5.52778, 78.8889 --> 4.16667 )
[LOG] Overall execution time: 21.73 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.67 sec (Real time) / 21.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.04 sec (Real time) / 18.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2824 17 62 1 2724
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 25.94 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 1927 new AND gates.
[LOG] Size before ABC: 3334 AND gates.
[LOG] Size after ABC: 1927 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.7/25 sec (1.01/1 sec, 0.02/0 sec, 0.01/0 sec, 0.74/1 sec, 0.29/0 sec, 0.23/1 sec, 0.11/0 sec, 0.17/0 sec, 0.12/0 sec, 0.2/0 sec, 0.85/1 sec, 1.37/1 sec, 0.09/0 sec, 0.23/1 sec, 0.15/0 sec, 0.2/0 sec, 1.9/2 sec, 0.67/1 sec, 0.97/1 sec, 0.52/0 sec, 7.3/7 sec, 7.55/8 sec )
[LOG] Nr of iterations: 786 (4, 3, 6, 9, 9, 20, 13, 17, 17, 16, 17, 21, 16, 28, 21, 20, 186, 60, 67, 36, 129, 71 )
[LOG] Total clause computation time: 5.61/7 sec (0.53/0.53 sec, 0.01/0.01 sec, 0/0 sec, 0.22/0.22 sec, 0.18/0.18 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.24/0.24 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.6/0.6 sec, 3.3/3.3 sec )
[LOG] Total clause minimization time: 18.9/18 sec (0.48/0.48 sec, 0.01/0.01 sec, 0/0 sec, 0.52/0.52 sec, 0.11/0.11 sec, 0.22/0.22 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.82/0.82 sec, 1.36/1.36 sec, 0.06/0.06 sec, 0.19/0.19 sec, 0.09/0.09 sec, 0.18/0.18 sec, 1.61/1.61 sec, 0.56/0.56 sec, 0.81/0.81 sec, 0.45/0.45 sec, 6.67/6.67 sec, 4.2/4.2 sec )
[LOG] Total clause size reduction: 68288 --> 3334 (315 --> 12, 208 --> 9, 515 --> 8, 816 --> 41, 808 --> 55, 1900 --> 27, 1188 --> 20, 1568 --> 28, 1552 --> 27, 1440 --> 33, 1520 --> 68, 1880 --> 59, 1395 --> 34, 2484 --> 137, 1820 --> 69, 1710 --> 96, 16465 --> 1140, 5192 --> 184, 5742 --> 203, 3010 --> 128, 10880 --> 647, 5880 --> 309 )
[LOG] Average clause size reduction: 86.8804 --> 4.24173 (78.75 --> 3, 69.3333 --> 3, 85.8333 --> 1.33333, 90.6667 --> 4.55556, 89.7778 --> 6.11111, 95 --> 1.35, 91.3846 --> 1.53846, 92.2353 --> 1.64706, 91.2941 --> 1.58824, 90 --> 2.0625, 89.4118 --> 4, 89.5238 --> 2.80952, 87.1875 --> 2.125, 88.7143 --> 4.89286, 86.6667 --> 3.28571, 85.5 --> 4.8, 88.5215 --> 6.12903, 86.5333 --> 3.06667, 85.7015 --> 3.02985, 83.6111 --> 3.55556, 84.3411 --> 5.0155, 82.8169 --> 4.35211 )
[LOG] Overall execution time: 25.94 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.52 sec (Real time) / 25.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.94 sec (Real time) / 15.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2649 18 65 1 2544
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 134.58 sec CPU time.
[LOG] Relation determinization time: 142 sec real time.
[LOG] Final circuit size: 24197 new AND gates.
[LOG] Size before ABC: 56621 AND gates.
[LOG] Size after ABC: 24197 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 133.25/133 sec (1.06/1 sec, 0.04/0 sec, 0.02/0 sec, 0.48/0 sec, 0.65/1 sec, 0.18/0 sec, 0.15/0 sec, 0.14/0 sec, 0.12/0 sec, 2.62/3 sec, 0.23/0 sec, 0.13/0 sec, 0.16/1 sec, 0.53/0 sec, 6.73/7 sec, 3.95/4 sec, 1.54/1 sec, 0.95/1 sec, 1.6/2 sec, 0.46/0 sec, 0.58/1 sec, 88.39/88 sec, 22.54/23 sec )
[LOG] Nr of iterations: 3358 (5, 4, 6, 14, 9, 18, 17, 13, 12, 179, 18, 13, 18, 37, 27, 20, 105, 87, 107, 22, 30, 2552, 45 )
[LOG] Total clause computation time: 23.22/23 sec (0.51/0.51 sec, 0/0 sec, 0.01/0.01 sec, 0.22/0.22 sec, 0.56/0.56 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.22/0.22 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.29/0.29 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.1/0.1 sec, 0.1/0.1 sec, 4.77/4.77 sec, 15.68/15.68 sec )
[LOG] Total clause minimization time: 108.64/108 sec (0.55/0.55 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.11/0.11 sec, 2.36/2.36 sec, 0.16/0.16 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.44/0.44 sec, 6.69/6.69 sec, 3.91/3.91 sec, 1.21/1.21 sec, 0.73/0.73 sec, 1.42/1.42 sec, 0.36/0.36 sec, 0.48/0.48 sec, 82.39/82.39 sec, 6.83/6.83 sec )
[LOG] Total clause size reduction: 302636 --> 56621 (440 --> 14, 327 --> 12, 540 --> 9, 1391 --> 140, 848 --> 40, 1785 --> 18, 1664 --> 18, 1236 --> 18, 1122 --> 14, 17978 --> 2721, 1700 --> 59, 1188 --> 20, 1666 --> 32, 3492 --> 278, 2496 --> 149, 1805 --> 38, 9776 --> 729, 7998 --> 396, 9752 --> 604, 1911 --> 125, 2610 --> 170, 227039 --> 50782, 3872 --> 235 )
[LOG] Average clause size reduction: 90.1239 --> 16.8615 (88 --> 2.8, 81.75 --> 3, 90 --> 1.5, 99.3571 --> 10, 94.2222 --> 4.44444, 99.1667 --> 1, 97.8824 --> 1.05882, 95.0769 --> 1.38462, 93.5 --> 1.16667, 100.436 --> 15.2011, 94.4444 --> 3.27778, 91.3846 --> 1.53846, 92.5556 --> 1.77778, 94.3784 --> 7.51351, 92.4444 --> 5.51852, 90.25 --> 1.9, 93.1048 --> 6.94286, 91.931 --> 4.55172, 91.1402 --> 5.64486, 86.8636 --> 5.68182, 87 --> 5.66667, 88.9651 --> 19.8989, 86.0444 --> 5.22222 )
[LOG] Overall execution time: 134.58 sec CPU time.
[LOG] Overall execution time: 142 sec real time.
Synthesis time: 141.92 sec (Real time) / 137.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.32 sec (Real time) / 4.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 312.52 sec (Real time) / 312.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 24959 19 68 1 24849
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 22.41 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 1857 new AND gates.
[LOG] Size before ABC: 2882 AND gates.
[LOG] Size after ABC: 1857 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.69/21 sec (1.21/1 sec, 0.02/0 sec, 0.02/0 sec, 1.03/1 sec, 0.51/1 sec, 0.2/0 sec, 0.31/0 sec, 0.22/1 sec, 0.22/0 sec, 0.24/0 sec, 0.11/0 sec, 0.23/0 sec, 0.12/1 sec, 0.25/0 sec, 0.26/0 sec, 0.13/0 sec, 0.82/1 sec, 2.68/3 sec, 0.63/0 sec, 0.33/1 sec, 0.31/0 sec, 0.6/1 sec, 3.21/3 sec, 7.03/7 sec )
[LOG] Nr of iterations: 646 (4, 3, 7, 10, 15, 19, 12, 16, 14, 20, 11, 22, 14, 19, 25, 13, 47, 28, 57, 18, 20, 26, 136, 90 )
[LOG] Total clause computation time: 5.34/6 sec (0.7/0.7 sec, 0/0 sec, 0/0 sec, 0.58/0.58 sec, 0.22/0.22 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.17/0.17 sec, 1.37/1.37 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.79/0.79 sec, 0.89/0.89 sec )
[LOG] Total clause minimization time: 15.19/15 sec (0.51/0.51 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.44/0.44 sec, 0.29/0.29 sec, 0.19/0.19 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.1/0.1 sec, 0.23/0.23 sec, 0.21/0.21 sec, 0.07/0.07 sec, 0.64/0.64 sec, 1.31/1.31 sec, 0.52/0.52 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.51/0.51 sec, 2.36/2.36 sec, 6.12/6.12 sec )
[LOG] Total clause size reduction: 61212 --> 2882 (345 --> 11, 228 --> 9, 678 --> 10, 1008 --> 78, 1554 --> 191, 1980 --> 19, 1199 --> 19, 1620 --> 20, 1391 --> 19, 2014 --> 55, 1050 --> 26, 2184 --> 105, 1339 --> 28, 1836 --> 50, 2424 --> 80, 1200 --> 34, 4554 --> 262, 2646 --> 153, 5432 --> 190, 1632 --> 66, 1805 --> 79, 2350 --> 188, 12555 --> 748, 8188 --> 442 )
[LOG] Average clause size reduction: 94.7554 --> 4.4613 (86.25 --> 2.75, 76 --> 3, 96.8571 --> 1.42857, 100.8 --> 7.8, 103.6 --> 12.7333, 104.211 --> 1, 99.9167 --> 1.58333, 101.25 --> 1.25, 99.3571 --> 1.35714, 100.7 --> 2.75, 95.4545 --> 2.36364, 99.2727 --> 4.77273, 95.6429 --> 2, 96.6316 --> 2.63158, 96.96 --> 3.2, 92.3077 --> 2.61538, 96.8936 --> 5.57447, 94.5 --> 5.46429, 95.2982 --> 3.33333, 90.6667 --> 3.66667, 90.25 --> 3.95, 90.3846 --> 7.23077, 92.3162 --> 5.5, 90.9778 --> 4.91111 )
[LOG] Overall execution time: 22.42 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.96 sec (Real time) / 21.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.58 sec (Real time) / 23.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2659 20 71 1 2544
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 88 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.02/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 48 (11, 9, 5, 2, 12, 9 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1325 --> 87 (340 --> 20, 264 --> 14, 128 --> 8, 31 --> 0, 330 --> 30, 232 --> 15 )
[LOG] Average clause size reduction: 27.6042 --> 1.8125 (30.9091 --> 1.81818, 29.3333 --> 1.55556, 25.6 --> 1.6, 15.5 --> 0, 27.5 --> 2.5, 25.7778 --> 1.66667 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 234 5 23 1 201
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.68 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 110 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 110 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.64/1 sec (0.26/1 sec, 0.12/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.2/0 sec, 0/0 sec )
[LOG] Nr of iterations: 75 (15, 11, 6, 10, 10, 17, 6 )
[LOG] Total clause computation time: 0.53/1 sec (0.25/0.25 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.11/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause size reduction: 2459 --> 163 (546 --> 28, 380 --> 21, 185 --> 7, 324 --> 31, 315 --> 21, 544 --> 46, 165 --> 9 )
[LOG] Average clause size reduction: 32.7867 --> 2.17333 (36.4 --> 1.86667, 34.5455 --> 1.90909, 30.8333 --> 1.16667, 32.4 --> 3.1, 31.5 --> 2.1, 32 --> 2.70588, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.68 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 317 6 26 1 278
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.85 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 206 new AND gates.
[LOG] Size before ABC: 351 AND gates.
[LOG] Size after ABC: 206 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.78/1 sec (0.46/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/1 sec, 0.08/0 sec, 0.09/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 127 (12, 21, 14, 9, 11, 17, 7, 27, 9 )
[LOG] Total clause computation time: 0.14/1 sec (0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.63/0 sec (0.42/0.42 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 4956 --> 351 (506 --> 26, 900 --> 67, 572 --> 29, 344 --> 19, 420 --> 23, 656 --> 63, 240 --> 20, 1014 --> 90, 304 --> 14 )
[LOG] Average clause size reduction: 39.0236 --> 2.76378 (42.1667 --> 2.16667, 42.8571 --> 3.19048, 40.8571 --> 2.07143, 38.2222 --> 2.11111, 38.1818 --> 2.09091, 38.5882 --> 3.70588, 34.2857 --> 2.85714, 37.5556 --> 3.33333, 33.7778 --> 1.55556 )
[LOG] Overall execution time: 0.85 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.09 sec (Real time) / 0.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.32 sec (Real time) / 1.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 452 7 30 1 406
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 7.11 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 508 new AND gates.
[LOG] Size before ABC: 889 AND gates.
[LOG] Size after ABC: 508 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.85/7 sec (0.13/0 sec, 0.01/0 sec, 2.53/2 sec, 0.11/0 sec, 0.1/1 sec, 0.11/0 sec, 0.18/0 sec, 3.17/3 sec, 0.24/0 sec, 0.27/1 sec )
[LOG] Nr of iterations: 246 (6, 5, 57, 17, 25, 26, 21, 19, 43, 27 )
[LOG] Total clause computation time: 1.89/2 sec (0.11/0.11 sec, 0/0 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.12/0.12 sec, 1.35/1.35 sec, 0.07/0.07 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 4.93/5 sec (0.02/0.02 sec, 0.01/0.01 sec, 2.46/2.46 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.05/0.05 sec, 1.82/1.82 sec, 0.17/0.17 sec, 0.18/0.18 sec )
[LOG] Total clause size reduction: 10835 --> 889 (255 --> 8, 200 --> 13, 2744 --> 253, 768 --> 49, 1128 --> 96, 1150 --> 85, 900 --> 84, 792 --> 70, 1806 --> 151, 1092 --> 80 )
[LOG] Average clause size reduction: 44.0447 --> 3.61382 (42.5 --> 1.33333, 40 --> 2.6, 48.1404 --> 4.4386, 45.1765 --> 2.88235, 45.12 --> 3.84, 44.2308 --> 3.26923, 42.8571 --> 4, 41.6842 --> 3.68421, 42 --> 3.51163, 40.4444 --> 2.96296 )
[LOG] Overall execution time: 7.11 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.42 sec (Real time) / 7.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.96 sec (Real time) / 6.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 794 8 33 1 743
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 20.92 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 1026 new AND gates.
[LOG] Size before ABC: 1939 AND gates.
[LOG] Size after ABC: 1026 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.12/20 sec (0.34/0 sec, 0.05/0 sec, 2.12/2 sec, 0.47/1 sec, 0.47/0 sec, 0.44/1 sec, 0.4/0 sec, 1.13/1 sec, 2.81/3 sec, 4.2/4 sec, 1.8/2 sec, 5.89/6 sec )
[LOG] Nr of iterations: 426 (7, 11, 56, 39, 44, 30, 31, 21, 20, 115, 37, 15 )
[LOG] Total clause computation time: 4.02/0 sec (0.31/0.31 sec, 0.03/0.03 sec, 0.29/0.29 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.76/0.76 sec, 0.21/0.21 sec, 1.51/1.51 sec, 0.22/0.22 sec, 0.33/0.33 sec )
[LOG] Total clause minimization time: 16.03/20 sec (0.03/0.03 sec, 0.02/0.02 sec, 1.82/1.82 sec, 0.4/0.4 sec, 0.39/0.39 sec, 0.31/0.31 sec, 0.28/0.28 sec, 0.37/0.37 sec, 2.6/2.6 sec, 2.67/2.67 sec, 1.58/1.58 sec, 5.56/5.56 sec )
[LOG] Total clause size reduction: 21449 --> 1939 (348 --> 11, 570 --> 27, 3080 --> 272, 2090 --> 147, 2322 --> 141, 1537 --> 92, 1560 --> 105, 1020 --> 92, 950 --> 100, 5586 --> 810, 1728 --> 104, 658 --> 38 )
[LOG] Average clause size reduction: 50.3498 --> 4.55164 (49.7143 --> 1.57143, 51.8182 --> 2.45455, 55 --> 4.85714, 53.5897 --> 3.76923, 52.7727 --> 3.20455, 51.2333 --> 3.06667, 50.3226 --> 3.3871, 48.5714 --> 4.38095, 47.5 --> 5, 48.5739 --> 7.04348, 46.7027 --> 2.81081, 43.8667 --> 2.53333 )
[LOG] Overall execution time: 20.92 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.31 sec (Real time) / 20.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.83 sec (Real time) / 21.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1356 9 37 1 1298
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 65.9 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 2221 new AND gates.
[LOG] Size before ABC: 4170 AND gates.
[LOG] Size after ABC: 2221 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 63.19/64 sec (2.06/2 sec, 1.53/2 sec, 3.45/3 sec, 3.1/3 sec, 1.99/2 sec, 0.88/1 sec, 1.04/1 sec, 1/1 sec, 7.73/8 sec, 3.48/4 sec, 12.75/12 sec, 15.78/16 sec, 8.4/9 sec )
[LOG] Nr of iterations: 723 (7, 15, 96, 30, 46, 26, 36, 32, 24, 23, 51, 327, 10 )
[LOG] Total clause computation time: 18.86/20 sec (1.84/1.84 sec, 1.38/1.38 sec, 1.35/1.35 sec, 0.19/0.19 sec, 0.47/0.47 sec, 0.28/0.28 sec, 0.17/0.17 sec, 0.16/0.16 sec, 5.28/5.28 sec, 1.13/1.13 sec, 1.61/1.61 sec, 2.94/2.94 sec, 2.06/2.06 sec )
[LOG] Total clause minimization time: 44.09/44 sec (0.21/0.21 sec, 0.15/0.15 sec, 2.08/2.08 sec, 2.89/2.89 sec, 1.5/1.5 sec, 0.6/0.6 sec, 0.85/0.85 sec, 0.84/0.84 sec, 2.45/2.45 sec, 2.34/2.34 sec, 11.09/11.09 sec, 12.75/12.75 sec, 6.34/6.34 sec )
[LOG] Total clause size reduction: 39131 --> 4170 (378 --> 11, 868 --> 42, 5795 --> 537, 1740 --> 96, 2655 --> 185, 1450 --> 78, 1995 --> 118, 1736 --> 102, 1265 --> 136, 1188 --> 114, 2650 --> 196, 16952 --> 2531, 459 --> 24 )
[LOG] Average clause size reduction: 54.1231 --> 5.76763 (54 --> 1.57143, 57.8667 --> 2.8, 60.3646 --> 5.59375, 58 --> 3.2, 57.7174 --> 4.02174, 55.7692 --> 3, 55.4167 --> 3.27778, 54.25 --> 3.1875, 52.7083 --> 5.66667, 51.6522 --> 4.95652, 51.9608 --> 3.84314, 51.841 --> 7.74006, 45.9 --> 2.4 )
[LOG] Overall execution time: 65.91 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 66.52 sec (Real time) / 64.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 93.67 sec (Real time) / 93.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2593 10 40 1 2530
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 208.24 sec CPU time.
[LOG] Relation determinization time: 209 sec real time.
[LOG] Final circuit size: 2965 new AND gates.
[LOG] Size before ABC: 5759 AND gates.
[LOG] Size after ABC: 2965 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 200.2/200 sec (5.21/5 sec, 1.86/2 sec, 6.76/6 sec, 6.77/7 sec, 3.34/4 sec, 4.52/4 sec, 2.97/3 sec, 2.16/2 sec, 16.38/17 sec, 2.69/2 sec, 10.99/11 sec, 27.44/28 sec, 38.67/38 sec, 70.44/71 sec )
[LOG] Nr of iterations: 874 (9, 15, 53, 27, 29, 36, 35, 30, 31, 28, 25, 211, 339, 6 )
[LOG] Total clause computation time: 58.38/61 sec (5.09/5.09 sec, 0.01/0.01 sec, 3.82/3.82 sec, 3.69/3.69 sec, 0.57/0.57 sec, 1.57/1.57 sec, 0.49/0.49 sec, 0.36/0.36 sec, 12/12 sec, 0.3/0.3 sec, 3.66/3.66 sec, 7.3/7.3 sec, 9.69/9.69 sec, 9.83/9.83 sec )
[LOG] Total clause minimization time: 141.29/138 sec (0.12/0.12 sec, 1.84/1.84 sec, 2.94/2.94 sec, 3.08/3.08 sec, 2.75/2.75 sec, 2.94/2.94 sec, 2.45/2.45 sec, 1.75/1.75 sec, 4.36/4.36 sec, 2.36/2.36 sec, 7.32/7.32 sec, 20.05/20.05 sec, 28.72/28.72 sec, 60.61/60.61 sec )
[LOG] Total clause size reduction: 50436 --> 5759 (544 --> 16, 938 --> 63, 3432 --> 246, 1690 --> 88, 1792 --> 98, 2205 --> 121, 2108 --> 118, 1769 --> 75, 1800 --> 224, 1593 --> 77, 1392 --> 131, 11970 --> 1775, 18928 --> 2713, 275 --> 14 )
[LOG] Average clause size reduction: 57.7071 --> 6.58924 (60.4444 --> 1.77778, 62.5333 --> 4.2, 64.7547 --> 4.64151, 62.5926 --> 3.25926, 61.7931 --> 3.37931, 61.25 --> 3.36111, 60.2286 --> 3.37143, 58.9667 --> 2.5, 58.0645 --> 7.22581, 56.8929 --> 2.75, 55.68 --> 5.24, 56.7299 --> 8.41232, 55.8348 --> 8.00295, 45.8333 --> 2.33333 )
[LOG] Overall execution time: 208.27 sec CPU time.
[LOG] Overall execution time: 209 sec real time.
Synthesis time: 209.03 sec (Real time) / 202.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.18 sec (Real time) / 1.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 384.11 sec (Real time) / 383.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3377 11 43 1 3309
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 3.28 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1266 new AND gates.
[LOG] Size before ABC: 2280 AND gates.
[LOG] Size after ABC: 1265 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.23/3 sec (0.46/1 sec, 0.19/0 sec, 0.04/0 sec, 0/0 sec, 0.06/0 sec, 0.01/0 sec, 0.86/1 sec, 1.61/1 sec )
[LOG] Nr of iterations: 360 (9, 5, 11, 8, 18, 12, 238, 59 )
[LOG] Total clause computation time: 2.06/2 sec (0.45/0.45 sec, 0.18/0.18 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.12/0.12 sec, 1.3/1.3 sec )
[LOG] Total clause minimization time: 1.16/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.73/0.73 sec, 0.31/0.31 sec )
[LOG] Total clause size reduction: 13140 --> 2280 (344 --> 19, 168 --> 16, 410 --> 41, 280 --> 15, 663 --> 61, 418 --> 48, 8769 --> 1776, 2088 --> 304 )
[LOG] Average clause size reduction: 36.5 --> 6.33333 (38.2222 --> 2.11111, 33.6 --> 3.2, 37.2727 --> 3.72727, 35 --> 1.875, 36.8333 --> 3.38889, 34.8333 --> 4, 36.8445 --> 7.46218, 35.3898 --> 5.15254 )
[LOG] Overall execution time: 3.28 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.69 sec (Real time) / 3.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.90 sec (Real time) / 4.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1485 7 28 1 1443
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 8.7 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1647 new AND gates.
[LOG] Size before ABC: 2919 AND gates.
[LOG] Size after ABC: 1647 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.52/8 sec (0.07/0 sec, 0.33/0 sec, 0.01/0 sec, 0.6/1 sec, 0.01/0 sec, 2.33/2 sec, 0.46/0 sec, 0.9/1 sec, 3.25/4 sec, 0.56/0 sec )
[LOG] Nr of iterations: 576 (5, 16, 5, 92, 6, 153, 52, 113, 90, 44 )
[LOG] Total clause computation time: 1.19/1 sec (0.06/0.06 sec, 0.06/0.06 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.51/0.51 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 7.26/7 sec (0.01/0.01 sec, 0.27/0.27 sec, 0.01/0.01 sec, 0.54/0.54 sec, 0.01/0.01 sec, 2.2/2.2 sec, 0.3/0.3 sec, 0.76/0.76 sec, 2.71/2.71 sec, 0.45/0.45 sec )
[LOG] Total clause size reduction: 26733 --> 2919 (212 --> 8, 780 --> 66, 204 --> 7, 4550 --> 573, 245 --> 9, 7296 --> 665, 2397 --> 331, 5152 --> 488, 4005 --> 516, 1892 --> 256 )
[LOG] Average clause size reduction: 46.4115 --> 5.06771 (42.4 --> 1.6, 48.75 --> 4.125, 40.8 --> 1.4, 49.4565 --> 6.22826, 40.8333 --> 1.5, 47.6863 --> 4.34641, 46.0962 --> 6.36538, 45.5929 --> 4.31858, 44.5 --> 5.73333, 43 --> 5.81818 )
[LOG] Overall execution time: 8.7 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.18 sec (Real time) / 8.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.24 sec (Real time) / 14.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1937 9 34 1 1884
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 314.97 sec CPU time.
[LOG] Relation determinization time: 318 sec real time.
[LOG] Final circuit size: 15727 new AND gates.
[LOG] Size before ABC: 32063 AND gates.
[LOG] Size after ABC: 15726 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 314.53/315 sec (0.16/0 sec, 0.67/1 sec, 0.01/0 sec, 0.73/1 sec, 0.01/0 sec, 2.12/2 sec, 0.11/0 sec, 12.46/12 sec, 72.97/73 sec, 129.81/130 sec, 95.48/96 sec )
[LOG] Nr of iterations: 3782 (5, 12, 6, 20, 6, 200, 23, 812, 1372, 1050, 276 )
[LOG] Total clause computation time: 148.45/148 sec (0.16/0.16 sec, 0.28/0.28 sec, 0/0 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.24/0.24 sec, 0.04/0.04 sec, 3.12/3.12 sec, 21.41/21.41 sec, 52.23/52.23 sec, 70.88/70.88 sec )
[LOG] Total clause minimization time: 164.37/166 sec (0/0 sec, 0.39/0.39 sec, 0.01/0.01 sec, 0.64/0.64 sec, 0/0 sec, 1.86/1.86 sec, 0.07/0.07 sec, 9.17/9.17 sec, 51.06/51.06 sec, 76.86/76.86 sec, 24.31/24.31 sec )
[LOG] Total clause size reduction: 196199 --> 32063 (240 --> 7, 649 --> 51, 290 --> 11, 1083 --> 74, 280 --> 12, 10945 --> 992, 1188 --> 114, 42983 --> 6817, 71292 --> 11742, 53499 --> 10063, 13750 --> 2180 )
[LOG] Average clause size reduction: 51.877 --> 8.47779 (48 --> 1.4, 54.0833 --> 4.25, 48.3333 --> 1.83333, 54.15 --> 3.7, 46.6667 --> 2, 54.725 --> 4.96, 51.6522 --> 4.95652, 52.9347 --> 8.39532, 51.9621 --> 8.55831, 50.9514 --> 9.58381, 49.8188 --> 7.89855 )
[LOG] Overall execution time: 314.97 sec CPU time.
[LOG] Overall execution time: 318 sec real time.
Synthesis time: 318.56 sec (Real time) / 313.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.70 sec (Real time) / 3.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1316.05 sec (Real time) / 1315.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 16065 11 38 1 16006
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 35.35 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 3419 new AND gates.
[LOG] Size before ABC: 6624 AND gates.
[LOG] Size after ABC: 3419 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 34.76/34 sec (3.69/3 sec, 2.96/3 sec, 3.65/4 sec, 0.59/1 sec, 2.99/3 sec, 3.1/3 sec, 3.01/3 sec, 1.95/2 sec, 10.6/10 sec, 0.08/0 sec, 1.1/1 sec, 0.92/1 sec, 0.12/0 sec )
[LOG] Nr of iterations: 1016 (164, 158, 128, 25, 115, 144, 124, 46, 69, 11, 9, 6, 17 )
[LOG] Total clause computation time: 14.66/15 sec (0.74/0.74 sec, 0.48/0.48 sec, 1.6/1.6 sec, 0.43/0.43 sec, 0.35/0.35 sec, 0.37/0.37 sec, 0.31/0.31 sec, 0.6/0.6 sec, 8.27/8.27 sec, 0.01/0.01 sec, 1.06/1.06 sec, 0.4/0.4 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 19.9/19 sec (2.92/2.92 sec, 2.42/2.42 sec, 2.04/2.04 sec, 0.16/0.16 sec, 2.61/2.61 sec, 2.73/2.73 sec, 2.67/2.67 sec, 1.35/1.35 sec, 2.33/2.33 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.52/0.52 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 65539 --> 6624 (11247 --> 1952, 10676 --> 802, 8509 --> 1164, 1584 --> 122, 7410 --> 490, 9152 --> 650, 7749 --> 542, 2790 --> 287, 4148 --> 524, 600 --> 22, 472 --> 19, 290 --> 9, 912 --> 41 )
[LOG] Average clause size reduction: 64.5069 --> 6.51969 (68.5793 --> 11.9024, 67.5696 --> 5.07595, 66.4766 --> 9.09375, 63.36 --> 4.88, 64.4348 --> 4.26087, 63.5556 --> 4.51389, 62.4919 --> 4.37097, 60.6522 --> 6.23913, 60.1159 --> 7.5942, 54.5455 --> 2, 52.4444 --> 2.11111, 48.3333 --> 1.5, 53.6471 --> 2.41176 )
[LOG] Overall execution time: 35.35 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 36.18 sec (Real time) / 34.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 156.21 sec (Real time) / 155.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 3833 13 43 1 3764
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 43.89 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 4370 new AND gates.
[LOG] Size before ABC: 8830 AND gates.
[LOG] Size after ABC: 4370 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 43.19/43 sec (4.6/4 sec, 4.12/4 sec, 4.65/5 sec, 1.35/1 sec, 3.49/4 sec, 3.01/3 sec, 3.25/3 sec, 3.26/3 sec, 6.48/7 sec, 6.92/7 sec, 0.12/0 sec, 0.12/0 sec, 1.76/2 sec, 0.06/0 sec )
[LOG] Nr of iterations: 1312 (212, 206, 186, 26, 141, 137, 122, 120, 42, 64, 15, 16, 15, 10 )
[LOG] Total clause computation time: 15.16/18 sec (0.89/0.89 sec, 0.55/0.55 sec, 0.72/0.72 sec, 1.11/1.11 sec, 0.45/0.45 sec, 0.27/0.27 sec, 0.42/0.42 sec, 0.41/0.41 sec, 5.2/5.2 sec, 4.3/4.3 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.74/0.74 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 27.8/25 sec (3.69/3.69 sec, 3.55/3.55 sec, 3.89/3.89 sec, 0.24/0.24 sec, 3/3 sec, 2.71/2.71 sec, 2.81/2.81 sec, 2.8/2.8 sec, 1.27/1.27 sec, 2.62/2.62 sec, 0.09/0.09 sec, 0.07/0.07 sec, 1.02/1.02 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 93714 --> 8830 (16036 --> 2605, 15375 --> 1190, 13690 --> 1759, 1825 --> 121, 10080 --> 605, 9656 --> 619, 8470 --> 548, 8211 --> 521, 2788 --> 250, 4221 --> 477, 924 --> 32, 975 --> 35, 896 --> 49, 567 --> 19 )
[LOG] Average clause size reduction: 71.4284 --> 6.73018 (75.6415 --> 12.2877, 74.6359 --> 5.7767, 73.6022 --> 9.45699, 70.1923 --> 4.65385, 71.4894 --> 4.29078, 70.4818 --> 4.51825, 69.4262 --> 4.4918, 68.425 --> 4.34167, 66.381 --> 5.95238, 65.9531 --> 7.45312, 61.6 --> 2.13333, 60.9375 --> 2.1875, 59.7333 --> 3.26667, 56.7 --> 1.9 )
[LOG] Overall execution time: 43.89 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 44.92 sec (Real time) / 43.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.42 sec (Real time) / 1.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 206.62 sec (Real time) / 206.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 4841 15 47 1 4765
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 74.24 sec CPU time.
[LOG] Relation determinization time: 75 sec real time.
[LOG] Final circuit size: 5190 new AND gates.
[LOG] Size before ABC: 10925 AND gates.
[LOG] Size after ABC: 5190 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 73.08/73 sec (6.65/7 sec, 7.02/7 sec, 7.15/7 sec, 2.32/2 sec, 5.2/5 sec, 5.77/6 sec, 10.37/11 sec, 5.3/5 sec, 4.89/5 sec, 2.4/2 sec, 15.59/16 sec, 0.18/0 sec, 0.07/0 sec, 0.12/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 1672 (192, 230, 227, 29, 178, 187, 147, 144, 134, 52, 110, 17, 8, 11, 6 )
[LOG] Total clause computation time: 16.88/20 sec (1.2/1.2 sec, 0.83/0.83 sec, 0.95/0.95 sec, 2/2 sec, 0.45/0.45 sec, 0.64/0.64 sec, 0.35/0.35 sec, 0.63/0.63 sec, 0.57/0.57 sec, 0.46/0.46 sec, 8.68/8.68 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 55.76/52 sec (5.38/5.38 sec, 6.17/6.17 sec, 6.15/6.15 sec, 0.32/0.32 sec, 4.71/4.71 sec, 5.11/5.11 sec, 9.96/9.96 sec, 4.61/4.61 sec, 4.26/4.26 sec, 1.91/1.91 sec, 6.88/6.88 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 131835 --> 10925 (16044 --> 2455, 19007 --> 1184, 18532 --> 2332, 2268 --> 129, 14160 --> 851, 14694 --> 840, 11388 --> 662, 11011 --> 622, 10108 --> 634, 3825 --> 311, 8066 --> 817, 1168 --> 41, 504 --> 13, 710 --> 25, 350 --> 9 )
[LOG] Average clause size reduction: 78.8487 --> 6.53409 (83.5625 --> 12.7865, 82.6391 --> 5.14783, 81.6388 --> 10.2731, 78.2069 --> 4.44828, 79.5506 --> 4.7809, 78.5775 --> 4.49198, 77.4694 --> 4.5034, 76.4653 --> 4.31944, 75.4328 --> 4.73134, 73.5577 --> 5.98077, 73.3273 --> 7.42727, 68.7059 --> 2.41176, 63 --> 1.625, 64.5455 --> 2.27273, 58.3333 --> 1.5 )
[LOG] Overall execution time: 74.24 sec CPU time.
[LOG] Overall execution time: 75 sec real time.
Synthesis time: 75.48 sec (Real time) / 73.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.58 sec (Real time) / 1.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 335.16 sec (Real time) / 334.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 5723 17 52 1 5639
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9919.59 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 189.72 sec CPU time.
[LOG] Relation determinization time: 191 sec real time.
[LOG] Final circuit size: 7261 new AND gates.
[LOG] Size before ABC: 15919 AND gates.
[LOG] Size after ABC: 7261 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 187.17/187 sec (16.06/16 sec, 11.81/12 sec, 11.31/11 sec, 6.64/7 sec, 17.39/17 sec, 7.94/8 sec, 7.68/8 sec, 9.46/9 sec, 10.06/10 sec, 8/8 sec, 8.34/9 sec, 31.9/32 sec, 27.95/28 sec, 0.34/0 sec, 3.46/3 sec, 6.1/7 sec, 2.5/2 sec, 0.23/0 sec )
[LOG] Nr of iterations: 2403 (270, 247, 228, 41, 255, 186, 164, 198, 200, 170, 152, 87, 125, 21, 17, 19, 10, 13 )
[LOG] Total clause computation time: 41.86/41 sec (3.7/3.7 sec, 1.46/1.46 sec, 1.7/1.7 sec, 6.01/6.01 sec, 1.05/1.05 sec, 0.89/0.89 sec, 0.95/0.95 sec, 1.01/1.01 sec, 0.92/0.92 sec, 0.8/0.8 sec, 0.75/0.75 sec, 1.91/1.91 sec, 15.97/15.97 sec, 0.08/0.08 sec, 2.95/2.95 sec, 0.85/0.85 sec, 0.78/0.78 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 144.4/145 sec (12.34/12.34 sec, 10.31/10.31 sec, 9.54/9.54 sec, 0.61/0.61 sec, 16.24/16.24 sec, 6.98/6.98 sec, 6.65/6.65 sec, 8.37/8.37 sec, 9.03/9.03 sec, 7.11/7.11 sec, 7.54/7.54 sec, 29.89/29.89 sec, 11.93/11.93 sec, 0.24/0.24 sec, 0.51/0.51 sec, 5.25/5.25 sec, 1.72/1.72 sec, 0.14/0.14 sec )
[LOG] Total clause size reduction: 225223 --> 15919 (26900 --> 4027, 24354 --> 1261, 22246 --> 2563, 3880 --> 174, 24384 --> 1330, 17575 --> 848, 15322 --> 724, 18321 --> 921, 18308 --> 953, 15379 --> 773, 13590 --> 667, 7654 --> 564, 10912 --> 936, 1740 --> 43, 1376 --> 50, 1530 --> 38, 756 --> 19, 996 --> 28 )
[LOG] Average clause size reduction: 93.7258 --> 6.62464 (99.6296 --> 14.9148, 98.5992 --> 5.10526, 97.5702 --> 11.2412, 94.6341 --> 4.2439, 95.6235 --> 5.21569, 94.4892 --> 4.55914, 93.4268 --> 4.41463, 92.5303 --> 4.65152, 91.54 --> 4.765, 90.4647 --> 4.54706, 89.4079 --> 4.38816, 87.977 --> 6.48276, 87.296 --> 7.488, 82.8571 --> 2.04762, 80.9412 --> 2.94118, 80.5263 --> 2, 75.6 --> 1.9, 76.6154 --> 2.15385 )
[LOG] Overall execution time: 189.72 sec CPU time.
[LOG] Overall execution time: 191 sec real time.
Synthesis time: 191.53 sec (Real time) / 186.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.98 sec (Real time) / 1.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 748.22 sec (Real time) / 747.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 7944 21 61 1 7844
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 300.31 sec CPU time.
[LOG] Relation determinization time: 303 sec real time.
[LOG] Final circuit size: 9586 new AND gates.
[LOG] Size before ABC: 21084 AND gates.
[LOG] Size after ABC: 9586 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 297.05/297 sec (19.89/20 sec, 19.95/19 sec, 13.35/14 sec, 15.61/15 sec, 10.53/11 sec, 8.84/9 sec, 10.31/10 sec, 10.52/11 sec, 12.06/12 sec, 11.87/12 sec, 10.82/10 sec, 36.82/37 sec, 14.78/15 sec, 49.24/49 sec, 0.34/1 sec, 3.69/3 sec, 3.9/4 sec, 44.06/44 sec, 0.47/1 sec )
[LOG] Nr of iterations: 2978 (291, 544, 191, 45, 233, 196, 195, 206, 231, 202, 143, 159, 88, 183, 18, 14, 12, 10, 17 )
[LOG] Total clause computation time: 97.28/104 sec (3.67/3.67 sec, 2.63/2.63 sec, 2.2/2.2 sec, 14.94/14.94 sec, 1.11/1.11 sec, 1.03/1.03 sec, 1.06/1.06 sec, 1.16/1.16 sec, 1.31/1.31 sec, 1.21/1.21 sec, 0.84/0.84 sec, 25.92/25.92 sec, 3.65/3.65 sec, 30.48/30.48 sec, 0.09/0.09 sec, 3.44/3.44 sec, 0.53/0.53 sec, 1.92/1.92 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 198.2/191 sec (16.17/16.17 sec, 17.07/17.07 sec, 11.06/11.06 sec, 0.66/0.66 sec, 9.33/9.33 sec, 7.71/7.71 sec, 9.16/9.16 sec, 9.3/9.3 sec, 10.6/10.6 sec, 10.49/10.49 sec, 9.88/9.88 sec, 10.77/10.77 sec, 11.01/11.01 sec, 18.63/18.63 sec, 0.25/0.25 sec, 0.24/0.24 sec, 3.36/3.36 sec, 42.14/42.14 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 299789 --> 21084 (31030 --> 4410, 57558 --> 3949, 19950 --> 2382, 4576 --> 221, 23896 --> 1538, 19890 --> 876, 19594 --> 978, 20500 --> 1081, 22770 --> 1112, 19698 --> 943, 13774 --> 725, 15168 --> 743, 8265 --> 591, 17108 --> 1361, 1581 --> 33, 1196 --> 33, 1001 --> 21, 810 --> 19, 1424 --> 68 )
[LOG] Average clause size reduction: 100.668 --> 7.07992 (106.632 --> 15.1546, 105.805 --> 7.25919, 104.45 --> 12.4712, 101.689 --> 4.91111, 102.558 --> 6.60086, 101.48 --> 4.46939, 100.482 --> 5.01538, 99.5146 --> 5.24757, 98.5714 --> 4.81385, 97.5149 --> 4.66832, 96.3217 --> 5.06993, 95.3962 --> 4.67296, 93.9205 --> 6.71591, 93.4863 --> 7.43716, 87.8333 --> 1.83333, 85.4286 --> 2.35714, 83.4167 --> 1.75, 81 --> 1.9, 83.7647 --> 4 )
[LOG] Overall execution time: 300.31 sec CPU time.
[LOG] Overall execution time: 303 sec real time.
Synthesis time: 302.83 sec (Real time) / 296.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.36 sec (Real time) / 2.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2904.67 sec (Real time) / 2902.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 10323 23 65 1 10216
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 2.9 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1225 new AND gates.
[LOG] Size before ABC: 2182 AND gates.
[LOG] Size after ABC: 1224 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.82/2 sec (0.03/0 sec, 0.91/0 sec, 0.05/1 sec, 0.01/0 sec, 0.05/0 sec, 0.03/0 sec, 1.11/1 sec, 0.63/0 sec )
[LOG] Nr of iterations: 354 (6, 6, 12, 9, 18, 13, 216, 74 )
[LOG] Total clause computation time: 1.33/1 sec (0.03/0.03 sec, 0.9/0.9 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.13/0.13 sec, 0.23/0.23 sec )
[LOG] Total clause minimization time: 1.46/1 sec (0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.96/0.96 sec, 0.39/0.39 sec )
[LOG] Total clause size reduction: 13936 --> 2182 (230 --> 9, 225 --> 27, 484 --> 42, 344 --> 16, 714 --> 51, 492 --> 40, 8600 --> 1598, 2847 --> 399 )
[LOG] Average clause size reduction: 39.3672 --> 6.16384 (38.3333 --> 1.5, 37.5 --> 4.5, 40.3333 --> 3.5, 38.2222 --> 1.77778, 39.6667 --> 2.83333, 37.8462 --> 3.07692, 39.8148 --> 7.39815, 38.473 --> 5.39189 )
[LOG] Overall execution time: 2.9 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.62 sec (Real time) / 3.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.21 sec (Real time) / 9.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1459 7 31 1 1414
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 15.23 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 2903 new AND gates.
[LOG] Size before ABC: 5478 AND gates.
[LOG] Size after ABC: 2903 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.09/15 sec (0.05/0 sec, 3.65/4 sec, 0.01/0 sec, 0.31/0 sec, 0.02/0 sec, 2.59/3 sec, 1.01/1 sec, 4.16/4 sec, 2.25/2 sec, 1.04/1 sec )
[LOG] Nr of iterations: 863 (6, 129, 10, 41, 8, 222, 94, 183, 108, 62 )
[LOG] Total clause computation time: 4.27/4 sec (0.05/0.05 sec, 1.66/1.66 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 1.33/1.33 sec, 0.18/0.18 sec, 0.22/0.22 sec, 0.5/0.5 sec, 0.31/0.31 sec )
[LOG] Total clause minimization time: 10.6/11 sec (0/0 sec, 1.97/1.97 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.02/0.02 sec, 1.22/1.22 sec, 0.8/0.8 sec, 3.87/3.87 sec, 1.72/1.72 sec, 0.73/0.73 sec )
[LOG] Total clause size reduction: 42279 --> 5478 (275 --> 9, 6912 --> 1396, 477 --> 17, 2080 --> 212, 357 --> 20, 11050 --> 1065, 4557 --> 708, 8736 --> 953, 5029 --> 693, 2806 --> 405 )
[LOG] Average clause size reduction: 48.9907 --> 6.34762 (45.8333 --> 1.5, 53.5814 --> 10.8217, 47.7 --> 1.7, 50.7317 --> 5.17073, 44.625 --> 2.5, 49.7748 --> 4.7973, 48.4787 --> 7.53191, 47.7377 --> 5.20765, 46.5648 --> 6.41667, 45.2581 --> 6.53226 )
[LOG] Overall execution time: 15.23 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.98 sec (Real time) / 15.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.18 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 49.67 sec (Real time) / 49.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3189 9 36 1 3134
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 787.4 sec CPU time.
[LOG] Relation determinization time: 794 sec real time.
[LOG] Final circuit size: 23766 new AND gates.
[LOG] Size before ABC: 50175 AND gates.
[LOG] Size after ABC: 23765 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 786.44/786 sec (0.45/0 sec, 1.71/2 sec, 0.03/0 sec, 1.44/1 sec, 0.02/0 sec, 5.97/6 sec, 0.25/1 sec, 40.08/40 sec, 116.27/116 sec, 436.48/436 sec, 183.74/184 sec )
[LOG] Nr of iterations: 5094 (7, 11, 12, 9, 6, 350, 34, 1174, 1165, 1882, 444 )
[LOG] Total clause computation time: 185.6/196 sec (0.44/0.44 sec, 1.67/1.67 sec, 0/0 sec, 0.49/0.49 sec, 0.01/0.01 sec, 0.66/0.66 sec, 0.06/0.06 sec, 4.22/4.22 sec, 18.57/18.57 sec, 70.67/70.67 sec, 88.81/88.81 sec )
[LOG] Total clause minimization time: 597.27/588 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.95/0.95 sec, 0.01/0.01 sec, 5.24/5.24 sec, 0.19/0.19 sec, 35.47/35.47 sec, 97.01/97.01 sec, 364.08/364.08 sec, 94.26/94.26 sec )
[LOG] Total clause size reduction: 284411 --> 50175 (384 --> 13, 630 --> 43, 682 --> 24, 488 --> 26, 300 --> 9, 20591 --> 2657, 1914 --> 191, 66861 --> 11359, 65184 --> 11458, 103455 --> 20320, 23922 --> 4075 )
[LOG] Average clause size reduction: 55.8325 --> 9.84982 (54.8571 --> 1.85714, 57.2727 --> 3.90909, 56.8333 --> 2, 54.2222 --> 2.88889, 50 --> 1.5, 58.8314 --> 7.59143, 56.2941 --> 5.61765, 56.9514 --> 9.67547, 55.9519 --> 9.83519, 54.9708 --> 10.797, 53.8784 --> 9.17793 )
[LOG] Overall execution time: 787.4 sec CPU time.
[LOG] Overall execution time: 794 sec real time.
Synthesis time: 794.23 sec (Real time) / 786.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.15 sec (Real time) / 4.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3784.10 sec (Real time) / 3782.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 24115 11 42 1 24052
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 48.76 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 5016 new AND gates.
[LOG] Size before ABC: 9922 AND gates.
[LOG] Size after ABC: 5016 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 48.27/48 sec (2.67/3 sec, 4.36/4 sec, 4.94/5 sec, 0.65/1 sec, 5.67/5 sec, 7.76/8 sec, 6.21/6 sec, 7.99/8 sec, 5.49/6 sec, 0.08/0 sec, 0.97/1 sec, 1.46/1 sec, 0.02/0 sec )
[LOG] Nr of iterations: 1511 (132, 288, 249, 27, 214, 206, 224, 66, 54, 11, 11, 24, 5 )
[LOG] Total clause computation time: 16.61/22 sec (0.88/0.88 sec, 0.5/0.5 sec, 0.72/0.72 sec, 0.44/0.44 sec, 0.57/0.57 sec, 2.82/2.82 sec, 0.53/0.53 sec, 6.02/6.02 sec, 2.97/2.97 sec, 0.03/0.03 sec, 0.84/0.84 sec, 0.28/0.28 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 31.31/26 sec (1.79/1.79 sec, 3.76/3.76 sec, 4.14/4.14 sec, 0.2/0.2 sec, 5.07/5.07 sec, 4.9/4.9 sec, 5.66/5.66 sec, 1.94/1.94 sec, 2.5/2.5 sec, 0.04/0.04 sec, 0.13/0.13 sec, 1.17/1.17 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 103908 --> 9922 (9563 --> 1530, 20664 --> 1581, 17608 --> 2311, 1820 --> 136, 14697 --> 1021, 13940 --> 1028, 14941 --> 1403, 4290 --> 387, 3445 --> 405, 640 --> 19, 630 --> 25, 1426 --> 69, 244 --> 7 )
[LOG] Average clause size reduction: 68.7677 --> 6.56651 (72.447 --> 11.5909, 71.75 --> 5.48958, 70.7149 --> 9.28112, 67.4074 --> 5.03704, 68.6776 --> 4.77103, 67.6699 --> 4.99029, 66.7009 --> 6.26339, 65 --> 5.86364, 63.7963 --> 7.5, 58.1818 --> 1.72727, 57.2727 --> 2.27273, 59.4167 --> 2.875, 48.8 --> 1.4 )
[LOG] Overall execution time: 48.76 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.90 sec (Real time) / 48.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.87 sec (Real time) / 1.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 236.56 sec (Real time) / 236.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 5433 13 47 1 5360
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 78.81 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 6818 new AND gates.
[LOG] Size before ABC: 13666 AND gates.
[LOG] Size after ABC: 6818 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 78.23/78 sec (3.19/3 sec, 8.05/8 sec, 5.74/6 sec, 3.08/3 sec, 6.52/6 sec, 12.03/12 sec, 9.82/10 sec, 7.75/8 sec, 2.56/2 sec, 18.15/19 sec, 0.09/0 sec, 0.1/0 sec, 1.03/1 sec, 0.12/0 sec )
[LOG] Nr of iterations: 2009 (146, 487, 247, 24, 241, 253, 247, 185, 50, 88, 10, 11, 10, 10 )
[LOG] Total clause computation time: 13.5/14 sec (1.13/1.13 sec, 0.96/0.96 sec, 0.62/0.62 sec, 2.88/2.88 sec, 0.54/0.54 sec, 0.71/0.71 sec, 0.82/0.82 sec, 0.72/0.72 sec, 0.93/0.93 sec, 3.78/3.78 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.33/0.33 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 64.15/64 sec (2.02/2.02 sec, 7.02/7.02 sec, 5.06/5.06 sec, 0.18/0.18 sec, 5.91/5.91 sec, 11.26/11.26 sec, 8.96/8.96 sec, 6.93/6.93 sec, 1.61/1.61 sec, 14.31/14.31 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.7/0.7 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 153964 --> 13666 (11745 --> 1874, 38880 --> 3132, 19434 --> 2497, 1794 --> 117, 18480 --> 1171, 19152 --> 1446, 18450 --> 1351, 13616 --> 985, 3577 --> 303, 6264 --> 709, 639 --> 17, 700 --> 20, 621 --> 19, 612 --> 25 )
[LOG] Average clause size reduction: 76.6371 --> 6.80239 (80.4452 --> 12.8356, 79.8357 --> 6.43121, 78.6802 --> 10.1093, 74.75 --> 4.875, 76.6805 --> 4.85892, 75.6996 --> 5.71542, 74.6964 --> 5.46964, 73.6 --> 5.32432, 71.54 --> 6.06, 71.1818 --> 8.05682, 63.9 --> 1.7, 63.6364 --> 1.81818, 62.1 --> 1.9, 61.2 --> 2.5 )
[LOG] Overall execution time: 78.81 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 80.37 sec (Real time) / 78.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.80 sec (Real time) / 1.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 441.86 sec (Real time) / 441.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 7290 15 52 1 7209
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 108.71 sec CPU time.
[LOG] Relation determinization time: 111 sec real time.
[LOG] Final circuit size: 7347 new AND gates.
[LOG] Size before ABC: 15064 AND gates.
[LOG] Size after ABC: 7347 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 107.63/108 sec (5.64/6 sec, 6.24/6 sec, 10.23/10 sec, 1.23/2 sec, 6.72/6 sec, 8.28/9 sec, 13.85/14 sec, 10.44/10 sec, 13.35/13 sec, 2.95/3 sec, 28.15/28 sec, 0.24/1 sec, 0.14/0 sec, 0.12/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 2032 (169, 273, 280, 27, 194, 214, 188, 242, 206, 59, 132, 16, 16, 10, 6 )
[LOG] Total clause computation time: 28/35 sec (0.89/0.89 sec, 0.65/0.65 sec, 1.11/1.11 sec, 0.98/0.98 sec, 0.67/0.67 sec, 0.81/0.81 sec, 0.73/0.73 sec, 0.9/0.9 sec, 0.98/0.98 sec, 0.48/0.48 sec, 19.68/19.68 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 79.02/73 sec (4.73/4.73 sec, 5.51/5.51 sec, 9.03/9.03 sec, 0.25/0.25 sec, 6.02/6.02 sec, 7.44/7.44 sec, 13.06/13.06 sec, 9.43/9.43 sec, 12.29/12.29 sec, 2.44/2.44 sec, 8.43/8.43 sec, 0.2/0.2 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 169955 --> 15064 (14952 --> 2365, 23936 --> 1941, 24273 --> 3098, 2236 --> 119, 16405 --> 1121, 17892 --> 1300, 15521 --> 984, 19762 --> 1468, 16605 --> 981, 4640 --> 357, 10349 --> 1215, 1170 --> 49, 1155 --> 31, 684 --> 24, 375 --> 11 )
[LOG] Average clause size reduction: 83.6393 --> 7.41339 (88.4734 --> 13.9941, 87.6777 --> 7.10989, 86.6893 --> 11.0643, 82.8148 --> 4.40741, 84.5619 --> 5.77835, 83.6075 --> 6.07477, 82.5585 --> 5.23404, 81.6612 --> 6.06612, 80.6068 --> 4.76214, 78.6441 --> 6.05085, 78.4015 --> 9.20455, 73.125 --> 3.0625, 72.1875 --> 1.9375, 68.4 --> 2.4, 62.5 --> 1.83333 )
[LOG] Overall execution time: 108.71 sec CPU time.
[LOG] Overall execution time: 111 sec real time.
Synthesis time: 110.35 sec (Real time) / 107.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.85 sec (Real time) / 1.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 657.73 sec (Real time) / 657.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 7874 17 57 1 7785
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
[LOG] Relation determinization time: 445.06 sec CPU time.
[LOG] Relation determinization time: 451 sec real time.
[LOG] Final circuit size: 17428 new AND gates.
[LOG] Size before ABC: 45322 AND gates.
[LOG] Size after ABC: 17428 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 441.08/441 sec (10.9/11 sec, 53.79/54 sec, 22.97/23 sec, 4.77/5 sec, 20.58/20 sec, 22.79/23 sec, 25.82/26 sec, 19.84/20 sec, 38.78/39 sec, 93.68/93 sec, 51.54/52 sec, 19.25/19 sec, 46.42/46 sec, 0.44/1 sec, 3.74/4 sec, 2.84/2 sec, 2.8/3 sec, 0.13/0 sec )
[LOG] Nr of iterations: 5025 (110, 2102, 252, 46, 287, 261, 266, 193, 355, 465, 358, 110, 167, 16, 12, 9, 11, 5 )
[LOG] Total clause computation time: 65.36/67 sec (3.58/3.58 sec, 4.78/4.78 sec, 4.19/4.19 sec, 3.68/3.68 sec, 1.93/1.93 sec, 2.12/2.12 sec, 2.05/2.05 sec, 1.61/1.61 sec, 3.04/3.04 sec, 4.16/4.16 sec, 3.49/3.49 sec, 3.62/3.62 sec, 21.06/21.06 sec, 0.1/0.1 sec, 3.02/3.02 sec, 1.47/1.47 sec, 1.44/1.44 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 372.33/372 sec (7.26/7.26 sec, 48.04/48.04 sec, 18.66/18.66 sec, 1.05/1.05 sec, 18.43/18.43 sec, 20.45/20.45 sec, 23.57/23.57 sec, 18.1/18.1 sec, 35.41/35.41 sec, 89.18/89.18 sec, 47.76/47.76 sec, 15.43/15.43 sec, 25.15/25.15 sec, 0.31/0.31 sec, 0.7/0.7 sec, 1.37/1.37 sec, 1.35/1.35 sec, 0.11/0.11 sec )
[LOG] Total clause size reduction: 513167 --> 45322 (11663 --> 1667, 222706 --> 26051, 26355 --> 3049, 4680 --> 241, 29458 --> 1233, 26520 --> 1278, 26765 --> 1362, 19200 --> 850, 35046 --> 2016, 45472 --> 3225, 34629 --> 2109, 10464 --> 764, 15770 --> 1379, 1410 --> 29, 1023 --> 27, 736 --> 15, 910 --> 20, 360 --> 7 )
[LOG] Average clause size reduction: 102.123 --> 9.0193 (106.027 --> 15.1545, 105.95 --> 12.3934, 104.583 --> 12.0992, 101.739 --> 5.23913, 102.641 --> 4.29617, 101.609 --> 4.89655, 100.62 --> 5.1203, 99.4819 --> 4.40415, 98.7211 --> 5.67887, 97.7892 --> 6.93548, 96.7291 --> 5.89106, 95.1273 --> 6.94545, 94.4311 --> 8.25749, 88.125 --> 1.8125, 85.25 --> 2.25, 81.7778 --> 1.66667, 82.7273 --> 1.81818, 72 --> 1.4 )
[LOG] Overall execution time: 445.08 sec CPU time.
[LOG] Overall execution time: 451 sec real time.
Synthesis time: 450.23 sec (Real time) / 441.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.45 sec (Real time) / 3.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2730.67 sec (Real time) / 2729.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 665 39 68 1 558
Raw AIGER output size: aag 18093 21 68 1 17986
=====================  amba10b5y.aag =====================
[LOG] Relation determinization time: 1046.38 sec CPU time.
[LOG] Relation determinization time: 1059 sec real time.
[LOG] Final circuit size: 30368 new AND gates.
[LOG] Size before ABC: 99136 AND gates.
[LOG] Size after ABC: 30368 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 1042.37/1042 sec (14.72/15 sec, 158.09/158 sec, 43.61/43 sec, 10.5/11 sec, 46.26/46 sec, 42.59/43 sec, 43.29/43 sec, 52.63/53 sec, 118.02/118 sec, 84.25/84 sec, 87.86/88 sec, 177.45/177 sec, 34.49/35 sec, 113.06/113 sec, 0.83/1 sec, 5.11/5 sec, 4.42/4 sec, 5.04/5 sec, 0.15/0 sec )
[LOG] Nr of iterations: 9023 (230, 5253, 255, 44, 360, 306, 303, 336, 393, 420, 366, 345, 112, 237, 18, 17, 12, 12, 4 )
[LOG] Total clause computation time: 148.45/142 sec (5.71/5.71 sec, 15.14/15.14 sec, 8.01/8.01 sec, 8.72/8.72 sec, 4.71/4.71 sec, 3.66/3.66 sec, 3.84/3.84 sec, 4.47/4.47 sec, 5.14/5.14 sec, 5.97/5.97 sec, 5.72/5.72 sec, 5.89/5.89 sec, 13.11/13.11 sec, 50.28/50.28 sec, 0.22/0.22 sec, 4.38/4.38 sec, 1.69/1.69 sec, 1.75/1.75 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 884.85/896 sec (8.94/8.94 sec, 139.77/139.77 sec, 35.31/35.31 sec, 1.7/1.7 sec, 40.97/40.97 sec, 38.47/38.47 sec, 38.98/38.98 sec, 47.53/47.53 sec, 112.5/112.5 sec, 77.61/77.61 sec, 81.47/81.47 sec, 170.96/170.96 sec, 21.07/21.07 sec, 62.2/62.2 sec, 0.57/0.57 sec, 0.72/0.72 sec, 2.72/2.72 sec, 3.26/3.26 sec, 0.1/0.1 sec )
[LOG] Total clause size reduction: 1002817 --> 99136 (26335 --> 3629, 598728 --> 73814, 28702 --> 3370, 4816 --> 225, 39849 --> 1702, 33550 --> 1450, 32918 --> 1587, 36180 --> 1760, 41944 --> 2141, 44414 --> 2688, 38325 --> 1891, 35776 --> 1720, 11433 --> 786, 24072 --> 2245, 1717 --> 37, 1600 --> 40, 1089 --> 21, 1078 --> 25, 291 --> 5 )
[LOG] Average clause size reduction: 111.14 --> 10.987 (114.5 --> 15.7783, 113.978 --> 14.0518, 112.557 --> 13.2157, 109.455 --> 5.11364, 110.692 --> 4.72778, 109.641 --> 4.73856, 108.64 --> 5.23762, 107.679 --> 5.2381, 106.728 --> 5.44784, 105.748 --> 6.4, 104.713 --> 5.16667, 103.699 --> 4.98551, 102.08 --> 7.01786, 101.57 --> 9.47257, 95.3889 --> 2.05556, 94.1176 --> 2.35294, 90.75 --> 1.75, 89.8333 --> 2.08333, 72.75 --> 1.25 )
[LOG] Overall execution time: 1046.4 sec CPU time.
[LOG] Overall execution time: 1059 sec real time.
Synthesis time: 1058.88 sec (Real time) / 1044.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.15 sec (Real time) / 7.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4841.15 sec (Real time) / 4839.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 721 42 73 1 606
Raw AIGER output size: aag 31089 23 73 1 30974
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 2.98 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1539 new AND gates.
[LOG] Size before ABC: 2807 AND gates.
[LOG] Size after ABC: 1538 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.91/2 sec (0.03/0 sec, 0.69/0 sec, 0.05/0 sec, 0/0 sec, 0.11/0 sec, 0.01/0 sec, 1.29/2 sec, 0.73/0 sec )
[LOG] Nr of iterations: 463 (6, 5, 11, 4, 36, 6, 295, 100 )
[LOG] Total clause computation time: 1.09/0 sec (0.02/0.02 sec, 0.69/0.69 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.19/0.19 sec, 0.17/0.17 sec )
[LOG] Total clause minimization time: 1.74/2 sec (0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.09/0.09 sec, 0.01/0.01 sec, 1.04/1.04 sec, 0.55/0.55 sec )
[LOG] Total clause size reduction: 18275 --> 2807 (230 --> 9, 180 --> 16, 440 --> 35, 129 --> 5, 1470 --> 138, 205 --> 16, 11760 --> 2059, 3861 --> 529 )
[LOG] Average clause size reduction: 39.4708 --> 6.06263 (38.3333 --> 1.5, 36 --> 3.2, 40 --> 3.18182, 32.25 --> 1.25, 40.8333 --> 3.83333, 34.1667 --> 2.66667, 39.8644 --> 6.97966, 38.61 --> 5.29 )
[LOG] Overall execution time: 2.98 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.42 sec (Real time) / 3.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.36 sec (Real time) / 7.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1765 7 31 1 1720
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 79.88 sec CPU time.
[LOG] Relation determinization time: 82 sec real time.
[LOG] Final circuit size: 8128 new AND gates.
[LOG] Size before ABC: 15636 AND gates.
[LOG] Size after ABC: 8128 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 79.44/79 sec (0.16/0 sec, 1.8/1 sec, 0.01/1 sec, 1.12/1 sec, 0.06/0 sec, 8.88/9 sec, 2.16/2 sec, 17.85/18 sec, 38.86/38 sec, 8.54/9 sec )
[LOG] Nr of iterations: 2159 (6, 72, 5, 51, 19, 552, 62, 499, 726, 167 )
[LOG] Total clause computation time: 23.82/26 sec (0.16/0.16 sec, 0.34/0.34 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.04/0.04 sec, 1.16/1.16 sec, 0.76/0.76 sec, 1.74/1.74 sec, 17.1/17.1 sec, 2.43/2.43 sec )
[LOG] Total clause minimization time: 55.09/52 sec (0/0 sec, 1.46/1.46 sec, 0/0 sec, 1.03/1.03 sec, 0.02/0.02 sec, 7.66/7.66 sec, 1.38/1.38 sec, 16/16 sec, 21.49/21.49 sec, 6.05/6.05 sec )
[LOG] Total clause size reduction: 106142 --> 15636 (280 --> 9, 3905 --> 855, 216 --> 7, 2650 --> 281, 936 --> 53, 28101 --> 4063, 3050 --> 435, 24402 --> 3375, 34800 --> 5330, 7802 --> 1228 )
[LOG] Average clause size reduction: 49.1626 --> 7.24224 (46.6667 --> 1.5, 54.2361 --> 11.875, 43.2 --> 1.4, 51.9608 --> 5.5098, 49.2632 --> 2.78947, 50.9076 --> 7.36051, 49.1935 --> 7.01613, 48.9018 --> 6.76353, 47.9339 --> 7.3416, 46.7186 --> 7.35329 )
[LOG] Overall execution time: 79.88 sec CPU time.
[LOG] Overall execution time: 82 sec real time.
Synthesis time: 81.55 sec (Real time) / 79.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.04 sec (Real time) / 2.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 468.10 sec (Real time) / 467.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 8413 9 37 1 8357
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 2132.3 sec CPU time.
[LOG] Relation determinization time: 2144 sec real time.
[LOG] Final circuit size: 33813 new AND gates.
[LOG] Size before ABC: 72552 AND gates.
[LOG] Size after ABC: 33812 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 2130.3/2130 sec (1.06/1 sec, 5.23/5 sec, 0.02/0 sec, 5.67/6 sec, 0.04/0 sec, 17.52/17 sec, 0.27/1 sec, 60.87/61 sec, 270.16/270 sec, 970.19/970 sec, 799.27/799 sec )
[LOG] Nr of iterations: 7485 (5, 11, 4, 22, 8, 388, 25, 1307, 1902, 3255, 558 )
[LOG] Total clause computation time: 907.21/909 sec (1.03/1.03 sec, 5.18/5.18 sec, 0.01/0.01 sec, 1.37/1.37 sec, 0.02/0.02 sec, 1.51/1.51 sec, 0.03/0.03 sec, 10.11/10.11 sec, 73.73/73.73 sec, 278.16/278.16 sec, 536.06/536.06 sec )
[LOG] Total clause minimization time: 1216.81/1218 sec (0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 4.3/4.3 sec, 0.02/0.02 sec, 15.94/15.94 sec, 0.24/0.24 sec, 50.32/50.32 sec, 195.1/195.1 sec, 688.75/688.75 sec, 262.05/262.05 sec )
[LOG] Total clause size reduction: 424418 --> 72552 (260 --> 7, 640 --> 44, 189 --> 6, 1302 --> 81, 427 --> 19, 23220 --> 3013, 1416 --> 126, 75748 --> 12199, 108357 --> 17843, 182224 --> 34387, 30635 --> 4827 )
[LOG] Average clause size reduction: 56.7025 --> 9.69299 (52 --> 1.4, 58.1818 --> 4, 47.25 --> 1.5, 59.1818 --> 3.68182, 53.375 --> 2.375, 59.8454 --> 7.76546, 56.64 --> 5.04, 57.9556 --> 9.33359, 56.97 --> 9.38118, 55.9828 --> 10.5644, 54.9014 --> 8.65054 )
[LOG] Overall execution time: 2132.3 sec CPU time.
[LOG] Overall execution time: 2144 sec real time.
Synthesis time: 2143.73 sec (Real time) / 2123.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.48 sec (Real time) / 5.44 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.04 sec (Real time) / 9996.50 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 34159 11 43 1 34095
=====================  amba5f17y.aag =====================
[LOG] Relation determinization time: 3930.7 sec CPU time.
[LOG] Relation determinization time: 3941 sec real time.
[LOG] Final circuit size: 31399 new AND gates.
[LOG] Size before ABC: 73151 AND gates.
[LOG] Size after ABC: 31399 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 3922.7/3923 sec (147.18/148 sec, 113.01/113 sec, 377/377 sec, 113.33/113 sec, 259.73/260 sec, 517.63/517 sec, 505.89/506 sec, 326.17/326 sec, 1331.99/1333 sec, 0.95/0 sec, 49.88/50 sec, 179.72/180 sec, 0.22/0 sec )
[LOG] Nr of iterations: 7509 (1268, 663, 1562, 26, 725, 1007, 809, 215, 1186, 14, 16, 13, 5 )
[LOG] Total clause computation time: 1094.59/1128 sec (26.81/26.81 sec, 17.83/17.83 sec, 78.42/78.42 sec, 111.98/111.98 sec, 28.02/28.02 sec, 39.79/39.79 sec, 36.68/36.68 sec, 67.64/67.64 sec, 591.18/591.18 sec, 0.22/0.22 sec, 48.67/48.67 sec, 47.31/47.31 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 2819.28/2786 sec (119.59/119.59 sec, 94.62/94.62 sec, 297.05/297.05 sec, 1.3/1.3 sec, 230.81/230.81 sec, 476.63/476.63 sec, 467.99/467.99 sec, 258.17/258.17 sec, 738.71/738.71 sec, 0.71/0.71 sec, 1.18/1.18 sec, 132.36/132.36 sec, 0.16/0.16 sec )
[LOG] Total clause size reduction: 534142 --> 73151 (95025 --> 18056, 48988 --> 5498, 113953 --> 18097, 1800 --> 125, 51404 --> 5184, 70420 --> 7297, 55752 --> 5761, 14552 --> 1702, 79395 --> 11312, 858 --> 36, 975 --> 47, 768 --> 29, 252 --> 7 )
[LOG] Average clause size reduction: 71.1336 --> 9.74178 (74.9409 --> 14.2397, 73.8884 --> 8.29261, 72.9533 --> 11.5858, 69.2308 --> 4.80769, 70.9021 --> 7.15034, 69.9305 --> 7.24628, 68.9147 --> 7.12114, 67.6837 --> 7.91628, 66.9435 --> 9.53794, 61.2857 --> 2.57143, 60.9375 --> 2.9375, 59.0769 --> 2.23077, 50.4 --> 1.4 )
[LOG] Overall execution time: 3930.71 sec CPU time.
[LOG] Overall execution time: 3941 sec real time.
Synthesis time: 3941.71 sec (Real time) / 3904.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.60 sec (Real time) / 5.55 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.03 sec (Real time) / 9997.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 421 26 49 1 346
Raw AIGER output size: aag 31820 13 49 1 31745
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9911.80 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
