###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       134646   # Number of WRITE/WRITEP commands
num_reads_done                 =       543815   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       399994   # Number of read row buffer hits
num_read_cmds                  =       543813   # Number of READ/READP commands
num_writes_done                =       134646   # Number of read requests issued
num_write_row_hits             =       108197   # Number of write row buffer hits
num_act_cmds                   =       170843   # Number of ACT commands
num_pre_cmds                   =       170820   # Number of PRE commands
num_ondemand_pres              =       148789   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9321130   # Cyles of rank active rank.0
rank_active_cycles.1           =      9045963   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       678870   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       954037   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       628821   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6765   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1881   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2461   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2482   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3966   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7825   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6398   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          551   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          326   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16985   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           14   # Write cmd latency (cycles)
write_latency[20-39]           =          251   # Write cmd latency (cycles)
write_latency[40-59]           =          444   # Write cmd latency (cycles)
write_latency[60-79]           =          830   # Write cmd latency (cycles)
write_latency[80-99]           =         1825   # Write cmd latency (cycles)
write_latency[100-119]         =         2789   # Write cmd latency (cycles)
write_latency[120-139]         =         4014   # Write cmd latency (cycles)
write_latency[140-159]         =         5485   # Write cmd latency (cycles)
write_latency[160-179]         =         7077   # Write cmd latency (cycles)
write_latency[180-199]         =         7723   # Write cmd latency (cycles)
write_latency[200-]            =       104194   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       230922   # Read request latency (cycles)
read_latency[40-59]            =        62592   # Read request latency (cycles)
read_latency[60-79]            =        91083   # Read request latency (cycles)
read_latency[80-99]            =        27806   # Read request latency (cycles)
read_latency[100-119]          =        23408   # Read request latency (cycles)
read_latency[120-139]          =        20413   # Read request latency (cycles)
read_latency[140-159]          =        10703   # Read request latency (cycles)
read_latency[160-179]          =         7992   # Read request latency (cycles)
read_latency[180-199]          =         6242   # Read request latency (cycles)
read_latency[200-]             =        62653   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.72153e+08   # Write energy
read_energy                    =  2.19265e+09   # Read energy
act_energy                     =  4.67426e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.25858e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.57938e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81639e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64468e+09   # Active standby energy rank.1
average_read_latency           =      102.824   # Average read request latency (cycles)
average_interarrival           =      14.7388   # Average request interarrival latency (cycles)
total_energy                   =  1.62817e+10   # Total energy (pJ)
average_power                  =      1628.17   # Average power (mW)
average_bandwidth              =      5.78953   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       162981   # Number of WRITE/WRITEP commands
num_reads_done                 =       579401   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       422048   # Number of read row buffer hits
num_read_cmds                  =       579400   # Number of READ/READP commands
num_writes_done                =       162981   # Number of read requests issued
num_write_row_hits             =       124623   # Number of write row buffer hits
num_act_cmds                   =       196477   # Number of ACT commands
num_pre_cmds                   =       196451   # Number of PRE commands
num_ondemand_pres              =       173738   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9204940   # Cyles of rank active rank.0
rank_active_cycles.1           =      9136833   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       795060   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       863167   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       694198   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5489   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1827   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2502   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2515   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4022   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8397   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5742   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          451   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          354   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16885   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          339   # Write cmd latency (cycles)
write_latency[40-59]           =          481   # Write cmd latency (cycles)
write_latency[60-79]           =         1051   # Write cmd latency (cycles)
write_latency[80-99]           =         2405   # Write cmd latency (cycles)
write_latency[100-119]         =         3292   # Write cmd latency (cycles)
write_latency[120-139]         =         4758   # Write cmd latency (cycles)
write_latency[140-159]         =         6533   # Write cmd latency (cycles)
write_latency[160-179]         =         8037   # Write cmd latency (cycles)
write_latency[180-199]         =         8968   # Write cmd latency (cycles)
write_latency[200-]            =       127101   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       228757   # Read request latency (cycles)
read_latency[40-59]            =        67670   # Read request latency (cycles)
read_latency[60-79]            =        99460   # Read request latency (cycles)
read_latency[80-99]            =        30926   # Read request latency (cycles)
read_latency[100-119]          =        24579   # Read request latency (cycles)
read_latency[120-139]          =        22117   # Read request latency (cycles)
read_latency[140-159]          =        11925   # Read request latency (cycles)
read_latency[160-179]          =         8913   # Read request latency (cycles)
read_latency[180-199]          =         6982   # Read request latency (cycles)
read_latency[200-]             =        78071   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.13601e+08   # Write energy
read_energy                    =  2.33614e+09   # Read energy
act_energy                     =  5.37561e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.81629e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.1432e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74388e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70138e+09   # Active standby energy rank.1
average_read_latency           =      117.597   # Average read request latency (cycles)
average_interarrival           =      13.4698   # Average request interarrival latency (cycles)
total_energy                   =  1.66332e+10   # Total energy (pJ)
average_power                  =      1663.32   # Average power (mW)
average_bandwidth              =      6.33499   # Average bandwidth
